#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Aug 20 15:06:16 2025
# Process ID         : 948
# Current directory  : X:/final_project_v4.runs/impl_1
# Command line       : vivado.exe -log system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file           : X:/final_project_v4.runs/impl_1/system_wrapper.vdi
# Journal file       : X:/final_project_v4.runs/impl_1\vivado.jou
# Running On         : C26-5CG2151GFM
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : 11th Gen Intel(R) Core(TM) i7-1165G7 @ 2.80GHz
# CPU Frequency      : 2803 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16374 MB
# Swap memory        : 15032 MB
# Total Virtual      : 31407 MB
# Available Virtual  : 10182 MB
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Digilent/vivado-library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 292.586 ; gain = 6.098
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 382.309 ; gain = 87.594
Command: link_design -top system_wrapper -part xc7a200tsbg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-454] Reading design checkpoint 'x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_gpio_btn_0/system_axi_gpio_btn_0.dcp' for cell 'system_i/axi_gpio_btn'
INFO: [Project 1-454] Reading design checkpoint 'x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_intc_0_0/system_axi_intc_0_0.dcp' for cell 'system_i/axi_intc_0'
INFO: [Project 1-454] Reading design checkpoint 'x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.dcp' for cell 'system_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.dcp' for cell 'system_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.dcp' for cell 'system_i/axi_vdma_0'
INFO: [Project 1-454] Reading design checkpoint 'x:/final_project_v4.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.dcp' for cell 'system_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'x:/final_project_v4.gen/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.dcp' for cell 'system_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'x:/final_project_v4.gen/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.dcp' for cell 'system_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'x:/final_project_v4.gen/sources_1/bd/system/ip/system_mig_7series_0_1/system_mig_7series_0_1.dcp' for cell 'system_i/mig_7series_0'
INFO: [Project 1-454] Reading design checkpoint 'x:/final_project_v4.gen/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.dcp' for cell 'system_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'x:/final_project_v4.gen/sources_1/bd/system/ip/system_reset_inv_0_0/system_reset_inv_0_0.dcp' for cell 'system_i/reset_inv_0'
INFO: [Project 1-454] Reading design checkpoint 'x:/final_project_v4.gen/sources_1/bd/system/ip/system_rgb2dvi_0_0/system_rgb2dvi_0_0.dcp' for cell 'system_i/rgb2dvi_0'
INFO: [Project 1-454] Reading design checkpoint 'x:/final_project_v4.gen/sources_1/bd/system/ip/system_rst_mig_7series_0_100M_0/system_rst_mig_7series_0_100M_0.dcp' for cell 'system_i/rst_mig_7series_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'x:/final_project_v4.gen/sources_1/bd/system/ip/system_proc_sys_reset_1_0/system_proc_sys_reset_1_0.dcp' for cell 'system_i/rst_pix'
INFO: [Project 1-454] Reading design checkpoint 'x:/final_project_v4.gen/sources_1/bd/system/ip/system_rst_ser_0/system_rst_ser_0.dcp' for cell 'system_i/rst_ser'
INFO: [Project 1-454] Reading design checkpoint 'x:/final_project_v4.gen/sources_1/bd/system/ip/system_util_or_irq_0/system_util_or_irq_0.dcp' for cell 'system_i/util_or_irq'
INFO: [Project 1-454] Reading design checkpoint 'x:/final_project_v4.gen/sources_1/bd/system/ip/system_v_axi4s_vid_out_0_0/system_v_axi4s_vid_out_0_0.dcp' for cell 'system_i/v_axi4s_vid_out_0'
INFO: [Project 1-454] Reading design checkpoint 'x:/final_project_v4.gen/sources_1/bd/system/ip/system_v_tc_0_0/system_v_tc_0_0.dcp' for cell 'system_i/v_tc_0'
INFO: [Project 1-454] Reading design checkpoint 'x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_upgraded_ipi_imp_xbar_0/system_axi_interconnect_0_upgraded_ipi_imp_xbar_0.dcp' for cell 'system_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_0/system_axi_interconnect_0_imp_auto_ds_0.dcp' for cell 'system_i/axi_interconnect_0/m00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_0/system_axi_interconnect_0_imp_auto_pc_0.dcp' for cell 'system_i/axi_interconnect_0/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_1/system_axi_interconnect_0_imp_auto_ds_1.dcp' for cell 'system_i/axi_interconnect_0/m01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_1/system_axi_interconnect_0_imp_auto_pc_1.dcp' for cell 'system_i/axi_interconnect_0/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_2/system_axi_interconnect_0_imp_auto_ds_2.dcp' for cell 'system_i/axi_interconnect_0/m02_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_2/system_axi_interconnect_0_imp_auto_pc_2.dcp' for cell 'system_i/axi_interconnect_0/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_3/system_axi_interconnect_0_imp_auto_ds_3.dcp' for cell 'system_i/axi_interconnect_0/m03_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_3/system_axi_interconnect_0_imp_auto_pc_3.dcp' for cell 'system_i/axi_interconnect_0/m03_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_4/system_axi_interconnect_0_imp_auto_ds_4.dcp' for cell 'system_i/axi_interconnect_0/m04_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_4/system_axi_interconnect_0_imp_auto_pc_4.dcp' for cell 'system_i/axi_interconnect_0/m04_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_0/system_axi_interconnect_0_imp_auto_cc_0.dcp' for cell 'system_i/axi_interconnect_0/m05_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_5/system_axi_interconnect_0_imp_auto_ds_5.dcp' for cell 'system_i/axi_interconnect_0/m05_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_6/system_axi_interconnect_0_imp_auto_ds_6.dcp' for cell 'system_i/axi_interconnect_0/m06_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_5/system_axi_interconnect_0_imp_auto_pc_5.dcp' for cell 'system_i/axi_interconnect_0/m06_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_6/system_axi_interconnect_0_imp_auto_pc_6.dcp' for cell 'system_i/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_0/system_axi_interconnect_0_imp_auto_us_0.dcp' for cell 'system_i/axi_interconnect_0/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_1/system_axi_interconnect_0_imp_auto_us_1.dcp' for cell 'system_i/axi_interconnect_0/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_2/system_axi_interconnect_0_imp_auto_us_2.dcp' for cell 'system_i/axi_interconnect_0/s02_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_7/system_axi_interconnect_0_imp_auto_pc_7.dcp' for cell 'system_i/axi_interconnect_0/s03_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_3/system_axi_interconnect_0_imp_auto_us_3.dcp' for cell 'system_i/axi_interconnect_0/s03_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_1/system_axi_interconnect_0_imp_auto_cc_1.dcp' for cell 'system_i/axi_interconnect_0/s04_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'x:/final_project_v4.gen/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0.dcp' for cell 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'x:/final_project_v4.gen/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.dcp' for cell 'system_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'x:/final_project_v4.gen/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0.dcp' for cell 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'x:/final_project_v4.gen/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.dcp' for cell 'system_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'x:/final_project_v4.gen/sources_1/bd/system/ip/system_lmb_bram_0/system_lmb_bram_0.dcp' for cell 'system_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 780.180 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2272 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/mig_7series_0/sys_clk_i' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Finished Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [x:/final_project_v4.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 1636.012 ; gain = 607.766
Finished Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0_board.xdc] for cell 'system_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0_board.xdc] for cell 'system_i/proc_sys_reset_0/U0'
Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.xdc] for cell 'system_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.xdc] for cell 'system_i/proc_sys_reset_0/U0'
Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
Finished Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_board.xdc] for cell 'system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_board.xdc] for cell 'system_i/axi_uartlite_0/U0'
Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.xdc] for cell 'system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.xdc] for cell 'system_i/axi_uartlite_0/U0'
Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc] for cell 'system_i/axi_timer_0/U0'
Finished Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc] for cell 'system_i/axi_timer_0/U0'
Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_intc_0_0/system_axi_intc_0_0.xdc] for cell 'system_i/axi_intc_0/U0'
Finished Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_intc_0_0/system_axi_intc_0_0.xdc] for cell 'system_i/axi_intc_0/U0'
Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc] for cell 'system_i/axi_vdma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:65]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:69]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:93]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:101]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:105]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:109]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:121]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:129]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:141]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:145]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:153]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:157]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:165]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:169]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:173]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:177]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:181]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:185]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:189]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:197]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:205]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:213]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:217]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:221]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:225]
Finished Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc] for cell 'system_i/axi_vdma_0/U0'
Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_proc_sys_reset_1_0/system_proc_sys_reset_1_0_board.xdc] for cell 'system_i/rst_pix/U0'
Finished Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_proc_sys_reset_1_0/system_proc_sys_reset_1_0_board.xdc] for cell 'system_i/rst_pix/U0'
Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_proc_sys_reset_1_0/system_proc_sys_reset_1_0.xdc] for cell 'system_i/rst_pix/U0'
Finished Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_proc_sys_reset_1_0/system_proc_sys_reset_1_0.xdc] for cell 'system_i/rst_pix/U0'
Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'system_i/rgb2dvi_0/U0'
Finished Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'system_i/rgb2dvi_0/U0'
Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_mig_7series_0_1/system_mig_7series_0_1/user_design/constraints/system_mig_7series_0_1.xdc] for cell 'system_i/mig_7series_0'
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: system_i/mig_7series_0/sys_clk_i). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_mig_7series_0_1/system_mig_7series_0_1/user_design/constraints/system_mig_7series_0_1.xdc:41]
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_mig_7series_0_1/system_mig_7series_0_1/user_design/constraints/system_mig_7series_0_1.xdc:275]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_mig_7series_0_1/system_mig_7series_0_1/user_design/constraints/system_mig_7series_0_1.xdc:276]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_mig_7series_0_1/system_mig_7series_0_1/user_design/constraints/system_mig_7series_0_1.xdc] for cell 'system_i/mig_7series_0'
Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_mig_7series_0_1/system_mig_7series_0_1_board.xdc] for cell 'system_i/mig_7series_0'
Finished Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_mig_7series_0_1/system_mig_7series_0_1_board.xdc] for cell 'system_i/mig_7series_0'
Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_rst_mig_7series_0_100M_0/system_rst_mig_7series_0_100M_0_board.xdc] for cell 'system_i/rst_mig_7series_0_100M/U0'
Finished Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_rst_mig_7series_0_100M_0/system_rst_mig_7series_0_100M_0_board.xdc] for cell 'system_i/rst_mig_7series_0_100M/U0'
Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_rst_mig_7series_0_100M_0/system_rst_mig_7series_0_100M_0.xdc] for cell 'system_i/rst_mig_7series_0_100M/U0'
Finished Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_rst_mig_7series_0_100M_0/system_rst_mig_7series_0_100M_0.xdc] for cell 'system_i/rst_mig_7series_0_100M/U0'
Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_rst_ser_0/system_rst_ser_0_board.xdc] for cell 'system_i/rst_ser/U0'
Finished Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_rst_ser_0/system_rst_ser_0_board.xdc] for cell 'system_i/rst_ser/U0'
Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_rst_ser_0/system_rst_ser_0.xdc] for cell 'system_i/rst_ser/U0'
Finished Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_rst_ser_0/system_rst_ser_0.xdc] for cell 'system_i/rst_ser/U0'
Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_gpio_btn_0/system_axi_gpio_btn_0_board.xdc] for cell 'system_i/axi_gpio_btn/U0'
Finished Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_gpio_btn_0/system_axi_gpio_btn_0_board.xdc] for cell 'system_i/axi_gpio_btn/U0'
Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_gpio_btn_0/system_axi_gpio_btn_0.xdc] for cell 'system_i/axi_gpio_btn/U0'
Finished Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_gpio_btn_0/system_axi_gpio_btn_0.xdc] for cell 'system_i/axi_gpio_btn/U0'
Parsing XDC File [X:/final_project_v4.srcs/constrs_1/new/nexys_hdmi.xdc]
Finished Parsing XDC File [X:/final_project_v4.srcs/constrs_1/new/nexys_hdmi.xdc]
Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_0/system_axi_interconnect_0_imp_auto_us_0_clocks.xdc] for cell 'system_i/axi_interconnect_0/s00_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_0/system_axi_interconnect_0_imp_auto_us_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_0/system_axi_interconnect_0_imp_auto_us_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_0/system_axi_interconnect_0_imp_auto_us_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_0/system_axi_interconnect_0_imp_auto_us_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_0/system_axi_interconnect_0_imp_auto_us_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_0/system_axi_interconnect_0_imp_auto_us_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_0/system_axi_interconnect_0_imp_auto_us_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_0/system_axi_interconnect_0_imp_auto_us_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_0/system_axi_interconnect_0_imp_auto_us_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_0/system_axi_interconnect_0_imp_auto_us_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_0/system_axi_interconnect_0_imp_auto_us_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_0/system_axi_interconnect_0_imp_auto_us_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_0/system_axi_interconnect_0_imp_auto_us_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_0/system_axi_interconnect_0_imp_auto_us_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_0/system_axi_interconnect_0_imp_auto_us_0_clocks.xdc:54]
Finished Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_0/system_axi_interconnect_0_imp_auto_us_0_clocks.xdc] for cell 'system_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_1/system_axi_interconnect_0_imp_auto_us_1_clocks.xdc] for cell 'system_i/axi_interconnect_0/s01_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_1/system_axi_interconnect_0_imp_auto_us_1_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_1/system_axi_interconnect_0_imp_auto_us_1_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_1/system_axi_interconnect_0_imp_auto_us_1_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_1/system_axi_interconnect_0_imp_auto_us_1_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_1/system_axi_interconnect_0_imp_auto_us_1_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_1/system_axi_interconnect_0_imp_auto_us_1_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_1/system_axi_interconnect_0_imp_auto_us_1_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_1/system_axi_interconnect_0_imp_auto_us_1_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_1/system_axi_interconnect_0_imp_auto_us_1_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_1/system_axi_interconnect_0_imp_auto_us_1_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_1/system_axi_interconnect_0_imp_auto_us_1_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_1/system_axi_interconnect_0_imp_auto_us_1_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_1/system_axi_interconnect_0_imp_auto_us_1_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_1/system_axi_interconnect_0_imp_auto_us_1_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_1/system_axi_interconnect_0_imp_auto_us_1_clocks.xdc:54]
Finished Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_1/system_axi_interconnect_0_imp_auto_us_1_clocks.xdc] for cell 'system_i/axi_interconnect_0/s01_couplers/auto_us/inst'
Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_2/system_axi_interconnect_0_imp_auto_us_2_clocks.xdc] for cell 'system_i/axi_interconnect_0/s02_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_2/system_axi_interconnect_0_imp_auto_us_2_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_2/system_axi_interconnect_0_imp_auto_us_2_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_2/system_axi_interconnect_0_imp_auto_us_2_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_2/system_axi_interconnect_0_imp_auto_us_2_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_2/system_axi_interconnect_0_imp_auto_us_2_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_2/system_axi_interconnect_0_imp_auto_us_2_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_2/system_axi_interconnect_0_imp_auto_us_2_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_2/system_axi_interconnect_0_imp_auto_us_2_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_2/system_axi_interconnect_0_imp_auto_us_2_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_2/system_axi_interconnect_0_imp_auto_us_2_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_2/system_axi_interconnect_0_imp_auto_us_2_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_2/system_axi_interconnect_0_imp_auto_us_2_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_2/system_axi_interconnect_0_imp_auto_us_2_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_2/system_axi_interconnect_0_imp_auto_us_2_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_2/system_axi_interconnect_0_imp_auto_us_2_clocks.xdc:54]
Finished Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_2/system_axi_interconnect_0_imp_auto_us_2_clocks.xdc] for cell 'system_i/axi_interconnect_0/s02_couplers/auto_us/inst'
Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_3/system_axi_interconnect_0_imp_auto_us_3_clocks.xdc] for cell 'system_i/axi_interconnect_0/s03_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_3/system_axi_interconnect_0_imp_auto_us_3_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_3/system_axi_interconnect_0_imp_auto_us_3_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_3/system_axi_interconnect_0_imp_auto_us_3_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_3/system_axi_interconnect_0_imp_auto_us_3_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_3/system_axi_interconnect_0_imp_auto_us_3_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_3/system_axi_interconnect_0_imp_auto_us_3_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_3/system_axi_interconnect_0_imp_auto_us_3_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_3/system_axi_interconnect_0_imp_auto_us_3_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_3/system_axi_interconnect_0_imp_auto_us_3_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_3/system_axi_interconnect_0_imp_auto_us_3_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_3/system_axi_interconnect_0_imp_auto_us_3_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_3/system_axi_interconnect_0_imp_auto_us_3_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_3/system_axi_interconnect_0_imp_auto_us_3_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_3/system_axi_interconnect_0_imp_auto_us_3_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_3/system_axi_interconnect_0_imp_auto_us_3_clocks.xdc:54]
Finished Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_3/system_axi_interconnect_0_imp_auto_us_3_clocks.xdc] for cell 'system_i/axi_interconnect_0/s03_couplers/auto_us/inst'
Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_1/system_axi_interconnect_0_imp_auto_cc_1_clocks.xdc] for cell 'system_i/axi_interconnect_0/s04_couplers/auto_cc/inst'
INFO: [Timing 38-2] Deriving generated clocks [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_1/system_axi_interconnect_0_imp_auto_cc_1_clocks.xdc:16]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'LUTAR-1' object list specifies likely unusable hierarchical instance 'system_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi'. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_1/system_axi_interconnect_0_imp_auto_cc_1_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_1/system_axi_interconnect_0_imp_auto_cc_1_clocks.xdc:35]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_1/system_axi_interconnect_0_imp_auto_cc_1_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_1/system_axi_interconnect_0_imp_auto_cc_1_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_1/system_axi_interconnect_0_imp_auto_cc_1_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_1/system_axi_interconnect_0_imp_auto_cc_1_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_1/system_axi_interconnect_0_imp_auto_cc_1_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_1/system_axi_interconnect_0_imp_auto_cc_1_clocks.xdc:56]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_1/system_axi_interconnect_0_imp_auto_cc_1_clocks.xdc:60]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_1/system_axi_interconnect_0_imp_auto_cc_1_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_1/system_axi_interconnect_0_imp_auto_cc_1_clocks.xdc:66]
INFO: [Common 17-14] Message 'Vivado_Tcl 4-921' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_1/system_axi_interconnect_0_imp_auto_cc_1_clocks.xdc:66]
Finished Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_1/system_axi_interconnect_0_imp_auto_cc_1_clocks.xdc] for cell 'system_i/axi_interconnect_0/s04_couplers/auto_cc/inst'
Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_0/system_axi_interconnect_0_imp_auto_ds_0_clocks.xdc] for cell 'system_i/axi_interconnect_0/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_0/system_axi_interconnect_0_imp_auto_ds_0_clocks.xdc] for cell 'system_i/axi_interconnect_0/m00_couplers/auto_ds/inst'
Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_1/system_axi_interconnect_0_imp_auto_ds_1_clocks.xdc] for cell 'system_i/axi_interconnect_0/m01_couplers/auto_ds/inst'
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_1/system_axi_interconnect_0_imp_auto_ds_1_clocks.xdc:30]
Finished Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_1/system_axi_interconnect_0_imp_auto_ds_1_clocks.xdc] for cell 'system_i/axi_interconnect_0/m01_couplers/auto_ds/inst'
Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_2/system_axi_interconnect_0_imp_auto_ds_2_clocks.xdc] for cell 'system_i/axi_interconnect_0/m02_couplers/auto_ds/inst'
Finished Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_2/system_axi_interconnect_0_imp_auto_ds_2_clocks.xdc] for cell 'system_i/axi_interconnect_0/m02_couplers/auto_ds/inst'
Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_3/system_axi_interconnect_0_imp_auto_ds_3_clocks.xdc] for cell 'system_i/axi_interconnect_0/m03_couplers/auto_ds/inst'
Finished Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_3/system_axi_interconnect_0_imp_auto_ds_3_clocks.xdc] for cell 'system_i/axi_interconnect_0/m03_couplers/auto_ds/inst'
Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_4/system_axi_interconnect_0_imp_auto_ds_4_clocks.xdc] for cell 'system_i/axi_interconnect_0/m04_couplers/auto_ds/inst'
Finished Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_4/system_axi_interconnect_0_imp_auto_ds_4_clocks.xdc] for cell 'system_i/axi_interconnect_0/m04_couplers/auto_ds/inst'
Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_0/system_axi_interconnect_0_imp_auto_cc_0_clocks.xdc] for cell 'system_i/axi_interconnect_0/m05_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'LUTAR-1' object list specifies likely unusable hierarchical instance 'system_i/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi'. [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_0/system_axi_interconnect_0_imp_auto_cc_0_clocks.xdc:30]
Finished Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_0/system_axi_interconnect_0_imp_auto_cc_0_clocks.xdc] for cell 'system_i/axi_interconnect_0/m05_couplers/auto_cc/inst'
Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_5/system_axi_interconnect_0_imp_auto_ds_5_clocks.xdc] for cell 'system_i/axi_interconnect_0/m05_couplers/auto_ds/inst'
Finished Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_5/system_axi_interconnect_0_imp_auto_ds_5_clocks.xdc] for cell 'system_i/axi_interconnect_0/m05_couplers/auto_ds/inst'
Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_6/system_axi_interconnect_0_imp_auto_ds_6_clocks.xdc] for cell 'system_i/axi_interconnect_0/m06_couplers/auto_ds/inst'
Finished Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_6/system_axi_interconnect_0_imp_auto_ds_6_clocks.xdc] for cell 'system_i/axi_interconnect_0/m06_couplers/auto_ds/inst'
Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_intc_0_0/system_axi_intc_0_0_clocks.xdc] for cell 'system_i/axi_intc_0/U0'
Finished Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_intc_0_0/system_axi_intc_0_0_clocks.xdc] for cell 'system_i/axi_intc_0/U0'
Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0_clocks.xdc] for cell 'system_i/axi_vdma_0/U0'
Finished Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0_clocks.xdc] for cell 'system_i/axi_vdma_0/U0'
Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_v_tc_0_0/system_v_tc_0_0_clocks.xdc] for cell 'system_i/v_tc_0/U0'
Finished Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_v_tc_0_0/system_v_tc_0_0_clocks.xdc] for cell 'system_i/v_tc_0/U0'
Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_v_axi4s_vid_out_0_0/system_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'system_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_v_axi4s_vid_out_0_0/system_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'system_i/v_axi4s_vid_out_0/inst'
Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'system_i/rgb2dvi_0/U0'
Finished Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'system_i/rgb2dvi_0/U0'
Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc] for cell 'system_i/mdm_1/U0'
Finished Parsing XDC File [x:/final_project_v4.gen/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc] for cell 'system_i/mdm_1/U0'
INFO: [Project 1-1714] 72 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'system_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: x:/final_project_v4.gen/sources_1/bd/system/ip/system_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-1687] 204 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1653.379 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 434 instances were transformed.
  IOBUFDS_DIFF_OUT_INTERMDISABLE => IOBUFDS_DIFF_OUT_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 88 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 257 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 70 instances

64 Infos, 104 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:33 ; elapsed = 00:01:31 . Memory (MB): peak = 1653.379 ; gain = 1271.070
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1653.379 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b0edbc6a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1653.379 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1b0edbc6a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 2059.812 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1b0edbc6a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.252 . Memory (MB): peak = 2059.812 ; gain = 0.000
Phase 1 Initialization | Checksum: 1b0edbc6a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.264 . Memory (MB): peak = 2059.812 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1b0edbc6a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2059.812 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1b0edbc6a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2059.812 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 1b0edbc6a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2059.812 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 57 inverters resulting in an inversion of 520 pins
INFO: [Opt 31-138] Pushed 11 inverter(s) to 14 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 290522555

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2059.812 ; gain = 0.000
Retarget | Checksum: 290522555
INFO: [Opt 31-389] Phase Retarget created 435 cells and removed 792 cells
INFO: [Opt 31-1021] In phase Retarget, 313 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 205 inverter(s) to 251 load pin(s).
Phase 4 Constant propagation | Checksum: 1e20ca079

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2059.812 ; gain = 0.000
Constant propagation | Checksum: 1e20ca079
INFO: [Opt 31-389] Phase Constant propagation created 1776 cells and removed 5467 cells
INFO: [Opt 31-1021] In phase Constant propagation, 521 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 2059.812 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 2059.812 ; gain = 0.000
Phase 5 Sweep | Checksum: 29cf8526c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 2059.812 ; gain = 0.000
Sweep | Checksum: 29cf8526c
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 5414 cells
INFO: [Opt 31-1021] In phase Sweep, 917 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 2c8c2612b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 2059.812 ; gain = 0.000
BUFG optimization | Checksum: 2c8c2612b
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2c8c2612b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 2059.812 ; gain = 0.000
Shift Register Optimization | Checksum: 2c8c2612b
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 21b2c4d14

Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 2059.812 ; gain = 0.000
Post Processing Netlist | Checksum: 21b2c4d14
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 295 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2acd45c11

Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 2059.812 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.167 . Memory (MB): peak = 2059.812 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2acd45c11

Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 2059.812 ; gain = 0.000
Phase 9 Finalization | Checksum: 2acd45c11

Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 2059.812 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             435  |             792  |                                            313  |
|  Constant propagation         |            1776  |            5467  |                                            521  |
|  Sweep                        |               1  |            5414  |                                            917  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            295  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2acd45c11

Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 2059.812 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 45 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 5 WE to EN ports
Number of BRAM Ports augmented: 34 newly gated: 9 Total Ports: 90
Ending PowerOpt Patch Enables Task | Checksum: 2997c5666

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.702 . Memory (MB): peak = 2459.426 ; gain = 0.000
Ending Power Optimization Task | Checksum: 2997c5666

Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2459.426 ; gain = 399.613

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1ae762fcd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2459.426 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1ae762fcd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 2459.426 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 2459.426 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1ae762fcd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 2459.426 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 104 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:44 ; elapsed = 00:01:20 . Memory (MB): peak = 2459.426 ; gain = 806.047
INFO: [Vivado 12-24828] Executing command : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
Command: report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file X:/final_project_v4.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2459.426 ; gain = 0.000
generate_parallel_reports: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2459.426 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 2459.426 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2459.426 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.306 . Memory (MB): peak = 2459.426 ; gain = 0.000
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.237 . Memory (MB): peak = 2459.426 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2459.426 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2459.426 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.374 . Memory (MB): peak = 2459.426 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'X:/final_project_v4.runs/impl_1/system_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 2459.426 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 12 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2459.426 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17180cfe8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 2459.426 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2459.426 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1afa4badd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2459.426 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 234869294

Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 2459.426 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 234869294

Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 2459.426 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 234869294

Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 2459.426 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 298c50191

Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 2459.426 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 23dbd9501

Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 2459.426 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 23dbd9501

Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 2459.426 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 25d2ce593

Time (s): cpu = 00:00:40 ; elapsed = 00:01:12 . Memory (MB): peak = 2459.426 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 2934e89e2

Time (s): cpu = 00:00:42 ; elapsed = 00:01:16 . Memory (MB): peak = 2459.426 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 14 LUTNM shape to break, 1896 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 10, two critical 4, total 14, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 840 nets or LUTs. Breaked 14 LUTs, combined 826 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2459.426 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           14  |            826  |                   840  |           0  |           1  |  00:00:02  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           14  |            826  |                   840  |           0  |           9  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 2e02fecd7

Time (s): cpu = 00:00:45 ; elapsed = 00:01:25 . Memory (MB): peak = 2459.426 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 259b9fadb

Time (s): cpu = 00:00:47 ; elapsed = 00:01:28 . Memory (MB): peak = 2459.426 ; gain = 0.000
Phase 2 Global Placement | Checksum: 259b9fadb

Time (s): cpu = 00:00:47 ; elapsed = 00:01:28 . Memory (MB): peak = 2459.426 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ed0d6295

Time (s): cpu = 00:00:51 ; elapsed = 00:01:35 . Memory (MB): peak = 2459.426 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2a9920213

Time (s): cpu = 00:00:59 ; elapsed = 00:01:47 . Memory (MB): peak = 2459.426 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 25ce58d09

Time (s): cpu = 00:01:00 ; elapsed = 00:01:48 . Memory (MB): peak = 2459.426 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 27ec51914

Time (s): cpu = 00:01:00 ; elapsed = 00:01:48 . Memory (MB): peak = 2459.426 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2ec1e122a

Time (s): cpu = 00:01:07 ; elapsed = 00:02:00 . Memory (MB): peak = 2459.426 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 23e3b4fc3

Time (s): cpu = 00:01:14 ; elapsed = 00:02:22 . Memory (MB): peak = 2459.426 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2377e8ccb

Time (s): cpu = 00:01:15 ; elapsed = 00:02:25 . Memory (MB): peak = 2459.426 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 23389584a

Time (s): cpu = 00:01:15 ; elapsed = 00:02:26 . Memory (MB): peak = 2459.426 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 23389584a

Time (s): cpu = 00:01:16 ; elapsed = 00:02:26 . Memory (MB): peak = 2459.426 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1270c1f52

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.505 | TNS=-49.317 |
Phase 1 Physical Synthesis Initialization | Checksum: c56df8ba

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2459.426 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 15c91f8f6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2459.426 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1270c1f52

Time (s): cpu = 00:01:31 ; elapsed = 00:02:53 . Memory (MB): peak = 2459.426 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.503. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 188a811b8

Time (s): cpu = 00:01:34 ; elapsed = 00:03:00 . Memory (MB): peak = 2459.426 ; gain = 0.000

Time (s): cpu = 00:01:34 ; elapsed = 00:03:00 . Memory (MB): peak = 2459.426 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 188a811b8

Time (s): cpu = 00:01:35 ; elapsed = 00:03:00 . Memory (MB): peak = 2459.426 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 188a811b8

Time (s): cpu = 00:01:35 ; elapsed = 00:03:01 . Memory (MB): peak = 2459.426 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 188a811b8

Time (s): cpu = 00:01:35 ; elapsed = 00:03:01 . Memory (MB): peak = 2459.426 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 188a811b8

Time (s): cpu = 00:01:36 ; elapsed = 00:03:01 . Memory (MB): peak = 2459.426 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2459.426 ; gain = 0.000

Time (s): cpu = 00:01:36 ; elapsed = 00:03:01 . Memory (MB): peak = 2459.426 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15ad109de

Time (s): cpu = 00:01:36 ; elapsed = 00:03:02 . Memory (MB): peak = 2459.426 ; gain = 0.000
Ending Placer Task | Checksum: 148803bc4

Time (s): cpu = 00:01:36 ; elapsed = 00:03:02 . Memory (MB): peak = 2459.426 ; gain = 0.000
141 Infos, 104 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:44 ; elapsed = 00:03:10 . Memory (MB): peak = 2459.426 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.190 . Memory (MB): peak = 2459.426 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.331 . Memory (MB): peak = 2459.426 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.532 . Memory (MB): peak = 2459.426 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2459.426 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2459.426 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.163 . Memory (MB): peak = 2459.426 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 2459.426 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2459.426 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2459.426 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'X:/final_project_v4.runs/impl_1/system_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2459.426 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2459.426 ; gain = 0.000
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.503 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
152 Infos, 104 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2459.426 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.541 . Memory (MB): peak = 2459.426 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 2459.426 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2459.426 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.179 . Memory (MB): peak = 2459.426 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.160 . Memory (MB): peak = 2459.426 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2459.426 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2459.426 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'X:/final_project_v4.runs/impl_1/system_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2459.426 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 5d3345a6 ConstDB: 0 ShapeSum: 53320aba RouteDB: 981aeb64
Post Restoration Checksum: NetGraph: 938b33e5 | NumContArr: fdbc2235 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 316994b54

Time (s): cpu = 00:02:05 ; elapsed = 00:05:00 . Memory (MB): peak = 2597.109 ; gain = 137.684

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 316994b54

Time (s): cpu = 00:02:05 ; elapsed = 00:05:01 . Memory (MB): peak = 2597.109 ; gain = 137.684

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 316994b54

Time (s): cpu = 00:02:06 ; elapsed = 00:05:02 . Memory (MB): peak = 2597.109 ; gain = 137.684
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 205bd8849

Time (s): cpu = 00:02:34 ; elapsed = 00:05:47 . Memory (MB): peak = 2656.297 ; gain = 196.871
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.649  | TNS=0.000  | WHS=-2.564 | THS=-766.914|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 1c9231819

Time (s): cpu = 00:02:53 ; elapsed = 00:06:18 . Memory (MB): peak = 2656.297 ; gain = 196.871
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.649  | TNS=0.000  | WHS=-5.369 | THS=-75.371|

Phase 2.4 Update Timing for Bus Skew | Checksum: 18a0f3cb8

Time (s): cpu = 00:02:53 ; elapsed = 00:06:18 . Memory (MB): peak = 2657.578 ; gain = 198.152

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000870533 %
  Global Horizontal Routing Utilization  = 0.00181758 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 36994
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 36993
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1c404d495

Time (s): cpu = 00:02:54 ; elapsed = 00:06:21 . Memory (MB): peak = 2696.297 ; gain = 236.871

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1c404d495

Time (s): cpu = 00:02:54 ; elapsed = 00:06:21 . Memory (MB): peak = 2696.297 ; gain = 236.871

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 25cb4bf00

Time (s): cpu = 00:03:11 ; elapsed = 00:06:48 . Memory (MB): peak = 2701.180 ; gain = 241.754
Phase 4 Initial Routing | Checksum: 25cb4bf00

Time (s): cpu = 00:03:11 ; elapsed = 00:06:48 . Memory (MB): peak = 2701.180 ; gain = 241.754

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 3856
 Number of Nodes with overlaps = 549
 Number of Nodes with overlaps = 233
 Number of Nodes with overlaps = 70
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.214  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 253bdb212

Time (s): cpu = 00:03:51 ; elapsed = 00:08:25 . Memory (MB): peak = 2701.180 ; gain = 241.754

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.214  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2494b5c8c

Time (s): cpu = 00:03:53 ; elapsed = 00:08:29 . Memory (MB): peak = 2701.180 ; gain = 241.754
Phase 5 Rip-up And Reroute | Checksum: 2494b5c8c

Time (s): cpu = 00:03:53 ; elapsed = 00:08:29 . Memory (MB): peak = 2701.180 ; gain = 241.754

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2c69ccf08

Time (s): cpu = 00:03:59 ; elapsed = 00:08:39 . Memory (MB): peak = 2701.180 ; gain = 241.754
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.214  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 1d924a7c1

Time (s): cpu = 00:04:00 ; elapsed = 00:08:39 . Memory (MB): peak = 2701.180 ; gain = 241.754

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1d924a7c1

Time (s): cpu = 00:04:00 ; elapsed = 00:08:39 . Memory (MB): peak = 2701.180 ; gain = 241.754
Phase 6 Delay and Skew Optimization | Checksum: 1d924a7c1

Time (s): cpu = 00:04:00 ; elapsed = 00:08:39 . Memory (MB): peak = 2701.180 ; gain = 241.754

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.214  | TNS=0.000  | WHS=-0.457 | THS=-1.246 |

Phase 7.1 Hold Fix Iter | Checksum: 216559590

Time (s): cpu = 00:04:08 ; elapsed = 00:08:51 . Memory (MB): peak = 2701.180 ; gain = 241.754

Phase 7.2 Non Free Resource Hold Fix Iter
Phase 7.2 Non Free Resource Hold Fix Iter | Checksum: 2355ba42d

Time (s): cpu = 00:04:08 ; elapsed = 00:08:51 . Memory (MB): peak = 2701.180 ; gain = 241.754
Phase 7 Post Hold Fix | Checksum: 2355ba42d

Time (s): cpu = 00:04:08 ; elapsed = 00:08:51 . Memory (MB): peak = 2701.180 ; gain = 241.754

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.06517 %
  Global Horizontal Routing Utilization  = 3.91005 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2355ba42d

Time (s): cpu = 00:04:08 ; elapsed = 00:08:52 . Memory (MB): peak = 2701.180 ; gain = 241.754

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2355ba42d

Time (s): cpu = 00:04:09 ; elapsed = 00:08:52 . Memory (MB): peak = 2701.180 ; gain = 241.754

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1d15e0f91

Time (s): cpu = 00:04:15 ; elapsed = 00:09:03 . Memory (MB): peak = 2701.180 ; gain = 241.754

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 1d15e0f91

Time (s): cpu = 00:04:15 ; elapsed = 00:09:04 . Memory (MB): peak = 2701.180 ; gain = 241.754

Phase 12 Post Router Timing

Phase 12.1 Update Timing
Phase 12.1 Update Timing | Checksum: 1d15e0f91

Time (s): cpu = 00:04:19 ; elapsed = 00:09:13 . Memory (MB): peak = 2701.180 ; gain = 241.754
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.214  | TNS=0.000  | WHS=0.050  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 1d15e0f91

Time (s): cpu = 00:04:19 ; elapsed = 00:09:14 . Memory (MB): peak = 2701.180 ; gain = 241.754
Total Elapsed time in route_design: 553.501 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 8b8eeda6

Time (s): cpu = 00:04:20 ; elapsed = 00:09:15 . Memory (MB): peak = 2701.180 ; gain = 241.754
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 8b8eeda6

Time (s): cpu = 00:04:21 ; elapsed = 00:09:16 . Memory (MB): peak = 2701.180 ; gain = 241.754

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
166 Infos, 104 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:21 ; elapsed = 00:09:17 . Memory (MB): peak = 2701.180 ; gain = 241.754
INFO: [Vivado 12-24828] Executing command : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file X:/final_project_v4.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 2701.180 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file X:/final_project_v4.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_drc: Time (s): cpu = 00:00:39 ; elapsed = 00:01:14 . Memory (MB): peak = 2731.496 ; gain = 30.316
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:18 ; elapsed = 00:00:43 . Memory (MB): peak = 2751.367 ; gain = 19.871
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file system_wrapper_route_status.rpt -pb system_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
183 Infos, 106 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 2833.309 ; gain = 75.094
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file system_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 2833.309 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file system_wrapper_bus_skew_routed.rpt -pb system_wrapper_bus_skew_routed.pb -rpx system_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:01:34 ; elapsed = 00:03:05 . Memory (MB): peak = 2833.309 ; gain = 132.129
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.743 . Memory (MB): peak = 2884.227 ; gain = 36.051
Wrote PlaceDB: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2891.695 ; gain = 43.520
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2891.695 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2891.695 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.223 . Memory (MB): peak = 2891.695 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2891.695 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2891.695 ; gain = 43.520
INFO: [Common 17-1381] The checkpoint 'X:/final_project_v4.runs/impl_1/system_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 2891.695 ; gain = 58.387
INFO: [Common 17-206] Exiting Vivado at Wed Aug 20 15:26:56 2025...
