gtwizard_ultrascale_v1_7_gtye4_channel.v,verilog,xil_defaultlib,../../../../adc4x16g_core.srcs/sources_1/ip/gtwizard_ultrascale_1/sim/gtwizard_ultrascale_v1_7_gtye4_channel.v,
gtwizard_ultrascale_1_gtye4_channel_wrapper.v,verilog,xil_defaultlib,../../../../adc4x16g_core.srcs/sources_1/ip/gtwizard_ultrascale_1/sim/gtwizard_ultrascale_1_gtye4_channel_wrapper.v,
gtwizard_ultrascale_v1_7_gtye4_common.v,verilog,xil_defaultlib,../../../../adc4x16g_core.srcs/sources_1/ip/gtwizard_ultrascale_1/sim/gtwizard_ultrascale_v1_7_gtye4_common.v,
gtwizard_ultrascale_1_gtye4_common_wrapper.v,verilog,xil_defaultlib,../../../../adc4x16g_core.srcs/sources_1/ip/gtwizard_ultrascale_1/sim/gtwizard_ultrascale_1_gtye4_common_wrapper.v,
gtwizard_ultrascale_1_gtwizard_gtye4.v,verilog,xil_defaultlib,../../../../adc4x16g_core.srcs/sources_1/ip/gtwizard_ultrascale_1/sim/gtwizard_ultrascale_1_gtwizard_gtye4.v,
gtwizard_ultrascale_1_gtwizard_top.v,verilog,xil_defaultlib,../../../../adc4x16g_core.srcs/sources_1/ip/gtwizard_ultrascale_1/sim/gtwizard_ultrascale_1_gtwizard_top.v,
gtwizard_ultrascale_1.v,verilog,xil_defaultlib,../../../../adc4x16g_core.srcs/sources_1/ip/gtwizard_ultrascale_1/sim/gtwizard_ultrascale_1.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
