{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654786531256 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654786531257 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2021  Intel Corporation. All rights reserved. " "Copyright (C) 2021  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654786531257 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654786531257 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654786531257 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654786531257 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654786531257 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654786531257 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654786531257 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654786531257 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654786531257 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654786531257 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654786531257 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654786531257 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654786531257 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654786531257 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  9 09:55:31 2022 " "Processing started: Thu Jun  9 09:55:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654786531257 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654786531257 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off c4e6e10 -c c4e6e10 " "Command: quartus_map --read_settings_files=on --write_settings_files=off c4e6e10 -c c4e6e10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654786531258 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654786531482 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654786531482 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(300) " "Verilog HDL warning at picorv32.v(300): extended using \"x\" or \"z\"" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 300 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1654786542337 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(320) " "Verilog HDL warning at picorv32.v(320): extended using \"x\" or \"z\"" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 320 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1654786542337 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(327) " "Verilog HDL warning at picorv32.v(327): extended using \"x\" or \"z\"" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 327 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1654786542337 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(331) " "Unrecognized synthesis attribute \"parallel_case\" at ../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(331)" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 331 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654786542337 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(386) " "Verilog HDL warning at picorv32.v(386): extended using \"x\" or \"z\"" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 386 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1654786542337 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(388) " "Verilog HDL warning at picorv32.v(388): extended using \"x\" or \"z\"" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 388 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1654786542337 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case ../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(402) " "Unrecognized synthesis attribute \"full_case\" at ../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(402)" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 402 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654786542338 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1036) " "Verilog HDL warning at picorv32.v(1036): extended using \"x\" or \"z\"" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1036 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1654786542339 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1116) " "Unrecognized synthesis attribute \"parallel_case\" at ../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1116)" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1116 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654786542339 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1245) " "Verilog HDL warning at picorv32.v(1245): extended using \"x\" or \"z\"" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1245 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1654786542340 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1246) " "Unrecognized synthesis attribute \"parallel_case\" at ../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1246)" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1246 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654786542340 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case ../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1246) " "Unrecognized synthesis attribute \"full_case\" at ../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1246)" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1246 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654786542340 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1262) " "Verilog HDL warning at picorv32.v(1262): extended using \"x\" or \"z\"" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1262 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1654786542340 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1263) " "Unrecognized synthesis attribute \"parallel_case\" at ../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1263)" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1263 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654786542340 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case ../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1263) " "Unrecognized synthesis attribute \"full_case\" at ../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1263)" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1263 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654786542340 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1306) " "Verilog HDL warning at picorv32.v(1306): extended using \"x\" or \"z\"" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1306 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1654786542340 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1309) " "Unrecognized synthesis attribute \"parallel_case\" at ../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1309)" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1309 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654786542340 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1344) " "Verilog HDL warning at picorv32.v(1344): extended using \"x\" or \"z\"" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1344 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1654786542341 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1399) " "Verilog HDL warning at picorv32.v(1399): extended using \"x\" or \"z\"" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1399 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1654786542341 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1400) " "Verilog HDL warning at picorv32.v(1400): extended using \"x\" or \"z\"" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1400 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1654786542341 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1412) " "Verilog HDL warning at picorv32.v(1412): extended using \"x\" or \"z\"" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1412 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1654786542341 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1413) " "Verilog HDL warning at picorv32.v(1413): extended using \"x\" or \"z\"" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1413 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1654786542341 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1431) " "Verilog HDL warning at picorv32.v(1431): extended using \"x\" or \"z\"" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1431 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1654786542341 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1432) " "Verilog HDL warning at picorv32.v(1432): extended using \"x\" or \"z\"" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1432 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1654786542341 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1435) " "Verilog HDL warning at picorv32.v(1435): extended using \"x\" or \"z\"" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1435 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1654786542341 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1450) " "Verilog HDL warning at picorv32.v(1450): extended using \"x\" or \"z\"" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1450 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1654786542341 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1480) " "Unrecognized synthesis attribute \"parallel_case\" at ../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1480)" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1480 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654786542341 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case ../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1480) " "Unrecognized synthesis attribute \"full_case\" at ../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1480)" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1480 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654786542341 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1492) " "Unrecognized synthesis attribute \"parallel_case\" at ../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1492)" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1492 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654786542341 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1575) " "Verilog HDL warning at picorv32.v(1575): extended using \"x\" or \"z\"" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1575 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1654786542341 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1576) " "Verilog HDL warning at picorv32.v(1576): extended using \"x\" or \"z\"" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1576 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1654786542341 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1578) " "Unrecognized synthesis attribute \"parallel_case\" at ../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1578)" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1578 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654786542341 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1622) " "Unrecognized synthesis attribute \"parallel_case\" at ../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1622)" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1622 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654786542341 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case ../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1622) " "Unrecognized synthesis attribute \"full_case\" at ../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1622)" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1622 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654786542342 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1730) " "Unrecognized synthesis attribute \"parallel_case\" at ../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1730)" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1730 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654786542342 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1761) " "Unrecognized synthesis attribute \"parallel_case\" at ../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1761)" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1761 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654786542342 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1831) " "Unrecognized synthesis attribute \"parallel_case\" at ../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1831)" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1831 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654786542342 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case ../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1831) " "Unrecognized synthesis attribute \"full_case\" at ../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1831)" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1831 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654786542342 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1839) " "Unrecognized synthesis attribute \"parallel_case\" at ../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1839)" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1839 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654786542342 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case ../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1839) " "Unrecognized synthesis attribute \"full_case\" at ../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1839)" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1839 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654786542342 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1854) " "Unrecognized synthesis attribute \"parallel_case\" at ../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1854)" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1854 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654786542342 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case ../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1854) " "Unrecognized synthesis attribute \"full_case\" at ../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1854)" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1854 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654786542342 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1879) " "Unrecognized synthesis attribute \"parallel_case\" at ../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1879)" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1879 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654786542342 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case ../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1879) " "Unrecognized synthesis attribute \"full_case\" at ../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1879)" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1879 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654786542343 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1896) " "Unrecognized synthesis attribute \"parallel_case\" at ../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1896)" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1896 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654786542343 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case ../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1896) " "Unrecognized synthesis attribute \"full_case\" at ../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1896)" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1896 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654786542343 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1969) " "Verilog HDL warning at picorv32.v(1969): extended using \"x\" or \"z\"" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1969 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1654786542343 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "picorv32.v(1397) " "Verilog HDL information at picorv32.v(1397): always construct contains both blocking and non-blocking assignments" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1397 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1654786542343 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(2462) " "Verilog HDL warning at picorv32.v(2462): extended using \"x\" or \"z\"" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 2462 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1654786542344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v 8 8 " "Found 8 design units, including 8 entities, in source file /home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" { { "Info" "ISGN_ENTITY_NAME" "1 picorv32 " "Found entity 1: picorv32" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654786542347 ""} { "Info" "ISGN_ENTITY_NAME" "2 picorv32_regs " "Found entity 2: picorv32_regs" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 2169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654786542347 ""} { "Info" "ISGN_ENTITY_NAME" "3 picorv32_pcpi_mul " "Found entity 3: picorv32_pcpi_mul" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 2192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654786542347 ""} { "Info" "ISGN_ENTITY_NAME" "4 picorv32_pcpi_fast_mul " "Found entity 4: picorv32_pcpi_fast_mul" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 2313 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654786542347 ""} { "Info" "ISGN_ENTITY_NAME" "5 picorv32_pcpi_div " "Found entity 5: picorv32_pcpi_div" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 2415 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654786542347 ""} { "Info" "ISGN_ENTITY_NAME" "6 picorv32_axi " "Found entity 6: picorv32_axi" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 2512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654786542347 ""} { "Info" "ISGN_ENTITY_NAME" "7 picorv32_axi_adapter " "Found entity 7: picorv32_axi_adapter" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 2726 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654786542347 ""} { "Info" "ISGN_ENTITY_NAME" "8 picorv32_wb " "Found entity 8: picorv32_wb" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 2810 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654786542347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654786542347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c4e6e10.v 1 1 " "Found 1 design units, including 1 entities, in source file c4e6e10.v" { { "Info" "ISGN_ENTITY_NAME" "1 c4e6e10 " "Found entity 1: c4e6e10" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654786542371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654786542371 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "c4e6e10 " "Elaborating entity \"c4e6e10\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654786542499 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scratch_re c4e6e10.v(74) " "Verilog HDL or VHDL warning at c4e6e10.v(74): object \"scratch_re\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542503 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_errors_we c4e6e10.v(76) " "Verilog HDL or VHDL warning at c4e6e10.v(76): object \"bus_errors_we\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542504 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_errors_re c4e6e10.v(77) " "Verilog HDL or VHDL warning at c4e6e10.v(77): object \"bus_errors_re\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542504 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "picorv32_idbus_err c4e6e10.v(93) " "Verilog HDL or VHDL warning at c4e6e10.v(93): object \"picorv32_idbus_err\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542504 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_bus_dat_w c4e6e10.v(112) " "Verilog HDL or VHDL warning at c4e6e10.v(112): object \"ram_bus_dat_w\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542504 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_bus_sel c4e6e10.v(114) " "Verilog HDL or VHDL warning at c4e6e10.v(114): object \"ram_bus_sel\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542504 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_bus_we c4e6e10.v(118) " "Verilog HDL or VHDL warning at c4e6e10.v(118): object \"ram_bus_we\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542505 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_bus_cti c4e6e10.v(119) " "Verilog HDL or VHDL warning at c4e6e10.v(119): object \"ram_bus_cti\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542505 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_bus_bte c4e6e10.v(120) " "Verilog HDL or VHDL warning at c4e6e10.v(120): object \"ram_bus_bte\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542505 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "interface0_ram_bus_cti c4e6e10.v(133) " "Verilog HDL or VHDL warning at c4e6e10.v(133): object \"interface0_ram_bus_cti\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542505 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "interface0_ram_bus_bte c4e6e10.v(134) " "Verilog HDL or VHDL warning at c4e6e10.v(134): object \"interface0_ram_bus_bte\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542505 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "interface1_ram_bus_cti c4e6e10.v(149) " "Verilog HDL or VHDL warning at c4e6e10.v(149): object \"interface1_ram_bus_cti\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542505 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "interface1_ram_bus_bte c4e6e10.v(150) " "Verilog HDL or VHDL warning at c4e6e10.v(150): object \"interface1_ram_bus_bte\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 150 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542505 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_sink_first c4e6e10.v(159) " "Verilog HDL or VHDL warning at c4e6e10.v(159): object \"tx_sink_first\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542505 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_sink_last c4e6e10.v(160) " "Verilog HDL or VHDL warning at c4e6e10.v(160): object \"tx_sink_last\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542505 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_source_ready c4e6e10.v(168) " "Verilog HDL or VHDL warning at c4e6e10.v(168): object \"rx_source_ready\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542506 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_txfull_we c4e6e10.v(184) " "Verilog HDL or VHDL warning at c4e6e10.v(184): object \"uart_txfull_we\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542506 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_txfull_re c4e6e10.v(185) " "Verilog HDL or VHDL warning at c4e6e10.v(185): object \"uart_txfull_re\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542506 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rxempty_we c4e6e10.v(187) " "Verilog HDL or VHDL warning at c4e6e10.v(187): object \"uart_rxempty_we\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542506 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rxempty_re c4e6e10.v(188) " "Verilog HDL or VHDL warning at c4e6e10.v(188): object \"uart_rxempty_re\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 188 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542506 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_status_we c4e6e10.v(203) " "Verilog HDL or VHDL warning at c4e6e10.v(203): object \"uart_status_we\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 203 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542506 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_status_re c4e6e10.v(204) " "Verilog HDL or VHDL warning at c4e6e10.v(204): object \"uart_status_re\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 204 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542506 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_pending_we c4e6e10.v(208) " "Verilog HDL or VHDL warning at c4e6e10.v(208): object \"uart_pending_we\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 208 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542506 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_tx2 c4e6e10.v(211) " "Verilog HDL or VHDL warning at c4e6e10.v(211): object \"uart_tx2\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 211 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542506 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rx2 c4e6e10.v(212) " "Verilog HDL or VHDL warning at c4e6e10.v(212): object \"uart_rx2\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542506 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_enable_re c4e6e10.v(214) " "Verilog HDL or VHDL warning at c4e6e10.v(214): object \"uart_enable_re\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542506 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_txempty_we c4e6e10.v(216) " "Verilog HDL or VHDL warning at c4e6e10.v(216): object \"uart_txempty_we\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 216 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542506 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_txempty_re c4e6e10.v(217) " "Verilog HDL or VHDL warning at c4e6e10.v(217): object \"uart_txempty_re\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542507 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rxfull_we c4e6e10.v(219) " "Verilog HDL or VHDL warning at c4e6e10.v(219): object \"uart_rxfull_we\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 219 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542507 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rxfull_re c4e6e10.v(220) " "Verilog HDL or VHDL warning at c4e6e10.v(220): object \"uart_rxfull_re\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 220 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542507 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_tx_fifo_wrport_dat_r c4e6e10.v(254) " "Verilog HDL or VHDL warning at c4e6e10.v(254): object \"uart_tx_fifo_wrport_dat_r\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 254 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542507 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_tx_fifo_level1 c4e6e10.v(261) " "Verilog HDL or VHDL warning at c4e6e10.v(261): object \"uart_tx_fifo_level1\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 261 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542507 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rx_fifo_source_first c4e6e10.v(275) " "Verilog HDL or VHDL warning at c4e6e10.v(275): object \"uart_rx_fifo_source_first\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 275 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542507 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rx_fifo_source_last c4e6e10.v(276) " "Verilog HDL or VHDL warning at c4e6e10.v(276): object \"uart_rx_fifo_source_last\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 276 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542507 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rx_fifo_wrport_dat_r c4e6e10.v(291) " "Verilog HDL or VHDL warning at c4e6e10.v(291): object \"uart_rx_fifo_wrport_dat_r\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 291 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542507 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rx_fifo_level1 c4e6e10.v(298) " "Verilog HDL or VHDL warning at c4e6e10.v(298): object \"uart_rx_fifo_level1\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 298 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542508 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_load_re c4e6e10.v(306) " "Verilog HDL or VHDL warning at c4e6e10.v(306): object \"timer_load_re\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 306 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542508 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_reload_re c4e6e10.v(308) " "Verilog HDL or VHDL warning at c4e6e10.v(308): object \"timer_reload_re\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 308 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542508 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_en_re c4e6e10.v(310) " "Verilog HDL or VHDL warning at c4e6e10.v(310): object \"timer_en_re\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 310 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542508 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_value_we c4e6e10.v(314) " "Verilog HDL or VHDL warning at c4e6e10.v(314): object \"timer_value_we\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 314 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542508 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_value_re c4e6e10.v(315) " "Verilog HDL or VHDL warning at c4e6e10.v(315): object \"timer_value_re\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 315 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542508 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_status_we c4e6e10.v(324) " "Verilog HDL or VHDL warning at c4e6e10.v(324): object \"timer_status_we\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 324 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542508 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_status_re c4e6e10.v(325) " "Verilog HDL or VHDL warning at c4e6e10.v(325): object \"timer_status_re\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 325 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542508 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_pending_we c4e6e10.v(328) " "Verilog HDL or VHDL warning at c4e6e10.v(328): object \"timer_pending_we\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 328 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542508 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_zero2 c4e6e10.v(331) " "Verilog HDL or VHDL warning at c4e6e10.v(331): object \"timer_zero2\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 331 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542508 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_enable_re c4e6e10.v(333) " "Verilog HDL or VHDL warning at c4e6e10.v(333): object \"timer_enable_re\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 333 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542508 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "leds_re c4e6e10.v(340) " "Verilog HDL or VHDL warning at c4e6e10.v(340): object \"leds_re\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 340 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542508 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "switchs_we c4e6e10.v(342) " "Verilog HDL or VHDL warning at c4e6e10.v(342): object \"switchs_we\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 342 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542509 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "switchs_re c4e6e10.v(343) " "Verilog HDL or VHDL warning at c4e6e10.v(343): object \"switchs_re\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 343 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542509 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "buttons_we c4e6e10.v(345) " "Verilog HDL or VHDL warning at c4e6e10.v(345): object \"buttons_we\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 345 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542509 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "buttons_re c4e6e10.v(346) " "Verilog HDL or VHDL warning at c4e6e10.v(346): object \"buttons_re\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 346 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542509 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dig_0_re c4e6e10.v(359) " "Verilog HDL or VHDL warning at c4e6e10.v(359): object \"dig_0_re\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 359 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542509 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dig_1_re c4e6e10.v(361) " "Verilog HDL or VHDL warning at c4e6e10.v(361): object \"dig_1_re\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 361 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542509 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dig_2_re c4e6e10.v(363) " "Verilog HDL or VHDL warning at c4e6e10.v(363): object \"dig_2_re\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 363 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542509 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dig_3_re c4e6e10.v(365) " "Verilog HDL or VHDL warning at c4e6e10.v(365): object \"dig_3_re\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 365 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542509 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dig_4_re c4e6e10.v(367) " "Verilog HDL or VHDL warning at c4e6e10.v(367): object \"dig_4_re\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 367 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542509 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dig_5_re c4e6e10.v(369) " "Verilog HDL or VHDL warning at c4e6e10.v(369): object \"dig_5_re\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 369 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542509 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dig_6_re c4e6e10.v(371) " "Verilog HDL or VHDL warning at c4e6e10.v(371): object \"dig_6_re\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 371 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542510 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dig_7_re c4e6e10.v(373) " "Verilog HDL or VHDL warning at c4e6e10.v(373): object \"dig_7_re\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 373 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542510 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "basesoc_wishbone_cti c4e6e10.v(400) " "Verilog HDL or VHDL warning at c4e6e10.v(400): object \"basesoc_wishbone_cti\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 400 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542510 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "basesoc_wishbone_bte c4e6e10.v(401) " "Verilog HDL or VHDL warning at c4e6e10.v(401): object \"basesoc_wishbone_bte\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 401 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542510 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "request c4e6e10.v(414) " "Verilog HDL or VHDL warning at c4e6e10.v(414): object \"request\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 414 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542510 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank0_in_r c4e6e10.v(427) " "Verilog HDL or VHDL warning at c4e6e10.v(427): object \"csrbank0_in_r\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 427 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542511 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank1_reset0_we c4e6e10.v(437) " "Verilog HDL or VHDL warning at c4e6e10.v(437): object \"csrbank1_reset0_we\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 437 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542511 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank1_scratch0_we c4e6e10.v(441) " "Verilog HDL or VHDL warning at c4e6e10.v(441): object \"csrbank1_scratch0_we\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 441 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542511 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank1_bus_errors_r c4e6e10.v(444) " "Verilog HDL or VHDL warning at c4e6e10.v(444): object \"csrbank1_bus_errors_r\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 444 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542511 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank2_dig_00_we c4e6e10.v(454) " "Verilog HDL or VHDL warning at c4e6e10.v(454): object \"csrbank2_dig_00_we\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 454 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542511 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank2_dig_10_we c4e6e10.v(458) " "Verilog HDL or VHDL warning at c4e6e10.v(458): object \"csrbank2_dig_10_we\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 458 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542512 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank2_dig_20_we c4e6e10.v(462) " "Verilog HDL or VHDL warning at c4e6e10.v(462): object \"csrbank2_dig_20_we\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 462 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542512 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank2_dig_30_we c4e6e10.v(466) " "Verilog HDL or VHDL warning at c4e6e10.v(466): object \"csrbank2_dig_30_we\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 466 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542512 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank2_dig_40_we c4e6e10.v(470) " "Verilog HDL or VHDL warning at c4e6e10.v(470): object \"csrbank2_dig_40_we\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 470 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542512 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank2_dig_50_we c4e6e10.v(474) " "Verilog HDL or VHDL warning at c4e6e10.v(474): object \"csrbank2_dig_50_we\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 474 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542512 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank2_dig_60_we c4e6e10.v(478) " "Verilog HDL or VHDL warning at c4e6e10.v(478): object \"csrbank2_dig_60_we\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 478 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542512 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank2_dig_70_we c4e6e10.v(482) " "Verilog HDL or VHDL warning at c4e6e10.v(482): object \"csrbank2_dig_70_we\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 482 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542512 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank3_out0_we c4e6e10.v(491) " "Verilog HDL or VHDL warning at c4e6e10.v(491): object \"csrbank3_out0_we\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 491 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542512 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank4_in_r c4e6e10.v(499) " "Verilog HDL or VHDL warning at c4e6e10.v(499): object \"csrbank4_in_r\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 499 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542512 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank5_load0_we c4e6e10.v(509) " "Verilog HDL or VHDL warning at c4e6e10.v(509): object \"csrbank5_load0_we\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 509 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542513 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank5_reload0_we c4e6e10.v(513) " "Verilog HDL or VHDL warning at c4e6e10.v(513): object \"csrbank5_reload0_we\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 513 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542513 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank5_en0_we c4e6e10.v(517) " "Verilog HDL or VHDL warning at c4e6e10.v(517): object \"csrbank5_en0_we\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 517 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542513 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank5_update_value0_we c4e6e10.v(521) " "Verilog HDL or VHDL warning at c4e6e10.v(521): object \"csrbank5_update_value0_we\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 521 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542513 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank5_value_r c4e6e10.v(524) " "Verilog HDL or VHDL warning at c4e6e10.v(524): object \"csrbank5_value_r\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 524 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542513 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank5_ev_status_r c4e6e10.v(528) " "Verilog HDL or VHDL warning at c4e6e10.v(528): object \"csrbank5_ev_status_r\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 528 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542513 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank5_ev_enable0_we c4e6e10.v(537) " "Verilog HDL or VHDL warning at c4e6e10.v(537): object \"csrbank5_ev_enable0_we\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 537 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542513 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank6_txfull_r c4e6e10.v(545) " "Verilog HDL or VHDL warning at c4e6e10.v(545): object \"csrbank6_txfull_r\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 545 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542514 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank6_rxempty_r c4e6e10.v(549) " "Verilog HDL or VHDL warning at c4e6e10.v(549): object \"csrbank6_rxempty_r\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 549 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542514 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank6_ev_status_r c4e6e10.v(553) " "Verilog HDL or VHDL warning at c4e6e10.v(553): object \"csrbank6_ev_status_r\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 553 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542514 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank6_ev_enable0_we c4e6e10.v(562) " "Verilog HDL or VHDL warning at c4e6e10.v(562): object \"csrbank6_ev_enable0_we\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 562 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542514 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank6_txempty_r c4e6e10.v(565) " "Verilog HDL or VHDL warning at c4e6e10.v(565): object \"csrbank6_txempty_r\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 565 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542514 "|c4e6e10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank6_rxfull_r c4e6e10.v(569) " "Verilog HDL or VHDL warning at c4e6e10.v(569): object \"csrbank6_rxfull_r\" assigned a value but never read" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 569 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786542514 "|c4e6e10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 c4e6e10.v(654) " "Verilog HDL assignment warning at c4e6e10.v(654): truncated value with size 8 to match size of target (1)" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 654 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654786542689 "|c4e6e10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 14 c4e6e10.v(866) " "Verilog HDL assignment warning at c4e6e10.v(866): truncated value with size 30 to match size of target (14)" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 866 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654786542692 "|c4e6e10"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 2047 c4e6e10.v(1883) " "Verilog HDL warning at c4e6e10.v(1883): number of words (0) in memory file does not match the number of elements in the address range \[0:2047\]" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 1883 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1654786543717 "|c4e6e10"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "sram c4e6e10.v(1882) " "Verilog HDL warning at c4e6e10.v(1882): initial value for variable sram should be constant" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 1882 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1654786543720 "|c4e6e10"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 4095 c4e6e10.v(1906) " "Verilog HDL warning at c4e6e10.v(1906): number of words (0) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 1906 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1654786544423 "|c4e6e10"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "main_ram c4e6e10.v(1905) " "Verilog HDL warning at c4e6e10.v(1905): initial value for variable main_ram should be constant" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 1905 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1654786544428 "|c4e6e10"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 c4e6e10.v(1866) " "Net \"rom.data_a\" at c4e6e10.v(1866) has no driver or initial value, using a default initial value '0'" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 1866 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654786548320 "|c4e6e10"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 c4e6e10.v(1866) " "Net \"rom.waddr_a\" at c4e6e10.v(1866) has no driver or initial value, using a default initial value '0'" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 1866 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654786548320 "|c4e6e10"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 c4e6e10.v(1866) " "Net \"rom.we_a\" at c4e6e10.v(1866) has no driver or initial value, using a default initial value '0'" {  } { { "c4e6e10.v" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 1866 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654786548349 "|c4e6e10"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "\|altsyncram:sram\[0\]\[31\]__1 " "Inferred RAM node \"\|altsyncram:sram\[0\]\[31\]__1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1654786572997 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "\|altsyncram:sram\[0\]\[23\]__2 " "Inferred RAM node \"\|altsyncram:sram\[0\]\[23\]__2\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1654786573017 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "\|altsyncram:sram\[0\]\[15\]__3 " "Inferred RAM node \"\|altsyncram:sram\[0\]\[15\]__3\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1654786573038 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "\|altsyncram:sram\[0\]\[7\]__4 " "Inferred RAM node \"\|altsyncram:sram\[0\]\[7\]__4\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1654786573057 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "\|altsyncram:main_ram\[0\]\[31\]__5 " "Inferred RAM node \"\|altsyncram:main_ram\[0\]\[31\]__5\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1654786573098 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "\|altsyncram:main_ram\[0\]\[23\]__6 " "Inferred RAM node \"\|altsyncram:main_ram\[0\]\[23\]__6\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1654786573141 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "\|altsyncram:main_ram\[0\]\[15\]__7 " "Inferred RAM node \"\|altsyncram:main_ram\[0\]\[15\]__7\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1654786573185 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "\|altsyncram:main_ram\[0\]\[7\]__8 " "Inferred RAM node \"\|altsyncram:main_ram\[0\]\[7\]__8\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1654786573226 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "\|altsyncram:sram\[0\]\[31\]__1 " "Inferred altsyncram megafunction from the following design logic: \"\|altsyncram:sram\[0\]\[31\]__1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "\|altsyncram:sram\[0\]\[23\]__2 " "Inferred altsyncram megafunction from the following design logic: \"\|altsyncram:sram\[0\]\[23\]__2\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "\|altsyncram:sram\[0\]\[15\]__3 " "Inferred altsyncram megafunction from the following design logic: \"\|altsyncram:sram\[0\]\[15\]__3\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "\|altsyncram:sram\[0\]\[7\]__4 " "Inferred altsyncram megafunction from the following design logic: \"\|altsyncram:sram\[0\]\[7\]__4\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "\|altsyncram:main_ram\[0\]\[31\]__5 " "Inferred altsyncram megafunction from the following design logic: \"\|altsyncram:main_ram\[0\]\[31\]__5\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "\|altsyncram:main_ram\[0\]\[23\]__6 " "Inferred altsyncram megafunction from the following design logic: \"\|altsyncram:main_ram\[0\]\[23\]__6\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "\|altsyncram:main_ram\[0\]\[15\]__7 " "Inferred altsyncram megafunction from the following design logic: \"\|altsyncram:main_ram\[0\]\[15\]__7\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "\|altsyncram:main_ram\[0\]\[7\]__8 " "Inferred altsyncram megafunction from the following design logic: \"\|altsyncram:main_ram\[0\]\[7\]__8\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786573322 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1654786573322 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1654786573322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picorv32 picorv32:picorv32 " "Elaborating entity \"picorv32\" for hierarchy \"picorv32:picorv32\"" {  } { { "c4e6e10.v" "picorv32" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 2015 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654786575978 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_insn_addr picorv32.v(181) " "Verilog HDL or VHDL warning at picorv32.v(181): object \"dbg_insn_addr\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786575992 "|c4e6e10|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_valid picorv32.v(183) " "Verilog HDL or VHDL warning at picorv32.v(183): object \"dbg_mem_valid\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786575992 "|c4e6e10|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_instr picorv32.v(184) " "Verilog HDL or VHDL warning at picorv32.v(184): object \"dbg_mem_instr\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786575992 "|c4e6e10|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_ready picorv32.v(185) " "Verilog HDL or VHDL warning at picorv32.v(185): object \"dbg_mem_ready\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786575992 "|c4e6e10|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_addr picorv32.v(186) " "Verilog HDL or VHDL warning at picorv32.v(186): object \"dbg_mem_addr\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786575992 "|c4e6e10|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_wdata picorv32.v(187) " "Verilog HDL or VHDL warning at picorv32.v(187): object \"dbg_mem_wdata\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786575992 "|c4e6e10|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_wstrb picorv32.v(188) " "Verilog HDL or VHDL warning at picorv32.v(188): object \"dbg_mem_wstrb\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 188 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786575992 "|c4e6e10|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_rdata picorv32.v(189) " "Verilog HDL or VHDL warning at picorv32.v(189): object \"dbg_mem_rdata\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786575992 "|c4e6e10|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_busy picorv32.v(375) " "Verilog HDL or VHDL warning at picorv32.v(375): object \"mem_busy\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 375 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786575992 "|c4e6e10|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_rs1val picorv32.v(695) " "Verilog HDL or VHDL warning at picorv32.v(695): object \"dbg_rs1val\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 695 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786575992 "|c4e6e10|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_rs2val picorv32.v(696) " "Verilog HDL or VHDL warning at picorv32.v(696): object \"dbg_rs2val\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 696 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786575992 "|c4e6e10|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_rs1val_valid picorv32.v(697) " "Verilog HDL or VHDL warning at picorv32.v(697): object \"dbg_rs1val_valid\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 697 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786575992 "|c4e6e10|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_rs2val_valid picorv32.v(698) " "Verilog HDL or VHDL warning at picorv32.v(698): object \"dbg_rs2val_valid\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 698 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786575992 "|c4e6e10|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_valid_insn picorv32.v(767) " "Verilog HDL or VHDL warning at picorv32.v(767): object \"dbg_valid_insn\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 767 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786575992 "|c4e6e10|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_ascii_state picorv32.v(1179) " "Verilog HDL or VHDL warning at picorv32.v(1179): object \"dbg_ascii_state\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654786575992 "|c4e6e10|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(332) " "Verilog HDL warning at picorv32.v(332): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 332 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1654786575992 "|c4e6e10|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "picorv32.v(332) " "Verilog HDL Case Statement warning at picorv32.v(332): incomplete case statement has no default case item" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 332 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1654786575992 "|c4e6e10|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 picorv32.v(617) " "Verilog HDL assignment warning at picorv32.v(617): truncated value with size 32 to match size of target (2)" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654786575992 "|c4e6e10|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 picorv32.v(797) " "Verilog HDL assignment warning at picorv32.v(797): truncated value with size 6 to match size of target (5)" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654786575992 "|c4e6e10|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 picorv32.v(798) " "Verilog HDL assignment warning at picorv32.v(798): truncated value with size 6 to match size of target (5)" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654786575992 "|c4e6e10|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 picorv32.v(799) " "Verilog HDL assignment warning at picorv32.v(799): truncated value with size 6 to match size of target (5)" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654786575992 "|c4e6e10|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 picorv32.v(830) " "Verilog HDL assignment warning at picorv32.v(830): truncated value with size 6 to match size of target (5)" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 830 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654786575992 "|c4e6e10|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 picorv32.v(831) " "Verilog HDL assignment warning at picorv32.v(831): truncated value with size 6 to match size of target (5)" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 831 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654786575992 "|c4e6e10|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 picorv32.v(832) " "Verilog HDL assignment warning at picorv32.v(832): truncated value with size 6 to match size of target (5)" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 832 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654786575992 "|c4e6e10|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 picorv32.v(888) " "Verilog HDL assignment warning at picorv32.v(888): truncated value with size 32 to match size of target (6)" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 888 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654786575992 "|c4e6e10|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 picorv32.v(1240) " "Verilog HDL assignment warning at picorv32.v(1240): truncated value with size 33 to match size of target (32)" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654786575992 "|c4e6e10|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 picorv32.v(1245) " "Verilog HDL assignment warning at picorv32.v(1245): truncated value with size 32 to match size of target (1)" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654786575992 "|c4e6e10|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1247) " "Verilog HDL warning at picorv32.v(1247): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1247 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1654786575992 "|c4e6e10|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1247) " "Verilog HDL Case Statement warning at picorv32.v(1247): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1247 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1654786575992 "|c4e6e10|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1264) " "Verilog HDL warning at picorv32.v(1264): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1264 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1654786575992 "|c4e6e10|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1264) " "Verilog HDL Case Statement warning at picorv32.v(1264): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1264 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1654786575992 "|c4e6e10|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1310) " "Verilog HDL warning at picorv32.v(1310): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1310 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1654786575992 "|c4e6e10|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "picorv32.v(1310) " "Verilog HDL Case Statement warning at picorv32.v(1310): incomplete case statement has no default case item" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1310 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1654786575993 "|c4e6e10|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 picorv32.v(1344) " "Verilog HDL assignment warning at picorv32.v(1344): truncated value with size 32 to match size of target (6)" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654786575993 "|c4e6e10|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1399) " "Verilog HDL assignment warning at picorv32.v(1399): truncated value with size 32 to match size of target (5)" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654786575993 "|c4e6e10|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 picorv32.v(1421) " "Verilog HDL assignment warning at picorv32.v(1421): truncated value with size 32 to match size of target (4)" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654786575993 "|c4e6e10|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 picorv32.v(1423) " "Verilog HDL assignment warning at picorv32.v(1423): truncated value with size 32 to match size of target (4)" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654786575993 "|c4e6e10|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1493) " "Verilog HDL warning at picorv32.v(1493): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1493 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1654786575993 "|c4e6e10|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 picorv32.v(1539) " "Verilog HDL assignment warning at picorv32.v(1539): truncated value with size 32 to match size of target (6)" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654786575993 "|c4e6e10|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1589) " "Verilog HDL assignment warning at picorv32.v(1589): truncated value with size 32 to match size of target (5)" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654786575993 "|c4e6e10|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1623) " "Verilog HDL warning at picorv32.v(1623): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1623 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1654786575993 "|c4e6e10|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1623) " "Verilog HDL Case Statement warning at picorv32.v(1623): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1623 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1654786575993 "|c4e6e10|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 picorv32.v(1658) " "Verilog HDL assignment warning at picorv32.v(1658): truncated value with size 32 to match size of target (6)" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654786575993 "|c4e6e10|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 picorv32.v(1704) " "Verilog HDL assignment warning at picorv32.v(1704): truncated value with size 6 to match size of target (5)" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1704 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654786575993 "|c4e6e10|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1726) " "Verilog HDL assignment warning at picorv32.v(1726): truncated value with size 32 to match size of target (5)" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654786575993 "|c4e6e10|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1756) " "Verilog HDL assignment warning at picorv32.v(1756): truncated value with size 32 to match size of target (5)" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1756 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654786575993 "|c4e6e10|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1832) " "Verilog HDL warning at picorv32.v(1832): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1832 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1654786575993 "|c4e6e10|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1832) " "Verilog HDL Case Statement warning at picorv32.v(1832): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1832 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1654786575993 "|c4e6e10|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1837) " "Verilog HDL assignment warning at picorv32.v(1837): truncated value with size 32 to match size of target (5)" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1837 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654786575993 "|c4e6e10|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1840) " "Verilog HDL warning at picorv32.v(1840): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1840 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1654786575993 "|c4e6e10|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1840) " "Verilog HDL Case Statement warning at picorv32.v(1840): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1840 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1654786575993 "|c4e6e10|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1845) " "Verilog HDL assignment warning at picorv32.v(1845): truncated value with size 32 to match size of target (5)" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1845 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654786575993 "|c4e6e10|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1855) " "Verilog HDL warning at picorv32.v(1855): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1855 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1654786575993 "|c4e6e10|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1855) " "Verilog HDL Case Statement warning at picorv32.v(1855): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1855 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1654786575993 "|c4e6e10|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1880) " "Verilog HDL warning at picorv32.v(1880): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1880 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1654786575993 "|c4e6e10|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1880) " "Verilog HDL Case Statement warning at picorv32.v(1880): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1880 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1654786575993 "|c4e6e10|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1897) " "Verilog HDL warning at picorv32.v(1897): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1897 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1654786575993 "|c4e6e10|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1897) " "Verilog HDL Case Statement warning at picorv32.v(1897): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1897 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1654786575993 "|c4e6e10|picorv32:picorv32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picorv32_pcpi_mul picorv32:picorv32\|picorv32_pcpi_mul:pcpi_mul " "Elaborating entity \"picorv32_pcpi_mul\" for hierarchy \"picorv32:picorv32\|picorv32_pcpi_mul:pcpi_mul\"" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "pcpi_mul" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654786575994 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 picorv32.v(2286) " "Verilog HDL assignment warning at picorv32.v(2286): truncated value with size 32 to match size of target (7)" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 2286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654786575997 "|c4e6e10|picorv32:picorv32|picorv32_pcpi_mul:pcpi_mul"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 picorv32.v(2294) " "Verilog HDL assignment warning at picorv32.v(2294): truncated value with size 32 to match size of target (7)" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 2294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654786575997 "|c4e6e10|picorv32:picorv32|picorv32_pcpi_mul:pcpi_mul"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 picorv32.v(2308) " "Verilog HDL assignment warning at picorv32.v(2308): truncated value with size 64 to match size of target (32)" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 2308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654786575997 "|c4e6e10|picorv32:picorv32|picorv32_pcpi_mul:pcpi_mul"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picorv32_pcpi_div picorv32:picorv32\|picorv32_pcpi_div:pcpi_div " "Elaborating entity \"picorv32_pcpi_div\" for hierarchy \"picorv32:picorv32\|picorv32_pcpi_div:pcpi_div\"" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "pcpi_div" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654786575998 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "picorv32.v(2473) " "Verilog HDL error at picorv32.v(2473): constant value overflow" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 2473 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1654786576000 "|c4e6e10|picorv32:picorv32|picorv32_pcpi_div:pcpi_div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "63 32 picorv32.v(2494) " "Verilog HDL assignment warning at picorv32.v(2494): truncated value with size 63 to match size of target (32)" {  } { { "../../../../../../pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/alejo/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 2494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654786576000 "|c4e6e10|picorv32:picorv32|picorv32_pcpi_div:pcpi_div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram altsyncram:sram\[0\]\[31\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"altsyncram:sram\[0\]\[31\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654786576047 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:sram\[0\]\[31\]__1 " "Elaborated megafunction instantiation \"altsyncram:sram\[0\]\[31\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654786576048 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:sram\[0\]\[31\]__1 " "Instantiated megafunction \"altsyncram:sram\[0\]\[31\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786576048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786576048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786576048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786576048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786576048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786576048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786576048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786576048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786576048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786576048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786576048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786576048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786576048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786576048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786576048 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654786576048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_03h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_03h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_03h1 " "Found entity 1: altsyncram_03h1" {  } { { "db/altsyncram_03h1.tdf" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/db/altsyncram_03h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654786576090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654786576090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_03h1 altsyncram:sram\[0\]\[31\]__1\|altsyncram_03h1:auto_generated " "Elaborating entity \"altsyncram_03h1\" for hierarchy \"altsyncram:sram\[0\]\[31\]__1\|altsyncram_03h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/alejo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654786576090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram altsyncram:main_ram\[0\]\[31\]__5 " "Elaborating entity \"altsyncram\" for hierarchy \"altsyncram:main_ram\[0\]\[31\]__5\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654786576113 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:main_ram\[0\]\[31\]__5 " "Elaborated megafunction instantiation \"altsyncram:main_ram\[0\]\[31\]__5\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654786576113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:main_ram\[0\]\[31\]__5 " "Instantiated megafunction \"altsyncram:main_ram\[0\]\[31\]__5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786576114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786576114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786576114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786576114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786576114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786576114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786576114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786576114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786576114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786576114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786576114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786576114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786576114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786576114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786576114 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654786576114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c3h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c3h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c3h1 " "Found entity 1: altsyncram_c3h1" {  } { { "db/altsyncram_c3h1.tdf" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/db/altsyncram_c3h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654786576155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654786576155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c3h1 altsyncram:main_ram\[0\]\[31\]__5\|altsyncram_c3h1:auto_generated " "Elaborating entity \"altsyncram_c3h1\" for hierarchy \"altsyncram:main_ram\[0\]\[31\]__5\|altsyncram_c3h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/alejo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654786576155 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "storage " "RAM logic \"storage\" is uninferred due to asynchronous read logic" {  } { { "c4e6e10.v" "storage" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 1928 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1654786597998 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "storage_1 " "RAM logic \"storage_1\" is uninferred due to asynchronous read logic" {  } { { "c4e6e10.v" "storage_1" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.v" 1949 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1654786597998 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1654786597998 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786600307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786600307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786600307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 5483 " "Parameter NUMWORDS_A set to 5483" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786600307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786600307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786600307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786600307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786600307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786600307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/c4e6e10.ram0_c4e6e10_6b4551d5.hdl.mif " "Parameter INIT_FILE set to db/c4e6e10.ram0_c4e6e10_6b4551d5.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654786600307 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1654786600307 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1654786600307 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654786600333 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:rom_rtl_0 " "Instantiated megafunction \"altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786600333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786600333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786600333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 5483 " "Parameter \"NUMWORDS_A\" = \"5483\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786600333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786600333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786600333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786600333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786600333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786600333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/c4e6e10.ram0_c4e6e10_6b4551d5.hdl.mif " "Parameter \"INIT_FILE\" = \"db/c4e6e10.ram0_c4e6e10_6b4551d5.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786600333 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654786600333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6i61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6i61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6i61 " "Found entity 1: altsyncram_6i61" {  } { { "db/altsyncram_6i61.tdf" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/db/altsyncram_6i61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654786600390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654786600390 ""}
{ "Info" "IBAL_BAL_CONVERTED_RAM_SLICES_TOP_MSG" "1 " "Converted the following 1 logical RAM block slices to smaller depth" { { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP" "altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ALTSYNCRAM 1024 " "Converted the following logical RAM block \"altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ALTSYNCRAM\" slices to smaller maximum block depth of 1024" { { "Info" "IBAL_BAL_RAM_SLICE" "altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a0 " "RAM block slice \"altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_6i61.tdf" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/db/altsyncram_6i61.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "/home/alejo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1654786600819 ""} { "Info" "IBAL_BAL_RAM_SLICE" "altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a1 " "RAM block slice \"altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_6i61.tdf" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/db/altsyncram_6i61.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "/home/alejo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1654786600819 ""} { "Info" "IBAL_BAL_RAM_SLICE" "altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a2 " "RAM block slice \"altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_6i61.tdf" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/db/altsyncram_6i61.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "/home/alejo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1654786600819 ""} { "Info" "IBAL_BAL_RAM_SLICE" "altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a3 " "RAM block slice \"altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_6i61.tdf" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/db/altsyncram_6i61.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "/home/alejo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1654786600819 ""} { "Info" "IBAL_BAL_RAM_SLICE" "altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a4 " "RAM block slice \"altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_6i61.tdf" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/db/altsyncram_6i61.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "/home/alejo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1654786600819 ""} { "Info" "IBAL_BAL_RAM_SLICE" "altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a5 " "RAM block slice \"altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_6i61.tdf" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/db/altsyncram_6i61.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "/home/alejo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1654786600819 ""} { "Info" "IBAL_BAL_RAM_SLICE" "altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a6 " "RAM block slice \"altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_6i61.tdf" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/db/altsyncram_6i61.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "/home/alejo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1654786600819 ""} { "Info" "IBAL_BAL_RAM_SLICE" "altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a7 " "RAM block slice \"altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_6i61.tdf" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/db/altsyncram_6i61.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "/home/alejo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1654786600819 ""} { "Info" "IBAL_BAL_RAM_SLICE" "altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a8 " "RAM block slice \"altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_6i61.tdf" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/db/altsyncram_6i61.tdf" 203 2 0 } } { "altsyncram.tdf" "" { Text "/home/alejo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1654786600819 ""} { "Info" "IBAL_BAL_RAM_SLICE" "altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a9 " "RAM block slice \"altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_6i61.tdf" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/db/altsyncram_6i61.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "/home/alejo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1654786600819 ""} { "Info" "IBAL_BAL_RAM_SLICE" "altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a10 " "RAM block slice \"altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_6i61.tdf" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/db/altsyncram_6i61.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "/home/alejo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1654786600819 ""} { "Info" "IBAL_BAL_RAM_SLICE" "altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a11 " "RAM block slice \"altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_6i61.tdf" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/db/altsyncram_6i61.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "/home/alejo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1654786600819 ""} { "Info" "IBAL_BAL_RAM_SLICE" "altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a12 " "RAM block slice \"altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_6i61.tdf" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/db/altsyncram_6i61.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "/home/alejo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1654786600819 ""} { "Info" "IBAL_BAL_RAM_SLICE" "altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a13 " "RAM block slice \"altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_6i61.tdf" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/db/altsyncram_6i61.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "/home/alejo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1654786600819 ""} { "Info" "IBAL_BAL_RAM_SLICE" "altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a14 " "RAM block slice \"altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_6i61.tdf" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/db/altsyncram_6i61.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "/home/alejo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1654786600819 ""} { "Info" "IBAL_BAL_RAM_SLICE" "altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a15 " "RAM block slice \"altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_6i61.tdf" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/db/altsyncram_6i61.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "/home/alejo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1654786600819 ""} { "Info" "IBAL_BAL_RAM_SLICE" "altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a16 " "RAM block slice \"altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_6i61.tdf" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/db/altsyncram_6i61.tdf" 371 2 0 } } { "altsyncram.tdf" "" { Text "/home/alejo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1654786600819 ""} { "Info" "IBAL_BAL_RAM_SLICE" "altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a17 " "RAM block slice \"altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_6i61.tdf" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/db/altsyncram_6i61.tdf" 392 2 0 } } { "altsyncram.tdf" "" { Text "/home/alejo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1654786600819 ""} { "Info" "IBAL_BAL_RAM_SLICE" "altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a18 " "RAM block slice \"altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_6i61.tdf" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/db/altsyncram_6i61.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "/home/alejo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1654786600819 ""} { "Info" "IBAL_BAL_RAM_SLICE" "altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a19 " "RAM block slice \"altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_6i61.tdf" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/db/altsyncram_6i61.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "/home/alejo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1654786600819 ""} { "Info" "IBAL_BAL_RAM_SLICE" "altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a20 " "RAM block slice \"altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_6i61.tdf" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/db/altsyncram_6i61.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "/home/alejo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1654786600819 ""} { "Info" "IBAL_BAL_RAM_SLICE" "altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a21 " "RAM block slice \"altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_6i61.tdf" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/db/altsyncram_6i61.tdf" 476 2 0 } } { "altsyncram.tdf" "" { Text "/home/alejo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1654786600819 ""} { "Info" "IBAL_BAL_RAM_SLICE" "altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a22 " "RAM block slice \"altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_6i61.tdf" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/db/altsyncram_6i61.tdf" 497 2 0 } } { "altsyncram.tdf" "" { Text "/home/alejo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1654786600819 ""} { "Info" "IBAL_BAL_RAM_SLICE" "altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a23 " "RAM block slice \"altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_6i61.tdf" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/db/altsyncram_6i61.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "/home/alejo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1654786600819 ""} { "Info" "IBAL_BAL_RAM_SLICE" "altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a24 " "RAM block slice \"altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_6i61.tdf" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/db/altsyncram_6i61.tdf" 539 2 0 } } { "altsyncram.tdf" "" { Text "/home/alejo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1654786600819 ""} { "Info" "IBAL_BAL_RAM_SLICE" "altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a25 " "RAM block slice \"altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_6i61.tdf" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/db/altsyncram_6i61.tdf" 560 2 0 } } { "altsyncram.tdf" "" { Text "/home/alejo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1654786600819 ""} { "Info" "IBAL_BAL_RAM_SLICE" "altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a26 " "RAM block slice \"altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_6i61.tdf" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/db/altsyncram_6i61.tdf" 581 2 0 } } { "altsyncram.tdf" "" { Text "/home/alejo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1654786600819 ""} { "Info" "IBAL_BAL_RAM_SLICE" "altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a27 " "RAM block slice \"altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_6i61.tdf" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/db/altsyncram_6i61.tdf" 602 2 0 } } { "altsyncram.tdf" "" { Text "/home/alejo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1654786600819 ""} { "Info" "IBAL_BAL_RAM_SLICE" "altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a28 " "RAM block slice \"altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_6i61.tdf" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/db/altsyncram_6i61.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "/home/alejo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1654786600819 ""} { "Info" "IBAL_BAL_RAM_SLICE" "altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a29 " "RAM block slice \"altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_6i61.tdf" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/db/altsyncram_6i61.tdf" 644 2 0 } } { "altsyncram.tdf" "" { Text "/home/alejo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1654786600819 ""} { "Info" "IBAL_BAL_RAM_SLICE" "altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a30 " "RAM block slice \"altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_6i61.tdf" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/db/altsyncram_6i61.tdf" 665 2 0 } } { "altsyncram.tdf" "" { Text "/home/alejo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1654786600819 ""} { "Info" "IBAL_BAL_RAM_SLICE" "altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a31 " "RAM block slice \"altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_6i61.tdf" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/db/altsyncram_6i61.tdf" 686 2 0 } } { "altsyncram.tdf" "" { Text "/home/alejo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1654786600819 ""}  } {  } 0 270020 "Converted the following logical RAM block \"%1!s!\" slices to smaller maximum block depth of %2!d!" 0 0 "Design Software" 0 -1 1654786600819 ""}  } {  } 0 270021 "Converted the following %1!d! logical RAM block slices to smaller depth" 0 0 "Analysis & Synthesis" 0 -1 1654786600819 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|altsyncram:ram_block1a0 " "Elaborated megafunction instantiation \"altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|altsyncram:ram_block1a0\"" {  } { { "db/altsyncram_6i61.tdf" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/db/altsyncram_6i61.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654786600854 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|altsyncram:ram_block1a0 " "Instantiated megafunction \"altsyncram:rom_rtl_0\|altsyncram_6i61:auto_generated\|altsyncram:ram_block1a0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786600855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786600855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786600855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786600855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 5483 " "Parameter \"NUMWORDS_A\" = \"5483\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786600855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786600855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786600855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786600855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786600855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786600855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A NONE " "Parameter \"BYTEENA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786600855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786600855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786600855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786600855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786600855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1 " "Parameter \"NUMWORDS_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786600855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B UNUSED " "Parameter \"INDATA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786600855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B UNUSED " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786600855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B UNUSED " "Parameter \"RDCONTROL_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786600855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B UNUSED " "Parameter \"ADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786600855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B UNUSED " "Parameter \"BYTEENA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786600855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786600855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786600855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786600855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786600855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786600855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786600855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786600855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786600855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786600855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786600855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786600855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786600855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786600855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786600855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/c4e6e10.ram0_c4e6e10_6b4551d5.hdl.mif " "Parameter \"INIT_FILE\" = \"db/c4e6e10.ram0_c4e6e10_6b4551d5.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786600855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_A " "Parameter \"INIT_FILE_LAYOUT\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786600855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 1024 " "Parameter \"MAXIMUM_DEPTH\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786600855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_RUNTIME_MOD NO " "Parameter \"ENABLE_RUNTIME_MOD\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786600855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_NAME UNUSED " "Parameter \"INSTANCE_NAME\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786600855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786600855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECCSTATUS_REG UNREGISTERED " "Parameter \"ECCSTATUS_REG\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786600855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A BYPASS " "Parameter \"CLOCK_ENABLE_CORE_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786600855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B BYPASS " "Parameter \"CLOCK_ENABLE_CORE_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786600855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786600855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_B NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_B\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786600855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_ECC_STATUS NORMAL " "Parameter \"CLOCK_ENABLE_ECC_STATUS\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654786600855 ""}  } { { "db/altsyncram_6i61.tdf" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/db/altsyncram_6i61.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654786600854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1j93.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1j93.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1j93 " "Found entity 1: altsyncram_1j93" {  } { { "db/altsyncram_1j93.tdf" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/db/altsyncram_1j93.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654786600936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654786600936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_i8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_i8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_i8a " "Found entity 1: decode_i8a" {  } { { "db/decode_i8a.tdf" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/db/decode_i8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654786601241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654786601241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_mob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_mob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_mob " "Found entity 1: mux_mob" {  } { { "db/mux_mob.tdf" "" { Text "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/db/mux_mob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654786601285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654786601285 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1654786601726 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1654786606183 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "66 " "66 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1654786613387 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.map.smsg " "Generated suppressed messages file /home/alejo/Desktop/Proyecto_Digital/SoC_project_2022/build/c4e6e10/gateware/c4e6e10.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654786613696 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654786614416 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654786614416 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7554 " "Implemented 7554 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654786615126 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654786615126 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7257 " "Implemented 7257 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1654786615126 ""} { "Info" "ICUT_CUT_TM_RAMS" "256 " "Implemented 256 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1654786615126 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654786615126 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 197 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 197 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1483 " "Peak virtual memory: 1483 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654786615164 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun  9 09:56:55 2022 " "Processing ended: Thu Jun  9 09:56:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654786615164 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:24 " "Elapsed time: 00:01:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654786615164 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:41 " "Total CPU time (on all processors): 00:01:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654786615164 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654786615164 ""}
