Warning (10268): Verilog HDL information at command_processor.v(99): always construct contains both blocking and non-blocking assignments File: C:/gitwork/master/HaasoscopePro/adc board firmware/command_processor.v Line: 99
Info (10281): Verilog HDL Declaration information at command_processor.v(309): object "BOOTUP" differs only in case from object "bootup" in the same scope File: C:/gitwork/master/HaasoscopePro/adc board firmware/command_processor.v Line: 309
Warning (276027): Inferred dual-clock RAM node "fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|buffer_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|buffer_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
Warning (335093): The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
