INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhan/vivado-repo/git-repo/cpu-02-neuqZhan/encoder/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhan/vivado-repo/git-repo/cpu-02-neuqZhan/encoder/encoder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhan/vivado-repo/homework/encoder/encoder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
