

================================================================
== Vitis HLS Report for 'getinstream_Pipeline_VITIS_LOOP_48_1'
================================================================
* Date:           Mon May 27 18:41:36 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hls_userdma.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.573 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_48_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%count = alloca i32 1"   --->   Operation 5 'alloca' 'count' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 6 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %inStreamTop_V_data_V, i4 %inStreamTop_V_keep_V, i4 %inStreamTop_V_strb_V, i7 %inStreamTop_V_user_V, i1 %inStreamTop_V_last_V, i1 0, i1 0, void @empty_20"   --->   Operation 7 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inStreamTop_V_data_V, i4 %inStreamTop_V_keep_V, i4 %inStreamTop_V_strb_V, i7 %inStreamTop_V_user_V, i1 %inStreamTop_V_last_V, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %inbuf, void @empty_16, i32 0, i32 0, void @empty_29, i32 0, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %incount, void @empty_16, i32 0, i32 0, void @empty_29, i32 0, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%in_s2m_len_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_s2m_len"   --->   Operation 11 'read' 'in_s2m_len_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sub_i_i52_read = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %sub_i_i52"   --->   Operation 12 'read' 'sub_i_i52_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%in_len_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_len_load"   --->   Operation 13 'read' 'in_len_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %in_len_load_read, i32 %empty"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %count"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %do.body_ifconv"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.57>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%count_3 = load i32 %count" [userdma.cpp:69]   --->   Operation 17 'load' 'count_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty" [userdma.cpp:70]   --->   Operation 18 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln49 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_29" [userdma.cpp:49]   --->   Operation 19 'specpipeline' 'specpipeline_ln49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [userdma.cpp:48]   --->   Operation 20 'specloopname' 'specloopname_ln48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty_62 = read i48 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i7P0A.i1P0A, i32 %inStreamTop_V_data_V, i4 %inStreamTop_V_keep_V, i4 %inStreamTop_V_strb_V, i7 %inStreamTop_V_user_V, i1 %inStreamTop_V_last_V" [userdma.cpp:50]   --->   Operation 21 'read' 'empty_62' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%in_val_data = extractvalue i48 %empty_62" [userdma.cpp:50]   --->   Operation 22 'extractvalue' 'in_val_data' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%in_val_user = extractvalue i48 %empty_62" [userdma.cpp:50]   --->   Operation 23 'extractvalue' 'in_val_user' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%in_val_last = extractvalue i48 %empty_62" [userdma.cpp:50]   --->   Operation 24 'extractvalue' 'in_val_last' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i7 %in_val_user" [userdma.cpp:50]   --->   Operation 25 'trunc' 'trunc_ln50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 %in_val_last, i32 %in_val_data" [userdma.cpp:52]   --->   Operation 26 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (3.50ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %inbuf, i33 %p_0" [userdma.cpp:52]   --->   Operation 27 'write' 'write_ln52' <Predicate = true> <Delay = 3.50> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1024> <FIFO>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%width_count_load = load i32 %width_count" [userdma.cpp:61]   --->   Operation 28 'load' 'width_count_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln61 = sext i32 %width_count_load" [userdma.cpp:61]   --->   Operation 29 'sext' 'sext_ln61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (2.59ns)   --->   "%icmp_ln61 = icmp_eq  i33 %sub_i_i52_read, i33 %sext_ln61" [userdma.cpp:61]   --->   Operation 30 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 2.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node and_ln61)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %in_val_user, i32 3" [userdma.cpp:61]   --->   Operation 31 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node and_ln61)   --->   "%xor_ln61 = xor i1 %tmp, i1 1" [userdma.cpp:61]   --->   Operation 32 'xor' 'xor_ln61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (2.55ns)   --->   "%add_ln67 = add i32 %width_count_load, i32 1" [userdma.cpp:67]   --->   Operation 33 'add' 'add_ln67' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.69ns)   --->   "%select_ln61 = select i1 %icmp_ln61, i32 0, i32 %add_ln67" [userdma.cpp:61]   --->   Operation 34 'select' 'select_ln61' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln61 = and i1 %icmp_ln61, i1 %xor_ln61" [userdma.cpp:61]   --->   Operation 35 'and' 'and_ln61' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%store_ln65 = store i32 %select_ln61, i32 %width_count" [userdma.cpp:65]   --->   Operation 36 'store' 'store_ln65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (2.55ns)   --->   "%count_4 = add i32 %count_3, i32 1" [userdma.cpp:69]   --->   Operation 37 'add' 'count_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (2.55ns)   --->   "%add_ln70 = add i32 %p_load, i32 1" [userdma.cpp:70]   --->   Operation 38 'add' 'add_ln70' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %count_4, i32 4, i32 31" [userdma.cpp:71]   --->   Operation 39 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (2.43ns)   --->   "%icmp_ln71 = icmp_sgt  i28 %tmp_1, i28 0" [userdma.cpp:71]   --->   Operation 40 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %do.body_ifconv.do.cond_crit_edge, void %if.then36" [userdma.cpp:71]   --->   Operation 41 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln71 = store i32 %count_4, i32 %count" [userdma.cpp:71]   --->   Operation 42 'store' 'store_ln71' <Predicate = (!icmp_ln71)> <Delay = 1.58>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln71 = br void %do.cond" [userdma.cpp:71]   --->   Operation 43 'br' 'br_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln74 = store i32 0, i32 %count" [userdma.cpp:74]   --->   Operation 44 'store' 'store_ln74' <Predicate = (icmp_ln71)> <Delay = 1.58>
ST_2 : Operation 45 [1/1] (2.55ns)   --->   "%icmp_ln75 = icmp_ult  i32 %add_ln70, i32 %in_s2m_len_read" [userdma.cpp:75]   --->   Operation 45 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln75 = store i32 %add_ln70, i32 %empty" [userdma.cpp:75]   --->   Operation 46 'store' 'store_ln75' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln75, void %do.end.exitStub, void %do.body_ifconv" [userdma.cpp:75]   --->   Operation 47 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.56>
ST_3 : Operation 48 [1/1] (3.56ns)   --->   "%write_ln72 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %incount, i32 %count_4" [userdma.cpp:72]   --->   Operation 48 'write' 'write_ln72' <Predicate = (icmp_ln71)> <Delay = 3.56> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln74 = br void %do.cond" [userdma.cpp:74]   --->   Operation 49 'br' 'br_ln74' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%write_ln50 = write void @_ssdm_op_Write.ap_auto.i3P0A, i3 %in_val_user_out, i3 %trunc_ln50" [userdma.cpp:50]   --->   Operation 50 'write' 'write_ln50' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%write_ln61 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %and_ln61_out, i1 %and_ln61" [userdma.cpp:61]   --->   Operation 51 'write' 'write_ln61' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 52 'ret' 'ret_ln0' <Predicate = (!icmp_ln75)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_len_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inStreamTop_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStreamTop_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStreamTop_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStreamTop_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStreamTop_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sub_i_i52]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_s2m_len]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ incount]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_val_user_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ and_ln61_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ width_count]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
count                   (alloca             ) [ 0110]
empty                   (alloca             ) [ 0110]
specaxissidechannel_ln0 (specaxissidechannel) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
in_s2m_len_read         (read               ) [ 0110]
sub_i_i52_read          (read               ) [ 0110]
in_len_load_read        (read               ) [ 0000]
store_ln0               (store              ) [ 0000]
store_ln0               (store              ) [ 0000]
br_ln0                  (br                 ) [ 0000]
count_3                 (load               ) [ 0000]
p_load                  (load               ) [ 0000]
specpipeline_ln49       (specpipeline       ) [ 0000]
specloopname_ln48       (specloopname       ) [ 0000]
empty_62                (read               ) [ 0000]
in_val_data             (extractvalue       ) [ 0000]
in_val_user             (extractvalue       ) [ 0000]
in_val_last             (extractvalue       ) [ 0000]
trunc_ln50              (trunc              ) [ 0101]
p_0                     (bitconcatenate     ) [ 0000]
write_ln52              (write              ) [ 0000]
width_count_load        (load               ) [ 0000]
sext_ln61               (sext               ) [ 0000]
icmp_ln61               (icmp               ) [ 0000]
tmp                     (bitselect          ) [ 0000]
xor_ln61                (xor                ) [ 0000]
add_ln67                (add                ) [ 0000]
select_ln61             (select             ) [ 0000]
and_ln61                (and                ) [ 0101]
store_ln65              (store              ) [ 0000]
count_4                 (add                ) [ 0101]
add_ln70                (add                ) [ 0000]
tmp_1                   (partselect         ) [ 0000]
icmp_ln71               (icmp               ) [ 0111]
br_ln71                 (br                 ) [ 0000]
store_ln71              (store              ) [ 0000]
br_ln71                 (br                 ) [ 0000]
store_ln74              (store              ) [ 0000]
icmp_ln75               (icmp               ) [ 0101]
store_ln75              (store              ) [ 0000]
br_ln75                 (br                 ) [ 0000]
write_ln72              (write              ) [ 0000]
br_ln74                 (br                 ) [ 0000]
write_ln50              (write              ) [ 0000]
write_ln61              (write              ) [ 0000]
ret_ln0                 (ret                ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_len_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_len_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inStreamTop_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStreamTop_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inStreamTop_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStreamTop_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inStreamTop_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStreamTop_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inStreamTop_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStreamTop_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inStreamTop_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStreamTop_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="inbuf">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inbuf"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sub_i_i52">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_i_i52"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="in_s2m_len">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_s2m_len"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="incount">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="incount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="in_val_user_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_val_user_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="and_ln61_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="and_ln61_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="width_count">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_count"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i33"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i7P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i1.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i33P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i3P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="count_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="count/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="empty_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="in_s2m_len_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_s2m_len_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="sub_i_i52_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="33" slack="0"/>
<pin id="100" dir="0" index="1" bw="33" slack="0"/>
<pin id="101" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_i_i52_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="in_len_load_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_len_load_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="empty_62_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="48" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="0" index="2" bw="4" slack="0"/>
<pin id="114" dir="0" index="3" bw="4" slack="0"/>
<pin id="115" dir="0" index="4" bw="7" slack="0"/>
<pin id="116" dir="0" index="5" bw="1" slack="0"/>
<pin id="117" dir="1" index="6" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_62/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="write_ln52_write_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="33" slack="0"/>
<pin id="127" dir="0" index="2" bw="33" slack="0"/>
<pin id="128" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="write_ln72_write_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="0" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="0"/>
<pin id="134" dir="0" index="2" bw="32" slack="1"/>
<pin id="135" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln72/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="write_ln50_write_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="3" slack="0"/>
<pin id="141" dir="0" index="2" bw="3" slack="1"/>
<pin id="142" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="write_ln61_write_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="0" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="1" slack="1"/>
<pin id="149" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln61/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln0_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln0_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="count_3_load_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="1"/>
<pin id="164" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_3/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="p_load_load_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="1"/>
<pin id="167" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="in_val_data_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="48" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_val_data/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="in_val_user_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="48" slack="0"/>
<pin id="174" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_val_user/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="in_val_last_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="48" slack="0"/>
<pin id="178" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_val_last/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="trunc_ln50_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="7" slack="0"/>
<pin id="182" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln50/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="p_0_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="33" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="32" slack="0"/>
<pin id="188" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="width_count_load_load_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="width_count_load/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="sext_ln61_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="icmp_ln61_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="33" slack="1"/>
<pin id="203" dir="0" index="1" bw="32" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="7" slack="0"/>
<pin id="209" dir="0" index="2" bw="3" slack="0"/>
<pin id="210" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="xor_ln61_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln61/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="add_ln67_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="select_ln61_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="32" slack="0"/>
<pin id="230" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln61/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="and_ln61_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln61/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="store_ln65_store_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="count_4_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count_4/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="add_ln70_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="28" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="0" index="2" bw="4" slack="0"/>
<pin id="262" dir="0" index="3" bw="6" slack="0"/>
<pin id="263" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="icmp_ln71_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="28" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="store_ln71_store_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="1"/>
<pin id="277" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="store_ln74_store_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="1"/>
<pin id="282" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="icmp_ln75_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="1"/>
<pin id="287" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="store_ln75_store_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="1"/>
<pin id="292" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/2 "/>
</bind>
</comp>

<comp id="294" class="1005" name="count_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="count "/>
</bind>
</comp>

<comp id="302" class="1005" name="empty_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="309" class="1005" name="in_s2m_len_read_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="1"/>
<pin id="311" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_s2m_len_read "/>
</bind>
</comp>

<comp id="314" class="1005" name="sub_i_i52_read_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="33" slack="1"/>
<pin id="316" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="sub_i_i52_read "/>
</bind>
</comp>

<comp id="319" class="1005" name="trunc_ln50_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="3" slack="1"/>
<pin id="321" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln50 "/>
</bind>
</comp>

<comp id="324" class="1005" name="and_ln61_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="1"/>
<pin id="326" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln61 "/>
</bind>
</comp>

<comp id="329" class="1005" name="count_4_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="1"/>
<pin id="331" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="count_4 "/>
</bind>
</comp>

<comp id="334" class="1005" name="icmp_ln71_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="1"/>
<pin id="336" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln71 "/>
</bind>
</comp>

<comp id="338" class="1005" name="icmp_ln75_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="1"/>
<pin id="340" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln75 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="26" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="26" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="48" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="16" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="50" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="48" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="118"><net_src comp="58" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="4" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="110" pin=3"/></net>

<net id="122"><net_src comp="8" pin="0"/><net_sink comp="110" pin=4"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="110" pin=5"/></net>

<net id="129"><net_src comp="62" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="12" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="78" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="18" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="80" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="20" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="82" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="22" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="156"><net_src comp="104" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="38" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="171"><net_src comp="110" pin="6"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="110" pin="6"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="110" pin="6"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="172" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="189"><net_src comp="60" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="176" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="168" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="192"><net_src comp="184" pin="3"/><net_sink comp="124" pin=2"/></net>

<net id="196"><net_src comp="24" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="193" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="205"><net_src comp="197" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="64" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="172" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="66" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="218"><net_src comp="206" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="68" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="193" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="26" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="231"><net_src comp="201" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="38" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="220" pin="2"/><net_sink comp="226" pin=2"/></net>

<net id="238"><net_src comp="201" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="214" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="226" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="24" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="162" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="26" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="165" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="26" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="264"><net_src comp="70" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="246" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="266"><net_src comp="72" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="267"><net_src comp="74" pin="0"/><net_sink comp="258" pin=3"/></net>

<net id="272"><net_src comp="258" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="76" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="246" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="283"><net_src comp="38" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="288"><net_src comp="252" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="293"><net_src comp="252" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="297"><net_src comp="84" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="299"><net_src comp="294" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="300"><net_src comp="294" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="301"><net_src comp="294" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="305"><net_src comp="88" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="307"><net_src comp="302" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="308"><net_src comp="302" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="312"><net_src comp="92" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="317"><net_src comp="98" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="322"><net_src comp="180" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="327"><net_src comp="234" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="332"><net_src comp="246" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="337"><net_src comp="268" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="284" pin="2"/><net_sink comp="338" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inbuf | {2 }
	Port: incount | {3 }
	Port: in_val_user_out | {3 }
	Port: and_ln61_out | {3 }
	Port: width_count | {2 }
 - Input state : 
	Port: getinstream_Pipeline_VITIS_LOOP_48_1 : in_len_load | {1 }
	Port: getinstream_Pipeline_VITIS_LOOP_48_1 : inStreamTop_V_data_V | {2 }
	Port: getinstream_Pipeline_VITIS_LOOP_48_1 : inStreamTop_V_keep_V | {2 }
	Port: getinstream_Pipeline_VITIS_LOOP_48_1 : inStreamTop_V_strb_V | {2 }
	Port: getinstream_Pipeline_VITIS_LOOP_48_1 : inStreamTop_V_user_V | {2 }
	Port: getinstream_Pipeline_VITIS_LOOP_48_1 : inStreamTop_V_last_V | {2 }
	Port: getinstream_Pipeline_VITIS_LOOP_48_1 : sub_i_i52 | {1 }
	Port: getinstream_Pipeline_VITIS_LOOP_48_1 : in_s2m_len | {1 }
	Port: getinstream_Pipeline_VITIS_LOOP_48_1 : width_count | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		trunc_ln50 : 1
		p_0 : 1
		write_ln52 : 2
		sext_ln61 : 1
		icmp_ln61 : 2
		tmp : 1
		xor_ln61 : 2
		add_ln67 : 1
		select_ln61 : 3
		and_ln61 : 2
		store_ln65 : 4
		count_4 : 1
		add_ln70 : 1
		tmp_1 : 2
		icmp_ln71 : 3
		br_ln71 : 4
		store_ln71 : 2
		icmp_ln75 : 2
		store_ln75 : 2
		br_ln75 : 3
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |        add_ln67_fu_220       |    0    |    39   |
|    add   |        count_4_fu_246        |    0    |    39   |
|          |        add_ln70_fu_252       |    0    |    39   |
|----------|------------------------------|---------|---------|
|          |       icmp_ln61_fu_201       |    0    |    40   |
|   icmp   |       icmp_ln71_fu_268       |    0    |    35   |
|          |       icmp_ln75_fu_284       |    0    |    39   |
|----------|------------------------------|---------|---------|
|  select  |      select_ln61_fu_226      |    0    |    32   |
|----------|------------------------------|---------|---------|
|    xor   |        xor_ln61_fu_214       |    0    |    2    |
|----------|------------------------------|---------|---------|
|    and   |        and_ln61_fu_234       |    0    |    2    |
|----------|------------------------------|---------|---------|
|          |  in_s2m_len_read_read_fu_92  |    0    |    0    |
|   read   |   sub_i_i52_read_read_fu_98  |    0    |    0    |
|          | in_len_load_read_read_fu_104 |    0    |    0    |
|          |     empty_62_read_fu_110     |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |    write_ln52_write_fu_124   |    0    |    0    |
|   write  |    write_ln72_write_fu_131   |    0    |    0    |
|          |    write_ln50_write_fu_138   |    0    |    0    |
|          |    write_ln61_write_fu_145   |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |      in_val_data_fu_168      |    0    |    0    |
|extractvalue|      in_val_user_fu_172      |    0    |    0    |
|          |      in_val_last_fu_176      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |       trunc_ln50_fu_180      |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|          p_0_fu_184          |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   |       sext_ln61_fu_197       |    0    |    0    |
|----------|------------------------------|---------|---------|
| bitselect|          tmp_fu_206          |    0    |    0    |
|----------|------------------------------|---------|---------|
|partselect|         tmp_1_fu_258         |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   267   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    and_ln61_reg_324   |    1   |
|    count_4_reg_329    |   32   |
|     count_reg_294     |   32   |
|     empty_reg_302     |   32   |
|   icmp_ln71_reg_334   |    1   |
|   icmp_ln75_reg_338   |    1   |
|in_s2m_len_read_reg_309|   32   |
| sub_i_i52_read_reg_314|   33   |
|   trunc_ln50_reg_319  |    3   |
+-----------------------+--------+
|         Total         |   167  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   267  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   167  |    -   |
+-----------+--------+--------+
|   Total   |   167  |   267  |
+-----------+--------+--------+
