724 0.0 0.4 1:08.40
724 5.6 0.4 1:08.44
724 5.6 0.4 1:08.48
724 0.0 0.4 1:08.51
724 5.6 0.4 1:08.56
724 0.0 0.4 1:08.59
724 5.0 0.4 1:08.63
724 11.1 0.4 1:08.68
724 5.3 0.4 1:08.72
724 5.6 0.4 1:08.76
724 0.0 0.4 1:08.80
724 5.3 0.4 1:08.84
724 5.0 0.4 1:08.88
724 5.6 0.4 1:08.91
724 0.0 0.4 1:08.94
724 5.9 0.4 1:08.98
724 0.0 0.4 1:09.01
724 5.6 0.4 1:09.05
KiB 1531724 avail Mem
724 0.0 0.4 1:09.11
724 9.5 0.4 1:09.16
724 4.8 0.4 1:09.18
724 10.5 0.4 1:09.23
724 0.0 0.4 1:09.25
724 4.5 0.4 1:09.29
724 5.6 0.4 1:09.32
724 5.6 0.4 1:09.36
724 4.8 0.4 1:09.40
724 11.1 0.4 1:09.44
724 5.3 0.4 1:09.48
724 5.6 0.4 1:09.51
724 11.1 0.4 1:09.56
724 5.3 0.4 1:09.59
724 5.3 0.4 1:09.62
724 0.0 0.4 1:09.65
724 0.0 0.4 1:09.69
724 4.8 0.4 1:09.74
724 5.6 0.4 1:09.77
724 5.6 0.4 1:09.81
724 5.6 0.4 1:09.84
724 11.1 0.4 1:09.88
724 5.3 0.4 1:09.91
724 4.8 0.4 1:09.94
724 0.0 0.4 1:09.98
724 10.5 0.4 1:10.02
724 0.0 0.4 1:10.05
KiB used, 352460 buff/cache
724 5.6 0.4 1:10.11
724 0.0 0.4 1:10.14
724 5.6 0.4 1:10.17
724 0.0 0.4 1:10.21
724 5.6 0.4 1:10.25
724 5.9 0.4 1:10.28
724 11.1 0.4 1:10.32
724 5.6 0.4 1:10.34
724 11.1 0.4 1:10.38
724 0.0 0.4 1:10.39
724 5.6 0.4 1:10.43
724 5.6 0.4 1:10.47
724 4.8 0.4 1:10.50
724 5.6 0.4 1:10.53
724 5.3 0.4 1:10.57
724 10.0 0.4 1:10.62
724 4.8 0.4 1:10.64
724 0.0 0.4 1:10.66
16724 16.7 0.2 0:00.03
724 5.6 0.4 1:10.74
724 5.9 0.4 1:10.78
724 5.6 0.4 1:10.81
724 5.3 0.4 1:10.85
724 0.0 0.4 1:10.88
724 5.9 0.4 1:10.91
724 5.6 0.4 1:10.95
724 5.6 0.4 1:10.99
724 5.3 0.4 1:11.02
724 5.6 0.4 1:11.06
724 5.0 0.4 1:11.10
17240 15.8 0.2 0:00.03
17249 10.5 0.2 0:00.04
724 0.0 0.4 1:11.19
724 0.0 0.4 1:11.19
724 0.0 0.4 1:11.19
724 0.0 0.4 1:11.19
724 0.0 0.4 1:11.19
724 0.0 0.4 1:11.19
724 0.0 0.4 1:11.19
724 0.0 0.4 1:11.19
724 0.0 0.4 1:11.19
724 0.0 0.4 1:11.19
17724 17.6 0.2 0:00.03
724 0.0 0.4 1:11.19
724 0.0 0.4 1:11.19
724 0.0 0.4 1:11.19
724 0.0 0.4 1:11.19
724 0.0 0.4 1:11.19
724 0.0 0.4 1:11.19
724 0.0 0.4 1:11.19
724 0.0 0.4 1:11.19
724 0.0 0.4 1:11.19
