Release 14.7 Xflow P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx50tff1136-1 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile C:/Programas/Xilinx/14.7/ISE_DS/ISE/xilinx/data/fpga.flw
into working directory
C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/impleme
ntation 

Using Flow File:
C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/impleme
ntation/fpga.flw 
Using Option File(s): 
 C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/implem
entation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx50tff1136-1 -nt timestamp -bm system.bmm
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/implem
entation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line:
C:\Programas\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc5vlx50tff1136-1 -nt timestamp -bm system.bmm
C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/impleme
ntation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/implem
entation/system.ngc" ...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/implem
entation/system_microblaze_0_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/implem
entation/system_mb_plb_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/implem
entation/system_ilmb_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/implem
entation/system_dlmb_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/implem
entation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/implem
entation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/implem
entation/system_lmb_bram_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/implem
entation/system_ddr2_sdram_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/implem
entation/system_sram_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/implem
entation/system_pcie_bridge_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/implem
entation/system_xps_central_dma_1_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/implem
entation/system_clock_generator_0_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/implem
entation/system_mdm_0_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/implem
entation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/implem
entation/system_xps_intc_0_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/implem
entation/system_nfa_accept_samples_generic_hw_top_0_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/implem
entation/system_nfa_accept_samples_generic_hw_top_1_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/implem
entation/system_nfa_accept_samples_generic_hw_top_2_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/implem
entation/system_nfa_accept_samples_generic_hw_top_3_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/implem
entation/system_nfa_accept_samples_generic_hw_top_4_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/implem
entation/system_ac0_plb_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/implem
entation/system_ac0_mb_bridge_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/implem
entation/system_ac1_plb_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/implem
entation/system_ac1_mb_bridge_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/implem
entation/system_nfa_accept_samples_generic_hw_top_5_wrapper.ngc"...
Applying constraints in
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/implem
entation/system_ddr2_sdram_wrapper.ncf" to module "DDR2_SDRAM"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/implem
entation/system_pcie_bridge_wrapper.ncf" to module "PCIe_Bridge"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem - TNM : SPLB_Clk was distributed to a DCM but new TNM
   constraints were not derived. This TNM is used in the following user groups
   or specifications:
   <TIMESPEC "TS_PLB_PCIe" = FROM "SPLB_Clk" TO "Bridge_Clk" 8 ns datapathonly;>
   [system.ucf(384)]
   <TIMESPEC "TS_PCIe_PLB" = FROM "Bridge_Clk" TO "SPLB_Clk" 8 ns datapathonly;>
   [system.ucf(385)]

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 1.25 PHASE 2 ns HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 1.25 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3" TS_sys_clk_pin
   * 0.625 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_
   2.ex_reverse_mem_access_inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[4].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[5].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[6].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[7].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/SYNC_MEM_DQT.REG_DQT_GEN[2].DQT_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/GSYNC_MEM_RDACK_GEN.ADDR_ALIGN_PIPE_GEN[3].
   ALIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].FD
   RE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].FDR
   E_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0to3
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0to3
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0to3
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/
   I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SI
   ZE_REG[0].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/
   I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE
   _REG[0].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/
   I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_
   CNTR/GEN_DWIDTH_64_128.LDMUX_FDRSE_4to7[7].I_FDRSE_BE4to7' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/
   I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_
   CNTR/GEN_DWIDTH_64_128.LDMUX_FDRSE_4to7[6].I_FDRSE_BE4to7' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/
   I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_
   CNTR/GEN_DWIDTH_64_128.LDMUX_FDRSE_4to7[5].I_FDRSE_BE4to7' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/
   I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_
   CNTR/GEN_DWIDTH_64_128.LDMUX_FDRSE_4to7[4].I_FDRSE_BE4to7' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/
   I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_
   CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/
   I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_
   CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/
   I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_
   CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/
   I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_
   CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/
   I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/
   I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/
   I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/
   I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_USER_CE.GEN_ALL_CEs[0]
   .I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/
   I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_USER_CE.GEN_ALL_CEs[0]
   .I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/
   I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_USER_CE.GEN_ALL_CEs[0]
   .I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/
   I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[1]
   .I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/
   I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[1]
   .I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/
   I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[1]
   .I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/
   I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[2]
   .I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/
   I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[2]
   .I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/
   I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[2]
   .I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/
   I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[3]
   .I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/
   I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[3]
   .I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/
   I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[3]
   .I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/
   I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE2_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/
   I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE2_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/
   I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE2_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/
   I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[28].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/
   I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[27].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/
   I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[26].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/
   I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[25].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/
   I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[24].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/
   I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[23].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/
   I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[22].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/
   I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[21].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/
   I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[20].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/
   I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[19].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master
   /I_RD_CONTROL/I_RD_ABORT_REG' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[
   0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP" of type "RAMB16".  This attribute
   will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[
   1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP" of type "RAMB16".  This attribute
   will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[
   2].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP" of type "RAMB16".  This attribute
   will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[
   0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP" of type "RAMB16".  This attribute
   will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[
   1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP" of type "RAMB16".  This attribute
   will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[
   2].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP" of type "RAMB16".  This attribute
   will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_
   BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_
   BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_
   BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_
   BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_
   BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_
   BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   S_H_ADDR_REG[4].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   S_H_ADDR_REG[5].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/MEM_
   DECODE_GEN[0].I_BKend_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[7].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[8].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[10].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_CE_REG' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_CS
   _SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_CS
   _SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_CS
   _SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_CS
   _SIZE2_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_CS
   _SIZE2_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_CS
   _SIZE2_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_MD_ERROR_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac0_mb_bridge/ac0_mb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_RDSOP_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_
   BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_
   BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_
   BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_
   BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_
   BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_
   BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   S_H_ADDR_REG[4].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   S_H_ADDR_REG[5].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/MEM_
   DECODE_GEN[0].I_BKend_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[7].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[8].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[10].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_CE_REG' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/GEN_
   CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_CS
   _SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_CS
   _SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_CS
   _SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_CS
   _SIZE2_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_CS
   _SIZE2_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/I_CS
   _SIZE2_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_MD_ERROR_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ac1_mb_bridge/ac1_mb_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_RDSOP_REG' has
   unconnected output pin
WARNING:NgdBuild:452 - logical net 'N114' has no driver
WARNING:NgdBuild:452 - logical net 'N115' has no driver
WARNING:NgdBuild:452 - logical net 'N116' has no driver
WARNING:NgdBuild:452 - logical net 'N117' has no driver
WARNING:NgdBuild:452 - logical net 'N118' has no driver
WARNING:NgdBuild:452 - logical net 'N119' has no driver
WARNING:NgdBuild:452 - logical net 'N120' has no driver
WARNING:NgdBuild:452 - logical net 'N121' has no driver
WARNING:NgdBuild:452 - logical net 'N122' has no driver
WARNING:NgdBuild:452 - logical net 'N123' has no driver
WARNING:NgdBuild:452 - logical net 'N124' has no driver
WARNING:NgdBuild:452 - logical net 'N125' has no driver
WARNING:NgdBuild:452 - logical net 'N126' has no driver
WARNING:NgdBuild:452 - logical net 'N127' has no driver
WARNING:NgdBuild:452 - logical net 'N128' has no driver
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net
   'PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/sig_trn_terrfwd_n'
   has no driver
WARNING:NgdBuild:452 - logical net
   'PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/sig_trn_rerrfwd_n'
   has no driver
WARNING:NgdBuild:452 - logical net
   'PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/sig_trn_tsrc_dsc_n
   ' has no driver
WARNING:NgdBuild:452 - logical net
   'PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/sig_trn_tbuf_av<3>
   ' has no driver
WARNING:NgdBuild:452 - logical net
   'PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/sig_trn_trem_n<4>'
   has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 283

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  46 sec
Total CPU time to NGDBUILD completion:  1 min  45 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx50tff1136-1".
Mapping design into LUTs...
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_bl
   ock_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pci
   e_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
   of frag REGCLKAU connected to power/ground net
   PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_bl
   ock_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pci
   e_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst_REGCLKAU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_bl
   ock_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pci
   e_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
   of frag REGCLKAL connected to power/ground net
   PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_bl
   ock_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pci
   e_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst_REGCLKAL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_bl
   ock_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pci
   e_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
   of frag REGCLKAU connected to power/ground net
   PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_bl
   ock_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pci
   e_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst_REGCLKAU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_bl
   ock_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pci
   e_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
   of frag REGCLKAL connected to power/ground net
   PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_bl
   ock_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pci
   e_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst_REGCLKAL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/
   Comp_FIFO/CompFIFO_64.dpram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ra
   m.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKU connected to power/ground net
   PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/
   Comp_FIFO/CompFIFO_64.dpram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ra
   m.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_RDRCLKU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/
   Comp_FIFO/CompFIFO_64.dpram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ra
   m.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKL connected to power/ground net
   PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/
   Comp_FIFO/CompFIFO_64.dpram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ra
   m.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_RDRCLKL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/
   RxSFIFO_64.RxSFIFO/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generat
   or/valid.cstr/ramloop[0].ram.r/v5.ram/SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKU connected to power/ground net
   PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/
   RxSFIFO_64.RxSFIFO/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generat
   or/valid.cstr/ramloop[0].ram.r/v5.ram/SDP.WIDE_PRIM36.noeccerr.SDP_RDRCLKU_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/
   RxSFIFO_64.RxSFIFO/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generat
   or/valid.cstr/ramloop[0].ram.r/v5.ram/SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKL connected to power/ground net
   PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/
   RxSFIFO_64.RxSFIFO/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generat
   or/valid.cstr/ramloop[0].ram.r/v5.ram/SDP.WIDE_PRIM36.noeccerr.SDP_RDRCLKL_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/G
   EN_TX_64_FIFO.comp_tx_pkt_fifo/COMP_TX_RAM_70.dpram/BU2/U0/blk_mem_generator/
   valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKU connected to power/ground net
   PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/G
   EN_TX_64_FIFO.comp_tx_pkt_fifo/COMP_TX_RAM_70.dpram/BU2/U0/blk_mem_generator/
   valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_RDRCLK
   U_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/G
   EN_TX_64_FIFO.comp_tx_pkt_fifo/COMP_TX_RAM_70.dpram/BU2/U0/blk_mem_generator/
   valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKL connected to power/ground net
   PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/G
   EN_TX_64_FIFO.comp_tx_pkt_fifo/COMP_TX_RAM_70.dpram/BU2/U0/blk_mem_generator/
   valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_RDRCLK
   L_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/c
   omp_rx_fifo/GEN_64.COMP_RX_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0]
   .ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKU connected to power/ground net
   PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/c
   omp_rx_fifo/GEN_64.COMP_RX_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0]
   .ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_RDRCLKU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/c
   omp_rx_fifo/GEN_64.COMP_RX_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0]
   .ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKL connected to power/ground net
   PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/c
   omp_rx_fifo/GEN_64.COMP_RX_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0]
   .ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_RDRCLKL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_bl
   ock_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pci
   e_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_fifo/Mram_regBank
   of frag RDRCLKU connected to power/ground net
   PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_bl
   ock_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pci
   e_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_fifo/Mram_regBank_RDRCLKU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_bl
   ock_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pci
   e_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_fifo/Mram_regBank
   of frag RDRCLKL connected to power/ground net
   PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_bl
   ock_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pci
   e_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_fifo/Mram_regBank_RDRCLKL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 41 secs 
Total CPU  time at the beginning of Placer: 1 mins 37 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:6a5bf307) REAL time: 1 mins 48 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<31>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<30>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<29>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<28>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<27>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<26>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<25>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<24>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<23>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<22>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<21>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<20>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<19>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<18>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<17>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<16>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<15>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<14>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<13>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<12>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<11>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<10>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<9>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<8>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<7>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<6>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<5>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<4>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<3>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<2>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<1>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<0>   IOSTANDARD = LVCMOS33


Phase 2.7  Design Feasibility Check (Checksum:6a5bf307) REAL time: 1 mins 49 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:62561670) REAL time: 1 mins 49 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:fb1753c5) REAL time: 1 mins 49 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:fb1753c5) REAL time: 2 mins 48 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:fb1753c5) REAL time: 2 mins 49 secs 

Phase 7.2  Initial Clock and IO Placement



There are 12 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 2 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X0Y0>
  key resource utilizations (used/available): edge-bufios - 2/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|   8  |  2  |  0 |   60   |   60   |  2240 |  1280 |  3200 |   8  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|   8  |  4  |  0 |   40   |   40   |  2240 |  1280 |  3200 |   8  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y1>
  key resource utilizations (used/available): edge-bufios - 3/4; center-bufios - 0/2; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|   8  |  0  |  0 |   60   |   60   |  2240 |  1280 |  3200 |   8  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|   8  |  2  |  0 |   60   |   60   |  2240 |  1280 |  3200 |   8  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|   8  |  4  |  0 |   40   |   40   |  2240 |  1280 |  3200 |   8  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y5>
  key resource utilizations (used/available): edge-bufios - 3/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|   8  |  4  |  0 |   40   |   40   |  2240 |  1280 |  3200 |   8  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|   8  |  2  |  0 |   60   |   60   |  2240 |  1280 |  3200 |   8  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 12  (4 clock spines in each)
# Number of Regional Clock Networks used in this design: 8 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" driven by
"BUFIO_X0Y23"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y23" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" RANGE =
CLOCKREGION_X0Y5;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" driven by
"BUFIO_X0Y5"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y5" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" RANGE =
CLOCKREGION_X0Y1;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" driven by
"BUFIO_X0Y7"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y7" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" RANGE =
CLOCKREGION_X0Y1;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" driven by
"BUFIO_X0Y0"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y0" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" RANGE =
CLOCKREGION_X0Y0;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" driven by
"BUFIO_X0Y21"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y21" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" RANGE =
CLOCKREGION_X0Y5;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" driven by
"BUFIO_X0Y3"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y3" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" RANGE =
CLOCKREGION_X0Y0;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" driven by
"BUFIO_X0Y22"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y22" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" RANGE =
CLOCKREGION_X0Y5;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" driven by
"BUFIO_X0Y6"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y6" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" RANGE =
CLOCKREGION_X0Y1;


Phase 7.2  Initial Clock and IO Placement (Checksum:73eb53ed) REAL time: 2 mins 59 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:73eb53ed) REAL time: 2 mins 59 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:73eb53ed) REAL time: 2 mins 59 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:73eb53ed) REAL time: 2 mins 59 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:73eb53ed) REAL time: 3 mins 

Phase 12.8  Global Placement
...............................
.....................................................................................................................................................................
....................................
...................................................................................................................................................................
...................................................
........................................................................
.......................
.............................
Phase 12.8  Global Placement (Checksum:a3282db0) REAL time: 6 mins 35 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:a3282db0) REAL time: 6 mins 35 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:a3282db0) REAL time: 6 mins 38 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:88c25951) REAL time: 8 mins 40 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:88c25951) REAL time: 8 mins 43 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:88c25951) REAL time: 8 mins 44 secs 

Total REAL time to Placer completion: 8 mins 46 secs 
Total CPU  time to Placer completion: 8 mins 39 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   26
Slice Logic Utilization:
  Number of Slice Registers:                17,614 out of  28,800   61%
    Number used as Flip Flops:              17,598
    Number used as Latches:                      1
    Number used as Latch-thrus:                 15
  Number of Slice LUTs:                     17,041 out of  28,800   59%
    Number used as logic:                   16,181 out of  28,800   56%
      Number using O6 output only:          14,298
      Number using O5 output only:             684
      Number using O5 and O6:                1,199
    Number used as Memory:                     792 out of   7,680   10%
      Number used as Dual Port RAM:            118
        Number using O6 output only:             6
        Number using O5 and O6:                112
      Number used as Single Port RAM:           48
        Number using O5 and O6:                 48
      Number used as Shift Register:           626
        Number using O6 output only:           625
        Number using O5 output only:             1
    Number used as exclusive route-thru:        68
  Number of route-thrus:                       825
    Number using O6 output only:               742
    Number using O5 output only:                78
    Number using O5 and O6:                      5

Slice Logic Distribution:
  Number of occupied Slices:                 6,970 out of   7,200   96%
  Number of LUT Flip Flop pairs used:       22,981
    Number with an unused Flip Flop:         5,367 out of  22,981   23%
    Number with an unused LUT:               5,940 out of  22,981   25%
    Number of fully used LUT-FF pairs:      11,674 out of  22,981   50%
    Number of unique control sets:           1,862
    Number of slice register sites lost
      to control set restrictions:           3,709 out of  28,800   12%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       184 out of     480   38%
    Number of LOCed IOBs:                      184 out of     184  100%
    IOB Flip Flops:                            396
    Number of bonded IPADs:                      4
      Number of LOCed IPADs:                     4 out of       4  100%
    Number of bonded OPADs:                      2
      Number of LOCed OPADs:                     2 out of       2  100%

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      24 out of      60   40%
    Number using BlockRAM only:                 24
    Total primitives used:
      Number of 36k BlockRAM used:              20
      Number of 18k BlockRAM used:               6
    Total Memory used (KB):                    828 out of   2,160   38%
  Number of BUFG/BUFGCTRLs:                      9 out of      32   28%
    Number used as BUFGs:                        9
  Number of IDELAYCTRLs:                         3 out of      16   18%
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFDSs:                              1 out of       6   16%
  Number of BUFIOs:                              8 out of      56   14%
  Number of DCM_ADVs:                            1 out of      12    8%
  Number of GTP_DUALs:                           1 out of       6   16%
  Number of PCIEs:                               1 out of       1  100%
  Number of PLL_ADVs:                            2 out of       6   33%

Average Fanout of Non-Clock Nets:                3.79

Peak Memory Usage:  1187 MB
Total REAL time to MAP completion:  9 mins 11 secs 
Total CPU time to MAP completion:   9 mins 4 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Programas/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vlx50t.nph' in environment
C:\Programas\Xilinx\14.7\ISE_DS\ISE\;C:\Programas\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vlx50t, package ff1136, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.73 2013-10-13".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25%
   Number of BUFDSs                          1 out of 6      16%
   Number of BUFGs                           9 out of 32     28%
   Number of BUFIOs                          8 out of 56     14%
   Number of DCM_ADVs                        1 out of 12      8%
   Number of GTP_DUALs                       1 out of 6      16%
   Number of IDELAYCTRLs                     3 out of 16     18%
      Number of LOCed IDELAYCTRLs            3 out of 3     100%

   Number of ILOGICs                       105 out of 560    18%
      Number of LOCed ILOGICs                8 out of 105     7%

   Number of External IOBs                 184 out of 480    38%
      Number of LOCed IOBs                 184 out of 184   100%

   Number of IODELAYs                       80 out of 560    14%
      Number of LOCed IODELAYs               8 out of 80     10%

   Number of External IPADs                  4 out of 518     1%
      Number of LOCed IPADs                  4 out of 4     100%

   Number of OLOGICs                       179 out of 560    31%
   Number of External OPADs                  2 out of 24      8%
      Number of LOCed OPADs                  2 out of 2     100%

   Number of PCIEs                           1 out of 1     100%
   Number of PLL_ADVs                        2 out of 6      33%
   Number of RAMB18X2SDPs                    4 out of 60      6%
   Number of RAMB36SDP_EXPs                  6 out of 60     10%
      Number of LOCed RAMB36SDP_EXPs         1 out of 6      16%

   Number of RAMB36_EXPs                    14 out of 60     23%
      Number of LOCed RAMB36_EXPs            4 out of 14     28%

   Number of Slices                       6970 out of 7200   96%
   Number of Slice Registers             17614 out of 28800  61%
      Number used as Flip Flops          17598
      Number used as Latches                 1
      Number used as LatchThrus             15

   Number of Slice LUTS                  17041 out of 28800  59%
   Number of Slice LUT-Flip Flop pairs   22981 out of 28800  79%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please
   consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 42 secs 
Finished initial Timing Analysis.  REAL time: 44 secs 

WARNING:Par:288 - The signal PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/sig_sb_txrem_n<0> has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/sig_MB_TxREMn<0> has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/sig_MB_RxFull has no load.  PAR
   will not attempt to route this signal.
Starting Router


Phase  1  : 109884 unrouted;      REAL time: 48 secs 
INFO:Route:538 - One or more MIG cores have been detected in your design and have been successfully
   placed and routed. These MIG core(s) have critical skew and delay requirements 
   that are independent of the user (UCF) timing constraints. These MIG-related timing 
   constraints have been successfully met in this design. However, the user must verify
   separately that all timing constraints specified in the UCF file have been met.


Phase  2  : 95428 unrouted;      REAL time: 55 secs 

Phase  3  : 40540 unrouted;      REAL time: 1 mins 33 secs 

Phase  4  : 40677 unrouted; (Setup:0, Hold:111149, Component Switching Limit:0)     REAL time: 1 mins 50 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:110034, Component Switching Limit:0)     REAL time: 2 mins 41 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:110034, Component Switching Limit:0)     REAL time: 2 mins 41 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:110034, Component Switching Limit:0)     REAL time: 2 mins 41 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:110034, Component Switching Limit:0)     REAL time: 2 mins 41 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 49 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 56 secs 
Total REAL time to Router completion: 2 mins 56 secs 
Total CPU time to Router completion: 3 mins 8 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
| clk_125_0000MHzPLL0 | BUFGCTRL_X0Y2| No   | 4907 |  0.407     |  1.929      |
+---------------------+--------------+------+------+------------+-------------+
|PCIe_Bridge/Bridge_C |              |      |      |            |             |
|                  lk |BUFGCTRL_X0Y31| No   | 1356 |  0.303     |  1.824      |
+---------------------+--------------+------+------+------------+-------------+
|  clk_62_5000MHzPLL0 | BUFGCTRL_X0Y4| No   |  470 |  0.250     |  1.869      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<3> |        IO Clk| No   |   17 |  0.107     |  0.404      |
+---------------------+--------------+------+------+------------+-------------+
|clk_125_0000MHz90PLL |              |      |      |            |             |
|                   0 | BUFGCTRL_X0Y1| No   |  152 |  0.230     |  1.841      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<2> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<6> |        IO Clk| No   |   17 |  0.096     |  0.393      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<5> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<4> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<7> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|PCIe_Bridge/PCIe_Bri |              |      |      |            |             |
|dge/gen_pcie_bridge_ |              |      |      |            |             |
|64.pcie_bridge_64/ge |              |      |      |            |             |
|n_v5_pcie.comp_block |              |      |      |            |             |
|_plus/comp_v5_endpoi |              |      |      |            |             |
|nt/endpoint_blk_plus |              |      |      |            |             |
|_v1_13x1_i.ep_v1_13x |              |      |      |            |             |
| 1/pcie_ep0/core_clk |BUFGCTRL_X0Y30| No   |   92 |  0.269     |  1.808      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<0> |        IO Clk| No   |   17 |  0.095     |  0.419      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<1> |        IO Clk| No   |   17 |  0.083     |  0.380      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |BUFGCTRL_X0Y29| No   |   68 |  0.262     |  1.786      |
+---------------------+--------------+------+------+------------+-------------+
|PCIe_Bridge/PCIe_Bri |              |      |      |            |             |
|dge/gen_pcie_bridge_ |              |      |      |            |             |
|64.pcie_bridge_64/ge |              |      |      |            |             |
|n_v5_pcie.comp_block |              |      |      |            |             |
|_plus/comp_v5_endpoi |              |      |      |            |             |
|nt/endpoint_blk_plus |              |      |      |            |             |
|_v1_13x1_i.ep_v1_13x |              |      |      |            |             |
|1/pcie_ep0/REFCLK_OU |              |      |      |            |             |
|              T_bufg | BUFGCTRL_X0Y0| No   |    7 |  0.101     |  1.648      |
+---------------------+--------------+------+------+------------+-------------+
|     clk_200_0000MHz | BUFGCTRL_X0Y3| No   |    3 |  0.052     |  1.692      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   21 |  3.914     |  5.187      |
+---------------------+--------------+------+------+------------+-------------+
|PCIe_Bridge/PCIe_Bri |              |      |      |            |             |
|dge/gen_pcie_bridge_ |              |      |      |            |             |
|64.pcie_bridge_64/ge |              |      |      |            |             |
|n_v5_pcie.comp_block |              |      |      |            |             |
|_plus/comp_v5_endpoi |              |      |      |            |             |
|nt/endpoint_blk_plus |              |      |      |            |             |
|_v1_13x1_i.ep_v1_13x |              |      |      |            |             |
|1/pcie_ep0/pcie_blk/ |              |      |      |            |             |
|SIO/.pcie_gt_wrapper |              |      |      |            |             |
|     _i/icdrreset<0> |         Local|      |    1 |  0.000     |  0.955      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 3

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  NET         "PCIe_Bridge/PCIe_Bridge/gen_ | SETUP       |     0.031ns|     3.969ns|       0|           0
  pcie_bridge_64.pcie_bridge_64/gen_v5_pcie | HOLD        |     0.154ns|            |       0|           0
  .comp_block_plus/comp_v5_endpoint/endpoin | MINPERIOD   |     0.000ns|     4.000ns|       0|           0
  t_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/ |             |            |            |        |            
  core_clk"         PERIOD = 4 ns HIGH 50%  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "PCIe_Bridge/Bridge_Clk" PERIOD = 8 n | SETUP       |     0.093ns|     7.907ns|       0|           0
  s HIGH 50%                                | HOLD        |     0.036ns|            |       0|           0
                                            | MINPERIOD   |     0.000ns|     8.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.012ns|     0.838ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.025ns|     7.975ns|       0|           0
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.002ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         * 1.2 |             |            |            |        |            
  5 HIGH 50%                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_ | SETUP       |     0.038ns|     1.862ns|       0|           0
  CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"       | HOLD        |     0.996ns|            |       0|           0
     1.9 ns                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.072ns|     0.528ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<1>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.073ns|     0.527ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<6>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<0>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<2>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<3>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<4>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<7>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<5>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  Pin to Pin Skew Constraint                | MAXDELAY    |     0.187ns|     0.650ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_PLB_PCIe = MAXDELAY FROM TIMEGRP "SPLB | SETUP       |     0.324ns|     7.676ns|       0|           0
  _Clk" TO TIMEGRP "Bridge_Clk" 8 ns        | HOLD        |     0.333ns|            |       0|           0
    DATAPATHONLY                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP | SETUP       |     0.758ns|     4.242ns|       0|           0
   "TNM_RD_DATA_SEL" TO TIMEGRP "FFS"       | HOLD        |     0.143ns|            |       0|           0
     TS_sys_clk_pin * 2                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FRO | SETUP       |     0.774ns|     4.226ns|       0|           0
  M TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO      | HOLD        |     0.587ns|            |       0|           0
      TIMEGRP "FFS" TS_sys_clk_pin * 2      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_PCIe_PLB = MAXDELAY FROM TIMEGRP "Brid | SETUP       |     0.877ns|     7.123ns|       0|           0
  ge_Clk" TO TIMEGRP "SPLB_Clk" 8 ns        | HOLD        |     0.469ns|            |       0|           0
    DATAPATHONLY                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     1.483ns|     6.022ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.408ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 1.2 |             |            |            |        |            
  5 PHASE 2 ns HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |     1.764ns|     3.236ns|       0|           0
  NM_GATE_DLY" TO TIMEGRP "FFS"         TS_ | HOLD        |     0.162ns|            |       0|           0
  sys_clk_pin * 2                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     2.118ns|    13.581ns|       0|           0
  G_PLL0_CLKOUT3 = PERIOD TIMEGRP         " | HOLD        |     0.011ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT3" TS_sys_clk_pin         * 0.6 |             |            |            |        |            
  25 HIGH 50%                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGR | SETUP       |     3.050ns|     1.950ns|       0|           0
  P "TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"     | HOLD        |     0.147ns|            |       0|           0
       TS_sys_clk_pin * 2                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |     3.112ns|     1.888ns|       0|           0
  NM_RDEN_DLY" TO TIMEGRP "FFS"         TS_ | HOLD        |     0.095ns|            |       0|           0
  sys_clk_pin * 2                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | MINPERIOD   |     3.334ns|     1.666ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " |             |            |            |        |            
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 2 H |             |            |            |        |            
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM | N/A         |         N/A|         N/A|     N/A|         N/A
   TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO       |             |            |            |        |            
     TIMEGRP "FFS" TS_sys_clk_pin * 2       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      9.969ns|            0|            0|            0|       855326|
| TS_MC_RD_DATA_SEL             |      5.000ns|      4.242ns|          N/A|            0|            0|          384|            0|
| TS_MC_PHY_INIT_DATA_SEL_0     |      5.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_MC_PHY_INIT_DATA_SEL_90    |      5.000ns|      4.226ns|          N/A|            0|            0|           39|            0|
| TS_MC_GATE_DLY                |      5.000ns|      3.236ns|          N/A|            0|            0|           40|            0|
| TS_MC_RDEN_DLY                |      5.000ns|      1.888ns|          N/A|            0|            0|            5|            0|
| TS_MC_CAL_RDEN_DLY            |      5.000ns|      1.950ns|          N/A|            0|            0|            5|            0|
| TS_clock_generator_0_clock_gen|      8.000ns|      6.022ns|          N/A|            0|            0|          898|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      8.000ns|      7.975ns|          N/A|            0|            0|       842751|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      1.666ns|          N/A|            0|            0|            0|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     16.000ns|     13.581ns|          N/A|            0|            0|        11204|            0|
| erator_0_SIG_PLL0_CLKOUT3     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 5 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 3 mins 19 secs 
Total CPU time to PAR completion: 3 mins 18 secs 

Peak Memory Usage:  965 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 7
Number of info messages: 2

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx50t.nph' in environment
C:\Programas\Xilinx\14.7\ISE_DS\ISE\;C:\Programas\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vlx50t, package ff1136, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Programas\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml
system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vlx50t,-1 (PRODUCTION 1.73 2013-10-13, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 981123 paths, 16 nets, and 98937 connections

Design statistics:
   Minimum period:  13.581ns (Maximum frequency:  73.632MHz)
   Maximum path delay from/to any node:   7.676ns
   Maximum net delay:   0.838ns


Analysis completed Sat Aug 09 19:46:46 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 53 secs 


