Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu Mar 13 19:46:19 2025
| Host         : arch running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MATRIX_VECTOR_timing_summary_routed.rpt -pb MATRIX_VECTOR_timing_summary_routed.pb -rpx MATRIX_VECTOR_timing_summary_routed.rpx -warn_on_violation
| Design       : MATRIX_VECTOR
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  526         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (526)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1066)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (526)
--------------------------
 There are 526 register/latch pins with no clock driven by root clock pin: matrix_vector_clock (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1066)
---------------------------------------------------
 There are 1066 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1070          inf        0.000                      0                 1070           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1070 Endpoints
Min Delay          1070 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cell_0/multiplier_b_btint_b_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cell_0/multiplier/lock_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.129ns  (logic 7.092ns (35.233%)  route 13.037ns (64.767%))
  Logic Levels:           23  (CARRY4=15 FDRE=1 LUT1=4 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y47        FDRE                         0.000     0.000 r  cell_0/multiplier_b_btint_b_reg[7]/C
    SLICE_X103Y47        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cell_0/multiplier_b_btint_b_reg[7]/Q
                         net (fo=57, routed)          1.474     1.930    cell_0/multiplier/multiplier_b_btint_b[0]
    SLICE_X104Y53        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     2.306 r  cell_0/multiplier/lock_reg[31]_i_153/O[0]
                         net (fo=2, routed)           0.879     3.185    cell_0/multiplier/lock_reg[31]_i_153_n_9
    SLICE_X103Y49        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.678     3.863 r  cell_0/multiplier/lock_reg[31]_i_147/CO[3]
                         net (fo=1, routed)           0.001     3.863    cell_0/multiplier/lock_reg[31]_i_147_n_2
    SLICE_X103Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.977 r  cell_0/multiplier/lock_reg[31]_i_145/CO[3]
                         net (fo=1, routed)           0.000     3.977    cell_0/multiplier/lock_reg[31]_i_145_n_2
    SLICE_X103Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.091 r  cell_0/multiplier/lock_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000     4.091    cell_0/multiplier/lock_reg[31]_i_68_n_2
    SLICE_X103Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.205 r  cell_0/multiplier/lock_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000     4.205    cell_0/multiplier/lock_reg[31]_i_66_n_2
    SLICE_X103Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.319 r  cell_0/multiplier/lock_reg[31]_i_64/CO[3]
                         net (fo=1, routed)           0.000     4.319    cell_0/multiplier/lock_reg[31]_i_64_n_2
    SLICE_X103Y54        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.541 f  cell_0/multiplier/lock_reg[31]_i_78/O[0]
                         net (fo=2, routed)           0.962     5.503    cell_0/multiplier/lock_reg[31]_i_78_n_9
    SLICE_X105Y54        LUT1 (Prop_lut1_I0_O)        0.299     5.802 r  cell_0/multiplier/lock[31]_i_82/O
                         net (fo=1, routed)           0.000     5.802    cell_0/multiplier/lock[31]_i_82_n_2
    SLICE_X105Y54        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.226 f  cell_0/multiplier/lock_reg[31]_i_32/O[1]
                         net (fo=2, routed)           1.036     7.262    cell_0/multiplier/lock_reg[31]_i_32_n_8
    SLICE_X103Y48        LUT1 (Prop_lut1_I0_O)        0.303     7.565 r  cell_0/multiplier/lock[31]_i_92/O
                         net (fo=1, routed)           0.000     7.565    cell_0/multiplier/lock[31]_i_92_n_2
    SLICE_X103Y48        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.989 f  cell_0/multiplier/lock_reg[31]_i_35/O[1]
                         net (fo=2, routed)           0.816     8.805    cell_0/multiplier/lock_reg[31]_i_35_n_8
    SLICE_X102Y48        LUT1 (Prop_lut1_I0_O)        0.303     9.108 r  cell_0/multiplier/lock[31]_i_85/O
                         net (fo=1, routed)           0.000     9.108    cell_0/multiplier/lock[31]_i_85_n_2
    SLICE_X102Y48        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     9.535 f  cell_0/multiplier/lock_reg[31]_i_33/O[1]
                         net (fo=2, routed)           0.756    10.291    cell_0/multiplier/lock_reg[31]_i_33_n_8
    SLICE_X101Y48        LUT1 (Prop_lut1_I0_O)        0.306    10.597 r  cell_0/multiplier/lock[31]_i_72/O
                         net (fo=1, routed)           0.000    10.597    cell_0/multiplier/lock[31]_i_72_n_2
    SLICE_X101Y48        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.021 r  cell_0/multiplier/lock_reg[31]_i_30/O[1]
                         net (fo=1, routed)           1.051    12.072    cell_0/multiplier/lock_reg[31]_i_30_n_8
    SLICE_X105Y53        LUT4 (Prop_lut4_I3_O)        0.303    12.375 r  cell_0/multiplier/lock[31]_i_10/O
                         net (fo=1, routed)           0.000    12.375    cell_0/multiplier/lock[31]_i_10_n_2
    SLICE_X105Y53        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    12.866 r  cell_0/multiplier/lock_reg[31]_i_3/CO[1]
                         net (fo=111, routed)         4.071    16.937    cell_0/multiplier/lock[31]_i_11_0[0]
    SLICE_X96Y37         LUT4 (Prop_lut4_I2_O)        0.329    17.266 r  cell_0/multiplier/lock[31]_i_143/O
                         net (fo=1, routed)           0.000    17.266    cell_0/multiplier/lock[31]_i_143_n_2
    SLICE_X96Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.779 r  cell_0/multiplier/lock_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000    17.779    cell_0/multiplier/lock_reg[31]_i_50_n_2
    SLICE_X96Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.896 r  cell_0/multiplier/lock_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.896    cell_0/multiplier/lock_reg[31]_i_15_n_2
    SLICE_X96Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.013 r  cell_0/multiplier/lock_reg[31]_i_5/CO[3]
                         net (fo=32, routed)          1.992    20.005    cell_0/multiplier/lock_next1
    SLICE_X99Y34         LUT5 (Prop_lut5_I4_O)        0.124    20.129 r  cell_0/multiplier/lock[4]_i_1/O
                         net (fo=1, routed)           0.000    20.129    cell_0/multiplier/lock_next[4]
    SLICE_X99Y34         FDRE                                         r  cell_0/multiplier/lock_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cell_0/multiplier_b_btint_b_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cell_0/multiplier/lock_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.962ns  (logic 7.092ns (35.528%)  route 12.870ns (64.472%))
  Logic Levels:           23  (CARRY4=15 FDRE=1 LUT1=4 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y47        FDRE                         0.000     0.000 r  cell_0/multiplier_b_btint_b_reg[7]/C
    SLICE_X103Y47        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cell_0/multiplier_b_btint_b_reg[7]/Q
                         net (fo=57, routed)          1.474     1.930    cell_0/multiplier/multiplier_b_btint_b[0]
    SLICE_X104Y53        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     2.306 r  cell_0/multiplier/lock_reg[31]_i_153/O[0]
                         net (fo=2, routed)           0.879     3.185    cell_0/multiplier/lock_reg[31]_i_153_n_9
    SLICE_X103Y49        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.678     3.863 r  cell_0/multiplier/lock_reg[31]_i_147/CO[3]
                         net (fo=1, routed)           0.001     3.863    cell_0/multiplier/lock_reg[31]_i_147_n_2
    SLICE_X103Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.977 r  cell_0/multiplier/lock_reg[31]_i_145/CO[3]
                         net (fo=1, routed)           0.000     3.977    cell_0/multiplier/lock_reg[31]_i_145_n_2
    SLICE_X103Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.091 r  cell_0/multiplier/lock_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000     4.091    cell_0/multiplier/lock_reg[31]_i_68_n_2
    SLICE_X103Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.205 r  cell_0/multiplier/lock_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000     4.205    cell_0/multiplier/lock_reg[31]_i_66_n_2
    SLICE_X103Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.319 r  cell_0/multiplier/lock_reg[31]_i_64/CO[3]
                         net (fo=1, routed)           0.000     4.319    cell_0/multiplier/lock_reg[31]_i_64_n_2
    SLICE_X103Y54        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.541 f  cell_0/multiplier/lock_reg[31]_i_78/O[0]
                         net (fo=2, routed)           0.962     5.503    cell_0/multiplier/lock_reg[31]_i_78_n_9
    SLICE_X105Y54        LUT1 (Prop_lut1_I0_O)        0.299     5.802 r  cell_0/multiplier/lock[31]_i_82/O
                         net (fo=1, routed)           0.000     5.802    cell_0/multiplier/lock[31]_i_82_n_2
    SLICE_X105Y54        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.226 f  cell_0/multiplier/lock_reg[31]_i_32/O[1]
                         net (fo=2, routed)           1.036     7.262    cell_0/multiplier/lock_reg[31]_i_32_n_8
    SLICE_X103Y48        LUT1 (Prop_lut1_I0_O)        0.303     7.565 r  cell_0/multiplier/lock[31]_i_92/O
                         net (fo=1, routed)           0.000     7.565    cell_0/multiplier/lock[31]_i_92_n_2
    SLICE_X103Y48        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.989 f  cell_0/multiplier/lock_reg[31]_i_35/O[1]
                         net (fo=2, routed)           0.816     8.805    cell_0/multiplier/lock_reg[31]_i_35_n_8
    SLICE_X102Y48        LUT1 (Prop_lut1_I0_O)        0.303     9.108 r  cell_0/multiplier/lock[31]_i_85/O
                         net (fo=1, routed)           0.000     9.108    cell_0/multiplier/lock[31]_i_85_n_2
    SLICE_X102Y48        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     9.535 f  cell_0/multiplier/lock_reg[31]_i_33/O[1]
                         net (fo=2, routed)           0.756    10.291    cell_0/multiplier/lock_reg[31]_i_33_n_8
    SLICE_X101Y48        LUT1 (Prop_lut1_I0_O)        0.306    10.597 r  cell_0/multiplier/lock[31]_i_72/O
                         net (fo=1, routed)           0.000    10.597    cell_0/multiplier/lock[31]_i_72_n_2
    SLICE_X101Y48        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.021 r  cell_0/multiplier/lock_reg[31]_i_30/O[1]
                         net (fo=1, routed)           1.051    12.072    cell_0/multiplier/lock_reg[31]_i_30_n_8
    SLICE_X105Y53        LUT4 (Prop_lut4_I3_O)        0.303    12.375 r  cell_0/multiplier/lock[31]_i_10/O
                         net (fo=1, routed)           0.000    12.375    cell_0/multiplier/lock[31]_i_10_n_2
    SLICE_X105Y53        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    12.866 r  cell_0/multiplier/lock_reg[31]_i_3/CO[1]
                         net (fo=111, routed)         4.071    16.937    cell_0/multiplier/lock[31]_i_11_0[0]
    SLICE_X96Y37         LUT4 (Prop_lut4_I2_O)        0.329    17.266 r  cell_0/multiplier/lock[31]_i_143/O
                         net (fo=1, routed)           0.000    17.266    cell_0/multiplier/lock[31]_i_143_n_2
    SLICE_X96Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.779 r  cell_0/multiplier/lock_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000    17.779    cell_0/multiplier/lock_reg[31]_i_50_n_2
    SLICE_X96Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.896 r  cell_0/multiplier/lock_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.896    cell_0/multiplier/lock_reg[31]_i_15_n_2
    SLICE_X96Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.013 r  cell_0/multiplier/lock_reg[31]_i_5/CO[3]
                         net (fo=32, routed)          1.825    19.838    cell_0/multiplier/lock_next1
    SLICE_X99Y35         LUT5 (Prop_lut5_I4_O)        0.124    19.962 r  cell_0/multiplier/lock[8]_i_1/O
                         net (fo=1, routed)           0.000    19.962    cell_0/multiplier/lock_next[8]
    SLICE_X99Y35         FDRE                                         r  cell_0/multiplier/lock_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cell_0/multiplier_b_btint_b_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cell_0/multiplier/lock_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.901ns  (logic 7.092ns (35.637%)  route 12.809ns (64.363%))
  Logic Levels:           23  (CARRY4=15 FDRE=1 LUT1=4 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y47        FDRE                         0.000     0.000 r  cell_0/multiplier_b_btint_b_reg[7]/C
    SLICE_X103Y47        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cell_0/multiplier_b_btint_b_reg[7]/Q
                         net (fo=57, routed)          1.474     1.930    cell_0/multiplier/multiplier_b_btint_b[0]
    SLICE_X104Y53        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     2.306 r  cell_0/multiplier/lock_reg[31]_i_153/O[0]
                         net (fo=2, routed)           0.879     3.185    cell_0/multiplier/lock_reg[31]_i_153_n_9
    SLICE_X103Y49        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.678     3.863 r  cell_0/multiplier/lock_reg[31]_i_147/CO[3]
                         net (fo=1, routed)           0.001     3.863    cell_0/multiplier/lock_reg[31]_i_147_n_2
    SLICE_X103Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.977 r  cell_0/multiplier/lock_reg[31]_i_145/CO[3]
                         net (fo=1, routed)           0.000     3.977    cell_0/multiplier/lock_reg[31]_i_145_n_2
    SLICE_X103Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.091 r  cell_0/multiplier/lock_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000     4.091    cell_0/multiplier/lock_reg[31]_i_68_n_2
    SLICE_X103Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.205 r  cell_0/multiplier/lock_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000     4.205    cell_0/multiplier/lock_reg[31]_i_66_n_2
    SLICE_X103Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.319 r  cell_0/multiplier/lock_reg[31]_i_64/CO[3]
                         net (fo=1, routed)           0.000     4.319    cell_0/multiplier/lock_reg[31]_i_64_n_2
    SLICE_X103Y54        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.541 f  cell_0/multiplier/lock_reg[31]_i_78/O[0]
                         net (fo=2, routed)           0.962     5.503    cell_0/multiplier/lock_reg[31]_i_78_n_9
    SLICE_X105Y54        LUT1 (Prop_lut1_I0_O)        0.299     5.802 r  cell_0/multiplier/lock[31]_i_82/O
                         net (fo=1, routed)           0.000     5.802    cell_0/multiplier/lock[31]_i_82_n_2
    SLICE_X105Y54        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.226 f  cell_0/multiplier/lock_reg[31]_i_32/O[1]
                         net (fo=2, routed)           1.036     7.262    cell_0/multiplier/lock_reg[31]_i_32_n_8
    SLICE_X103Y48        LUT1 (Prop_lut1_I0_O)        0.303     7.565 r  cell_0/multiplier/lock[31]_i_92/O
                         net (fo=1, routed)           0.000     7.565    cell_0/multiplier/lock[31]_i_92_n_2
    SLICE_X103Y48        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.989 f  cell_0/multiplier/lock_reg[31]_i_35/O[1]
                         net (fo=2, routed)           0.816     8.805    cell_0/multiplier/lock_reg[31]_i_35_n_8
    SLICE_X102Y48        LUT1 (Prop_lut1_I0_O)        0.303     9.108 r  cell_0/multiplier/lock[31]_i_85/O
                         net (fo=1, routed)           0.000     9.108    cell_0/multiplier/lock[31]_i_85_n_2
    SLICE_X102Y48        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     9.535 f  cell_0/multiplier/lock_reg[31]_i_33/O[1]
                         net (fo=2, routed)           0.756    10.291    cell_0/multiplier/lock_reg[31]_i_33_n_8
    SLICE_X101Y48        LUT1 (Prop_lut1_I0_O)        0.306    10.597 r  cell_0/multiplier/lock[31]_i_72/O
                         net (fo=1, routed)           0.000    10.597    cell_0/multiplier/lock[31]_i_72_n_2
    SLICE_X101Y48        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.021 r  cell_0/multiplier/lock_reg[31]_i_30/O[1]
                         net (fo=1, routed)           1.051    12.072    cell_0/multiplier/lock_reg[31]_i_30_n_8
    SLICE_X105Y53        LUT4 (Prop_lut4_I3_O)        0.303    12.375 r  cell_0/multiplier/lock[31]_i_10/O
                         net (fo=1, routed)           0.000    12.375    cell_0/multiplier/lock[31]_i_10_n_2
    SLICE_X105Y53        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    12.866 r  cell_0/multiplier/lock_reg[31]_i_3/CO[1]
                         net (fo=111, routed)         4.071    16.937    cell_0/multiplier/lock[31]_i_11_0[0]
    SLICE_X96Y37         LUT4 (Prop_lut4_I2_O)        0.329    17.266 r  cell_0/multiplier/lock[31]_i_143/O
                         net (fo=1, routed)           0.000    17.266    cell_0/multiplier/lock[31]_i_143_n_2
    SLICE_X96Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.779 r  cell_0/multiplier/lock_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000    17.779    cell_0/multiplier/lock_reg[31]_i_50_n_2
    SLICE_X96Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.896 r  cell_0/multiplier/lock_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.896    cell_0/multiplier/lock_reg[31]_i_15_n_2
    SLICE_X96Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.013 r  cell_0/multiplier/lock_reg[31]_i_5/CO[3]
                         net (fo=32, routed)          1.764    19.777    cell_0/multiplier/lock_next1
    SLICE_X99Y34         LUT5 (Prop_lut5_I4_O)        0.124    19.901 r  cell_0/multiplier/lock[3]_i_1/O
                         net (fo=1, routed)           0.000    19.901    cell_0/multiplier/lock_next[3]
    SLICE_X99Y34         FDRE                                         r  cell_0/multiplier/lock_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cell_0/multiplier_b_btint_b_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cell_0/multiplier/lock_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.889ns  (logic 7.092ns (35.658%)  route 12.797ns (64.341%))
  Logic Levels:           23  (CARRY4=15 FDRE=1 LUT1=4 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y47        FDRE                         0.000     0.000 r  cell_0/multiplier_b_btint_b_reg[7]/C
    SLICE_X103Y47        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cell_0/multiplier_b_btint_b_reg[7]/Q
                         net (fo=57, routed)          1.474     1.930    cell_0/multiplier/multiplier_b_btint_b[0]
    SLICE_X104Y53        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     2.306 r  cell_0/multiplier/lock_reg[31]_i_153/O[0]
                         net (fo=2, routed)           0.879     3.185    cell_0/multiplier/lock_reg[31]_i_153_n_9
    SLICE_X103Y49        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.678     3.863 r  cell_0/multiplier/lock_reg[31]_i_147/CO[3]
                         net (fo=1, routed)           0.001     3.863    cell_0/multiplier/lock_reg[31]_i_147_n_2
    SLICE_X103Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.977 r  cell_0/multiplier/lock_reg[31]_i_145/CO[3]
                         net (fo=1, routed)           0.000     3.977    cell_0/multiplier/lock_reg[31]_i_145_n_2
    SLICE_X103Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.091 r  cell_0/multiplier/lock_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000     4.091    cell_0/multiplier/lock_reg[31]_i_68_n_2
    SLICE_X103Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.205 r  cell_0/multiplier/lock_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000     4.205    cell_0/multiplier/lock_reg[31]_i_66_n_2
    SLICE_X103Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.319 r  cell_0/multiplier/lock_reg[31]_i_64/CO[3]
                         net (fo=1, routed)           0.000     4.319    cell_0/multiplier/lock_reg[31]_i_64_n_2
    SLICE_X103Y54        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.541 f  cell_0/multiplier/lock_reg[31]_i_78/O[0]
                         net (fo=2, routed)           0.962     5.503    cell_0/multiplier/lock_reg[31]_i_78_n_9
    SLICE_X105Y54        LUT1 (Prop_lut1_I0_O)        0.299     5.802 r  cell_0/multiplier/lock[31]_i_82/O
                         net (fo=1, routed)           0.000     5.802    cell_0/multiplier/lock[31]_i_82_n_2
    SLICE_X105Y54        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.226 f  cell_0/multiplier/lock_reg[31]_i_32/O[1]
                         net (fo=2, routed)           1.036     7.262    cell_0/multiplier/lock_reg[31]_i_32_n_8
    SLICE_X103Y48        LUT1 (Prop_lut1_I0_O)        0.303     7.565 r  cell_0/multiplier/lock[31]_i_92/O
                         net (fo=1, routed)           0.000     7.565    cell_0/multiplier/lock[31]_i_92_n_2
    SLICE_X103Y48        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.989 f  cell_0/multiplier/lock_reg[31]_i_35/O[1]
                         net (fo=2, routed)           0.816     8.805    cell_0/multiplier/lock_reg[31]_i_35_n_8
    SLICE_X102Y48        LUT1 (Prop_lut1_I0_O)        0.303     9.108 r  cell_0/multiplier/lock[31]_i_85/O
                         net (fo=1, routed)           0.000     9.108    cell_0/multiplier/lock[31]_i_85_n_2
    SLICE_X102Y48        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     9.535 f  cell_0/multiplier/lock_reg[31]_i_33/O[1]
                         net (fo=2, routed)           0.756    10.291    cell_0/multiplier/lock_reg[31]_i_33_n_8
    SLICE_X101Y48        LUT1 (Prop_lut1_I0_O)        0.306    10.597 r  cell_0/multiplier/lock[31]_i_72/O
                         net (fo=1, routed)           0.000    10.597    cell_0/multiplier/lock[31]_i_72_n_2
    SLICE_X101Y48        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.021 r  cell_0/multiplier/lock_reg[31]_i_30/O[1]
                         net (fo=1, routed)           1.051    12.072    cell_0/multiplier/lock_reg[31]_i_30_n_8
    SLICE_X105Y53        LUT4 (Prop_lut4_I3_O)        0.303    12.375 r  cell_0/multiplier/lock[31]_i_10/O
                         net (fo=1, routed)           0.000    12.375    cell_0/multiplier/lock[31]_i_10_n_2
    SLICE_X105Y53        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    12.866 r  cell_0/multiplier/lock_reg[31]_i_3/CO[1]
                         net (fo=111, routed)         4.071    16.937    cell_0/multiplier/lock[31]_i_11_0[0]
    SLICE_X96Y37         LUT4 (Prop_lut4_I2_O)        0.329    17.266 r  cell_0/multiplier/lock[31]_i_143/O
                         net (fo=1, routed)           0.000    17.266    cell_0/multiplier/lock[31]_i_143_n_2
    SLICE_X96Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.779 r  cell_0/multiplier/lock_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000    17.779    cell_0/multiplier/lock_reg[31]_i_50_n_2
    SLICE_X96Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.896 r  cell_0/multiplier/lock_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.896    cell_0/multiplier/lock_reg[31]_i_15_n_2
    SLICE_X96Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.013 r  cell_0/multiplier/lock_reg[31]_i_5/CO[3]
                         net (fo=32, routed)          1.752    19.765    cell_0/multiplier/lock_next1
    SLICE_X100Y37        LUT5 (Prop_lut5_I4_O)        0.124    19.889 r  cell_0/multiplier/lock[17]_i_1/O
                         net (fo=1, routed)           0.000    19.889    cell_0/multiplier/lock_next[17]
    SLICE_X100Y37        FDRE                                         r  cell_0/multiplier/lock_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cell_0/multiplier_b_btint_b_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cell_0/multiplier/lock_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.869ns  (logic 7.092ns (35.695%)  route 12.777ns (64.305%))
  Logic Levels:           23  (CARRY4=15 FDRE=1 LUT1=4 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y47        FDRE                         0.000     0.000 r  cell_0/multiplier_b_btint_b_reg[7]/C
    SLICE_X103Y47        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cell_0/multiplier_b_btint_b_reg[7]/Q
                         net (fo=57, routed)          1.474     1.930    cell_0/multiplier/multiplier_b_btint_b[0]
    SLICE_X104Y53        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     2.306 r  cell_0/multiplier/lock_reg[31]_i_153/O[0]
                         net (fo=2, routed)           0.879     3.185    cell_0/multiplier/lock_reg[31]_i_153_n_9
    SLICE_X103Y49        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.678     3.863 r  cell_0/multiplier/lock_reg[31]_i_147/CO[3]
                         net (fo=1, routed)           0.001     3.863    cell_0/multiplier/lock_reg[31]_i_147_n_2
    SLICE_X103Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.977 r  cell_0/multiplier/lock_reg[31]_i_145/CO[3]
                         net (fo=1, routed)           0.000     3.977    cell_0/multiplier/lock_reg[31]_i_145_n_2
    SLICE_X103Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.091 r  cell_0/multiplier/lock_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000     4.091    cell_0/multiplier/lock_reg[31]_i_68_n_2
    SLICE_X103Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.205 r  cell_0/multiplier/lock_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000     4.205    cell_0/multiplier/lock_reg[31]_i_66_n_2
    SLICE_X103Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.319 r  cell_0/multiplier/lock_reg[31]_i_64/CO[3]
                         net (fo=1, routed)           0.000     4.319    cell_0/multiplier/lock_reg[31]_i_64_n_2
    SLICE_X103Y54        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.541 f  cell_0/multiplier/lock_reg[31]_i_78/O[0]
                         net (fo=2, routed)           0.962     5.503    cell_0/multiplier/lock_reg[31]_i_78_n_9
    SLICE_X105Y54        LUT1 (Prop_lut1_I0_O)        0.299     5.802 r  cell_0/multiplier/lock[31]_i_82/O
                         net (fo=1, routed)           0.000     5.802    cell_0/multiplier/lock[31]_i_82_n_2
    SLICE_X105Y54        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.226 f  cell_0/multiplier/lock_reg[31]_i_32/O[1]
                         net (fo=2, routed)           1.036     7.262    cell_0/multiplier/lock_reg[31]_i_32_n_8
    SLICE_X103Y48        LUT1 (Prop_lut1_I0_O)        0.303     7.565 r  cell_0/multiplier/lock[31]_i_92/O
                         net (fo=1, routed)           0.000     7.565    cell_0/multiplier/lock[31]_i_92_n_2
    SLICE_X103Y48        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.989 f  cell_0/multiplier/lock_reg[31]_i_35/O[1]
                         net (fo=2, routed)           0.816     8.805    cell_0/multiplier/lock_reg[31]_i_35_n_8
    SLICE_X102Y48        LUT1 (Prop_lut1_I0_O)        0.303     9.108 r  cell_0/multiplier/lock[31]_i_85/O
                         net (fo=1, routed)           0.000     9.108    cell_0/multiplier/lock[31]_i_85_n_2
    SLICE_X102Y48        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     9.535 f  cell_0/multiplier/lock_reg[31]_i_33/O[1]
                         net (fo=2, routed)           0.756    10.291    cell_0/multiplier/lock_reg[31]_i_33_n_8
    SLICE_X101Y48        LUT1 (Prop_lut1_I0_O)        0.306    10.597 r  cell_0/multiplier/lock[31]_i_72/O
                         net (fo=1, routed)           0.000    10.597    cell_0/multiplier/lock[31]_i_72_n_2
    SLICE_X101Y48        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.021 r  cell_0/multiplier/lock_reg[31]_i_30/O[1]
                         net (fo=1, routed)           1.051    12.072    cell_0/multiplier/lock_reg[31]_i_30_n_8
    SLICE_X105Y53        LUT4 (Prop_lut4_I3_O)        0.303    12.375 r  cell_0/multiplier/lock[31]_i_10/O
                         net (fo=1, routed)           0.000    12.375    cell_0/multiplier/lock[31]_i_10_n_2
    SLICE_X105Y53        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    12.866 r  cell_0/multiplier/lock_reg[31]_i_3/CO[1]
                         net (fo=111, routed)         4.071    16.937    cell_0/multiplier/lock[31]_i_11_0[0]
    SLICE_X96Y37         LUT4 (Prop_lut4_I2_O)        0.329    17.266 r  cell_0/multiplier/lock[31]_i_143/O
                         net (fo=1, routed)           0.000    17.266    cell_0/multiplier/lock[31]_i_143_n_2
    SLICE_X96Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.779 r  cell_0/multiplier/lock_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000    17.779    cell_0/multiplier/lock_reg[31]_i_50_n_2
    SLICE_X96Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.896 r  cell_0/multiplier/lock_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.896    cell_0/multiplier/lock_reg[31]_i_15_n_2
    SLICE_X96Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.013 r  cell_0/multiplier/lock_reg[31]_i_5/CO[3]
                         net (fo=32, routed)          1.732    19.745    cell_0/multiplier/lock_next1
    SLICE_X100Y37        LUT5 (Prop_lut5_I4_O)        0.124    19.869 r  cell_0/multiplier/lock[18]_i_1/O
                         net (fo=1, routed)           0.000    19.869    cell_0/multiplier/lock_next[18]
    SLICE_X100Y37        FDRE                                         r  cell_0/multiplier/lock_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cell_1/multiplier_b_btint_b_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cell_1/multiplier/lock_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.819ns  (logic 8.104ns (40.889%)  route 11.715ns (59.111%))
  Logic Levels:           28  (CARRY4=20 FDRE=1 LUT1=4 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y49        FDRE                         0.000     0.000 r  cell_1/multiplier_b_btint_b_reg[7]/C
    SLICE_X100Y49        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cell_1/multiplier_b_btint_b_reg[7]/Q
                         net (fo=57, routed)          2.365     2.883    cell_1/multiplier/multiplier_b_btint_b[0]
    SLICE_X69Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     3.254 r  cell_1/multiplier/lock_reg[31]_i_153__0/O[0]
                         net (fo=2, routed)           0.738     3.992    cell_1/multiplier/lock_reg[31]_i_153__0_n_9
    SLICE_X68Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.682     4.674 r  cell_1/multiplier/lock_reg[31]_i_147__0/CO[3]
                         net (fo=1, routed)           0.000     4.674    cell_1/multiplier/lock_reg[31]_i_147__0_n_2
    SLICE_X68Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.788 r  cell_1/multiplier/lock_reg[31]_i_145__0/CO[3]
                         net (fo=1, routed)           0.000     4.788    cell_1/multiplier/lock_reg[31]_i_145__0_n_2
    SLICE_X68Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.902 r  cell_1/multiplier/lock_reg[31]_i_68__0/CO[3]
                         net (fo=1, routed)           0.000     4.902    cell_1/multiplier/lock_reg[31]_i_68__0_n_2
    SLICE_X68Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.016 r  cell_1/multiplier/lock_reg[31]_i_66__0/CO[3]
                         net (fo=1, routed)           0.000     5.016    cell_1/multiplier/lock_reg[31]_i_66__0_n_2
    SLICE_X68Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.130 r  cell_1/multiplier/lock_reg[31]_i_64__0/CO[3]
                         net (fo=1, routed)           0.000     5.130    cell_1/multiplier/lock_reg[31]_i_64__0_n_2
    SLICE_X68Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.352 f  cell_1/multiplier/lock_reg[31]_i_78__0/O[0]
                         net (fo=2, routed)           0.820     6.172    cell_1/multiplier/lock_reg[31]_i_78__0_n_9
    SLICE_X67Y48         LUT1 (Prop_lut1_I0_O)        0.299     6.471 r  cell_1/multiplier/lock[31]_i_82__0/O
                         net (fo=1, routed)           0.000     6.471    cell_1/multiplier/lock[31]_i_82__0_n_2
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.895 f  cell_1/multiplier/lock_reg[31]_i_32__0/O[1]
                         net (fo=2, routed)           0.816     7.711    cell_1/multiplier/lock_reg[31]_i_32__0_n_8
    SLICE_X66Y48         LUT1 (Prop_lut1_I0_O)        0.303     8.014 r  cell_1/multiplier/lock[31]_i_92__0/O
                         net (fo=1, routed)           0.000     8.014    cell_1/multiplier/lock[31]_i_92__0_n_2
    SLICE_X66Y48         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     8.558 f  cell_1/multiplier/lock_reg[31]_i_35__0/O[2]
                         net (fo=2, routed)           0.680     9.238    cell_1/multiplier/lock_reg[31]_i_35__0_n_7
    SLICE_X66Y49         LUT1 (Prop_lut1_I0_O)        0.301     9.539 r  cell_1/multiplier/lock[31]_i_84__0/O
                         net (fo=1, routed)           0.000     9.539    cell_1/multiplier/lock[31]_i_84__0_n_2
    SLICE_X66Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.117 f  cell_1/multiplier/lock_reg[31]_i_33__0/O[2]
                         net (fo=1, routed)           0.793    10.909    cell_1/multiplier/lock_reg[31]_i_33__0_n_7
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.301    11.210 r  cell_1/multiplier/lock[31]_i_71__0/O
                         net (fo=1, routed)           0.000    11.210    cell_1/multiplier/lock[31]_i_71__0_n_2
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.437 r  cell_1/multiplier/lock_reg[31]_i_30__0/O[1]
                         net (fo=1, routed)           0.963    12.401    cell_1/multiplier/lock_reg[31]_i_30__0_n_8
    SLICE_X69Y46         LUT4 (Prop_lut4_I3_O)        0.303    12.704 r  cell_1/multiplier/lock[31]_i_10__0/O
                         net (fo=1, routed)           0.000    12.704    cell_1/multiplier/lock[31]_i_10__0_n_2
    SLICE_X69Y46         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    13.195 r  cell_1/multiplier/lock_reg[31]_i_3__0/CO[1]
                         net (fo=111, routed)         3.674    16.868    cell_1/multiplier/lock[31]_i_11__0_0[0]
    SLICE_X89Y38         LUT3 (Prop_lut3_I1_O)        0.329    17.197 r  cell_1/multiplier/lock[4]_i_6__0/O
                         net (fo=1, routed)           0.000    17.197    cell_1/multiplier/lock[4]_i_6__0_n_2
    SLICE_X89Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.747 r  cell_1/multiplier/lock_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    17.747    cell_1/multiplier/lock_reg[4]_i_2__0_n_2
    SLICE_X89Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.861 r  cell_1/multiplier/lock_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    17.861    cell_1/multiplier/lock_reg[8]_i_2__0_n_2
    SLICE_X89Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.975 r  cell_1/multiplier/lock_reg[12]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    17.975    cell_1/multiplier/lock_reg[12]_i_2__0_n_2
    SLICE_X89Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.089 r  cell_1/multiplier/lock_reg[16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    18.089    cell_1/multiplier/lock_reg[16]_i_2__0_n_2
    SLICE_X89Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.203 r  cell_1/multiplier/lock_reg[20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    18.203    cell_1/multiplier/lock_reg[20]_i_2__0_n_2
    SLICE_X89Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.317 r  cell_1/multiplier/lock_reg[24]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    18.317    cell_1/multiplier/lock_reg[24]_i_2__0_n_2
    SLICE_X89Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.431 r  cell_1/multiplier/lock_reg[28]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    18.431    cell_1/multiplier/lock_reg[28]_i_2__0_n_2
    SLICE_X89Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.653 r  cell_1/multiplier/lock_reg[31]_i_2__0/O[0]
                         net (fo=1, routed)           0.867    19.520    cell_1/multiplier/lock_next0[29]
    SLICE_X88Y45         LUT5 (Prop_lut5_I0_O)        0.299    19.819 r  cell_1/multiplier/lock[29]_i_1__0/O
                         net (fo=1, routed)           0.000    19.819    cell_1/multiplier/lock_next[29]
    SLICE_X88Y45         FDRE                                         r  cell_1/multiplier/lock_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cell_0/multiplier_b_btint_b_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cell_0/multiplier/lock_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.737ns  (logic 7.092ns (35.933%)  route 12.645ns (64.067%))
  Logic Levels:           23  (CARRY4=15 FDRE=1 LUT1=4 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y47        FDRE                         0.000     0.000 r  cell_0/multiplier_b_btint_b_reg[7]/C
    SLICE_X103Y47        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cell_0/multiplier_b_btint_b_reg[7]/Q
                         net (fo=57, routed)          1.474     1.930    cell_0/multiplier/multiplier_b_btint_b[0]
    SLICE_X104Y53        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     2.306 r  cell_0/multiplier/lock_reg[31]_i_153/O[0]
                         net (fo=2, routed)           0.879     3.185    cell_0/multiplier/lock_reg[31]_i_153_n_9
    SLICE_X103Y49        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.678     3.863 r  cell_0/multiplier/lock_reg[31]_i_147/CO[3]
                         net (fo=1, routed)           0.001     3.863    cell_0/multiplier/lock_reg[31]_i_147_n_2
    SLICE_X103Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.977 r  cell_0/multiplier/lock_reg[31]_i_145/CO[3]
                         net (fo=1, routed)           0.000     3.977    cell_0/multiplier/lock_reg[31]_i_145_n_2
    SLICE_X103Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.091 r  cell_0/multiplier/lock_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000     4.091    cell_0/multiplier/lock_reg[31]_i_68_n_2
    SLICE_X103Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.205 r  cell_0/multiplier/lock_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000     4.205    cell_0/multiplier/lock_reg[31]_i_66_n_2
    SLICE_X103Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.319 r  cell_0/multiplier/lock_reg[31]_i_64/CO[3]
                         net (fo=1, routed)           0.000     4.319    cell_0/multiplier/lock_reg[31]_i_64_n_2
    SLICE_X103Y54        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.541 f  cell_0/multiplier/lock_reg[31]_i_78/O[0]
                         net (fo=2, routed)           0.962     5.503    cell_0/multiplier/lock_reg[31]_i_78_n_9
    SLICE_X105Y54        LUT1 (Prop_lut1_I0_O)        0.299     5.802 r  cell_0/multiplier/lock[31]_i_82/O
                         net (fo=1, routed)           0.000     5.802    cell_0/multiplier/lock[31]_i_82_n_2
    SLICE_X105Y54        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.226 f  cell_0/multiplier/lock_reg[31]_i_32/O[1]
                         net (fo=2, routed)           1.036     7.262    cell_0/multiplier/lock_reg[31]_i_32_n_8
    SLICE_X103Y48        LUT1 (Prop_lut1_I0_O)        0.303     7.565 r  cell_0/multiplier/lock[31]_i_92/O
                         net (fo=1, routed)           0.000     7.565    cell_0/multiplier/lock[31]_i_92_n_2
    SLICE_X103Y48        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.989 f  cell_0/multiplier/lock_reg[31]_i_35/O[1]
                         net (fo=2, routed)           0.816     8.805    cell_0/multiplier/lock_reg[31]_i_35_n_8
    SLICE_X102Y48        LUT1 (Prop_lut1_I0_O)        0.303     9.108 r  cell_0/multiplier/lock[31]_i_85/O
                         net (fo=1, routed)           0.000     9.108    cell_0/multiplier/lock[31]_i_85_n_2
    SLICE_X102Y48        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     9.535 f  cell_0/multiplier/lock_reg[31]_i_33/O[1]
                         net (fo=2, routed)           0.756    10.291    cell_0/multiplier/lock_reg[31]_i_33_n_8
    SLICE_X101Y48        LUT1 (Prop_lut1_I0_O)        0.306    10.597 r  cell_0/multiplier/lock[31]_i_72/O
                         net (fo=1, routed)           0.000    10.597    cell_0/multiplier/lock[31]_i_72_n_2
    SLICE_X101Y48        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.021 r  cell_0/multiplier/lock_reg[31]_i_30/O[1]
                         net (fo=1, routed)           1.051    12.072    cell_0/multiplier/lock_reg[31]_i_30_n_8
    SLICE_X105Y53        LUT4 (Prop_lut4_I3_O)        0.303    12.375 r  cell_0/multiplier/lock[31]_i_10/O
                         net (fo=1, routed)           0.000    12.375    cell_0/multiplier/lock[31]_i_10_n_2
    SLICE_X105Y53        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    12.866 r  cell_0/multiplier/lock_reg[31]_i_3/CO[1]
                         net (fo=111, routed)         4.071    16.937    cell_0/multiplier/lock[31]_i_11_0[0]
    SLICE_X96Y37         LUT4 (Prop_lut4_I2_O)        0.329    17.266 r  cell_0/multiplier/lock[31]_i_143/O
                         net (fo=1, routed)           0.000    17.266    cell_0/multiplier/lock[31]_i_143_n_2
    SLICE_X96Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.779 r  cell_0/multiplier/lock_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000    17.779    cell_0/multiplier/lock_reg[31]_i_50_n_2
    SLICE_X96Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.896 r  cell_0/multiplier/lock_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.896    cell_0/multiplier/lock_reg[31]_i_15_n_2
    SLICE_X96Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.013 r  cell_0/multiplier/lock_reg[31]_i_5/CO[3]
                         net (fo=32, routed)          1.600    19.613    cell_0/multiplier/lock_next1
    SLICE_X99Y37         LUT5 (Prop_lut5_I4_O)        0.124    19.737 r  cell_0/multiplier/lock[16]_i_1/O
                         net (fo=1, routed)           0.000    19.737    cell_0/multiplier/lock_next[16]
    SLICE_X99Y37         FDRE                                         r  cell_0/multiplier/lock_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cell_0/multiplier_b_btint_b_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cell_0/multiplier/lock_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.734ns  (logic 7.092ns (35.939%)  route 12.642ns (64.061%))
  Logic Levels:           23  (CARRY4=15 FDRE=1 LUT1=4 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y47        FDRE                         0.000     0.000 r  cell_0/multiplier_b_btint_b_reg[7]/C
    SLICE_X103Y47        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cell_0/multiplier_b_btint_b_reg[7]/Q
                         net (fo=57, routed)          1.474     1.930    cell_0/multiplier/multiplier_b_btint_b[0]
    SLICE_X104Y53        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     2.306 r  cell_0/multiplier/lock_reg[31]_i_153/O[0]
                         net (fo=2, routed)           0.879     3.185    cell_0/multiplier/lock_reg[31]_i_153_n_9
    SLICE_X103Y49        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.678     3.863 r  cell_0/multiplier/lock_reg[31]_i_147/CO[3]
                         net (fo=1, routed)           0.001     3.863    cell_0/multiplier/lock_reg[31]_i_147_n_2
    SLICE_X103Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.977 r  cell_0/multiplier/lock_reg[31]_i_145/CO[3]
                         net (fo=1, routed)           0.000     3.977    cell_0/multiplier/lock_reg[31]_i_145_n_2
    SLICE_X103Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.091 r  cell_0/multiplier/lock_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000     4.091    cell_0/multiplier/lock_reg[31]_i_68_n_2
    SLICE_X103Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.205 r  cell_0/multiplier/lock_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000     4.205    cell_0/multiplier/lock_reg[31]_i_66_n_2
    SLICE_X103Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.319 r  cell_0/multiplier/lock_reg[31]_i_64/CO[3]
                         net (fo=1, routed)           0.000     4.319    cell_0/multiplier/lock_reg[31]_i_64_n_2
    SLICE_X103Y54        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.541 f  cell_0/multiplier/lock_reg[31]_i_78/O[0]
                         net (fo=2, routed)           0.962     5.503    cell_0/multiplier/lock_reg[31]_i_78_n_9
    SLICE_X105Y54        LUT1 (Prop_lut1_I0_O)        0.299     5.802 r  cell_0/multiplier/lock[31]_i_82/O
                         net (fo=1, routed)           0.000     5.802    cell_0/multiplier/lock[31]_i_82_n_2
    SLICE_X105Y54        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.226 f  cell_0/multiplier/lock_reg[31]_i_32/O[1]
                         net (fo=2, routed)           1.036     7.262    cell_0/multiplier/lock_reg[31]_i_32_n_8
    SLICE_X103Y48        LUT1 (Prop_lut1_I0_O)        0.303     7.565 r  cell_0/multiplier/lock[31]_i_92/O
                         net (fo=1, routed)           0.000     7.565    cell_0/multiplier/lock[31]_i_92_n_2
    SLICE_X103Y48        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.989 f  cell_0/multiplier/lock_reg[31]_i_35/O[1]
                         net (fo=2, routed)           0.816     8.805    cell_0/multiplier/lock_reg[31]_i_35_n_8
    SLICE_X102Y48        LUT1 (Prop_lut1_I0_O)        0.303     9.108 r  cell_0/multiplier/lock[31]_i_85/O
                         net (fo=1, routed)           0.000     9.108    cell_0/multiplier/lock[31]_i_85_n_2
    SLICE_X102Y48        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     9.535 f  cell_0/multiplier/lock_reg[31]_i_33/O[1]
                         net (fo=2, routed)           0.756    10.291    cell_0/multiplier/lock_reg[31]_i_33_n_8
    SLICE_X101Y48        LUT1 (Prop_lut1_I0_O)        0.306    10.597 r  cell_0/multiplier/lock[31]_i_72/O
                         net (fo=1, routed)           0.000    10.597    cell_0/multiplier/lock[31]_i_72_n_2
    SLICE_X101Y48        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.021 r  cell_0/multiplier/lock_reg[31]_i_30/O[1]
                         net (fo=1, routed)           1.051    12.072    cell_0/multiplier/lock_reg[31]_i_30_n_8
    SLICE_X105Y53        LUT4 (Prop_lut4_I3_O)        0.303    12.375 r  cell_0/multiplier/lock[31]_i_10/O
                         net (fo=1, routed)           0.000    12.375    cell_0/multiplier/lock[31]_i_10_n_2
    SLICE_X105Y53        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    12.866 r  cell_0/multiplier/lock_reg[31]_i_3/CO[1]
                         net (fo=111, routed)         4.071    16.937    cell_0/multiplier/lock[31]_i_11_0[0]
    SLICE_X96Y37         LUT4 (Prop_lut4_I2_O)        0.329    17.266 r  cell_0/multiplier/lock[31]_i_143/O
                         net (fo=1, routed)           0.000    17.266    cell_0/multiplier/lock[31]_i_143_n_2
    SLICE_X96Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.779 r  cell_0/multiplier/lock_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000    17.779    cell_0/multiplier/lock_reg[31]_i_50_n_2
    SLICE_X96Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.896 r  cell_0/multiplier/lock_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.896    cell_0/multiplier/lock_reg[31]_i_15_n_2
    SLICE_X96Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.013 r  cell_0/multiplier/lock_reg[31]_i_5/CO[3]
                         net (fo=32, routed)          1.597    19.610    cell_0/multiplier/lock_next1
    SLICE_X99Y37         LUT5 (Prop_lut5_I4_O)        0.124    19.734 r  cell_0/multiplier/lock[15]_i_1/O
                         net (fo=1, routed)           0.000    19.734    cell_0/multiplier/lock_next[15]
    SLICE_X99Y37         FDRE                                         r  cell_0/multiplier/lock_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cell_0/multiplier_b_btint_b_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cell_0/multiplier/lock_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.734ns  (logic 7.092ns (35.939%)  route 12.642ns (64.061%))
  Logic Levels:           23  (CARRY4=15 FDRE=1 LUT1=4 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y47        FDRE                         0.000     0.000 r  cell_0/multiplier_b_btint_b_reg[7]/C
    SLICE_X103Y47        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cell_0/multiplier_b_btint_b_reg[7]/Q
                         net (fo=57, routed)          1.474     1.930    cell_0/multiplier/multiplier_b_btint_b[0]
    SLICE_X104Y53        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     2.306 r  cell_0/multiplier/lock_reg[31]_i_153/O[0]
                         net (fo=2, routed)           0.879     3.185    cell_0/multiplier/lock_reg[31]_i_153_n_9
    SLICE_X103Y49        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.678     3.863 r  cell_0/multiplier/lock_reg[31]_i_147/CO[3]
                         net (fo=1, routed)           0.001     3.863    cell_0/multiplier/lock_reg[31]_i_147_n_2
    SLICE_X103Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.977 r  cell_0/multiplier/lock_reg[31]_i_145/CO[3]
                         net (fo=1, routed)           0.000     3.977    cell_0/multiplier/lock_reg[31]_i_145_n_2
    SLICE_X103Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.091 r  cell_0/multiplier/lock_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000     4.091    cell_0/multiplier/lock_reg[31]_i_68_n_2
    SLICE_X103Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.205 r  cell_0/multiplier/lock_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000     4.205    cell_0/multiplier/lock_reg[31]_i_66_n_2
    SLICE_X103Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.319 r  cell_0/multiplier/lock_reg[31]_i_64/CO[3]
                         net (fo=1, routed)           0.000     4.319    cell_0/multiplier/lock_reg[31]_i_64_n_2
    SLICE_X103Y54        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.541 f  cell_0/multiplier/lock_reg[31]_i_78/O[0]
                         net (fo=2, routed)           0.962     5.503    cell_0/multiplier/lock_reg[31]_i_78_n_9
    SLICE_X105Y54        LUT1 (Prop_lut1_I0_O)        0.299     5.802 r  cell_0/multiplier/lock[31]_i_82/O
                         net (fo=1, routed)           0.000     5.802    cell_0/multiplier/lock[31]_i_82_n_2
    SLICE_X105Y54        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.226 f  cell_0/multiplier/lock_reg[31]_i_32/O[1]
                         net (fo=2, routed)           1.036     7.262    cell_0/multiplier/lock_reg[31]_i_32_n_8
    SLICE_X103Y48        LUT1 (Prop_lut1_I0_O)        0.303     7.565 r  cell_0/multiplier/lock[31]_i_92/O
                         net (fo=1, routed)           0.000     7.565    cell_0/multiplier/lock[31]_i_92_n_2
    SLICE_X103Y48        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.989 f  cell_0/multiplier/lock_reg[31]_i_35/O[1]
                         net (fo=2, routed)           0.816     8.805    cell_0/multiplier/lock_reg[31]_i_35_n_8
    SLICE_X102Y48        LUT1 (Prop_lut1_I0_O)        0.303     9.108 r  cell_0/multiplier/lock[31]_i_85/O
                         net (fo=1, routed)           0.000     9.108    cell_0/multiplier/lock[31]_i_85_n_2
    SLICE_X102Y48        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     9.535 f  cell_0/multiplier/lock_reg[31]_i_33/O[1]
                         net (fo=2, routed)           0.756    10.291    cell_0/multiplier/lock_reg[31]_i_33_n_8
    SLICE_X101Y48        LUT1 (Prop_lut1_I0_O)        0.306    10.597 r  cell_0/multiplier/lock[31]_i_72/O
                         net (fo=1, routed)           0.000    10.597    cell_0/multiplier/lock[31]_i_72_n_2
    SLICE_X101Y48        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.021 r  cell_0/multiplier/lock_reg[31]_i_30/O[1]
                         net (fo=1, routed)           1.051    12.072    cell_0/multiplier/lock_reg[31]_i_30_n_8
    SLICE_X105Y53        LUT4 (Prop_lut4_I3_O)        0.303    12.375 r  cell_0/multiplier/lock[31]_i_10/O
                         net (fo=1, routed)           0.000    12.375    cell_0/multiplier/lock[31]_i_10_n_2
    SLICE_X105Y53        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    12.866 r  cell_0/multiplier/lock_reg[31]_i_3/CO[1]
                         net (fo=111, routed)         4.071    16.937    cell_0/multiplier/lock[31]_i_11_0[0]
    SLICE_X96Y37         LUT4 (Prop_lut4_I2_O)        0.329    17.266 r  cell_0/multiplier/lock[31]_i_143/O
                         net (fo=1, routed)           0.000    17.266    cell_0/multiplier/lock[31]_i_143_n_2
    SLICE_X96Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.779 r  cell_0/multiplier/lock_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000    17.779    cell_0/multiplier/lock_reg[31]_i_50_n_2
    SLICE_X96Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.896 r  cell_0/multiplier/lock_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.896    cell_0/multiplier/lock_reg[31]_i_15_n_2
    SLICE_X96Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.013 r  cell_0/multiplier/lock_reg[31]_i_5/CO[3]
                         net (fo=32, routed)          1.597    19.610    cell_0/multiplier/lock_next1
    SLICE_X99Y35         LUT5 (Prop_lut5_I4_O)        0.124    19.734 r  cell_0/multiplier/lock[7]_i_1/O
                         net (fo=1, routed)           0.000    19.734    cell_0/multiplier/lock_next[7]
    SLICE_X99Y35         FDRE                                         r  cell_0/multiplier/lock_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cell_0/multiplier_b_btint_b_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cell_0/multiplier/lock_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.724ns  (logic 7.092ns (35.957%)  route 12.632ns (64.043%))
  Logic Levels:           23  (CARRY4=15 FDRE=1 LUT1=4 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y47        FDRE                         0.000     0.000 r  cell_0/multiplier_b_btint_b_reg[7]/C
    SLICE_X103Y47        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cell_0/multiplier_b_btint_b_reg[7]/Q
                         net (fo=57, routed)          1.474     1.930    cell_0/multiplier/multiplier_b_btint_b[0]
    SLICE_X104Y53        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     2.306 r  cell_0/multiplier/lock_reg[31]_i_153/O[0]
                         net (fo=2, routed)           0.879     3.185    cell_0/multiplier/lock_reg[31]_i_153_n_9
    SLICE_X103Y49        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.678     3.863 r  cell_0/multiplier/lock_reg[31]_i_147/CO[3]
                         net (fo=1, routed)           0.001     3.863    cell_0/multiplier/lock_reg[31]_i_147_n_2
    SLICE_X103Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.977 r  cell_0/multiplier/lock_reg[31]_i_145/CO[3]
                         net (fo=1, routed)           0.000     3.977    cell_0/multiplier/lock_reg[31]_i_145_n_2
    SLICE_X103Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.091 r  cell_0/multiplier/lock_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000     4.091    cell_0/multiplier/lock_reg[31]_i_68_n_2
    SLICE_X103Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.205 r  cell_0/multiplier/lock_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000     4.205    cell_0/multiplier/lock_reg[31]_i_66_n_2
    SLICE_X103Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.319 r  cell_0/multiplier/lock_reg[31]_i_64/CO[3]
                         net (fo=1, routed)           0.000     4.319    cell_0/multiplier/lock_reg[31]_i_64_n_2
    SLICE_X103Y54        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.541 f  cell_0/multiplier/lock_reg[31]_i_78/O[0]
                         net (fo=2, routed)           0.962     5.503    cell_0/multiplier/lock_reg[31]_i_78_n_9
    SLICE_X105Y54        LUT1 (Prop_lut1_I0_O)        0.299     5.802 r  cell_0/multiplier/lock[31]_i_82/O
                         net (fo=1, routed)           0.000     5.802    cell_0/multiplier/lock[31]_i_82_n_2
    SLICE_X105Y54        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.226 f  cell_0/multiplier/lock_reg[31]_i_32/O[1]
                         net (fo=2, routed)           1.036     7.262    cell_0/multiplier/lock_reg[31]_i_32_n_8
    SLICE_X103Y48        LUT1 (Prop_lut1_I0_O)        0.303     7.565 r  cell_0/multiplier/lock[31]_i_92/O
                         net (fo=1, routed)           0.000     7.565    cell_0/multiplier/lock[31]_i_92_n_2
    SLICE_X103Y48        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.989 f  cell_0/multiplier/lock_reg[31]_i_35/O[1]
                         net (fo=2, routed)           0.816     8.805    cell_0/multiplier/lock_reg[31]_i_35_n_8
    SLICE_X102Y48        LUT1 (Prop_lut1_I0_O)        0.303     9.108 r  cell_0/multiplier/lock[31]_i_85/O
                         net (fo=1, routed)           0.000     9.108    cell_0/multiplier/lock[31]_i_85_n_2
    SLICE_X102Y48        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     9.535 f  cell_0/multiplier/lock_reg[31]_i_33/O[1]
                         net (fo=2, routed)           0.756    10.291    cell_0/multiplier/lock_reg[31]_i_33_n_8
    SLICE_X101Y48        LUT1 (Prop_lut1_I0_O)        0.306    10.597 r  cell_0/multiplier/lock[31]_i_72/O
                         net (fo=1, routed)           0.000    10.597    cell_0/multiplier/lock[31]_i_72_n_2
    SLICE_X101Y48        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.021 r  cell_0/multiplier/lock_reg[31]_i_30/O[1]
                         net (fo=1, routed)           1.051    12.072    cell_0/multiplier/lock_reg[31]_i_30_n_8
    SLICE_X105Y53        LUT4 (Prop_lut4_I3_O)        0.303    12.375 r  cell_0/multiplier/lock[31]_i_10/O
                         net (fo=1, routed)           0.000    12.375    cell_0/multiplier/lock[31]_i_10_n_2
    SLICE_X105Y53        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    12.866 r  cell_0/multiplier/lock_reg[31]_i_3/CO[1]
                         net (fo=111, routed)         4.071    16.937    cell_0/multiplier/lock[31]_i_11_0[0]
    SLICE_X96Y37         LUT4 (Prop_lut4_I2_O)        0.329    17.266 r  cell_0/multiplier/lock[31]_i_143/O
                         net (fo=1, routed)           0.000    17.266    cell_0/multiplier/lock[31]_i_143_n_2
    SLICE_X96Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.779 r  cell_0/multiplier/lock_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000    17.779    cell_0/multiplier/lock_reg[31]_i_50_n_2
    SLICE_X96Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.896 r  cell_0/multiplier/lock_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.896    cell_0/multiplier/lock_reg[31]_i_15_n_2
    SLICE_X96Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.013 r  cell_0/multiplier/lock_reg[31]_i_5/CO[3]
                         net (fo=32, routed)          1.587    19.600    cell_0/multiplier/lock_next1
    SLICE_X100Y37        LUT5 (Prop_lut5_I4_O)        0.124    19.724 r  cell_0/multiplier/lock[20]_i_1/O
                         net (fo=1, routed)           0.000    19.724    cell_0/multiplier/lock_next[20]
    SLICE_X100Y37        FDRE                                         r  cell_0/multiplier/lock_reg[20]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cell_1/state_btint_b_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cell_1/multiplier_a_btint_b_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y46        FDRE                         0.000     0.000 r  cell_1/state_btint_b_reg[7]/C
    SLICE_X101Y46        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cell_1/state_btint_b_reg[7]/Q
                         net (fo=1, routed)           0.087     0.228    cell_1/state_btint_b_reg_n_2_[7]
    SLICE_X100Y46        FDRE                                         r  cell_1/multiplier_a_btint_b_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cell_0/multiplier/shift_register/shift_register_state_btint_b_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            cell_0/multiplier/shift_register/shift_register_state_btint_b_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.520%)  route 0.120ns (48.480%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y44        FDSE                         0.000     0.000 r  cell_0/multiplier/shift_register/shift_register_state_btint_b_reg[5]/C
    SLICE_X103Y44        FDSE (Prop_fdse_C_Q)         0.128     0.128 r  cell_0/multiplier/shift_register/shift_register_state_btint_b_reg[5]/Q
                         net (fo=1, routed)           0.120     0.248    cell_0/multiplier/shift_register/shift_register_state_btint_b[5]
    SLICE_X104Y44        FDSE                                         r  cell_0/multiplier/shift_register/shift_register_state_btint_b_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrix_vector_control/matrix_vector_control_c_in_btint_b_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            cell_3/adder_subtractor_b_btint_b_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y48        FDSE                         0.000     0.000 r  matrix_vector_control/matrix_vector_control_c_in_btint_b_reg[0]/C
    SLICE_X103Y48        FDSE (Prop_fdse_C_Q)         0.141     0.141 r  matrix_vector_control/matrix_vector_control_c_in_btint_b_reg[0]/Q
                         net (fo=1, routed)           0.112     0.253    cell_3/Q[0]
    SLICE_X103Y47        FDRE                                         r  cell_3/adder_subtractor_b_btint_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cell_0/multiplier/shift_register/shift_register_state_btint_b_reg[7]/C
                            (rising edge-triggered cell FDSE)
  Destination:            cell_0/multiplier/shift_register/shift_register_state_btint_b_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y44        FDSE                         0.000     0.000 r  cell_0/multiplier/shift_register/shift_register_state_btint_b_reg[7]/C
    SLICE_X103Y44        FDSE (Prop_fdse_C_Q)         0.141     0.141 r  cell_0/multiplier/shift_register/shift_register_state_btint_b_reg[7]/Q
                         net (fo=1, routed)           0.116     0.257    cell_0/multiplier/shift_register/shift_register_state_btint_b[7]
    SLICE_X103Y44        FDSE                                         r  cell_0/multiplier/shift_register/shift_register_state_btint_b_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cell_0/cell_c_out_btint_b_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            matrix_vector_control/matrix_vector_control_c_in_btint_b_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y46        FDSE                         0.000     0.000 r  cell_0/cell_c_out_btint_b_reg[0]/C
    SLICE_X105Y46        FDSE (Prop_fdse_C_Q)         0.141     0.141 r  cell_0/cell_c_out_btint_b_reg[0]/Q
                         net (fo=1, routed)           0.116     0.257    matrix_vector_control/cell_c_out_btint_b[3]
    SLICE_X104Y46        FDSE                                         r  matrix_vector_control/matrix_vector_control_c_in_btint_b_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cell_3/multiplier/shift_register/shift_register_output_btint_a_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cell_3/multiplier/shift_register/shift_register_output_btint_b_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.186ns (71.509%)  route 0.074ns (28.491%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y30        FDRE                         0.000     0.000 r  cell_3/multiplier/shift_register/shift_register_output_btint_a_reg[5]/C
    SLICE_X105Y30        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cell_3/multiplier/shift_register/shift_register_output_btint_a_reg[5]/Q
                         net (fo=4, routed)           0.074     0.215    cell_3/multiplier/shift_register/Q[5]
    SLICE_X104Y30        LUT6 (Prop_lut6_I2_O)        0.045     0.260 r  cell_3/multiplier/shift_register/shift_register_output_btint_b[5]_i_1__2/O
                         net (fo=1, routed)           0.000     0.260    cell_3/multiplier/shift_register/adder_subtractor_sum_btint_b[6]
    SLICE_X104Y30        FDSE                                         r  cell_3/multiplier/shift_register/shift_register_output_btint_b_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cell_0/multiplier/shift_register/shift_register_state_btint_b_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            cell_0/multiplier/shift_register/shift_register_state_btint_b_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.148ns (56.059%)  route 0.116ns (43.941%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y44        FDSE                         0.000     0.000 r  cell_0/multiplier/shift_register/shift_register_state_btint_b_reg[2]/C
    SLICE_X104Y44        FDSE (Prop_fdse_C_Q)         0.148     0.148 r  cell_0/multiplier/shift_register/shift_register_state_btint_b_reg[2]/Q
                         net (fo=1, routed)           0.116     0.264    cell_0/multiplier/shift_register/shift_register_state_btint_b[2]
    SLICE_X104Y44        FDSE                                         r  cell_0/multiplier/shift_register/shift_register_state_btint_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cell_0/multiplier/shift_register/shift_register_state_btint_b_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            cell_0/multiplier/shift_register/shift_register_state_btint_b_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y44        FDSE                         0.000     0.000 r  cell_0/multiplier/shift_register/shift_register_state_btint_b_reg[1]/C
    SLICE_X104Y44        FDSE (Prop_fdse_C_Q)         0.148     0.148 r  cell_0/multiplier/shift_register/shift_register_state_btint_b_reg[1]/Q
                         net (fo=1, routed)           0.119     0.267    cell_0/multiplier/shift_register/shift_register_state_btint_b[1]
    SLICE_X105Y44        FDSE                                         r  cell_0/multiplier/shift_register/shift_register_state_btint_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cell_0/multiplier/shift_register/shift_register_output_btint_b_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            cell_0/multiplier/shift_register/shift_register_output_btint_b_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.186ns (68.530%)  route 0.085ns (31.470%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y43        FDSE                         0.000     0.000 r  cell_0/multiplier/shift_register/shift_register_output_btint_b_reg[5]/C
    SLICE_X105Y43        FDSE (Prop_fdse_C_Q)         0.141     0.141 r  cell_0/multiplier/shift_register/shift_register_output_btint_b_reg[5]/Q
                         net (fo=4, routed)           0.085     0.226    cell_0/multiplier/shift_register/shift_register_output_btint_b_reg[7]_0[5]
    SLICE_X104Y43        LUT6 (Prop_lut6_I4_O)        0.045     0.271 r  cell_0/multiplier/shift_register/shift_register_output_btint_b[4]_i_1/O
                         net (fo=1, routed)           0.000     0.271    cell_0/multiplier/shift_register/adder_subtractor_sum_btint_b[5]
    SLICE_X104Y43        FDSE                                         r  cell_0/multiplier/shift_register/shift_register_output_btint_b_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cell_2/multiplier/shift_register/shift_register_output_btint_b_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            cell_2/multiplier/shift_register/shift_register_output_btint_b_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.186ns (68.530%)  route 0.085ns (31.470%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y55        FDSE                         0.000     0.000 r  cell_2/multiplier/shift_register/shift_register_output_btint_b_reg[5]/C
    SLICE_X101Y55        FDSE (Prop_fdse_C_Q)         0.141     0.141 r  cell_2/multiplier/shift_register/shift_register_output_btint_b_reg[5]/Q
                         net (fo=4, routed)           0.085     0.226    cell_2/multiplier/shift_register/shift_register_output_btint_b_reg[7]_0[5]
    SLICE_X100Y55        LUT6 (Prop_lut6_I4_O)        0.045     0.271 r  cell_2/multiplier/shift_register/shift_register_output_btint_b[4]_i_1__1/O
                         net (fo=1, routed)           0.000     0.271    cell_2/multiplier/shift_register/adder_subtractor_sum_btint_b[5]
    SLICE_X100Y55        FDSE                                         r  cell_2/multiplier/shift_register/shift_register_output_btint_b_reg[4]/D
  -------------------------------------------------------------------    -------------------





