void F_1 ( T_1 V_1 , void * V_2 )\r\n{\r\nif ( V_1 != V_3 )\r\n{\r\nreturn;\r\n}\r\nif ( NULL == V_2 )\r\n{\r\nreturn;\r\n}\r\nswitch ( * ( ( V_4 * ) V_2 ) )\r\n{\r\ncase V_5 :\r\n{\r\nT_2 * V_6 = ( T_2 * ) V_2 ;\r\nF_2 ( V_6 -> V_7 ) ;\r\nV_6 -> V_7 = NULL ;\r\nF_2 ( V_6 -> V_8 ) ;\r\nV_6 -> V_8 = NULL ;\r\nF_2 ( V_6 -> V_9 ) ;\r\nV_6 -> V_9 = NULL ;\r\nbreak;\r\n}\r\ncase V_10 :\r\n{\r\nT_3 * V_6 = ( T_3 * ) V_2 ;\r\nF_2 ( V_6 -> V_11 ) ;\r\nV_6 -> V_11 = NULL ;\r\nbreak;\r\n}\r\ncase V_12 :\r\n{\r\nT_4 * V_6 = ( T_4 * ) V_2 ;\r\nF_2 ( V_6 -> V_13 ) ;\r\nV_6 -> V_13 = NULL ;\r\nbreak;\r\n}\r\ncase V_14 :\r\n{\r\nT_5 * V_6 = ( T_5 * ) V_2 ;\r\nF_2 ( V_6 -> V_13 ) ;\r\nV_6 -> V_13 = NULL ;\r\nbreak;\r\n}\r\ncase V_15 :\r\n{\r\nT_6 * V_6 = ( T_6 * ) V_2 ;\r\nF_2 ( V_6 -> V_16 ) ;\r\nV_6 -> V_16 = NULL ;\r\nbreak;\r\n}\r\ncase V_17 :\r\n{\r\nT_7 * V_6 = ( T_7 * ) V_2 ;\r\nF_2 ( V_6 -> V_18 . V_19 ) ;\r\nV_6 -> V_18 . V_19 = NULL ;\r\nbreak;\r\n}\r\ncase V_20 :\r\n{\r\nT_8 * V_6 = ( T_8 * ) V_2 ;\r\nF_2 ( V_6 -> signal ) ;\r\nV_6 -> signal = NULL ;\r\nF_2 ( V_6 -> V_16 ) ;\r\nV_6 -> V_16 = NULL ;\r\nbreak;\r\n}\r\ncase V_21 :\r\n{\r\nT_9 * V_6 = ( T_9 * ) V_2 ;\r\nF_2 ( V_6 -> V_16 ) ;\r\nV_6 -> V_16 = NULL ;\r\nbreak;\r\n}\r\ndefault:\r\nbreak;\r\n}\r\n}
