// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
    void and_gate( 
        input a, 
        input b, 
        output out 
        );

// design a module that implements the NAND gate

module nand_gate( 
    input a, 
    input b, 
    output out );

    // assign the NAND of a and b to out
    void nand_gate( 
        input a, 
        input b, 
        output out 
        );

// design a module that implements an OR gate

module or_gate( 
    input a, 
    input b, 
    output out );

    // assign the OR of a and b to out
    void or_gate( 
        input a, 
        input b, 
        output out 
        );

// design a module that implements a XOR gate

module xendmodule
