Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon May  6 16:38:45 2024
| Host         : DESKTOP-ML7DN5U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file four_byte_uart_timing_summary_routed.rpt -pb four_byte_uart_timing_summary_routed.pb -rpx four_byte_uart_timing_summary_routed.rpx -warn_on_violation
| Design       : four_byte_uart
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  278         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (278)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (532)
5. checking no_input_delay (14)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (278)
--------------------------
 There are 278 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (532)
--------------------------------------------------
 There are 532 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  559          inf        0.000                      0                  559           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           559 Endpoints
Min Delay           559 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r/data_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_rx[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.214ns  (logic 3.977ns (48.423%)  route 4.236ns (51.577%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         FDRE                         0.000     0.000 r  r/data_reg[7]/C
    SLICE_X47Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  r/data_reg[7]/Q
                         net (fo=1, routed)           4.236     4.692    data_rx_OBUF[7]
    L1                   OBUF (Prop_obuf_I_O)         3.521     8.214 r  data_rx_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.214    data_rx[7]
    L1                                                                r  data_rx[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_rx[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.053ns  (logic 3.963ns (49.218%)  route 4.089ns (50.782%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y21         FDRE                         0.000     0.000 r  r/data_reg[5]/C
    SLICE_X44Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  r/data_reg[5]/Q
                         net (fo=1, routed)           4.089     4.545    data_rx_OBUF[5]
    N3                   OBUF (Prop_obuf_I_O)         3.507     8.053 r  data_rx_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.053    data_rx[5]
    N3                                                                r  data_rx[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/data_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_rx[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.960ns  (logic 3.974ns (49.925%)  route 3.986ns (50.075%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y21         FDRE                         0.000     0.000 r  r/data_reg[4]/C
    SLICE_X44Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  r/data_reg[4]/Q
                         net (fo=1, routed)           3.986     4.442    data_rx_OBUF[4]
    P3                   OBUF (Prop_obuf_I_O)         3.518     7.960 r  data_rx_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.960    data_rx[4]
    P3                                                                r  data_rx[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/led_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.796ns  (logic 4.341ns (55.686%)  route 3.455ns (44.314%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE                         0.000     0.000 r  disp/led_reg[0]/C
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  disp/led_reg[0]/Q
                         net (fo=7, routed)           1.577     2.033    disp/led_reg_n_0_[0]
    SLICE_X65Y19         LUT5 (Prop_lut5_I0_O)        0.152     2.185 r  disp/g0_b0/O
                         net (fo=1, routed)           1.878     4.063    seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.733     7.796 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.796    seg[0]
    U7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/led_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.789ns  (logic 4.480ns (57.521%)  route 3.309ns (42.479%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE                         0.000     0.000 r  disp/led_reg[4]/C
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  disp/led_reg[4]/Q
                         net (fo=7, routed)           1.444     1.863    disp/led_reg_n_0_[4]
    SLICE_X65Y19         LUT5 (Prop_lut5_I4_O)        0.329     2.192 r  disp/g0_b5/O
                         net (fo=1, routed)           1.864     4.057    seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.732     7.789 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.789    seg[5]
    W6                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/data_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_rx[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.775ns  (logic 3.971ns (51.078%)  route 3.804ns (48.922%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y18         FDRE                         0.000     0.000 r  r/data_reg[6]/C
    SLICE_X47Y18         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  r/data_reg[6]/Q
                         net (fo=1, routed)           3.804     4.260    data_rx_OBUF[6]
    P1                   OBUF (Prop_obuf_I_O)         3.515     7.775 r  data_rx_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.775    data_rx[6]
    P1                                                                r  data_rx[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/led_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.739ns  (logic 4.352ns (56.228%)  route 3.388ns (43.772%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE                         0.000     0.000 r  disp/led_reg[0]/C
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  disp/led_reg[0]/Q
                         net (fo=7, routed)           1.579     2.035    disp/led_reg_n_0_[0]
    SLICE_X65Y19         LUT5 (Prop_lut5_I0_O)        0.152     2.187 r  disp/g0_b3/O
                         net (fo=1, routed)           1.808     3.996    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744     7.739 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.739    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/led_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.501ns  (logic 4.253ns (56.699%)  route 3.248ns (43.301%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE                         0.000     0.000 r  disp/led_reg[4]/C
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  disp/led_reg[4]/Q
                         net (fo=7, routed)           1.444     1.863    disp/led_reg_n_0_[4]
    SLICE_X65Y19         LUT5 (Prop_lut5_I4_O)        0.299     2.162 r  disp/g0_b4/O
                         net (fo=1, routed)           1.804     3.966    seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535     7.501 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.501    seg[4]
    U8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/led_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.470ns  (logic 4.084ns (54.676%)  route 3.386ns (45.324%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE                         0.000     0.000 r  disp/led_reg[0]/C
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  disp/led_reg[0]/Q
                         net (fo=7, routed)           1.577     2.033    disp/led_reg_n_0_[0]
    SLICE_X65Y19         LUT5 (Prop_lut5_I0_O)        0.124     2.157 r  disp/g0_b1/O
                         net (fo=1, routed)           1.809     3.966    seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504     7.470 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.470    seg[1]
    V5                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/led_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.390ns  (logic 4.091ns (55.358%)  route 3.299ns (44.642%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE                         0.000     0.000 r  disp/led_reg[3]/C
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  disp/led_reg[3]/Q
                         net (fo=7, routed)           1.446     1.902    disp/led_reg_n_0_[3]
    SLICE_X65Y19         LUT5 (Prop_lut5_I3_O)        0.124     2.026 r  disp/g0_b6/O
                         net (fo=1, routed)           1.853     3.879    seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511     7.390 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.390    seg[6]
    W7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 t/bit_to_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            r/rx_buffer_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.164ns (67.739%)  route 0.078ns (32.261%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE                         0.000     0.000 r  t/bit_to_send_reg/C
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  t/bit_to_send_reg/Q
                         net (fo=3, routed)           0.078     0.242    r/to_send
    SLICE_X38Y18         FDRE                                         r  r/rx_buffer_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/data_prev_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r/rxbuf_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.186ns (74.086%)  route 0.065ns (25.914%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE                         0.000     0.000 r  r/data_prev_reg[16]/C
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  r/data_prev_reg[16]/Q
                         net (fo=2, routed)           0.065     0.206    r/data_prev_reg_n_0_[16]
    SLICE_X41Y18         LUT4 (Prop_lut4_I0_O)        0.045     0.251 r  r/rxbuf[16]_i_1/O
                         net (fo=1, routed)           0.000     0.251    r/rxbuf[16]_i_1_n_0
    SLICE_X41Y18         FDRE                                         r  r/rxbuf_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/data_prev_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r/rxbuf_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.427%)  route 0.133ns (48.573%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDRE                         0.000     0.000 r  r/data_prev_reg[7]/C
    SLICE_X45Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  r/data_prev_reg[7]/Q
                         net (fo=3, routed)           0.133     0.274    r/data_prev_reg_n_0_[7]
    SLICE_X44Y20         FDRE                                         r  r/rxbuf_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/data_prev_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r/rxbuf_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.141ns (50.456%)  route 0.138ns (49.544%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE                         0.000     0.000 r  r/data_prev_reg[1]/C
    SLICE_X43Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  r/data_prev_reg[1]/Q
                         net (fo=3, routed)           0.138     0.279    r/data_prev_reg_n_0_[1]
    SLICE_X42Y20         FDRE                                         r  r/rxbuf_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/data_prev_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r/rxbuf_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.141ns (49.433%)  route 0.144ns (50.567%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE                         0.000     0.000 r  r/data_prev_reg[2]/C
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  r/data_prev_reg[2]/Q
                         net (fo=3, routed)           0.144     0.285    r/data_prev_reg_n_0_[2]
    SLICE_X44Y22         FDRE                                         r  r/rxbuf_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/res_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE                         0.000     0.000 r  d1/out_reg/C
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  d1/out_reg/Q
                         net (fo=1, routed)           0.062     0.190    d1/out
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.099     0.289 r  d1/res_i_1/O
                         net (fo=1, routed)           0.000     0.289    d1/res_i_1_n_0
    SLICE_X0Y14          FDRE                                         r  d1/res_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d2/out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            d2/res_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE                         0.000     0.000 r  d2/out_reg/C
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  d2/out_reg/Q
                         net (fo=1, routed)           0.062     0.190    d2/out
    SLICE_X0Y13          LUT2 (Prop_lut2_I1_O)        0.099     0.289 r  d2/res_i_1__0/O
                         net (fo=1, routed)           0.000     0.289    d2/res_i_1__0_n_0
    SLICE_X0Y13          FDRE                                         r  d2/res_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/data_prev_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r/rxbuf_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDRE                         0.000     0.000 r  r/data_prev_reg[13]/C
    SLICE_X45Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  r/data_prev_reg[13]/Q
                         net (fo=2, routed)           0.108     0.249    r/data_prev_reg_n_0_[13]
    SLICE_X44Y20         LUT4 (Prop_lut4_I0_O)        0.045     0.294 r  r/rxbuf[13]_i_1/O
                         net (fo=1, routed)           0.000     0.294    r/rxbuf[13]_i_1_n_0
    SLICE_X44Y20         FDRE                                         r  r/rxbuf_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t/txbuf_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            t/data_to_send_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDRE                         0.000     0.000 r  t/txbuf_reg[10]/C
    SLICE_X41Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  t/txbuf_reg[10]/Q
                         net (fo=3, routed)           0.109     0.250    t/txbuf_reg_n_0_[10]
    SLICE_X40Y19         LUT4 (Prop_lut4_I0_O)        0.045     0.295 r  t/data_to_send[10]_i_1/O
                         net (fo=1, routed)           0.000     0.295    t/data_to_send[10]_i_1_n_0
    SLICE_X40Y19         FDRE                                         r  t/data_to_send_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t/txbuf_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            t/txbuf_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.164ns (55.402%)  route 0.132ns (44.598%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE                         0.000     0.000 r  t/txbuf_reg[22]/C
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  t/txbuf_reg[22]/Q
                         net (fo=3, routed)           0.132     0.296    t/txbuf_reg_n_0_[22]
    SLICE_X43Y18         FDRE                                         r  t/txbuf_reg[30]/D
  -------------------------------------------------------------------    -------------------





