$date
	Thu Oct 27 09:57:44 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module gate_testbench $end
$var wire 1 ! doorOpen $end
$var reg 1 " diffOk $end
$var reg 1 # fiveMinTillArriv $end
$var reg 1 $ poundOccu $end
$var reg 1 % reset $end
$var reg 1 & whatGate $end
$scope module dut $end
$var wire 1 " diffOk $end
$var wire 1 ! doorOpen $end
$var wire 1 # fiveMinTillArriv $end
$var wire 1 $ poundOccu $end
$var wire 1 % reset $end
$var wire 1 & whatGate $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&
0%
x$
x#
x"
x!
$end
#10
1%
#20
0!
0"
0#
0$
0&
#30
1"
#40
0"
1#
#50
1"
#60
0"
0#
1$
#70
1!
1"
#80
0!
0"
1#
#90
1!
1"
#100
0!
0"
0#
0$
1&
#110
1"
#120
0!
0"
1#
#130
1!
1"
#140
0!
0"
0#
1$
#150
1"
#160
0"
1#
#170
1"
#180
