{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624804448152 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624804448153 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 27 19:04:08 2021 " "Processing started: Sun Jun 27 19:04:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624804448153 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804448153 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off complete -c complete " "Command: quartus_map --read_settings_files=on --write_settings_files=off complete -c complete" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804448154 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624804449227 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624804449227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complete.v 13 13 " "Found 13 design units, including 13 entities, in source file complete.v" { { "Info" "ISGN_ENTITY_NAME" "1 MULTDP " "Found entity 1: MULTDP" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624804461720 ""} { "Info" "ISGN_ENTITY_NAME" "2 MULTCU " "Found entity 2: MULTCU" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624804461720 ""} { "Info" "ISGN_ENTITY_NAME" "3 MULT_TOP " "Found entity 3: MULT_TOP" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624804461720 ""} { "Info" "ISGN_ENTITY_NAME" "4 mainFPDP " "Found entity 4: mainFPDP" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624804461720 ""} { "Info" "ISGN_ENTITY_NAME" "5 mainFPCU " "Found entity 5: mainFPCU" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624804461720 ""} { "Info" "ISGN_ENTITY_NAME" "6 mainFP_TOP " "Found entity 6: mainFP_TOP" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 167 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624804461720 ""} { "Info" "ISGN_ENTITY_NAME" "7 in_wrapperDP " "Found entity 7: in_wrapperDP" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 176 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624804461720 ""} { "Info" "ISGN_ENTITY_NAME" "8 in_wrapperCU " "Found entity 8: in_wrapperCU" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624804461720 ""} { "Info" "ISGN_ENTITY_NAME" "9 in_wrapper_TOP " "Found entity 9: in_wrapper_TOP" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 236 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624804461720 ""} { "Info" "ISGN_ENTITY_NAME" "10 out_wrapperDP " "Found entity 10: out_wrapperDP" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 245 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624804461720 ""} { "Info" "ISGN_ENTITY_NAME" "11 out_wrapperCU " "Found entity 11: out_wrapperCU" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 258 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624804461720 ""} { "Info" "ISGN_ENTITY_NAME" "12 out_wrapper_TOP " "Found entity 12: out_wrapper_TOP" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624804461720 ""} { "Info" "ISGN_ENTITY_NAME" "13 complete " "Found entity 13: complete" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 297 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624804461720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804461720 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "complete " "Elaborating entity \"complete\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624804461782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_wrapper_TOP in_wrapper_TOP:in_wrapper " "Elaborating entity \"in_wrapper_TOP\" for hierarchy \"in_wrapper_TOP:in_wrapper\"" {  } { { "complete.v" "in_wrapper" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624804461785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_wrapperDP in_wrapper_TOP:in_wrapper\|in_wrapperDP:dp " "Elaborating entity \"in_wrapperDP\" for hierarchy \"in_wrapper_TOP:in_wrapper\|in_wrapperDP:dp\"" {  } { { "complete.v" "dp" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624804461787 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 complete.v(186) " "Verilog HDL assignment warning at complete.v(186): truncated value with size 32 to match size of target (24)" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624804461788 "|complete|in_wrapper_TOP:in_wrapper|in_wrapperDP:dp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 complete.v(194) " "Verilog HDL assignment warning at complete.v(194): truncated value with size 32 to match size of target (24)" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624804461788 "|complete|in_wrapper_TOP:in_wrapper|in_wrapperDP:dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_wrapperCU in_wrapper_TOP:in_wrapper\|in_wrapperCU:cu " "Elaborating entity \"in_wrapperCU\" for hierarchy \"in_wrapper_TOP:in_wrapper\|in_wrapperCU:cu\"" {  } { { "complete.v" "cu" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624804461791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mainFP_TOP mainFP_TOP:mainFP " "Elaborating entity \"mainFP_TOP\" for hierarchy \"mainFP_TOP:mainFP\"" {  } { { "complete.v" "mainFP" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624804461792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mainFPDP mainFP_TOP:mainFP\|mainFPDP:dp " "Elaborating entity \"mainFPDP\" for hierarchy \"mainFP_TOP:mainFP\|mainFPDP:dp\"" {  } { { "complete.v" "dp" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624804461794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULT_TOP mainFP_TOP:mainFP\|mainFPDP:dp\|MULT_TOP:seqmult " "Elaborating entity \"MULT_TOP\" for hierarchy \"mainFP_TOP:mainFP\|mainFPDP:dp\|MULT_TOP:seqmult\"" {  } { { "complete.v" "seqmult" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624804461799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULTDP mainFP_TOP:mainFP\|mainFPDP:dp\|MULT_TOP:seqmult\|MULTDP:dp " "Elaborating entity \"MULTDP\" for hierarchy \"mainFP_TOP:mainFP\|mainFPDP:dp\|MULT_TOP:seqmult\|MULTDP:dp\"" {  } { { "complete.v" "dp" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624804461801 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 complete.v(42) " "Verilog HDL assignment warning at complete.v(42): truncated value with size 32 to match size of target (24)" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624804461801 "|complete|mainFP_TOP:mainFP|mainFPDP:dp|MULT_TOP:seqmult|MULTDP:dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULTCU mainFP_TOP:mainFP\|mainFPDP:dp\|MULT_TOP:seqmult\|MULTCU:cu " "Elaborating entity \"MULTCU\" for hierarchy \"mainFP_TOP:mainFP\|mainFPDP:dp\|MULT_TOP:seqmult\|MULTCU:cu\"" {  } { { "complete.v" "cu" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624804461801 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 complete.v(87) " "Verilog HDL assignment warning at complete.v(87): truncated value with size 32 to match size of target (5)" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624804461806 "|complete|mainFP_TOP:mainFP|mainFPDP:dp|MULT_TOP:seqmult|MULTCU:cu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mainFPCU mainFP_TOP:mainFP\|mainFPCU:cu " "Elaborating entity \"mainFPCU\" for hierarchy \"mainFP_TOP:mainFP\|mainFPCU:cu\"" {  } { { "complete.v" "cu" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624804461808 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "doneMul complete.v(155) " "Verilog HDL Always Construct warning at complete.v(155): variable \"doneMul\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 155 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624804461809 "|complete|mainFP_TOP:mainFP|mainFPCU:cu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_wrapper_TOP out_wrapper_TOP:out_wrapper " "Elaborating entity \"out_wrapper_TOP\" for hierarchy \"out_wrapper_TOP:out_wrapper\"" {  } { { "complete.v" "out_wrapper" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624804461810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_wrapperDP out_wrapper_TOP:out_wrapper\|out_wrapperDP:dp " "Elaborating entity \"out_wrapperDP\" for hierarchy \"out_wrapper_TOP:out_wrapper\|out_wrapperDP:dp\"" {  } { { "complete.v" "dp" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624804461812 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "complete.v(251) " "Verilog HDL Conditional Statement error at complete.v(251): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 251 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624804461814 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "outreg complete.v(250) " "Verilog HDL Always Construct warning at complete.v(250): inferring latch(es) for variable \"outreg\", which holds its previous value in one or more paths through the always construct" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 250 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624804461814 "|complete|out_wrapper_TOP:out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[0\] complete.v(250) " "Inferred latch for \"outreg\[0\]\" at complete.v(250)" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804461816 "|complete|out_wrapper_TOP:out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[1\] complete.v(250) " "Inferred latch for \"outreg\[1\]\" at complete.v(250)" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804461816 "|complete|out_wrapper_TOP:out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[2\] complete.v(250) " "Inferred latch for \"outreg\[2\]\" at complete.v(250)" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804461816 "|complete|out_wrapper_TOP:out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[3\] complete.v(250) " "Inferred latch for \"outreg\[3\]\" at complete.v(250)" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804461816 "|complete|out_wrapper_TOP:out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[4\] complete.v(250) " "Inferred latch for \"outreg\[4\]\" at complete.v(250)" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804461817 "|complete|out_wrapper_TOP:out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[5\] complete.v(250) " "Inferred latch for \"outreg\[5\]\" at complete.v(250)" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804461817 "|complete|out_wrapper_TOP:out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[6\] complete.v(250) " "Inferred latch for \"outreg\[6\]\" at complete.v(250)" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804461817 "|complete|out_wrapper_TOP:out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[7\] complete.v(250) " "Inferred latch for \"outreg\[7\]\" at complete.v(250)" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804461817 "|complete|out_wrapper_TOP:out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[8\] complete.v(250) " "Inferred latch for \"outreg\[8\]\" at complete.v(250)" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804461817 "|complete|out_wrapper_TOP:out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[9\] complete.v(250) " "Inferred latch for \"outreg\[9\]\" at complete.v(250)" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804461817 "|complete|out_wrapper_TOP:out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[10\] complete.v(250) " "Inferred latch for \"outreg\[10\]\" at complete.v(250)" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804461817 "|complete|out_wrapper_TOP:out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[11\] complete.v(250) " "Inferred latch for \"outreg\[11\]\" at complete.v(250)" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804461818 "|complete|out_wrapper_TOP:out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[12\] complete.v(250) " "Inferred latch for \"outreg\[12\]\" at complete.v(250)" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804461818 "|complete|out_wrapper_TOP:out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[13\] complete.v(250) " "Inferred latch for \"outreg\[13\]\" at complete.v(250)" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804461818 "|complete|out_wrapper_TOP:out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[14\] complete.v(250) " "Inferred latch for \"outreg\[14\]\" at complete.v(250)" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804461818 "|complete|out_wrapper_TOP:out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[15\] complete.v(250) " "Inferred latch for \"outreg\[15\]\" at complete.v(250)" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804461818 "|complete|out_wrapper_TOP:out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[16\] complete.v(250) " "Inferred latch for \"outreg\[16\]\" at complete.v(250)" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804461819 "|complete|out_wrapper_TOP:out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[17\] complete.v(250) " "Inferred latch for \"outreg\[17\]\" at complete.v(250)" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804461819 "|complete|out_wrapper_TOP:out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[18\] complete.v(250) " "Inferred latch for \"outreg\[18\]\" at complete.v(250)" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804461819 "|complete|out_wrapper_TOP:out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[19\] complete.v(250) " "Inferred latch for \"outreg\[19\]\" at complete.v(250)" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804461819 "|complete|out_wrapper_TOP:out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[20\] complete.v(250) " "Inferred latch for \"outreg\[20\]\" at complete.v(250)" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804461819 "|complete|out_wrapper_TOP:out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[21\] complete.v(250) " "Inferred latch for \"outreg\[21\]\" at complete.v(250)" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804461819 "|complete|out_wrapper_TOP:out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[22\] complete.v(250) " "Inferred latch for \"outreg\[22\]\" at complete.v(250)" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804461820 "|complete|out_wrapper_TOP:out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[23\] complete.v(250) " "Inferred latch for \"outreg\[23\]\" at complete.v(250)" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804461820 "|complete|out_wrapper_TOP:out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[24\] complete.v(250) " "Inferred latch for \"outreg\[24\]\" at complete.v(250)" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804461820 "|complete|out_wrapper_TOP:out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[25\] complete.v(250) " "Inferred latch for \"outreg\[25\]\" at complete.v(250)" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804461820 "|complete|out_wrapper_TOP:out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[26\] complete.v(250) " "Inferred latch for \"outreg\[26\]\" at complete.v(250)" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804461820 "|complete|out_wrapper_TOP:out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[27\] complete.v(250) " "Inferred latch for \"outreg\[27\]\" at complete.v(250)" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804461820 "|complete|out_wrapper_TOP:out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[28\] complete.v(250) " "Inferred latch for \"outreg\[28\]\" at complete.v(250)" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804461820 "|complete|out_wrapper_TOP:out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[29\] complete.v(250) " "Inferred latch for \"outreg\[29\]\" at complete.v(250)" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804461820 "|complete|out_wrapper_TOP:out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[30\] complete.v(250) " "Inferred latch for \"outreg\[30\]\" at complete.v(250)" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804461820 "|complete|out_wrapper_TOP:out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[31\] complete.v(250) " "Inferred latch for \"outreg\[31\]\" at complete.v(250)" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804461820 "|complete|out_wrapper_TOP:out_wrapper|out_wrapperDP:dp"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "out_wrapper_TOP:out_wrapper\|out_wrapperDP:dp " "Can't elaborate user hierarchy \"out_wrapper_TOP:out_wrapper\|out_wrapperDP:dp\"" {  } { { "complete.v" "dp" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 292 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624804461821 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624804461954 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jun 27 19:04:21 2021 " "Processing ended: Sun Jun 27 19:04:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624804461954 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624804461954 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624804461954 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804461954 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804462681 ""}
