#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed May 31 17:20:05 2023
# Process ID: 4231
# Current directory: /home/kanane/Bureau/4A/ProjetSI/project_1/MicroProc/project_1.runs/synth_1
# Command line: vivado -log My_processor.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source My_processor.tcl
# Log file: /home/kanane/Bureau/4A/ProjetSI/project_1/MicroProc/project_1.runs/synth_1/My_processor.vds
# Journal file: /home/kanane/Bureau/4A/ProjetSI/project_1/MicroProc/project_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source My_processor.tcl -notrace
Command: synth_design -top My_processor -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4257 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1255.277 ; gain = 83.699 ; free physical = 59933 ; free virtual = 70798
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'My_processor' [/home/kanane/Bureau/4A/ProjetSI/project_1/MicroProc/project_1.srcs/sources_1/new/My_processor.vhd:42]
INFO: [Synth 8-3491] module 'Instruction_mem' declared at '/home/kanane/Bureau/4A/ProjetSI/project_1/MicroProc/project_1.srcs/sources_1/new/Instruction_mem.vhd:34' bound to instance 'Inst_mem' of component 'Instruction_mem' [/home/kanane/Bureau/4A/ProjetSI/project_1/MicroProc/project_1.srcs/sources_1/new/My_processor.vhd:202]
INFO: [Synth 8-638] synthesizing module 'Instruction_mem' [/home/kanane/Bureau/4A/ProjetSI/project_1/MicroProc/project_1.srcs/sources_1/new/Instruction_mem.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Instruction_mem' (1#1) [/home/kanane/Bureau/4A/ProjetSI/project_1/MicroProc/project_1.srcs/sources_1/new/Instruction_mem.vhd:41]
INFO: [Synth 8-3491] module 'Pipline4op' declared at '/home/kanane/Bureau/4A/ProjetSI/project_1/MicroProc/project_1.srcs/sources_1/new/Pipline4op.vhd:34' bound to instance 'LI_DI' of component 'Pipline4op' [/home/kanane/Bureau/4A/ProjetSI/project_1/MicroProc/project_1.srcs/sources_1/new/My_processor.vhd:209]
INFO: [Synth 8-638] synthesizing module 'Pipline4op' [/home/kanane/Bureau/4A/ProjetSI/project_1/MicroProc/project_1.srcs/sources_1/new/Pipline4op.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Pipline4op' (2#1) [/home/kanane/Bureau/4A/ProjetSI/project_1/MicroProc/project_1.srcs/sources_1/new/Pipline4op.vhd:47]
INFO: [Synth 8-3491] module 'Pipline4op' declared at '/home/kanane/Bureau/4A/ProjetSI/project_1/MicroProc/project_1.srcs/sources_1/new/Pipline4op.vhd:34' bound to instance 'DI_EX' of component 'Pipline4op' [/home/kanane/Bureau/4A/ProjetSI/project_1/MicroProc/project_1.srcs/sources_1/new/My_processor.vhd:237]
INFO: [Synth 8-3491] module 'ALU' declared at '/home/kanane/Bureau/4A/ProjetSI/project_1/MicroProc/project_1.srcs/sources_1/new/ALU.vhd:37' bound to instance 'mon_ALU' of component 'ALU' [/home/kanane/Bureau/4A/ProjetSI/project_1/MicroProc/project_1.srcs/sources_1/new/My_processor.vhd:256]
INFO: [Synth 8-638] synthesizing module 'ALU' [/home/kanane/Bureau/4A/ProjetSI/project_1/MicroProc/project_1.srcs/sources_1/new/ALU.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'ALU' (3#1) [/home/kanane/Bureau/4A/ProjetSI/project_1/MicroProc/project_1.srcs/sources_1/new/ALU.vhd:45]
INFO: [Synth 8-3491] module 'Pipeline3Op' declared at '/home/kanane/Bureau/4A/ProjetSI/project_1/MicroProc/project_1.srcs/sources_1/new/Pipeline3Op.vhd:34' bound to instance 'EX_MEM' of component 'pipeline3op' [/home/kanane/Bureau/4A/ProjetSI/project_1/MicroProc/project_1.srcs/sources_1/new/My_processor.vhd:271]
INFO: [Synth 8-638] synthesizing module 'Pipeline3Op' [/home/kanane/Bureau/4A/ProjetSI/project_1/MicroProc/project_1.srcs/sources_1/new/Pipeline3Op.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Pipeline3Op' (4#1) [/home/kanane/Bureau/4A/ProjetSI/project_1/MicroProc/project_1.srcs/sources_1/new/Pipeline3Op.vhd:44]
INFO: [Synth 8-3491] module 'Data_mem' declared at '/home/kanane/Bureau/4A/ProjetSI/project_1/MicroProc/project_1.srcs/sources_1/new/Data_mem.vhd:34' bound to instance 'Data_memory' of component 'Data_mem' [/home/kanane/Bureau/4A/ProjetSI/project_1/MicroProc/project_1.srcs/sources_1/new/My_processor.vhd:289]
INFO: [Synth 8-638] synthesizing module 'Data_mem' [/home/kanane/Bureau/4A/ProjetSI/project_1/MicroProc/project_1.srcs/sources_1/new/Data_mem.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Data_mem' (5#1) [/home/kanane/Bureau/4A/ProjetSI/project_1/MicroProc/project_1.srcs/sources_1/new/Data_mem.vhd:43]
INFO: [Synth 8-3491] module 'Pipeline3Op' declared at '/home/kanane/Bureau/4A/ProjetSI/project_1/MicroProc/project_1.srcs/sources_1/new/Pipeline3Op.vhd:34' bound to instance 'MEM_RE' of component 'pipeline3op' [/home/kanane/Bureau/4A/ProjetSI/project_1/MicroProc/project_1.srcs/sources_1/new/My_processor.vhd:300]
INFO: [Synth 8-3491] module 'Banc_De_Registre' declared at '/home/kanane/Bureau/4A/ProjetSI/project_1/MicroProc/project_1.srcs/sources_1/new/Banc_De_Registre.vhd:35' bound to instance 'register_bank' of component 'Banc_de_registre' [/home/kanane/Bureau/4A/ProjetSI/project_1/MicroProc/project_1.srcs/sources_1/new/My_processor.vhd:316]
INFO: [Synth 8-638] synthesizing module 'Banc_De_Registre' [/home/kanane/Bureau/4A/ProjetSI/project_1/MicroProc/project_1.srcs/sources_1/new/Banc_De_Registre.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Banc_De_Registre' (6#1) [/home/kanane/Bureau/4A/ProjetSI/project_1/MicroProc/project_1.srcs/sources_1/new/Banc_De_Registre.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'My_processor' (7#1) [/home/kanane/Bureau/4A/ProjetSI/project_1/MicroProc/project_1.srcs/sources_1/new/My_processor.vhd:42]
WARNING: [Synth 8-3331] design My_processor has unconnected port Addr[7]
WARNING: [Synth 8-3331] design My_processor has unconnected port Addr[6]
WARNING: [Synth 8-3331] design My_processor has unconnected port Addr[5]
WARNING: [Synth 8-3331] design My_processor has unconnected port Addr[4]
WARNING: [Synth 8-3331] design My_processor has unconnected port Addr[3]
WARNING: [Synth 8-3331] design My_processor has unconnected port Addr[2]
WARNING: [Synth 8-3331] design My_processor has unconnected port Addr[1]
WARNING: [Synth 8-3331] design My_processor has unconnected port Addr[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1317.902 ; gain = 146.324 ; free physical = 59913 ; free virtual = 70779
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1317.902 ; gain = 146.324 ; free physical = 59916 ; free virtual = 70783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1325.906 ; gain = 154.328 ; free physical = 59916 ; free virtual = 70783
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'Res_reg' [/home/kanane/Bureau/4A/ProjetSI/project_1/MicroProc/project_1.srcs/sources_1/new/ALU.vhd:50]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1363.750 ; gain = 192.172 ; free physical = 59791 ; free virtual = 70678
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                8 Bit    Registers := 288   
+---Muxes : 
	 256 Input     27 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 302   
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 546   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module My_processor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
Module Instruction_mem 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
+---Muxes : 
	 256 Input     27 Bit        Muxes := 1     
Module Pipline4op 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Pipeline3Op 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
Module Data_mem 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 257   
+---Muxes : 
	   2 Input      8 Bit        Muxes := 264   
	   2 Input      1 Bit        Muxes := 512   
Module Banc_De_Registre 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 34    
	   2 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'MEM_RE/out_A_reg' and it is trimmed from '8' to '4' bits. [/home/kanane/Bureau/4A/ProjetSI/project_1/MicroProc/project_1.srcs/sources_1/new/Pipeline3Op.vhd:50]
WARNING: [Synth 8-3331] design My_processor has unconnected port Addr[7]
WARNING: [Synth 8-3331] design My_processor has unconnected port Addr[6]
WARNING: [Synth 8-3331] design My_processor has unconnected port Addr[5]
WARNING: [Synth 8-3331] design My_processor has unconnected port Addr[4]
WARNING: [Synth 8-3331] design My_processor has unconnected port Addr[3]
WARNING: [Synth 8-3331] design My_processor has unconnected port Addr[2]
WARNING: [Synth 8-3331] design My_processor has unconnected port Addr[1]
WARNING: [Synth 8-3331] design My_processor has unconnected port Addr[0]
INFO: [Synth 8-3886] merging instance 'Inst_mem/Vout_reg[22]' (FDE) to 'Inst_mem/Vout_reg[3]'
INFO: [Synth 8-3886] merging instance 'Inst_mem/Vout_reg[23]' (FDE) to 'Inst_mem/Vout_reg[3]'
INFO: [Synth 8-3886] merging instance 'Inst_mem/Vout_reg[19]' (FDE) to 'Inst_mem/Vout_reg[3]'
INFO: [Synth 8-3886] merging instance 'Inst_mem/Vout_reg[20]' (FDE) to 'Inst_mem/Vout_reg[3]'
INFO: [Synth 8-3886] merging instance 'Inst_mem/Vout_reg[21]' (FDE) to 'Inst_mem/Vout_reg[3]'
INFO: [Synth 8-3886] merging instance 'LI_DI/Out_C_reg[3]' (FDR) to 'LI_DI/out_A_reg[3]'
INFO: [Synth 8-3886] merging instance 'LI_DI/out_A_reg[6]' (FDR) to 'LI_DI/out_A_reg[3]'
INFO: [Synth 8-3886] merging instance 'LI_DI/out_A_reg[7]' (FDR) to 'LI_DI/out_A_reg[3]'
INFO: [Synth 8-3886] merging instance 'LI_DI/out_A_reg[3]' (FDR) to 'LI_DI/out_A_reg[4]'
INFO: [Synth 8-3886] merging instance 'LI_DI/out_A_reg[4]' (FDR) to 'LI_DI/out_A_reg[5]'
INFO: [Synth 8-3886] merging instance 'Inst_mem/Vout_reg[25]' (FDE) to 'Inst_mem/Vout_reg[9]'
INFO: [Synth 8-3886] merging instance 'Inst_mem/Vout_reg[24]' (FDE) to 'Inst_mem/Vout_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_mem/Vout_reg[14]' (FDE) to 'Inst_mem/Vout_reg[3]'
INFO: [Synth 8-3886] merging instance 'Inst_mem/Vout_reg[15]' (FDE) to 'Inst_mem/Vout_reg[3]'
INFO: [Synth 8-3886] merging instance 'Inst_mem/Vout_reg[8]' (FDE) to 'Inst_mem/Vout_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_mem/Vout_reg[10]' (FDE) to 'Inst_mem/Vout_reg[2]'
INFO: [Synth 8-3886] merging instance 'Inst_mem/Vout_reg[12]' (FDE) to 'Inst_mem/Vout_reg[3]'
INFO: [Synth 8-3886] merging instance 'Inst_mem/Vout_reg[13]' (FDE) to 'Inst_mem/Vout_reg[3]'
INFO: [Synth 8-3886] merging instance 'Inst_mem/Vout_reg[6]' (FDE) to 'Inst_mem/Vout_reg[3]'
INFO: [Synth 8-3886] merging instance 'Inst_mem/Vout_reg[7]' (FDE) to 'Inst_mem/Vout_reg[3]'
INFO: [Synth 8-3886] merging instance 'Inst_mem/Vout_reg[3]' (FDE) to 'Inst_mem/Vout_reg[4]'
INFO: [Synth 8-3886] merging instance 'Inst_mem/Vout_reg[4]' (FDE) to 'Inst_mem/Vout_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_mem/Vout_reg[5] )
INFO: [Synth 8-3886] merging instance 'LI_DI/Out_C_reg[4]' (FDR) to 'LI_DI/out_B_reg[4]'
INFO: [Synth 8-3886] merging instance 'LI_DI/Out_C_reg[5]' (FDR) to 'LI_DI/out_B_reg[4]'
INFO: [Synth 8-3886] merging instance 'LI_DI/Out_C_reg[6]' (FDR) to 'LI_DI/out_B_reg[4]'
INFO: [Synth 8-3886] merging instance 'LI_DI/Out_C_reg[7]' (FDR) to 'LI_DI/out_B_reg[4]'
INFO: [Synth 8-3886] merging instance 'LI_DI/out_B_reg[4]' (FDR) to 'LI_DI/out_B_reg[5]'
INFO: [Synth 8-3886] merging instance 'LI_DI/out_B_reg[5]' (FDR) to 'LI_DI/out_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'LI_DI/out_B_reg[6]' (FDR) to 'LI_DI/out_B_reg[7]'
INFO: [Synth 8-3886] merging instance 'DI_EX/out_A_reg[3]' (FDR) to 'DI_EX/out_A_reg[4]'
INFO: [Synth 8-3886] merging instance 'DI_EX/out_A_reg[4]' (FDR) to 'DI_EX/out_A_reg[7]'
INFO: [Synth 8-3886] merging instance 'DI_EX/out_A_reg[5]' (FDR) to 'DI_EX/out_A_reg[7]'
INFO: [Synth 8-3886] merging instance 'DI_EX/out_A_reg[6]' (FDR) to 'DI_EX/out_A_reg[7]'
INFO: [Synth 8-3886] merging instance 'LI_DI/out_B_reg[7]' (FDR) to 'LI_DI/out_A_reg[5]'
INFO: [Synth 8-3886] merging instance 'LI_DI/out_B_reg[0]' (FDR) to 'LI_DI/Out_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'LI_DI/out_B_reg[1]' (FDR) to 'LI_DI/out_OP_reg[1]'
INFO: [Synth 8-3886] merging instance 'LI_DI/out_B_reg[2]' (FDR) to 'LI_DI/Out_C_reg[2]'
INFO: [Synth 8-3886] merging instance 'LI_DI/out_OP_reg[0]' (FDR) to 'LI_DI/Out_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'LI_DI/out_OP_reg[6]' (FDR) to 'LI_DI/out_A_reg[5]'
INFO: [Synth 8-3886] merging instance 'LI_DI/out_OP_reg[3]' (FDR) to 'LI_DI/out_A_reg[5]'
INFO: [Synth 8-3886] merging instance 'LI_DI/out_OP_reg[4]' (FDR) to 'LI_DI/out_A_reg[5]'
INFO: [Synth 8-3886] merging instance 'LI_DI/out_OP_reg[5]' (FDR) to 'LI_DI/out_A_reg[5]'
INFO: [Synth 8-3886] merging instance 'LI_DI/out_OP_reg[7]' (FDR) to 'LI_DI/out_A_reg[5]'
INFO: [Synth 8-3886] merging instance 'EX_MEM/out_A_reg[3]' (FD) to 'EX_MEM/out_A_reg[6]'
INFO: [Synth 8-3886] merging instance 'EX_MEM/out_A_reg[4]' (FD) to 'EX_MEM/out_A_reg[6]'
INFO: [Synth 8-3886] merging instance 'EX_MEM/out_A_reg[5]' (FD) to 'EX_MEM/out_A_reg[6]'
INFO: [Synth 8-3886] merging instance 'EX_MEM/out_A_reg[6]' (FD) to 'EX_MEM/out_A_reg[7]'
INFO: [Synth 8-3886] merging instance 'DI_EX/out_OP_reg[6]' (FDR) to 'DI_EX/out_OP_reg[7]'
INFO: [Synth 8-3886] merging instance 'DI_EX/out_OP_reg[5]' (FDR) to 'DI_EX/out_OP_reg[7]'
INFO: [Synth 8-3886] merging instance 'DI_EX/out_OP_reg[4]' (FDR) to 'DI_EX/out_OP_reg[7]'
INFO: [Synth 8-3886] merging instance 'DI_EX/out_OP_reg[3]' (FDR) to 'DI_EX/out_OP_reg[7]'
INFO: [Synth 8-3886] merging instance 'DI_EX/out_OP_reg[7]' (FDR) to 'DI_EX/out_A_reg[7]'
INFO: [Synth 8-3886] merging instance 'EX_MEM/out_OP_reg[7]' (FD) to 'EX_MEM/out_OP_reg[6]'
INFO: [Synth 8-3886] merging instance 'EX_MEM/out_OP_reg[6]' (FD) to 'EX_MEM/out_OP_reg[5]'
INFO: [Synth 8-3886] merging instance 'EX_MEM/out_OP_reg[4]' (FD) to 'EX_MEM/out_OP_reg[5]'
INFO: [Synth 8-3886] merging instance 'EX_MEM/out_OP_reg[5]' (FD) to 'EX_MEM/out_OP_reg[3]'
INFO: [Synth 8-3886] merging instance 'EX_MEM/out_OP_reg[3]' (FD) to 'EX_MEM/out_A_reg[7]'
INFO: [Synth 8-3886] merging instance 'MEM_RE/out_A_reg[3]' (FD) to 'MEM_RE/out_OP_reg[3]'
INFO: [Synth 8-3886] merging instance 'MEM_RE/out_OP_reg[6]' (FD) to 'MEM_RE/out_OP_reg[3]'
INFO: [Synth 8-3886] merging instance 'MEM_RE/out_OP_reg[3]' (FD) to 'MEM_RE/out_OP_reg[4]'
INFO: [Synth 8-3886] merging instance 'MEM_RE/out_OP_reg[5]' (FD) to 'MEM_RE/out_OP_reg[4]'
INFO: [Synth 8-3886] merging instance 'MEM_RE/out_OP_reg[4]' (FD) to 'MEM_RE/out_OP_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX_MEM/out_A_reg[7] )
INFO: [Synth 8-3886] merging instance 'EX_MEM/out_A_reg[7]' (FD) to 'MEM_RE/out_OP_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MEM_RE/out_OP_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[255][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[254][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[253][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[252][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[251][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[250][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[249][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[248][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[247][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[246][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[245][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[244][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[243][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[242][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[241][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[240][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[239][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[238][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[237][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[236][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[235][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[234][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[233][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[232][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[231][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[230][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[229][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[228][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[227][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[226][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[225][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[224][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[223][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[222][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[221][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[220][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[219][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[218][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[217][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[216][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[215][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[214][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[213][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[212][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[211][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[210][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[209][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[208][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[207][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[206][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[205][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[204][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[203][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[202][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[201][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[200][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[199][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[198][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[197][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[196][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[195][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[194][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[193][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[192][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[191][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[190][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[189][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[188][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[187][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[186][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[185][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[184][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[183][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[182][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[181][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[180][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[179][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[178][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[177][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[176][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[175][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[174][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[173][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[172][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[171][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[170][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[169][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[168][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[167][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[166][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[165][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[164][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[163][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[162][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[161][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[160][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Data_memory/\data_meme_reg[159][0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'register_bank/reg_tab_reg[15][0]' (FDE) to 'register_bank/reg_tab_reg[14][7]'
INFO: [Synth 8-3886] merging instance 'register_bank/reg_tab_reg[14][0]' (FDE) to 'register_bank/reg_tab_reg[14][7]'
INFO: [Synth 8-3886] merging instance 'register_bank/reg_tab_reg[13][0]' (FDE) to 'register_bank/reg_tab_reg[14][7]'
INFO: [Synth 8-3886] merging instance 'register_bank/reg_tab_reg[12][0]' (FDE) to 'register_bank/reg_tab_reg[14][7]'
INFO: [Synth 8-3886] merging instance 'register_bank/reg_tab_reg[11][0]' (FDE) to 'register_bank/reg_tab_reg[14][7]'
INFO: [Synth 8-3886] merging instance 'register_bank/reg_tab_reg[10][0]' (FDE) to 'register_bank/reg_tab_reg[14][7]'
INFO: [Synth 8-3886] merging instance 'register_bank/reg_tab_reg[9][0]' (FDE) to 'register_bank/reg_tab_reg[14][7]'
INFO: [Synth 8-3886] merging instance 'register_bank/reg_tab_reg[8][0]' (FDE) to 'register_bank/reg_tab_reg[14][7]'
INFO: [Synth 8-3886] merging instance 'register_bank/reg_tab_reg[15][1]' (FDE) to 'register_bank/reg_tab_reg[14][7]'
INFO: [Synth 8-3886] merging instance 'register_bank/reg_tab_reg[14][1]' (FDE) to 'register_bank/reg_tab_reg[14][7]'
INFO: [Synth 8-3886] merging instance 'register_bank/reg_tab_reg[13][1]' (FDE) to 'register_bank/reg_tab_reg[14][7]'
INFO: [Synth 8-3886] merging instance 'register_bank/reg_tab_reg[12][1]' (FDE) to 'register_bank/reg_tab_reg[14][7]'
INFO: [Synth 8-3886] merging instance 'register_bank/reg_tab_reg[11][1]' (FDE) to 'register_bank/reg_tab_reg[14][7]'
INFO: [Synth 8-3886] merging instance 'register_bank/reg_tab_reg[10][1]' (FDE) to 'register_bank/reg_tab_reg[14][7]'
INFO: [Synth 8-3886] merging instance 'register_bank/reg_tab_reg[9][1]' (FDE) to 'register_bank/reg_tab_reg[14][7]'
INFO: [Synth 8-3886] merging instance 'register_bank/reg_tab_reg[8][1]' (FDE) to 'register_bank/reg_tab_reg[14][7]'
INFO: [Synth 8-3886] merging instance 'register_bank/reg_tab_reg[15][2]' (FDE) to 'register_bank/reg_tab_reg[14][7]'
INFO: [Synth 8-3886] merging instance 'register_bank/reg_tab_reg[14][2]' (FDE) to 'register_bank/reg_tab_reg[14][7]'
INFO: [Synth 8-3886] merging instance 'register_bank/reg_tab_reg[13][2]' (FDE) to 'register_bank/reg_tab_reg[14][7]'
INFO: [Synth 8-3886] merging instance 'register_bank/reg_tab_reg[12][2]' (FDE) to 'register_bank/reg_tab_reg[14][7]'
INFO: [Synth 8-3886] merging instance 'register_bank/reg_tab_reg[11][2]' (FDE) to 'register_bank/reg_tab_reg[14][7]'
INFO: [Synth 8-3886] merging instance 'register_bank/reg_tab_reg[10][2]' (FDE) to 'register_bank/reg_tab_reg[14][7]'
INFO: [Synth 8-3886] merging instance 'register_bank/reg_tab_reg[9][2]' (FDE) to 'register_bank/reg_tab_reg[14][7]'
INFO: [Synth 8-3886] merging instance 'register_bank/reg_tab_reg[8][2]' (FDE) to 'register_bank/reg_tab_reg[14][7]'
INFO: [Synth 8-3886] merging instance 'register_bank/reg_tab_reg[15][3]' (FDE) to 'register_bank/reg_tab_reg[14][7]'
INFO: [Synth 8-3886] merging instance 'register_bank/reg_tab_reg[14][3]' (FDE) to 'register_bank/reg_tab_reg[14][7]'
INFO: [Synth 8-3886] merging instance 'register_bank/reg_tab_reg[13][3]' (FDE) to 'register_bank/reg_tab_reg[14][7]'
INFO: [Synth 8-3886] merging instance 'register_bank/reg_tab_reg[12][3]' (FDE) to 'register_bank/reg_tab_reg[14][7]'
INFO: [Synth 8-3886] merging instance 'register_bank/reg_tab_reg[11][3]' (FDE) to 'register_bank/reg_tab_reg[14][7]'
INFO: [Synth 8-3886] merging instance 'register_bank/reg_tab_reg[10][3]' (FDE) to 'register_bank/reg_tab_reg[14][7]'
INFO: [Synth 8-3886] merging instance 'register_bank/reg_tab_reg[9][3]' (FDE) to 'register_bank/reg_tab_reg[14][7]'
INFO: [Synth 8-3886] merging instance 'register_bank/reg_tab_reg[8][3]' (FDE) to 'register_bank/reg_tab_reg[14][7]'
INFO: [Synth 8-3886] merging instance 'register_bank/reg_tab_reg[15][4]' (FDE) to 'register_bank/reg_tab_reg[14][7]'
INFO: [Synth 8-3886] merging instance 'register_bank/reg_tab_reg[14][4]' (FDE) to 'register_bank/reg_tab_reg[14][7]'
INFO: [Synth 8-3886] merging instance 'register_bank/reg_tab_reg[13][4]' (FDE) to 'register_bank/reg_tab_reg[14][7]'
INFO: [Synth 8-3886] merging instance 'register_bank/reg_tab_reg[12][4]' (FDE) to 'register_bank/reg_tab_reg[14][7]'
INFO: [Synth 8-3886] merging instance 'register_bank/reg_tab_reg[11][4]' (FDE) to 'register_bank/reg_tab_reg[14][7]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (mon_ALU/Res_reg[15]) is unused and will be removed from module My_processor.
WARNING: [Synth 8-3332] Sequential element (mon_ALU/Res_reg[14]) is unused and will be removed from module My_processor.
WARNING: [Synth 8-3332] Sequential element (mon_ALU/Res_reg[13]) is unused and will be removed from module My_processor.
WARNING: [Synth 8-3332] Sequential element (mon_ALU/Res_reg[12]) is unused and will be removed from module My_processor.
WARNING: [Synth 8-3332] Sequential element (mon_ALU/Res_reg[11]) is unused and will be removed from module My_processor.
WARNING: [Synth 8-3332] Sequential element (mon_ALU/Res_reg[10]) is unused and will be removed from module My_processor.
WARNING: [Synth 8-3332] Sequential element (mon_ALU/Res_reg[9]) is unused and will be removed from module My_processor.
WARNING: [Synth 8-3332] Sequential element (mon_ALU/Res_reg[8]) is unused and will be removed from module My_processor.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[255][7]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[255][6]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[255][5]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[255][4]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[255][3]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[255][2]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[255][1]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[255][0]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[254][7]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[254][6]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[254][5]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[254][4]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[254][3]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[254][2]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[254][1]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[254][0]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[253][7]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[253][6]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[253][5]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[253][4]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[253][3]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[253][2]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[253][1]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[253][0]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[252][7]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[252][6]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[252][5]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[252][4]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[252][3]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[252][2]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[252][1]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[252][0]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[251][7]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[251][6]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[251][5]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[251][4]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[251][3]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[251][2]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[251][1]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[251][0]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[250][7]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[250][6]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[250][5]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[250][4]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[250][3]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[250][2]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[250][1]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[250][0]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[249][7]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[249][6]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[249][5]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[249][4]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[249][3]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[249][2]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[249][1]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[249][0]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[248][7]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[248][6]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[248][5]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[248][4]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[248][3]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[248][2]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[248][1]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[248][0]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[247][7]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[247][6]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[247][5]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[247][4]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[247][3]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[247][2]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[247][1]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[247][0]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[246][7]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[246][6]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[246][5]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[246][4]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[246][3]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[246][2]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[246][1]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[246][0]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[245][7]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[245][6]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[245][5]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[245][4]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[245][3]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[245][2]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[245][1]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[245][0]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[244][7]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[244][6]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[244][5]) is unused and will be removed from module Data_mem.
WARNING: [Synth 8-3332] Sequential element (data_meme_reg[244][4]) is unused and will be removed from module Data_mem.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 1483.055 ; gain = 311.477 ; free physical = 59703 ; free virtual = 70602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 1483.055 ; gain = 311.477 ; free physical = 59703 ; free virtual = 70602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 1483.055 ; gain = 311.477 ; free physical = 59703 ; free virtual = 70602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1483.055 ; gain = 311.477 ; free physical = 59703 ; free virtual = 70602
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1483.055 ; gain = 311.477 ; free physical = 59703 ; free virtual = 70602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1483.055 ; gain = 311.477 ; free physical = 59703 ; free virtual = 70602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1483.055 ; gain = 311.477 ; free physical = 59703 ; free virtual = 70602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1483.055 ; gain = 311.477 ; free physical = 59703 ; free virtual = 70602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1483.055 ; gain = 311.477 ; free physical = 59703 ; free virtual = 70602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    10|
|3     |LUT1   |     1|
|4     |LUT2   |    29|
|5     |LUT3   |    14|
|6     |LUT4   |    24|
|7     |LUT5   |    25|
|8     |LUT6   |    81|
|9     |MUXF7  |     4|
|10    |FDRE   |   137|
|11    |LD     |     8|
|12    |IBUF   |     1|
|13    |OBUF   |     8|
+------+-------+------+

Report Instance Areas: 
+------+----------------+-----------------+------+
|      |Instance        |Module           |Cells |
+------+----------------+-----------------+------+
|1     |top             |                 |   343|
|2     |  DI_EX         |Pipline4op       |    89|
|3     |  EX_MEM        |Pipeline3Op      |    22|
|4     |  Inst_mem      |Instruction_mem  |    30|
|5     |  LI_DI         |Pipline4op_0     |    23|
|6     |  MEM_RE        |Pipeline3Op_1    |    20|
|7     |  mon_ALU       |ALU              |    24|
|8     |  register_bank |Banc_De_Registre |   108|
+------+----------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1483.055 ; gain = 311.477 ; free physical = 59703 ; free virtual = 70602
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2090 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1483.055 ; gain = 311.477 ; free physical = 59713 ; free virtual = 70613
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1483.062 ; gain = 311.477 ; free physical = 59721 ; free virtual = 70620
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LD => LDCE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
234 Infos, 118 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1580.082 ; gain = 420.258 ; free physical = 59687 ; free virtual = 70601
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/kanane/Bureau/4A/ProjetSI/project_1/MicroProc/project_1.runs/synth_1/My_processor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file My_processor_utilization_synth.rpt -pb My_processor_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1604.094 ; gain = 0.000 ; free physical = 59680 ; free virtual = 70594
INFO: [Common 17-206] Exiting Vivado at Wed May 31 17:20:42 2023...
