--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml glib_top.twx glib_top.ncd -o glib_top.twr glib_top.pcf

Design file:              glib_top.ncd
Physical constraint file: glib_top.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p 
PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2456 paths analyzed, 401 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.290ns.
--------------------------------------------------------------------------------

Paths for end point system/rst/rst (SLICE_X30Y58.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/d25 (FF)
  Destination:          system/rst/rst (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.285ns (Levels of Logic = 1)
  Clock Path Skew:      0.030ns (1.481 - 1.451)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/d25 to system/rst/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y128.DQ     Tcko                  0.337   system/rst/d25
                                                       system/rst/clkdiv/d25
    SLICE_X16Y103.D5     net (fanout=2)        1.296   system/rst/d25
    SLICE_X16Y103.D      Tilo                  0.068   system/rst/d25_d25_d_AND_3_o
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X30Y58.CE      net (fanout=2)        2.300   system/rst/d25_d25_d_AND_3_o
    SLICE_X30Y58.CLK     Tceck                 0.284   system/rst/rst
                                                       system/rst/rst
    -------------------------------------------------  ---------------------------
    Total                                      4.285ns (0.689ns logic, 3.596ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/d25_d (FF)
  Destination:          system/rst/rst (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.384ns (Levels of Logic = 1)
  Clock Path Skew:      0.046ns (1.481 - 1.435)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/d25_d to system/rst/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y103.AQ     Tcko                  0.337   system/rst/d25_d
                                                       system/rst/d25_d
    SLICE_X16Y103.D4     net (fanout=1)        0.395   system/rst/d25_d
    SLICE_X16Y103.D      Tilo                  0.068   system/rst/d25_d25_d_AND_3_o
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X30Y58.CE      net (fanout=2)        2.300   system/rst/d25_d25_d_AND_3_o
    SLICE_X30Y58.CLK     Tceck                 0.284   system/rst/rst
                                                       system/rst/rst
    -------------------------------------------------  ---------------------------
    Total                                      3.384ns (0.689ns logic, 2.695ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/nuke_d2 (SLICE_X16Y68.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/d25 (FF)
  Destination:          system/rst/nuke_d2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.371ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (1.463 - 1.451)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/d25 to system/rst/nuke_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y128.DQ     Tcko                  0.337   system/rst/d25
                                                       system/rst/clkdiv/d25
    SLICE_X16Y103.D5     net (fanout=2)        1.296   system/rst/d25
    SLICE_X16Y103.D      Tilo                  0.068   system/rst/d25_d25_d_AND_3_o
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X16Y68.CE      net (fanout=2)        1.386   system/rst/d25_d25_d_AND_3_o
    SLICE_X16Y68.CLK     Tceck                 0.284   system/rst/nuke_d2
                                                       system/rst/nuke_d2
    -------------------------------------------------  ---------------------------
    Total                                      3.371ns (0.689ns logic, 2.682ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/d25_d (FF)
  Destination:          system/rst/nuke_d2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.470ns (Levels of Logic = 1)
  Clock Path Skew:      0.028ns (1.463 - 1.435)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/d25_d to system/rst/nuke_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y103.AQ     Tcko                  0.337   system/rst/d25_d
                                                       system/rst/d25_d
    SLICE_X16Y103.D4     net (fanout=1)        0.395   system/rst/d25_d
    SLICE_X16Y103.D      Tilo                  0.068   system/rst/d25_d25_d_AND_3_o
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X16Y68.CE      net (fanout=2)        1.386   system/rst/d25_d25_d_AND_3_o
    SLICE_X16Y68.CLK     Tceck                 0.284   system/rst/nuke_d2
                                                       system/rst/nuke_d2
    -------------------------------------------------  ---------------------------
    Total                                      2.470ns (0.689ns logic, 1.781ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_24 (SLICE_X12Y135.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/reset_gen/SRL16E (FF)
  Destination:          system/rst/clkdiv/cnt_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.153ns (Levels of Logic = 1)
  Clock Path Skew:      -0.028ns (0.085 - 0.113)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/reset_gen/SRL16E to system/rst/clkdiv/cnt_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y128.A      Treg                  1.577   system/rst/clkdiv/rst_b
                                                       system/rst/clkdiv/reset_gen/SRL16E
    SLICE_X13Y129.A5     net (fanout=2)        0.300   system/rst/clkdiv/rst_b
    SLICE_X13Y129.A      Tilo                  0.068   system/rst/clkdiv/rst_b_inv
                                                       system/rst/clkdiv/rst_b_inv1_INV_0
    SLICE_X12Y135.SR     net (fanout=7)        0.960   system/rst/clkdiv/rst_b_inv
    SLICE_X12Y135.CLK    Trck                  0.248   system/rst/clkdiv/cnt<24>
                                                       system/rst/clkdiv/cnt_24
    -------------------------------------------------  ---------------------------
    Total                                      3.153ns (1.893ns logic, 1.260ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X90Y110.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done to system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y110.AQ     Tcko                  0.115   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    SLICE_X90Y110.A5     net (fanout=2)        0.072   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
    SLICE_X90Y110.CLK    Tah         (-Th)     0.076   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (0.039ns logic, 0.072ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X102Y99.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done to system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y99.CQ     Tcko                  0.115   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    SLICE_X102Y99.C5     net (fanout=2)        0.073   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
    SLICE_X102Y99.CLK    Tah         (-Th)     0.076   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.039ns logic, 0.073ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_0 (SLICE_X12Y129.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/clkdiv/cnt_0 (FF)
  Destination:          system/rst/clkdiv/cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/clkdiv/cnt_0 to system/rst/clkdiv/cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y129.AQ     Tcko                  0.115   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/cnt_0
    SLICE_X12Y129.A5     net (fanout=1)        0.067   system/rst/clkdiv/cnt<0>
    SLICE_X12Y129.CLK    Tah         (-Th)     0.039   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/Mcount_cnt_lut<0>_INV_0
                                                       system/rst/clkdiv/Mcount_cnt_cy<3>
                                                       system/rst/clkdiv/cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.143ns (0.076ns logic, 0.067ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP         
"system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44477 paths analyzed, 13540 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.192ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (SLICE_X62Y151.A2), 232 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.016ns (Levels of Logic = 5)
  Clock Path Skew:      -0.141ns (0.825 - 0.966)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y116.AMUX   Tshcko                0.422   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X90Y131.C5     net (fanout=135)      1.137   system/mac_rx_valid<2>
    SLICE_X90Y131.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X60Y150.B2     net (fanout=535)      3.049   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X60Y150.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.low_addr_i
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n019061
    SLICE_X63Y151.B2     net (fanout=10)       0.881   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n01905
    SLICE_X63Y151.COUT   Topcyb                0.404   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190931
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X63Y152.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X63Y152.DMUX   Tcind                 0.328   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<11>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X62Y151.A2     net (fanout=1)        0.586   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<11>
    SLICE_X62Y151.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      7.016ns (1.363ns logic, 5.653ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.747ns (Levels of Logic = 5)
  Clock Path Skew:      -0.141ns (0.825 - 0.966)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y116.AMUX   Tshcko                0.422   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X90Y131.C5     net (fanout=135)      1.137   system/mac_rx_valid<2>
    SLICE_X90Y131.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X60Y150.B2     net (fanout=535)      3.049   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X60Y150.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.low_addr_i
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n019061
    SLICE_X63Y151.A2     net (fanout=10)       0.607   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n01905
    SLICE_X63Y151.COUT   Topcya                0.409   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190831
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X63Y152.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X63Y152.DMUX   Tcind                 0.328   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<11>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X62Y151.A2     net (fanout=1)        0.586   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<11>
    SLICE_X62Y151.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      6.747ns (1.368ns logic, 5.379ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.739ns (Levels of Logic = 6)
  Clock Path Skew:      -0.141ns (0.825 - 0.966)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y116.AMUX   Tshcko                0.422   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X90Y131.C5     net (fanout=135)      1.137   system/mac_rx_valid<2>
    SLICE_X90Y131.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X60Y150.B2     net (fanout=535)      3.049   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X60Y150.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.low_addr_i
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n019061
    SLICE_X63Y150.D1     net (fanout=10)       0.611   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n01905
    SLICE_X63Y150.COUT   Topcyd                0.319   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190731
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X63Y151.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X63Y151.COUT   Tbyp                  0.078   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X63Y152.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X63Y152.DMUX   Tcind                 0.328   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<11>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X62Y151.A2     net (fanout=1)        0.586   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<11>
    SLICE_X62Y151.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      6.739ns (1.356ns logic, 5.383ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_28 (SLICE_X61Y100.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.953ns (Levels of Logic = 2)
  Clock Path Skew:      -0.185ns (0.592 - 0.777)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y116.AMUX   Tshcko                0.422   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X90Y131.C5     net (fanout=135)      1.137   system/mac_rx_valid<2>
    SLICE_X90Y131.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X68Y96.A2      net (fanout=535)      3.610   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X68Y96.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable321
    SLICE_X61Y100.SR     net (fanout=7)        1.135   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
    SLICE_X61Y100.CLK    Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<31>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_28
    -------------------------------------------------  ---------------------------
    Total                                      6.953ns (1.071ns logic, 5.882ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.236ns (Levels of Logic = 2)
  Clock Path Skew:      -0.252ns (0.763 - 1.015)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y131.CQ     Tcko                  0.381   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X90Y131.C3     net (fanout=1)        0.461   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X90Y131.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X68Y96.A2      net (fanout=535)      3.610   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X68Y96.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable321
    SLICE_X61Y100.SR     net (fanout=7)        1.135   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
    SLICE_X61Y100.CLK    Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<31>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_28
    -------------------------------------------------  ---------------------------
    Total                                      6.236ns (1.030ns logic, 5.206ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.138ns (Levels of Logic = 1)
  Clock Path Skew:      -0.185ns (0.592 - 0.777)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y116.AMUX   Tshcko                0.422   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X68Y96.A3      net (fanout=135)      2.000   system/mac_rx_valid<2>
    SLICE_X68Y96.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable321
    SLICE_X61Y100.SR     net (fanout=7)        1.135   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
    SLICE_X61Y100.CLK    Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<31>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_28
    -------------------------------------------------  ---------------------------
    Total                                      4.138ns (1.003ns logic, 3.135ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_29 (SLICE_X61Y100.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.953ns (Levels of Logic = 2)
  Clock Path Skew:      -0.185ns (0.592 - 0.777)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y116.AMUX   Tshcko                0.422   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X90Y131.C5     net (fanout=135)      1.137   system/mac_rx_valid<2>
    SLICE_X90Y131.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X68Y96.A2      net (fanout=535)      3.610   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X68Y96.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable321
    SLICE_X61Y100.SR     net (fanout=7)        1.135   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
    SLICE_X61Y100.CLK    Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<31>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_29
    -------------------------------------------------  ---------------------------
    Total                                      6.953ns (1.071ns logic, 5.882ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.236ns (Levels of Logic = 2)
  Clock Path Skew:      -0.252ns (0.763 - 1.015)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y131.CQ     Tcko                  0.381   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X90Y131.C3     net (fanout=1)        0.461   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X90Y131.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X68Y96.A2      net (fanout=535)      3.610   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X68Y96.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable321
    SLICE_X61Y100.SR     net (fanout=7)        1.135   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
    SLICE_X61Y100.CLK    Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<31>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_29
    -------------------------------------------------  ---------------------------
    Total                                      6.236ns (1.030ns logic, 5.206ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.138ns (Levels of Logic = 1)
  Clock Path Skew:      -0.185ns (0.592 - 0.777)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y116.AMUX   Tshcko                0.422   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X68Y96.A3      net (fanout=135)      2.000   system/mac_rx_valid<2>
    SLICE_X68Y96.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable321
    SLICE_X61Y100.SR     net (fanout=7)        1.135   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
    SLICE_X61Y100.CLK    Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<31>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_29
    -------------------------------------------------  ---------------------------
    Total                                      4.138ns (1.003ns logic, 3.135ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X4Y27.DIADI1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.172ns (Levels of Logic = 0)
  Clock Path Skew:      0.151ns (0.440 - 0.289)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_1 to system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X71Y133.BQ        Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/dia<3>
                                                          system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_1
    RAMB36_X4Y27.DIADI1     net (fanout=1)        0.272   system/phy_en.phy_ipb_ctrl/udp_if/dia<1>
    RAMB36_X4Y27.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.172ns (-0.100ns logic, 0.272ns route)
                                                          (-58.1% logic, 158.1% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X4Y27.DIADI0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.175ns (Levels of Logic = 0)
  Clock Path Skew:      0.151ns (0.440 - 0.289)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_0 to system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X71Y133.AQ        Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/dia<3>
                                                          system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_0
    RAMB36_X4Y27.DIADI0     net (fanout=1)        0.275   system/phy_en.phy_ipb_ctrl/udp_if/dia<0>
    RAMB36_X4Y27.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.175ns (-0.100ns logic, 0.275ns route)
                                                          (-57.1% logic, 157.1% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X4Y27.DIADI6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_6 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.178ns (Levels of Logic = 0)
  Clock Path Skew:      0.150ns (0.440 - 0.290)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_6 to system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X70Y132.CQ        Tcko                  0.115   system/phy_en.phy_ipb_ctrl/udp_if/dia<7>
                                                          system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_6
    RAMB36_X4Y27.DIADI6     net (fanout=1)        0.261   system/phy_en.phy_ipb_ctrl/udp_if/dia<6>
    RAMB36_X4Y27.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.178ns (-0.083ns logic, 0.261ns route)
                                                          (-46.6% logic, 146.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/clkbuf/I
  Logical resource: system/phy_en.phy_eth/clkbuf/I
  Location pin: BUFR_X2Y5.I
  Clock network: system/phy_en.phy_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y10.RXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y10.TXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP   
      "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44518 paths analyzed, 13547 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.217ns.
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low (SLICE_X74Y55.A6), 320 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.082ns (Levels of Logic = 6)
  Clock Path Skew:      -0.100ns (0.676 - 0.776)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y72.AMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X90Y67.A3      net (fanout=140)      0.763   system/mac_rx_valid<0>
    SLICE_X90Y67.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X74Y50.B4      net (fanout=538)      2.182   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X74Y50.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping_addr<1>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n0190531
    SLICE_X74Y51.B1      net (fanout=26)       0.764   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n019053
    SLICE_X74Y51.COUT    Topcyb                0.406   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n0190532
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X74Y52.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X74Y52.DMUX    Tcind                 0.329   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X74Y55.B1      net (fanout=1)        0.858   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<7>
    SLICE_X74Y55.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>_SW0
    SLICE_X74Y55.A6      net (fanout=1)        0.124   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/N01
    SLICE_X74Y55.CLK     Tas                   0.030   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      6.082ns (1.391ns logic, 4.691ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.023ns (Levels of Logic = 6)
  Clock Path Skew:      -0.100ns (0.676 - 0.776)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y72.AMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X90Y67.A3      net (fanout=140)      0.763   system/mac_rx_valid<0>
    SLICE_X90Y67.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X74Y50.B4      net (fanout=538)      2.182   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X74Y50.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping_addr<1>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n0190531
    SLICE_X74Y51.C1      net (fanout=26)       0.771   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n019053
    SLICE_X74Y51.COUT    Topcyc                0.340   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n0190631
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X74Y52.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X74Y52.DMUX    Tcind                 0.329   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X74Y55.B1      net (fanout=1)        0.858   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<7>
    SLICE_X74Y55.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>_SW0
    SLICE_X74Y55.A6      net (fanout=1)        0.124   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/N01
    SLICE_X74Y55.CLK     Tas                   0.030   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      6.023ns (1.325ns logic, 4.698ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.948ns (Levels of Logic = 6)
  Clock Path Skew:      -0.100ns (0.676 - 0.776)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y72.AMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X90Y67.A3      net (fanout=140)      0.763   system/mac_rx_valid<0>
    SLICE_X90Y67.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X74Y50.B4      net (fanout=538)      2.182   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X74Y50.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping_addr<1>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n0190531
    SLICE_X74Y51.A2      net (fanout=26)       0.626   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n019053
    SLICE_X74Y51.COUT    Topcya                0.410   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_lut<0>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X74Y52.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X74Y52.DMUX    Tcind                 0.329   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X74Y55.B1      net (fanout=1)        0.858   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<7>
    SLICE_X74Y55.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>_SW0
    SLICE_X74Y55.A6      net (fanout=1)        0.124   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/N01
    SLICE_X74Y55.CLK     Tas                   0.030   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      5.948ns (1.395ns logic, 4.553ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int_15 (SLICE_X61Y72.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.997ns (Levels of Logic = 2)
  Clock Path Skew:      -0.170ns (0.606 - 0.776)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y72.AMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X90Y67.A3      net (fanout=140)      0.763   system/mac_rx_valid<0>
    SLICE_X90Y67.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X60Y54.C5      net (fanout=538)      2.541   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X60Y54.CMUX    Tilo                  0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/addr_to_set<2>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/_n0113_inv1
    SLICE_X61Y72.CE      net (fanout=13)       1.687   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/_n0113_inv
    SLICE_X61Y72.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int<18>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int_15
    -------------------------------------------------  ---------------------------
    Total                                      5.997ns (1.006ns logic, 4.991ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.383ns (Levels of Logic = 2)
  Clock Path Skew:      -0.166ns (0.606 - 0.772)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y67.AQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X90Y67.A5      net (fanout=1)        0.190   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X90Y67.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X60Y54.C5      net (fanout=538)      2.541   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X60Y54.CMUX    Tilo                  0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/addr_to_set<2>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/_n0113_inv1
    SLICE_X61Y72.CE      net (fanout=13)       1.687   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/_n0113_inv
    SLICE_X61Y72.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int<18>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int_15
    -------------------------------------------------  ---------------------------
    Total                                      5.383ns (0.965ns logic, 4.418ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.319ns (Levels of Logic = 1)
  Clock Path Skew:      -0.170ns (0.606 - 0.776)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y72.AMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X60Y54.C3      net (fanout=140)      2.700   system/mac_rx_valid<0>
    SLICE_X60Y54.CMUX    Tilo                  0.192   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/addr_to_set<2>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/_n0113_inv1
    SLICE_X61Y72.CE      net (fanout=13)       1.687   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/_n0113_inv
    SLICE_X61Y72.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int<18>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int_15
    -------------------------------------------------  ---------------------------
    Total                                      5.319ns (0.932ns logic, 4.387ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int_16 (SLICE_X61Y72.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.997ns (Levels of Logic = 2)
  Clock Path Skew:      -0.170ns (0.606 - 0.776)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y72.AMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X90Y67.A3      net (fanout=140)      0.763   system/mac_rx_valid<0>
    SLICE_X90Y67.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X60Y54.C5      net (fanout=538)      2.541   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X60Y54.CMUX    Tilo                  0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/addr_to_set<2>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/_n0113_inv1
    SLICE_X61Y72.CE      net (fanout=13)       1.687   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/_n0113_inv
    SLICE_X61Y72.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int<18>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int_16
    -------------------------------------------------  ---------------------------
    Total                                      5.997ns (1.006ns logic, 4.991ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.383ns (Levels of Logic = 2)
  Clock Path Skew:      -0.166ns (0.606 - 0.772)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y67.AQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X90Y67.A5      net (fanout=1)        0.190   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X90Y67.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X60Y54.C5      net (fanout=538)      2.541   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X60Y54.CMUX    Tilo                  0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/addr_to_set<2>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/_n0113_inv1
    SLICE_X61Y72.CE      net (fanout=13)       1.687   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/_n0113_inv
    SLICE_X61Y72.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int<18>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int_16
    -------------------------------------------------  ---------------------------
    Total                                      5.383ns (0.965ns logic, 4.418ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.319ns (Levels of Logic = 1)
  Clock Path Skew:      -0.170ns (0.606 - 0.776)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y72.AMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X60Y54.C3      net (fanout=140)      2.700   system/mac_rx_valid<0>
    SLICE_X60Y54.CMUX    Tilo                  0.192   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/addr_to_set<2>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/_n0113_inv1
    SLICE_X61Y72.CE      net (fanout=13)       1.687   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/_n0113_inv
    SLICE_X61Y72.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int<18>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int_16
    -------------------------------------------------  ---------------------------
    Total                                      5.319ns (0.932ns logic, 4.387ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y0.PHYEMACRXNOTINTABLE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.032ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/rxnotintable_r (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.069ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.365 - 0.328)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/rxnotintable_r to system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    SLICE_X94Y87.CQ                Tcko                  0.098   system/amc_p0_en.amc_p0_eth/basex/rxnotintable_r
                                                                 system/amc_p0_en.amc_p0_eth/basex/rxnotintable_r
    TEMAC_X0Y0.PHYEMACRXNOTINTABLE net (fanout=1)        0.241   system/amc_p0_en.amc_p0_eth/basex/rxnotintable_r
    TEMAC_X0Y0.PHYEMACGTXCLK       Tmacckd_NOTINT(-Th)     0.270   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
                                                                 system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    -----------------------------------------------------------  ---------------------------
    Total                                                0.069ns (-0.172ns logic, 0.241ns route)
                                                                 (-249.3% logic, 349.3% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/SYNC_RX_RESET_I/R3 (SLICE_X90Y78.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.040ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/SYNC_RX_RESET_I/R2 (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/SYNC_RX_RESET_I/R3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 0)
  Clock Path Skew:      0.103ns (0.502 - 0.399)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/SYNC_RX_RESET_I/R2 to system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/SYNC_RX_RESET_I/R3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y80.BQ      Tcko                  0.115   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/SYNC_RX_RESET_I/R2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/SYNC_RX_RESET_I/R2
    SLICE_X90Y78.CX      net (fanout=2)        0.141   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/SYNC_RX_RESET_I/R2
    SLICE_X90Y78.CLK     Tckdi       (-Th)     0.113   system/amc_p0_en.amc_p0_eth/basex/rx_reset
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/SYNC_RX_RESET_I/R3
    -------------------------------------------------  ---------------------------
    Total                                      0.143ns (0.002ns logic, 0.141ns route)
                                                       (1.4% logic, 98.6% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y0.PHYEMACRXCLKCORCNT1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.041ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/rxclkcorcnt_r_1 (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.107ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (0.788 - 0.722)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/rxclkcorcnt_r_1 to system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    SLICE_X97Y90.BQ                Tcko                  0.270   system/amc_p0_en.amc_p0_eth/basex/txcharisk_r
                                                                 system/amc_p0_en.amc_p0_eth/basex/rxclkcorcnt_r_1
    TEMAC_X0Y0.PHYEMACRXCLKCORCNT1 net (fanout=1)        0.544   system/amc_p0_en.amc_p0_eth/basex/rxclkcorcnt_r<1>
    TEMAC_X0Y0.PHYEMACGTXCLK       Tmacckd_CORCNT(-Th)     0.707   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
                                                                 system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    -----------------------------------------------------------  ---------------------------
    Total                                                0.107ns (-0.437ns logic, 0.544ns route)
                                                                 (-408.4% logic, 508.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Logical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Location pin: BUFR_X2Y4.I
  Clock network: system/amc_p0_en.amc_p0_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y9.RXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y9.TXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" 
TS_xpoint1_clk1_p PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 721 paths analyzed, 111 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.854ns (Levels of Logic = 1)
  Clock Path Skew:      0.166ns (1.603 - 1.437)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y141.DQ     Tcko                  0.381   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X29Y68.D1      net (fanout=22)       4.344   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X29Y68.D       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.743   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      6.854ns (0.767ns logic, 6.087ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.649ns (Levels of Logic = 1)
  Clock Path Skew:      0.166ns (1.603 - 1.437)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y141.DMUX   Tshcko                0.465   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X29Y68.D2      net (fanout=23)       4.055   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X29Y68.D       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.743   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      6.649ns (0.851ns logic, 5.798ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.887ns (Levels of Logic = 0)
  Clock Path Skew:      0.166ns (1.603 - 1.437)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y141.DMUX   Tshcko                0.465   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.AX      net (fanout=23)       5.388   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.CLK     Tdick                 0.034   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.887ns (0.499ns logic, 5.388ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_pwrdown (SLICE_X29Y68.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.373ns (Levels of Logic = 1)
  Clock Path Skew:      0.047ns (1.484 - 1.437)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y141.DQ     Tcko                  0.381   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X29Y68.D1      net (fanout=22)       4.344   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X29Y68.D       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X29Y68.CE      net (fanout=2)        0.262   system/cdce_synch/_n0067_inv
    SLICE_X29Y68.CLK     Tceck                 0.318   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      5.373ns (0.767ns logic, 4.606ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.168ns (Levels of Logic = 1)
  Clock Path Skew:      0.047ns (1.484 - 1.437)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y141.DMUX   Tshcko                0.465   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X29Y68.D2      net (fanout=23)       4.055   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X29Y68.D       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X29Y68.CE      net (fanout=2)        0.262   system/cdce_synch/_n0067_inv
    SLICE_X29Y68.CLK     Tceck                 0.318   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      5.168ns (0.851ns logic, 4.317ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_10 (SLICE_X13Y144.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_10 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_10 to system/cdce_synch/cdce_control.timer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y144.CQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/cdce_control.timer_10
    SLICE_X13Y144.C5     net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_10
    SLICE_X13Y144.CLK    Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT21
                                                       system/cdce_synch/cdce_control.timer_10
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_14 (SLICE_X13Y145.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_14 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_14 to system/cdce_synch/cdce_control.timer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y145.CQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/cdce_control.timer_14
    SLICE_X13Y145.C5     net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_14
    SLICE_X13Y145.CLK    Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT61
                                                       system/cdce_synch/cdce_control.timer_14
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_18 (SLICE_X13Y146.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_18 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_18 to system/cdce_synch/cdce_control.timer_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y146.CQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_19
                                                       system/cdce_synch/cdce_control.timer_18
    SLICE_X13Y146.C5     net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_18
    SLICE_X13Y146.CLK    Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_19
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT101
                                                       system/cdce_synch/cdce_control.timer_18
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y1.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/MGTREFCLKTX0
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/MGTREFCLKTX0
  Location pin: GTXE1_X0Y1.SOUTHREFCLKTX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y0.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y1.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y1.TXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y0.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8721 paths analyzed, 4195 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.651ns.
--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/chipscope_ila_inst/U0/I_TQ0.G_TW[14].U_TQ (SLICE_X51Y10.C3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/chipscope_ila_inst/U0/I_TQ0.G_TW[14].U_TQ (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.194ns (Levels of Logic = 1)
  Clock Path Skew:      -0.422ns (1.422 - 1.844)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i to usr/link_tracking_1_inst/chipscope_ila_inst/U0/I_TQ0.G_TW[14].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXDATA14  Tgtxcko_RXDATA        0.541   usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
    SLICE_X51Y10.C3      net (fanout=17)       3.620   usr/rx_data<30>
    SLICE_X51Y10.CLK     Tas                   0.033   usr/link_tracking_1_inst/chipscope_ila_inst/U0/iTRIG_IN<11>
                                                       usr/rx_data<30>_rt
                                                       usr/link_tracking_1_inst/chipscope_ila_inst/U0/I_TQ0.G_TW[14].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      4.194ns (0.574ns logic, 3.620ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/chipscope_ila_inst/U0/I_TQ0.G_TW[1].U_TQ (SLICE_X46Y9.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/chipscope_ila_inst/U0/I_TQ0.G_TW[1].U_TQ (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.126ns (Levels of Logic = 0)
  Clock Path Skew:      -0.422ns (1.422 - 1.844)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i to usr/link_tracking_1_inst/chipscope_ila_inst/U0/I_TQ0.G_TW[1].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXDATA1   Tgtxcko_RXDATA        0.541   usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
    SLICE_X46Y9.BX       net (fanout=14)       3.551   usr/rx_data<17>
    SLICE_X46Y9.CLK      Tdick                 0.034   usr/link_tracking_1_inst/chipscope_ila_inst/U0/iTRIG_IN<3>
                                                       usr/link_tracking_1_inst/chipscope_ila_inst/U0/I_TQ0.G_TW[1].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      4.126ns (0.575ns logic, 3.551ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/gtx_rx_mux_inst/data_175 (SLICE_X67Y3.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_175 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.134ns (Levels of Logic = 1)
  Clock Path Skew:      -0.404ns (0.896 - 1.300)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_175
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXDATA15  Tgtxcko_RXDATA        0.541   usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
    SLICE_X67Y3.D1       net (fanout=17)       3.523   usr/rx_data<31>
    SLICE_X67Y3.CLK      Tas                   0.070   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<175>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/Mmux_data[175]_rx_data_i[15]_MUX_2585_o11
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_175
    -------------------------------------------------  ---------------------------
    Total                                      4.134ns (0.611ns logic, 3.523ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/ipb_tracking_inst/tracking_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAMB36_X6Y0.DIBDI16), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_126 (FF)
  Destination:          usr/link_tracking_1_inst/ipb_tracking_inst/tracking_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.175ns (Levels of Logic = 0)
  Clock Path Skew:      0.151ns (0.550 - 0.399)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_126 to usr/link_tracking_1_inst/ipb_tracking_inst/tracking_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X103Y5.CMUX      Tshcko                0.128   usr/link_tracking_1_inst/track_rx_data<143>
                                                         usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_126
    RAMB36_X6Y0.DIBDI16    net (fanout=1)        0.245   usr/link_tracking_1_inst/track_rx_data<126>
    RAMB36_X6Y0.CLKBWRCLKL Trckd_DIA   (-Th)     0.198   usr/link_tracking_1_inst/ipb_tracking_inst/tracking_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                         usr/link_tracking_1_inst/ipb_tracking_inst/tracking_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.175ns (-0.070ns logic, 0.245ns route)
                                                         (-40.0% logic, 140.0% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/ipb_tracking_inst/tracking_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAMB36_X6Y2.DIPBDIP3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_71 (FF)
  Destination:          usr/link_tracking_1_inst/ipb_tracking_inst/tracking_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.174ns (Levels of Logic = 0)
  Clock Path Skew:      0.150ns (0.545 - 0.395)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_71 to usr/link_tracking_1_inst/ipb_tracking_inst/tracking_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X102Y12.DMUX     Tshcko                0.146   usr/link_tracking_1_inst/track_rx_data<51>
                                                         usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_71
    RAMB36_X6Y2.DIPBDIP3   net (fanout=1)        0.226   usr/link_tracking_1_inst/track_rx_data<71>
    RAMB36_X6Y2.CLKBWRCLKL Trckd_DIA   (-Th)     0.198   usr/link_tracking_1_inst/ipb_tracking_inst/tracking_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                         usr/link_tracking_1_inst/ipb_tracking_inst/tracking_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.174ns (-0.052ns logic, 0.226ns route)
                                                         (-29.9% logic, 129.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAMB36_X2Y1.DIBDI4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_1_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.FF (FF)
  Destination:          usr/link_tracking_1_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.167ns (Levels of Logic = 0)
  Clock Path Skew:      0.143ns (0.565 - 0.422)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_1_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.FF to usr/link_tracking_1_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X32Y8.AMUX       Tshcko                0.146   usr/link_tracking_1_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<4>
                                                         usr/link_tracking_1_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.FF
    RAMB36_X2Y1.DIBDI4     net (fanout=1)        0.219   usr/link_tracking_1_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<3>
    RAMB36_X2Y1.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/link_tracking_1_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
                                                         usr/link_tracking_1_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.167ns (-0.052ns logic, 0.219ns route)
                                                         (-31.1% logic, 131.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y1.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y1.TXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y0.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y4.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/n0551<0>/SR
  Logical resource: system/sram2_if/bist/ERRORCOUNTER_O_0/SR
  Location pin: SLICE_X4Y56.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y28.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y10.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X4Y28.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X12Y21.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 137543 paths analyzed, 1679 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.097ns.
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_28 (SLICE_X36Y67.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.694ns (Levels of Logic = 9)
  Clock Path Skew:      -0.198ns (3.076 - 3.274)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y74.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X48Y19.C5      net (fanout=68)       3.169   system/ipb_arb/src<1>
    SLICE_X48Y19.C       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X41Y62.D3      net (fanout=304)      2.781   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X41Y62.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X42Y62.D2      net (fanout=1)        0.598   system/ipb_fabric/N01
    SLICE_X42Y62.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X45Y67.B2      net (fanout=39)       0.900   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X45Y67.BMUX    Tilo                  0.197   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X44Y62.B5      net (fanout=1)        0.595   system/ipb_fabric/N36
    SLICE_X44Y62.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X44Y62.C2      net (fanout=33)       0.614   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X44Y62.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X23Y85.B4      net (fanout=4)        2.148   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X23Y85.BMUX    Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X23Y85.A2      net (fanout=7)        0.592   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X23Y85.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1993_o11
    SLICE_X20Y86.A5      net (fanout=7)        0.443   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1993_o
    SLICE_X20Y86.A       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X36Y67.SR      net (fanout=15)       2.154   system/sram2_if/sramInterface/_n0147
    SLICE_X36Y67.CLK     Tsrck                 0.455   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     15.694ns (1.700ns logic, 13.994ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.595ns (Levels of Logic = 9)
  Clock Path Skew:      -0.198ns (3.076 - 3.274)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y74.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X48Y19.C6      net (fanout=69)       3.070   system/ipb_arb/src<0>
    SLICE_X48Y19.C       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X41Y62.D3      net (fanout=304)      2.781   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X41Y62.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X42Y62.D2      net (fanout=1)        0.598   system/ipb_fabric/N01
    SLICE_X42Y62.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X45Y67.B2      net (fanout=39)       0.900   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X45Y67.BMUX    Tilo                  0.197   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X44Y62.B5      net (fanout=1)        0.595   system/ipb_fabric/N36
    SLICE_X44Y62.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X44Y62.C2      net (fanout=33)       0.614   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X44Y62.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X23Y85.B4      net (fanout=4)        2.148   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X23Y85.BMUX    Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X23Y85.A2      net (fanout=7)        0.592   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X23Y85.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1993_o11
    SLICE_X20Y86.A5      net (fanout=7)        0.443   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1993_o
    SLICE_X20Y86.A       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X36Y67.SR      net (fanout=15)       2.154   system/sram2_if/sramInterface/_n0147
    SLICE_X36Y67.CLK     Tsrck                 0.455   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     15.595ns (1.700ns logic, 13.895ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.571ns (Levels of Logic = 9)
  Clock Path Skew:      -0.199ns (3.076 - 3.275)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y77.BQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_1
    SLICE_X48Y19.C4      net (fanout=35)       3.090   system/ipb_from_masters[2]_ipb_addr<1>
    SLICE_X48Y19.C       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X41Y62.D3      net (fanout=304)      2.781   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X41Y62.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X42Y62.D2      net (fanout=1)        0.598   system/ipb_fabric/N01
    SLICE_X42Y62.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X45Y67.B2      net (fanout=39)       0.900   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X45Y67.BMUX    Tilo                  0.197   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X44Y62.B5      net (fanout=1)        0.595   system/ipb_fabric/N36
    SLICE_X44Y62.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X44Y62.C2      net (fanout=33)       0.614   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X44Y62.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X23Y85.B4      net (fanout=4)        2.148   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X23Y85.BMUX    Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X23Y85.A2      net (fanout=7)        0.592   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X23Y85.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1993_o11
    SLICE_X20Y86.A5      net (fanout=7)        0.443   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1993_o
    SLICE_X20Y86.A       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X36Y67.SR      net (fanout=15)       2.154   system/sram2_if/sramInterface/_n0147
    SLICE_X36Y67.CLK     Tsrck                 0.455   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     15.571ns (1.656ns logic, 13.915ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_27 (SLICE_X36Y67.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.694ns (Levels of Logic = 9)
  Clock Path Skew:      -0.198ns (3.076 - 3.274)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y74.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X48Y19.C5      net (fanout=68)       3.169   system/ipb_arb/src<1>
    SLICE_X48Y19.C       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X41Y62.D3      net (fanout=304)      2.781   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X41Y62.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X42Y62.D2      net (fanout=1)        0.598   system/ipb_fabric/N01
    SLICE_X42Y62.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X45Y67.B2      net (fanout=39)       0.900   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X45Y67.BMUX    Tilo                  0.197   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X44Y62.B5      net (fanout=1)        0.595   system/ipb_fabric/N36
    SLICE_X44Y62.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X44Y62.C2      net (fanout=33)       0.614   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X44Y62.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X23Y85.B4      net (fanout=4)        2.148   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X23Y85.BMUX    Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X23Y85.A2      net (fanout=7)        0.592   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X23Y85.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1993_o11
    SLICE_X20Y86.A5      net (fanout=7)        0.443   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1993_o
    SLICE_X20Y86.A       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X36Y67.SR      net (fanout=15)       2.154   system/sram2_if/sramInterface/_n0147
    SLICE_X36Y67.CLK     Tsrck                 0.455   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     15.694ns (1.700ns logic, 13.994ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.595ns (Levels of Logic = 9)
  Clock Path Skew:      -0.198ns (3.076 - 3.274)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y74.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X48Y19.C6      net (fanout=69)       3.070   system/ipb_arb/src<0>
    SLICE_X48Y19.C       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X41Y62.D3      net (fanout=304)      2.781   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X41Y62.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X42Y62.D2      net (fanout=1)        0.598   system/ipb_fabric/N01
    SLICE_X42Y62.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X45Y67.B2      net (fanout=39)       0.900   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X45Y67.BMUX    Tilo                  0.197   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X44Y62.B5      net (fanout=1)        0.595   system/ipb_fabric/N36
    SLICE_X44Y62.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X44Y62.C2      net (fanout=33)       0.614   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X44Y62.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X23Y85.B4      net (fanout=4)        2.148   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X23Y85.BMUX    Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X23Y85.A2      net (fanout=7)        0.592   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X23Y85.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1993_o11
    SLICE_X20Y86.A5      net (fanout=7)        0.443   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1993_o
    SLICE_X20Y86.A       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X36Y67.SR      net (fanout=15)       2.154   system/sram2_if/sramInterface/_n0147
    SLICE_X36Y67.CLK     Tsrck                 0.455   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     15.595ns (1.700ns logic, 13.895ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.571ns (Levels of Logic = 9)
  Clock Path Skew:      -0.199ns (3.076 - 3.275)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y77.BQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_1
    SLICE_X48Y19.C4      net (fanout=35)       3.090   system/ipb_from_masters[2]_ipb_addr<1>
    SLICE_X48Y19.C       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X41Y62.D3      net (fanout=304)      2.781   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X41Y62.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X42Y62.D2      net (fanout=1)        0.598   system/ipb_fabric/N01
    SLICE_X42Y62.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X45Y67.B2      net (fanout=39)       0.900   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X45Y67.BMUX    Tilo                  0.197   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X44Y62.B5      net (fanout=1)        0.595   system/ipb_fabric/N36
    SLICE_X44Y62.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X44Y62.C2      net (fanout=33)       0.614   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X44Y62.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X23Y85.B4      net (fanout=4)        2.148   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X23Y85.BMUX    Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X23Y85.A2      net (fanout=7)        0.592   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X23Y85.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1993_o11
    SLICE_X20Y86.A5      net (fanout=7)        0.443   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1993_o
    SLICE_X20Y86.A       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X36Y67.SR      net (fanout=15)       2.154   system/sram2_if/sramInterface/_n0147
    SLICE_X36Y67.CLK     Tsrck                 0.455   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     15.571ns (1.656ns logic, 13.915ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_15 (SLICE_X34Y84.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_15 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.439ns (Levels of Logic = 9)
  Clock Path Skew:      -0.325ns (2.949 - 3.274)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y74.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X48Y19.C5      net (fanout=68)       3.169   system/ipb_arb/src<1>
    SLICE_X48Y19.C       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X41Y62.D3      net (fanout=304)      2.781   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X41Y62.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X42Y62.D2      net (fanout=1)        0.598   system/ipb_fabric/N01
    SLICE_X42Y62.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X45Y67.B2      net (fanout=39)       0.900   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X45Y67.BMUX    Tilo                  0.197   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X44Y62.B5      net (fanout=1)        0.595   system/ipb_fabric/N36
    SLICE_X44Y62.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X44Y62.C2      net (fanout=33)       0.614   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X44Y62.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X23Y85.B4      net (fanout=4)        2.148   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X23Y85.BMUX    Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X23Y85.A2      net (fanout=7)        0.592   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X23Y85.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1993_o11
    SLICE_X20Y86.A5      net (fanout=7)        0.443   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1993_o
    SLICE_X20Y86.A       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X34Y84.SR      net (fanout=15)       1.841   system/sram2_if/sramInterface/_n0147
    SLICE_X34Y84.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<16>
                                                       system/sram2_if/sramInterface/DATA_O_15
    -------------------------------------------------  ---------------------------
    Total                                     15.439ns (1.758ns logic, 13.681ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_15 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.340ns (Levels of Logic = 9)
  Clock Path Skew:      -0.325ns (2.949 - 3.274)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y74.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X48Y19.C6      net (fanout=69)       3.070   system/ipb_arb/src<0>
    SLICE_X48Y19.C       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X41Y62.D3      net (fanout=304)      2.781   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X41Y62.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X42Y62.D2      net (fanout=1)        0.598   system/ipb_fabric/N01
    SLICE_X42Y62.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X45Y67.B2      net (fanout=39)       0.900   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X45Y67.BMUX    Tilo                  0.197   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X44Y62.B5      net (fanout=1)        0.595   system/ipb_fabric/N36
    SLICE_X44Y62.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X44Y62.C2      net (fanout=33)       0.614   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X44Y62.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X23Y85.B4      net (fanout=4)        2.148   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X23Y85.BMUX    Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X23Y85.A2      net (fanout=7)        0.592   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X23Y85.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1993_o11
    SLICE_X20Y86.A5      net (fanout=7)        0.443   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1993_o
    SLICE_X20Y86.A       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X34Y84.SR      net (fanout=15)       1.841   system/sram2_if/sramInterface/_n0147
    SLICE_X34Y84.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<16>
                                                       system/sram2_if/sramInterface/DATA_O_15
    -------------------------------------------------  ---------------------------
    Total                                     15.340ns (1.758ns logic, 13.582ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_15 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.316ns (Levels of Logic = 9)
  Clock Path Skew:      -0.326ns (2.949 - 3.275)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 to system/sram2_if/sramInterface/DATA_O_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y77.BQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_1
    SLICE_X48Y19.C4      net (fanout=35)       3.090   system/ipb_from_masters[2]_ipb_addr<1>
    SLICE_X48Y19.C       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X41Y62.D3      net (fanout=304)      2.781   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X41Y62.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X42Y62.D2      net (fanout=1)        0.598   system/ipb_fabric/N01
    SLICE_X42Y62.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X45Y67.B2      net (fanout=39)       0.900   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X45Y67.BMUX    Tilo                  0.197   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X44Y62.B5      net (fanout=1)        0.595   system/ipb_fabric/N36
    SLICE_X44Y62.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X44Y62.C2      net (fanout=33)       0.614   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X44Y62.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X23Y85.B4      net (fanout=4)        2.148   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X23Y85.BMUX    Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X23Y85.A2      net (fanout=7)        0.592   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X23Y85.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1993_o11
    SLICE_X20Y86.A5      net (fanout=7)        0.443   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1993_o
    SLICE_X20Y86.A       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X34Y84.SR      net (fanout=15)       1.841   system/sram2_if/sramInterface/_n0147
    SLICE_X34Y84.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<16>
                                                       system/sram2_if/sramInterface/DATA_O_15
    -------------------------------------------------  ---------------------------
    Total                                     15.316ns (1.714ns logic, 13.602ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_19 (SLICE_X40Y71.D3), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.043ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_19 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 2)
  Clock Path Skew:      0.149ns (1.488 - 1.339)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_19 to system/sram2_if/sramInterface/ADDR_O_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y81.DQ      Tcko                  0.098   system/ipb_from_masters[2]_ipb_addr<19>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_19
    SLICE_X40Y71.C6      net (fanout=2)        0.218   system/ipb_from_masters[2]_ipb_addr<19>
    SLICE_X40Y71.C       Tilo                  0.034   system/sram_w[2]_addr<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr111
    SLICE_X40Y71.D3      net (fanout=5)        0.124   user_ipb_mosi[0]_ipb_addr<19>
    SLICE_X40Y71.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<19>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O111
                                                       system/sram2_if/sramInterface/ADDR_O_19
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.055ns logic, 0.342ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.084ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 2)
  Clock Path Skew:      0.093ns (1.488 - 1.395)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/ADDR_O_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y74.CQ      Tcko                  0.115   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X40Y71.C5      net (fanout=68)       0.186   system/ipb_arb/src<1>
    SLICE_X40Y71.C       Tilo                  0.034   system/sram_w[2]_addr<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr111
    SLICE_X40Y71.D3      net (fanout=5)        0.124   user_ipb_mosi[0]_ipb_addr<19>
    SLICE_X40Y71.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<19>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O111
                                                       system/sram2_if/sramInterface/ADDR_O_19
    -------------------------------------------------  ---------------------------
    Total                                      0.382ns (0.072ns logic, 0.310ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.231ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_19 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.539ns (Levels of Logic = 2)
  Clock Path Skew:      0.103ns (1.488 - 1.385)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_19 to system/sram2_if/sramInterface/ADDR_O_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y60.DQ      Tcko                  0.098   system/ipb_from_masters[0]_ipb_addr<19>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_19
    SLICE_X40Y71.C3      net (fanout=2)        0.360   system/ipb_from_masters[0]_ipb_addr<19>
    SLICE_X40Y71.C       Tilo                  0.034   system/sram_w[2]_addr<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr111
    SLICE_X40Y71.D3      net (fanout=5)        0.124   user_ipb_mosi[0]_ipb_addr<19>
    SLICE_X40Y71.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<19>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O111
                                                       system/sram2_if/sramInterface/ADDR_O_19
    -------------------------------------------------  ---------------------------
    Total                                      0.539ns (0.055ns logic, 0.484ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/bist/prbsPatterGenerator/pdata_10 (SLICE_X10Y83.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.071ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_10 (FF)
  Destination:          system/sram2_if/bist/prbsPatterGenerator/pdata_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.105ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.444 - 0.410)
  Source Clock:         system/sram_w[2]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_10 to system/sram2_if/bist/prbsPatterGenerator/pdata_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y83.BQ       Tcko                  0.098   system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg<12>
                                                       system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_10
    SLICE_X10Y83.CX      net (fanout=1)        0.096   system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg<10>
    SLICE_X10Y83.CLK     Tckdi       (-Th)     0.089   system/sram2_if/data_from_bist<11>
                                                       system/sram2_if/bist/prbsPatterGenerator/pdata_10
    -------------------------------------------------  ---------------------------
    Total                                      0.105ns (0.009ns logic, 0.096ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/bist/prbsPatterGenerator/pdata_11 (SLICE_X10Y83.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.072ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_11 (FF)
  Destination:          system/sram2_if/bist/prbsPatterGenerator/pdata_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.106ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.444 - 0.410)
  Source Clock:         system/sram_w[2]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_11 to system/sram2_if/bist/prbsPatterGenerator/pdata_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y83.CQ       Tcko                  0.098   system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg<12>
                                                       system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_11
    SLICE_X10Y83.DX      net (fanout=1)        0.097   system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg<11>
    SLICE_X10Y83.CLK     Tckdi       (-Th)     0.089   system/sram2_if/data_from_bist<11>
                                                       system/sram2_if/bist/prbsPatterGenerator/pdata_11
    -------------------------------------------------  ---------------------------
    Total                                      0.106ns (0.009ns logic, 0.097ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y4.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/n0551<0>/SR
  Logical resource: system/sram2_if/bist/ERRORCOUNTER_O_0/SR
  Location pin: SLICE_X4Y56.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4957499 paths analyzed, 13460 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  20.329ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAMB36_X4Y25.WEAU0), 5854 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      20.117ns (Levels of Logic = 11)
  Clock Path Skew:      -0.127ns (1.499 - 1.626)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X40Y74.CQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X48Y19.C5         net (fanout=68)       3.169   system/ipb_arb/src<1>
    SLICE_X48Y19.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X41Y62.D3         net (fanout=304)      2.781   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X41Y62.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X42Y62.D2         net (fanout=1)        0.598   system/ipb_fabric/N01
    SLICE_X42Y62.D          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y62.C2         net (fanout=39)       0.497   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y62.C          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X58Y26.B1         net (fanout=2)        2.383   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X58Y26.BMUX       Tilo                  0.222   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[4]_ipb_strobe11
    SLICE_X58Y26.C2         net (fanout=5)        0.479   user_ipb_mosi[4]_ipb_strobe
    SLICE_X58Y26.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                          usr/link_tracking_1_inst/ipb_tracking_inst/ipb_miso_o_ipb_ack1
    SLICE_X56Y40.B5         net (fanout=1)        0.890   user_ipb_miso[4]_ipb_ack
    SLICE_X56Y40.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X56Y40.A6         net (fanout=1)        0.124   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X56Y40.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X37Y92.A4         net (fanout=18)       3.413   system/ipb_from_fabric_ipb_ack
    SLICE_X37Y92.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X37Y92.B3         net (fanout=1)        0.335   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X37Y92.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X61Y109.A2        net (fanout=7)        1.693   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X61Y109.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y25.WEAU0      net (fanout=64)       1.957   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X4Y25.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    ----------------------------------------------------  ---------------------------
    Total                                        20.117ns (1.798ns logic, 18.319ns route)
                                                          (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      20.114ns (Levels of Logic = 11)
  Clock Path Skew:      -0.127ns (1.499 - 1.626)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X40Y74.CQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X48Y19.C5         net (fanout=68)       3.169   system/ipb_arb/src<1>
    SLICE_X48Y19.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X41Y62.D3         net (fanout=304)      2.781   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X41Y62.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X42Y62.D2         net (fanout=1)        0.598   system/ipb_fabric/N01
    SLICE_X42Y62.D          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y62.C2         net (fanout=39)       0.497   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y62.C          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X58Y35.C3         net (fanout=2)        1.959   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X58Y35.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000065_FSM_FFd2
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X64Y35.C3         net (fanout=2)        0.855   user_ipb_mosi[1]_ipb_strobe
    SLICE_X64Y35.CMUX       Tilo                  0.192   usr/link_tracking_1_inst/ipb_vi2c_inst/crc_check<3>
                                                          usr/link_tracking_1_inst/ipb_vi2c_inst/ipb_miso_o_ipb_ack1
    SLICE_X56Y40.B3         net (fanout=1)        0.965   user_ipb_miso[1]_ipb_ack
    SLICE_X56Y40.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X56Y40.A6         net (fanout=1)        0.124   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X56Y40.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X37Y92.A4         net (fanout=18)       3.413   system/ipb_from_fabric_ipb_ack
    SLICE_X37Y92.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X37Y92.B3         net (fanout=1)        0.335   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X37Y92.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X61Y109.A2        net (fanout=7)        1.693   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X61Y109.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y25.WEAU0      net (fanout=64)       1.957   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X4Y25.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    ----------------------------------------------------  ---------------------------
    Total                                        20.114ns (1.768ns logic, 18.346ns route)
                                                          (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      20.018ns (Levels of Logic = 11)
  Clock Path Skew:      -0.127ns (1.499 - 1.626)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X40Y74.AQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X48Y19.C6         net (fanout=69)       3.070   system/ipb_arb/src<0>
    SLICE_X48Y19.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X41Y62.D3         net (fanout=304)      2.781   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X41Y62.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X42Y62.D2         net (fanout=1)        0.598   system/ipb_fabric/N01
    SLICE_X42Y62.D          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y62.C2         net (fanout=39)       0.497   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y62.C          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X58Y26.B1         net (fanout=2)        2.383   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X58Y26.BMUX       Tilo                  0.222   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[4]_ipb_strobe11
    SLICE_X58Y26.C2         net (fanout=5)        0.479   user_ipb_mosi[4]_ipb_strobe
    SLICE_X58Y26.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                          usr/link_tracking_1_inst/ipb_tracking_inst/ipb_miso_o_ipb_ack1
    SLICE_X56Y40.B5         net (fanout=1)        0.890   user_ipb_miso[4]_ipb_ack
    SLICE_X56Y40.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X56Y40.A6         net (fanout=1)        0.124   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X56Y40.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X37Y92.A4         net (fanout=18)       3.413   system/ipb_from_fabric_ipb_ack
    SLICE_X37Y92.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X37Y92.B3         net (fanout=1)        0.335   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X37Y92.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X61Y109.A2        net (fanout=7)        1.693   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X61Y109.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y25.WEAU0      net (fanout=64)       1.957   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X4Y25.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    ----------------------------------------------------  ---------------------------
    Total                                        20.018ns (1.798ns logic, 18.220ns route)
                                                          (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAMB36_X4Y25.WEAU1), 5854 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      20.117ns (Levels of Logic = 11)
  Clock Path Skew:      -0.127ns (1.499 - 1.626)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X40Y74.CQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X48Y19.C5         net (fanout=68)       3.169   system/ipb_arb/src<1>
    SLICE_X48Y19.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X41Y62.D3         net (fanout=304)      2.781   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X41Y62.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X42Y62.D2         net (fanout=1)        0.598   system/ipb_fabric/N01
    SLICE_X42Y62.D          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y62.C2         net (fanout=39)       0.497   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y62.C          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X58Y26.B1         net (fanout=2)        2.383   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X58Y26.BMUX       Tilo                  0.222   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[4]_ipb_strobe11
    SLICE_X58Y26.C2         net (fanout=5)        0.479   user_ipb_mosi[4]_ipb_strobe
    SLICE_X58Y26.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                          usr/link_tracking_1_inst/ipb_tracking_inst/ipb_miso_o_ipb_ack1
    SLICE_X56Y40.B5         net (fanout=1)        0.890   user_ipb_miso[4]_ipb_ack
    SLICE_X56Y40.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X56Y40.A6         net (fanout=1)        0.124   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X56Y40.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X37Y92.A4         net (fanout=18)       3.413   system/ipb_from_fabric_ipb_ack
    SLICE_X37Y92.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X37Y92.B3         net (fanout=1)        0.335   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X37Y92.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X61Y109.A2        net (fanout=7)        1.693   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X61Y109.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y25.WEAU1      net (fanout=64)       1.957   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X4Y25.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    ----------------------------------------------------  ---------------------------
    Total                                        20.117ns (1.798ns logic, 18.319ns route)
                                                          (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      20.114ns (Levels of Logic = 11)
  Clock Path Skew:      -0.127ns (1.499 - 1.626)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X40Y74.CQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X48Y19.C5         net (fanout=68)       3.169   system/ipb_arb/src<1>
    SLICE_X48Y19.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X41Y62.D3         net (fanout=304)      2.781   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X41Y62.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X42Y62.D2         net (fanout=1)        0.598   system/ipb_fabric/N01
    SLICE_X42Y62.D          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y62.C2         net (fanout=39)       0.497   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y62.C          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X58Y35.C3         net (fanout=2)        1.959   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X58Y35.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000065_FSM_FFd2
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X64Y35.C3         net (fanout=2)        0.855   user_ipb_mosi[1]_ipb_strobe
    SLICE_X64Y35.CMUX       Tilo                  0.192   usr/link_tracking_1_inst/ipb_vi2c_inst/crc_check<3>
                                                          usr/link_tracking_1_inst/ipb_vi2c_inst/ipb_miso_o_ipb_ack1
    SLICE_X56Y40.B3         net (fanout=1)        0.965   user_ipb_miso[1]_ipb_ack
    SLICE_X56Y40.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X56Y40.A6         net (fanout=1)        0.124   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X56Y40.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X37Y92.A4         net (fanout=18)       3.413   system/ipb_from_fabric_ipb_ack
    SLICE_X37Y92.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X37Y92.B3         net (fanout=1)        0.335   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X37Y92.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X61Y109.A2        net (fanout=7)        1.693   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X61Y109.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y25.WEAU1      net (fanout=64)       1.957   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X4Y25.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    ----------------------------------------------------  ---------------------------
    Total                                        20.114ns (1.768ns logic, 18.346ns route)
                                                          (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      20.018ns (Levels of Logic = 11)
  Clock Path Skew:      -0.127ns (1.499 - 1.626)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X40Y74.AQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X48Y19.C6         net (fanout=69)       3.070   system/ipb_arb/src<0>
    SLICE_X48Y19.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X41Y62.D3         net (fanout=304)      2.781   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X41Y62.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X42Y62.D2         net (fanout=1)        0.598   system/ipb_fabric/N01
    SLICE_X42Y62.D          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y62.C2         net (fanout=39)       0.497   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y62.C          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X58Y26.B1         net (fanout=2)        2.383   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X58Y26.BMUX       Tilo                  0.222   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[4]_ipb_strobe11
    SLICE_X58Y26.C2         net (fanout=5)        0.479   user_ipb_mosi[4]_ipb_strobe
    SLICE_X58Y26.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                          usr/link_tracking_1_inst/ipb_tracking_inst/ipb_miso_o_ipb_ack1
    SLICE_X56Y40.B5         net (fanout=1)        0.890   user_ipb_miso[4]_ipb_ack
    SLICE_X56Y40.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X56Y40.A6         net (fanout=1)        0.124   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X56Y40.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X37Y92.A4         net (fanout=18)       3.413   system/ipb_from_fabric_ipb_ack
    SLICE_X37Y92.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X37Y92.B3         net (fanout=1)        0.335   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X37Y92.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X61Y109.A2        net (fanout=7)        1.693   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X61Y109.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y25.WEAU1      net (fanout=64)       1.957   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X4Y25.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    ----------------------------------------------------  ---------------------------
    Total                                        20.018ns (1.798ns logic, 18.220ns route)
                                                          (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAMB36_X4Y25.WEAU2), 5854 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      20.117ns (Levels of Logic = 11)
  Clock Path Skew:      -0.127ns (1.499 - 1.626)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X40Y74.CQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X48Y19.C5         net (fanout=68)       3.169   system/ipb_arb/src<1>
    SLICE_X48Y19.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X41Y62.D3         net (fanout=304)      2.781   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X41Y62.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X42Y62.D2         net (fanout=1)        0.598   system/ipb_fabric/N01
    SLICE_X42Y62.D          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y62.C2         net (fanout=39)       0.497   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y62.C          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X58Y26.B1         net (fanout=2)        2.383   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X58Y26.BMUX       Tilo                  0.222   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[4]_ipb_strobe11
    SLICE_X58Y26.C2         net (fanout=5)        0.479   user_ipb_mosi[4]_ipb_strobe
    SLICE_X58Y26.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                          usr/link_tracking_1_inst/ipb_tracking_inst/ipb_miso_o_ipb_ack1
    SLICE_X56Y40.B5         net (fanout=1)        0.890   user_ipb_miso[4]_ipb_ack
    SLICE_X56Y40.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X56Y40.A6         net (fanout=1)        0.124   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X56Y40.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X37Y92.A4         net (fanout=18)       3.413   system/ipb_from_fabric_ipb_ack
    SLICE_X37Y92.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X37Y92.B3         net (fanout=1)        0.335   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X37Y92.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X61Y109.A2        net (fanout=7)        1.693   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X61Y109.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y25.WEAU2      net (fanout=64)       1.957   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X4Y25.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    ----------------------------------------------------  ---------------------------
    Total                                        20.117ns (1.798ns logic, 18.319ns route)
                                                          (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      20.114ns (Levels of Logic = 11)
  Clock Path Skew:      -0.127ns (1.499 - 1.626)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X40Y74.CQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X48Y19.C5         net (fanout=68)       3.169   system/ipb_arb/src<1>
    SLICE_X48Y19.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X41Y62.D3         net (fanout=304)      2.781   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X41Y62.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X42Y62.D2         net (fanout=1)        0.598   system/ipb_fabric/N01
    SLICE_X42Y62.D          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y62.C2         net (fanout=39)       0.497   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y62.C          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X58Y35.C3         net (fanout=2)        1.959   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X58Y35.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000065_FSM_FFd2
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X64Y35.C3         net (fanout=2)        0.855   user_ipb_mosi[1]_ipb_strobe
    SLICE_X64Y35.CMUX       Tilo                  0.192   usr/link_tracking_1_inst/ipb_vi2c_inst/crc_check<3>
                                                          usr/link_tracking_1_inst/ipb_vi2c_inst/ipb_miso_o_ipb_ack1
    SLICE_X56Y40.B3         net (fanout=1)        0.965   user_ipb_miso[1]_ipb_ack
    SLICE_X56Y40.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X56Y40.A6         net (fanout=1)        0.124   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X56Y40.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X37Y92.A4         net (fanout=18)       3.413   system/ipb_from_fabric_ipb_ack
    SLICE_X37Y92.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X37Y92.B3         net (fanout=1)        0.335   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X37Y92.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X61Y109.A2        net (fanout=7)        1.693   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X61Y109.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y25.WEAU2      net (fanout=64)       1.957   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X4Y25.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    ----------------------------------------------------  ---------------------------
    Total                                        20.114ns (1.768ns logic, 18.346ns route)
                                                          (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      20.018ns (Levels of Logic = 11)
  Clock Path Skew:      -0.127ns (1.499 - 1.626)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X40Y74.AQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X48Y19.C6         net (fanout=69)       3.070   system/ipb_arb/src<0>
    SLICE_X48Y19.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X41Y62.D3         net (fanout=304)      2.781   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X41Y62.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X42Y62.D2         net (fanout=1)        0.598   system/ipb_fabric/N01
    SLICE_X42Y62.D          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y62.C2         net (fanout=39)       0.497   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y62.C          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X58Y26.B1         net (fanout=2)        2.383   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X58Y26.BMUX       Tilo                  0.222   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[4]_ipb_strobe11
    SLICE_X58Y26.C2         net (fanout=5)        0.479   user_ipb_mosi[4]_ipb_strobe
    SLICE_X58Y26.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                          usr/link_tracking_1_inst/ipb_tracking_inst/ipb_miso_o_ipb_ack1
    SLICE_X56Y40.B5         net (fanout=1)        0.890   user_ipb_miso[4]_ipb_ack
    SLICE_X56Y40.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X56Y40.A6         net (fanout=1)        0.124   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X56Y40.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X37Y92.A4         net (fanout=18)       3.413   system/ipb_from_fabric_ipb_ack
    SLICE_X37Y92.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X37Y92.B3         net (fanout=1)        0.335   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X37Y92.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X61Y109.A2        net (fanout=7)        1.693   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X61Y109.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y25.WEAU2      net (fanout=64)       1.957   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X4Y25.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    ----------------------------------------------------  ---------------------------
    Total                                        20.018ns (1.798ns logic, 18.220ns route)
                                                          (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rctr_4 (SLICE_X60Y46.CE), 11712 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rctr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.999ns (Levels of Logic = 4)
  Clock Path Skew:      0.776ns (1.488 - 0.712)
  Source Clock:         system/glib_pll_clkout_31_25_c rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O to system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rctr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y39.DQ      Tcko                  0.115   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    SLICE_X56Y40.A4      net (fanout=1)        0.145   system/ipb_from_slaves[2]_ipb_ack
    SLICE_X56Y40.A       Tilo                  0.034   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_fabric/ored_ack<0>1
    SLICE_X57Y46.A5      net (fanout=18)       0.178   system/ipb_from_fabric_ipb_ack
    SLICE_X57Y46.A       Tilo                  0.034   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/state<2>_0
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next3
    SLICE_X57Y46.D5      net (fanout=1)        0.158   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next3
    SLICE_X57Y46.DMUX    Tilo                  0.078   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/state<2>_0
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next4
    SLICE_X57Y46.C5      net (fanout=4)        0.117   system/amc_p0_en.amc_p0_ipb_ctrl/trans/rx_next
    SLICE_X57Y46.C       Tilo                  0.034   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/state<2>_0
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/state__n0155_inv1
    SLICE_X60Y46.CE      net (fanout=4)        0.107   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/_n0155_inv
    SLICE_X60Y46.CLK     Tckce       (-Th)     0.001   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rctr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rctr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.999ns (0.294ns logic, 0.705ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.043ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rctr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.025ns (Levels of Logic = 4)
  Clock Path Skew:      0.777ns (1.488 - 0.711)
  Source Clock:         system/glib_pll_clkout_31_25_b rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/sramInterfaceIoControl/IPBUS_ACK_O to system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rctr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y35.AQ      Tcko                  0.115   system/ipb_from_slaves[1]_ipb_ack
                                                       system/sram1_if/sramInterfaceIoControl/IPBUS_ACK_O
    SLICE_X56Y40.A5      net (fanout=1)        0.171   system/ipb_from_slaves[1]_ipb_ack
    SLICE_X56Y40.A       Tilo                  0.034   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_fabric/ored_ack<0>1
    SLICE_X57Y46.A5      net (fanout=18)       0.178   system/ipb_from_fabric_ipb_ack
    SLICE_X57Y46.A       Tilo                  0.034   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/state<2>_0
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next3
    SLICE_X57Y46.D5      net (fanout=1)        0.158   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next3
    SLICE_X57Y46.DMUX    Tilo                  0.078   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/state<2>_0
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next4
    SLICE_X57Y46.C5      net (fanout=4)        0.117   system/amc_p0_en.amc_p0_ipb_ctrl/trans/rx_next
    SLICE_X57Y46.C       Tilo                  0.034   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/state<2>_0
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/state__n0155_inv1
    SLICE_X60Y46.CE      net (fanout=4)        0.107   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/_n0155_inv
    SLICE_X60Y46.CLK     Tckce       (-Th)     0.001   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rctr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rctr_4
    -------------------------------------------------  ---------------------------
    Total                                      1.025ns (0.294ns logic, 0.731ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rctr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.374ns (Levels of Logic = 4)
  Clock Path Skew:      0.776ns (1.488 - 0.712)
  Source Clock:         system/glib_pll_clkout_31_25_c rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O to system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rctr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y39.DQ      Tcko                  0.115   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    SLICE_X56Y40.A4      net (fanout=1)        0.145   system/ipb_from_slaves[2]_ipb_ack
    SLICE_X56Y40.A       Tilo                  0.034   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_fabric/ored_ack<0>1
    SLICE_X55Y47.A2      net (fanout=18)       0.413   system/ipb_from_fabric_ipb_ack
    SLICE_X55Y47.A       Tilo                  0.034   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/GND_214_o_ack_OR_290_o1
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next1
    SLICE_X57Y46.D2      net (fanout=1)        0.302   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next1
    SLICE_X57Y46.DMUX    Tilo                  0.074   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/state<2>_0
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next4
    SLICE_X57Y46.C5      net (fanout=4)        0.117   system/amc_p0_en.amc_p0_ipb_ctrl/trans/rx_next
    SLICE_X57Y46.C       Tilo                  0.034   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/state<2>_0
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/state__n0155_inv1
    SLICE_X60Y46.CE      net (fanout=4)        0.107   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/_n0155_inv
    SLICE_X60Y46.CLK     Tckce       (-Th)     0.001   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rctr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rctr_4
    -------------------------------------------------  ---------------------------
    Total                                      1.374ns (0.290ns logic, 1.084ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rctr_5 (SLICE_X60Y46.CE), 11712 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rctr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.999ns (Levels of Logic = 4)
  Clock Path Skew:      0.776ns (1.488 - 0.712)
  Source Clock:         system/glib_pll_clkout_31_25_c rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O to system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rctr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y39.DQ      Tcko                  0.115   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    SLICE_X56Y40.A4      net (fanout=1)        0.145   system/ipb_from_slaves[2]_ipb_ack
    SLICE_X56Y40.A       Tilo                  0.034   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_fabric/ored_ack<0>1
    SLICE_X57Y46.A5      net (fanout=18)       0.178   system/ipb_from_fabric_ipb_ack
    SLICE_X57Y46.A       Tilo                  0.034   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/state<2>_0
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next3
    SLICE_X57Y46.D5      net (fanout=1)        0.158   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next3
    SLICE_X57Y46.DMUX    Tilo                  0.078   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/state<2>_0
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next4
    SLICE_X57Y46.C5      net (fanout=4)        0.117   system/amc_p0_en.amc_p0_ipb_ctrl/trans/rx_next
    SLICE_X57Y46.C       Tilo                  0.034   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/state<2>_0
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/state__n0155_inv1
    SLICE_X60Y46.CE      net (fanout=4)        0.107   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/_n0155_inv
    SLICE_X60Y46.CLK     Tckce       (-Th)     0.001   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rctr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rctr_5
    -------------------------------------------------  ---------------------------
    Total                                      0.999ns (0.294ns logic, 0.705ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.043ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rctr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.025ns (Levels of Logic = 4)
  Clock Path Skew:      0.777ns (1.488 - 0.711)
  Source Clock:         system/glib_pll_clkout_31_25_b rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/sramInterfaceIoControl/IPBUS_ACK_O to system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rctr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y35.AQ      Tcko                  0.115   system/ipb_from_slaves[1]_ipb_ack
                                                       system/sram1_if/sramInterfaceIoControl/IPBUS_ACK_O
    SLICE_X56Y40.A5      net (fanout=1)        0.171   system/ipb_from_slaves[1]_ipb_ack
    SLICE_X56Y40.A       Tilo                  0.034   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_fabric/ored_ack<0>1
    SLICE_X57Y46.A5      net (fanout=18)       0.178   system/ipb_from_fabric_ipb_ack
    SLICE_X57Y46.A       Tilo                  0.034   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/state<2>_0
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next3
    SLICE_X57Y46.D5      net (fanout=1)        0.158   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next3
    SLICE_X57Y46.DMUX    Tilo                  0.078   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/state<2>_0
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next4
    SLICE_X57Y46.C5      net (fanout=4)        0.117   system/amc_p0_en.amc_p0_ipb_ctrl/trans/rx_next
    SLICE_X57Y46.C       Tilo                  0.034   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/state<2>_0
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/state__n0155_inv1
    SLICE_X60Y46.CE      net (fanout=4)        0.107   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/_n0155_inv
    SLICE_X60Y46.CLK     Tckce       (-Th)     0.001   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rctr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rctr_5
    -------------------------------------------------  ---------------------------
    Total                                      1.025ns (0.294ns logic, 0.731ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rctr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.374ns (Levels of Logic = 4)
  Clock Path Skew:      0.776ns (1.488 - 0.712)
  Source Clock:         system/glib_pll_clkout_31_25_c rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O to system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rctr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y39.DQ      Tcko                  0.115   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    SLICE_X56Y40.A4      net (fanout=1)        0.145   system/ipb_from_slaves[2]_ipb_ack
    SLICE_X56Y40.A       Tilo                  0.034   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_fabric/ored_ack<0>1
    SLICE_X55Y47.A2      net (fanout=18)       0.413   system/ipb_from_fabric_ipb_ack
    SLICE_X55Y47.A       Tilo                  0.034   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/GND_214_o_ack_OR_290_o1
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next1
    SLICE_X57Y46.D2      net (fanout=1)        0.302   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next1
    SLICE_X57Y46.DMUX    Tilo                  0.074   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/state<2>_0
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next4
    SLICE_X57Y46.C5      net (fanout=4)        0.117   system/amc_p0_en.amc_p0_ipb_ctrl/trans/rx_next
    SLICE_X57Y46.C       Tilo                  0.034   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/state<2>_0
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/state__n0155_inv1
    SLICE_X60Y46.CE      net (fanout=4)        0.107   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/_n0155_inv
    SLICE_X60Y46.CLK     Tckce       (-Th)     0.001   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rctr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rctr_5
    -------------------------------------------------  ---------------------------
    Total                                      1.374ns (0.290ns logic, 1.084ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rctr_6 (SLICE_X60Y46.CE), 11712 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rctr_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.999ns (Levels of Logic = 4)
  Clock Path Skew:      0.776ns (1.488 - 0.712)
  Source Clock:         system/glib_pll_clkout_31_25_c rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O to system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rctr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y39.DQ      Tcko                  0.115   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    SLICE_X56Y40.A4      net (fanout=1)        0.145   system/ipb_from_slaves[2]_ipb_ack
    SLICE_X56Y40.A       Tilo                  0.034   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_fabric/ored_ack<0>1
    SLICE_X57Y46.A5      net (fanout=18)       0.178   system/ipb_from_fabric_ipb_ack
    SLICE_X57Y46.A       Tilo                  0.034   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/state<2>_0
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next3
    SLICE_X57Y46.D5      net (fanout=1)        0.158   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next3
    SLICE_X57Y46.DMUX    Tilo                  0.078   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/state<2>_0
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next4
    SLICE_X57Y46.C5      net (fanout=4)        0.117   system/amc_p0_en.amc_p0_ipb_ctrl/trans/rx_next
    SLICE_X57Y46.C       Tilo                  0.034   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/state<2>_0
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/state__n0155_inv1
    SLICE_X60Y46.CE      net (fanout=4)        0.107   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/_n0155_inv
    SLICE_X60Y46.CLK     Tckce       (-Th)     0.001   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rctr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rctr_6
    -------------------------------------------------  ---------------------------
    Total                                      0.999ns (0.294ns logic, 0.705ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.043ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rctr_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.025ns (Levels of Logic = 4)
  Clock Path Skew:      0.777ns (1.488 - 0.711)
  Source Clock:         system/glib_pll_clkout_31_25_b rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/sramInterfaceIoControl/IPBUS_ACK_O to system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rctr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y35.AQ      Tcko                  0.115   system/ipb_from_slaves[1]_ipb_ack
                                                       system/sram1_if/sramInterfaceIoControl/IPBUS_ACK_O
    SLICE_X56Y40.A5      net (fanout=1)        0.171   system/ipb_from_slaves[1]_ipb_ack
    SLICE_X56Y40.A       Tilo                  0.034   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_fabric/ored_ack<0>1
    SLICE_X57Y46.A5      net (fanout=18)       0.178   system/ipb_from_fabric_ipb_ack
    SLICE_X57Y46.A       Tilo                  0.034   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/state<2>_0
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next3
    SLICE_X57Y46.D5      net (fanout=1)        0.158   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next3
    SLICE_X57Y46.DMUX    Tilo                  0.078   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/state<2>_0
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next4
    SLICE_X57Y46.C5      net (fanout=4)        0.117   system/amc_p0_en.amc_p0_ipb_ctrl/trans/rx_next
    SLICE_X57Y46.C       Tilo                  0.034   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/state<2>_0
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/state__n0155_inv1
    SLICE_X60Y46.CE      net (fanout=4)        0.107   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/_n0155_inv
    SLICE_X60Y46.CLK     Tckce       (-Th)     0.001   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rctr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rctr_6
    -------------------------------------------------  ---------------------------
    Total                                      1.025ns (0.294ns logic, 0.731ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rctr_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.374ns (Levels of Logic = 4)
  Clock Path Skew:      0.776ns (1.488 - 0.712)
  Source Clock:         system/glib_pll_clkout_31_25_c rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O to system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rctr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y39.DQ      Tcko                  0.115   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    SLICE_X56Y40.A4      net (fanout=1)        0.145   system/ipb_from_slaves[2]_ipb_ack
    SLICE_X56Y40.A       Tilo                  0.034   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_fabric/ored_ack<0>1
    SLICE_X55Y47.A2      net (fanout=18)       0.413   system/ipb_from_fabric_ipb_ack
    SLICE_X55Y47.A       Tilo                  0.034   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/GND_214_o_ack_OR_290_o1
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next1
    SLICE_X57Y46.D2      net (fanout=1)        0.302   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next1
    SLICE_X57Y46.DMUX    Tilo                  0.074   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/state<2>_0
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next4
    SLICE_X57Y46.C5      net (fanout=4)        0.117   system/amc_p0_en.amc_p0_ipb_ctrl/trans/rx_next
    SLICE_X57Y46.C       Tilo                  0.034   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/state<2>_0
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/state__n0155_inv1
    SLICE_X60Y46.CE      net (fanout=4)        0.107   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/_n0155_inv
    SLICE_X60Y46.CLK     Tckce       (-Th)     0.001   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rctr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rctr_6
    -------------------------------------------------  ---------------------------
    Total                                      1.374ns (0.290ns logic, 1.084ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y28.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y10.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X4Y28.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 98303 paths analyzed, 1639 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.856ns.
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_10 (SLICE_X30Y59.B1), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_10 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.409ns (Levels of Logic = 9)
  Clock Path Skew:      -0.242ns (3.032 - 3.274)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/data_i_r_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y74.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X48Y19.C5      net (fanout=68)       3.169   system/ipb_arb/src<1>
    SLICE_X48Y19.C       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X41Y62.D3      net (fanout=304)      2.781   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X41Y62.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X42Y62.D2      net (fanout=1)        0.598   system/ipb_fabric/N01
    SLICE_X42Y62.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y67.A6      net (fanout=39)       0.531   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y67.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>10
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X42Y44.A5      net (fanout=33)       1.214   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X42Y44.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X42Y44.B3      net (fanout=4)        0.352   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X42Y44.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X47Y34.A2      net (fanout=7)        1.057   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X47Y34.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1992_o11
    SLICE_X42Y45.A5      net (fanout=3)        0.774   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1992_o
    SLICE_X42Y45.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X30Y59.B1      net (fanout=70)       2.862   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X30Y59.CLK     Tas                   0.028   system/sram1_if/sramInterface/data_i_r<11>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT21
                                                       system/sram1_if/sramInterface/data_i_r_10
    -------------------------------------------------  ---------------------------
    Total                                     14.409ns (1.071ns logic, 13.338ns route)
                                                       (7.4% logic, 92.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_10 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.310ns (Levels of Logic = 9)
  Clock Path Skew:      -0.242ns (3.032 - 3.274)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y74.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X48Y19.C6      net (fanout=69)       3.070   system/ipb_arb/src<0>
    SLICE_X48Y19.C       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X41Y62.D3      net (fanout=304)      2.781   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X41Y62.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X42Y62.D2      net (fanout=1)        0.598   system/ipb_fabric/N01
    SLICE_X42Y62.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y67.A6      net (fanout=39)       0.531   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y67.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>10
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X42Y44.A5      net (fanout=33)       1.214   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X42Y44.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X42Y44.B3      net (fanout=4)        0.352   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X42Y44.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X47Y34.A2      net (fanout=7)        1.057   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X47Y34.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1992_o11
    SLICE_X42Y45.A5      net (fanout=3)        0.774   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1992_o
    SLICE_X42Y45.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X30Y59.B1      net (fanout=70)       2.862   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X30Y59.CLK     Tas                   0.028   system/sram1_if/sramInterface/data_i_r<11>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT21
                                                       system/sram1_if/sramInterface/data_i_r_10
    -------------------------------------------------  ---------------------------
    Total                                     14.310ns (1.071ns logic, 13.239ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_10 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.286ns (Levels of Logic = 9)
  Clock Path Skew:      -0.243ns (3.032 - 3.275)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 to system/sram1_if/sramInterface/data_i_r_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y77.BQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_1
    SLICE_X48Y19.C4      net (fanout=35)       3.090   system/ipb_from_masters[2]_ipb_addr<1>
    SLICE_X48Y19.C       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X41Y62.D3      net (fanout=304)      2.781   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X41Y62.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X42Y62.D2      net (fanout=1)        0.598   system/ipb_fabric/N01
    SLICE_X42Y62.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y67.A6      net (fanout=39)       0.531   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y67.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>10
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X42Y44.A5      net (fanout=33)       1.214   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X42Y44.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X42Y44.B3      net (fanout=4)        0.352   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X42Y44.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X47Y34.A2      net (fanout=7)        1.057   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X47Y34.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1992_o11
    SLICE_X42Y45.A5      net (fanout=3)        0.774   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1992_o
    SLICE_X42Y45.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X30Y59.B1      net (fanout=70)       2.862   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X30Y59.CLK     Tas                   0.028   system/sram1_if/sramInterface/data_i_r<11>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT21
                                                       system/sram1_if/sramInterface/data_i_r_10
    -------------------------------------------------  ---------------------------
    Total                                     14.286ns (1.027ns logic, 13.259ns route)
                                                       (7.2% logic, 92.8% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_rr_14 (SLICE_X33Y59.D2), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_rr_14 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.275ns (Levels of Logic = 9)
  Clock Path Skew:      -0.230ns (3.044 - 3.274)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/data_i_rr_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y74.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X48Y19.C5      net (fanout=68)       3.169   system/ipb_arb/src<1>
    SLICE_X48Y19.C       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X41Y62.D3      net (fanout=304)      2.781   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X41Y62.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X42Y62.D2      net (fanout=1)        0.598   system/ipb_fabric/N01
    SLICE_X42Y62.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y67.A6      net (fanout=39)       0.531   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y67.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>10
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X42Y44.A5      net (fanout=33)       1.214   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X42Y44.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X42Y44.B3      net (fanout=4)        0.352   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X42Y44.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X47Y34.A2      net (fanout=7)        1.057   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X47Y34.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1992_o11
    SLICE_X42Y45.A5      net (fanout=3)        0.774   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1992_o
    SLICE_X42Y45.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X33Y59.D2      net (fanout=70)       2.686   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X33Y59.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_rr<14>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT1151
                                                       system/sram1_if/sramInterface/data_i_rr_14
    -------------------------------------------------  ---------------------------
    Total                                     14.275ns (1.113ns logic, 13.162ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_rr_14 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.176ns (Levels of Logic = 9)
  Clock Path Skew:      -0.230ns (3.044 - 3.274)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_rr_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y74.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X48Y19.C6      net (fanout=69)       3.070   system/ipb_arb/src<0>
    SLICE_X48Y19.C       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X41Y62.D3      net (fanout=304)      2.781   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X41Y62.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X42Y62.D2      net (fanout=1)        0.598   system/ipb_fabric/N01
    SLICE_X42Y62.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y67.A6      net (fanout=39)       0.531   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y67.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>10
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X42Y44.A5      net (fanout=33)       1.214   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X42Y44.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X42Y44.B3      net (fanout=4)        0.352   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X42Y44.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X47Y34.A2      net (fanout=7)        1.057   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X47Y34.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1992_o11
    SLICE_X42Y45.A5      net (fanout=3)        0.774   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1992_o
    SLICE_X42Y45.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X33Y59.D2      net (fanout=70)       2.686   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X33Y59.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_rr<14>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT1151
                                                       system/sram1_if/sramInterface/data_i_rr_14
    -------------------------------------------------  ---------------------------
    Total                                     14.176ns (1.113ns logic, 13.063ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_rr_14 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.152ns (Levels of Logic = 9)
  Clock Path Skew:      -0.231ns (3.044 - 3.275)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 to system/sram1_if/sramInterface/data_i_rr_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y77.BQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_1
    SLICE_X48Y19.C4      net (fanout=35)       3.090   system/ipb_from_masters[2]_ipb_addr<1>
    SLICE_X48Y19.C       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X41Y62.D3      net (fanout=304)      2.781   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X41Y62.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X42Y62.D2      net (fanout=1)        0.598   system/ipb_fabric/N01
    SLICE_X42Y62.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y67.A6      net (fanout=39)       0.531   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y67.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>10
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X42Y44.A5      net (fanout=33)       1.214   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X42Y44.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X42Y44.B3      net (fanout=4)        0.352   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X42Y44.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X47Y34.A2      net (fanout=7)        1.057   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X47Y34.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1992_o11
    SLICE_X42Y45.A5      net (fanout=3)        0.774   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1992_o
    SLICE_X42Y45.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X33Y59.D2      net (fanout=70)       2.686   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X33Y59.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_rr<14>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT1151
                                                       system/sram1_if/sramInterface/data_i_rr_14
    -------------------------------------------------  ---------------------------
    Total                                     14.152ns (1.069ns logic, 13.083ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_rr_13 (SLICE_X33Y59.D2), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_rr_13 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.247ns (Levels of Logic = 9)
  Clock Path Skew:      -0.230ns (3.044 - 3.274)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/data_i_rr_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y74.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X48Y19.C5      net (fanout=68)       3.169   system/ipb_arb/src<1>
    SLICE_X48Y19.C       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X41Y62.D3      net (fanout=304)      2.781   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X41Y62.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X42Y62.D2      net (fanout=1)        0.598   system/ipb_fabric/N01
    SLICE_X42Y62.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y67.A6      net (fanout=39)       0.531   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y67.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>10
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X42Y44.A5      net (fanout=33)       1.214   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X42Y44.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X42Y44.B3      net (fanout=4)        0.352   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X42Y44.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X47Y34.A2      net (fanout=7)        1.057   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X47Y34.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1992_o11
    SLICE_X42Y45.A5      net (fanout=3)        0.774   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1992_o
    SLICE_X42Y45.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X33Y59.D2      net (fanout=70)       2.686   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X33Y59.CLK     Tas                   0.042   system/sram1_if/sramInterface/data_i_rr<14>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT1141
                                                       system/sram1_if/sramInterface/data_i_rr_13
    -------------------------------------------------  ---------------------------
    Total                                     14.247ns (1.085ns logic, 13.162ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_rr_13 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.148ns (Levels of Logic = 9)
  Clock Path Skew:      -0.230ns (3.044 - 3.274)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_rr_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y74.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X48Y19.C6      net (fanout=69)       3.070   system/ipb_arb/src<0>
    SLICE_X48Y19.C       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X41Y62.D3      net (fanout=304)      2.781   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X41Y62.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X42Y62.D2      net (fanout=1)        0.598   system/ipb_fabric/N01
    SLICE_X42Y62.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y67.A6      net (fanout=39)       0.531   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y67.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>10
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X42Y44.A5      net (fanout=33)       1.214   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X42Y44.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X42Y44.B3      net (fanout=4)        0.352   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X42Y44.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X47Y34.A2      net (fanout=7)        1.057   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X47Y34.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1992_o11
    SLICE_X42Y45.A5      net (fanout=3)        0.774   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1992_o
    SLICE_X42Y45.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X33Y59.D2      net (fanout=70)       2.686   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X33Y59.CLK     Tas                   0.042   system/sram1_if/sramInterface/data_i_rr<14>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT1141
                                                       system/sram1_if/sramInterface/data_i_rr_13
    -------------------------------------------------  ---------------------------
    Total                                     14.148ns (1.085ns logic, 13.063ns route)
                                                       (7.7% logic, 92.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_rr_13 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.124ns (Levels of Logic = 9)
  Clock Path Skew:      -0.231ns (3.044 - 3.275)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 to system/sram1_if/sramInterface/data_i_rr_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y77.BQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_1
    SLICE_X48Y19.C4      net (fanout=35)       3.090   system/ipb_from_masters[2]_ipb_addr<1>
    SLICE_X48Y19.C       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X41Y62.D3      net (fanout=304)      2.781   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X41Y62.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X42Y62.D2      net (fanout=1)        0.598   system/ipb_fabric/N01
    SLICE_X42Y62.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y67.A6      net (fanout=39)       0.531   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y67.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>10
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X42Y44.A5      net (fanout=33)       1.214   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X42Y44.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X42Y44.B3      net (fanout=4)        0.352   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X42Y44.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X47Y34.A2      net (fanout=7)        1.057   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X47Y34.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1992_o11
    SLICE_X42Y45.A5      net (fanout=3)        0.774   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1992_o
    SLICE_X42Y45.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X33Y59.D2      net (fanout=70)       2.686   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X33Y59.CLK     Tas                   0.042   system/sram1_if/sramInterface/data_i_rr<14>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT1141
                                                       system/sram1_if/sramInterface/data_i_rr_13
    -------------------------------------------------  ---------------------------
    Total                                     14.124ns (1.041ns logic, 13.083ns route)
                                                       (7.4% logic, 92.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O (SLICE_X13Y36.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.083ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state (FF)
  Destination:          system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.083ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state to system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.AQ      Tcko                  0.098   system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
                                                       system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
    SLICE_X13Y36.A5      net (fanout=58)       0.067   system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
    SLICE_X13Y36.CLK     Tah         (-Th)     0.082   system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
                                                       system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O_rstpot
                                                       system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O
    -------------------------------------------------  ---------------------------
    Total                                      0.083ns (0.016ns logic, 0.067ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/ADDR_O_9 (SLICE_X39Y34.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.093ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/ADDR_O_9 (FF)
  Destination:          system/sram1_if/sramInterface/ADDR_O_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.129ns (Levels of Logic = 1)
  Clock Path Skew:      0.036ns (0.473 - 0.437)
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/ADDR_O_9 to system/sram1_if/sramInterface/ADDR_O_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y34.BQ      Tcko                  0.098   system/sram1_if/addr_from_bist<11>
                                                       system/sram1_if/bist/ADDR_O_9
    SLICE_X39Y34.B6      net (fanout=1)        0.088   system/sram1_if/addr_from_bist<9>
    SLICE_X39Y34.CLK     Tah         (-Th)     0.057   system/sram_w[1]_addr<11>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O211
                                                       system/sram1_if/sramInterface/ADDR_O_9
    -------------------------------------------------  ---------------------------
    Total                                      0.129ns (0.041ns logic, 0.088ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/control_process.startWrite (SLICE_X47Y34.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.105ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/sramInterface/control_process.startWrite (FF)
  Destination:          system/sram1_if/sramInterface/control_process.startWrite (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.105ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/sramInterface/control_process.startWrite to system/sram1_if/sramInterface/control_process.startWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y34.AQ      Tcko                  0.098   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/control_process.startWrite
    SLICE_X47Y34.A5      net (fanout=1)        0.062   system/sram1_if/sramInterface/control_process.startWrite
    SLICE_X47Y34.CLK     Tah         (-Th)     0.055   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1992_o11
                                                       system/sram1_if/sramInterface/control_process.startWrite
    -------------------------------------------------  ---------------------------
    Total                                      0.105ns (0.043ns logic, 0.062ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X12Y21.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0" 
TS_xpoint1_clk1_p / 6         PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0" TS_xpoint1_clk1_p / 6
        PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y87.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y87.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1/CLK
  Location pin: SLICE_X56Y87.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" 
TS_xpoint1_clk1_n /         6 PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1922 paths analyzed, 334 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.233ns.
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (SLICE_X60Y87.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_6 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.118ns (Levels of Logic = 2)
  Clock Path Skew:      -0.032ns (0.908 - 0.940)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_6 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y98.CQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_6
    SLICE_X65Y99.B4      net (fanout=2)        0.781   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<6>
    SLICE_X65Y99.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1750_o<16>1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1750_o<16>2
    SLICE_X64Y96.A6      net (fanout=2)        0.367   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1750_o<16>1
    SLICE_X64Y96.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X60Y87.CE      net (fanout=4)        1.169   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X60Y87.CLK     Tceck                 0.284   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      3.118ns (0.801ns logic, 2.317ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_4 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.026ns (Levels of Logic = 2)
  Clock Path Skew:      -0.032ns (0.908 - 0.940)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_4 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y98.AQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_4
    SLICE_X65Y97.A1      net (fanout=2)        0.584   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<4>
    SLICE_X65Y97.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1750_o<16>1
    SLICE_X64Y96.A3      net (fanout=2)        0.472   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1750_o<16>
    SLICE_X64Y96.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X60Y87.CE      net (fanout=4)        1.169   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X60Y87.CLK     Tceck                 0.284   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      3.026ns (0.801ns logic, 2.225ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_0 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.990ns (Levels of Logic = 2)
  Clock Path Skew:      -0.034ns (0.908 - 0.942)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_0 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y97.AQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_0
    SLICE_X65Y97.A5      net (fanout=2)        0.548   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<0>
    SLICE_X65Y97.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1750_o<16>1
    SLICE_X64Y96.A3      net (fanout=2)        0.472   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1750_o<16>
    SLICE_X64Y96.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X60Y87.CE      net (fanout=4)        1.169   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X60Y87.CLK     Tceck                 0.284   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      2.990ns (0.801ns logic, 2.189ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 (SLICE_X60Y87.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_6 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.118ns (Levels of Logic = 2)
  Clock Path Skew:      -0.032ns (0.908 - 0.940)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_6 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y98.CQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_6
    SLICE_X65Y99.B4      net (fanout=2)        0.781   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<6>
    SLICE_X65Y99.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1750_o<16>1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1750_o<16>2
    SLICE_X64Y96.A6      net (fanout=2)        0.367   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1750_o<16>1
    SLICE_X64Y96.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X60Y87.CE      net (fanout=4)        1.169   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X60Y87.CLK     Tceck                 0.284   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    -------------------------------------------------  ---------------------------
    Total                                      3.118ns (0.801ns logic, 2.317ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_4 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.026ns (Levels of Logic = 2)
  Clock Path Skew:      -0.032ns (0.908 - 0.940)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_4 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y98.AQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_4
    SLICE_X65Y97.A1      net (fanout=2)        0.584   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<4>
    SLICE_X65Y97.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1750_o<16>1
    SLICE_X64Y96.A3      net (fanout=2)        0.472   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1750_o<16>
    SLICE_X64Y96.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X60Y87.CE      net (fanout=4)        1.169   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X60Y87.CLK     Tceck                 0.284   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    -------------------------------------------------  ---------------------------
    Total                                      3.026ns (0.801ns logic, 2.225ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_0 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.990ns (Levels of Logic = 2)
  Clock Path Skew:      -0.034ns (0.908 - 0.942)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_0 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y97.AQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_0
    SLICE_X65Y97.A5      net (fanout=2)        0.548   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<0>
    SLICE_X65Y97.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1750_o<16>1
    SLICE_X64Y96.A3      net (fanout=2)        0.472   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1750_o<16>
    SLICE_X64Y96.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X60Y87.CE      net (fanout=4)        1.169   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X60Y87.CLK     Tceck                 0.284   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    -------------------------------------------------  ---------------------------
    Total                                      2.990ns (0.801ns logic, 2.189ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2 (SLICE_X60Y87.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_6 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.118ns (Levels of Logic = 2)
  Clock Path Skew:      -0.032ns (0.908 - 0.940)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_6 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y98.CQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_6
    SLICE_X65Y99.B4      net (fanout=2)        0.781   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<6>
    SLICE_X65Y99.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1750_o<16>1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1750_o<16>2
    SLICE_X64Y96.A6      net (fanout=2)        0.367   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1750_o<16>1
    SLICE_X64Y96.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X60Y87.CE      net (fanout=4)        1.169   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X60Y87.CLK     Tceck                 0.284   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    -------------------------------------------------  ---------------------------
    Total                                      3.118ns (0.801ns logic, 2.317ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_4 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.026ns (Levels of Logic = 2)
  Clock Path Skew:      -0.032ns (0.908 - 0.940)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_4 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y98.AQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_4
    SLICE_X65Y97.A1      net (fanout=2)        0.584   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<4>
    SLICE_X65Y97.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1750_o<16>1
    SLICE_X64Y96.A3      net (fanout=2)        0.472   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1750_o<16>
    SLICE_X64Y96.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X60Y87.CE      net (fanout=4)        1.169   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X60Y87.CLK     Tceck                 0.284   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    -------------------------------------------------  ---------------------------
    Total                                      3.026ns (0.801ns logic, 2.225ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_0 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.990ns (Levels of Logic = 2)
  Clock Path Skew:      -0.034ns (0.908 - 0.942)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_0 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y97.AQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_0
    SLICE_X65Y97.A5      net (fanout=2)        0.548   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<0>
    SLICE_X65Y97.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1750_o<16>1
    SLICE_X64Y96.A3      net (fanout=2)        0.472   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1750_o<16>
    SLICE_X64Y96.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X60Y87.CE      net (fanout=4)        1.169   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X60Y87.CLK     Tceck                 0.284   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    -------------------------------------------------  ---------------------------
    Total                                      2.990ns (0.801ns logic, 2.189ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC (SLICE_X60Y91.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.129ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.138ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.061 - 0.052)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y89.CQ      Tcko                  0.115   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10
    SLICE_X60Y91.CI      net (fanout=4)        0.108   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<10>
    SLICE_X60Y91.CLK     Tdh         (-Th)     0.085   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.138ns (0.030ns logic, 0.108ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (SLICE_X56Y87.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.142ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.176ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.453 - 0.419)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y87.AQ      Tcko                  0.115   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    SLICE_X56Y87.AI      net (fanout=2)        0.148   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<0>
    SLICE_X56Y87.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.176ns (0.028ns logic, 0.148ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB (SLICE_X56Y87.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.177ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.453 - 0.419)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y87.CQ      Tcko                  0.115   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    SLICE_X56Y87.BI      net (fanout=2)        0.148   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<2>
    SLICE_X56Y87.CLK     Tdh         (-Th)     0.086   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.177ns (0.029ns logic, 0.148ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y87.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y87.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1/CLK
  Location pin: SLICE_X56Y87.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.626ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X15Y93.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.374ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.626ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X15Y90.A1      net (fanout=3)        3.020   user_mac_addr<3>
    SLICE_X15Y90.AMUX    Tilo                  0.194   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X15Y93.SR      net (fanout=2)        0.355   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X15Y93.CLK     Trck                  0.297   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.626ns (1.251ns logic, 3.375ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X15Y93.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.556ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.444ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X15Y90.A1      net (fanout=3)        3.020   user_mac_addr<3>
    SLICE_X15Y90.A       Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X15Y93.CLK     net (fanout=2)        0.596   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      4.444ns (0.828ns logic, 3.616ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X15Y93.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.024ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      2.024ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X15Y90.A1      net (fanout=3)        1.374   user_mac_addr<3>
    SLICE_X15Y90.AMUX    Tilo                  0.074   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X15Y93.SR      net (fanout=2)        0.135   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X15Y93.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.024ns (0.515ns logic, 1.509ns route)
                                                       (25.4% logic, 74.6% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X15Y93.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.012ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      2.012ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X15Y90.A1      net (fanout=3)        1.374   user_mac_addr<3>
    SLICE_X15Y90.A       Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X15Y93.CLK     net (fanout=2)        0.238   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      2.012ns (0.400ns logic, 1.612ns route)
                                                       (19.9% logic, 80.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.636ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X17Y94.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.364ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.636ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X17Y92.A1      net (fanout=3)        3.101   user_mac_addr<2>
    SLICE_X17Y92.AMUX    Tilo                  0.194   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X17Y94.SR      net (fanout=2)        0.346   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X17Y94.CLK     Trck                  0.297   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.636ns (1.189ns logic, 3.447ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X17Y94.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.621ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.379ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X17Y92.A1      net (fanout=3)        3.101   user_mac_addr<2>
    SLICE_X17Y92.A       Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X17Y94.CLK     net (fanout=2)        0.512   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      4.379ns (0.766ns logic, 3.613ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X17Y94.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.900ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      1.900ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X17Y92.A1      net (fanout=3)        1.307   user_mac_addr<2>
    SLICE_X17Y92.AMUX    Tilo                  0.074   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X17Y94.SR      net (fanout=2)        0.132   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X17Y94.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.900ns (0.461ns logic, 1.439ns route)
                                                       (24.3% logic, 75.7% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X17Y94.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.864ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      1.864ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X17Y92.A1      net (fanout=3)        1.307   user_mac_addr<2>
    SLICE_X17Y92.A       Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X17Y94.CLK     net (fanout=2)        0.211   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      1.864ns (0.346ns logic, 1.518ns route)
                                                       (18.6% logic, 81.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.328ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X19Y93.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.672ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.328ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X19Y91.A5      net (fanout=3)        2.768   user_mac_addr<1>
    SLICE_X19Y91.AMUX    Tilo                  0.193   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X19Y93.SR      net (fanout=2)        0.376   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X19Y93.CLK     Trck                  0.297   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.328ns (1.184ns logic, 3.144ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X19Y93.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.020ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.980ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X19Y91.A5      net (fanout=3)        2.768   user_mac_addr<1>
    SLICE_X19Y91.A       Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X19Y93.CLK     net (fanout=2)        0.450   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      3.980ns (0.762ns logic, 3.218ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X19Y93.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.774ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      1.774ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X19Y91.A5      net (fanout=3)        1.166   user_mac_addr<1>
    SLICE_X19Y91.AMUX    Tilo                  0.078   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X19Y93.SR      net (fanout=2)        0.146   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X19Y93.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.774ns (0.462ns logic, 1.312ns route)
                                                       (26.0% logic, 74.0% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X19Y93.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.688ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      1.688ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X19Y91.A5      net (fanout=3)        1.166   user_mac_addr<1>
    SLICE_X19Y91.A       Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X19Y93.CLK     net (fanout=2)        0.179   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      1.688ns (0.343ns logic, 1.345ns route)
                                                       (20.3% logic, 79.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.612ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X19Y94.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.388ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.612ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X18Y94.A4      net (fanout=3)        3.005   user_mac_addr<0>
    SLICE_X18Y94.AMUX    Tilo                  0.190   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X19Y94.SR      net (fanout=2)        0.379   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X19Y94.CLK     Trck                  0.297   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.612ns (1.228ns logic, 3.384ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X19Y94.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.694ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.306ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X18Y94.A4      net (fanout=3)        3.005   user_mac_addr<0>
    SLICE_X18Y94.A       Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X19Y94.CLK     net (fanout=2)        0.492   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      4.306ns (0.809ns logic, 3.497ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X19Y94.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.894ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      1.894ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X18Y94.A4      net (fanout=3)        1.244   user_mac_addr<0>
    SLICE_X18Y94.AMUX    Tilo                  0.079   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X19Y94.SR      net (fanout=2)        0.147   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X19Y94.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.894ns (0.503ns logic, 1.391ns route)
                                                       (26.6% logic, 73.4% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X19Y94.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.834ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      1.834ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X18Y94.A4      net (fanout=3)        1.244   user_mac_addr<0>
    SLICE_X18Y94.A       Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X19Y94.CLK     net (fanout=2)        0.207   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      1.834ns (0.383ns logic, 1.451ns route)
                                                       (20.9% logic, 79.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP 
"TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.083ns.
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X11Y36.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    29.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      2.083ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y41.AQ      Tcko                  0.381   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X10Y36.A4      net (fanout=5)        0.847   system/regs_from_ipbus<11><12>
    SLICE_X10Y36.AMUX    Tilo                  0.190   system/spi/shiftreg.sck_prev
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X11Y36.SR      net (fanout=2)        0.368   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X11Y36.CLK     Trck                  0.297   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.083ns (0.868ns logic, 1.215ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X11Y36.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  30.212ns (requirement - data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      1.788ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y41.AQ      Tcko                  0.381   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X10Y36.A4      net (fanout=5)        0.847   system/regs_from_ipbus<11><12>
    SLICE_X10Y36.A       Tilo                  0.068   system/spi/shiftreg.sck_prev
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X11Y36.CLK     net (fanout=2)        0.492   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      1.788ns (0.449ns logic, 1.339ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP "TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X11Y36.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.749ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.749ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y41.AQ      Tcko                  0.115   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X10Y36.A4      net (fanout=5)        0.340   system/regs_from_ipbus<11><12>
    SLICE_X10Y36.AMUX    Tilo                  0.079   system/spi/shiftreg.sck_prev
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X11Y36.SR      net (fanout=2)        0.140   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X11Y36.CLK     Tremck      (-Th)    -0.075   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.749ns (0.269ns logic, 0.480ns route)
                                                       (35.9% logic, 64.1% route)
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X11Y36.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   0.696ns (data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Data Path Delay:      0.696ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y41.AQ      Tcko                  0.115   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X10Y36.A4      net (fanout=5)        0.340   system/regs_from_ipbus<11><12>
    SLICE_X10Y36.A       Tilo                  0.034   system/spi/shiftreg.sck_prev
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X11Y36.CLK     net (fanout=2)        0.207   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      0.696ns (0.149ns logic, 0.547ns route)
                                                       (21.4% logic, 78.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.518ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X10Y91.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.482ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.518ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_771_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X11Y91.A2      net (fanout=3)        2.904   user_mac_addr<1>
    SLICE_X11Y91.AMUX    Tilo                  0.194   system/i2c_s/regs_6_1_C_1
                                                       system/i2c_s/reset_regs_i[6][1]_AND_772_o1
    SLICE_X10Y91.SR      net (fanout=2)        0.472   system/i2c_s/reset_regs_i[6][1]_AND_772_o
    SLICE_X10Y91.CLK     Trck                  0.254   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.518ns (1.142ns logic, 3.376ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X10Y91.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.842ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.158ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X11Y91.A2      net (fanout=3)        2.904   user_mac_addr<1>
    SLICE_X11Y91.A       Tilo                  0.068   system/i2c_s/regs_6_1_C_1
                                                       system/i2c_s/reset_regs_i[6][1]_AND_771_o1
    SLICE_X10Y91.CLK     net (fanout=2)        0.492   system/i2c_s/reset_regs_i[6][1]_AND_771_o
    -------------------------------------------------  ---------------------------
    Total                                      4.158ns (0.762ns logic, 3.396ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X10Y91.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.822ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      1.822ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_771_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X11Y91.A2      net (fanout=3)        1.204   user_mac_addr<1>
    SLICE_X11Y91.AMUX    Tilo                  0.075   system/i2c_s/regs_6_1_C_1
                                                       system/i2c_s/reset_regs_i[6][1]_AND_772_o1
    SLICE_X10Y91.SR      net (fanout=2)        0.180   system/i2c_s/reset_regs_i[6][1]_AND_772_o
    SLICE_X10Y91.CLK     Tremck      (-Th)    -0.054   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.822ns (0.438ns logic, 1.384ns route)
                                                       (24.0% logic, 76.0% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X10Y91.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.754ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      1.754ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X11Y91.A2      net (fanout=3)        1.204   user_mac_addr<1>
    SLICE_X11Y91.A       Tilo                  0.034   system/i2c_s/regs_6_1_C_1
                                                       system/i2c_s/reset_regs_i[6][1]_AND_771_o1
    SLICE_X10Y91.CLK     net (fanout=2)        0.207   system/i2c_s/reset_regs_i[6][1]_AND_771_o
    -------------------------------------------------  ---------------------------
    Total                                      1.754ns (0.343ns logic, 1.411ns route)
                                                       (19.6% logic, 80.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.335ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X8Y90.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.665ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.335ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_767_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X10Y90.B3      net (fanout=3)        2.762   user_mac_addr<3>
    SLICE_X10Y90.BMUX    Tilo                  0.198   system/i2c_s/regs_6_3_P_3
                                                       system/i2c_s/reset_regs_i[6][3]_AND_768_o1
    SLICE_X8Y90.SR       net (fanout=2)        0.361   system/i2c_s/reset_regs_i[6][3]_AND_768_o
    SLICE_X8Y90.CLK      Trck                  0.254   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.335ns (1.212ns logic, 3.123ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X8Y90.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.181ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.819ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X10Y90.B3      net (fanout=3)        2.762   user_mac_addr<3>
    SLICE_X10Y90.B       Tilo                  0.068   system/i2c_s/regs_6_3_P_3
                                                       system/i2c_s/reset_regs_i[6][3]_AND_767_o1
    SLICE_X8Y90.CLK      net (fanout=2)        0.229   system/i2c_s/reset_regs_i[6][3]_AND_767_o
    -------------------------------------------------  ---------------------------
    Total                                      3.819ns (0.828ns logic, 2.991ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X8Y90.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.919ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      1.919ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_767_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X10Y90.B3      net (fanout=3)        1.277   user_mac_addr<3>
    SLICE_X10Y90.BMUX    Tilo                  0.083   system/i2c_s/regs_6_3_P_3
                                                       system/i2c_s/reset_regs_i[6][3]_AND_768_o1
    SLICE_X8Y90.SR       net (fanout=2)        0.139   system/i2c_s/reset_regs_i[6][3]_AND_768_o
    SLICE_X8Y90.CLK      Tremck      (-Th)    -0.054   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.919ns (0.503ns logic, 1.416ns route)
                                                       (26.2% logic, 73.8% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X8Y90.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.773ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      1.773ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X10Y90.B3      net (fanout=3)        1.277   user_mac_addr<3>
    SLICE_X10Y90.B       Tilo                  0.034   system/i2c_s/regs_6_3_P_3
                                                       system/i2c_s/reset_regs_i[6][3]_AND_767_o1
    SLICE_X8Y90.CLK      net (fanout=2)        0.096   system/i2c_s/reset_regs_i[6][3]_AND_767_o
    -------------------------------------------------  ---------------------------
    Total                                      1.773ns (0.400ns logic, 1.373ns route)
                                                       (22.6% logic, 77.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.300ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X10Y92.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.700ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.300ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_769_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X10Y92.D4      net (fanout=3)        2.917   user_mac_addr<2>
    SLICE_X10Y92.DMUX    Tilo                  0.191   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_770_o1
    SLICE_X10Y92.SR      net (fanout=2)        0.240   system/i2c_s/reset_regs_i[6][2]_AND_770_o
    SLICE_X10Y92.CLK     Trck                  0.254   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.300ns (1.143ns logic, 3.157ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X10Y92.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.849ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.151ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X10Y92.D4      net (fanout=3)        2.917   user_mac_addr<2>
    SLICE_X10Y92.D       Tilo                  0.068   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_769_o1
    SLICE_X10Y92.CLK     net (fanout=2)        0.468   system/i2c_s/reset_regs_i[6][2]_AND_769_o
    -------------------------------------------------  ---------------------------
    Total                                      4.151ns (0.766ns logic, 3.385ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X10Y92.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.776ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      1.776ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_769_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X10Y92.D4      net (fanout=3)        1.239   user_mac_addr<2>
    SLICE_X10Y92.DMUX    Tilo                  0.080   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_770_o1
    SLICE_X10Y92.SR      net (fanout=2)        0.091   system/i2c_s/reset_regs_i[6][2]_AND_770_o
    SLICE_X10Y92.CLK     Tremck      (-Th)    -0.054   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.776ns (0.446ns logic, 1.330ns route)
                                                       (25.1% logic, 74.9% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X10Y92.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.774ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      1.774ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X10Y92.D4      net (fanout=3)        1.239   user_mac_addr<2>
    SLICE_X10Y92.D       Tilo                  0.034   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_769_o1
    SLICE_X10Y92.CLK     net (fanout=2)        0.189   system/i2c_s/reset_regs_i[6][2]_AND_769_o
    -------------------------------------------------  ---------------------------
    Total                                      1.774ns (0.346ns logic, 1.428ns route)
                                                       (19.5% logic, 80.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.291ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X10Y96.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.709ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.291ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_773_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X10Y96.A5      net (fanout=3)        2.717   user_mac_addr<0>
    SLICE_X10Y96.AMUX    Tilo                  0.196   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/reset_regs_i[6][0]_AND_774_o1
    SLICE_X10Y96.SR      net (fanout=2)        0.383   system/i2c_s/reset_regs_i[6][0]_AND_774_o
    SLICE_X10Y96.CLK     Trck                  0.254   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.291ns (1.191ns logic, 3.100ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X10Y96.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.982ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.018ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X10Y96.A5      net (fanout=3)        2.717   user_mac_addr<0>
    SLICE_X10Y96.A       Tilo                  0.068   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/reset_regs_i[6][0]_AND_773_o1
    SLICE_X10Y96.CLK     net (fanout=2)        0.492   system/i2c_s/reset_regs_i[6][0]_AND_773_o
    -------------------------------------------------  ---------------------------
    Total                                      4.018ns (0.809ns logic, 3.209ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X10Y96.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.758ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      1.758ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_773_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X10Y96.A5      net (fanout=3)        1.125   user_mac_addr<0>
    SLICE_X10Y96.AMUX    Tilo                  0.079   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/reset_regs_i[6][0]_AND_774_o1
    SLICE_X10Y96.SR      net (fanout=2)        0.151   system/i2c_s/reset_regs_i[6][0]_AND_774_o
    SLICE_X10Y96.CLK     Tremck      (-Th)    -0.054   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.758ns (0.482ns logic, 1.276ns route)
                                                       (27.4% logic, 72.6% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X10Y96.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.715ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      1.715ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X10Y96.A5      net (fanout=3)        1.125   user_mac_addr<0>
    SLICE_X10Y96.A       Tilo                  0.034   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/reset_regs_i[6][0]_AND_773_o1
    SLICE_X10Y96.CLK     net (fanout=2)        0.207   system/i2c_s/reset_regs_i[6][0]_AND_773_o
    -------------------------------------------------  ---------------------------
    Total                                      1.715ns (0.383ns logic, 1.332ns route)
                                                       (22.3% logic, 77.7% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk125_2_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk125_2_p                  |      8.000ns|      4.000ns|      5.082ns|            0|            0|            0|      5195819|
| TS_clk125_2_n                 |      8.000ns|      4.290ns|      5.082ns|            0|            0|         2456|      5193345|
|  TS_system_glib_pll_clkout_31_|     32.000ns|     16.097ns|          N/A|            0|            0|       137543|            0|
|  25_c_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     20.329ns|          N/A|            0|            0|      4957499|            0|
|  25_a_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     14.856ns|          N/A|            0|            0|        98303|            0|
|  25_b_0                       |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_c                           |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      2.222ns|      4.636ns|            0|            0|            0|           18|
| 5_a                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_3_|     32.000ns|      4.626ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_2_|     32.000ns|      4.636ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_1_|     32.000ns|      4.328ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_0_|     32.000ns|      4.612ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemspisck_LDC       |     32.000ns|      2.083ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_1_LDC|     32.000ns|      4.518ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_3_LDC|     32.000ns|      4.335ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_2_LDC|     32.000ns|      4.300ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_0_LDC|     32.000ns|      4.291ns|          N/A|            0|            0|            2|            0|
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_b                           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk1_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk1_p              |     25.000ns|     10.000ns|     19.398ns|            0|            0|            0|         2643|
| TS_xpoint1_clk1_n             |     25.000ns|     10.000ns|     19.398ns|            0|            0|          721|         1922|
|  TS_system_gbt_phase_monitorin|      4.167ns|      3.233ns|          N/A|            0|            0|         1922|            0|
|  g_ttclk_pll_clkout0_0        |             |             |             |             |             |             |             |
| TS_system_gbt_phase_monitoring|      4.167ns|      2.000ns|          N/A|            0|            0|            0|            0|
| _ttclk_pll_clkout0            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk125_2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   20.329|         |         |         |
clk125_2_p     |   20.329|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk125_2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   20.329|         |         |         |
clk125_2_p     |   20.329|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<0>     |         |         |    1.076|    1.076|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<1>     |         |         |    1.090|    1.090|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<2>     |         |         |    1.032|    1.032|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<3>     |         |         |    1.087|    1.087|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    6.723|         |         |         |
xpoint1_clk1_p |    6.723|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    6.723|         |         |         |
xpoint1_clk1_p |    6.723|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5296178 paths, 0 nets, and 53610 connections

Design statistics:
   Minimum period:  20.329ns{1}   (Maximum frequency:  49.191MHz)
   Maximum path delay from/to any node:   4.636ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Nov 15 16:23:46 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 744 MB



