

================================================================
== Vitis HLS Report for 'TrellisBuilder'
================================================================
* Date:           Wed Oct  5 08:43:51 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Decoder
* Solution:       Size24ZedBoard (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.36 ns|  5.473 ns|     1.72 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       38|       38|  0.242 us|  0.242 us|   39|   39|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------+-------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                      |                                           |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                       Instance                       |                   Module                  |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------------------+-------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_TrellisBuilder_Pipeline_TrellisLoop_fu_489        |TrellisBuilder_Pipeline_TrellisLoop        |       21|       21|   0.134 us|   0.134 us|   21|   21|       no|
        |grp_TrellisBuilder_Pipeline_VITIS_LOOP_1453_1_fu_561  |TrellisBuilder_Pipeline_VITIS_LOOP_1453_1  |       12|       12|  76.320 ns|  76.320 ns|   12|   12|       no|
        +------------------------------------------------------+-------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     16|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     367|   3941|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    127|    -|
|Register         |        -|    -|      22|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     389|   4084|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------+-------------------------------------------+---------+----+-----+------+-----+
    |                       Instance                       |                   Module                  | BRAM_18K| DSP|  FF |  LUT | URAM|
    +------------------------------------------------------+-------------------------------------------+---------+----+-----+------+-----+
    |grp_TrellisBuilder_Pipeline_TrellisLoop_fu_489        |TrellisBuilder_Pipeline_TrellisLoop        |        0|   0|  275|  2368|    0|
    |grp_TrellisBuilder_Pipeline_VITIS_LOOP_1453_1_fu_561  |TrellisBuilder_Pipeline_VITIS_LOOP_1453_1  |        0|   0|   92|  1531|    0|
    |mux_83_1_1_1_U163                                     |mux_83_1_1_1                               |        0|   0|    0|    42|    0|
    +------------------------------------------------------+-------------------------------------------+---------+----+-----+------+-----+
    |Total                                                 |                                           |        0|   0|  367|  3941|    0|
    +------------------------------------------------------+-------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+----+---+----+------------+------------+
    |   Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+----+---+----+------------+------------+
    |ap_condition_275  |        or|   0|  0|   2|           1|           1|
    |ap_condition_300  |        or|   0|  0|   2|           1|           1|
    |ap_condition_325  |        or|   0|  0|   2|           1|           1|
    |ap_condition_350  |        or|   0|  0|   2|           1|           1|
    |ap_condition_375  |        or|   0|  0|   2|           1|           1|
    |ap_condition_400  |        or|   0|  0|   2|           1|           1|
    |ap_condition_425  |        or|   0|  0|   2|           1|           1|
    |ap_condition_450  |        or|   0|  0|   2|           1|           1|
    +------------------+----------+----+---+----+------------+------------+
    |Total             |          |   0|  0|  16|           8|           8|
    +------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |Bucket_V_reg_459                    |  42|          8|    3|         24|
    |ap_NS_fsm                           |  37|          7|    1|          7|
    |ap_phi_mux_Bucket_V_phi_fu_462_p16  |  48|          9|    3|         27|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 127|         24|    7|         58|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------+---+----+-----+-----------+
    |                                Name                               | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------------+---+----+-----+-----------+
    |Bucket_V_reg_459                                                   |  3|   0|    3|          0|
    |ap_CS_fsm                                                          |  6|   0|    6|          0|
    |empty_reg_1316                                                     |  3|   0|    3|          0|
    |grp_TrellisBuilder_Pipeline_TrellisLoop_fu_489_ap_start_reg        |  1|   0|    1|          0|
    |grp_TrellisBuilder_Pipeline_VITIS_LOOP_1453_1_fu_561_ap_start_reg  |  1|   0|    1|          0|
    |p_Result_s_reg_1489                                                |  8|   0|    8|          0|
    +-------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                              | 22|   0|   22|          0|
    +-------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+--------------+-----------------+--------------+
|      RTL Ports     | Dir | Bits|   Protocol   |  Source Object  |    C Type    |
+--------------------+-----+-----+--------------+-----------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_none|   TrellisBuilder|  return value|
|ap_rst              |   in|    1|  ap_ctrl_none|   TrellisBuilder|  return value|
|In_EncodeStream     |   in|   24|       ap_none|  In_EncodeStream|        scalar|
|Outdecode_i         |   in|    8|       ap_ovld|        Outdecode|       pointer|
|Outdecode_o         |  out|    8|       ap_ovld|        Outdecode|       pointer|
|Outdecode_o_ap_vld  |  out|    1|       ap_ovld|        Outdecode|       pointer|
+--------------------+-----+-----+--------------+-----------------+--------------+

