// Seed: 735122493
module module_0 #(
    parameter id_6 = 32'd18
) (
    input  tri0 id_0,
    output tri1 id_1,
    input  tri1 id_2
    , _id_6,
    input  wor  id_3,
    input  tri0 id_4
);
  wire [1 : -1] id_7;
  logic [id_6 : -1] id_8;
endmodule
module module_1 (
    input  tri0  id_0,
    input  wor   id_1,
    input  tri1  id_2,
    inout  tri   id_3,
    output wor   id_4,
    output wor   id_5,
    input  uwire id_6,
    input  wire  id_7,
    input  uwire id_8
);
  wire id_10;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_1,
      id_8,
      id_8
  );
  wire id_11;
  ;
endmodule
