<!DOCTYPE html>
<html>
<head>
  <meta charset="utf-8">
  
  <title>Computer System II Lab2 ：Forwarding 及 AXI4-lite 总线内存模型 | 晚栀wingee~</title>

  <!-- keywords -->
  

  <meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1">
  <meta name="description" content="引言： 在lab1的流水线CPU中，我们通过stall去解决指令与指令之间存在的数据冲突，但如果指令中存在的冲突过多，就会因为大量的stall而使CPU的CPI降低。且在本实验中，要将Core和RAM模块用总线加以连接，为满足Axi_liteCore在等待RAM的返回值时对Core中冲突控制的接管，我们需要将数据冲突用另一种方式去解决。">
<meta property="og:type" content="article">
<meta property="og:title" content="Computer System II Lab2 ：Forwarding 及 AXI4-lite 总线内存模型">
<meta property="og:url" content="http://47.96.29.144/2023/11/22/Computer-System-II-Lab-2-%EF%BC%9AForwarding-%E5%8F%8A-AXI4-lite-%E6%80%BB%E7%BA%BF%E5%86%85%E5%AD%98%E6%A8%A1%E5%9E%8B/index.html">
<meta property="og:site_name" content="晚栀wingee~">
<meta property="og:description" content="引言： 在lab1的流水线CPU中，我们通过stall去解决指令与指令之间存在的数据冲突，但如果指令中存在的冲突过多，就会因为大量的stall而使CPU的CPI降低。且在本实验中，要将Core和RAM模块用总线加以连接，为满足Axi_liteCore在等待RAM的返回值时对Core中冲突控制的接管，我们需要将数据冲突用另一种方式去解决。">
<meta property="og:locale" content="en_US">
<meta property="og:image" content="http://47.96.29.144/2023/11/22/Computer-System-II-Lab-2-%EF%BC%9AForwarding-%E5%8F%8A-AXI4-lite-%E6%80%BB%E7%BA%BF%E5%86%85%E5%AD%98%E6%A8%A1%E5%9E%8B/1.png">
<meta property="og:image" content="http://47.96.29.144/2023/11/22/Computer-System-II-Lab-2-%EF%BC%9AForwarding-%E5%8F%8A-AXI4-lite-%E6%80%BB%E7%BA%BF%E5%86%85%E5%AD%98%E6%A8%A1%E5%9E%8B/2.png">
<meta property="og:image" content="http://47.96.29.144/2023/11/22/Computer-System-II-Lab-2-%EF%BC%9AForwarding-%E5%8F%8A-AXI4-lite-%E6%80%BB%E7%BA%BF%E5%86%85%E5%AD%98%E6%A8%A1%E5%9E%8B/3.png">
<meta property="og:image" content="http://47.96.29.144/2023/11/22/Computer-System-II-Lab-2-%EF%BC%9AForwarding-%E5%8F%8A-AXI4-lite-%E6%80%BB%E7%BA%BF%E5%86%85%E5%AD%98%E6%A8%A1%E5%9E%8B/6.png">
<meta property="og:image" content="http://47.96.29.144/2023/11/22/Computer-System-II-Lab-2-%EF%BC%9AForwarding-%E5%8F%8A-AXI4-lite-%E6%80%BB%E7%BA%BF%E5%86%85%E5%AD%98%E6%A8%A1%E5%9E%8B/4.png">
<meta property="og:image" content="http://47.96.29.144/2023/11/22/Computer-System-II-Lab-2-%EF%BC%9AForwarding-%E5%8F%8A-AXI4-lite-%E6%80%BB%E7%BA%BF%E5%86%85%E5%AD%98%E6%A8%A1%E5%9E%8B/5.png">
<meta property="og:image" content="http://47.96.29.144/2023/11/22/Computer-System-II-Lab-2-%EF%BC%9AForwarding-%E5%8F%8A-AXI4-lite-%E6%80%BB%E7%BA%BF%E5%86%85%E5%AD%98%E6%A8%A1%E5%9E%8B/6.png">
<meta property="og:image" content="http://47.96.29.144/2023/11/22/Computer-System-II-Lab-2-%EF%BC%9AForwarding-%E5%8F%8A-AXI4-lite-%E6%80%BB%E7%BA%BF%E5%86%85%E5%AD%98%E6%A8%A1%E5%9E%8B/7.jpg">
<meta property="og:image" content="http://47.96.29.144/2023/11/22/Computer-System-II-Lab-2-%EF%BC%9AForwarding-%E5%8F%8A-AXI4-lite-%E6%80%BB%E7%BA%BF%E5%86%85%E5%AD%98%E6%A8%A1%E5%9E%8B/8.png">
<meta property="og:image" content="http://47.96.29.144/2023/11/22/Computer-System-II-Lab-2-%EF%BC%9AForwarding-%E5%8F%8A-AXI4-lite-%E6%80%BB%E7%BA%BF%E5%86%85%E5%AD%98%E6%A8%A1%E5%9E%8B/9.png">
<meta property="og:image" content="http://47.96.29.144/2023/11/22/Computer-System-II-Lab-2-%EF%BC%9AForwarding-%E5%8F%8A-AXI4-lite-%E6%80%BB%E7%BA%BF%E5%86%85%E5%AD%98%E6%A8%A1%E5%9E%8B/10.png">
<meta property="og:image" content="http://47.96.29.144/2023/11/22/Computer-System-II-Lab-2-%EF%BC%9AForwarding-%E5%8F%8A-AXI4-lite-%E6%80%BB%E7%BA%BF%E5%86%85%E5%AD%98%E6%A8%A1%E5%9E%8B/11.png">
<meta property="og:image" content="http://47.96.29.144/2023/11/22/Computer-System-II-Lab-2-%EF%BC%9AForwarding-%E5%8F%8A-AXI4-lite-%E6%80%BB%E7%BA%BF%E5%86%85%E5%AD%98%E6%A8%A1%E5%9E%8B/12.png">
<meta property="og:image" content="http://47.96.29.144/2023/11/22/Computer-System-II-Lab-2-%EF%BC%9AForwarding-%E5%8F%8A-AXI4-lite-%E6%80%BB%E7%BA%BF%E5%86%85%E5%AD%98%E6%A8%A1%E5%9E%8B/13.png">
<meta property="og:image" content="http://47.96.29.144/2023/11/22/Computer-System-II-Lab-2-%EF%BC%9AForwarding-%E5%8F%8A-AXI4-lite-%E6%80%BB%E7%BA%BF%E5%86%85%E5%AD%98%E6%A8%A1%E5%9E%8B/14.png">
<meta property="og:image" content="http://47.96.29.144/2023/11/22/Computer-System-II-Lab-2-%EF%BC%9AForwarding-%E5%8F%8A-AXI4-lite-%E6%80%BB%E7%BA%BF%E5%86%85%E5%AD%98%E6%A8%A1%E5%9E%8B/15.png">
<meta property="article:published_time" content="2023-11-22T11:56:35.000Z">
<meta property="article:modified_time" content="2023-12-04T08:44:19.488Z">
<meta property="article:tag" content="计算机系统II">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://47.96.29.144/2023/11/22/Computer-System-II-Lab-2-%EF%BC%9AForwarding-%E5%8F%8A-AXI4-lite-%E6%80%BB%E7%BA%BF%E5%86%85%E5%AD%98%E6%A8%A1%E5%9E%8B/1.png">
  
    <link rel="alternative" href="/atom.xml" title="晚栀wingee~" type="application/atom+xml">
  
  
    <link rel="icon" href="/img/avatar.jpg">
  
  
<link rel="stylesheet" href="/css/style.css">

  
  

  
<script src="//cdn.bootcss.com/require.js/2.3.2/require.min.js"></script>

  
<script src="//cdn.bootcss.com/jquery/3.1.1/jquery.min.js"></script>


  
<meta name="generator" content="Hexo 7.0.0"><style>mjx-container[jax="SVG"] {
  direction: ltr;
}

mjx-container[jax="SVG"] > svg {
  overflow: visible;
}

mjx-container[jax="SVG"][display="true"] {
  display: block;
  text-align: center;
  margin: 1em 0;
}

mjx-container[jax="SVG"][justify="left"] {
  text-align: left;
}

mjx-container[jax="SVG"][justify="right"] {
  text-align: right;
}

g[data-mml-node="merror"] > g {
  fill: red;
  stroke: red;
}

g[data-mml-node="merror"] > rect[data-background] {
  fill: yellow;
  stroke: none;
}

g[data-mml-node="mtable"] > line[data-line] {
  stroke-width: 70px;
  fill: none;
}

g[data-mml-node="mtable"] > rect[data-frame] {
  stroke-width: 70px;
  fill: none;
}

g[data-mml-node="mtable"] > .mjx-dashed {
  stroke-dasharray: 140;
}

g[data-mml-node="mtable"] > .mjx-dotted {
  stroke-linecap: round;
  stroke-dasharray: 0,140;
}

g[data-mml-node="mtable"] > svg {
  overflow: visible;
}

[jax="SVG"] mjx-tool {
  display: inline-block;
  position: relative;
  width: 0;
  height: 0;
}

[jax="SVG"] mjx-tool > mjx-tip {
  position: absolute;
  top: 0;
  left: 0;
}

mjx-tool > mjx-tip {
  display: inline-block;
  padding: .2em;
  border: 1px solid #888;
  font-size: 70%;
  background-color: #F8F8F8;
  color: black;
  box-shadow: 2px 2px 5px #AAAAAA;
}

g[data-mml-node="maction"][data-toggle] {
  cursor: pointer;
}

mjx-status {
  display: block;
  position: fixed;
  left: 1em;
  bottom: 1em;
  min-width: 25%;
  padding: .2em .4em;
  border: 1px solid #888;
  font-size: 90%;
  background-color: #F8F8F8;
  color: black;
}

foreignObject[data-mjx-xml] {
  font-family: initial;
  line-height: normal;
  overflow: visible;
}

.MathJax path {
  stroke-width: 3;
}

mjx-container[display="true"] {
  overflow: auto hidden;
}

mjx-container[display="true"] + br {
  display: none;
}
</style></head>
<body>
  <div id="container">
    <div id="particles-js"></div>
    <div class="left-col">
    <div class="overlay"></div>
<div class="intrude-less">
	<header id="header" class="inner">
		<a href="/" class="profilepic">
			
				<img lazy-src="/img/avatar.jpg" class="js-avatar">
			
		</a>

		<hgroup>
			<h1 class="header-author"><a href="/"></a></h1>
		</hgroup>

		

		<div class="switch-area">
			<div class="switch-wrap">
				<section class="switch-part switch-part1">
					<nav class="header-menu">
						<ul>
						
							<li><a href="/">Home</a></li>
				        
							<li><a href="/archives">Archives</a></li>
				        
							<li><a href="/introduction">关于我</a></li>
				        
							<li><a href="/pp">晚栀的书房(building)</a></li>
				        
							<li><a href="/log">运维日志</a></li>
				        
						</ul>
					</nav>
					<nav class="half-header-menu">
						<a class="hide">Home</a>
						<a>Tags</a>
						<a>Links</a>
						<a>About</a>
					</nav>
					<nav class="header-nav">
						<div class="social">
							
								<a class="github" target="_blank" href="https://github.com/wing3e" title="github">github</a>
					        
								<a class="weibo" target="_blank" href="#" title="weibo">weibo</a>
					        
						</div>
						<!-- music -->
						
							<!-- <div style="position: absolute; bottom: 120px; left: auto; width: 85%;"> -->
							<div style="position: absolute; left: auto; width: 85%;">
								<iframe frameborder="no" border="0" marginwidth="0" marginheight="0" width=220 height=86 src="//music.163.com/outchain/player?type=2&id=1830685896&auto=1&height=66"></iframe>
							</div>
						
					</nav>
				</section>
				
				
				<section class="switch-part switch-part2">
					<div class="widget tagcloud" id="js-tagcloud">
						<a href="/tags/Pwn/" style="font-size: 12.5px;">Pwn</a> <a href="/tags/Reverse/" style="font-size: 12.5px;">Reverse</a> <a href="/tags/ZJUCTF/" style="font-size: 15px;">ZJUCTF</a> <a href="/tags/%E5%AF%86%E7%A0%81%E5%AD%A6/" style="font-size: 12.5px;">密码学</a> <a href="/tags/%E6%93%8D%E4%BD%9C%E7%B3%BB%E7%BB%9F/" style="font-size: 12.5px;">操作系统</a> <a href="/tags/%E6%95%B0%E5%AD%A6%E5%BB%BA%E6%A8%A1/" style="font-size: 20px;">数学建模</a> <a href="/tags/%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%B3%BB%E7%BB%9F/" style="font-size: 10px;">计算机系统</a> <a href="/tags/%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%B3%BB%E7%BB%9FII/" style="font-size: 17.5px;">计算机系统II</a>
					</div>
				</section>
				
				
				
				<section class="switch-part switch-part3">
					<div id="js-friends">
					
			          <a target="_blank" class="main-nav-link switch-friends-link" href="https://note.jiepeng.tech/">JPGG&#39;s NoteBook</a>
			        
			          <a target="_blank" class="main-nav-link switch-friends-link" href="http://47.99.33.238/">Tauhkc&#39;s Note</a>
			        
			          <a target="_blank" class="main-nav-link switch-friends-link" href="https://xymmsnotebook.gitbook.io/noteofxymm/">xy猫猫</a>
			        
			          <a target="_blank" class="main-nav-link switch-friends-link" href="http://121.40.230.233:3303/">CCnocc</a>
			        
			          <a target="_blank" class="main-nav-link switch-friends-link" href="https://hzeroyuke.github.io/my_blog/">华零的Notebook</a>
			        
			          <a target="_blank" class="main-nav-link switch-friends-link" href="http://miraclemaster.cn/">恩浩gg</a>
			        
			          <a target="_blank" class="main-nav-link switch-friends-link" href="http://116.62.208.33/">SLXjj没想好的标题</a>
			        
			        </div>
				</section>
				

				
				
				<section class="switch-part switch-part4">
				
					<div id="js-aboutme">aaa</div>
				</section>
				
			</div>
		</div>
	</header>				
</div>
    </div>
    <div class="mid-col">
      <nav id="mobile-nav">
  	<div class="overlay">
  		<div class="slider-trigger"></div>
  		<h1 class="header-author js-mobile-header hide"></h1>
  	</div>
	<div class="intrude-less">
		<header id="header" class="inner">
			<div class="profilepic">
				<img lazy-src="/img/avatar.jpg" class="js-avatar">
			</div>
			<hgroup>
			  <h1 class="header-author"></h1>
			</hgroup>
			
			<nav class="header-menu">
				<ul>
				
					<li><a href="/">Home</a></li>
		        
					<li><a href="/archives">Archives</a></li>
		        
					<li><a href="/introduction">关于我</a></li>
		        
					<li><a href="/pp">晚栀的书房(building)</a></li>
		        
					<li><a href="/log">运维日志</a></li>
		        
		        <div class="clearfix"></div>
				</ul>
			</nav>
			<nav class="header-nav">
				<div class="social">
					
						<a class="github" target="_blank" href="https://github.com/wing3e" title="github">github</a>
			        
						<a class="weibo" target="_blank" href="#" title="weibo">weibo</a>
			        
				</div>
			</nav>
		</header>				
	</div>
</nav>
      <div class="body-wrap"><article id="post-Computer-System-II-Lab-2-：Forwarding-及-AXI4-lite-总线内存模型" class="article article-type-post" itemscope itemprop="blogPost">
  
    <div class="article-meta">
      <a href="/2023/11/22/Computer-System-II-Lab-2-%EF%BC%9AForwarding-%E5%8F%8A-AXI4-lite-%E6%80%BB%E7%BA%BF%E5%86%85%E5%AD%98%E6%A8%A1%E5%9E%8B/" class="article-date">
  	<time datetime="2023-11-22T11:56:35.000Z" itemprop="datePublished">2023-11-22</time>
</a>
    </div>
  
  <div class="article-inner">
    
      <input type="hidden" class="isFancy" />
    
    
      <header class="article-header">
        
  
    <h1 class="article-title" itemprop="name">
      Computer System II Lab2 ：Forwarding 及 AXI4-lite 总线内存模型
      
    </h1>
  

      </header>
      
      <div class="article-info article-info-post">
        
	<div class="article-tag tagcloud">
		<ul class="article-tag-list" itemprop="keywords"><li class="article-tag-list-item"><a class="article-tag-list-link" href="/tags/%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%B3%BB%E7%BB%9FII/" rel="tag">计算机系统II</a></li></ul>
	</div>

        

        
        <div class="clearfix"></div>
      </div>
      
    
    <div class="article-entry" itemprop="articleBody">
      
        <h3 id="引言">引言：</h3>
<p>在lab1的流水线CPU中，我们通过stall去解决指令与指令之间存在的数据冲突，但如果指令中存在的冲突过多，就会因为大量的stall而使CPU的CPI降低。且在本实验中，要将Core和RAM模块用总线加以连接，为满足Axi_liteCore在等待RAM的返回值时对Core中冲突控制的接管，我们需要将数据冲突用另一种方式去解决。 <span id="more"></span></p>
<h3 id="实验目的">1 实验目的：</h3>
<p><img src="/2023/11/22/Computer-System-II-Lab-2-%EF%BC%9AForwarding-%E5%8F%8A-AXI4-lite-%E6%80%BB%E7%BA%BF%E5%86%85%E5%AD%98%E6%A8%A1%E5%9E%8B/1.png"></p>
<h3 id="实验原理">2 实验原理：</h3>
<h4 id="forwarding机制">2-1 forwarding机制</h4>
<p>在lab1的流水线CPU中，我们通过stall去解决指令与指令之间存在的数据冲突，但如果指令中存在的冲突过多，就会因为大量的stall而使CPU的CPI降低。且在本实验中，要将Core和RAM模块用总线加以连接，为满足Axi_liteCore在等待RAM的返回值时对Core中冲突控制的接管，我们需要将数据冲突用另一种方式去解决。</p>
<pre class="mermaid">graph TD;
RaceControl -.处理.-&gt; Core2MEM_FSM的回应
Core2MEM_FSM的回应 -.MEM_stall,IF_stall.-&gt; RaceControl;
Forwarding_unit -.处理.-&gt; Data_hazard;</pre>
<p>众所周知，控制冲突时不需要stall的，所以我们实现forwarding的目的有两个（我个人的理解）：</p>
<ul>
<li>提高流水线CPU的运行效率，减少stall。</li>
<li>利用forwarding_unit解决数据冲突，将stall机制释放出来用于处理Core2MEM_FSM的回应。</li>
</ul>
<h4 id="ax14-lite总线内存模型">2-2 AX14-lite总线内存模型</h4>
<p>在我们原本的Pipeline中，分为Core和RAM两个模块且RAM有两个接口，且Core和RAM中的数据传输间隔一个时钟周期（Bram）：</p>
<pre class="mermaid">graph LR;
Pipeline --&gt; Core;
Pipeline --&gt; RAM;
RAM --&gt; ro_addr;
ro_addr --&gt; ro_rdata;
RAM --&gt; rw_addr;
rw_addr --&gt; rw_wdata;</pre>
<p>但在我们的AX14-lite总线内存模型时，RAM只有一个接口，且Core与RAM的数据传输通过axi-lite协议，数据传输间隔不止一个时钟周期：</p>
<p><img src="/2023/11/22/Computer-System-II-Lab-2-%EF%BC%9AForwarding-%E5%8F%8A-AXI4-lite-%E6%80%BB%E7%BA%BF%E5%86%85%E5%AD%98%E6%A8%A1%E5%9E%8B/2.png"></p>
<p>所以，在Core2MEM_FSM对Axi_liteMem发送请求时：</p>
<ul>
<li><strong>既要避免IF阶段和MEM阶段同时使用RAM而产生结构冲突（仲裁）</strong></li>
<li><strong>也要避免在Core等待RAM返回结果时由于stall的时钟周期数不足而导致数据没有及时返回。</strong></li>
</ul>
<h3 id="实验步骤">3 实验步骤：</h3>
<h4 id="forwarding机制的实现">3-1 Forwarding机制的实现</h4>
<p>Forwarding的基本原理就是在两指令产生数据冲突时，前一条指令的数据还未写回到寄存器之前，提前将该数据返回给后一条指令进行计算，从而避免数据冲突。<strong>通常情况下，forwarding机制触发时</strong>，<strong>前一条指令在MEM/WB阶段，后一条指令的EXE阶段，数据由MEM/WB阶段的rd传输给EXE阶段的rs1/rs2。</strong></p>
<p>其中MEM/WB的rd又分为两种情况：</p>
<ul>
<li><p>由R/I型指令直接在EXE阶段计算出的ALU_result</p></li>
<li><p>由L型指令通过访存读取出来的rw_rdata</p>
<p>在MEM阶段读出的rw_rdata会在下一时钟周期传输到WB阶段，实际上WB阶段不会进行访存，但该数据的来源仍然是RAM并非ALU，在本人的Pipeline中需要在WB阶段将这两种数据来源分开考虑，在本实验报告中将WB阶段来自MEM阶段的rw_rdata成为WB阶段的rw_rdata。</p>
<pre class="mermaid">  graph LR;
O((Data_Select)) --&gt; rs1;
rs1 --&gt; EXE;
O --&gt; rs2;
rs2 --&gt; EXE;
MEM --&gt; ALU_result_MEM;
ALU_result_MEM --&gt; O;
MEM --&gt; rw_rdata_MEM;
rw_rdata_MEM --&gt; O;
WB --&gt; P(ALU_result_WB);
P(ALU_result_WB) --&gt; O;
WB --&gt; rw_rdata_WB;
rw_rdata_WB --&gt; O;</pre></li>
</ul>
<h5 id="id与exe两模块的调整">3-1-1 ID与EXE两模块的调整</h5>
<p>向zjgg的实验指导屈服了，在lab1里面本人将选择寄存器or立即数的MUX放在了ID阶段，抱歉在forwarding里面要把他搞回EXE.......</p>
<p>在forwarding当中，MEM和WB阶段向EXE阶段前递数据时，<strong>该数据可能并不会作为ALU的操作数</strong>.....比如</p>
<figure class="highlight mipsasm"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">add </span><span class="built_in">t2</span>, <span class="built_in">t2</span>, <span class="number">2</span></span><br><span class="line"><span class="keyword">bne </span><span class="built_in">zero</span>, <span class="built_in">t2</span>, pc + <span class="number">2358</span></span><br></pre></td></tr></table></figure>
<p>此时发现数据冲突（t2)，由MEM阶段前递t2的数据给EXE进行判断，但这个时候EXE里ALU的操作数<strong>并不是zero和t2，而是pc和2358</strong>.....</p>
<p>在EXE中，跳转指令条件的判断是通过rs1和rs2的比较，但ALU的操作数却是经过MUX选择的.....</p>
<p>原本我们的ID只会给EXE阶段放出来MUX_result和rs1，rs2跳转判断的结果，<strong>但ID的rs1和rs2并未接收MEM/WB阶段的数据前递，导致跳转判断出错。</strong>看来在forwarding当中，lab1的数据处理结构并不能很好地处理B型指令。</p>
<p>为了forwarding大业！还是乖乖把MUX放到EXE吧.....</p>
<p>把ID阶段Decoder之外的所有模块放到EXE，包括<strong>读取寄存器，分支指令的初判断，Mux选择</strong>等。</p>
<p>更改之后的EXE阶段代码如下：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> EXE(</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>]inst,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>]pc,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">21</span>:<span class="number">0</span>]b,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">63</span>:<span class="number">0</span>]rs1,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">63</span>:<span class="number">0</span>]rs2,</span><br><span class="line">    <span class="keyword">input</span> valid_EXE,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>]rs1_name,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>]rs2_name,</span><br><span class="line">    <span class="keyword">output</span> rd_reg_write_EXE,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">63</span>:<span class="number">0</span>]ALU_result,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">63</span>:<span class="number">0</span>]pc_next,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">4</span>:<span class="number">0</span>]rd_EXE,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">63</span>:<span class="number">0</span>]addr_out,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>]mask_offset,</span><br><span class="line">    <span class="keyword">output</span> rw_wmode,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">63</span>:<span class="number">0</span>]rw_wdata,</span><br><span class="line">    <span class="keyword">output</span> br_taken</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">ALU alu( <span class="comment">//ALU计算模块</span></span><br><span class="line">    <span class="variable">.a</span>(Mux2_32_result_a),</span><br><span class="line">    <span class="variable">.b</span>(Mux2_32_result_b),</span><br><span class="line">    <span class="variable">.alu_op</span>(b[<span class="number">15</span>:<span class="number">12</span>]), </span><br><span class="line">    <span class="variable">.res_p</span>(ALU_result)</span><br><span class="line">);</span><br><span class="line"><span class="keyword">assign</span> rd_reg_write_EXE = b[<span class="number">21</span>];</span><br><span class="line"><span class="keyword">wire</span> pc_src;</span><br><span class="line"><span class="keyword">assign</span> pc_src = b[<span class="number">19</span>];</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">2</span>:<span class="number">0</span>]bralu_op;</span><br><span class="line"><span class="keyword">assign</span> bralu_op = b[<span class="number">11</span>:<span class="number">9</span>];</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">63</span>:<span class="number">0</span>]pc_wire;</span><br><span class="line"><span class="keyword">assign</span> pc_wire = pc;</span><br><span class="line"><span class="keyword">assign</span> rd_EXE = inst[<span class="number">11</span>:<span class="number">7</span>];</span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span> less_for;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">63</span>:<span class="number">0</span>]alu_option_for;</span><br><span class="line">Bomb bomb(</span><br><span class="line">    <span class="variable">.I0</span>(rs1),</span><br><span class="line">    <span class="variable">.I1</span>(rs2),</span><br><span class="line">    <span class="variable">.less</span>(less_for),</span><br><span class="line">    <span class="variable">.alu_option</span>(alu_option_for)</span><br><span class="line">);</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>]imm; <span class="comment">//Imm立即数结果保�???</span></span><br><span class="line"><span class="keyword">wire</span> [<span class="number">63</span>:<span class="number">0</span>]Mux2_32_result ; <span class="comment">//Mux2_32结果保存</span></span><br><span class="line"><span class="keyword">wire</span> [<span class="number">63</span>:<span class="number">0</span>]Mux2_32_result_b ; <span class="comment">//Mux4_32结果保存</span></span><br><span class="line"><span class="keyword">wire</span> [<span class="number">63</span>:<span class="number">0</span>]Mux2_32_result_a;</span><br><span class="line"> <span class="keyword">wire</span> [<span class="number">1</span>:<span class="number">0</span>]alu_src_a ;</span><br><span class="line"><span class="keyword">assign</span> alu_src_a = b[<span class="number">8</span>:<span class="number">7</span>];</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">1</span>:<span class="number">0</span>]alu_src_b;</span><br><span class="line"><span class="keyword">assign</span> alu_src_b =  b[<span class="number">6</span>:<span class="number">5</span>];</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">2</span>:<span class="number">0</span>]bralu_op; </span><br><span class="line"><span class="keyword">assign</span> bralu_op =  b[<span class="number">11</span>:<span class="number">9</span>];</span><br><span class="line"><span class="comment">// wire [3:0]alu_op ;</span></span><br><span class="line"><span class="comment">// assign alu_op =  b[15:12];</span></span><br><span class="line"><span class="keyword">wire</span> [<span class="number">2</span>:<span class="number">0</span>]immgen_op ;</span><br><span class="line"><span class="keyword">assign</span> immgen_op = b[<span class="number">18</span>:<span class="number">16</span>];</span><br><span class="line">   </span><br><span class="line"><span class="comment">/*--------------------------------------------------------------------------------------------------------------------------------*/</span></span><br><span class="line">ImmGen gen( <span class="comment">//ImmGen模块</span></span><br><span class="line">    <span class="variable">.inst</span>(inst), </span><br><span class="line">    <span class="variable">.immgen_op</span>(immgen_op),</span><br><span class="line">    <span class="variable">.imm</span>(imm)</span><br><span class="line">);</span><br><span class="line"><span class="comment">/*--------------------------------------------------------------------------------------------------------------------------------*/</span></span><br><span class="line">Mux2_32 mux2( <span class="comment">//Mux2_32模块</span></span><br><span class="line">    <span class="variable">.I0</span>(rs2),</span><br><span class="line">    <span class="variable">.I1</span>({{<span class="number">32</span>{imm[<span class="number">31</span>]}},imm}),</span><br><span class="line">    <span class="variable">.K</span>(alu_src_b),</span><br><span class="line">    <span class="variable">.result</span>(Mux2_32_result_b)</span><br><span class="line">);</span><br><span class="line"><span class="comment">/*--------------------------------------------------------------------------------------------------------------------------------*/</span></span><br><span class="line">Mux2_32 mux4(</span><br><span class="line">    <span class="variable">.I0</span>(rs1),</span><br><span class="line">    <span class="variable">.I1</span>(pc),</span><br><span class="line">    <span class="variable">.K</span>(alu_src_a),</span><br><span class="line">    <span class="variable">.result</span>(Mux2_32_result_a)</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">Mux4_32_pc mux3( <span class="comment">//Mux4_32_pc模块</span></span><br><span class="line">    <span class="variable">.I0</span>(pc_wire + <span class="number">4</span>),</span><br><span class="line">    <span class="variable">.I1</span>(ALU_result),</span><br><span class="line">    <span class="variable">.K</span>(pc_src), <span class="comment">// wire pc_src = b[19];</span></span><br><span class="line">    <span class="variable">.branch_and</span>(bralu_op), <span class="comment">// assign bralu_op =  b[11:9];</span></span><br><span class="line">    <span class="variable">.alu_option</span>(alu_option_for),</span><br><span class="line">    <span class="variable">.less</span>(less_for),</span><br><span class="line">    <span class="variable">.result</span>(pc_next),</span><br><span class="line">    <span class="variable">.br_taken</span>(br_taken)</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> addr_out = ALU_result;</span><br><span class="line"><span class="keyword">assign</span> rw_wmode = b[<span class="number">20</span>];</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>]mask;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">2</span>:<span class="number">0</span>]width = b[<span class="number">2</span>:<span class="number">0</span>];</span><br><span class="line"><span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">case</span>(width)</span><br><span class="line">    <span class="number">3'b000</span> :<span class="keyword">begin</span> mask = <span class="number">8'b00000000</span>;<span class="keyword">end</span></span><br><span class="line">    <span class="number">3'b001</span> : <span class="keyword">begin</span> mask = <span class="number">8'b11111111</span>;<span class="keyword">end</span></span><br><span class="line">    <span class="number">3'b010</span> : <span class="keyword">begin</span> mask = <span class="number">8'b00001111</span>;<span class="keyword">end</span></span><br><span class="line">    <span class="number">3'b011</span> :<span class="keyword">begin</span> mask = <span class="number">8'b00000011</span>;<span class="keyword">end</span></span><br><span class="line">    <span class="number">3'b100</span> :<span class="keyword">begin</span>  mask = <span class="number">8'b00000001</span>;<span class="keyword">end</span></span><br><span class="line">    <span class="number">3'b101</span> :<span class="keyword">begin</span>  mask = <span class="number">8'b00001111</span>;<span class="keyword">end</span></span><br><span class="line">    <span class="number">3'b110</span> :<span class="keyword">begin</span>  mask = <span class="number">8'b00000011</span>;<span class="keyword">end</span></span><br><span class="line">    <span class="number">3'b111</span> :<span class="keyword">begin</span>  mask = <span class="number">8'b00000001</span>; <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">default</span> : <span class="keyword">begin</span></span><br><span class="line">        mask = <span class="number">8'b11111111</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endcase</span> </span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">assign</span> rw_wdata = rs2 &lt;&lt; ({<span class="number">3'b0</span>,addr_out[<span class="number">2</span>:<span class="number">0</span>]}&lt;&lt;<span class="number">3</span>); <span class="comment">/*Path to Ram*/</span></span><br><span class="line"><span class="keyword">assign</span> mask_offset[<span class="number">7</span>:<span class="number">0</span>] = mask[<span class="number">7</span>:<span class="number">0</span>] &lt;&lt; ({<span class="number">1'b0</span>,addr_out[<span class="number">2</span>:<span class="number">0</span>]});</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">/*跳转判断*/</span></span><br><span class="line"></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<h5 id="forwarding_unit">3-1-2 Forwarding_unit</h5>
<p>为了将RaceControl释放出来，我们需要用一个Forwarding判断模块去指导MEM/WB向EXE的数据前递。根据课件中的指导方案，实现该模块。</p>
<p><img src="/2023/11/22/Computer-System-II-Lab-2-%EF%BC%9AForwarding-%E5%8F%8A-AXI4-lite-%E6%80%BB%E7%BA%BF%E5%86%85%E5%AD%98%E6%A8%A1%E5%9E%8B/3.png"></p>
<p>在EXE的rs1，rs2的传输接口中，再通过ForwardA，ForwardB选择数据传输。</p>
<p>该模块具体实现如下:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Forwarding(</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>]rs1_EXE,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>]rs2_EXE,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>]rd_MEM,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>]rd_WB,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">2</span>:<span class="number">0</span>]immgen_op,</span><br><span class="line">    <span class="keyword">input</span> reg_write,</span><br><span class="line">    <span class="keyword">input</span> reg_write_MEM,</span><br><span class="line">    <span class="keyword">input</span> mem_load,</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>]forward_A, <span class="comment">// 00 exe_result 01 wb_out 10 mem_result </span></span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>]forward_B  <span class="comment">// 00 exe_result 01 </span></span><br><span class="line"></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rs1_EXE == rd_MEM &amp;&amp; (mem_load | reg_write_MEM) &amp;&amp; rs1_EXE != <span class="number">0</span>) <span class="keyword">begin</span></span><br><span class="line">        forward_A = <span class="number">2'b10</span>; </span><br><span class="line">    <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">if</span>(rs1_EXE == rd_WB &amp;&amp; reg_write &amp;&amp; rs1_EXE != <span class="number">0</span> ) <span class="keyword">begin</span></span><br><span class="line">        forward_A = <span class="number">2'b01</span>;</span><br><span class="line">    <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        forward_A = <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">if</span>(rs2_EXE == rd_MEM &amp;&amp; (mem_load | reg_write_MEM) &amp;&amp; rs2_EXE != <span class="number">0</span> &amp;&amp; immgen_op != <span class="number">3'b001</span>) <span class="keyword">begin</span></span><br><span class="line">        forward_B = <span class="number">2'b10</span>;</span><br><span class="line">    <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">if</span>(rs2_EXE == rd_WB &amp;&amp; reg_write &amp;&amp; rs2_EXE != <span class="number">0</span> &amp;&amp; immgen_op != <span class="number">3'b001</span>) <span class="keyword">begin</span></span><br><span class="line">        forward_B = <span class="number">2'b01</span>;</span><br><span class="line">    <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        forward_B = <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>可以看到我们的判断并不只是简单的对比rs1与rd的名称是否相同，还加了一些判断条件：</p>
<ul>
<li><strong>Forwarding只发生在MEM/WB指令对rd寄存器写寄存器时触发</strong></li>
</ul>
<p>在某些情况下，前一条指令并不对rd寄存器进行写操作，或者根本没有rd寄存器比如：</p>
<figure class="highlight mipsasm"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">bne </span><span class="built_in">ra</span>, <span class="built_in">t2</span>, pc + <span class="number">1111</span></span><br><span class="line"><span class="keyword">add </span>......</span><br><span class="line"><span class="keyword">sub </span>......</span><br></pre></td></tr></table></figure>
<p>在该指令中只有rs1，rs2，并没有rd，如果该分支指令不生效，那么就要确保其在MEM/WB阶段时，不因rd(虽然没有，但我们对rd寄存器号的提取方法是直接截取inst。可以认为在此指令中rd是垃圾数据)与EXE的rs1/rs2恰巧相同而触发forwarding。</p>
<p>所以我们需要保证forwarding触发时，MEM/WB的阶段inst确实在写rd。</p>
<ul>
<li><strong>Forwarding只发生在寄存器与寄存器之间</strong></li>
</ul>
<p>有如下代码段：</p>
<figure class="highlight mipsasm"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">add </span>x3, x4, <span class="number">1</span></span><br><span class="line">li <span class="built_in">ra</span>, <span class="number">3</span></span><br></pre></td></tr></table></figure>
<p>当add指令运行到MEM阶段时，li指令在EXE阶段，此时<code>rs2_EXE == 3, rd_MEM == 3, rd_MEM == rs2_EXE</code></p>
<p>在这里，rs2_EXE无疑是垃圾数据，但由于我们对rs2寄存器号的提取方法是直接截取inst，所以在这里rs2也是有数值的（imm小于5位时等于imm），且恰巧和add指令的rd寄存器号相等。显然在这种情况下，并不需要forwarding，所以需要辨别EXE当前指令的类型，这里我们使用immgen_op进行判断。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">  <span class="keyword">case</span> (immgen_op)  <span class="comment">//立即数提取与拼接</span></span><br><span class="line">      <span class="number">3'b000</span>: imm_reg = <span class="number">0</span>;</span><br><span class="line">      <span class="number">3'b001</span>: imm_reg = {{<span class="number">20</span>{inst[<span class="number">31</span>]}},inst[<span class="number">31</span>:<span class="number">20</span>]};</span><br><span class="line">      <span class="number">3'b010</span>: imm_reg = {{<span class="number">20</span>{inst[<span class="number">31</span>]}},inst[<span class="number">31</span>:<span class="number">25</span>],inst[<span class="number">11</span>:<span class="number">7</span>]};</span><br><span class="line">      <span class="number">3'b011</span>: imm_reg = {{<span class="number">20</span>{inst[<span class="number">31</span>]}},inst[<span class="number">7</span>],inst[<span class="number">30</span>:<span class="number">25</span>],inst[<span class="number">11</span>:<span class="number">8</span>], <span class="number">1'b0</span>};</span><br><span class="line">      <span class="number">3'b100</span>: imm_reg = {inst[<span class="number">31</span>:<span class="number">12</span>], <span class="number">12'b0</span>};</span><br><span class="line">      <span class="number">3'b101</span>: imm_reg = {{<span class="number">11</span>{inst[<span class="number">31</span>]}}, inst[<span class="number">20</span>], inst[<span class="number">19</span>:<span class="number">12</span>], inst[<span class="number">31</span>], inst[<span class="number">30</span>:<span class="number">21</span>], <span class="number">1'b0</span>};</span><br><span class="line">      <span class="keyword">default</span>:<span class="keyword">begin</span></span><br><span class="line">          imm_reg = <span class="number">0</span>;</span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line">  <span class="keyword">endcase</span></span><br><span class="line"> <span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<p>需要明确，在此种情况下，imm只会在rs2_EXE的位置出现，所以我们只要保证在rs2_EXE的forwarding判断时EXE当前的指令不是I型即可</p>
<h5 id="exe接口的数据选择">3-1-3 EXE接口的数据选择</h5>
<p>这里不需要分析什么，按课件上的指导直接干：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br></pre></td><td class="code"><pre><span class="line">EXE EXE1(</span><br><span class="line">    <span class="variable">.inst</span>(inst_EXE),</span><br><span class="line">    <span class="variable">.pc</span>(pc_EXE),</span><br><span class="line">    <span class="variable">.b</span>(b_EXE),</span><br><span class="line">    </span><br><span class="line">    <span class="variable">.valid_EXE</span>(valid_EXE),</span><br><span class="line">    <span class="variable">.rs1</span>((forward_A == <span class="number">2'b00</span>) ? rs1_data_EXE : ( (forward_A == <span class="number">2'b10</span>) ? ((b_MEM[<span class="number">4</span>:<span class="number">3</span>] == <span class="number">2'b10</span>) ?Processed_MEM  :ALU_result_MEM ): ((b_WB[<span class="number">4</span>:<span class="number">3</span>] == <span class="number">2'b10</span>) ? Ram_to_Path :  ALU_result_WB))),</span><br><span class="line">    <span class="variable">.rs2</span>((forward_B == <span class="number">2'b00</span>) ? rs2_data_EXE : ( (forward_B == <span class="number">2'b10</span>) ? ((b_MEM[<span class="number">4</span>:<span class="number">3</span>] == <span class="number">2'b10</span>) ?Processed_MEM  :ALU_result_MEM ): ((b_WB[<span class="number">4</span>:<span class="number">3</span>] == <span class="number">2'b10</span>) ? Ram_to_Path :  ALU_result_WB))),</span><br><span class="line">    <span class="variable">.rs1_name</span>(rs1_EXE),</span><br><span class="line">    <span class="variable">.rs2_name</span>(rs2_EXE),</span><br><span class="line"></span><br><span class="line">    <span class="variable">.ALU_result</span>(ALU_result_EXE),</span><br><span class="line">    <span class="variable">.rd_reg_write_EXE</span>(rd_reg_write_EXE),</span><br><span class="line">    <span class="variable">.rd_EXE</span>(rd_EXE),</span><br><span class="line">    <span class="variable">.pc_next</span>(pc_in),</span><br><span class="line">    <span class="variable">.br_taken</span>(npc_sel_EXE),</span><br><span class="line">    </span><br><span class="line">    <span class="variable">.addr_out</span>(addr_out),</span><br><span class="line">    <span class="variable">.mask_offset</span>(mask_offset),</span><br><span class="line">    <span class="variable">.rw_wdata</span>(rw_wdata),</span><br><span class="line">    <span class="variable">.rw_wmode</span>(rw_wmode)</span><br><span class="line">);</span><br><span class="line"></span><br></pre></td></tr></table></figure>
<p>唯一需要注意的在MEM/WB前递数据时，还需要进行数据来源的选择~</p>
<p>b[4:3]是wb_sel，表示写回寄存器的数据是来自RAM还是ALU_result，在此我们利用它去区分数据来源。</p>
<p>Processed_MEM 是在MEM阶段从RAM中读出，并进行指定位宽截取，要在WB阶段写回Reg的数据。</p>
<p>Ram_to_Path是在WB阶段从RAM中读出，要写回Reg的数据。</p>
<h5 id="racecontrol置空">3-1-4 RaceControl置空</h5>
<p>我们实现了利用forwarding机制来解决数据冲突，就不再需要stall了。所以在RaceControl里面只保留flush信号，将所有stall信号置0</p>
<h5 id="forwarding仿真验证">3--1-5 Forwarding仿真验证：</h5>
<p>把文件拖进submit进行仿真验证：</p>
<p><img src="/2023/11/22/Computer-System-II-Lab-2-%EF%BC%9AForwarding-%E5%8F%8A-AXI4-lite-%E6%80%BB%E7%BA%BF%E5%86%85%E5%AD%98%E6%A8%A1%E5%9E%8B/6.png"></p>
<p>Pass，看一下仿真波形和运行时间~</p>
<p><img src="/2023/11/22/Computer-System-II-Lab-2-%EF%BC%9AForwarding-%E5%8F%8A-AXI4-lite-%E6%80%BB%E7%BA%BF%E5%86%85%E5%AD%98%E6%A8%A1%E5%9E%8B/4.png"></p>
<p>由于没有了stall，1358ps就跑完了全部指令。</p>
<p><strong>\遥遥领先/ \遥遥领先/ \遥遥领先/</strong></p>
<h4 id="axi4-lite总线模型">3-2 AxI4-lite总线模型</h4>
<h5 id="racecontrol接管">3-2-1 RaceControl接管</h5>
<p>在Forwarding中，我们将RaceControl释放了出来，在AXI4-lite总线中，RaceControl的stall机制不再为数据冲突服务，而会被AXI_liteCore接管，<strong>解决在RAM尚未返回valid信号时，Core中指令的等待</strong>。</p>
<p>此时，AXI_liteCore会给Core传递两个信号：<strong>IF_Stall和MEM_stall</strong>，分别处理在IF,MEM两阶段向RAM发送请求时Core中指令的等待。</p>
<p>RaceControl的具体实现如下：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> RaceControl(</span><br><span class="line">    <span class="keyword">input</span> IF_stall,</span><br><span class="line">    <span class="keyword">input</span> MEM_stall,</span><br><span class="line">    <span class="keyword">input</span> npc_sel_EXE,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>]rs1_ID,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>]rs2_ID,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>]rs1_EXE,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>]rs2_EXE,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>]rd_EXE,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>]rd_MEM,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>]rd_WB,</span><br><span class="line">    <span class="keyword">input</span> rd_reg_write,</span><br><span class="line">    <span class="keyword">input</span> re_MEM_MEM,</span><br><span class="line">    <span class="keyword">input</span> we_MEM_EXE,</span><br><span class="line">    <span class="keyword">input</span> reg_WB,</span><br><span class="line">    <span class="keyword">output</span> pc_stall,</span><br><span class="line">    <span class="keyword">output</span> IFID_stall,</span><br><span class="line">    <span class="keyword">output</span> IFID_flush,</span><br><span class="line">    <span class="keyword">output</span> IDEXE_flush,</span><br><span class="line">    <span class="keyword">output</span> IDEXE_stall,</span><br><span class="line"></span><br><span class="line">    <span class="keyword">output</span> EXEMEM_stall,</span><br><span class="line">    <span class="keyword">output</span> EXEMEM_flush,</span><br><span class="line">    <span class="keyword">output</span> MEMWB_stall,</span><br><span class="line">    <span class="keyword">output</span> MEMWB_flush</span><br><span class="line"></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span> data_race_if = ((rs1_EXE == rd_MEM)|(rs2_EXE == rd_MEM))&amp;(re_MEM_MEM&amp;~we_MEM_EXE);</span><br><span class="line"><span class="keyword">wire</span> predict_flush = npc_sel_EXE; <span class="comment">// flush信号逻辑不变</span></span><br><span class="line"><span class="keyword">assign</span> pc_stall = MEM_stall | IF_stall;</span><br><span class="line"><span class="keyword">assign</span> IFID_stall = MEM_stall | data_race_if;</span><br><span class="line"><span class="keyword">assign</span> IFID_flush =  (predict_flush | IF_stall)&amp;~IFID_stall;<span class="comment">//~IFID_stall &amp; IF_stall | predict_flush;</span></span><br><span class="line"><span class="keyword">assign</span> IDEXE_stall =  predict_flush &amp; IF_stall | MEM_stall | data_race_if;</span><br><span class="line"><span class="keyword">assign</span> IDEXE_flush = ~IDEXE_stall &amp; predict_flush;</span><br><span class="line"><span class="keyword">assign</span> EXEMEM_stall = MEM_stall; <span class="comment">//同步stall</span></span><br><span class="line"><span class="keyword">assign</span> EXEMEM_flush = ~EXEMEM_stall &amp; (data_race_if | predict_flush &amp; IF_stall);</span><br><span class="line"><span class="keyword">assign</span> MEMWB_stall = <span class="number">1'b0</span>;</span><br><span class="line"><span class="keyword">assign</span> MEMWB_flush = MEM_stall; <span class="comment">//同步stall</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>需要注意的是：</p>
<ul>
<li><strong>在AXI4-lite中re_MEM_MEM信号和we_MEM_EXE理论上不会同时为1，且仅在re_MEM_MEM生效时触发stall信号；</strong></li>
<li><strong>在AXI4-lite中stall信号不会和flush信号同时触发， 也就是说，在等待RAM传回数据时，所有阶段都要等待，即便遇到了控制冲突需要flush，也要等stall信号结束后才可以flush。</strong></li>
</ul>
<h5 id="core2mem_fsm模块实现">3-2-2 Core2MEM_FSM模块实现：</h5>
<p>Core2MEM_FSM模块需要完成Core和RAM之间的数据与信号传输，我们使用一个有限状态机来实现：</p>
<p><img src="/2023/11/22/Computer-System-II-Lab-2-%EF%BC%9AForwarding-%E5%8F%8A-AXI4-lite-%E6%80%BB%E7%BA%BF%E5%86%85%E5%AD%98%E6%A8%A1%E5%9E%8B/5.png"></p>
<p>模块具体实现如下：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Core2Mem_FSM (</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> clk,</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> rstn,</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> [<span class="number">63</span>:<span class="number">0</span>] pc,</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> if_request,</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> [<span class="number">63</span>:<span class="number">0</span>] address_cpu,</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> wen_cpu,</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> ren_cpu,</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> [<span class="number">63</span>:<span class="number">0</span>] wdata_cpu,</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] wmask_cpu,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] inst,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">63</span>:<span class="number">0</span>] rdata_cpu,</span><br><span class="line">    <span class="keyword">output</span> if_stall,</span><br><span class="line">    <span class="keyword">output</span> mem_stall,</span><br><span class="line"></span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">63</span>:<span class="number">0</span>] address_mem,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> ren_mem,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> wen_mem,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] wmask_mem,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">63</span>:<span class="number">0</span>] wdata_mem,</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> [<span class="number">63</span>:<span class="number">0</span>] rdata_mem,</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> valid_mem</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>]state = <span class="number">0</span>; <span class="comment">// 00: IDLE 01: DATA 10: INST</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> mem_open = <span class="number">0</span>;</span><br><span class="line"><span class="keyword">reg</span> if_open = <span class="number">0</span>;</span><br><span class="line"><span class="keyword">reg</span> inst_open = <span class="number">0</span>;</span><br><span class="line"><span class="keyword">reg</span> rdata_open = <span class="number">0</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> ren_keep = <span class="number">0</span>;</span><br><span class="line"><span class="keyword">reg</span> wen_keep = <span class="number">0</span>;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">63</span>:<span class="number">0</span>]address_keep=<span class="number">0</span>;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>]wmask_keep=<span class="number">0</span>;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">63</span>:<span class="number">0</span>]wdata_keep=<span class="number">0</span>;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">63</span>:<span class="number">0</span>]inst_keep=<span class="number">0</span>;</span><br><span class="line"><span class="keyword">reg</span> keep=<span class="number">0</span>;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> if_stall = (if_open == <span class="number">1'b1</span>);</span><br><span class="line"><span class="keyword">assign</span> mem_stall = (mem_open == <span class="number">1'b1</span>) ? <span class="number">1</span> : <span class="number">0</span>;</span><br><span class="line"><span class="keyword">assign</span> inst = (inst_open ) ? (((pc-<span class="number">4</span> &gt;&gt; <span class="number">2</span>)%<span class="number">2</span> == <span class="number">0</span> ) ? inst_keep[<span class="number">31</span>:<span class="number">0</span>] : inst_keep[<span class="number">63</span>:<span class="number">32</span>]) : <span class="number">0</span>;</span><br><span class="line"><span class="keyword">assign</span> rdata_cpu = (rdata_open ) ? rdata_mem : <span class="number">0</span>;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rstn) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(!rstn) <span class="keyword">begin</span></span><br><span class="line">        keep &lt;= <span class="number">0</span>;</span><br><span class="line">        if_open &lt;= <span class="number">0</span>;</span><br><span class="line">        mem_open &lt;= <span class="number">0</span>;</span><br><span class="line">        inst_open &lt;= <span class="number">0</span>;</span><br><span class="line">        rdata_open &lt;= <span class="number">0</span>;</span><br><span class="line">        address_mem &lt;= <span class="number">0</span>;</span><br><span class="line">        ren_mem &lt;= <span class="number">0</span>;</span><br><span class="line">        wen_mem &lt;= <span class="number">0</span>;</span><br><span class="line">        wmask_mem &lt;= <span class="number">0</span>;</span><br><span class="line">        wdata_mem &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">case</span> (state)</span><br><span class="line">        <span class="number">2'b00</span>: <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(keep)<span class="keyword">begin</span></span><br><span class="line">                </span><br><span class="line">                ren_mem &lt;= ren_keep;</span><br><span class="line">                wen_mem &lt;= wen_keep;</span><br><span class="line">                address_mem &lt;= address_keep;</span><br><span class="line">                wmask_mem &lt;= wmask_keep;</span><br><span class="line">                wdata_mem &lt;= wdata_keep;</span><br><span class="line"></span><br><span class="line">                mem_open &lt;= <span class="number">1</span>;</span><br><span class="line">                if_open &lt;= <span class="number">1</span>;</span><br><span class="line">                <span class="comment">// inst_open &lt;= 0;</span></span><br><span class="line">                state &lt;= <span class="number">2'b01</span>;</span><br><span class="line">            <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">if</span>(wen_cpu | ren_cpu) <span class="keyword">begin</span></span><br><span class="line">                ren_mem &lt;= ren_cpu;</span><br><span class="line">                wen_mem &lt;= wen_cpu;</span><br><span class="line">                address_mem &lt;= address_cpu;</span><br><span class="line">                wmask_mem &lt;= wmask_cpu;</span><br><span class="line">                wdata_mem &lt;= wdata_cpu;</span><br><span class="line">                <span class="comment">// inst_open &lt;= 0;</span></span><br><span class="line">                mem_open &lt;= <span class="number">1</span>;</span><br><span class="line">                if_open &lt;= <span class="number">1</span>;</span><br><span class="line">                state &lt;= <span class="number">2'b01</span>; </span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">if</span>(if_request)<span class="keyword">begin</span></span><br><span class="line">                state &lt;= <span class="number">2'b10</span>;</span><br><span class="line">                if_open &lt;= <span class="number">1</span>;</span><br><span class="line">                wmask_mem &lt;= <span class="number">8'b11111111</span>;</span><br><span class="line">                mem_open &lt;= <span class="number">0</span>;</span><br><span class="line">                address_mem &lt;= pc;</span><br><span class="line">                ren_mem &lt;= <span class="number">1</span>;</span><br><span class="line">                wen_mem &lt;= <span class="number">0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="number">2'b01</span>: <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(valid_mem) <span class="keyword">begin</span></span><br><span class="line">                mem_open &lt;= <span class="number">0</span>;</span><br><span class="line">                ren_mem &lt;= <span class="number">0</span>;</span><br><span class="line">                <span class="comment">// wen_mem &lt;= 0;</span></span><br><span class="line">                state &lt;= <span class="number">2'b00</span>;</span><br><span class="line">                rdata_open &lt;= <span class="number">1</span>;</span><br><span class="line">                if_open &lt;= <span class="number">0</span>;</span><br><span class="line">                <span class="keyword">if</span>(keep) inst_open &lt;= <span class="number">1</span>;</span><br><span class="line">                <span class="keyword">if</span>(keep) address_mem &lt;= pc ;</span><br><span class="line">                keep &lt;= <span class="number">0</span>;</span><br><span class="line">                wen_mem &lt;= <span class="number">0</span>;</span><br><span class="line">            <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">if</span>(!valid_mem) <span class="keyword">begin</span></span><br><span class="line">                mem_open &lt;= mem_open;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="number">2'b10</span>: <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(valid_mem)<span class="keyword">begin</span></span><br><span class="line">                if_open &lt;= <span class="number">0</span>;</span><br><span class="line">                <span class="keyword">if</span>(~keep) mem_open &lt;= <span class="number">0</span>;</span><br><span class="line">                inst_keep &lt;= rdata_mem;</span><br><span class="line">                ren_mem &lt;= <span class="number">0</span>;</span><br><span class="line">                wen_mem &lt;= <span class="number">0</span>;</span><br><span class="line">                state &lt;= <span class="number">2'b00</span>;</span><br><span class="line">                inst_open &lt;= <span class="number">1</span>;</span><br><span class="line">            <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                address_mem &lt;= pc;</span><br><span class="line">                <span class="keyword">if</span>(if_request == <span class="number">0</span> &amp;&amp; (ren_cpu | wen_cpu)) <span class="keyword">begin</span></span><br><span class="line">                    keep &lt;= <span class="number">1</span>;</span><br><span class="line">                    mem_open &lt;= <span class="number">1</span>;</span><br><span class="line">                    ren_keep &lt;= ren_cpu;</span><br><span class="line">                    wen_keep &lt;= wen_cpu;</span><br><span class="line">                    address_keep &lt;= address_cpu;</span><br><span class="line">                    wmask_keep &lt;= wmask_cpu;</span><br><span class="line">                    wdata_keep &lt;= wdata_cpu;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            </span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="number">2'b11</span>: <span class="keyword">begin</span></span><br><span class="line">            </span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>解释一下在上述代码中比较重要的几点：</p>
<ul>
<li><strong>在FSM中模拟RAM接口的pc前递与inst截取：</strong></li>
</ul>
<p><code>assign inst = (inst_open ) ? (((pc-4 &gt;&gt; 2)%2 == 0 ) ? inst_keep[31:0] : inst_keep[63:32]) : 0;</code></p>
<p>可以看到在上述代码中如上赋值语句。<strong>在我们原来的Core模块中，当Pipeline在执行当前inst指令的同时，要向RAM发送下一条inst的请求，也就是当pc = pc_IF时，向RAM中传入的pc是pc_IF + 4</strong> 。</p>
<p><strong>在Core与Core2MEM_FSM的接口中，我们传入的是pc_IF + 4，所以对于截取指令而言，应用pc_IF截取，取指令时，要用pc_IF + 4访存。</strong></p>
<ul>
<li><strong>MEM_stall信号与数据暂存</strong></li>
</ul>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span> ren_keep = <span class="number">0</span>;</span><br><span class="line"><span class="keyword">reg</span> wen_keep = <span class="number">0</span>;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">63</span>:<span class="number">0</span>]address_keep=<span class="number">0</span>;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>]wmask_keep=<span class="number">0</span>;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">63</span>:<span class="number">0</span>]wdata_keep=<span class="number">0</span>;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">63</span>:<span class="number">0</span>]inst_keep=<span class="number">0</span>;</span><br><span class="line"><span class="keyword">reg</span> keep=<span class="number">0</span>;</span><br><span class="line"> </span><br></pre></td></tr></table></figure>
<p>在上述代码中，我们引入了一套keep数据，<strong>用于保存在向RAM发送指令读取请求的过程中传入的访存信息。</strong></p>
<p>因在FSM向RAM传输信号的多时钟周期内，上一条指令在Core中运行。当处理sd，ld等写存/访存信号时，Core向FSM传输相应的数据与信号，但此时FSM并未完成当前的取指令任务。</p>
<p>所以在这种情况下，我们需要做两件事情：</p>
<ul>
<li><strong>触发MEM_stall信号，将Core中所有任务停住</strong></li>
<li><strong>保存Core向FSM传输的数据与信号，在FSM结束取指令的任务时，立刻将状态改为DATA，并利用keep的数据进行写存/访存。</strong></li>
</ul>
<p>具体实现的代码如下：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br></pre></td><td class="code"><pre><span class="line"><span class="number">2'b00</span>: <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(keep)<span class="keyword">begin</span></span><br><span class="line">                </span><br><span class="line">                ren_mem &lt;= ren_keep;</span><br><span class="line">                wen_mem &lt;= wen_keep;</span><br><span class="line">                address_mem &lt;= address_keep;</span><br><span class="line">                wmask_mem &lt;= wmask_keep;</span><br><span class="line">                wdata_mem &lt;= wdata_keep;</span><br><span class="line"></span><br><span class="line">                mem_open &lt;= <span class="number">1</span>;</span><br><span class="line">                if_open &lt;= <span class="number">1</span>;</span><br><span class="line">                <span class="comment">// inst_open &lt;= 0;</span></span><br><span class="line">                state &lt;= <span class="number">2'b01</span>;</span><br><span class="line">                ..............</span><br><span class="line">                ..............</span><br><span class="line"><span class="keyword">if</span>(if_request == <span class="number">0</span> &amp;&amp; (ren_cpu | wen_cpu)) <span class="keyword">begin</span></span><br><span class="line">                    keep &lt;= <span class="number">1</span>;</span><br><span class="line">                    mem_open &lt;= <span class="number">1</span>;</span><br><span class="line">                    ren_keep &lt;= ren_cpu;</span><br><span class="line">                    wen_keep &lt;= wen_cpu;</span><br><span class="line">                    address_keep &lt;= address_cpu;</span><br><span class="line">                    wmask_keep &lt;= wmask_cpu;</span><br><span class="line">                    wdata_keep &lt;= wdata_cpu;</span><br><span class="line">            <span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<p><strong>这样，就利用FSM实现了两信号的仲裁。</strong></p>
<h5 id="axi4-lite总线测试">3-2-3 AXI4-lite总线测试</h5>
<p>仿真测试：</p>
<p><img src="/2023/11/22/Computer-System-II-Lab-2-%EF%BC%9AForwarding-%E5%8F%8A-AXI4-lite-%E6%80%BB%E7%BA%BF%E5%86%85%E5%AD%98%E6%A8%A1%E5%9E%8B/6.png"></p>
<p>pass~</p>
<p>上板验证：</p>
<p><img src="/2023/11/22/Computer-System-II-Lab-2-%EF%BC%9AForwarding-%E5%8F%8A-AXI4-lite-%E6%80%BB%E7%BA%BF%E5%86%85%E5%AD%98%E6%A8%A1%E5%9E%8B/7.jpg"></p>
<p>pass~</p>
<h3 id="questions">4 Questions</h3>
<h4 id="在引入-forwarding-机制后是否意味着-stall-机制就不再需要了为什么">1.在引入 Forwarding 机制后，是否意味着 stall 机制就不再需要了？为什么？</h4>
<p>? 拿到这个题我是懵的。。因为在我的forwarding里面完全没有stall......后来看了一下自己的波形，原来自己的代码中把load_use的冲突通过在EXE阶段前递address的方法给解决了......这样就不用stall了..... ? 控制冲突？ 我好像也把控制冲突的stall优化掉了，只调用了flush......可能我写的不规范.... 那就当作我是按照一般思路来写的叭......</p>
<p>不是，因为 Forwarding 机制只能解决部分数据冲突，例如 load-use 冲突就无法通过 Forwarding 完全解决，由于我们使用的是Bram，load指令需要先 stall 一个周期后再使用 Forwarding。</p>
<p>其次，控制冲突也需要通过 stall 才能解决。</p>
<h4 id="你认为-forwarding-机制在实际的电路设计中是否存在一定的弊端和单纯的-stall-相比它有什么缺点">2.你认为 Forwarding 机制在实际的电路设计中是否存在一定的弊端？和单纯的 stall 相比它有什么缺点？</h4>
<ol type="1">
<li><p><strong>电路复杂性增加</strong>：引入Forwarding 机制会增加处理器的复杂性。需要在电路中添加额外的逻辑来检测和转发数据，这会增加电路的面积和功耗。此外，需要确保数据正确地转发到目标指令，这可能需要更多的管脚和布线，增加了设计和验证的复杂性。</p></li>
<li><p><strong>电路延迟增加</strong>：尽管Forwarding 机制可以减少数据冲突带来的停顿，但它也会引入一定的延迟。<strong>数据的转发需要经过一些逻辑电路和电缆，这会导致一定的传输延迟。在某些情况下，这种延迟可能会超过等待停顿的时间，从而导致性能下降。</strong></p></li>
<li><p><strong>电路容错性降低</strong>：Forwarding 机制需要准确地检测和转发数据，如果出现错误或故障，可能会导致数据错误地转发或未能正确转发。这可能会导致指令执行错误，影响程序的正确性和稳定性。<strong>相比之下，使用插入空闲周期（stall）的方法更加简单，且相对容易实现和验证。</strong></p></li>
<li><p><strong>限制了某些特定的冲突</strong>：Forwarding 机制主要用于解决数据冲突，而对于其他类型的冲突，如控制冲突，Forwarding 机制并不适用。在这些情况下，仍然需要使用插入空闲周期的方法来解决。</p>
<p><strong>综上所述，Forwarding 机制在某些特定冲突场景下的适用性有限。</strong></p></li>
</ol>
<h4 id="不考虑-axi4-lite-总线的影响引入-forwarding-机制之后-cpi-和-stall-相比提升了那些">3.不考虑 AXI4-lite 总线的影响，引入 Forwarding 机制之后 cpi 和 stall 相比提升了那些？</h4>
<p>引入Forwarding机制后，以下方面会有提升：</p>
<ol type="1">
<li><strong>CPI（Cycles Per Instruction）</strong>：通过减少或消除执行阶段的停顿，每条指令平均所需的周期数会降低，因此CPI会减少，即执行每条指令所需的平均周期数会下降。</li>
<li><strong>吞吐量提升</strong>：数据前递减少了流水线的停顿，从而提高了流水线的吞吐量，允许更多的指令并行地在不同的流水线阶段执行。</li>
<li><strong>处理器效率提升</strong>：处理器效率提高，因为处理器能更紧凑地执行指令，减少浪费周期。</li>
<li><strong>整体性能提高</strong>：整体性能提高，程序执行时间缩短。</li>
</ol>
<h4 id="计算加入-axi4-lite-总线之后的-cpi思考-cpi-的值受到什么因素的制约考虑可能的提升方法">4. 计算加入 AXI4-lite 总线之后的 cpi，思考 cpi 的值受到什么因素的制约，考虑可能的提升方法？</h4>
<p>观察仿真波形，起始时间<span class="math inline"><mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: -0.439ex;" xmlns="http://www.w3.org/2000/svg" width="12.423ex" height="2.034ex" role="img" focusable="false" viewbox="0 -705 5490.8 899"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mi"><path data-c="1D446" d="M308 24Q367 24 416 76T466 197Q466 260 414 284Q308 311 278 321T236 341Q176 383 176 462Q176 523 208 573T273 648Q302 673 343 688T407 704H418H425Q521 704 564 640Q565 640 577 653T603 682T623 704Q624 704 627 704T632 705Q645 705 645 698T617 577T585 459T569 456Q549 456 549 465Q549 471 550 475Q550 478 551 494T553 520Q553 554 544 579T526 616T501 641Q465 662 419 662Q362 662 313 616T263 510Q263 480 278 458T319 427Q323 425 389 408T456 390Q490 379 522 342T554 242Q554 216 546 186Q541 164 528 137T492 78T426 18T332 -20Q320 -22 298 -22Q199 -22 144 33L134 44L106 13Q83 -14 78 -18T65 -22Q52 -22 52 -14Q52 -11 110 221Q112 227 130 227H143Q149 221 149 216Q149 214 148 207T144 186T142 153Q144 114 160 87T203 47T255 29T308 24Z"/></g><g data-mml-node="mi" transform="translate(645,0)"><path data-c="1D461" d="M26 385Q19 392 19 395Q19 399 22 411T27 425Q29 430 36 430T87 431H140L159 511Q162 522 166 540T173 566T179 586T187 603T197 615T211 624T229 626Q247 625 254 615T261 596Q261 589 252 549T232 470L222 433Q222 431 272 431H323Q330 424 330 420Q330 398 317 385H210L174 240Q135 80 135 68Q135 26 162 26Q197 26 230 60T283 144Q285 150 288 151T303 153H307Q322 153 322 145Q322 142 319 133Q314 117 301 95T267 48T216 6T155 -11Q125 -11 98 4T59 56Q57 64 57 83V101L92 241Q127 382 128 383Q128 385 77 385H26Z"/></g><g data-mml-node="mi" transform="translate(1006,0)"><path data-c="1D44E" d="M33 157Q33 258 109 349T280 441Q331 441 370 392Q386 422 416 422Q429 422 439 414T449 394Q449 381 412 234T374 68Q374 43 381 35T402 26Q411 27 422 35Q443 55 463 131Q469 151 473 152Q475 153 483 153H487Q506 153 506 144Q506 138 501 117T481 63T449 13Q436 0 417 -8Q409 -10 393 -10Q359 -10 336 5T306 36L300 51Q299 52 296 50Q294 48 292 46Q233 -10 172 -10Q117 -10 75 30T33 157ZM351 328Q351 334 346 350T323 385T277 405Q242 405 210 374T160 293Q131 214 119 129Q119 126 119 118T118 106Q118 61 136 44T179 26Q217 26 254 59T298 110Q300 114 325 217T351 328Z"/></g><g data-mml-node="mi" transform="translate(1535,0)"><path data-c="1D45F" d="M21 287Q22 290 23 295T28 317T38 348T53 381T73 411T99 433T132 442Q161 442 183 430T214 408T225 388Q227 382 228 382T236 389Q284 441 347 441H350Q398 441 422 400Q430 381 430 363Q430 333 417 315T391 292T366 288Q346 288 334 299T322 328Q322 376 378 392Q356 405 342 405Q286 405 239 331Q229 315 224 298T190 165Q156 25 151 16Q138 -11 108 -11Q95 -11 87 -5T76 7T74 17Q74 30 114 189T154 366Q154 405 128 405Q107 405 92 377T68 316T57 280Q55 278 41 278H27Q21 284 21 287Z"/></g><g data-mml-node="msub" transform="translate(1986,0)"><g data-mml-node="mi"><path data-c="1D461" d="M26 385Q19 392 19 395Q19 399 22 411T27 425Q29 430 36 430T87 431H140L159 511Q162 522 166 540T173 566T179 586T187 603T197 615T211 624T229 626Q247 625 254 615T261 596Q261 589 252 549T232 470L222 433Q222 431 272 431H323Q330 424 330 420Q330 398 317 385H210L174 240Q135 80 135 68Q135 26 162 26Q197 26 230 60T283 144Q285 150 288 151T303 153H307Q322 153 322 145Q322 142 319 133Q314 117 301 95T267 48T216 6T155 -11Q125 -11 98 4T59 56Q57 64 57 83V101L92 241Q127 382 128 383Q128 385 77 385H26Z"/></g><g data-mml-node="mi" transform="translate(394,-150) scale(0.707)"><path data-c="1D461" d="M26 385Q19 392 19 395Q19 399 22 411T27 425Q29 430 36 430T87 431H140L159 511Q162 522 166 540T173 566T179 586T187 603T197 615T211 624T229 626Q247 625 254 615T261 596Q261 589 252 549T232 470L222 433Q222 431 272 431H323Q330 424 330 420Q330 398 317 385H210L174 240Q135 80 135 68Q135 26 162 26Q197 26 230 60T283 144Q285 150 288 151T303 153H307Q322 153 322 145Q322 142 319 133Q314 117 301 95T267 48T216 6T155 -11Q125 -11 98 4T59 56Q57 64 57 83V101L92 241Q127 382 128 383Q128 385 77 385H26Z"/></g></g><g data-mml-node="mo" transform="translate(2963,0)"><path data-c="3D" d="M56 347Q56 360 70 367H707Q722 359 722 347Q722 336 708 328L390 327H72Q56 332 56 347ZM56 153Q56 168 72 173H708Q722 163 722 153Q722 140 707 133H70Q56 140 56 153Z"/></g><g data-mml-node="mn" transform="translate(4018.8,0)"><path data-c="32" d="M109 429Q82 429 66 447T50 491Q50 562 103 614T235 666Q326 666 387 610T449 465Q449 422 429 383T381 315T301 241Q265 210 201 149L142 93L218 92Q375 92 385 97Q392 99 409 186V189H449V186Q448 183 436 95T421 3V0H50V19V31Q50 38 56 46T86 81Q115 113 136 137Q145 147 170 174T204 211T233 244T261 278T284 308T305 340T320 369T333 401T340 431T343 464Q343 527 309 573T212 619Q179 619 154 602T119 569T109 550Q109 549 114 549Q132 549 151 535T170 489Q170 464 154 447T109 429Z"/></g><g data-mml-node="mi" transform="translate(4518.8,0)"><path data-c="1D45D" d="M23 287Q24 290 25 295T30 317T40 348T55 381T75 411T101 433T134 442Q209 442 230 378L240 387Q302 442 358 442Q423 442 460 395T497 281Q497 173 421 82T249 -10Q227 -10 210 -4Q199 1 187 11T168 28L161 36Q160 35 139 -51T118 -138Q118 -144 126 -145T163 -148H188Q194 -155 194 -157T191 -175Q188 -187 185 -190T172 -194Q170 -194 161 -194T127 -193T65 -192Q-5 -192 -24 -194H-32Q-39 -187 -39 -183Q-37 -156 -26 -148H-6Q28 -147 33 -136Q36 -130 94 103T155 350Q156 355 156 364Q156 405 131 405Q109 405 94 377T71 316T59 280Q57 278 43 278H29Q23 284 23 287ZM178 102Q200 26 252 26Q282 26 310 49T356 107Q374 141 392 215T411 325V331Q411 405 350 405Q339 405 328 402T306 393T286 380T269 365T254 350T243 336T235 326L232 322Q232 321 229 308T218 264T204 212Q178 106 178 102Z"/></g><g data-mml-node="mi" transform="translate(5021.8,0)"><path data-c="1D460" d="M131 289Q131 321 147 354T203 415T300 442Q362 442 390 415T419 355Q419 323 402 308T364 292Q351 292 340 300T328 326Q328 342 337 354T354 372T367 378Q368 378 368 379Q368 382 361 388T336 399T297 405Q249 405 227 379T204 326Q204 301 223 291T278 274T330 259Q396 230 396 163Q396 135 385 107T352 51T289 7T195 -10Q118 -10 86 19T53 87Q53 126 74 143T118 160Q133 160 146 151T160 120Q160 94 142 76T111 58Q109 57 108 57T107 55Q108 52 115 47T146 34T201 27Q237 27 263 38T301 66T318 97T323 122Q323 150 302 164T254 181T195 196T148 231Q131 256 131 289Z"/></g></g></g></svg></mjx-container></span></p>
<p><img src="/2023/11/22/Computer-System-II-Lab-2-%EF%BC%9AForwarding-%E5%8F%8A-AXI4-lite-%E6%80%BB%E7%BA%BF%E5%86%85%E5%AD%98%E6%A8%A1%E5%9E%8B/8.png"></p>
<p>结束时间<span class="math inline"><mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: -0.439ex;" xmlns="http://www.w3.org/2000/svg" width="18.615ex" height="2.009ex" role="img" focusable="false" viewbox="0 -694 8227.8 888"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mi"><path data-c="1D439" d="M48 1Q31 1 31 11Q31 13 34 25Q38 41 42 43T65 46Q92 46 125 49Q139 52 144 61Q146 66 215 342T285 622Q285 629 281 629Q273 632 228 634H197Q191 640 191 642T193 659Q197 676 203 680H742Q749 676 749 669Q749 664 736 557T722 447Q720 440 702 440H690Q683 445 683 453Q683 454 686 477T689 530Q689 560 682 579T663 610T626 626T575 633T503 634H480Q398 633 393 631Q388 629 386 623Q385 622 352 492L320 363H375Q378 363 398 363T426 364T448 367T472 374T489 386Q502 398 511 419T524 457T529 475Q532 480 548 480H560Q567 475 567 470Q567 467 536 339T502 207Q500 200 482 200H470Q463 206 463 212Q463 215 468 234T473 274Q473 303 453 310T364 317H309L277 190Q245 66 245 60Q245 46 334 46H359Q365 40 365 39T363 19Q359 6 353 0H336Q295 2 185 2Q120 2 86 2T48 1Z"/></g><g data-mml-node="mi" transform="translate(749,0)"><path data-c="1D456" d="M184 600Q184 624 203 642T247 661Q265 661 277 649T290 619Q290 596 270 577T226 557Q211 557 198 567T184 600ZM21 287Q21 295 30 318T54 369T98 420T158 442Q197 442 223 419T250 357Q250 340 236 301T196 196T154 83Q149 61 149 51Q149 26 166 26Q175 26 185 29T208 43T235 78T260 137Q263 149 265 151T282 153Q302 153 302 143Q302 135 293 112T268 61T223 11T161 -11Q129 -11 102 10T74 74Q74 91 79 106T122 220Q160 321 166 341T173 380Q173 404 156 404H154Q124 404 99 371T61 287Q60 286 59 284T58 281T56 279T53 278T49 278T41 278H27Q21 284 21 287Z"/></g><g data-mml-node="mi" transform="translate(1094,0)"><path data-c="1D45B" d="M21 287Q22 293 24 303T36 341T56 388T89 425T135 442Q171 442 195 424T225 390T231 369Q231 367 232 367L243 378Q304 442 382 442Q436 442 469 415T503 336T465 179T427 52Q427 26 444 26Q450 26 453 27Q482 32 505 65T540 145Q542 153 560 153Q580 153 580 145Q580 144 576 130Q568 101 554 73T508 17T439 -10Q392 -10 371 17T350 73Q350 92 386 193T423 345Q423 404 379 404H374Q288 404 229 303L222 291L189 157Q156 26 151 16Q138 -11 108 -11Q95 -11 87 -5T76 7T74 17Q74 30 112 180T152 343Q153 348 153 366Q153 405 129 405Q91 405 66 305Q60 285 60 284Q58 278 41 278H27Q21 284 21 287Z"/></g><g data-mml-node="mi" transform="translate(1694,0)"><path data-c="1D456" d="M184 600Q184 624 203 642T247 661Q265 661 277 649T290 619Q290 596 270 577T226 557Q211 557 198 567T184 600ZM21 287Q21 295 30 318T54 369T98 420T158 442Q197 442 223 419T250 357Q250 340 236 301T196 196T154 83Q149 61 149 51Q149 26 166 26Q175 26 185 29T208 43T235 78T260 137Q263 149 265 151T282 153Q302 153 302 143Q302 135 293 112T268 61T223 11T161 -11Q129 -11 102 10T74 74Q74 91 79 106T122 220Q160 321 166 341T173 380Q173 404 156 404H154Q124 404 99 371T61 287Q60 286 59 284T58 281T56 279T53 278T49 278T41 278H27Q21 284 21 287Z"/></g><g data-mml-node="mi" transform="translate(2039,0)"><path data-c="1D460" d="M131 289Q131 321 147 354T203 415T300 442Q362 442 390 415T419 355Q419 323 402 308T364 292Q351 292 340 300T328 326Q328 342 337 354T354 372T367 378Q368 378 368 379Q368 382 361 388T336 399T297 405Q249 405 227 379T204 326Q204 301 223 291T278 274T330 259Q396 230 396 163Q396 135 385 107T352 51T289 7T195 -10Q118 -10 86 19T53 87Q53 126 74 143T118 160Q133 160 146 151T160 120Q160 94 142 76T111 58Q109 57 108 57T107 55Q108 52 115 47T146 34T201 27Q237 27 263 38T301 66T318 97T323 122Q323 150 302 164T254 181T195 196T148 231Q131 256 131 289Z"/></g><g data-mml-node="msub" transform="translate(2508,0)"><g data-mml-node="mi"><path data-c="210E" d="M137 683Q138 683 209 688T282 694Q294 694 294 685Q294 674 258 534Q220 386 220 383Q220 381 227 388Q288 442 357 442Q411 442 444 415T478 336Q478 285 440 178T402 50Q403 36 407 31T422 26Q450 26 474 56T513 138Q516 149 519 151T535 153Q555 153 555 145Q555 144 551 130Q535 71 500 33Q466 -10 419 -10H414Q367 -10 346 17T325 74Q325 90 361 192T398 345Q398 404 354 404H349Q266 404 205 306L198 293L164 158Q132 28 127 16Q114 -11 83 -11Q69 -11 59 -2T48 16Q48 30 121 320L195 616Q195 629 188 632T149 637H128Q122 643 122 645T124 664Q129 683 137 683Z"/></g><g data-mml-node="mi" transform="translate(609,-150) scale(0.707)"><path data-c="1D461" d="M26 385Q19 392 19 395Q19 399 22 411T27 425Q29 430 36 430T87 431H140L159 511Q162 522 166 540T173 566T179 586T187 603T197 615T211 624T229 626Q247 625 254 615T261 596Q261 589 252 549T232 470L222 433Q222 431 272 431H323Q330 424 330 420Q330 398 317 385H210L174 240Q135 80 135 68Q135 26 162 26Q197 26 230 60T283 144Q285 150 288 151T303 153H307Q322 153 322 145Q322 142 319 133Q314 117 301 95T267 48T216 6T155 -11Q125 -11 98 4T59 56Q57 64 57 83V101L92 241Q127 382 128 383Q128 385 77 385H26Z"/></g></g><g data-mml-node="mo" transform="translate(3700,0)"><path data-c="3D" d="M56 347Q56 360 70 367H707Q722 359 722 347Q722 336 708 328L390 327H72Q56 332 56 347ZM56 153Q56 168 72 173H708Q722 163 722 153Q722 140 707 133H70Q56 140 56 153Z"/></g><g data-mml-node="mn" transform="translate(4755.8,0)"><path data-c="31" d="M213 578L200 573Q186 568 160 563T102 556H83V602H102Q149 604 189 617T245 641T273 663Q275 666 285 666Q294 666 302 660V361L303 61Q310 54 315 52T339 48T401 46H427V0H416Q395 3 257 3Q121 3 100 0H88V46H114Q136 46 152 46T177 47T193 50T201 52T207 57T213 61V578Z"/><path data-c="31" d="M213 578L200 573Q186 568 160 563T102 556H83V602H102Q149 604 189 617T245 641T273 663Q275 666 285 666Q294 666 302 660V361L303 61Q310 54 315 52T339 48T401 46H427V0H416Q395 3 257 3Q121 3 100 0H88V46H114Q136 46 152 46T177 47T193 50T201 52T207 57T213 61V578Z" transform="translate(500,0)"/><path data-c="37" d="M55 458Q56 460 72 567L88 674Q88 676 108 676H128V672Q128 662 143 655T195 646T364 644H485V605L417 512Q408 500 387 472T360 435T339 403T319 367T305 330T292 284T284 230T278 162T275 80Q275 66 275 52T274 28V19Q270 2 255 -10T221 -22Q210 -22 200 -19T179 0T168 40Q168 198 265 368Q285 400 349 489L395 552H302Q128 552 119 546Q113 543 108 522T98 479L95 458V455H55V458Z" transform="translate(1000,0)"/><path data-c="30" d="M96 585Q152 666 249 666Q297 666 345 640T423 548Q460 465 460 320Q460 165 417 83Q397 41 362 16T301 -15T250 -22Q224 -22 198 -16T137 16T82 83Q39 165 39 320Q39 494 96 585ZM321 597Q291 629 250 629Q208 629 178 597Q153 571 145 525T137 333Q137 175 145 125T181 46Q209 16 250 16Q290 16 318 46Q347 76 354 130T362 333Q362 478 354 524T321 597Z" transform="translate(1500,0)"/><path data-c="36" d="M42 313Q42 476 123 571T303 666Q372 666 402 630T432 550Q432 525 418 510T379 495Q356 495 341 509T326 548Q326 592 373 601Q351 623 311 626Q240 626 194 566Q147 500 147 364L148 360Q153 366 156 373Q197 433 263 433H267Q313 433 348 414Q372 400 396 374T435 317Q456 268 456 210V192Q456 169 451 149Q440 90 387 34T253 -22Q225 -22 199 -14T143 16T92 75T56 172T42 313ZM257 397Q227 397 205 380T171 335T154 278T148 216Q148 133 160 97T198 39Q222 21 251 21Q302 21 329 59Q342 77 347 104T352 209Q352 289 347 316T329 361Q302 397 257 397Z" transform="translate(2000,0)"/></g><g data-mml-node="mi" transform="translate(7255.8,0)"><path data-c="1D45D" d="M23 287Q24 290 25 295T30 317T40 348T55 381T75 411T101 433T134 442Q209 442 230 378L240 387Q302 442 358 442Q423 442 460 395T497 281Q497 173 421 82T249 -10Q227 -10 210 -4Q199 1 187 11T168 28L161 36Q160 35 139 -51T118 -138Q118 -144 126 -145T163 -148H188Q194 -155 194 -157T191 -175Q188 -187 185 -190T172 -194Q170 -194 161 -194T127 -193T65 -192Q-5 -192 -24 -194H-32Q-39 -187 -39 -183Q-37 -156 -26 -148H-6Q28 -147 33 -136Q36 -130 94 103T155 350Q156 355 156 364Q156 405 131 405Q109 405 94 377T71 316T59 280Q57 278 43 278H29Q23 284 23 287ZM178 102Q200 26 252 26Q282 26 310 49T356 107Q374 141 392 215T411 325V331Q411 405 350 405Q339 405 328 402T306 393T286 380T269 365T254 350T243 336T235 326L232 322Q232 321 229 308T218 264T204 212Q178 106 178 102Z"/></g><g data-mml-node="mi" transform="translate(7758.8,0)"><path data-c="1D460" d="M131 289Q131 321 147 354T203 415T300 442Q362 442 390 415T419 355Q419 323 402 308T364 292Q351 292 340 300T328 326Q328 342 337 354T354 372T367 378Q368 378 368 379Q368 382 361 388T336 399T297 405Q249 405 227 379T204 326Q204 301 223 291T278 274T330 259Q396 230 396 163Q396 135 385 107T352 51T289 7T195 -10Q118 -10 86 19T53 87Q53 126 74 143T118 160Q133 160 146 151T160 120Q160 94 142 76T111 58Q109 57 108 57T107 55Q108 52 115 47T146 34T201 27Q237 27 263 38T301 66T318 97T323 122Q323 150 302 164T254 181T195 196T148 231Q131 256 131 289Z"/></g></g></g></svg></mjx-container></span></p>
<p><img src="/2023/11/22/Computer-System-II-Lab-2-%EF%BC%9AForwarding-%E5%8F%8A-AXI4-lite-%E6%80%BB%E7%BA%BF%E5%86%85%E5%AD%98%E6%A8%A1%E5%9E%8B/9.png"></p>
<p>总周期数<span class="math inline"><mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: -1.091ex;" xmlns="http://www.w3.org/2000/svg" width="24.163ex" height="3.24ex" role="img" focusable="false" viewbox="0 -950.1 10679.9 1432.3"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mi"><path data-c="1D447" d="M40 437Q21 437 21 445Q21 450 37 501T71 602L88 651Q93 669 101 677H569H659Q691 677 697 676T704 667Q704 661 687 553T668 444Q668 437 649 437Q640 437 637 437T631 442L629 445Q629 451 635 490T641 551Q641 586 628 604T573 629Q568 630 515 631Q469 631 457 630T439 622Q438 621 368 343T298 60Q298 48 386 46Q418 46 427 45T436 36Q436 31 433 22Q429 4 424 1L422 0Q419 0 415 0Q410 0 363 1T228 2Q99 2 64 0H49Q43 6 43 9T45 27Q49 40 55 46H83H94Q174 46 189 55Q190 56 191 56Q196 59 201 76T241 233Q258 301 269 344Q339 619 339 625Q339 630 310 630H279Q212 630 191 624Q146 614 121 583T67 467Q60 445 57 441T43 437H40Z"/></g><g data-mml-node="mo" transform="translate(981.8,0)"><path data-c="3D" d="M56 347Q56 360 70 367H707Q722 359 722 347Q722 336 708 328L390 327H72Q56 332 56 347ZM56 153Q56 168 72 173H708Q722 163 722 153Q722 140 707 133H70Q56 140 56 153Z"/></g><g data-mml-node="mfrac" transform="translate(2037.6,0)"><g data-mml-node="mrow" transform="translate(220,451.6) scale(0.707)"><g data-mml-node="mi"><path data-c="1D439" d="M48 1Q31 1 31 11Q31 13 34 25Q38 41 42 43T65 46Q92 46 125 49Q139 52 144 61Q146 66 215 342T285 622Q285 629 281 629Q273 632 228 634H197Q191 640 191 642T193 659Q197 676 203 680H742Q749 676 749 669Q749 664 736 557T722 447Q720 440 702 440H690Q683 445 683 453Q683 454 686 477T689 530Q689 560 682 579T663 610T626 626T575 633T503 634H480Q398 633 393 631Q388 629 386 623Q385 622 352 492L320 363H375Q378 363 398 363T426 364T448 367T472 374T489 386Q502 398 511 419T524 457T529 475Q532 480 548 480H560Q567 475 567 470Q567 467 536 339T502 207Q500 200 482 200H470Q463 206 463 212Q463 215 468 234T473 274Q473 303 453 310T364 317H309L277 190Q245 66 245 60Q245 46 334 46H359Q365 40 365 39T363 19Q359 6 353 0H336Q295 2 185 2Q120 2 86 2T48 1Z"/></g><g data-mml-node="mi" transform="translate(749,0)"><path data-c="1D456" d="M184 600Q184 624 203 642T247 661Q265 661 277 649T290 619Q290 596 270 577T226 557Q211 557 198 567T184 600ZM21 287Q21 295 30 318T54 369T98 420T158 442Q197 442 223 419T250 357Q250 340 236 301T196 196T154 83Q149 61 149 51Q149 26 166 26Q175 26 185 29T208 43T235 78T260 137Q263 149 265 151T282 153Q302 153 302 143Q302 135 293 112T268 61T223 11T161 -11Q129 -11 102 10T74 74Q74 91 79 106T122 220Q160 321 166 341T173 380Q173 404 156 404H154Q124 404 99 371T61 287Q60 286 59 284T58 281T56 279T53 278T49 278T41 278H27Q21 284 21 287Z"/></g><g data-mml-node="mi" transform="translate(1094,0)"><path data-c="1D45B" d="M21 287Q22 293 24 303T36 341T56 388T89 425T135 442Q171 442 195 424T225 390T231 369Q231 367 232 367L243 378Q304 442 382 442Q436 442 469 415T503 336T465 179T427 52Q427 26 444 26Q450 26 453 27Q482 32 505 65T540 145Q542 153 560 153Q580 153 580 145Q580 144 576 130Q568 101 554 73T508 17T439 -10Q392 -10 371 17T350 73Q350 92 386 193T423 345Q423 404 379 404H374Q288 404 229 303L222 291L189 157Q156 26 151 16Q138 -11 108 -11Q95 -11 87 -5T76 7T74 17Q74 30 112 180T152 343Q153 348 153 366Q153 405 129 405Q91 405 66 305Q60 285 60 284Q58 278 41 278H27Q21 284 21 287Z"/></g><g data-mml-node="mi" transform="translate(1694,0)"><path data-c="1D456" d="M184 600Q184 624 203 642T247 661Q265 661 277 649T290 619Q290 596 270 577T226 557Q211 557 198 567T184 600ZM21 287Q21 295 30 318T54 369T98 420T158 442Q197 442 223 419T250 357Q250 340 236 301T196 196T154 83Q149 61 149 51Q149 26 166 26Q175 26 185 29T208 43T235 78T260 137Q263 149 265 151T282 153Q302 153 302 143Q302 135 293 112T268 61T223 11T161 -11Q129 -11 102 10T74 74Q74 91 79 106T122 220Q160 321 166 341T173 380Q173 404 156 404H154Q124 404 99 371T61 287Q60 286 59 284T58 281T56 279T53 278T49 278T41 278H27Q21 284 21 287Z"/></g><g data-mml-node="mi" transform="translate(2039,0)"><path data-c="1D460" d="M131 289Q131 321 147 354T203 415T300 442Q362 442 390 415T419 355Q419 323 402 308T364 292Q351 292 340 300T328 326Q328 342 337 354T354 372T367 378Q368 378 368 379Q368 382 361 388T336 399T297 405Q249 405 227 379T204 326Q204 301 223 291T278 274T330 259Q396 230 396 163Q396 135 385 107T352 51T289 7T195 -10Q118 -10 86 19T53 87Q53 126 74 143T118 160Q133 160 146 151T160 120Q160 94 142 76T111 58Q109 57 108 57T107 55Q108 52 115 47T146 34T201 27Q237 27 263 38T301 66T318 97T323 122Q323 150 302 164T254 181T195 196T148 231Q131 256 131 289Z"/></g><g data-mml-node="msub" transform="translate(2508,0)"><g data-mml-node="mi"><path data-c="210E" d="M137 683Q138 683 209 688T282 694Q294 694 294 685Q294 674 258 534Q220 386 220 383Q220 381 227 388Q288 442 357 442Q411 442 444 415T478 336Q478 285 440 178T402 50Q403 36 407 31T422 26Q450 26 474 56T513 138Q516 149 519 151T535 153Q555 153 555 145Q555 144 551 130Q535 71 500 33Q466 -10 419 -10H414Q367 -10 346 17T325 74Q325 90 361 192T398 345Q398 404 354 404H349Q266 404 205 306L198 293L164 158Q132 28 127 16Q114 -11 83 -11Q69 -11 59 -2T48 16Q48 30 121 320L195 616Q195 629 188 632T149 637H128Q122 643 122 645T124 664Q129 683 137 683Z"/></g><g data-mml-node="mi" transform="translate(609,-150) scale(0.707)"><path data-c="1D461" d="M26 385Q19 392 19 395Q19 399 22 411T27 425Q29 430 36 430T87 431H140L159 511Q162 522 166 540T173 566T179 586T187 603T197 615T211 624T229 626Q247 625 254 615T261 596Q261 589 252 549T232 470L222 433Q222 431 272 431H323Q330 424 330 420Q330 398 317 385H210L174 240Q135 80 135 68Q135 26 162 26Q197 26 230 60T283 144Q285 150 288 151T303 153H307Q322 153 322 145Q322 142 319 133Q314 117 301 95T267 48T216 6T155 -11Q125 -11 98 4T59 56Q57 64 57 83V101L92 241Q127 382 128 383Q128 385 77 385H26Z"/></g></g><g data-mml-node="mo" transform="translate(3422.3,0)"><path data-c="2212" d="M84 237T84 250T98 270H679Q694 262 694 250T679 230H98Q84 237 84 250Z"/></g><g data-mml-node="mi" transform="translate(4200.3,0)"><path data-c="1D446" d="M308 24Q367 24 416 76T466 197Q466 260 414 284Q308 311 278 321T236 341Q176 383 176 462Q176 523 208 573T273 648Q302 673 343 688T407 704H418H425Q521 704 564 640Q565 640 577 653T603 682T623 704Q624 704 627 704T632 705Q645 705 645 698T617 577T585 459T569 456Q549 456 549 465Q549 471 550 475Q550 478 551 494T553 520Q553 554 544 579T526 616T501 641Q465 662 419 662Q362 662 313 616T263 510Q263 480 278 458T319 427Q323 425 389 408T456 390Q490 379 522 342T554 242Q554 216 546 186Q541 164 528 137T492 78T426 18T332 -20Q320 -22 298 -22Q199 -22 144 33L134 44L106 13Q83 -14 78 -18T65 -22Q52 -22 52 -14Q52 -11 110 221Q112 227 130 227H143Q149 221 149 216Q149 214 148 207T144 186T142 153Q144 114 160 87T203 47T255 29T308 24Z"/></g><g data-mml-node="mi" transform="translate(4845.3,0)"><path data-c="1D461" d="M26 385Q19 392 19 395Q19 399 22 411T27 425Q29 430 36 430T87 431H140L159 511Q162 522 166 540T173 566T179 586T187 603T197 615T211 624T229 626Q247 625 254 615T261 596Q261 589 252 549T232 470L222 433Q222 431 272 431H323Q330 424 330 420Q330 398 317 385H210L174 240Q135 80 135 68Q135 26 162 26Q197 26 230 60T283 144Q285 150 288 151T303 153H307Q322 153 322 145Q322 142 319 133Q314 117 301 95T267 48T216 6T155 -11Q125 -11 98 4T59 56Q57 64 57 83V101L92 241Q127 382 128 383Q128 385 77 385H26Z"/></g><g data-mml-node="mi" transform="translate(5206.3,0)"><path data-c="1D44E" d="M33 157Q33 258 109 349T280 441Q331 441 370 392Q386 422 416 422Q429 422 439 414T449 394Q449 381 412 234T374 68Q374 43 381 35T402 26Q411 27 422 35Q443 55 463 131Q469 151 473 152Q475 153 483 153H487Q506 153 506 144Q506 138 501 117T481 63T449 13Q436 0 417 -8Q409 -10 393 -10Q359 -10 336 5T306 36L300 51Q299 52 296 50Q294 48 292 46Q233 -10 172 -10Q117 -10 75 30T33 157ZM351 328Q351 334 346 350T323 385T277 405Q242 405 210 374T160 293Q131 214 119 129Q119 126 119 118T118 106Q118 61 136 44T179 26Q217 26 254 59T298 110Q300 114 325 217T351 328Z"/></g><g data-mml-node="mi" transform="translate(5735.3,0)"><path data-c="1D45F" d="M21 287Q22 290 23 295T28 317T38 348T53 381T73 411T99 433T132 442Q161 442 183 430T214 408T225 388Q227 382 228 382T236 389Q284 441 347 441H350Q398 441 422 400Q430 381 430 363Q430 333 417 315T391 292T366 288Q346 288 334 299T322 328Q322 376 378 392Q356 405 342 405Q286 405 239 331Q229 315 224 298T190 165Q156 25 151 16Q138 -11 108 -11Q95 -11 87 -5T76 7T74 17Q74 30 114 189T154 366Q154 405 128 405Q107 405 92 377T68 316T57 280Q55 278 41 278H27Q21 284 21 287Z"/></g><g data-mml-node="msub" transform="translate(6186.3,0)"><g data-mml-node="mi"><path data-c="1D461" d="M26 385Q19 392 19 395Q19 399 22 411T27 425Q29 430 36 430T87 431H140L159 511Q162 522 166 540T173 566T179 586T187 603T197 615T211 624T229 626Q247 625 254 615T261 596Q261 589 252 549T232 470L222 433Q222 431 272 431H323Q330 424 330 420Q330 398 317 385H210L174 240Q135 80 135 68Q135 26 162 26Q197 26 230 60T283 144Q285 150 288 151T303 153H307Q322 153 322 145Q322 142 319 133Q314 117 301 95T267 48T216 6T155 -11Q125 -11 98 4T59 56Q57 64 57 83V101L92 241Q127 382 128 383Q128 385 77 385H26Z"/></g><g data-mml-node="mi" transform="translate(394,-150) scale(0.707)"><path data-c="1D461" d="M26 385Q19 392 19 395Q19 399 22 411T27 425Q29 430 36 430T87 431H140L159 511Q162 522 166 540T173 566T179 586T187 603T197 615T211 624T229 626Q247 625 254 615T261 596Q261 589 252 549T232 470L222 433Q222 431 272 431H323Q330 424 330 420Q330 398 317 385H210L174 240Q135 80 135 68Q135 26 162 26Q197 26 230 60T283 144Q285 150 288 151T303 153H307Q322 153 322 145Q322 142 319 133Q314 117 301 95T267 48T216 6T155 -11Q125 -11 98 4T59 56Q57 64 57 83V101L92 241Q127 382 128 383Q128 385 77 385H26Z"/></g></g></g><g data-mml-node="mrow" transform="translate(2134,-345) scale(0.707)"><g data-mml-node="mn"><path data-c="32" d="M109 429Q82 429 66 447T50 491Q50 562 103 614T235 666Q326 666 387 610T449 465Q449 422 429 383T381 315T301 241Q265 210 201 149L142 93L218 92Q375 92 385 97Q392 99 409 186V189H449V186Q448 183 436 95T421 3V0H50V19V31Q50 38 56 46T86 81Q115 113 136 137Q145 147 170 174T204 211T233 244T261 278T284 308T305 340T320 369T333 401T340 431T343 464Q343 527 309 573T212 619Q179 619 154 602T119 569T109 550Q109 549 114 549Q132 549 151 535T170 489Q170 464 154 447T109 429Z"/></g><g data-mml-node="mi" transform="translate(500,0)"><path data-c="1D45D" d="M23 287Q24 290 25 295T30 317T40 348T55 381T75 411T101 433T134 442Q209 442 230 378L240 387Q302 442 358 442Q423 442 460 395T497 281Q497 173 421 82T249 -10Q227 -10 210 -4Q199 1 187 11T168 28L161 36Q160 35 139 -51T118 -138Q118 -144 126 -145T163 -148H188Q194 -155 194 -157T191 -175Q188 -187 185 -190T172 -194Q170 -194 161 -194T127 -193T65 -192Q-5 -192 -24 -194H-32Q-39 -187 -39 -183Q-37 -156 -26 -148H-6Q28 -147 33 -136Q36 -130 94 103T155 350Q156 355 156 364Q156 405 131 405Q109 405 94 377T71 316T59 280Q57 278 43 278H29Q23 284 23 287ZM178 102Q200 26 252 26Q282 26 310 49T356 107Q374 141 392 215T411 325V331Q411 405 350 405Q339 405 328 402T306 393T286 380T269 365T254 350T243 336T235 326L232 322Q232 321 229 308T218 264T204 212Q178 106 178 102Z"/></g><g data-mml-node="mi" transform="translate(1003,0)"><path data-c="1D460" d="M131 289Q131 321 147 354T203 415T300 442Q362 442 390 415T419 355Q419 323 402 308T364 292Q351 292 340 300T328 326Q328 342 337 354T354 372T367 378Q368 378 368 379Q368 382 361 388T336 399T297 405Q249 405 227 379T204 326Q204 301 223 291T278 274T330 259Q396 230 396 163Q396 135 385 107T352 51T289 7T195 -10Q118 -10 86 19T53 87Q53 126 74 143T118 160Q133 160 146 151T160 120Q160 94 142 76T111 58Q109 57 108 57T107 55Q108 52 115 47T146 34T201 27Q237 27 263 38T301 66T318 97T323 122Q323 150 302 164T254 181T195 196T148 231Q131 256 131 289Z"/></g></g><rect width="5068.8" height="60" x="120" y="220"/></g><g data-mml-node="mo" transform="translate(7624.1,0)"><path data-c="3D" d="M56 347Q56 360 70 367H707Q722 359 722 347Q722 336 708 328L390 327H72Q56 332 56 347ZM56 153Q56 168 72 173H708Q722 163 722 153Q722 140 707 133H70Q56 140 56 153Z"/></g><g data-mml-node="mn" transform="translate(8679.9,0)"><path data-c="35" d="M164 157Q164 133 148 117T109 101H102Q148 22 224 22Q294 22 326 82Q345 115 345 210Q345 313 318 349Q292 382 260 382H254Q176 382 136 314Q132 307 129 306T114 304Q97 304 95 310Q93 314 93 485V614Q93 664 98 664Q100 666 102 666Q103 666 123 658T178 642T253 634Q324 634 389 662Q397 666 402 666Q410 666 410 648V635Q328 538 205 538Q174 538 149 544L139 546V374Q158 388 169 396T205 412T256 420Q337 420 393 355T449 201Q449 109 385 44T229 -22Q148 -22 99 32T50 154Q50 178 61 192T84 210T107 214Q132 214 148 197T164 157Z"/><path data-c="38" d="M70 417T70 494T124 618T248 666Q319 666 374 624T429 515Q429 485 418 459T392 417T361 389T335 371T324 363L338 354Q352 344 366 334T382 323Q457 264 457 174Q457 95 399 37T249 -22Q159 -22 101 29T43 155Q43 263 172 335L154 348Q133 361 127 368Q70 417 70 494ZM286 386L292 390Q298 394 301 396T311 403T323 413T334 425T345 438T355 454T364 471T369 491T371 513Q371 556 342 586T275 624Q268 625 242 625Q201 625 165 599T128 534Q128 511 141 492T167 463T217 431Q224 426 228 424L286 386ZM250 21Q308 21 350 55T392 137Q392 154 387 169T375 194T353 216T330 234T301 253T274 270Q260 279 244 289T218 306L210 311Q204 311 181 294T133 239T107 157Q107 98 150 60T250 21Z" transform="translate(500,0)"/><path data-c="35" d="M164 157Q164 133 148 117T109 101H102Q148 22 224 22Q294 22 326 82Q345 115 345 210Q345 313 318 349Q292 382 260 382H254Q176 382 136 314Q132 307 129 306T114 304Q97 304 95 310Q93 314 93 485V614Q93 664 98 664Q100 666 102 666Q103 666 123 658T178 642T253 634Q324 634 389 662Q397 666 402 666Q410 666 410 648V635Q328 538 205 538Q174 538 149 544L139 546V374Q158 388 169 396T205 412T256 420Q337 420 393 355T449 201Q449 109 385 44T229 -22Q148 -22 99 32T50 154Q50 178 61 192T84 210T107 214Q132 214 148 197T164 157Z" transform="translate(1000,0)"/><path data-c="32" d="M109 429Q82 429 66 447T50 491Q50 562 103 614T235 666Q326 666 387 610T449 465Q449 422 429 383T381 315T301 241Q265 210 201 149L142 93L218 92Q375 92 385 97Q392 99 409 186V189H449V186Q448 183 436 95T421 3V0H50V19V31Q50 38 56 46T86 81Q115 113 136 137Q145 147 170 174T204 211T233 244T261 278T284 308T305 340T320 369T333 401T340 431T343 464Q343 527 309 573T212 619Q179 619 154 602T119 569T109 550Q109 549 114 549Q132 549 151 535T170 489Q170 464 154 447T109 429Z" transform="translate(1500,0)"/></g></g></g></svg></mjx-container></span></p>
<p>指令数<span class="math inline"><mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: -0.186ex;" xmlns="http://www.w3.org/2000/svg" width="8.42ex" height="1.731ex" role="img" focusable="false" viewbox="0 -683 3721.6 765"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mi"><path data-c="1D441" d="M234 637Q231 637 226 637Q201 637 196 638T191 649Q191 676 202 682Q204 683 299 683Q376 683 387 683T401 677Q612 181 616 168L670 381Q723 592 723 606Q723 633 659 637Q635 637 635 648Q635 650 637 660Q641 676 643 679T653 683Q656 683 684 682T767 680Q817 680 843 681T873 682Q888 682 888 672Q888 650 880 642Q878 637 858 637Q787 633 769 597L620 7Q618 0 599 0Q585 0 582 2Q579 5 453 305L326 604L261 344Q196 88 196 79Q201 46 268 46H278Q284 41 284 38T282 19Q278 6 272 0H259Q228 2 151 2Q123 2 100 2T63 2T46 1Q31 1 31 10Q31 14 34 26T39 40Q41 46 62 46Q130 49 150 85Q154 91 221 362L289 634Q287 635 234 637Z"/></g><g data-mml-node="mo" transform="translate(1165.8,0)"><path data-c="3D" d="M56 347Q56 360 70 367H707Q722 359 722 347Q722 336 708 328L390 327H72Q56 332 56 347ZM56 153Q56 168 72 173H708Q722 163 722 153Q722 140 707 133H70Q56 140 56 153Z"/></g><g data-mml-node="mn" transform="translate(2221.6,0)"><path data-c="36" d="M42 313Q42 476 123 571T303 666Q372 666 402 630T432 550Q432 525 418 510T379 495Q356 495 341 509T326 548Q326 592 373 601Q351 623 311 626Q240 626 194 566Q147 500 147 364L148 360Q153 366 156 373Q197 433 263 433H267Q313 433 348 414Q372 400 396 374T435 317Q456 268 456 210V192Q456 169 451 149Q440 90 387 34T253 -22Q225 -22 199 -14T143 16T92 75T56 172T42 313ZM257 397Q227 397 205 380T171 335T154 278T148 216Q148 133 160 97T198 39Q222 21 251 21Q302 21 329 59Q342 77 347 104T352 209Q352 289 347 316T329 361Q302 397 257 397Z"/><path data-c="31" d="M213 578L200 573Q186 568 160 563T102 556H83V602H102Q149 604 189 617T245 641T273 663Q275 666 285 666Q294 666 302 660V361L303 61Q310 54 315 52T339 48T401 46H427V0H416Q395 3 257 3Q121 3 100 0H88V46H114Q136 46 152 46T177 47T193 50T201 52T207 57T213 61V578Z" transform="translate(500,0)"/><path data-c="39" d="M352 287Q304 211 232 211Q154 211 104 270T44 396Q42 412 42 436V444Q42 537 111 606Q171 666 243 666Q245 666 249 666T257 665H261Q273 665 286 663T323 651T370 619T413 560Q456 472 456 334Q456 194 396 97Q361 41 312 10T208 -22Q147 -22 108 7T68 93T121 149Q143 149 158 135T173 96Q173 78 164 65T148 49T135 44L131 43Q131 41 138 37T164 27T206 22H212Q272 22 313 86Q352 142 352 280V287ZM244 248Q292 248 321 297T351 430Q351 508 343 542Q341 552 337 562T323 588T293 615T246 625Q208 625 181 598Q160 576 154 546T147 441Q147 358 152 329T172 282Q197 248 244 248Z" transform="translate(1000,0)"/></g></g></g></svg></mjx-container></span></p>
<p>CPI为： <span class="math display"><mjx-container class="MathJax" jax="SVG" display="true"><svg style="vertical-align: -1.552ex;" xmlns="http://www.w3.org/2000/svg" width="31.77ex" height="4.613ex" role="img" focusable="false" viewbox="0 -1353 14042.3 2039"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mi"><path data-c="1D436" d="M50 252Q50 367 117 473T286 641T490 704Q580 704 633 653Q642 643 648 636T656 626L657 623Q660 623 684 649Q691 655 699 663T715 679T725 690L740 705H746Q760 705 760 698Q760 694 728 561Q692 422 692 421Q690 416 687 415T669 413H653Q647 419 647 422Q647 423 648 429T650 449T651 481Q651 552 619 605T510 659Q484 659 454 652T382 628T299 572T226 479Q194 422 175 346T156 222Q156 108 232 58Q280 24 350 24Q441 24 512 92T606 240Q610 253 612 255T628 257Q648 257 648 248Q648 243 647 239Q618 132 523 55T319 -22Q206 -22 128 53T50 252Z"/></g><g data-mml-node="mi" transform="translate(760,0)"><path data-c="1D443" d="M287 628Q287 635 230 637Q206 637 199 638T192 648Q192 649 194 659Q200 679 203 681T397 683Q587 682 600 680Q664 669 707 631T751 530Q751 453 685 389Q616 321 507 303Q500 302 402 301H307L277 182Q247 66 247 59Q247 55 248 54T255 50T272 48T305 46H336Q342 37 342 35Q342 19 335 5Q330 0 319 0Q316 0 282 1T182 2Q120 2 87 2T51 1Q33 1 33 11Q33 13 36 25Q40 41 44 43T67 46Q94 46 127 49Q141 52 146 61Q149 65 218 339T287 628ZM645 554Q645 567 643 575T634 597T609 619T560 635Q553 636 480 637Q463 637 445 637T416 636T404 636Q391 635 386 627Q384 621 367 550T332 412T314 344Q314 342 395 342H407H430Q542 342 590 392Q617 419 631 471T645 554Z"/></g><g data-mml-node="msub" transform="translate(1511,0)"><g data-mml-node="mi"><path data-c="1D43C" d="M43 1Q26 1 26 10Q26 12 29 24Q34 43 39 45Q42 46 54 46H60Q120 46 136 53Q137 53 138 54Q143 56 149 77T198 273Q210 318 216 344Q286 624 286 626Q284 630 284 631Q274 637 213 637H193Q184 643 189 662Q193 677 195 680T209 683H213Q285 681 359 681Q481 681 487 683H497Q504 676 504 672T501 655T494 639Q491 637 471 637Q440 637 407 634Q393 631 388 623Q381 609 337 432Q326 385 315 341Q245 65 245 59Q245 52 255 50T307 46H339Q345 38 345 37T342 19Q338 6 332 0H316Q279 2 179 2Q143 2 113 2T65 2T43 1Z"/></g><g data-mml-node="TeXAtom" transform="translate(473,-150) scale(0.707)" data-mjx-texclass="ORD"><g data-mml-node="mi"><path data-c="1D453" d="M118 -162Q120 -162 124 -164T135 -167T147 -168Q160 -168 171 -155T187 -126Q197 -99 221 27T267 267T289 382V385H242Q195 385 192 387Q188 390 188 397L195 425Q197 430 203 430T250 431Q298 431 298 432Q298 434 307 482T319 540Q356 705 465 705Q502 703 526 683T550 630Q550 594 529 578T487 561Q443 561 443 603Q443 622 454 636T478 657L487 662Q471 668 457 668Q445 668 434 658T419 630Q412 601 403 552T387 469T380 433Q380 431 435 431Q480 431 487 430T498 424Q499 420 496 407T491 391Q489 386 482 386T428 385H372L349 263Q301 15 282 -47Q255 -132 212 -173Q175 -205 139 -205Q107 -205 81 -186T55 -132Q55 -95 76 -78T118 -61Q162 -61 162 -103Q162 -122 151 -136T127 -157L118 -162Z"/></g><g data-mml-node="mi" transform="translate(550,0)"><path data-c="1D45C" d="M201 -11Q126 -11 80 38T34 156Q34 221 64 279T146 380Q222 441 301 441Q333 441 341 440Q354 437 367 433T402 417T438 387T464 338T476 268Q476 161 390 75T201 -11ZM121 120Q121 70 147 48T206 26Q250 26 289 58T351 142Q360 163 374 216T388 308Q388 352 370 375Q346 405 306 405Q243 405 195 347Q158 303 140 230T121 120Z"/></g><g data-mml-node="mi" transform="translate(1035,0)"><path data-c="1D45F" d="M21 287Q22 290 23 295T28 317T38 348T53 381T73 411T99 433T132 442Q161 442 183 430T214 408T225 388Q227 382 228 382T236 389Q284 441 347 441H350Q398 441 422 400Q430 381 430 363Q430 333 417 315T391 292T366 288Q346 288 334 299T322 328Q322 376 378 392Q356 405 342 405Q286 405 239 331Q229 315 224 298T190 165Q156 25 151 16Q138 -11 108 -11Q95 -11 87 -5T76 7T74 17Q74 30 114 189T154 366Q154 405 128 405Q107 405 92 377T68 316T57 280Q55 278 41 278H27Q21 284 21 287Z"/></g><g data-mml-node="mi" transform="translate(1486,0)"><path data-c="1D464" d="M580 385Q580 406 599 424T641 443Q659 443 674 425T690 368Q690 339 671 253Q656 197 644 161T609 80T554 12T482 -11Q438 -11 404 5T355 48Q354 47 352 44Q311 -11 252 -11Q226 -11 202 -5T155 14T118 53T104 116Q104 170 138 262T173 379Q173 380 173 381Q173 390 173 393T169 400T158 404H154Q131 404 112 385T82 344T65 302T57 280Q55 278 41 278H27Q21 284 21 287Q21 293 29 315T52 366T96 418T161 441Q204 441 227 416T250 358Q250 340 217 250T184 111Q184 65 205 46T258 26Q301 26 334 87L339 96V119Q339 122 339 128T340 136T341 143T342 152T345 165T348 182T354 206T362 238T373 281Q402 395 406 404Q419 431 449 431Q468 431 475 421T483 402Q483 389 454 274T422 142Q420 131 420 107V100Q420 85 423 71T442 42T487 26Q558 26 600 148Q609 171 620 213T632 273Q632 306 619 325T593 357T580 385Z"/></g><g data-mml-node="mi" transform="translate(2202,0)"><path data-c="1D44E" d="M33 157Q33 258 109 349T280 441Q331 441 370 392Q386 422 416 422Q429 422 439 414T449 394Q449 381 412 234T374 68Q374 43 381 35T402 26Q411 27 422 35Q443 55 463 131Q469 151 473 152Q475 153 483 153H487Q506 153 506 144Q506 138 501 117T481 63T449 13Q436 0 417 -8Q409 -10 393 -10Q359 -10 336 5T306 36L300 51Q299 52 296 50Q294 48 292 46Q233 -10 172 -10Q117 -10 75 30T33 157ZM351 328Q351 334 346 350T323 385T277 405Q242 405 210 374T160 293Q131 214 119 129Q119 126 119 118T118 106Q118 61 136 44T179 26Q217 26 254 59T298 110Q300 114 325 217T351 328Z"/></g><g data-mml-node="mi" transform="translate(2731,0)"><path data-c="1D45F" d="M21 287Q22 290 23 295T28 317T38 348T53 381T73 411T99 433T132 442Q161 442 183 430T214 408T225 388Q227 382 228 382T236 389Q284 441 347 441H350Q398 441 422 400Q430 381 430 363Q430 333 417 315T391 292T366 288Q346 288 334 299T322 328Q322 376 378 392Q356 405 342 405Q286 405 239 331Q229 315 224 298T190 165Q156 25 151 16Q138 -11 108 -11Q95 -11 87 -5T76 7T74 17Q74 30 114 189T154 366Q154 405 128 405Q107 405 92 377T68 316T57 280Q55 278 41 278H27Q21 284 21 287Z"/></g><g data-mml-node="mi" transform="translate(3182,0)"><path data-c="1D451" d="M366 683Q367 683 438 688T511 694Q523 694 523 686Q523 679 450 384T375 83T374 68Q374 26 402 26Q411 27 422 35Q443 55 463 131Q469 151 473 152Q475 153 483 153H487H491Q506 153 506 145Q506 140 503 129Q490 79 473 48T445 8T417 -8Q409 -10 393 -10Q359 -10 336 5T306 36L300 51Q299 52 296 50Q294 48 292 46Q233 -10 172 -10Q117 -10 75 30T33 157Q33 205 53 255T101 341Q148 398 195 420T280 442Q336 442 364 400Q369 394 369 396Q370 400 396 505T424 616Q424 629 417 632T378 637H357Q351 643 351 645T353 664Q358 683 366 683ZM352 326Q329 405 277 405Q242 405 210 374T160 293Q131 214 119 129Q119 126 119 118T118 106Q118 61 136 44T179 26Q233 26 290 98L298 109L352 326Z"/></g><g data-mml-node="mi" transform="translate(3702,0)"><path data-c="1D456" d="M184 600Q184 624 203 642T247 661Q265 661 277 649T290 619Q290 596 270 577T226 557Q211 557 198 567T184 600ZM21 287Q21 295 30 318T54 369T98 420T158 442Q197 442 223 419T250 357Q250 340 236 301T196 196T154 83Q149 61 149 51Q149 26 166 26Q175 26 185 29T208 43T235 78T260 137Q263 149 265 151T282 153Q302 153 302 143Q302 135 293 112T268 61T223 11T161 -11Q129 -11 102 10T74 74Q74 91 79 106T122 220Q160 321 166 341T173 380Q173 404 156 404H154Q124 404 99 371T61 287Q60 286 59 284T58 281T56 279T53 278T49 278T41 278H27Q21 284 21 287Z"/></g><g data-mml-node="mi" transform="translate(4047,0)"><path data-c="1D45B" d="M21 287Q22 293 24 303T36 341T56 388T89 425T135 442Q171 442 195 424T225 390T231 369Q231 367 232 367L243 378Q304 442 382 442Q436 442 469 415T503 336T465 179T427 52Q427 26 444 26Q450 26 453 27Q482 32 505 65T540 145Q542 153 560 153Q580 153 580 145Q580 144 576 130Q568 101 554 73T508 17T439 -10Q392 -10 371 17T350 73Q350 92 386 193T423 345Q423 404 379 404H374Q288 404 229 303L222 291L189 157Q156 26 151 16Q138 -11 108 -11Q95 -11 87 -5T76 7T74 17Q74 30 112 180T152 343Q153 348 153 366Q153 405 129 405Q91 405 66 305Q60 285 60 284Q58 278 41 278H27Q21 284 21 287Z"/></g><g data-mml-node="mi" transform="translate(4647,0)"><path data-c="1D454" d="M311 43Q296 30 267 15T206 0Q143 0 105 45T66 160Q66 265 143 353T314 442Q361 442 401 394L404 398Q406 401 409 404T418 412T431 419T447 422Q461 422 470 413T480 394Q480 379 423 152T363 -80Q345 -134 286 -169T151 -205Q10 -205 10 -137Q10 -111 28 -91T74 -71Q89 -71 102 -80T116 -111Q116 -121 114 -130T107 -144T99 -154T92 -162L90 -164H91Q101 -167 151 -167Q189 -167 211 -155Q234 -144 254 -122T282 -75Q288 -56 298 -13Q311 35 311 43ZM384 328L380 339Q377 350 375 354T369 368T359 382T346 393T328 402T306 405Q262 405 221 352Q191 313 171 233T151 117Q151 38 213 38Q269 38 323 108L331 118L384 328Z"/></g></g></g><g data-mml-node="mo" transform="translate(5935,0)"><path data-c="3D" d="M56 347Q56 360 70 367H707Q722 359 722 347Q722 336 708 328L390 327H72Q56 332 56 347ZM56 153Q56 168 72 173H708Q722 163 722 153Q722 140 707 133H70Q56 140 56 153Z"/></g><g data-mml-node="mfrac" transform="translate(6990.8,0)"><g data-mml-node="mi" transform="translate(312,676)"><path data-c="1D447" d="M40 437Q21 437 21 445Q21 450 37 501T71 602L88 651Q93 669 101 677H569H659Q691 677 697 676T704 667Q704 661 687 553T668 444Q668 437 649 437Q640 437 637 437T631 442L629 445Q629 451 635 490T641 551Q641 586 628 604T573 629Q568 630 515 631Q469 631 457 630T439 622Q438 621 368 343T298 60Q298 48 386 46Q418 46 427 45T436 36Q436 31 433 22Q429 4 424 1L422 0Q419 0 415 0Q410 0 363 1T228 2Q99 2 64 0H49Q43 6 43 9T45 27Q49 40 55 46H83H94Q174 46 189 55Q190 56 191 56Q196 59 201 76T241 233Q258 301 269 344Q339 619 339 625Q339 630 310 630H279Q212 630 191 624Q146 614 121 583T67 467Q60 445 57 441T43 437H40Z"/></g><g data-mml-node="mi" transform="translate(220,-686)"><path data-c="1D441" d="M234 637Q231 637 226 637Q201 637 196 638T191 649Q191 676 202 682Q204 683 299 683Q376 683 387 683T401 677Q612 181 616 168L670 381Q723 592 723 606Q723 633 659 637Q635 637 635 648Q635 650 637 660Q641 676 643 679T653 683Q656 683 684 682T767 680Q817 680 843 681T873 682Q888 682 888 672Q888 650 880 642Q878 637 858 637Q787 633 769 597L620 7Q618 0 599 0Q585 0 582 2Q579 5 453 305L326 604L261 344Q196 88 196 79Q201 46 268 46H278Q284 41 284 38T282 19Q278 6 272 0H259Q228 2 151 2Q123 2 100 2T63 2T46 1Q31 1 31 10Q31 14 34 26T39 40Q41 46 62 46Q130 49 150 85Q154 91 221 362L289 634Q287 635 234 637Z"/></g><rect width="1088" height="60" x="120" y="220"/></g><g data-mml-node="mo" transform="translate(8596.5,0)"><path data-c="3D" d="M56 347Q56 360 70 367H707Q722 359 722 347Q722 336 708 328L390 327H72Q56 332 56 347ZM56 153Q56 168 72 173H708Q722 163 722 153Q722 140 707 133H70Q56 140 56 153Z"/></g><g data-mml-node="mn" transform="translate(9652.3,0)"><path data-c="39" d="M352 287Q304 211 232 211Q154 211 104 270T44 396Q42 412 42 436V444Q42 537 111 606Q171 666 243 666Q245 666 249 666T257 665H261Q273 665 286 663T323 651T370 619T413 560Q456 472 456 334Q456 194 396 97Q361 41 312 10T208 -22Q147 -22 108 7T68 93T121 149Q143 149 158 135T173 96Q173 78 164 65T148 49T135 44L131 43Q131 41 138 37T164 27T206 22H212Q272 22 313 86Q352 142 352 280V287ZM244 248Q292 248 321 297T351 430Q351 508 343 542Q341 552 337 562T323 588T293 615T246 625Q208 625 181 598Q160 576 154 546T147 441Q147 358 152 329T172 282Q197 248 244 248Z"/><path data-c="2E" d="M78 60Q78 84 95 102T138 120Q162 120 180 104T199 61Q199 36 182 18T139 0T96 17T78 60Z" transform="translate(500,0)"/><path data-c="34" d="M462 0Q444 3 333 3Q217 3 199 0H190V46H221Q241 46 248 46T265 48T279 53T286 61Q287 63 287 115V165H28V211L179 442Q332 674 334 675Q336 677 355 677H373L379 671V211H471V165H379V114Q379 73 379 66T385 54Q393 47 442 46H471V0H462ZM293 211V545L74 212L183 211H293Z" transform="translate(778,0)"/><path data-c="35" d="M164 157Q164 133 148 117T109 101H102Q148 22 224 22Q294 22 326 82Q345 115 345 210Q345 313 318 349Q292 382 260 382H254Q176 382 136 314Q132 307 129 306T114 304Q97 304 95 310Q93 314 93 485V614Q93 664 98 664Q100 666 102 666Q103 666 123 658T178 642T253 634Q324 634 389 662Q397 666 402 666Q410 666 410 648V635Q328 538 205 538Q174 538 149 544L139 546V374Q158 388 169 396T205 412T256 420Q337 420 393 355T449 201Q449 109 385 44T229 -22Q148 -22 99 32T50 154Q50 178 61 192T84 210T107 214Q132 214 148 197T164 157Z" transform="translate(1278,0)"/><path data-c="33" d="M127 463Q100 463 85 480T69 524Q69 579 117 622T233 665Q268 665 277 664Q351 652 390 611T430 522Q430 470 396 421T302 350L299 348Q299 347 308 345T337 336T375 315Q457 262 457 175Q457 96 395 37T238 -22Q158 -22 100 21T42 130Q42 158 60 175T105 193Q133 193 151 175T169 130Q169 119 166 110T159 94T148 82T136 74T126 70T118 67L114 66Q165 21 238 21Q293 21 321 74Q338 107 338 175V195Q338 290 274 322Q259 328 213 329L171 330L168 332Q166 335 166 348Q166 366 174 366Q202 366 232 371Q266 376 294 413T322 525V533Q322 590 287 612Q265 626 240 626Q208 626 181 615T143 592T132 580H135Q138 579 143 578T153 573T165 566T175 555T183 540T186 520Q186 498 172 481T127 463Z" transform="translate(1778,0)"/><path data-c="39" d="M352 287Q304 211 232 211Q154 211 104 270T44 396Q42 412 42 436V444Q42 537 111 606Q171 666 243 666Q245 666 249 666T257 665H261Q273 665 286 663T323 651T370 619T413 560Q456 472 456 334Q456 194 396 97Q361 41 312 10T208 -22Q147 -22 108 7T68 93T121 149Q143 149 158 135T173 96Q173 78 164 65T148 49T135 44L131 43Q131 41 138 37T164 27T206 22H212Q272 22 313 86Q352 142 352 280V287ZM244 248Q292 248 321 297T351 430Q351 508 343 542Q341 552 337 562T323 588T293 615T246 625Q208 625 181 598Q160 576 154 546T147 441Q147 358 152 329T172 282Q197 248 244 248Z" transform="translate(2278,0)"/></g><g data-mml-node="mo" transform="translate(12430.3,0)"><path data-c="2E" d="M78 60Q78 84 95 102T138 120Q162 120 180 104T199 61Q199 36 182 18T139 0T96 17T78 60Z"/></g><g data-mml-node="mo" transform="translate(12875,0)"><path data-c="2E" d="M78 60Q78 84 95 102T138 120Q162 120 180 104T199 61Q199 36 182 18T139 0T96 17T78 60Z"/></g><g data-mml-node="mo" transform="translate(13319.7,0)"><path data-c="2E" d="M78 60Q78 84 95 102T138 120Q162 120 180 104T199 61Q199 36 182 18T139 0T96 17T78 60Z"/></g><g data-mml-node="mo" transform="translate(13764.3,0)"><path data-c="2E" d="M78 60Q78 84 95 102T138 120Q162 120 180 104T199 61Q199 36 182 18T139 0T96 17T78 60Z"/></g></g></g></svg></mjx-container></span></p>
<ul>
<li>CPI增高的因素：</li>
</ul>
<ol type="1">
<li><strong>访存延迟</strong>：AXI4-lite 总线是一种存储器访问协议，用于处理器和外部存储器（如RAM）之间的数据传输。在使用该总线进行存储器访问时，会存在访存延迟。每次进行存储器读取或写入时，需要等待一定的时间才能获取或写入数据。<strong>可以看到每次我们从向RAM发送请求到RAM返回数据都要间隔10个时钟周期</strong>，这会增加指令的执行时间，从而提高 CPI。</li>
<li><strong>数据冲突</strong>：在使用 AXI4-lite 总线时，可能会产生数据冲突。当多条指令需要同时访问同一个存储器位置时，会出现数据冲突，需要等待数据可用后再继续执行。这会导致停顿和延迟，增加 CPI。</li>
<li><strong>控制冲突</strong>：类似于数据冲突，控制冲突也可能发生在使用 AXI4-lite 总线时。当分支指令或跳转指令需要根据存储器读取结果或其他外部事件来确定执行路径时，可能会出现控制冲突。这会导致停顿和延迟，增加 CPI。<strong>例如在IF指令还未取回时接受到了MEM的访存信号等。</strong></li>
</ol>
<ul>
<li>可能提升的方法：</li>
</ul>
<ol type="1">
<li><strong>提前预取数据：在发生存储器访问之前，可以通过提前预取（prefetching）数据来减少访存延迟。通过在存储器访问之前预先将数据加载到高速缓存中，可以避免等待数据的时间，从而降低 CPI。</strong></li>
<li><strong>使用高效的缓存和缓存替换策略</strong>：使用高速缓存可以减少对外部存储器的访问次数，从而降低访存延迟和数据冲突的影响。<strong>此外，选择合适的缓存替换策略（如最近最少使用算法）可以提高缓存的命中率</strong>，进一步降低 CPI。</li>
<li><strong>软件优化</strong>：通过对代码进行优化，如减少存储器访问次数、减少数据依赖关系等，可以降低访存延迟和数据冲突的影响，从而降低 CPI。</li>
<li><strong>采用多发射技术：</strong>Core中采用双发射技术运行，每次执行两条指令，减少等待的时间，加快运行速率，降低CPI。</li>
</ol>
<h4 id="尝试分析添加-forwarding-后整体设计的关键路径">5.尝试分析添加 Forwarding 后整体设计的关键路径。</h4>
<p>将文件加入vivado工程并进行综合。</p>
<p>分析时间报告：</p>
<p><img src="/2023/11/22/Computer-System-II-Lab-2-%EF%BC%9AForwarding-%E5%8F%8A-AXI4-lite-%E6%80%BB%E7%BA%BF%E5%86%85%E5%AD%98%E6%A8%A1%E5%9E%8B/10.png"></p>
<p>找到时间最长的路径：</p>
<p><img src="/2023/11/22/Computer-System-II-Lab-2-%EF%BC%9AForwarding-%E5%8F%8A-AXI4-lite-%E6%80%BB%E7%BA%BF%E5%86%85%E5%AD%98%E6%A8%A1%E5%9E%8B/11.png"></p>
<p>（看不懂一点。。。。。）</p>
<p>看起来和lab1一样，是控制冲突处理的过程：</p>
<p><img src="/2023/11/22/Computer-System-II-Lab-2-%EF%BC%9AForwarding-%E5%8F%8A-AXI4-lite-%E6%80%BB%E7%BA%BF%E5%86%85%E5%AD%98%E6%A8%A1%E5%9E%8B/12.png"></p>
<p>（前面为什么有Processed_WB。。。。。不管了）EXEMEM中将Processed_MEM传递给Processed_WB</p>
<p><img src="/2023/11/22/Computer-System-II-Lab-2-%EF%BC%9AForwarding-%E5%8F%8A-AXI4-lite-%E6%80%BB%E7%BA%BF%E5%86%85%E5%AD%98%E6%A8%A1%E5%9E%8B/13.png"></p>
<p>EXE中通过alu_option, less等跳转辅助判断信号，输出br_taken</p>
<p><img src="/2023/11/22/Computer-System-II-Lab-2-%EF%BC%9AForwarding-%E5%8F%8A-AXI4-lite-%E6%80%BB%E7%BA%BF%E5%86%85%E5%AD%98%E6%A8%A1%E5%9E%8B/14.png"></p>
<p>同时，br_taken通过旁路逐级返回到IF。</p>
<p><img src="/2023/11/22/Computer-System-II-Lab-2-%EF%BC%9AForwarding-%E5%8F%8A-AXI4-lite-%E6%80%BB%E7%BA%BF%E5%86%85%E5%AD%98%E6%A8%A1%E5%9E%8B/15.png"></p>
<p>在br_taken的条件下，pc_next变为pc_in。</p>
<ul>
<li><p><strong>EXE阶段产判断跳转指令的跳转条件，并生成br_taken信号</strong></p></li>
<li><p><strong>br_taken信号传递给Race_Control模块，生成IFID_Flush的信号传递给IFID阶段间寄存器插入bubble。</strong></p></li>
<li><p><strong>br_taken信号传递给Race_Control模块，生成IDEXE_Flush的信号传递给IDEXE阶段间寄存器插入bubble</strong></p></li>
<li><p><strong>br_taken信号指挥调度IF阶段的pc为跳转之后的pc。</strong></p></li>
</ul>

      
    </div>
    
  </div>
  
    
<nav id="article-nav">
  
    <a href="/2023/11/24/Shamir%E7%A7%98%E5%AF%86%E5%85%B1%E4%BA%AB/" id="article-nav-newer" class="article-nav-link-wrap">
      <strong class="article-nav-caption">&lt;</strong>
      <div class="article-nav-title">
        
          Secret Sharing —— 秘密共享
        
      </div>
    </a>
  
  
    <a href="/2023/11/22/Computer-System-II-Lab1-%EF%BC%9A%E5%9F%BA%E4%BA%8EStall%E7%9A%84%E4%BA%94%E7%BA%A7%E6%B5%81%E6%B0%B4%E7%BA%BF/" id="article-nav-older" class="article-nav-link-wrap">
      <div class="article-nav-title">Computer System II Lab1 ：基于Stall的五级流水线</div>
      <strong class="article-nav-caption">&gt;</strong>
    </a>
  
</nav>

  
</article>






</div>
      <footer id="footer">
  <div class="outer">
    <div id="footer-info">
      <div class="footer-left">
        &copy; 2023 晚栀wingee~
      </div>
        <div class="footer-right">
          <a href="http://hexo.io/" target="_blank">Hexo</a>  Theme <a href="https://github.com/preccrep/hexo-theme-jelly" target="_blank">Jelly</a>
        </div>
    </div>
  </div>
</footer>
    </div>
    
  
<link rel="stylesheet" href="/fancybox/jquery.fancybox.css">



<script>
	var yiliaConfig = {
		fancybox: true,
		mathjax: false,
		animate: true,
		isHome: false,
		isPost: true,
		isArchive: false,
		isTag: false,
		isCategory: false,
		open_in_new: false
	}
</script>

<script src="/js/main.js"></script>




  </div>
<script type="text/x-mathjax-config">
    MathJax.Hub.Config({
        tex2jax: {
            inlineMath: [ ["$","$"], ["\\(","\\)"] ],
            skipTags: ['script', 'noscript', 'style', 'textarea', 'pre', 'code'],
            processEscapes: true
        }
    });
    MathJax.Hub.Queue(function() {
        var all = MathJax.Hub.getAllJax();
        for (var i = 0; i < all.length; ++i)
            all[i].SourceElement().parentNode.className += ' has-jax';
    });
</script>
<script src="http://cdn.mathjax.org/mathjax/latest/MathJax.js?config=TeX-AMS-MML_HTMLorMML"></script>
</body>
</html>