

================================================================
== Vitis HLS Report for 'conv2'
================================================================
* Date:           Fri Oct 31 13:02:39 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.066 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  66585846|  66585846|  0.666 sec|  0.666 sec|  66585846|  66585846|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+----------+----------+----------+-----------+-----------+---------+----------+
        |                                                   |   Latency (cycles)  | Iteration|  Initiation Interval  |   Trip  |          |
        |                     Loop Name                     |    min   |    max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------------------------------------------+----------+----------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_11_1_VITIS_LOOP_13_2_VITIS_LOOP_15_3  |  66585844|  66585844|       277|         32|          1|  2080800|       yes|
        +---------------------------------------------------+----------+----------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 32, depth = 278


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 278
* Pipeline : 1
  Pipeline-0 : II = 32, D = 278, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 278 
278 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%out_feat_x = alloca i32 1"   --->   Operation 280 'alloca' 'out_feat_x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%out_feat_y = alloca i32 1"   --->   Operation 281 'alloca' 'out_feat_y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 282 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%out_feat = alloca i32 1"   --->   Operation 283 'alloca' 'out_feat' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%indvar_flatten195 = alloca i32 1"   --->   Operation 284 'alloca' 'indvar_flatten195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_biases, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 285 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 286 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.42ns)   --->   "%store_ln11 = store i21 0, i21 %indvar_flatten195" [src/conv2.cpp:11]   --->   Operation 287 'store' 'store_ln11' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 288 [1/1] (0.42ns)   --->   "%store_ln11 = store i6 0, i6 %out_feat" [src/conv2.cpp:11]   --->   Operation 288 'store' 'store_ln11' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 289 [1/1] (0.42ns)   --->   "%store_ln11 = store i16 0, i16 %indvar_flatten" [src/conv2.cpp:11]   --->   Operation 289 'store' 'store_ln11' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 290 [1/1] (0.42ns)   --->   "%store_ln11 = store i8 0, i8 %out_feat_y" [src/conv2.cpp:11]   --->   Operation 290 'store' 'store_ln11' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 291 [1/1] (0.42ns)   --->   "%store_ln11 = store i8 0, i8 %out_feat_x" [src/conv2.cpp:11]   --->   Operation 291 'store' 'store_ln11' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%br_ln11 = br void %VITIS_LOOP_26_4" [src/conv2.cpp:11]   --->   Operation 292 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.62>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "%out_feat_y_1 = load i8 %out_feat_y"   --->   Operation 293 'load' 'out_feat_y_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%out_feat_1 = load i6 %out_feat" [src/conv2.cpp:33]   --->   Operation 294 'load' 'out_feat_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "%indvar_flatten195_load = load i21 %indvar_flatten195" [src/conv2.cpp:11]   --->   Operation 295 'load' 'indvar_flatten195_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i6 %out_feat_1" [src/conv2.cpp:33]   --->   Operation 296 'trunc' 'trunc_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %trunc_ln33, i6 0" [src/conv2.cpp:33]   --->   Operation 297 'bitconcatenate' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%out_feat_y_cast10 = zext i8 %out_feat_y_1"   --->   Operation 298 'zext' 'out_feat_y_cast10' <Predicate = true> <Delay = 0.00>
ST_2 : [1/1] (0.72ns)   --->   Input mux for Operation 299 '%x_assign_2 = sitodp i32 %out_feat_y_cast10'
ST_2 : Operation 299 [4/4] (4.89ns)   --->   "%x_assign_2 = sitodp i32 %out_feat_y_cast10"   --->   Operation 299 'sitodp' 'x_assign_2' <Predicate = true> <Delay = 4.89> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 300 [1/1] (0.90ns)   --->   "%icmp_ln11 = icmp_eq  i21 %indvar_flatten195_load, i21 2080800" [src/conv2.cpp:11]   --->   Operation 300 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 301 [1/1] (0.90ns)   --->   "%add_ln11_1 = add i21 %indvar_flatten195_load, i21 1" [src/conv2.cpp:11]   --->   Operation 301 'add' 'add_ln11_1' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %for.inc61, void %for.end63" [src/conv2.cpp:11]   --->   Operation 302 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i16 %indvar_flatten" [src/conv2.cpp:13]   --->   Operation 303 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 304 [1/1] (0.78ns)   --->   "%add_ln11 = add i6 %out_feat_1, i6 1" [src/conv2.cpp:11]   --->   Operation 304 'add' 'add_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i6 %add_ln11" [src/conv2.cpp:11]   --->   Operation 305 'trunc' 'trunc_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 306 [1/1] (0.85ns)   --->   "%icmp_ln13 = icmp_eq  i16 %indvar_flatten_load, i16 65025" [src/conv2.cpp:13]   --->   Operation 306 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln11)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_85_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %trunc_ln11, i6 0" [src/conv2.cpp:33]   --->   Operation 307 'bitconcatenate' 'tmp_85_cast' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (0.38ns)   --->   "%select_ln11_1 = select i1 %icmp_ln13, i6 %add_ln11, i6 %out_feat_1" [src/conv2.cpp:11]   --->   Operation 308 'select' 'select_ln11_1' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 309 [1/1] (0.38ns)   --->   "%select_ln11_2 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 309 'select' 'select_ln11_2' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln11_1 = zext i11 %select_ln11_2" [src/conv2.cpp:11]   --->   Operation 310 'zext' 'zext_ln11_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (0.00ns)   --->   "%conv2_weights_addr = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln11_1" [src/conv2.cpp:33]   --->   Operation 311 'getelementptr' 'conv2_weights_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 312 [2/2] (1.23ns)   --->   "%conv2_weights_load = load i11 %conv2_weights_addr" [src/conv2.cpp:11]   --->   Operation 312 'load' 'conv2_weights_load' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 313 [1/1] (0.38ns)   --->   "%select_ln11_3 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 313 'select' 'select_ln11_3' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "%or_ln11 = or i11 %select_ln11_3, i11 1" [src/conv2.cpp:11]   --->   Operation 314 'or' 'or_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i11 %or_ln11" [src/conv2.cpp:33]   --->   Operation 315 'zext' 'zext_ln33' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "%conv2_weights_addr_1 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33" [src/conv2.cpp:33]   --->   Operation 316 'getelementptr' 'conv2_weights_addr_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 317 [2/2] (1.23ns)   --->   "%conv2_weights_load_1 = load i11 %conv2_weights_addr_1" [src/conv2.cpp:11]   --->   Operation 317 'load' 'conv2_weights_load_1' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 318 [1/1] (0.42ns)   --->   "%store_ln15 = store i21 %add_ln11_1, i21 %indvar_flatten195" [src/conv2.cpp:15]   --->   Operation 318 'store' 'store_ln15' <Predicate = (!icmp_ln11)> <Delay = 0.42>
ST_2 : Operation 319 [1/1] (0.42ns)   --->   "%store_ln15 = store i6 %select_ln11_1, i6 %out_feat" [src/conv2.cpp:15]   --->   Operation 319 'store' 'store_ln15' <Predicate = (!icmp_ln11)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 7.06>
ST_3 : Operation 320 [3/4] (5.62ns)   --->   "%x_assign_2 = sitodp i32 %out_feat_y_cast10"   --->   Operation 320 'sitodp' 'x_assign_2' <Predicate = true> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 321 [1/1] (0.00ns)   --->   "%out_feat_x_load = load i8 %out_feat_x" [src/conv2.cpp:15]   --->   Operation 321 'load' 'out_feat_x_load' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 322 [1/2] (1.23ns)   --->   "%conv2_weights_load = load i11 %conv2_weights_addr" [src/conv2.cpp:11]   --->   Operation 322 'load' 'conv2_weights_load' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 323 [1/2] (1.23ns)   --->   "%conv2_weights_load_1 = load i11 %conv2_weights_addr_1" [src/conv2.cpp:11]   --->   Operation 323 'load' 'conv2_weights_load_1' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 324 [1/1] (0.38ns)   --->   "%select_ln11_4 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 324 'select' 'select_ln11_4' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 325 [1/1] (0.00ns)   --->   "%or_ln11_1 = or i11 %select_ln11_4, i11 2" [src/conv2.cpp:11]   --->   Operation 325 'or' 'or_ln11_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln33_19 = zext i11 %or_ln11_1" [src/conv2.cpp:33]   --->   Operation 326 'zext' 'zext_ln33_19' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 327 [1/1] (0.00ns)   --->   "%conv2_weights_addr_2 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_19" [src/conv2.cpp:33]   --->   Operation 327 'getelementptr' 'conv2_weights_addr_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 328 [2/2] (1.23ns)   --->   "%conv2_weights_load_2 = load i11 %conv2_weights_addr_2" [src/conv2.cpp:11]   --->   Operation 328 'load' 'conv2_weights_load_2' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 329 [1/1] (0.38ns)   --->   "%select_ln11_5 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 329 'select' 'select_ln11_5' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 330 [1/1] (0.00ns)   --->   "%or_ln11_2 = or i11 %select_ln11_5, i11 3" [src/conv2.cpp:11]   --->   Operation 330 'or' 'or_ln11_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln33_20 = zext i11 %or_ln11_2" [src/conv2.cpp:33]   --->   Operation 331 'zext' 'zext_ln33_20' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 332 [1/1] (0.00ns)   --->   "%conv2_weights_addr_3 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_20" [src/conv2.cpp:33]   --->   Operation 332 'getelementptr' 'conv2_weights_addr_3' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 333 [2/2] (1.23ns)   --->   "%conv2_weights_load_3 = load i11 %conv2_weights_addr_3" [src/conv2.cpp:11]   --->   Operation 333 'load' 'conv2_weights_load_3' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node and_ln11)   --->   "%xor_ln11 = xor i1 %icmp_ln13, i1 1" [src/conv2.cpp:11]   --->   Operation 334 'xor' 'xor_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 335 [1/1] (0.76ns)   --->   "%icmp_ln15 = icmp_eq  i8 %out_feat_x_load, i8 255" [src/conv2.cpp:15]   --->   Operation 335 'icmp' 'icmp_ln15' <Predicate = (!icmp_ln11)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 336 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln11 = and i1 %icmp_ln15, i1 %xor_ln11" [src/conv2.cpp:11]   --->   Operation 336 'and' 'and_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node select_ln13)   --->   "%or_ln13 = or i1 %and_ln11, i1 %icmp_ln13" [src/conv2.cpp:13]   --->   Operation 337 'or' 'or_ln13' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 338 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln13 = select i1 %or_ln13, i8 0, i8 %out_feat_x_load" [src/conv2.cpp:13]   --->   Operation 338 'select' 'select_ln13' <Predicate = (!icmp_ln11)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 339 [1/1] (0.00ns)   --->   "%out_feat_x_cast11 = zext i8 %select_ln13" [src/conv2.cpp:13]   --->   Operation 339 'zext' 'out_feat_x_cast11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : [1/1] (0.72ns)   --->   Input mux for Operation 340 '%x_assign = sitodp i32 %out_feat_x_cast11'
ST_3 : Operation 340 [4/4] (4.89ns)   --->   "%x_assign = sitodp i32 %out_feat_x_cast11" [src/conv2.cpp:13]   --->   Operation 340 'sitodp' 'x_assign' <Predicate = (!icmp_ln11)> <Delay = 4.89> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 341 [1/1] (0.76ns)   --->   "%add_ln15 = add i8 %select_ln13, i8 1" [src/conv2.cpp:15]   --->   Operation 341 'add' 'add_ln15' <Predicate = (!icmp_ln11)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 342 [1/1] (0.42ns)   --->   "%store_ln15 = store i8 %add_ln15, i8 %out_feat_x" [src/conv2.cpp:15]   --->   Operation 342 'store' 'store_ln15' <Predicate = (!icmp_ln11)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 6.77>
ST_4 : Operation 343 [2/4] (5.62ns)   --->   "%x_assign_2 = sitodp i32 %out_feat_y_cast10"   --->   Operation 343 'sitodp' 'x_assign_2' <Predicate = true> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 344 [1/1] (0.39ns)   --->   "%select_ln11 = select i1 %icmp_ln13, i8 0, i8 %out_feat_y_1" [src/conv2.cpp:11]   --->   Operation 344 'select' 'select_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 345 [1/2] (1.23ns)   --->   "%conv2_weights_load_2 = load i11 %conv2_weights_addr_2" [src/conv2.cpp:11]   --->   Operation 345 'load' 'conv2_weights_load_2' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_4 : Operation 346 [1/2] (1.23ns)   --->   "%conv2_weights_load_3 = load i11 %conv2_weights_addr_3" [src/conv2.cpp:11]   --->   Operation 346 'load' 'conv2_weights_load_3' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_4 : Operation 347 [1/1] (0.38ns)   --->   "%select_ln11_6 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 347 'select' 'select_ln11_6' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 348 [1/1] (0.00ns)   --->   "%or_ln11_3 = or i11 %select_ln11_6, i11 4" [src/conv2.cpp:11]   --->   Operation 348 'or' 'or_ln11_3' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln33_21 = zext i11 %or_ln11_3" [src/conv2.cpp:33]   --->   Operation 349 'zext' 'zext_ln33_21' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 350 [1/1] (0.00ns)   --->   "%conv2_weights_addr_4 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_21" [src/conv2.cpp:33]   --->   Operation 350 'getelementptr' 'conv2_weights_addr_4' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 351 [2/2] (1.23ns)   --->   "%conv2_weights_load_4 = load i11 %conv2_weights_addr_4" [src/conv2.cpp:11]   --->   Operation 351 'load' 'conv2_weights_load_4' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_4 : Operation 352 [1/1] (0.38ns)   --->   "%select_ln11_7 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 352 'select' 'select_ln11_7' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 353 [1/1] (0.00ns)   --->   "%or_ln11_4 = or i11 %select_ln11_7, i11 5" [src/conv2.cpp:11]   --->   Operation 353 'or' 'or_ln11_4' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln33_22 = zext i11 %or_ln11_4" [src/conv2.cpp:33]   --->   Operation 354 'zext' 'zext_ln33_22' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 355 [1/1] (0.00ns)   --->   "%conv2_weights_addr_5 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_22" [src/conv2.cpp:33]   --->   Operation 355 'getelementptr' 'conv2_weights_addr_5' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 356 [2/2] (1.23ns)   --->   "%conv2_weights_load_5 = load i11 %conv2_weights_addr_5" [src/conv2.cpp:11]   --->   Operation 356 'load' 'conv2_weights_load_5' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_4 : Operation 357 [1/1] (0.76ns)   --->   "%add_ln13 = add i8 %select_ln11, i8 1" [src/conv2.cpp:13]   --->   Operation 357 'add' 'add_ln13' <Predicate = (!icmp_ln11)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 358 [1/1] (0.00ns)   --->   "%out_feat_y_cast10_mid1 = zext i8 %add_ln13" [src/conv2.cpp:13]   --->   Operation 358 'zext' 'out_feat_y_cast10_mid1' <Predicate = (!icmp_ln11 & and_ln11)> <Delay = 0.00>
ST_4 : [1/1] (0.72ns)   --->   Input mux for Operation 359 '%x_assign_2_mid1 = sitodp i32 %out_feat_y_cast10_mid1'
ST_4 : Operation 359 [4/4] (4.89ns)   --->   "%x_assign_2_mid1 = sitodp i32 %out_feat_y_cast10_mid1" [src/conv2.cpp:13]   --->   Operation 359 'sitodp' 'x_assign_2_mid1' <Predicate = (!icmp_ln11 & and_ln11)> <Delay = 4.89> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 360 [3/4] (5.62ns)   --->   "%x_assign = sitodp i32 %out_feat_x_cast11" [src/conv2.cpp:13]   --->   Operation 360 'sitodp' 'x_assign' <Predicate = (!icmp_ln11)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.62>
ST_5 : Operation 361 [1/4] (5.62ns)   --->   "%x_assign_2 = sitodp i32 %out_feat_y_cast10"   --->   Operation 361 'sitodp' 'x_assign_2' <Predicate = true> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 362 [1/2] (1.23ns)   --->   "%conv2_weights_load_4 = load i11 %conv2_weights_addr_4" [src/conv2.cpp:11]   --->   Operation 362 'load' 'conv2_weights_load_4' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_5 : Operation 363 [1/2] (1.23ns)   --->   "%conv2_weights_load_5 = load i11 %conv2_weights_addr_5" [src/conv2.cpp:11]   --->   Operation 363 'load' 'conv2_weights_load_5' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_5 : Operation 364 [1/1] (0.38ns)   --->   "%select_ln11_8 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 364 'select' 'select_ln11_8' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 365 [1/1] (0.00ns)   --->   "%or_ln11_5 = or i11 %select_ln11_8, i11 6" [src/conv2.cpp:11]   --->   Operation 365 'or' 'or_ln11_5' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln33_23 = zext i11 %or_ln11_5" [src/conv2.cpp:33]   --->   Operation 366 'zext' 'zext_ln33_23' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 367 [1/1] (0.00ns)   --->   "%conv2_weights_addr_6 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_23" [src/conv2.cpp:33]   --->   Operation 367 'getelementptr' 'conv2_weights_addr_6' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 368 [2/2] (1.23ns)   --->   "%conv2_weights_load_6 = load i11 %conv2_weights_addr_6" [src/conv2.cpp:11]   --->   Operation 368 'load' 'conv2_weights_load_6' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_5 : Operation 369 [1/1] (0.38ns)   --->   "%select_ln11_9 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 369 'select' 'select_ln11_9' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 370 [1/1] (0.00ns)   --->   "%or_ln11_6 = or i11 %select_ln11_9, i11 7" [src/conv2.cpp:11]   --->   Operation 370 'or' 'or_ln11_6' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln33_24 = zext i11 %or_ln11_6" [src/conv2.cpp:33]   --->   Operation 371 'zext' 'zext_ln33_24' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 372 [1/1] (0.00ns)   --->   "%conv2_weights_addr_7 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_24" [src/conv2.cpp:33]   --->   Operation 372 'getelementptr' 'conv2_weights_addr_7' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 373 [2/2] (1.23ns)   --->   "%conv2_weights_load_7 = load i11 %conv2_weights_addr_7" [src/conv2.cpp:11]   --->   Operation 373 'load' 'conv2_weights_load_7' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_5 : Operation 374 [3/4] (5.62ns)   --->   "%x_assign_2_mid1 = sitodp i32 %out_feat_y_cast10_mid1" [src/conv2.cpp:13]   --->   Operation 374 'sitodp' 'x_assign_2_mid1' <Predicate = (!icmp_ln11 & and_ln11)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 375 [2/4] (5.62ns)   --->   "%x_assign = sitodp i32 %out_feat_x_cast11" [src/conv2.cpp:13]   --->   Operation 375 'sitodp' 'x_assign' <Predicate = (!icmp_ln11)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.72>
ST_6 : Operation 376 [1/1] (0.00ns)   --->   "%data_18 = bitcast i64 %x_assign_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv2.cpp:31]   --->   Operation 376 'bitcast' 'data_18' <Predicate = (!icmp_ln13 & !and_ln11)> <Delay = 0.00>
ST_6 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node data_24)   --->   "%x_fp_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_18, i32 63" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:489->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv2.cpp:31]   --->   Operation 377 'bitselect' 'x_fp_sign' <Predicate = (!icmp_ln13 & !and_ln11)> <Delay = 0.00>
ST_6 : Operation 378 [1/1] (0.00ns)   --->   "%x_fp_exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_18, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv2.cpp:31]   --->   Operation 378 'partselect' 'x_fp_exp' <Predicate = (!icmp_ln13 & !and_ln11)> <Delay = 0.00>
ST_6 : Operation 379 [1/1] (0.00ns)   --->   "%x_fp_sig = trunc i64 %data_18" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:491->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv2.cpp:31]   --->   Operation 379 'trunc' 'x_fp_sig' <Predicate = (!icmp_ln13 & !and_ln11)> <Delay = 0.00>
ST_6 : Operation 380 [1/1] (0.79ns)   --->   "%icmp_ln25 = icmp_eq  i11 %x_fp_exp, i11 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv2.cpp:31]   --->   Operation 380 'icmp' 'icmp_ln25' <Predicate = (!icmp_ln13 & !and_ln11)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 381 [1/1] (1.10ns)   --->   "%icmp_ln25_3 = icmp_eq  i52 %x_fp_sig, i52 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv2.cpp:31]   --->   Operation 381 'icmp' 'icmp_ln25_3' <Predicate = (!icmp_ln13 & !and_ln11)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node data_24)   --->   "%and_ln25 = and i1 %icmp_ln25, i1 %icmp_ln25_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv2.cpp:31]   --->   Operation 382 'and' 'and_ln25' <Predicate = (!icmp_ln13 & !and_ln11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 383 [1/1] (0.79ns)   --->   "%icmp_ln18 = icmp_eq  i11 %x_fp_exp, i11 2047" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv2.cpp:31]   --->   Operation 383 'icmp' 'icmp_ln18' <Predicate = (!icmp_ln13 & !and_ln11)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node data_24)   --->   "%xor_ln18 = xor i1 %icmp_ln25_3, i1 1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv2.cpp:31]   --->   Operation 384 'xor' 'xor_ln18' <Predicate = (!icmp_ln13 & !and_ln11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node data_24)   --->   "%and_ln18 = and i1 %icmp_ln18, i1 %xor_ln18" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv2.cpp:31]   --->   Operation 385 'and' 'and_ln18' <Predicate = (!icmp_ln13 & !and_ln11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node data_24)   --->   "%or_ln18 = or i1 %and_ln25, i1 %and_ln18" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv2.cpp:31]   --->   Operation 386 'or' 'or_ln18' <Predicate = (!icmp_ln13 & !and_ln11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node data_24)   --->   "%or_ln488 = or i1 %or_ln18, i1 %x_fp_sign" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv2.cpp:31]   --->   Operation 387 'or' 'or_ln488' <Predicate = (!icmp_ln13 & !and_ln11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 388 [1/1] (0.42ns) (out node of the LUT)   --->   "%data_24 = select i1 %or_ln488, i64 0, i64 %data_18" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv2.cpp:31]   --->   Operation 388 'select' 'data_24' <Predicate = (!icmp_ln13 & !and_ln11)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 389 [1/1] (0.00ns)   --->   "%x_fp_exp_12 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_24, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv2.cpp:31]   --->   Operation 389 'partselect' 'x_fp_exp_12' <Predicate = (!icmp_ln13 & !and_ln11)> <Delay = 0.00>
ST_6 : Operation 390 [1/1] (0.00ns)   --->   "%x_fp_sig_12 = trunc i64 %data_24" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:491->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv2.cpp:31]   --->   Operation 390 'trunc' 'x_fp_sig_12' <Predicate = (!icmp_ln13 & !and_ln11)> <Delay = 0.00>
ST_6 : Operation 391 [1/1] (0.79ns)   --->   "%icmp_ln18_8 = icmp_eq  i11 %x_fp_exp_12, i11 2047" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv2.cpp:31]   --->   Operation 391 'icmp' 'icmp_ln18_8' <Predicate = (!icmp_ln13 & !and_ln11)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 392 [1/1] (1.10ns)   --->   "%icmp_ln18_9 = icmp_ne  i52 %x_fp_sig_12, i52 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv2.cpp:31]   --->   Operation 392 'icmp' 'icmp_ln18_9' <Predicate = (!icmp_ln13 & !and_ln11)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node data_1)   --->   "%and_ln18_1 = and i1 %icmp_ln18_8, i1 %icmp_ln18_9" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv2.cpp:31]   --->   Operation 393 'and' 'and_ln18_1' <Predicate = (!icmp_ln13 & !and_ln11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 394 [1/1] (1.08ns)   --->   "%ymaggreater_12 = icmp_slt  i64 %data_24, i64 4643140847074803712" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:38->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv2.cpp:31]   --->   Operation 394 'icmp' 'ymaggreater_12' <Predicate = (!icmp_ln13 & !and_ln11)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node data_1)   --->   "%empty = select i1 %ymaggreater_12, i64 %data_24, i64 4643140847074803712" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:38->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv2.cpp:31]   --->   Operation 395 'select' 'empty' <Predicate = (!icmp_ln13 & !and_ln11)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 396 [1/1] (0.42ns) (out node of the LUT)   --->   "%data_1 = select i1 %and_ln18_1, i64 4643140847074803712, i64 %empty" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv2.cpp:31]   --->   Operation 396 'select' 'data_1' <Predicate = (!icmp_ln13 & !and_ln11)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 397 [1/1] (0.00ns)   --->   "%xs_sign_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_1, i32 63" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv2.cpp:31]   --->   Operation 397 'bitselect' 'xs_sign_1' <Predicate = (!icmp_ln13 & !and_ln11)> <Delay = 0.00>
ST_6 : Operation 398 [1/1] (0.00ns)   --->   "%xs_exp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_1, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:31]   --->   Operation 398 'partselect' 'xs_exp_1' <Predicate = (!icmp_ln13 & !and_ln11)> <Delay = 0.00>
ST_6 : Operation 399 [1/1] (0.00ns)   --->   "%trunc_ln534 = trunc i64 %data_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:31]   --->   Operation 399 'trunc' 'trunc_ln534' <Predicate = (!icmp_ln13 & !and_ln11)> <Delay = 0.00>
ST_6 : Operation 400 [1/1] (0.00ns)   --->   "%mantissa_1 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln534, i1 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:31]   --->   Operation 400 'bitconcatenate' 'mantissa_1' <Predicate = (!icmp_ln13 & !and_ln11)> <Delay = 0.00>
ST_6 : Operation 401 [1/1] (0.00ns)   --->   "%mantissa_4_cast_cast_cast = zext i54 %mantissa_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:31]   --->   Operation 401 'zext' 'mantissa_4_cast_cast_cast' <Predicate = (!icmp_ln13 & !and_ln11)> <Delay = 0.00>
ST_6 : Operation 402 [1/1] (0.00ns)   --->   "%xs_exp_1_cast = zext i11 %xs_exp_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:31]   --->   Operation 402 'zext' 'xs_exp_1_cast' <Predicate = (!icmp_ln13 & !and_ln11)> <Delay = 0.00>
ST_6 : Operation 403 [1/1] (0.79ns)   --->   "%sub_i_i_i_i_i_i32 = add i12 %xs_exp_1_cast, i12 3073" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:31]   --->   Operation 403 'add' 'sub_i_i_i_i_i_i32' <Predicate = (!icmp_ln13 & !and_ln11)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %sub_i_i_i_i_i_i32, i32 11" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:31]   --->   Operation 404 'bitselect' 'tmp_29' <Predicate = (!icmp_ln13 & !and_ln11)> <Delay = 0.00>
ST_6 : Operation 405 [1/1] (0.79ns)   --->   "%sub_i43_i_i_i36 = sub i11 1023, i11 %xs_exp_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:31]   --->   Operation 405 'sub' 'sub_i43_i_i_i36' <Predicate = (!icmp_ln13 & !and_ln11)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 406 [1/1] (0.00ns)   --->   "%sub_i43_i_i_i36_cast = sext i11 %sub_i43_i_i_i36" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:31]   --->   Operation 406 'sext' 'sub_i43_i_i_i36_cast' <Predicate = (!icmp_ln13 & !and_ln11)> <Delay = 0.00>
ST_6 : Operation 407 [1/1] (0.37ns)   --->   "%cond_i_i_i_i37 = select i1 %tmp_29, i12 %sub_i43_i_i_i36_cast, i12 %sub_i_i_i_i_i_i32" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:31]   --->   Operation 407 'select' 'cond_i_i_i_i37' <Predicate = (!icmp_ln13 & !and_ln11)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 408 [1/1] (0.00ns)   --->   "%sh_prom_i18_i_i_i_i38_cast_cast_cast = sext i12 %cond_i_i_i_i37" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:31]   --->   Operation 408 'sext' 'sh_prom_i18_i_i_i_i38_cast_cast_cast' <Predicate = (!icmp_ln13 & !and_ln11)> <Delay = 0.00>
ST_6 : Operation 409 [1/1] (0.00ns)   --->   "%sh_prom_i18_i_i_i_i38_cast_cast_cast_cast = zext i32 %sh_prom_i18_i_i_i_i38_cast_cast_cast" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:31]   --->   Operation 409 'zext' 'sh_prom_i18_i_i_i_i38_cast_cast_cast_cast' <Predicate = (!icmp_ln13 & !and_ln11)> <Delay = 0.00>
ST_6 : Operation 410 [1/1] (1.50ns)   --->   "%shr_i_i_i_i_i39 = lshr i137 %mantissa_4_cast_cast_cast, i137 %sh_prom_i18_i_i_i_i38_cast_cast_cast_cast" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:31]   --->   Operation 410 'lshr' 'shr_i_i_i_i_i39' <Predicate = (!icmp_ln13 & !and_ln11)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 411 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %shr_i_i_i_i_i39, i32 53" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:31]   --->   Operation 411 'bitselect' 'tmp_30' <Predicate = (!icmp_ln13 & !and_ln11)> <Delay = 0.00>
ST_6 : Operation 412 [1/2] (1.23ns)   --->   "%conv2_weights_load_6 = load i11 %conv2_weights_addr_6" [src/conv2.cpp:11]   --->   Operation 412 'load' 'conv2_weights_load_6' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_6 : Operation 413 [1/2] (1.23ns)   --->   "%conv2_weights_load_7 = load i11 %conv2_weights_addr_7" [src/conv2.cpp:11]   --->   Operation 413 'load' 'conv2_weights_load_7' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_6 : Operation 414 [1/1] (0.38ns)   --->   "%select_ln11_10 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 414 'select' 'select_ln11_10' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 415 [1/1] (0.00ns)   --->   "%or_ln11_7 = or i11 %select_ln11_10, i11 8" [src/conv2.cpp:11]   --->   Operation 415 'or' 'or_ln11_7' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln33_25 = zext i11 %or_ln11_7" [src/conv2.cpp:33]   --->   Operation 416 'zext' 'zext_ln33_25' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 417 [1/1] (0.00ns)   --->   "%conv2_weights_addr_8 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_25" [src/conv2.cpp:33]   --->   Operation 417 'getelementptr' 'conv2_weights_addr_8' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 418 [2/2] (1.23ns)   --->   "%conv2_weights_load_8 = load i11 %conv2_weights_addr_8" [src/conv2.cpp:11]   --->   Operation 418 'load' 'conv2_weights_load_8' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_6 : Operation 419 [1/1] (0.38ns)   --->   "%select_ln11_11 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 419 'select' 'select_ln11_11' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 420 [1/1] (0.00ns)   --->   "%or_ln11_8 = or i11 %select_ln11_11, i11 9" [src/conv2.cpp:11]   --->   Operation 420 'or' 'or_ln11_8' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 421 [1/1] (0.00ns)   --->   "%zext_ln33_26 = zext i11 %or_ln11_8" [src/conv2.cpp:33]   --->   Operation 421 'zext' 'zext_ln33_26' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 422 [1/1] (0.00ns)   --->   "%conv2_weights_addr_9 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_26" [src/conv2.cpp:33]   --->   Operation 422 'getelementptr' 'conv2_weights_addr_9' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 423 [2/2] (1.23ns)   --->   "%conv2_weights_load_9 = load i11 %conv2_weights_addr_9" [src/conv2.cpp:11]   --->   Operation 423 'load' 'conv2_weights_load_9' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_6 : Operation 424 [2/4] (5.62ns)   --->   "%x_assign_2_mid1 = sitodp i32 %out_feat_y_cast10_mid1" [src/conv2.cpp:13]   --->   Operation 424 'sitodp' 'x_assign_2_mid1' <Predicate = (!icmp_ln11 & and_ln11)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 425 [1/4] (5.62ns)   --->   "%x_assign = sitodp i32 %out_feat_x_cast11" [src/conv2.cpp:13]   --->   Operation 425 'sitodp' 'x_assign' <Predicate = (!icmp_ln11)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.62>
ST_7 : Operation 426 [1/1] (1.50ns)   --->   "%shl_i_i_i_i_i40 = shl i137 %mantissa_4_cast_cast_cast, i137 %sh_prom_i18_i_i_i_i38_cast_cast_cast_cast" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:31]   --->   Operation 426 'shl' 'shl_i_i_i_i_i40' <Predicate = (!tmp_29 & !icmp_ln13 & !and_ln11)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 427 [1/1] (0.00ns)   --->   "%tmp_83_cast = zext i1 %tmp_30" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:31]   --->   Operation 427 'zext' 'tmp_83_cast' <Predicate = (tmp_29 & !icmp_ln13 & !and_ln11)> <Delay = 0.00>
ST_7 : Operation 428 [1/1] (0.00ns)   --->   "%tmp_s = partselect i14 @_ssdm_op_PartSelect.i14.i137.i32.i32, i137 %shl_i_i_i_i_i40, i32 53, i32 66" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:31]   --->   Operation 428 'partselect' 'tmp_s' <Predicate = (!tmp_29 & !icmp_ln13 & !and_ln11)> <Delay = 0.00>
ST_7 : Operation 429 [1/1] (0.23ns)   --->   "%val_1 = select i1 %tmp_29, i14 %tmp_83_cast, i14 %tmp_s" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:31]   --->   Operation 429 'select' 'val_1' <Predicate = (!icmp_ln13 & !and_ln11)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 430 [1/1] (0.83ns)   --->   "%result_6 = sub i14 0, i14 %val_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:31]   --->   Operation 430 'sub' 'result_6' <Predicate = (xs_sign_1 & !icmp_ln13 & !and_ln11)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 431 [1/1] (0.23ns)   --->   "%result_8 = select i1 %xs_sign_1, i14 %result_6, i14 %val_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv2.cpp:31]   --->   Operation 431 'select' 'result_8' <Predicate = (!icmp_ln13 & !and_ln11)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 432 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 432 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 433 [1/2] (1.23ns)   --->   "%conv2_weights_load_8 = load i11 %conv2_weights_addr_8" [src/conv2.cpp:11]   --->   Operation 433 'load' 'conv2_weights_load_8' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_7 : Operation 434 [1/2] (1.23ns)   --->   "%conv2_weights_load_9 = load i11 %conv2_weights_addr_9" [src/conv2.cpp:11]   --->   Operation 434 'load' 'conv2_weights_load_9' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_7 : Operation 435 [1/1] (0.38ns)   --->   "%select_ln11_12 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 435 'select' 'select_ln11_12' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 436 [1/1] (0.00ns)   --->   "%or_ln11_9 = or i11 %select_ln11_12, i11 10" [src/conv2.cpp:11]   --->   Operation 436 'or' 'or_ln11_9' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 437 [1/1] (0.00ns)   --->   "%zext_ln33_27 = zext i11 %or_ln11_9" [src/conv2.cpp:33]   --->   Operation 437 'zext' 'zext_ln33_27' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 438 [1/1] (0.00ns)   --->   "%conv2_weights_addr_10 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_27" [src/conv2.cpp:33]   --->   Operation 438 'getelementptr' 'conv2_weights_addr_10' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 439 [2/2] (1.23ns)   --->   "%conv2_weights_load_10 = load i11 %conv2_weights_addr_10" [src/conv2.cpp:11]   --->   Operation 439 'load' 'conv2_weights_load_10' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_7 : Operation 440 [1/1] (0.38ns)   --->   "%select_ln11_13 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 440 'select' 'select_ln11_13' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 441 [1/1] (0.00ns)   --->   "%or_ln11_10 = or i11 %select_ln11_13, i11 11" [src/conv2.cpp:11]   --->   Operation 441 'or' 'or_ln11_10' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 442 [1/1] (0.00ns)   --->   "%zext_ln33_28 = zext i11 %or_ln11_10" [src/conv2.cpp:33]   --->   Operation 442 'zext' 'zext_ln33_28' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 443 [1/1] (0.00ns)   --->   "%conv2_weights_addr_11 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_28" [src/conv2.cpp:33]   --->   Operation 443 'getelementptr' 'conv2_weights_addr_11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 444 [2/2] (1.23ns)   --->   "%conv2_weights_load_11 = load i11 %conv2_weights_addr_11" [src/conv2.cpp:11]   --->   Operation 444 'load' 'conv2_weights_load_11' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_7 : Operation 445 [1/4] (5.62ns)   --->   "%x_assign_2_mid1 = sitodp i32 %out_feat_y_cast10_mid1" [src/conv2.cpp:13]   --->   Operation 445 'sitodp' 'x_assign_2_mid1' <Predicate = (!icmp_ln11 & and_ln11)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.72>
ST_8 : Operation 446 [1/2] (1.23ns)   --->   "%conv2_weights_load_10 = load i11 %conv2_weights_addr_10" [src/conv2.cpp:11]   --->   Operation 446 'load' 'conv2_weights_load_10' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_8 : Operation 447 [1/2] (1.23ns)   --->   "%conv2_weights_load_11 = load i11 %conv2_weights_addr_11" [src/conv2.cpp:11]   --->   Operation 447 'load' 'conv2_weights_load_11' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_8 : Operation 448 [1/1] (0.38ns)   --->   "%select_ln11_14 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 448 'select' 'select_ln11_14' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 449 [1/1] (0.00ns)   --->   "%or_ln11_11 = or i11 %select_ln11_14, i11 12" [src/conv2.cpp:11]   --->   Operation 449 'or' 'or_ln11_11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 450 [1/1] (0.00ns)   --->   "%zext_ln33_29 = zext i11 %or_ln11_11" [src/conv2.cpp:33]   --->   Operation 450 'zext' 'zext_ln33_29' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 451 [1/1] (0.00ns)   --->   "%conv2_weights_addr_12 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_29" [src/conv2.cpp:33]   --->   Operation 451 'getelementptr' 'conv2_weights_addr_12' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 452 [2/2] (1.23ns)   --->   "%conv2_weights_load_12 = load i11 %conv2_weights_addr_12" [src/conv2.cpp:11]   --->   Operation 452 'load' 'conv2_weights_load_12' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_8 : Operation 453 [1/1] (0.38ns)   --->   "%select_ln11_15 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 453 'select' 'select_ln11_15' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 454 [1/1] (0.00ns)   --->   "%or_ln11_12 = or i11 %select_ln11_15, i11 13" [src/conv2.cpp:11]   --->   Operation 454 'or' 'or_ln11_12' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 455 [1/1] (0.00ns)   --->   "%zext_ln33_30 = zext i11 %or_ln11_12" [src/conv2.cpp:33]   --->   Operation 455 'zext' 'zext_ln33_30' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 456 [1/1] (0.00ns)   --->   "%conv2_weights_addr_13 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_30" [src/conv2.cpp:33]   --->   Operation 456 'getelementptr' 'conv2_weights_addr_13' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 457 [2/2] (1.23ns)   --->   "%conv2_weights_load_13 = load i11 %conv2_weights_addr_13" [src/conv2.cpp:11]   --->   Operation 457 'load' 'conv2_weights_load_13' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_8 : Operation 458 [1/1] (0.00ns)   --->   "%data_21 = bitcast i64 %x_assign" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv2.cpp:32]   --->   Operation 458 'bitcast' 'data_21' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node data_25)   --->   "%x_fp_sign_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_21, i32 63" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:489->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv2.cpp:32]   --->   Operation 459 'bitselect' 'x_fp_sign_6' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 460 [1/1] (0.00ns)   --->   "%x_fp_exp_13 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_21, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv2.cpp:32]   --->   Operation 460 'partselect' 'x_fp_exp_13' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 461 [1/1] (0.00ns)   --->   "%x_fp_sig_13 = trunc i64 %data_21" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:491->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv2.cpp:32]   --->   Operation 461 'trunc' 'x_fp_sig_13' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 462 [1/1] (0.79ns)   --->   "%icmp_ln25_4 = icmp_eq  i11 %x_fp_exp_13, i11 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv2.cpp:32]   --->   Operation 462 'icmp' 'icmp_ln25_4' <Predicate = (!icmp_ln11)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 463 [1/1] (1.10ns)   --->   "%icmp_ln25_5 = icmp_eq  i52 %x_fp_sig_13, i52 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv2.cpp:32]   --->   Operation 463 'icmp' 'icmp_ln25_5' <Predicate = (!icmp_ln11)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node data_25)   --->   "%and_ln25_1 = and i1 %icmp_ln25_4, i1 %icmp_ln25_5" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv2.cpp:32]   --->   Operation 464 'and' 'and_ln25_1' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 465 [1/1] (0.79ns)   --->   "%icmp_ln18_10 = icmp_eq  i11 %x_fp_exp_13, i11 2047" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv2.cpp:32]   --->   Operation 465 'icmp' 'icmp_ln18_10' <Predicate = (!icmp_ln11)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node data_25)   --->   "%xor_ln18_1 = xor i1 %icmp_ln25_5, i1 1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv2.cpp:32]   --->   Operation 466 'xor' 'xor_ln18_1' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node data_25)   --->   "%and_ln18_2 = and i1 %icmp_ln18_10, i1 %xor_ln18_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv2.cpp:32]   --->   Operation 467 'and' 'and_ln18_2' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node data_25)   --->   "%or_ln18_13 = or i1 %and_ln25_1, i1 %and_ln18_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv2.cpp:32]   --->   Operation 468 'or' 'or_ln18_13' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node data_25)   --->   "%or_ln488_1 = or i1 %or_ln18_13, i1 %x_fp_sign_6" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv2.cpp:32]   --->   Operation 469 'or' 'or_ln488_1' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 470 [1/1] (0.42ns) (out node of the LUT)   --->   "%data_25 = select i1 %or_ln488_1, i64 0, i64 %data_21" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv2.cpp:32]   --->   Operation 470 'select' 'data_25' <Predicate = (!icmp_ln11)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 471 [1/1] (0.00ns)   --->   "%x_fp_exp_14 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_25, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv2.cpp:32]   --->   Operation 471 'partselect' 'x_fp_exp_14' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 472 [1/1] (0.00ns)   --->   "%x_fp_sig_14 = trunc i64 %data_25" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:491->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv2.cpp:32]   --->   Operation 472 'trunc' 'x_fp_sig_14' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 473 [1/1] (0.79ns)   --->   "%icmp_ln18_11 = icmp_eq  i11 %x_fp_exp_14, i11 2047" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv2.cpp:32]   --->   Operation 473 'icmp' 'icmp_ln18_11' <Predicate = (!icmp_ln11)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 474 [1/1] (1.10ns)   --->   "%icmp_ln18_12 = icmp_ne  i52 %x_fp_sig_14, i52 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv2.cpp:32]   --->   Operation 474 'icmp' 'icmp_ln18_12' <Predicate = (!icmp_ln11)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node data)   --->   "%and_ln18_3 = and i1 %icmp_ln18_11, i1 %icmp_ln18_12" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv2.cpp:32]   --->   Operation 475 'and' 'and_ln18_3' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 476 [1/1] (1.08ns)   --->   "%ymaggreater_14 = icmp_slt  i64 %data_25, i64 4643140847074803712" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:38->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv2.cpp:32]   --->   Operation 476 'icmp' 'ymaggreater_14' <Predicate = (!icmp_ln11)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node data)   --->   "%empty_16 = select i1 %ymaggreater_14, i64 %data_25, i64 4643140847074803712" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:38->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv2.cpp:32]   --->   Operation 477 'select' 'empty_16' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 478 [1/1] (0.42ns) (out node of the LUT)   --->   "%data = select i1 %and_ln18_3, i64 4643140847074803712, i64 %empty_16" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv2.cpp:32]   --->   Operation 478 'select' 'data' <Predicate = (!icmp_ln11)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 479 [1/1] (0.00ns)   --->   "%xs_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data, i32 63" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv2.cpp:32]   --->   Operation 479 'bitselect' 'xs_sign' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 480 [1/1] (0.00ns)   --->   "%xs_exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:32]   --->   Operation 480 'partselect' 'xs_exp' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 481 [1/1] (0.00ns)   --->   "%trunc_ln534_7 = trunc i64 %data" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:32]   --->   Operation 481 'trunc' 'trunc_ln534_7' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 482 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln534_7, i1 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:32]   --->   Operation 482 'bitconcatenate' 'mantissa' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 483 [1/1] (0.00ns)   --->   "%mantissa_2_cast_cast_cast = zext i54 %mantissa" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:32]   --->   Operation 483 'zext' 'mantissa_2_cast_cast_cast' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 484 [1/1] (0.00ns)   --->   "%xs_exp_cast = zext i11 %xs_exp" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:32]   --->   Operation 484 'zext' 'xs_exp_cast' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 485 [1/1] (0.79ns)   --->   "%sub_i_i_i_i_i_i = add i12 %xs_exp_cast, i12 3073" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:32]   --->   Operation 485 'add' 'sub_i_i_i_i_i_i' <Predicate = (!icmp_ln11)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %sub_i_i_i_i_i_i, i32 11" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:32]   --->   Operation 486 'bitselect' 'tmp_37' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 487 [1/1] (0.79ns)   --->   "%sub_i43_i_i_i = sub i11 1023, i11 %xs_exp" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:32]   --->   Operation 487 'sub' 'sub_i43_i_i_i' <Predicate = (!icmp_ln11)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 488 [1/1] (0.00ns)   --->   "%sub_i43_i_i_i_cast = sext i11 %sub_i43_i_i_i" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:32]   --->   Operation 488 'sext' 'sub_i43_i_i_i_cast' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 489 [1/1] (0.37ns)   --->   "%cond_i_i_i_i = select i1 %tmp_37, i12 %sub_i43_i_i_i_cast, i12 %sub_i_i_i_i_i_i" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:32]   --->   Operation 489 'select' 'cond_i_i_i_i' <Predicate = (!icmp_ln11)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 490 [1/1] (0.00ns)   --->   "%sh_prom_i18_i_i_i_i_cast_cast_cast = sext i12 %cond_i_i_i_i" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:32]   --->   Operation 490 'sext' 'sh_prom_i18_i_i_i_i_cast_cast_cast' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 491 [1/1] (0.00ns)   --->   "%sh_prom_i18_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i18_i_i_i_i_cast_cast_cast" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:32]   --->   Operation 491 'zext' 'sh_prom_i18_i_i_i_i_cast_cast_cast_cast' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 492 [1/1] (1.50ns)   --->   "%shr_i_i_i_i_i = lshr i137 %mantissa_2_cast_cast_cast, i137 %sh_prom_i18_i_i_i_i_cast_cast_cast_cast" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:32]   --->   Operation 492 'lshr' 'shr_i_i_i_i_i' <Predicate = (!icmp_ln11)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 493 [1/1] (0.00ns)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %shr_i_i_i_i_i, i32 53" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:32]   --->   Operation 493 'bitselect' 'tmp_38' <Predicate = (!icmp_ln11)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.10>
ST_9 : Operation 494 [1/2] (1.23ns)   --->   "%conv2_weights_load_12 = load i11 %conv2_weights_addr_12" [src/conv2.cpp:11]   --->   Operation 494 'load' 'conv2_weights_load_12' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_9 : Operation 495 [1/2] (1.23ns)   --->   "%conv2_weights_load_13 = load i11 %conv2_weights_addr_13" [src/conv2.cpp:11]   --->   Operation 495 'load' 'conv2_weights_load_13' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_9 : Operation 496 [1/1] (0.38ns)   --->   "%select_ln11_16 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 496 'select' 'select_ln11_16' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 497 [1/1] (0.00ns)   --->   "%or_ln11_13 = or i11 %select_ln11_16, i11 14" [src/conv2.cpp:11]   --->   Operation 497 'or' 'or_ln11_13' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 498 [1/1] (0.00ns)   --->   "%zext_ln33_31 = zext i11 %or_ln11_13" [src/conv2.cpp:33]   --->   Operation 498 'zext' 'zext_ln33_31' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 499 [1/1] (0.00ns)   --->   "%conv2_weights_addr_14 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_31" [src/conv2.cpp:33]   --->   Operation 499 'getelementptr' 'conv2_weights_addr_14' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 500 [2/2] (1.23ns)   --->   "%conv2_weights_load_14 = load i11 %conv2_weights_addr_14" [src/conv2.cpp:11]   --->   Operation 500 'load' 'conv2_weights_load_14' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_9 : Operation 501 [1/1] (0.38ns)   --->   "%select_ln11_17 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 501 'select' 'select_ln11_17' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 502 [1/1] (0.00ns)   --->   "%or_ln11_14 = or i11 %select_ln11_17, i11 15" [src/conv2.cpp:11]   --->   Operation 502 'or' 'or_ln11_14' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 503 [1/1] (0.00ns)   --->   "%zext_ln33_32 = zext i11 %or_ln11_14" [src/conv2.cpp:33]   --->   Operation 503 'zext' 'zext_ln33_32' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 504 [1/1] (0.00ns)   --->   "%conv2_weights_addr_15 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_32" [src/conv2.cpp:33]   --->   Operation 504 'getelementptr' 'conv2_weights_addr_15' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 505 [2/2] (1.23ns)   --->   "%conv2_weights_load_15 = load i11 %conv2_weights_addr_15" [src/conv2.cpp:11]   --->   Operation 505 'load' 'conv2_weights_load_15' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_9 : Operation 506 [1/1] (1.50ns)   --->   "%shl_i_i_i_i_i = shl i137 %mantissa_2_cast_cast_cast, i137 %sh_prom_i18_i_i_i_i_cast_cast_cast_cast" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:32]   --->   Operation 506 'shl' 'shl_i_i_i_i_i' <Predicate = (!icmp_ln11 & !tmp_37)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 507 [1/1] (0.00ns)   --->   "%tmp_154_cast = zext i1 %tmp_38" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:32]   --->   Operation 507 'zext' 'tmp_154_cast' <Predicate = (!icmp_ln11 & tmp_37)> <Delay = 0.00>
ST_9 : Operation 508 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i22 @_ssdm_op_PartSelect.i22.i137.i32.i32, i137 %shl_i_i_i_i_i, i32 53, i32 74" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:32]   --->   Operation 508 'partselect' 'tmp_14' <Predicate = (!icmp_ln11 & !tmp_37)> <Delay = 0.00>
ST_9 : Operation 509 [1/1] (0.34ns)   --->   "%val = select i1 %tmp_37, i22 %tmp_154_cast, i22 %tmp_14" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:32]   --->   Operation 509 'select' 'val' <Predicate = (!icmp_ln11)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 510 [1/1] (0.91ns)   --->   "%result_3 = sub i22 0, i22 %val" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:32]   --->   Operation 510 'sub' 'result_3' <Predicate = (!icmp_ln11 & xs_sign)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 511 [1/1] (0.34ns)   --->   "%result = select i1 %xs_sign, i22 %result_3, i22 %val" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv2.cpp:32]   --->   Operation 511 'select' 'result' <Predicate = (!icmp_ln11)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.72>
ST_10 : Operation 512 [1/2] (1.23ns)   --->   "%conv2_weights_load_14 = load i11 %conv2_weights_addr_14" [src/conv2.cpp:11]   --->   Operation 512 'load' 'conv2_weights_load_14' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_10 : Operation 513 [1/2] (1.23ns)   --->   "%conv2_weights_load_15 = load i11 %conv2_weights_addr_15" [src/conv2.cpp:11]   --->   Operation 513 'load' 'conv2_weights_load_15' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_10 : Operation 514 [1/1] (0.38ns)   --->   "%select_ln11_18 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 514 'select' 'select_ln11_18' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 515 [1/1] (0.00ns)   --->   "%or_ln11_15 = or i11 %select_ln11_18, i11 16" [src/conv2.cpp:11]   --->   Operation 515 'or' 'or_ln11_15' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 516 [1/1] (0.00ns)   --->   "%zext_ln33_33 = zext i11 %or_ln11_15" [src/conv2.cpp:33]   --->   Operation 516 'zext' 'zext_ln33_33' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 517 [1/1] (0.00ns)   --->   "%conv2_weights_addr_16 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_33" [src/conv2.cpp:33]   --->   Operation 517 'getelementptr' 'conv2_weights_addr_16' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 518 [2/2] (1.23ns)   --->   "%conv2_weights_load_16 = load i11 %conv2_weights_addr_16" [src/conv2.cpp:11]   --->   Operation 518 'load' 'conv2_weights_load_16' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_10 : Operation 519 [1/1] (0.38ns)   --->   "%select_ln11_19 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 519 'select' 'select_ln11_19' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 520 [1/1] (0.00ns)   --->   "%or_ln11_16 = or i11 %select_ln11_19, i11 17" [src/conv2.cpp:11]   --->   Operation 520 'or' 'or_ln11_16' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 521 [1/1] (0.00ns)   --->   "%zext_ln33_34 = zext i11 %or_ln11_16" [src/conv2.cpp:33]   --->   Operation 521 'zext' 'zext_ln33_34' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 522 [1/1] (0.00ns)   --->   "%conv2_weights_addr_17 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_34" [src/conv2.cpp:33]   --->   Operation 522 'getelementptr' 'conv2_weights_addr_17' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 523 [2/2] (1.23ns)   --->   "%conv2_weights_load_17 = load i11 %conv2_weights_addr_17" [src/conv2.cpp:11]   --->   Operation 523 'load' 'conv2_weights_load_17' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_10 : Operation 524 [1/1] (0.00ns)   --->   "%bitcast_ln488 = bitcast i64 %x_assign_2_mid1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv2.cpp:31]   --->   Operation 524 'bitcast' 'bitcast_ln488' <Predicate = (!icmp_ln11 & and_ln11)> <Delay = 0.00>
ST_10 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node select_ln488)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln488, i32 63" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:489->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv2.cpp:31]   --->   Operation 525 'bitselect' 'tmp_31' <Predicate = (!icmp_ln11 & and_ln11)> <Delay = 0.00>
ST_10 : Operation 526 [1/1] (0.00ns)   --->   "%x_fp_exp_mid = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln488, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv2.cpp:31]   --->   Operation 526 'partselect' 'x_fp_exp_mid' <Predicate = (!icmp_ln11 & and_ln11)> <Delay = 0.00>
ST_10 : Operation 527 [1/1] (0.00ns)   --->   "%trunc_ln491 = trunc i64 %bitcast_ln488" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:491->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv2.cpp:31]   --->   Operation 527 'trunc' 'trunc_ln491' <Predicate = (!icmp_ln11 & and_ln11)> <Delay = 0.00>
ST_10 : Operation 528 [1/1] (0.79ns)   --->   "%icmp_ln25_13 = icmp_eq  i11 %x_fp_exp_mid, i11 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv2.cpp:31]   --->   Operation 528 'icmp' 'icmp_ln25_13' <Predicate = (!icmp_ln11 & and_ln11)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 529 [1/1] (1.10ns)   --->   "%icmp_ln25_14 = icmp_eq  i52 %trunc_ln491, i52 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv2.cpp:31]   --->   Operation 529 'icmp' 'icmp_ln25_14' <Predicate = (!icmp_ln11 & and_ln11)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node select_ln488)   --->   "%and_ln25_6 = and i1 %icmp_ln25_13, i1 %icmp_ln25_14" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv2.cpp:31]   --->   Operation 530 'and' 'and_ln25_6' <Predicate = (!icmp_ln11 & and_ln11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 531 [1/1] (0.79ns)   --->   "%icmp_ln18_19 = icmp_eq  i11 %x_fp_exp_mid, i11 2047" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv2.cpp:31]   --->   Operation 531 'icmp' 'icmp_ln18_19' <Predicate = (!icmp_ln11 & and_ln11)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node select_ln488)   --->   "%xor_ln18_6 = xor i1 %icmp_ln25_14, i1 1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv2.cpp:31]   --->   Operation 532 'xor' 'xor_ln18_6' <Predicate = (!icmp_ln11 & and_ln11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node select_ln488)   --->   "%and_ln18_12 = and i1 %icmp_ln18_19, i1 %xor_ln18_6" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv2.cpp:31]   --->   Operation 533 'and' 'and_ln18_12' <Predicate = (!icmp_ln11 & and_ln11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node select_ln488)   --->   "%or_ln18_14 = or i1 %and_ln25_6, i1 %and_ln18_12" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv2.cpp:31]   --->   Operation 534 'or' 'or_ln18_14' <Predicate = (!icmp_ln11 & and_ln11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node select_ln488)   --->   "%or_ln488_2 = or i1 %or_ln18_14, i1 %tmp_31" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv2.cpp:31]   --->   Operation 535 'or' 'or_ln488_2' <Predicate = (!icmp_ln11 & and_ln11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 536 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln488 = select i1 %or_ln488_2, i64 0, i64 %bitcast_ln488" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv2.cpp:31]   --->   Operation 536 'select' 'select_ln488' <Predicate = (!icmp_ln11 & and_ln11)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 537 [1/1] (0.00ns)   --->   "%x_fp_exp_12_mid = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %select_ln488, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv2.cpp:31]   --->   Operation 537 'partselect' 'x_fp_exp_12_mid' <Predicate = (!icmp_ln11 & and_ln11)> <Delay = 0.00>
ST_10 : Operation 538 [1/1] (0.00ns)   --->   "%trunc_ln491_1 = trunc i64 %select_ln488" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:491->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv2.cpp:31]   --->   Operation 538 'trunc' 'trunc_ln491_1' <Predicate = (!icmp_ln11 & and_ln11)> <Delay = 0.00>
ST_10 : Operation 539 [1/1] (0.79ns)   --->   "%icmp_ln18_20 = icmp_eq  i11 %x_fp_exp_12_mid, i11 2047" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv2.cpp:31]   --->   Operation 539 'icmp' 'icmp_ln18_20' <Predicate = (!icmp_ln11 & and_ln11)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 540 [1/1] (1.10ns)   --->   "%icmp_ln18_21 = icmp_ne  i52 %trunc_ln491_1, i52 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv2.cpp:31]   --->   Operation 540 'icmp' 'icmp_ln18_21' <Predicate = (!icmp_ln11 & and_ln11)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node data_1_mid1)   --->   "%and_ln18_14 = and i1 %icmp_ln18_20, i1 %icmp_ln18_21" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv2.cpp:31]   --->   Operation 541 'and' 'and_ln18_14' <Predicate = (!icmp_ln11 & and_ln11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 542 [1/1] (1.08ns)   --->   "%icmp_ln38 = icmp_slt  i64 %select_ln488, i64 4643140847074803712" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:38->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv2.cpp:31]   --->   Operation 542 'icmp' 'icmp_ln38' <Predicate = (!icmp_ln11 & and_ln11)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node data_1_mid1)   --->   "%p_mid1 = select i1 %icmp_ln38, i64 %select_ln488, i64 4643140847074803712" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:38->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv2.cpp:31]   --->   Operation 543 'select' 'p_mid1' <Predicate = (!icmp_ln11 & and_ln11)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 544 [1/1] (0.42ns) (out node of the LUT)   --->   "%data_1_mid1 = select i1 %and_ln18_14, i64 4643140847074803712, i64 %p_mid1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv2.cpp:31]   --->   Operation 544 'select' 'data_1_mid1' <Predicate = (!icmp_ln11 & and_ln11)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 545 [1/1] (0.00ns)   --->   "%xs_exp_1_mid = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_1_mid1, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:31]   --->   Operation 545 'partselect' 'xs_exp_1_mid' <Predicate = (!icmp_ln11 & and_ln11)> <Delay = 0.00>
ST_10 : Operation 546 [1/1] (0.00ns)   --->   "%trunc_ln534_6 = trunc i64 %data_1_mid1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:31]   --->   Operation 546 'trunc' 'trunc_ln534_6' <Predicate = (!icmp_ln11 & and_ln11)> <Delay = 0.00>
ST_10 : Operation 547 [1/1] (0.00ns)   --->   "%mantissa_4_cast_mid1_cast = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln534_6, i1 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:31]   --->   Operation 547 'bitconcatenate' 'mantissa_4_cast_mid1_cast' <Predicate = (!icmp_ln11 & and_ln11)> <Delay = 0.00>
ST_10 : Operation 548 [1/1] (0.00ns)   --->   "%mantissa_4_cast_mid1_cast_cast = zext i54 %mantissa_4_cast_mid1_cast" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:31]   --->   Operation 548 'zext' 'mantissa_4_cast_mid1_cast_cast' <Predicate = (!icmp_ln11 & and_ln11)> <Delay = 0.00>
ST_10 : Operation 549 [1/1] (0.00ns)   --->   "%xs_exp_1_cast_mid1 = zext i11 %xs_exp_1_mid" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:31]   --->   Operation 549 'zext' 'xs_exp_1_cast_mid1' <Predicate = (!icmp_ln11 & and_ln11)> <Delay = 0.00>
ST_10 : Operation 550 [1/1] (0.79ns)   --->   "%sub_i_i_i_i_i_i32_mid1 = add i12 %xs_exp_1_cast_mid1, i12 3073" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:31]   --->   Operation 550 'add' 'sub_i_i_i_i_i_i32_mid1' <Predicate = (!icmp_ln11 & and_ln11)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 551 [1/1] (0.00ns)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %sub_i_i_i_i_i_i32_mid1, i32 11" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:31]   --->   Operation 551 'bitselect' 'tmp_33' <Predicate = (!icmp_ln11 & and_ln11)> <Delay = 0.00>
ST_10 : Operation 552 [1/1] (0.79ns)   --->   "%sub_i43_i_i_i36_mid1 = sub i11 1023, i11 %xs_exp_1_mid" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:31]   --->   Operation 552 'sub' 'sub_i43_i_i_i36_mid1' <Predicate = (!icmp_ln11 & and_ln11)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 553 [1/1] (0.00ns)   --->   "%sub_i43_i_i_i36_cast_mid1 = sext i11 %sub_i43_i_i_i36_mid1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:31]   --->   Operation 553 'sext' 'sub_i43_i_i_i36_cast_mid1' <Predicate = (!icmp_ln11 & and_ln11)> <Delay = 0.00>
ST_10 : Operation 554 [1/1] (0.37ns)   --->   "%cond_i_i_i_i37_mid1 = select i1 %tmp_33, i12 %sub_i43_i_i_i36_cast_mid1, i12 %sub_i_i_i_i_i_i32_mid1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:31]   --->   Operation 554 'select' 'cond_i_i_i_i37_mid1' <Predicate = (!icmp_ln11 & and_ln11)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 555 [1/1] (0.00ns)   --->   "%sh_prom_i18_i_i_i_i38_cast_cast_mid1_cast = sext i12 %cond_i_i_i_i37_mid1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:31]   --->   Operation 555 'sext' 'sh_prom_i18_i_i_i_i38_cast_cast_mid1_cast' <Predicate = (!icmp_ln11 & and_ln11)> <Delay = 0.00>
ST_10 : Operation 556 [1/1] (0.00ns)   --->   "%sh_prom_i18_i_i_i_i38_cast_cast_mid1_cast_cast = zext i32 %sh_prom_i18_i_i_i_i38_cast_cast_mid1_cast" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:31]   --->   Operation 556 'zext' 'sh_prom_i18_i_i_i_i38_cast_cast_mid1_cast_cast' <Predicate = (!icmp_ln11 & and_ln11)> <Delay = 0.00>
ST_10 : Operation 557 [1/1] (1.50ns)   --->   "%shr_i_i_i_i_i39_mid1 = lshr i137 %mantissa_4_cast_mid1_cast_cast, i137 %sh_prom_i18_i_i_i_i38_cast_cast_mid1_cast_cast" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:31]   --->   Operation 557 'lshr' 'shr_i_i_i_i_i39_mid1' <Predicate = (!icmp_ln11 & and_ln11)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 558 [1/1] (0.00ns)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %shr_i_i_i_i_i39_mid1, i32 53" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:31]   --->   Operation 558 'bitselect' 'tmp_34' <Predicate = (!icmp_ln11 & and_ln11)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 5.86>
ST_11 : Operation 559 [1/2] (1.23ns)   --->   "%conv2_weights_load_16 = load i11 %conv2_weights_addr_16" [src/conv2.cpp:11]   --->   Operation 559 'load' 'conv2_weights_load_16' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_11 : Operation 560 [1/2] (1.23ns)   --->   "%conv2_weights_load_17 = load i11 %conv2_weights_addr_17" [src/conv2.cpp:11]   --->   Operation 560 'load' 'conv2_weights_load_17' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_11 : Operation 561 [1/1] (0.38ns)   --->   "%select_ln11_20 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 561 'select' 'select_ln11_20' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 562 [1/1] (0.00ns)   --->   "%or_ln11_17 = or i11 %select_ln11_20, i11 18" [src/conv2.cpp:11]   --->   Operation 562 'or' 'or_ln11_17' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 563 [1/1] (0.00ns)   --->   "%zext_ln33_35 = zext i11 %or_ln11_17" [src/conv2.cpp:33]   --->   Operation 563 'zext' 'zext_ln33_35' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 564 [1/1] (0.00ns)   --->   "%conv2_weights_addr_18 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_35" [src/conv2.cpp:33]   --->   Operation 564 'getelementptr' 'conv2_weights_addr_18' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 565 [2/2] (1.23ns)   --->   "%conv2_weights_load_18 = load i11 %conv2_weights_addr_18" [src/conv2.cpp:11]   --->   Operation 565 'load' 'conv2_weights_load_18' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_11 : Operation 566 [1/1] (0.38ns)   --->   "%select_ln11_21 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 566 'select' 'select_ln11_21' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 567 [1/1] (0.00ns)   --->   "%or_ln11_18 = or i11 %select_ln11_21, i11 19" [src/conv2.cpp:11]   --->   Operation 567 'or' 'or_ln11_18' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 568 [1/1] (0.00ns)   --->   "%zext_ln33_36 = zext i11 %or_ln11_18" [src/conv2.cpp:33]   --->   Operation 568 'zext' 'zext_ln33_36' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 569 [1/1] (0.00ns)   --->   "%conv2_weights_addr_19 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_36" [src/conv2.cpp:33]   --->   Operation 569 'getelementptr' 'conv2_weights_addr_19' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 570 [2/2] (1.23ns)   --->   "%conv2_weights_load_19 = load i11 %conv2_weights_addr_19" [src/conv2.cpp:11]   --->   Operation 570 'load' 'conv2_weights_load_19' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_11 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node select_ln13_3)   --->   "%select_ln11_66 = select i1 %icmp_ln13, i14 0, i14 %result_8" [src/conv2.cpp:11]   --->   Operation 571 'select' 'select_ln11_66' <Predicate = (!icmp_ln11 & !and_ln11)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node select_ln13_3)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_1_mid1, i32 63" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv2.cpp:31]   --->   Operation 572 'bitselect' 'tmp_32' <Predicate = (!icmp_ln11 & and_ln11)> <Delay = 0.00>
ST_11 : Operation 573 [1/1] (1.50ns)   --->   "%shl_i_i_i_i_i40_mid1 = shl i137 %mantissa_4_cast_mid1_cast_cast, i137 %sh_prom_i18_i_i_i_i38_cast_cast_mid1_cast_cast" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:31]   --->   Operation 573 'shl' 'shl_i_i_i_i_i40_mid1' <Predicate = (!icmp_ln11 & !tmp_33 & and_ln11)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 574 [1/1] (0.00ns)   --->   "%tmp_151_cast = zext i1 %tmp_34" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:31]   --->   Operation 574 'zext' 'tmp_151_cast' <Predicate = (!icmp_ln11 & tmp_33 & and_ln11)> <Delay = 0.00>
ST_11 : Operation 575 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i14 @_ssdm_op_PartSelect.i14.i137.i32.i32, i137 %shl_i_i_i_i_i40_mid1, i32 53, i32 66" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:31]   --->   Operation 575 'partselect' 'tmp_12' <Predicate = (!icmp_ln11 & !tmp_33 & and_ln11)> <Delay = 0.00>
ST_11 : Operation 576 [1/1] (0.23ns)   --->   "%empty_15 = select i1 %tmp_33, i14 %tmp_151_cast, i14 %tmp_12" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:31]   --->   Operation 576 'select' 'empty_15' <Predicate = (!icmp_ln11 & and_ln11)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 577 [1/1] (0.83ns)   --->   "%result_6_mid1 = sub i14 0, i14 %empty_15" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:31]   --->   Operation 577 'sub' 'result_6_mid1' <Predicate = (!icmp_ln11 & and_ln11)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node select_ln13_3)   --->   "%result_8_mid1 = select i1 %tmp_32, i14 %result_6_mid1, i14 %empty_15" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv2.cpp:31]   --->   Operation 578 'select' 'result_8_mid1' <Predicate = (!icmp_ln11 & and_ln11)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 579 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln13_3 = select i1 %and_ln11, i14 %result_8_mid1, i14 %select_ln11_66" [src/conv2.cpp:13]   --->   Operation 579 'select' 'select_ln13_3' <Predicate = (!icmp_ln11)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 580 [1/1] (0.00ns)   --->   "%zext_ln33_81 = zext i14 %select_ln13_3" [src/conv2.cpp:33]   --->   Operation 580 'zext' 'zext_ln33_81' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 581 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %select_ln13_3, i8 0" [src/conv2.cpp:33]   --->   Operation 581 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 582 [1/1] (0.91ns)   --->   "%sub_ln33 = sub i22 %tmp_13, i22 %zext_ln33_81" [src/conv2.cpp:33]   --->   Operation 582 'sub' 'sub_ln33' <Predicate = (!icmp_ln11)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 583 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33 = add i22 %sub_ln33, i22 65025" [src/conv2.cpp:33]   --->   Operation 583 'add' 'add_ln33' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 584 [1/1] (0.91ns)   --->   "%add_ln33_81 = add i22 %sub_ln33, i22 %result" [src/conv2.cpp:33]   --->   Operation 584 'add' 'add_ln33_81' <Predicate = (!icmp_ln11)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln33_82 = zext i22 %add_ln33_81" [src/conv2.cpp:33]   --->   Operation 585 'zext' 'zext_ln33_82' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 586 [1/1] (0.00ns)   --->   "%layer1_output_addr = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_82" [src/conv2.cpp:33]   --->   Operation 586 'getelementptr' 'layer1_output_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 587 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_82 = add i22 %add_ln33, i22 %result" [src/conv2.cpp:33]   --->   Operation 587 'add' 'add_ln33_82' <Predicate = (!icmp_ln11)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 588 [1/1] (0.00ns)   --->   "%zext_ln33_83 = zext i22 %add_ln33_82" [src/conv2.cpp:33]   --->   Operation 588 'zext' 'zext_ln33_83' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 589 [1/1] (0.00ns)   --->   "%layer1_output_addr_1 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_83" [src/conv2.cpp:33]   --->   Operation 589 'getelementptr' 'layer1_output_addr_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 590 [2/2] (1.23ns)   --->   "%layer1_output_load = load i22 %layer1_output_addr" [src/conv2.cpp:33]   --->   Operation 590 'load' 'layer1_output_load' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_11 : Operation 591 [2/2] (1.23ns)   --->   "%layer1_output_load_1 = load i22 %layer1_output_addr_1" [src/conv2.cpp:33]   --->   Operation 591 'load' 'layer1_output_load_1' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>

State 12 <SV = 11> <Delay = 1.94>
ST_12 : Operation 592 [1/2] (1.23ns)   --->   "%conv2_weights_load_18 = load i11 %conv2_weights_addr_18" [src/conv2.cpp:11]   --->   Operation 592 'load' 'conv2_weights_load_18' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_12 : Operation 593 [1/2] (1.23ns)   --->   "%conv2_weights_load_19 = load i11 %conv2_weights_addr_19" [src/conv2.cpp:11]   --->   Operation 593 'load' 'conv2_weights_load_19' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_12 : Operation 594 [1/1] (0.38ns)   --->   "%select_ln11_22 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 594 'select' 'select_ln11_22' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 595 [1/1] (0.00ns)   --->   "%or_ln11_19 = or i11 %select_ln11_22, i11 20" [src/conv2.cpp:11]   --->   Operation 595 'or' 'or_ln11_19' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 596 [1/1] (0.00ns)   --->   "%zext_ln33_37 = zext i11 %or_ln11_19" [src/conv2.cpp:33]   --->   Operation 596 'zext' 'zext_ln33_37' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 597 [1/1] (0.00ns)   --->   "%conv2_weights_addr_20 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_37" [src/conv2.cpp:33]   --->   Operation 597 'getelementptr' 'conv2_weights_addr_20' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 598 [2/2] (1.23ns)   --->   "%conv2_weights_load_20 = load i11 %conv2_weights_addr_20" [src/conv2.cpp:11]   --->   Operation 598 'load' 'conv2_weights_load_20' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_12 : Operation 599 [1/1] (0.38ns)   --->   "%select_ln11_23 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 599 'select' 'select_ln11_23' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 600 [1/1] (0.00ns)   --->   "%or_ln11_20 = or i11 %select_ln11_23, i11 21" [src/conv2.cpp:11]   --->   Operation 600 'or' 'or_ln11_20' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 601 [1/1] (0.00ns)   --->   "%zext_ln33_38 = zext i11 %or_ln11_20" [src/conv2.cpp:33]   --->   Operation 601 'zext' 'zext_ln33_38' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 602 [1/1] (0.00ns)   --->   "%conv2_weights_addr_21 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_38" [src/conv2.cpp:33]   --->   Operation 602 'getelementptr' 'conv2_weights_addr_21' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 603 [2/2] (1.23ns)   --->   "%conv2_weights_load_21 = load i11 %conv2_weights_addr_21" [src/conv2.cpp:11]   --->   Operation 603 'load' 'conv2_weights_load_21' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_12 : Operation 604 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_19 = add i22 %sub_ln33, i22 130050" [src/conv2.cpp:33]   --->   Operation 604 'add' 'add_ln33_19' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 605 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_20 = add i22 %sub_ln33, i22 195075" [src/conv2.cpp:33]   --->   Operation 605 'add' 'add_ln33_20' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 606 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_83 = add i22 %add_ln33_19, i22 %result" [src/conv2.cpp:33]   --->   Operation 606 'add' 'add_ln33_83' <Predicate = (!icmp_ln11)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 607 [1/1] (0.00ns)   --->   "%zext_ln33_84 = zext i22 %add_ln33_83" [src/conv2.cpp:33]   --->   Operation 607 'zext' 'zext_ln33_84' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 608 [1/1] (0.00ns)   --->   "%layer1_output_addr_2 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_84" [src/conv2.cpp:33]   --->   Operation 608 'getelementptr' 'layer1_output_addr_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 609 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_84 = add i22 %add_ln33_20, i22 %result" [src/conv2.cpp:33]   --->   Operation 609 'add' 'add_ln33_84' <Predicate = (!icmp_ln11)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 610 [1/1] (0.00ns)   --->   "%zext_ln33_85 = zext i22 %add_ln33_84" [src/conv2.cpp:33]   --->   Operation 610 'zext' 'zext_ln33_85' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 611 [1/1] (0.00ns)   --->   "%layer1_output_addr_3 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_85" [src/conv2.cpp:33]   --->   Operation 611 'getelementptr' 'layer1_output_addr_3' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 612 [1/2] (1.23ns)   --->   "%layer1_output_load = load i22 %layer1_output_addr" [src/conv2.cpp:33]   --->   Operation 612 'load' 'layer1_output_load' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_12 : Operation 613 [1/2] (1.23ns)   --->   "%layer1_output_load_1 = load i22 %layer1_output_addr_1" [src/conv2.cpp:33]   --->   Operation 613 'load' 'layer1_output_load_1' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_12 : Operation 614 [2/2] (1.23ns)   --->   "%layer1_output_load_2 = load i22 %layer1_output_addr_2" [src/conv2.cpp:33]   --->   Operation 614 'load' 'layer1_output_load_2' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_12 : Operation 615 [2/2] (1.23ns)   --->   "%layer1_output_load_3 = load i22 %layer1_output_addr_3" [src/conv2.cpp:33]   --->   Operation 615 'load' 'layer1_output_load_3' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>

State 13 <SV = 12> <Delay = 7.01>
ST_13 : Operation 616 [1/1] (0.00ns)   --->   "%bitcast_ln11_1 = bitcast i32 %conv2_weights_load" [src/conv2.cpp:11]   --->   Operation 616 'bitcast' 'bitcast_ln11_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 617 [1/1] (0.00ns)   --->   "%bitcast_ln11_2 = bitcast i32 %conv2_weights_load_1" [src/conv2.cpp:11]   --->   Operation 617 'bitcast' 'bitcast_ln11_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 618 [1/2] (1.23ns)   --->   "%conv2_weights_load_20 = load i11 %conv2_weights_addr_20" [src/conv2.cpp:11]   --->   Operation 618 'load' 'conv2_weights_load_20' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_13 : Operation 619 [1/2] (1.23ns)   --->   "%conv2_weights_load_21 = load i11 %conv2_weights_addr_21" [src/conv2.cpp:11]   --->   Operation 619 'load' 'conv2_weights_load_21' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_13 : Operation 620 [1/1] (0.38ns)   --->   "%select_ln11_24 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 620 'select' 'select_ln11_24' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 621 [1/1] (0.00ns)   --->   "%or_ln11_21 = or i11 %select_ln11_24, i11 22" [src/conv2.cpp:11]   --->   Operation 621 'or' 'or_ln11_21' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 622 [1/1] (0.00ns)   --->   "%zext_ln33_39 = zext i11 %or_ln11_21" [src/conv2.cpp:33]   --->   Operation 622 'zext' 'zext_ln33_39' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 623 [1/1] (0.00ns)   --->   "%conv2_weights_addr_22 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_39" [src/conv2.cpp:33]   --->   Operation 623 'getelementptr' 'conv2_weights_addr_22' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 624 [2/2] (1.23ns)   --->   "%conv2_weights_load_22 = load i11 %conv2_weights_addr_22" [src/conv2.cpp:11]   --->   Operation 624 'load' 'conv2_weights_load_22' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_13 : Operation 625 [1/1] (0.38ns)   --->   "%select_ln11_25 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 625 'select' 'select_ln11_25' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 626 [1/1] (0.00ns)   --->   "%or_ln11_22 = or i11 %select_ln11_25, i11 23" [src/conv2.cpp:11]   --->   Operation 626 'or' 'or_ln11_22' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 627 [1/1] (0.00ns)   --->   "%zext_ln33_40 = zext i11 %or_ln11_22" [src/conv2.cpp:33]   --->   Operation 627 'zext' 'zext_ln33_40' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 628 [1/1] (0.00ns)   --->   "%conv2_weights_addr_23 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_40" [src/conv2.cpp:33]   --->   Operation 628 'getelementptr' 'conv2_weights_addr_23' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 629 [2/2] (1.23ns)   --->   "%conv2_weights_load_23 = load i11 %conv2_weights_addr_23" [src/conv2.cpp:11]   --->   Operation 629 'load' 'conv2_weights_load_23' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_13 : Operation 630 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_21 = add i22 %sub_ln33, i22 260100" [src/conv2.cpp:33]   --->   Operation 630 'add' 'add_ln33_21' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 631 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_22 = add i22 %sub_ln33, i22 325125" [src/conv2.cpp:33]   --->   Operation 631 'add' 'add_ln33_22' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 632 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_85 = add i22 %add_ln33_21, i22 %result" [src/conv2.cpp:33]   --->   Operation 632 'add' 'add_ln33_85' <Predicate = (!icmp_ln11)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 633 [1/1] (0.00ns)   --->   "%zext_ln33_86 = zext i22 %add_ln33_85" [src/conv2.cpp:33]   --->   Operation 633 'zext' 'zext_ln33_86' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 634 [1/1] (0.00ns)   --->   "%layer1_output_addr_4 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_86" [src/conv2.cpp:33]   --->   Operation 634 'getelementptr' 'layer1_output_addr_4' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 635 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_86 = add i22 %add_ln33_22, i22 %result" [src/conv2.cpp:33]   --->   Operation 635 'add' 'add_ln33_86' <Predicate = (!icmp_ln11)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 636 [1/1] (0.00ns)   --->   "%zext_ln33_87 = zext i22 %add_ln33_86" [src/conv2.cpp:33]   --->   Operation 636 'zext' 'zext_ln33_87' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 637 [1/1] (0.00ns)   --->   "%layer1_output_addr_5 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_87" [src/conv2.cpp:33]   --->   Operation 637 'getelementptr' 'layer1_output_addr_5' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : [1/1] (1.27ns)   --->   Input mux for Operation 638 '%mul = fmul i32 %bitcast_ln11_1, i32 %layer1_output_load'
ST_13 : Operation 638 [3/3] (5.73ns)   --->   "%mul = fmul i32 %bitcast_ln11_1, i32 %layer1_output_load" [src/conv2.cpp:33]   --->   Operation 638 'fmul' 'mul' <Predicate = (!icmp_ln11)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : [1/1] (1.27ns)   --->   Input mux for Operation 639 '%mul_1 = fmul i32 %bitcast_ln11_2, i32 %layer1_output_load_1'
ST_13 : Operation 639 [3/3] (5.73ns)   --->   "%mul_1 = fmul i32 %bitcast_ln11_2, i32 %layer1_output_load_1" [src/conv2.cpp:33]   --->   Operation 639 'fmul' 'mul_1' <Predicate = (!icmp_ln11)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 640 [1/2] (1.23ns)   --->   "%layer1_output_load_2 = load i22 %layer1_output_addr_2" [src/conv2.cpp:33]   --->   Operation 640 'load' 'layer1_output_load_2' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_13 : Operation 641 [1/2] (1.23ns)   --->   "%layer1_output_load_3 = load i22 %layer1_output_addr_3" [src/conv2.cpp:33]   --->   Operation 641 'load' 'layer1_output_load_3' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_13 : Operation 642 [2/2] (1.23ns)   --->   "%layer1_output_load_4 = load i22 %layer1_output_addr_4" [src/conv2.cpp:33]   --->   Operation 642 'load' 'layer1_output_load_4' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_13 : Operation 643 [2/2] (1.23ns)   --->   "%layer1_output_load_5 = load i22 %layer1_output_addr_5" [src/conv2.cpp:33]   --->   Operation 643 'load' 'layer1_output_load_5' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>

State 14 <SV = 13> <Delay = 7.01>
ST_14 : Operation 644 [1/1] (0.00ns)   --->   "%bitcast_ln11_3 = bitcast i32 %conv2_weights_load_2" [src/conv2.cpp:11]   --->   Operation 644 'bitcast' 'bitcast_ln11_3' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 645 [1/1] (0.00ns)   --->   "%bitcast_ln11_4 = bitcast i32 %conv2_weights_load_3" [src/conv2.cpp:11]   --->   Operation 645 'bitcast' 'bitcast_ln11_4' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 646 [1/2] (1.23ns)   --->   "%conv2_weights_load_22 = load i11 %conv2_weights_addr_22" [src/conv2.cpp:11]   --->   Operation 646 'load' 'conv2_weights_load_22' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_14 : Operation 647 [1/2] (1.23ns)   --->   "%conv2_weights_load_23 = load i11 %conv2_weights_addr_23" [src/conv2.cpp:11]   --->   Operation 647 'load' 'conv2_weights_load_23' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_14 : Operation 648 [1/1] (0.38ns)   --->   "%select_ln11_26 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 648 'select' 'select_ln11_26' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 649 [1/1] (0.00ns)   --->   "%or_ln11_23 = or i11 %select_ln11_26, i11 24" [src/conv2.cpp:11]   --->   Operation 649 'or' 'or_ln11_23' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 650 [1/1] (0.00ns)   --->   "%zext_ln33_41 = zext i11 %or_ln11_23" [src/conv2.cpp:33]   --->   Operation 650 'zext' 'zext_ln33_41' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 651 [1/1] (0.00ns)   --->   "%conv2_weights_addr_24 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_41" [src/conv2.cpp:33]   --->   Operation 651 'getelementptr' 'conv2_weights_addr_24' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 652 [2/2] (1.23ns)   --->   "%conv2_weights_load_24 = load i11 %conv2_weights_addr_24" [src/conv2.cpp:11]   --->   Operation 652 'load' 'conv2_weights_load_24' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_14 : Operation 653 [1/1] (0.38ns)   --->   "%select_ln11_27 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 653 'select' 'select_ln11_27' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 654 [1/1] (0.00ns)   --->   "%or_ln11_24 = or i11 %select_ln11_27, i11 25" [src/conv2.cpp:11]   --->   Operation 654 'or' 'or_ln11_24' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 655 [1/1] (0.00ns)   --->   "%zext_ln33_42 = zext i11 %or_ln11_24" [src/conv2.cpp:33]   --->   Operation 655 'zext' 'zext_ln33_42' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 656 [1/1] (0.00ns)   --->   "%conv2_weights_addr_25 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_42" [src/conv2.cpp:33]   --->   Operation 656 'getelementptr' 'conv2_weights_addr_25' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 657 [2/2] (1.23ns)   --->   "%conv2_weights_load_25 = load i11 %conv2_weights_addr_25" [src/conv2.cpp:11]   --->   Operation 657 'load' 'conv2_weights_load_25' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_14 : Operation 658 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_23 = add i22 %sub_ln33, i22 390150" [src/conv2.cpp:33]   --->   Operation 658 'add' 'add_ln33_23' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 659 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_24 = add i22 %sub_ln33, i22 455175" [src/conv2.cpp:33]   --->   Operation 659 'add' 'add_ln33_24' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 660 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_87 = add i22 %add_ln33_23, i22 %result" [src/conv2.cpp:33]   --->   Operation 660 'add' 'add_ln33_87' <Predicate = (!icmp_ln11)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 661 [1/1] (0.00ns)   --->   "%zext_ln33_88 = zext i22 %add_ln33_87" [src/conv2.cpp:33]   --->   Operation 661 'zext' 'zext_ln33_88' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 662 [1/1] (0.00ns)   --->   "%layer1_output_addr_6 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_88" [src/conv2.cpp:33]   --->   Operation 662 'getelementptr' 'layer1_output_addr_6' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 663 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_88 = add i22 %add_ln33_24, i22 %result" [src/conv2.cpp:33]   --->   Operation 663 'add' 'add_ln33_88' <Predicate = (!icmp_ln11)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 664 [1/1] (0.00ns)   --->   "%zext_ln33_89 = zext i22 %add_ln33_88" [src/conv2.cpp:33]   --->   Operation 664 'zext' 'zext_ln33_89' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 665 [1/1] (0.00ns)   --->   "%layer1_output_addr_7 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_89" [src/conv2.cpp:33]   --->   Operation 665 'getelementptr' 'layer1_output_addr_7' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 666 [2/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln11_1, i32 %layer1_output_load" [src/conv2.cpp:33]   --->   Operation 666 'fmul' 'mul' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 667 [2/3] (7.01ns)   --->   "%mul_1 = fmul i32 %bitcast_ln11_2, i32 %layer1_output_load_1" [src/conv2.cpp:33]   --->   Operation 667 'fmul' 'mul_1' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (1.27ns)   --->   Input mux for Operation 668 '%mul_2 = fmul i32 %bitcast_ln11_3, i32 %layer1_output_load_2'
ST_14 : Operation 668 [3/3] (5.73ns)   --->   "%mul_2 = fmul i32 %bitcast_ln11_3, i32 %layer1_output_load_2" [src/conv2.cpp:33]   --->   Operation 668 'fmul' 'mul_2' <Predicate = (!icmp_ln11)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (1.27ns)   --->   Input mux for Operation 669 '%mul_3 = fmul i32 %bitcast_ln11_4, i32 %layer1_output_load_3'
ST_14 : Operation 669 [3/3] (5.73ns)   --->   "%mul_3 = fmul i32 %bitcast_ln11_4, i32 %layer1_output_load_3" [src/conv2.cpp:33]   --->   Operation 669 'fmul' 'mul_3' <Predicate = (!icmp_ln11)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 670 [1/2] (1.23ns)   --->   "%layer1_output_load_4 = load i22 %layer1_output_addr_4" [src/conv2.cpp:33]   --->   Operation 670 'load' 'layer1_output_load_4' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_14 : Operation 671 [1/2] (1.23ns)   --->   "%layer1_output_load_5 = load i22 %layer1_output_addr_5" [src/conv2.cpp:33]   --->   Operation 671 'load' 'layer1_output_load_5' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_14 : Operation 672 [2/2] (1.23ns)   --->   "%layer1_output_load_6 = load i22 %layer1_output_addr_6" [src/conv2.cpp:33]   --->   Operation 672 'load' 'layer1_output_load_6' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_14 : Operation 673 [2/2] (1.23ns)   --->   "%layer1_output_load_7 = load i22 %layer1_output_addr_7" [src/conv2.cpp:33]   --->   Operation 673 'load' 'layer1_output_load_7' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>

State 15 <SV = 14> <Delay = 7.01>
ST_15 : Operation 674 [1/1] (0.00ns)   --->   "%bitcast_ln11_5 = bitcast i32 %conv2_weights_load_4" [src/conv2.cpp:11]   --->   Operation 674 'bitcast' 'bitcast_ln11_5' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 675 [1/1] (0.00ns)   --->   "%bitcast_ln11_6 = bitcast i32 %conv2_weights_load_5" [src/conv2.cpp:11]   --->   Operation 675 'bitcast' 'bitcast_ln11_6' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 676 [1/2] (1.23ns)   --->   "%conv2_weights_load_24 = load i11 %conv2_weights_addr_24" [src/conv2.cpp:11]   --->   Operation 676 'load' 'conv2_weights_load_24' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_15 : Operation 677 [1/2] (1.23ns)   --->   "%conv2_weights_load_25 = load i11 %conv2_weights_addr_25" [src/conv2.cpp:11]   --->   Operation 677 'load' 'conv2_weights_load_25' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_15 : Operation 678 [1/1] (0.38ns)   --->   "%select_ln11_28 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 678 'select' 'select_ln11_28' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 679 [1/1] (0.00ns)   --->   "%or_ln11_25 = or i11 %select_ln11_28, i11 26" [src/conv2.cpp:11]   --->   Operation 679 'or' 'or_ln11_25' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 680 [1/1] (0.00ns)   --->   "%zext_ln33_43 = zext i11 %or_ln11_25" [src/conv2.cpp:33]   --->   Operation 680 'zext' 'zext_ln33_43' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 681 [1/1] (0.00ns)   --->   "%conv2_weights_addr_26 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_43" [src/conv2.cpp:33]   --->   Operation 681 'getelementptr' 'conv2_weights_addr_26' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 682 [2/2] (1.23ns)   --->   "%conv2_weights_load_26 = load i11 %conv2_weights_addr_26" [src/conv2.cpp:11]   --->   Operation 682 'load' 'conv2_weights_load_26' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_15 : Operation 683 [1/1] (0.38ns)   --->   "%select_ln11_29 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 683 'select' 'select_ln11_29' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 684 [1/1] (0.00ns)   --->   "%or_ln11_26 = or i11 %select_ln11_29, i11 27" [src/conv2.cpp:11]   --->   Operation 684 'or' 'or_ln11_26' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 685 [1/1] (0.00ns)   --->   "%zext_ln33_44 = zext i11 %or_ln11_26" [src/conv2.cpp:33]   --->   Operation 685 'zext' 'zext_ln33_44' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 686 [1/1] (0.00ns)   --->   "%conv2_weights_addr_27 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_44" [src/conv2.cpp:33]   --->   Operation 686 'getelementptr' 'conv2_weights_addr_27' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 687 [2/2] (1.23ns)   --->   "%conv2_weights_load_27 = load i11 %conv2_weights_addr_27" [src/conv2.cpp:11]   --->   Operation 687 'load' 'conv2_weights_load_27' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_15 : Operation 688 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_25 = add i22 %sub_ln33, i22 520200" [src/conv2.cpp:33]   --->   Operation 688 'add' 'add_ln33_25' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 689 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_26 = add i22 %sub_ln33, i22 585225" [src/conv2.cpp:33]   --->   Operation 689 'add' 'add_ln33_26' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 690 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_89 = add i22 %add_ln33_25, i22 %result" [src/conv2.cpp:33]   --->   Operation 690 'add' 'add_ln33_89' <Predicate = (!icmp_ln11)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 691 [1/1] (0.00ns)   --->   "%zext_ln33_90 = zext i22 %add_ln33_89" [src/conv2.cpp:33]   --->   Operation 691 'zext' 'zext_ln33_90' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 692 [1/1] (0.00ns)   --->   "%layer1_output_addr_8 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_90" [src/conv2.cpp:33]   --->   Operation 692 'getelementptr' 'layer1_output_addr_8' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 693 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_90 = add i22 %add_ln33_26, i22 %result" [src/conv2.cpp:33]   --->   Operation 693 'add' 'add_ln33_90' <Predicate = (!icmp_ln11)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 694 [1/1] (0.00ns)   --->   "%zext_ln33_91 = zext i22 %add_ln33_90" [src/conv2.cpp:33]   --->   Operation 694 'zext' 'zext_ln33_91' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 695 [1/1] (0.00ns)   --->   "%layer1_output_addr_9 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_91" [src/conv2.cpp:33]   --->   Operation 695 'getelementptr' 'layer1_output_addr_9' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 696 [1/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln11_1, i32 %layer1_output_load" [src/conv2.cpp:33]   --->   Operation 696 'fmul' 'mul' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 697 [1/3] (7.01ns)   --->   "%mul_1 = fmul i32 %bitcast_ln11_2, i32 %layer1_output_load_1" [src/conv2.cpp:33]   --->   Operation 697 'fmul' 'mul_1' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 698 [2/3] (7.01ns)   --->   "%mul_2 = fmul i32 %bitcast_ln11_3, i32 %layer1_output_load_2" [src/conv2.cpp:33]   --->   Operation 698 'fmul' 'mul_2' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 699 [2/3] (7.01ns)   --->   "%mul_3 = fmul i32 %bitcast_ln11_4, i32 %layer1_output_load_3" [src/conv2.cpp:33]   --->   Operation 699 'fmul' 'mul_3' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (1.27ns)   --->   Input mux for Operation 700 '%mul_4 = fmul i32 %bitcast_ln11_5, i32 %layer1_output_load_4'
ST_15 : Operation 700 [3/3] (5.73ns)   --->   "%mul_4 = fmul i32 %bitcast_ln11_5, i32 %layer1_output_load_4" [src/conv2.cpp:33]   --->   Operation 700 'fmul' 'mul_4' <Predicate = (!icmp_ln11)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (1.27ns)   --->   Input mux for Operation 701 '%mul_5 = fmul i32 %bitcast_ln11_6, i32 %layer1_output_load_5'
ST_15 : Operation 701 [3/3] (5.73ns)   --->   "%mul_5 = fmul i32 %bitcast_ln11_6, i32 %layer1_output_load_5" [src/conv2.cpp:33]   --->   Operation 701 'fmul' 'mul_5' <Predicate = (!icmp_ln11)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 702 [1/2] (1.23ns)   --->   "%layer1_output_load_6 = load i22 %layer1_output_addr_6" [src/conv2.cpp:33]   --->   Operation 702 'load' 'layer1_output_load_6' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_15 : Operation 703 [1/2] (1.23ns)   --->   "%layer1_output_load_7 = load i22 %layer1_output_addr_7" [src/conv2.cpp:33]   --->   Operation 703 'load' 'layer1_output_load_7' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_15 : Operation 704 [2/2] (1.23ns)   --->   "%layer1_output_load_8 = load i22 %layer1_output_addr_8" [src/conv2.cpp:33]   --->   Operation 704 'load' 'layer1_output_load_8' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_15 : Operation 705 [2/2] (1.23ns)   --->   "%layer1_output_load_9 = load i22 %layer1_output_addr_9" [src/conv2.cpp:33]   --->   Operation 705 'load' 'layer1_output_load_9' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>

State 16 <SV = 15> <Delay = 7.01>
ST_16 : Operation 706 [1/1] (0.00ns)   --->   "%bitcast_ln11_7 = bitcast i32 %conv2_weights_load_6" [src/conv2.cpp:11]   --->   Operation 706 'bitcast' 'bitcast_ln11_7' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 707 [1/1] (0.00ns)   --->   "%bitcast_ln11_8 = bitcast i32 %conv2_weights_load_7" [src/conv2.cpp:11]   --->   Operation 707 'bitcast' 'bitcast_ln11_8' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 708 [1/2] (1.23ns)   --->   "%conv2_weights_load_26 = load i11 %conv2_weights_addr_26" [src/conv2.cpp:11]   --->   Operation 708 'load' 'conv2_weights_load_26' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_16 : Operation 709 [1/2] (1.23ns)   --->   "%conv2_weights_load_27 = load i11 %conv2_weights_addr_27" [src/conv2.cpp:11]   --->   Operation 709 'load' 'conv2_weights_load_27' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_16 : Operation 710 [1/1] (0.38ns)   --->   "%select_ln11_30 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 710 'select' 'select_ln11_30' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 711 [1/1] (0.00ns)   --->   "%or_ln11_27 = or i11 %select_ln11_30, i11 28" [src/conv2.cpp:11]   --->   Operation 711 'or' 'or_ln11_27' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 712 [1/1] (0.00ns)   --->   "%zext_ln33_45 = zext i11 %or_ln11_27" [src/conv2.cpp:33]   --->   Operation 712 'zext' 'zext_ln33_45' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 713 [1/1] (0.00ns)   --->   "%conv2_weights_addr_28 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_45" [src/conv2.cpp:33]   --->   Operation 713 'getelementptr' 'conv2_weights_addr_28' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 714 [2/2] (1.23ns)   --->   "%conv2_weights_load_28 = load i11 %conv2_weights_addr_28" [src/conv2.cpp:11]   --->   Operation 714 'load' 'conv2_weights_load_28' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_16 : Operation 715 [1/1] (0.38ns)   --->   "%select_ln11_31 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 715 'select' 'select_ln11_31' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 716 [1/1] (0.00ns)   --->   "%or_ln11_28 = or i11 %select_ln11_31, i11 29" [src/conv2.cpp:11]   --->   Operation 716 'or' 'or_ln11_28' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 717 [1/1] (0.00ns)   --->   "%zext_ln33_46 = zext i11 %or_ln11_28" [src/conv2.cpp:33]   --->   Operation 717 'zext' 'zext_ln33_46' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 718 [1/1] (0.00ns)   --->   "%conv2_weights_addr_29 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_46" [src/conv2.cpp:33]   --->   Operation 718 'getelementptr' 'conv2_weights_addr_29' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 719 [2/2] (1.23ns)   --->   "%conv2_weights_load_29 = load i11 %conv2_weights_addr_29" [src/conv2.cpp:11]   --->   Operation 719 'load' 'conv2_weights_load_29' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_16 : Operation 720 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_27 = add i22 %sub_ln33, i22 650250" [src/conv2.cpp:33]   --->   Operation 720 'add' 'add_ln33_27' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 721 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_28 = add i22 %sub_ln33, i22 715275" [src/conv2.cpp:33]   --->   Operation 721 'add' 'add_ln33_28' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 722 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_91 = add i22 %add_ln33_27, i22 %result" [src/conv2.cpp:33]   --->   Operation 722 'add' 'add_ln33_91' <Predicate = (!icmp_ln11)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 723 [1/1] (0.00ns)   --->   "%zext_ln33_92 = zext i22 %add_ln33_91" [src/conv2.cpp:33]   --->   Operation 723 'zext' 'zext_ln33_92' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 724 [1/1] (0.00ns)   --->   "%layer1_output_addr_10 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_92" [src/conv2.cpp:33]   --->   Operation 724 'getelementptr' 'layer1_output_addr_10' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 725 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_92 = add i22 %add_ln33_28, i22 %result" [src/conv2.cpp:33]   --->   Operation 725 'add' 'add_ln33_92' <Predicate = (!icmp_ln11)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 726 [1/1] (0.00ns)   --->   "%zext_ln33_93 = zext i22 %add_ln33_92" [src/conv2.cpp:33]   --->   Operation 726 'zext' 'zext_ln33_93' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 727 [1/1] (0.00ns)   --->   "%layer1_output_addr_11 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_93" [src/conv2.cpp:33]   --->   Operation 727 'getelementptr' 'layer1_output_addr_11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : [1/1] (1.30ns)   --->   Input mux for Operation 728 '%convolution_4 = fadd i32 %mul, i32 0'
ST_16 : Operation 728 [4/4] (5.13ns)   --->   "%convolution_4 = fadd i32 %mul, i32 0" [src/conv2.cpp:33]   --->   Operation 728 'fadd' 'convolution_4' <Predicate = (!icmp_ln11)> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 729 [1/3] (7.01ns)   --->   "%mul_2 = fmul i32 %bitcast_ln11_3, i32 %layer1_output_load_2" [src/conv2.cpp:33]   --->   Operation 729 'fmul' 'mul_2' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 730 [1/3] (7.01ns)   --->   "%mul_3 = fmul i32 %bitcast_ln11_4, i32 %layer1_output_load_3" [src/conv2.cpp:33]   --->   Operation 730 'fmul' 'mul_3' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 731 [2/3] (7.01ns)   --->   "%mul_4 = fmul i32 %bitcast_ln11_5, i32 %layer1_output_load_4" [src/conv2.cpp:33]   --->   Operation 731 'fmul' 'mul_4' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 732 [2/3] (7.01ns)   --->   "%mul_5 = fmul i32 %bitcast_ln11_6, i32 %layer1_output_load_5" [src/conv2.cpp:33]   --->   Operation 732 'fmul' 'mul_5' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.27ns)   --->   Input mux for Operation 733 '%mul_6 = fmul i32 %bitcast_ln11_7, i32 %layer1_output_load_6'
ST_16 : Operation 733 [3/3] (5.73ns)   --->   "%mul_6 = fmul i32 %bitcast_ln11_7, i32 %layer1_output_load_6" [src/conv2.cpp:33]   --->   Operation 733 'fmul' 'mul_6' <Predicate = (!icmp_ln11)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.27ns)   --->   Input mux for Operation 734 '%mul_7 = fmul i32 %bitcast_ln11_8, i32 %layer1_output_load_7'
ST_16 : Operation 734 [3/3] (5.73ns)   --->   "%mul_7 = fmul i32 %bitcast_ln11_8, i32 %layer1_output_load_7" [src/conv2.cpp:33]   --->   Operation 734 'fmul' 'mul_7' <Predicate = (!icmp_ln11)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 735 [1/2] (1.23ns)   --->   "%layer1_output_load_8 = load i22 %layer1_output_addr_8" [src/conv2.cpp:33]   --->   Operation 735 'load' 'layer1_output_load_8' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_16 : Operation 736 [1/2] (1.23ns)   --->   "%layer1_output_load_9 = load i22 %layer1_output_addr_9" [src/conv2.cpp:33]   --->   Operation 736 'load' 'layer1_output_load_9' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_16 : Operation 737 [2/2] (1.23ns)   --->   "%layer1_output_load_10 = load i22 %layer1_output_addr_10" [src/conv2.cpp:33]   --->   Operation 737 'load' 'layer1_output_load_10' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_16 : Operation 738 [2/2] (1.23ns)   --->   "%layer1_output_load_11 = load i22 %layer1_output_addr_11" [src/conv2.cpp:33]   --->   Operation 738 'load' 'layer1_output_load_11' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>

State 17 <SV = 16> <Delay = 7.01>
ST_17 : Operation 739 [1/1] (0.00ns)   --->   "%bitcast_ln11_9 = bitcast i32 %conv2_weights_load_8" [src/conv2.cpp:11]   --->   Operation 739 'bitcast' 'bitcast_ln11_9' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 740 [1/1] (0.00ns)   --->   "%bitcast_ln11_10 = bitcast i32 %conv2_weights_load_9" [src/conv2.cpp:11]   --->   Operation 740 'bitcast' 'bitcast_ln11_10' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 741 [1/2] (1.23ns)   --->   "%conv2_weights_load_28 = load i11 %conv2_weights_addr_28" [src/conv2.cpp:11]   --->   Operation 741 'load' 'conv2_weights_load_28' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_17 : Operation 742 [1/2] (1.23ns)   --->   "%conv2_weights_load_29 = load i11 %conv2_weights_addr_29" [src/conv2.cpp:11]   --->   Operation 742 'load' 'conv2_weights_load_29' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_17 : Operation 743 [1/1] (0.38ns)   --->   "%select_ln11_32 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 743 'select' 'select_ln11_32' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 744 [1/1] (0.00ns)   --->   "%or_ln11_29 = or i11 %select_ln11_32, i11 30" [src/conv2.cpp:11]   --->   Operation 744 'or' 'or_ln11_29' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 745 [1/1] (0.00ns)   --->   "%zext_ln33_47 = zext i11 %or_ln11_29" [src/conv2.cpp:33]   --->   Operation 745 'zext' 'zext_ln33_47' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 746 [1/1] (0.00ns)   --->   "%conv2_weights_addr_30 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_47" [src/conv2.cpp:33]   --->   Operation 746 'getelementptr' 'conv2_weights_addr_30' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 747 [2/2] (1.23ns)   --->   "%conv2_weights_load_30 = load i11 %conv2_weights_addr_30" [src/conv2.cpp:11]   --->   Operation 747 'load' 'conv2_weights_load_30' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_17 : Operation 748 [1/1] (0.38ns)   --->   "%select_ln11_33 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 748 'select' 'select_ln11_33' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 749 [1/1] (0.00ns)   --->   "%or_ln11_30 = or i11 %select_ln11_33, i11 31" [src/conv2.cpp:11]   --->   Operation 749 'or' 'or_ln11_30' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 750 [1/1] (0.00ns)   --->   "%zext_ln33_48 = zext i11 %or_ln11_30" [src/conv2.cpp:33]   --->   Operation 750 'zext' 'zext_ln33_48' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 751 [1/1] (0.00ns)   --->   "%conv2_weights_addr_31 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_48" [src/conv2.cpp:33]   --->   Operation 751 'getelementptr' 'conv2_weights_addr_31' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 752 [2/2] (1.23ns)   --->   "%conv2_weights_load_31 = load i11 %conv2_weights_addr_31" [src/conv2.cpp:11]   --->   Operation 752 'load' 'conv2_weights_load_31' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_17 : Operation 753 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_29 = add i22 %sub_ln33, i22 780300" [src/conv2.cpp:33]   --->   Operation 753 'add' 'add_ln33_29' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 754 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_30 = add i22 %sub_ln33, i22 845325" [src/conv2.cpp:33]   --->   Operation 754 'add' 'add_ln33_30' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 755 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_93 = add i22 %add_ln33_29, i22 %result" [src/conv2.cpp:33]   --->   Operation 755 'add' 'add_ln33_93' <Predicate = (!icmp_ln11)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 756 [1/1] (0.00ns)   --->   "%zext_ln33_94 = zext i22 %add_ln33_93" [src/conv2.cpp:33]   --->   Operation 756 'zext' 'zext_ln33_94' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 757 [1/1] (0.00ns)   --->   "%layer1_output_addr_12 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_94" [src/conv2.cpp:33]   --->   Operation 757 'getelementptr' 'layer1_output_addr_12' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 758 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_94 = add i22 %add_ln33_30, i22 %result" [src/conv2.cpp:33]   --->   Operation 758 'add' 'add_ln33_94' <Predicate = (!icmp_ln11)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 759 [1/1] (0.00ns)   --->   "%zext_ln33_95 = zext i22 %add_ln33_94" [src/conv2.cpp:33]   --->   Operation 759 'zext' 'zext_ln33_95' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 760 [1/1] (0.00ns)   --->   "%layer1_output_addr_13 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_95" [src/conv2.cpp:33]   --->   Operation 760 'getelementptr' 'layer1_output_addr_13' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 761 [3/4] (6.43ns)   --->   "%convolution_4 = fadd i32 %mul, i32 0" [src/conv2.cpp:33]   --->   Operation 761 'fadd' 'convolution_4' <Predicate = (!icmp_ln11)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 762 [1/3] (7.01ns)   --->   "%mul_4 = fmul i32 %bitcast_ln11_5, i32 %layer1_output_load_4" [src/conv2.cpp:33]   --->   Operation 762 'fmul' 'mul_4' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 763 [1/3] (7.01ns)   --->   "%mul_5 = fmul i32 %bitcast_ln11_6, i32 %layer1_output_load_5" [src/conv2.cpp:33]   --->   Operation 763 'fmul' 'mul_5' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 764 [2/3] (7.01ns)   --->   "%mul_6 = fmul i32 %bitcast_ln11_7, i32 %layer1_output_load_6" [src/conv2.cpp:33]   --->   Operation 764 'fmul' 'mul_6' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 765 [2/3] (7.01ns)   --->   "%mul_7 = fmul i32 %bitcast_ln11_8, i32 %layer1_output_load_7" [src/conv2.cpp:33]   --->   Operation 765 'fmul' 'mul_7' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (1.27ns)   --->   Input mux for Operation 766 '%mul_8 = fmul i32 %bitcast_ln11_9, i32 %layer1_output_load_8'
ST_17 : Operation 766 [3/3] (5.73ns)   --->   "%mul_8 = fmul i32 %bitcast_ln11_9, i32 %layer1_output_load_8" [src/conv2.cpp:33]   --->   Operation 766 'fmul' 'mul_8' <Predicate = (!icmp_ln11)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (1.27ns)   --->   Input mux for Operation 767 '%mul_9 = fmul i32 %bitcast_ln11_10, i32 %layer1_output_load_9'
ST_17 : Operation 767 [3/3] (5.73ns)   --->   "%mul_9 = fmul i32 %bitcast_ln11_10, i32 %layer1_output_load_9" [src/conv2.cpp:33]   --->   Operation 767 'fmul' 'mul_9' <Predicate = (!icmp_ln11)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 768 [1/2] (1.23ns)   --->   "%layer1_output_load_10 = load i22 %layer1_output_addr_10" [src/conv2.cpp:33]   --->   Operation 768 'load' 'layer1_output_load_10' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_17 : Operation 769 [1/2] (1.23ns)   --->   "%layer1_output_load_11 = load i22 %layer1_output_addr_11" [src/conv2.cpp:33]   --->   Operation 769 'load' 'layer1_output_load_11' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_17 : Operation 770 [2/2] (1.23ns)   --->   "%layer1_output_load_12 = load i22 %layer1_output_addr_12" [src/conv2.cpp:33]   --->   Operation 770 'load' 'layer1_output_load_12' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_17 : Operation 771 [2/2] (1.23ns)   --->   "%layer1_output_load_13 = load i22 %layer1_output_addr_13" [src/conv2.cpp:33]   --->   Operation 771 'load' 'layer1_output_load_13' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>

State 18 <SV = 17> <Delay = 7.01>
ST_18 : Operation 772 [1/1] (0.00ns)   --->   "%bitcast_ln11_11 = bitcast i32 %conv2_weights_load_10" [src/conv2.cpp:11]   --->   Operation 772 'bitcast' 'bitcast_ln11_11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 773 [1/1] (0.00ns)   --->   "%bitcast_ln11_12 = bitcast i32 %conv2_weights_load_11" [src/conv2.cpp:11]   --->   Operation 773 'bitcast' 'bitcast_ln11_12' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 774 [1/2] (1.23ns)   --->   "%conv2_weights_load_30 = load i11 %conv2_weights_addr_30" [src/conv2.cpp:11]   --->   Operation 774 'load' 'conv2_weights_load_30' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_18 : Operation 775 [1/2] (1.23ns)   --->   "%conv2_weights_load_31 = load i11 %conv2_weights_addr_31" [src/conv2.cpp:11]   --->   Operation 775 'load' 'conv2_weights_load_31' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_18 : Operation 776 [1/1] (0.38ns)   --->   "%select_ln11_34 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 776 'select' 'select_ln11_34' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 777 [1/1] (0.00ns)   --->   "%or_ln11_31 = or i11 %select_ln11_34, i11 32" [src/conv2.cpp:11]   --->   Operation 777 'or' 'or_ln11_31' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 778 [1/1] (0.00ns)   --->   "%zext_ln33_49 = zext i11 %or_ln11_31" [src/conv2.cpp:33]   --->   Operation 778 'zext' 'zext_ln33_49' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 779 [1/1] (0.00ns)   --->   "%conv2_weights_addr_32 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_49" [src/conv2.cpp:33]   --->   Operation 779 'getelementptr' 'conv2_weights_addr_32' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 780 [2/2] (1.23ns)   --->   "%conv2_weights_load_32 = load i11 %conv2_weights_addr_32" [src/conv2.cpp:11]   --->   Operation 780 'load' 'conv2_weights_load_32' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_18 : Operation 781 [1/1] (0.38ns)   --->   "%select_ln11_35 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 781 'select' 'select_ln11_35' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 782 [1/1] (0.00ns)   --->   "%or_ln11_32 = or i11 %select_ln11_35, i11 33" [src/conv2.cpp:11]   --->   Operation 782 'or' 'or_ln11_32' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 783 [1/1] (0.00ns)   --->   "%zext_ln33_50 = zext i11 %or_ln11_32" [src/conv2.cpp:33]   --->   Operation 783 'zext' 'zext_ln33_50' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 784 [1/1] (0.00ns)   --->   "%conv2_weights_addr_33 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_50" [src/conv2.cpp:33]   --->   Operation 784 'getelementptr' 'conv2_weights_addr_33' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 785 [2/2] (1.23ns)   --->   "%conv2_weights_load_33 = load i11 %conv2_weights_addr_33" [src/conv2.cpp:11]   --->   Operation 785 'load' 'conv2_weights_load_33' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_18 : Operation 786 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_31 = add i22 %sub_ln33, i22 910350" [src/conv2.cpp:33]   --->   Operation 786 'add' 'add_ln33_31' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 787 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_32 = add i22 %sub_ln33, i22 975375" [src/conv2.cpp:33]   --->   Operation 787 'add' 'add_ln33_32' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 788 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_95 = add i22 %add_ln33_31, i22 %result" [src/conv2.cpp:33]   --->   Operation 788 'add' 'add_ln33_95' <Predicate = (!icmp_ln11)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 789 [1/1] (0.00ns)   --->   "%zext_ln33_96 = zext i22 %add_ln33_95" [src/conv2.cpp:33]   --->   Operation 789 'zext' 'zext_ln33_96' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 790 [1/1] (0.00ns)   --->   "%layer1_output_addr_14 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_96" [src/conv2.cpp:33]   --->   Operation 790 'getelementptr' 'layer1_output_addr_14' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 791 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_96 = add i22 %add_ln33_32, i22 %result" [src/conv2.cpp:33]   --->   Operation 791 'add' 'add_ln33_96' <Predicate = (!icmp_ln11)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 792 [1/1] (0.00ns)   --->   "%zext_ln33_97 = zext i22 %add_ln33_96" [src/conv2.cpp:33]   --->   Operation 792 'zext' 'zext_ln33_97' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 793 [1/1] (0.00ns)   --->   "%layer1_output_addr_15 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_97" [src/conv2.cpp:33]   --->   Operation 793 'getelementptr' 'layer1_output_addr_15' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 794 [2/4] (6.43ns)   --->   "%convolution_4 = fadd i32 %mul, i32 0" [src/conv2.cpp:33]   --->   Operation 794 'fadd' 'convolution_4' <Predicate = (!icmp_ln11)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 795 [1/3] (7.01ns)   --->   "%mul_6 = fmul i32 %bitcast_ln11_7, i32 %layer1_output_load_6" [src/conv2.cpp:33]   --->   Operation 795 'fmul' 'mul_6' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 796 [1/3] (7.01ns)   --->   "%mul_7 = fmul i32 %bitcast_ln11_8, i32 %layer1_output_load_7" [src/conv2.cpp:33]   --->   Operation 796 'fmul' 'mul_7' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 797 [2/3] (7.01ns)   --->   "%mul_8 = fmul i32 %bitcast_ln11_9, i32 %layer1_output_load_8" [src/conv2.cpp:33]   --->   Operation 797 'fmul' 'mul_8' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 798 [2/3] (7.01ns)   --->   "%mul_9 = fmul i32 %bitcast_ln11_10, i32 %layer1_output_load_9" [src/conv2.cpp:33]   --->   Operation 798 'fmul' 'mul_9' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.27ns)   --->   Input mux for Operation 799 '%mul_s = fmul i32 %bitcast_ln11_11, i32 %layer1_output_load_10'
ST_18 : Operation 799 [3/3] (5.73ns)   --->   "%mul_s = fmul i32 %bitcast_ln11_11, i32 %layer1_output_load_10" [src/conv2.cpp:33]   --->   Operation 799 'fmul' 'mul_s' <Predicate = (!icmp_ln11)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.27ns)   --->   Input mux for Operation 800 '%mul_10 = fmul i32 %bitcast_ln11_12, i32 %layer1_output_load_11'
ST_18 : Operation 800 [3/3] (5.73ns)   --->   "%mul_10 = fmul i32 %bitcast_ln11_12, i32 %layer1_output_load_11" [src/conv2.cpp:33]   --->   Operation 800 'fmul' 'mul_10' <Predicate = (!icmp_ln11)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 801 [1/2] (1.23ns)   --->   "%layer1_output_load_12 = load i22 %layer1_output_addr_12" [src/conv2.cpp:33]   --->   Operation 801 'load' 'layer1_output_load_12' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_18 : Operation 802 [1/2] (1.23ns)   --->   "%layer1_output_load_13 = load i22 %layer1_output_addr_13" [src/conv2.cpp:33]   --->   Operation 802 'load' 'layer1_output_load_13' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_18 : Operation 803 [2/2] (1.23ns)   --->   "%layer1_output_load_14 = load i22 %layer1_output_addr_14" [src/conv2.cpp:33]   --->   Operation 803 'load' 'layer1_output_load_14' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_18 : Operation 804 [2/2] (1.23ns)   --->   "%layer1_output_load_15 = load i22 %layer1_output_addr_15" [src/conv2.cpp:33]   --->   Operation 804 'load' 'layer1_output_load_15' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>

State 19 <SV = 18> <Delay = 7.01>
ST_19 : Operation 805 [1/1] (0.00ns)   --->   "%bitcast_ln11_13 = bitcast i32 %conv2_weights_load_12" [src/conv2.cpp:11]   --->   Operation 805 'bitcast' 'bitcast_ln11_13' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_19 : Operation 806 [1/1] (0.00ns)   --->   "%bitcast_ln11_14 = bitcast i32 %conv2_weights_load_13" [src/conv2.cpp:11]   --->   Operation 806 'bitcast' 'bitcast_ln11_14' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_19 : Operation 807 [1/2] (1.23ns)   --->   "%conv2_weights_load_32 = load i11 %conv2_weights_addr_32" [src/conv2.cpp:11]   --->   Operation 807 'load' 'conv2_weights_load_32' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_19 : Operation 808 [1/2] (1.23ns)   --->   "%conv2_weights_load_33 = load i11 %conv2_weights_addr_33" [src/conv2.cpp:11]   --->   Operation 808 'load' 'conv2_weights_load_33' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_19 : Operation 809 [1/1] (0.38ns)   --->   "%select_ln11_36 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 809 'select' 'select_ln11_36' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 810 [1/1] (0.00ns)   --->   "%or_ln11_33 = or i11 %select_ln11_36, i11 34" [src/conv2.cpp:11]   --->   Operation 810 'or' 'or_ln11_33' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_19 : Operation 811 [1/1] (0.00ns)   --->   "%zext_ln33_51 = zext i11 %or_ln11_33" [src/conv2.cpp:33]   --->   Operation 811 'zext' 'zext_ln33_51' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_19 : Operation 812 [1/1] (0.00ns)   --->   "%conv2_weights_addr_34 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_51" [src/conv2.cpp:33]   --->   Operation 812 'getelementptr' 'conv2_weights_addr_34' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_19 : Operation 813 [2/2] (1.23ns)   --->   "%conv2_weights_load_34 = load i11 %conv2_weights_addr_34" [src/conv2.cpp:11]   --->   Operation 813 'load' 'conv2_weights_load_34' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_19 : Operation 814 [1/1] (0.38ns)   --->   "%select_ln11_37 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 814 'select' 'select_ln11_37' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 815 [1/1] (0.00ns)   --->   "%or_ln11_34 = or i11 %select_ln11_37, i11 35" [src/conv2.cpp:11]   --->   Operation 815 'or' 'or_ln11_34' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_19 : Operation 816 [1/1] (0.00ns)   --->   "%zext_ln33_52 = zext i11 %or_ln11_34" [src/conv2.cpp:33]   --->   Operation 816 'zext' 'zext_ln33_52' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_19 : Operation 817 [1/1] (0.00ns)   --->   "%conv2_weights_addr_35 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_52" [src/conv2.cpp:33]   --->   Operation 817 'getelementptr' 'conv2_weights_addr_35' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_19 : Operation 818 [2/2] (1.23ns)   --->   "%conv2_weights_load_35 = load i11 %conv2_weights_addr_35" [src/conv2.cpp:11]   --->   Operation 818 'load' 'conv2_weights_load_35' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_19 : Operation 819 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_33 = add i22 %sub_ln33, i22 1040400" [src/conv2.cpp:33]   --->   Operation 819 'add' 'add_ln33_33' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 820 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_34 = add i22 %sub_ln33, i22 1105425" [src/conv2.cpp:33]   --->   Operation 820 'add' 'add_ln33_34' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 821 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_97 = add i22 %add_ln33_33, i22 %result" [src/conv2.cpp:33]   --->   Operation 821 'add' 'add_ln33_97' <Predicate = (!icmp_ln11)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 822 [1/1] (0.00ns)   --->   "%zext_ln33_98 = zext i22 %add_ln33_97" [src/conv2.cpp:33]   --->   Operation 822 'zext' 'zext_ln33_98' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_19 : Operation 823 [1/1] (0.00ns)   --->   "%layer1_output_addr_16 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_98" [src/conv2.cpp:33]   --->   Operation 823 'getelementptr' 'layer1_output_addr_16' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_19 : Operation 824 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_98 = add i22 %add_ln33_34, i22 %result" [src/conv2.cpp:33]   --->   Operation 824 'add' 'add_ln33_98' <Predicate = (!icmp_ln11)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 825 [1/1] (0.00ns)   --->   "%zext_ln33_99 = zext i22 %add_ln33_98" [src/conv2.cpp:33]   --->   Operation 825 'zext' 'zext_ln33_99' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_19 : Operation 826 [1/1] (0.00ns)   --->   "%layer1_output_addr_17 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_99" [src/conv2.cpp:33]   --->   Operation 826 'getelementptr' 'layer1_output_addr_17' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_19 : Operation 827 [1/4] (6.43ns)   --->   "%convolution_4 = fadd i32 %mul, i32 0" [src/conv2.cpp:33]   --->   Operation 827 'fadd' 'convolution_4' <Predicate = (!icmp_ln11)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 828 [1/3] (7.01ns)   --->   "%mul_8 = fmul i32 %bitcast_ln11_9, i32 %layer1_output_load_8" [src/conv2.cpp:33]   --->   Operation 828 'fmul' 'mul_8' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 829 [1/3] (7.01ns)   --->   "%mul_9 = fmul i32 %bitcast_ln11_10, i32 %layer1_output_load_9" [src/conv2.cpp:33]   --->   Operation 829 'fmul' 'mul_9' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 830 [2/3] (7.01ns)   --->   "%mul_s = fmul i32 %bitcast_ln11_11, i32 %layer1_output_load_10" [src/conv2.cpp:33]   --->   Operation 830 'fmul' 'mul_s' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 831 [2/3] (7.01ns)   --->   "%mul_10 = fmul i32 %bitcast_ln11_12, i32 %layer1_output_load_11" [src/conv2.cpp:33]   --->   Operation 831 'fmul' 'mul_10' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.27ns)   --->   Input mux for Operation 832 '%mul_11 = fmul i32 %bitcast_ln11_13, i32 %layer1_output_load_12'
ST_19 : Operation 832 [3/3] (5.73ns)   --->   "%mul_11 = fmul i32 %bitcast_ln11_13, i32 %layer1_output_load_12" [src/conv2.cpp:33]   --->   Operation 832 'fmul' 'mul_11' <Predicate = (!icmp_ln11)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.27ns)   --->   Input mux for Operation 833 '%mul_12 = fmul i32 %bitcast_ln11_14, i32 %layer1_output_load_13'
ST_19 : Operation 833 [3/3] (5.73ns)   --->   "%mul_12 = fmul i32 %bitcast_ln11_14, i32 %layer1_output_load_13" [src/conv2.cpp:33]   --->   Operation 833 'fmul' 'mul_12' <Predicate = (!icmp_ln11)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 834 [1/2] (1.23ns)   --->   "%layer1_output_load_14 = load i22 %layer1_output_addr_14" [src/conv2.cpp:33]   --->   Operation 834 'load' 'layer1_output_load_14' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_19 : Operation 835 [1/2] (1.23ns)   --->   "%layer1_output_load_15 = load i22 %layer1_output_addr_15" [src/conv2.cpp:33]   --->   Operation 835 'load' 'layer1_output_load_15' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_19 : Operation 836 [2/2] (1.23ns)   --->   "%layer1_output_load_16 = load i22 %layer1_output_addr_16" [src/conv2.cpp:33]   --->   Operation 836 'load' 'layer1_output_load_16' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_19 : Operation 837 [2/2] (1.23ns)   --->   "%layer1_output_load_17 = load i22 %layer1_output_addr_17" [src/conv2.cpp:33]   --->   Operation 837 'load' 'layer1_output_load_17' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>

State 20 <SV = 19> <Delay = 7.01>
ST_20 : Operation 838 [1/1] (0.00ns)   --->   "%bitcast_ln11_15 = bitcast i32 %conv2_weights_load_14" [src/conv2.cpp:11]   --->   Operation 838 'bitcast' 'bitcast_ln11_15' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_20 : Operation 839 [1/1] (0.00ns)   --->   "%bitcast_ln11_16 = bitcast i32 %conv2_weights_load_15" [src/conv2.cpp:11]   --->   Operation 839 'bitcast' 'bitcast_ln11_16' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_20 : Operation 840 [1/2] (1.23ns)   --->   "%conv2_weights_load_34 = load i11 %conv2_weights_addr_34" [src/conv2.cpp:11]   --->   Operation 840 'load' 'conv2_weights_load_34' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_20 : Operation 841 [1/2] (1.23ns)   --->   "%conv2_weights_load_35 = load i11 %conv2_weights_addr_35" [src/conv2.cpp:11]   --->   Operation 841 'load' 'conv2_weights_load_35' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_20 : Operation 842 [1/1] (0.38ns)   --->   "%select_ln11_38 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 842 'select' 'select_ln11_38' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 843 [1/1] (0.00ns)   --->   "%or_ln11_35 = or i11 %select_ln11_38, i11 36" [src/conv2.cpp:11]   --->   Operation 843 'or' 'or_ln11_35' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_20 : Operation 844 [1/1] (0.00ns)   --->   "%zext_ln33_53 = zext i11 %or_ln11_35" [src/conv2.cpp:33]   --->   Operation 844 'zext' 'zext_ln33_53' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_20 : Operation 845 [1/1] (0.00ns)   --->   "%conv2_weights_addr_36 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_53" [src/conv2.cpp:33]   --->   Operation 845 'getelementptr' 'conv2_weights_addr_36' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_20 : Operation 846 [2/2] (1.23ns)   --->   "%conv2_weights_load_36 = load i11 %conv2_weights_addr_36" [src/conv2.cpp:11]   --->   Operation 846 'load' 'conv2_weights_load_36' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_20 : Operation 847 [1/1] (0.38ns)   --->   "%select_ln11_39 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 847 'select' 'select_ln11_39' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 848 [1/1] (0.00ns)   --->   "%or_ln11_36 = or i11 %select_ln11_39, i11 37" [src/conv2.cpp:11]   --->   Operation 848 'or' 'or_ln11_36' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_20 : Operation 849 [1/1] (0.00ns)   --->   "%zext_ln33_54 = zext i11 %or_ln11_36" [src/conv2.cpp:33]   --->   Operation 849 'zext' 'zext_ln33_54' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_20 : Operation 850 [1/1] (0.00ns)   --->   "%conv2_weights_addr_37 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_54" [src/conv2.cpp:33]   --->   Operation 850 'getelementptr' 'conv2_weights_addr_37' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_20 : Operation 851 [2/2] (1.23ns)   --->   "%conv2_weights_load_37 = load i11 %conv2_weights_addr_37" [src/conv2.cpp:11]   --->   Operation 851 'load' 'conv2_weights_load_37' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_20 : Operation 852 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_35 = add i22 %sub_ln33, i22 1170450" [src/conv2.cpp:33]   --->   Operation 852 'add' 'add_ln33_35' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 853 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_36 = add i22 %sub_ln33, i22 1235475" [src/conv2.cpp:33]   --->   Operation 853 'add' 'add_ln33_36' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 854 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_99 = add i22 %add_ln33_35, i22 %result" [src/conv2.cpp:33]   --->   Operation 854 'add' 'add_ln33_99' <Predicate = (!icmp_ln11)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 855 [1/1] (0.00ns)   --->   "%zext_ln33_100 = zext i22 %add_ln33_99" [src/conv2.cpp:33]   --->   Operation 855 'zext' 'zext_ln33_100' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_20 : Operation 856 [1/1] (0.00ns)   --->   "%layer1_output_addr_18 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_100" [src/conv2.cpp:33]   --->   Operation 856 'getelementptr' 'layer1_output_addr_18' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_20 : Operation 857 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_100 = add i22 %add_ln33_36, i22 %result" [src/conv2.cpp:33]   --->   Operation 857 'add' 'add_ln33_100' <Predicate = (!icmp_ln11)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 858 [1/1] (0.00ns)   --->   "%zext_ln33_101 = zext i22 %add_ln33_100" [src/conv2.cpp:33]   --->   Operation 858 'zext' 'zext_ln33_101' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_20 : Operation 859 [1/1] (0.00ns)   --->   "%layer1_output_addr_19 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_101" [src/conv2.cpp:33]   --->   Operation 859 'getelementptr' 'layer1_output_addr_19' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_20 : [1/1] (1.30ns)   --->   Input mux for Operation 860 '%convolution_4_1 = fadd i32 %convolution_4, i32 %mul_1'
ST_20 : Operation 860 [4/4] (5.13ns)   --->   "%convolution_4_1 = fadd i32 %convolution_4, i32 %mul_1" [src/conv2.cpp:33]   --->   Operation 860 'fadd' 'convolution_4_1' <Predicate = (!icmp_ln11)> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 861 [1/3] (7.01ns)   --->   "%mul_s = fmul i32 %bitcast_ln11_11, i32 %layer1_output_load_10" [src/conv2.cpp:33]   --->   Operation 861 'fmul' 'mul_s' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 862 [1/3] (7.01ns)   --->   "%mul_10 = fmul i32 %bitcast_ln11_12, i32 %layer1_output_load_11" [src/conv2.cpp:33]   --->   Operation 862 'fmul' 'mul_10' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 863 [2/3] (7.01ns)   --->   "%mul_11 = fmul i32 %bitcast_ln11_13, i32 %layer1_output_load_12" [src/conv2.cpp:33]   --->   Operation 863 'fmul' 'mul_11' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 864 [2/3] (7.01ns)   --->   "%mul_12 = fmul i32 %bitcast_ln11_14, i32 %layer1_output_load_13" [src/conv2.cpp:33]   --->   Operation 864 'fmul' 'mul_12' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.27ns)   --->   Input mux for Operation 865 '%mul_13 = fmul i32 %bitcast_ln11_15, i32 %layer1_output_load_14'
ST_20 : Operation 865 [3/3] (5.73ns)   --->   "%mul_13 = fmul i32 %bitcast_ln11_15, i32 %layer1_output_load_14" [src/conv2.cpp:33]   --->   Operation 865 'fmul' 'mul_13' <Predicate = (!icmp_ln11)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.27ns)   --->   Input mux for Operation 866 '%mul_14 = fmul i32 %bitcast_ln11_16, i32 %layer1_output_load_15'
ST_20 : Operation 866 [3/3] (5.73ns)   --->   "%mul_14 = fmul i32 %bitcast_ln11_16, i32 %layer1_output_load_15" [src/conv2.cpp:33]   --->   Operation 866 'fmul' 'mul_14' <Predicate = (!icmp_ln11)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 867 [1/2] (1.23ns)   --->   "%layer1_output_load_16 = load i22 %layer1_output_addr_16" [src/conv2.cpp:33]   --->   Operation 867 'load' 'layer1_output_load_16' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_20 : Operation 868 [1/2] (1.23ns)   --->   "%layer1_output_load_17 = load i22 %layer1_output_addr_17" [src/conv2.cpp:33]   --->   Operation 868 'load' 'layer1_output_load_17' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_20 : Operation 869 [2/2] (1.23ns)   --->   "%layer1_output_load_18 = load i22 %layer1_output_addr_18" [src/conv2.cpp:33]   --->   Operation 869 'load' 'layer1_output_load_18' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_20 : Operation 870 [2/2] (1.23ns)   --->   "%layer1_output_load_19 = load i22 %layer1_output_addr_19" [src/conv2.cpp:33]   --->   Operation 870 'load' 'layer1_output_load_19' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>

State 21 <SV = 20> <Delay = 7.01>
ST_21 : Operation 871 [1/1] (0.00ns)   --->   "%bitcast_ln11_17 = bitcast i32 %conv2_weights_load_16" [src/conv2.cpp:11]   --->   Operation 871 'bitcast' 'bitcast_ln11_17' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_21 : Operation 872 [1/1] (0.00ns)   --->   "%bitcast_ln11_18 = bitcast i32 %conv2_weights_load_17" [src/conv2.cpp:11]   --->   Operation 872 'bitcast' 'bitcast_ln11_18' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_21 : Operation 873 [1/2] (1.23ns)   --->   "%conv2_weights_load_36 = load i11 %conv2_weights_addr_36" [src/conv2.cpp:11]   --->   Operation 873 'load' 'conv2_weights_load_36' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_21 : Operation 874 [1/2] (1.23ns)   --->   "%conv2_weights_load_37 = load i11 %conv2_weights_addr_37" [src/conv2.cpp:11]   --->   Operation 874 'load' 'conv2_weights_load_37' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_21 : Operation 875 [1/1] (0.38ns)   --->   "%select_ln11_40 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 875 'select' 'select_ln11_40' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 876 [1/1] (0.00ns)   --->   "%or_ln11_37 = or i11 %select_ln11_40, i11 38" [src/conv2.cpp:11]   --->   Operation 876 'or' 'or_ln11_37' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_21 : Operation 877 [1/1] (0.00ns)   --->   "%zext_ln33_55 = zext i11 %or_ln11_37" [src/conv2.cpp:33]   --->   Operation 877 'zext' 'zext_ln33_55' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_21 : Operation 878 [1/1] (0.00ns)   --->   "%conv2_weights_addr_38 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_55" [src/conv2.cpp:33]   --->   Operation 878 'getelementptr' 'conv2_weights_addr_38' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_21 : Operation 879 [2/2] (1.23ns)   --->   "%conv2_weights_load_38 = load i11 %conv2_weights_addr_38" [src/conv2.cpp:11]   --->   Operation 879 'load' 'conv2_weights_load_38' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_21 : Operation 880 [1/1] (0.38ns)   --->   "%select_ln11_41 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 880 'select' 'select_ln11_41' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 881 [1/1] (0.00ns)   --->   "%or_ln11_38 = or i11 %select_ln11_41, i11 39" [src/conv2.cpp:11]   --->   Operation 881 'or' 'or_ln11_38' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_21 : Operation 882 [1/1] (0.00ns)   --->   "%zext_ln33_56 = zext i11 %or_ln11_38" [src/conv2.cpp:33]   --->   Operation 882 'zext' 'zext_ln33_56' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_21 : Operation 883 [1/1] (0.00ns)   --->   "%conv2_weights_addr_39 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_56" [src/conv2.cpp:33]   --->   Operation 883 'getelementptr' 'conv2_weights_addr_39' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_21 : Operation 884 [2/2] (1.23ns)   --->   "%conv2_weights_load_39 = load i11 %conv2_weights_addr_39" [src/conv2.cpp:11]   --->   Operation 884 'load' 'conv2_weights_load_39' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_21 : Operation 885 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_37 = add i22 %sub_ln33, i22 1300500" [src/conv2.cpp:33]   --->   Operation 885 'add' 'add_ln33_37' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 886 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_38 = add i22 %sub_ln33, i22 1365525" [src/conv2.cpp:33]   --->   Operation 886 'add' 'add_ln33_38' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 887 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_101 = add i22 %add_ln33_37, i22 %result" [src/conv2.cpp:33]   --->   Operation 887 'add' 'add_ln33_101' <Predicate = (!icmp_ln11)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 888 [1/1] (0.00ns)   --->   "%zext_ln33_102 = zext i22 %add_ln33_101" [src/conv2.cpp:33]   --->   Operation 888 'zext' 'zext_ln33_102' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_21 : Operation 889 [1/1] (0.00ns)   --->   "%layer1_output_addr_20 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_102" [src/conv2.cpp:33]   --->   Operation 889 'getelementptr' 'layer1_output_addr_20' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_21 : Operation 890 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_102 = add i22 %add_ln33_38, i22 %result" [src/conv2.cpp:33]   --->   Operation 890 'add' 'add_ln33_102' <Predicate = (!icmp_ln11)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 891 [1/1] (0.00ns)   --->   "%zext_ln33_103 = zext i22 %add_ln33_102" [src/conv2.cpp:33]   --->   Operation 891 'zext' 'zext_ln33_103' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_21 : Operation 892 [1/1] (0.00ns)   --->   "%layer1_output_addr_21 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_103" [src/conv2.cpp:33]   --->   Operation 892 'getelementptr' 'layer1_output_addr_21' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_21 : Operation 893 [3/4] (6.43ns)   --->   "%convolution_4_1 = fadd i32 %convolution_4, i32 %mul_1" [src/conv2.cpp:33]   --->   Operation 893 'fadd' 'convolution_4_1' <Predicate = (!icmp_ln11)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 894 [1/3] (7.01ns)   --->   "%mul_11 = fmul i32 %bitcast_ln11_13, i32 %layer1_output_load_12" [src/conv2.cpp:33]   --->   Operation 894 'fmul' 'mul_11' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 895 [1/3] (7.01ns)   --->   "%mul_12 = fmul i32 %bitcast_ln11_14, i32 %layer1_output_load_13" [src/conv2.cpp:33]   --->   Operation 895 'fmul' 'mul_12' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 896 [2/3] (7.01ns)   --->   "%mul_13 = fmul i32 %bitcast_ln11_15, i32 %layer1_output_load_14" [src/conv2.cpp:33]   --->   Operation 896 'fmul' 'mul_13' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 897 [2/3] (7.01ns)   --->   "%mul_14 = fmul i32 %bitcast_ln11_16, i32 %layer1_output_load_15" [src/conv2.cpp:33]   --->   Operation 897 'fmul' 'mul_14' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.27ns)   --->   Input mux for Operation 898 '%mul_15 = fmul i32 %bitcast_ln11_17, i32 %layer1_output_load_16'
ST_21 : Operation 898 [3/3] (5.73ns)   --->   "%mul_15 = fmul i32 %bitcast_ln11_17, i32 %layer1_output_load_16" [src/conv2.cpp:33]   --->   Operation 898 'fmul' 'mul_15' <Predicate = (!icmp_ln11)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.27ns)   --->   Input mux for Operation 899 '%mul_16 = fmul i32 %bitcast_ln11_18, i32 %layer1_output_load_17'
ST_21 : Operation 899 [3/3] (5.73ns)   --->   "%mul_16 = fmul i32 %bitcast_ln11_18, i32 %layer1_output_load_17" [src/conv2.cpp:33]   --->   Operation 899 'fmul' 'mul_16' <Predicate = (!icmp_ln11)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 900 [1/2] (1.23ns)   --->   "%layer1_output_load_18 = load i22 %layer1_output_addr_18" [src/conv2.cpp:33]   --->   Operation 900 'load' 'layer1_output_load_18' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_21 : Operation 901 [1/2] (1.23ns)   --->   "%layer1_output_load_19 = load i22 %layer1_output_addr_19" [src/conv2.cpp:33]   --->   Operation 901 'load' 'layer1_output_load_19' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_21 : Operation 902 [2/2] (1.23ns)   --->   "%layer1_output_load_20 = load i22 %layer1_output_addr_20" [src/conv2.cpp:33]   --->   Operation 902 'load' 'layer1_output_load_20' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_21 : Operation 903 [2/2] (1.23ns)   --->   "%layer1_output_load_21 = load i22 %layer1_output_addr_21" [src/conv2.cpp:33]   --->   Operation 903 'load' 'layer1_output_load_21' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>

State 22 <SV = 21> <Delay = 7.01>
ST_22 : Operation 904 [1/1] (0.00ns)   --->   "%bitcast_ln11_19 = bitcast i32 %conv2_weights_load_18" [src/conv2.cpp:11]   --->   Operation 904 'bitcast' 'bitcast_ln11_19' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_22 : Operation 905 [1/1] (0.00ns)   --->   "%bitcast_ln11_20 = bitcast i32 %conv2_weights_load_19" [src/conv2.cpp:11]   --->   Operation 905 'bitcast' 'bitcast_ln11_20' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_22 : Operation 906 [1/2] (1.23ns)   --->   "%conv2_weights_load_38 = load i11 %conv2_weights_addr_38" [src/conv2.cpp:11]   --->   Operation 906 'load' 'conv2_weights_load_38' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_22 : Operation 907 [1/2] (1.23ns)   --->   "%conv2_weights_load_39 = load i11 %conv2_weights_addr_39" [src/conv2.cpp:11]   --->   Operation 907 'load' 'conv2_weights_load_39' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_22 : Operation 908 [1/1] (0.38ns)   --->   "%select_ln11_42 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 908 'select' 'select_ln11_42' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 909 [1/1] (0.00ns)   --->   "%or_ln11_39 = or i11 %select_ln11_42, i11 40" [src/conv2.cpp:11]   --->   Operation 909 'or' 'or_ln11_39' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_22 : Operation 910 [1/1] (0.00ns)   --->   "%zext_ln33_57 = zext i11 %or_ln11_39" [src/conv2.cpp:33]   --->   Operation 910 'zext' 'zext_ln33_57' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_22 : Operation 911 [1/1] (0.00ns)   --->   "%conv2_weights_addr_40 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_57" [src/conv2.cpp:33]   --->   Operation 911 'getelementptr' 'conv2_weights_addr_40' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_22 : Operation 912 [2/2] (1.23ns)   --->   "%conv2_weights_load_40 = load i11 %conv2_weights_addr_40" [src/conv2.cpp:11]   --->   Operation 912 'load' 'conv2_weights_load_40' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_22 : Operation 913 [1/1] (0.38ns)   --->   "%select_ln11_43 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 913 'select' 'select_ln11_43' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 914 [1/1] (0.00ns)   --->   "%or_ln11_40 = or i11 %select_ln11_43, i11 41" [src/conv2.cpp:11]   --->   Operation 914 'or' 'or_ln11_40' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_22 : Operation 915 [1/1] (0.00ns)   --->   "%zext_ln33_58 = zext i11 %or_ln11_40" [src/conv2.cpp:33]   --->   Operation 915 'zext' 'zext_ln33_58' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_22 : Operation 916 [1/1] (0.00ns)   --->   "%conv2_weights_addr_41 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_58" [src/conv2.cpp:33]   --->   Operation 916 'getelementptr' 'conv2_weights_addr_41' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_22 : Operation 917 [2/2] (1.23ns)   --->   "%conv2_weights_load_41 = load i11 %conv2_weights_addr_41" [src/conv2.cpp:11]   --->   Operation 917 'load' 'conv2_weights_load_41' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_22 : Operation 918 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_39 = add i22 %sub_ln33, i22 1430550" [src/conv2.cpp:33]   --->   Operation 918 'add' 'add_ln33_39' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 919 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_40 = add i22 %sub_ln33, i22 1495575" [src/conv2.cpp:33]   --->   Operation 919 'add' 'add_ln33_40' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 920 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_103 = add i22 %add_ln33_39, i22 %result" [src/conv2.cpp:33]   --->   Operation 920 'add' 'add_ln33_103' <Predicate = (!icmp_ln11)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 921 [1/1] (0.00ns)   --->   "%zext_ln33_104 = zext i22 %add_ln33_103" [src/conv2.cpp:33]   --->   Operation 921 'zext' 'zext_ln33_104' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_22 : Operation 922 [1/1] (0.00ns)   --->   "%layer1_output_addr_22 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_104" [src/conv2.cpp:33]   --->   Operation 922 'getelementptr' 'layer1_output_addr_22' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_22 : Operation 923 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_104 = add i22 %add_ln33_40, i22 %result" [src/conv2.cpp:33]   --->   Operation 923 'add' 'add_ln33_104' <Predicate = (!icmp_ln11)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 924 [1/1] (0.00ns)   --->   "%zext_ln33_105 = zext i22 %add_ln33_104" [src/conv2.cpp:33]   --->   Operation 924 'zext' 'zext_ln33_105' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_22 : Operation 925 [1/1] (0.00ns)   --->   "%layer1_output_addr_23 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_105" [src/conv2.cpp:33]   --->   Operation 925 'getelementptr' 'layer1_output_addr_23' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_22 : Operation 926 [2/4] (6.43ns)   --->   "%convolution_4_1 = fadd i32 %convolution_4, i32 %mul_1" [src/conv2.cpp:33]   --->   Operation 926 'fadd' 'convolution_4_1' <Predicate = (!icmp_ln11)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 927 [1/3] (7.01ns)   --->   "%mul_13 = fmul i32 %bitcast_ln11_15, i32 %layer1_output_load_14" [src/conv2.cpp:33]   --->   Operation 927 'fmul' 'mul_13' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 928 [1/3] (7.01ns)   --->   "%mul_14 = fmul i32 %bitcast_ln11_16, i32 %layer1_output_load_15" [src/conv2.cpp:33]   --->   Operation 928 'fmul' 'mul_14' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 929 [2/3] (7.01ns)   --->   "%mul_15 = fmul i32 %bitcast_ln11_17, i32 %layer1_output_load_16" [src/conv2.cpp:33]   --->   Operation 929 'fmul' 'mul_15' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 930 [2/3] (7.01ns)   --->   "%mul_16 = fmul i32 %bitcast_ln11_18, i32 %layer1_output_load_17" [src/conv2.cpp:33]   --->   Operation 930 'fmul' 'mul_16' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.27ns)   --->   Input mux for Operation 931 '%mul_17 = fmul i32 %bitcast_ln11_19, i32 %layer1_output_load_18'
ST_22 : Operation 931 [3/3] (5.73ns)   --->   "%mul_17 = fmul i32 %bitcast_ln11_19, i32 %layer1_output_load_18" [src/conv2.cpp:33]   --->   Operation 931 'fmul' 'mul_17' <Predicate = (!icmp_ln11)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.27ns)   --->   Input mux for Operation 932 '%mul_18 = fmul i32 %bitcast_ln11_20, i32 %layer1_output_load_19'
ST_22 : Operation 932 [3/3] (5.73ns)   --->   "%mul_18 = fmul i32 %bitcast_ln11_20, i32 %layer1_output_load_19" [src/conv2.cpp:33]   --->   Operation 932 'fmul' 'mul_18' <Predicate = (!icmp_ln11)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 933 [1/2] (1.23ns)   --->   "%layer1_output_load_20 = load i22 %layer1_output_addr_20" [src/conv2.cpp:33]   --->   Operation 933 'load' 'layer1_output_load_20' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_22 : Operation 934 [1/2] (1.23ns)   --->   "%layer1_output_load_21 = load i22 %layer1_output_addr_21" [src/conv2.cpp:33]   --->   Operation 934 'load' 'layer1_output_load_21' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_22 : Operation 935 [2/2] (1.23ns)   --->   "%layer1_output_load_22 = load i22 %layer1_output_addr_22" [src/conv2.cpp:33]   --->   Operation 935 'load' 'layer1_output_load_22' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_22 : Operation 936 [2/2] (1.23ns)   --->   "%layer1_output_load_23 = load i22 %layer1_output_addr_23" [src/conv2.cpp:33]   --->   Operation 936 'load' 'layer1_output_load_23' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>

State 23 <SV = 22> <Delay = 7.01>
ST_23 : Operation 937 [1/1] (0.00ns)   --->   "%bitcast_ln11_21 = bitcast i32 %conv2_weights_load_20" [src/conv2.cpp:11]   --->   Operation 937 'bitcast' 'bitcast_ln11_21' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_23 : Operation 938 [1/1] (0.00ns)   --->   "%bitcast_ln11_22 = bitcast i32 %conv2_weights_load_21" [src/conv2.cpp:11]   --->   Operation 938 'bitcast' 'bitcast_ln11_22' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_23 : Operation 939 [1/2] (1.23ns)   --->   "%conv2_weights_load_40 = load i11 %conv2_weights_addr_40" [src/conv2.cpp:11]   --->   Operation 939 'load' 'conv2_weights_load_40' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_23 : Operation 940 [1/2] (1.23ns)   --->   "%conv2_weights_load_41 = load i11 %conv2_weights_addr_41" [src/conv2.cpp:11]   --->   Operation 940 'load' 'conv2_weights_load_41' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_23 : Operation 941 [1/1] (0.38ns)   --->   "%select_ln11_44 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 941 'select' 'select_ln11_44' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 942 [1/1] (0.00ns)   --->   "%or_ln11_41 = or i11 %select_ln11_44, i11 42" [src/conv2.cpp:11]   --->   Operation 942 'or' 'or_ln11_41' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_23 : Operation 943 [1/1] (0.00ns)   --->   "%zext_ln33_59 = zext i11 %or_ln11_41" [src/conv2.cpp:33]   --->   Operation 943 'zext' 'zext_ln33_59' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_23 : Operation 944 [1/1] (0.00ns)   --->   "%conv2_weights_addr_42 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_59" [src/conv2.cpp:33]   --->   Operation 944 'getelementptr' 'conv2_weights_addr_42' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_23 : Operation 945 [2/2] (1.23ns)   --->   "%conv2_weights_load_42 = load i11 %conv2_weights_addr_42" [src/conv2.cpp:11]   --->   Operation 945 'load' 'conv2_weights_load_42' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_23 : Operation 946 [1/1] (0.38ns)   --->   "%select_ln11_45 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 946 'select' 'select_ln11_45' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 947 [1/1] (0.00ns)   --->   "%or_ln11_42 = or i11 %select_ln11_45, i11 43" [src/conv2.cpp:11]   --->   Operation 947 'or' 'or_ln11_42' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_23 : Operation 948 [1/1] (0.00ns)   --->   "%zext_ln33_60 = zext i11 %or_ln11_42" [src/conv2.cpp:33]   --->   Operation 948 'zext' 'zext_ln33_60' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_23 : Operation 949 [1/1] (0.00ns)   --->   "%conv2_weights_addr_43 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_60" [src/conv2.cpp:33]   --->   Operation 949 'getelementptr' 'conv2_weights_addr_43' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_23 : Operation 950 [2/2] (1.23ns)   --->   "%conv2_weights_load_43 = load i11 %conv2_weights_addr_43" [src/conv2.cpp:11]   --->   Operation 950 'load' 'conv2_weights_load_43' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_23 : Operation 951 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_41 = add i22 %sub_ln33, i22 1560600" [src/conv2.cpp:33]   --->   Operation 951 'add' 'add_ln33_41' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 952 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_42 = add i22 %sub_ln33, i22 1625625" [src/conv2.cpp:33]   --->   Operation 952 'add' 'add_ln33_42' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 953 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_105 = add i22 %add_ln33_41, i22 %result" [src/conv2.cpp:33]   --->   Operation 953 'add' 'add_ln33_105' <Predicate = (!icmp_ln11)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 954 [1/1] (0.00ns)   --->   "%zext_ln33_106 = zext i22 %add_ln33_105" [src/conv2.cpp:33]   --->   Operation 954 'zext' 'zext_ln33_106' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_23 : Operation 955 [1/1] (0.00ns)   --->   "%layer1_output_addr_24 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_106" [src/conv2.cpp:33]   --->   Operation 955 'getelementptr' 'layer1_output_addr_24' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_23 : Operation 956 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_106 = add i22 %add_ln33_42, i22 %result" [src/conv2.cpp:33]   --->   Operation 956 'add' 'add_ln33_106' <Predicate = (!icmp_ln11)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 957 [1/1] (0.00ns)   --->   "%zext_ln33_107 = zext i22 %add_ln33_106" [src/conv2.cpp:33]   --->   Operation 957 'zext' 'zext_ln33_107' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_23 : Operation 958 [1/1] (0.00ns)   --->   "%layer1_output_addr_25 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_107" [src/conv2.cpp:33]   --->   Operation 958 'getelementptr' 'layer1_output_addr_25' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_23 : Operation 959 [1/4] (6.43ns)   --->   "%convolution_4_1 = fadd i32 %convolution_4, i32 %mul_1" [src/conv2.cpp:33]   --->   Operation 959 'fadd' 'convolution_4_1' <Predicate = (!icmp_ln11)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 960 [1/3] (7.01ns)   --->   "%mul_15 = fmul i32 %bitcast_ln11_17, i32 %layer1_output_load_16" [src/conv2.cpp:33]   --->   Operation 960 'fmul' 'mul_15' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 961 [1/3] (7.01ns)   --->   "%mul_16 = fmul i32 %bitcast_ln11_18, i32 %layer1_output_load_17" [src/conv2.cpp:33]   --->   Operation 961 'fmul' 'mul_16' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 962 [2/3] (7.01ns)   --->   "%mul_17 = fmul i32 %bitcast_ln11_19, i32 %layer1_output_load_18" [src/conv2.cpp:33]   --->   Operation 962 'fmul' 'mul_17' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 963 [2/3] (7.01ns)   --->   "%mul_18 = fmul i32 %bitcast_ln11_20, i32 %layer1_output_load_19" [src/conv2.cpp:33]   --->   Operation 963 'fmul' 'mul_18' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.27ns)   --->   Input mux for Operation 964 '%mul_19 = fmul i32 %bitcast_ln11_21, i32 %layer1_output_load_20'
ST_23 : Operation 964 [3/3] (5.73ns)   --->   "%mul_19 = fmul i32 %bitcast_ln11_21, i32 %layer1_output_load_20" [src/conv2.cpp:33]   --->   Operation 964 'fmul' 'mul_19' <Predicate = (!icmp_ln11)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.27ns)   --->   Input mux for Operation 965 '%mul_20 = fmul i32 %bitcast_ln11_22, i32 %layer1_output_load_21'
ST_23 : Operation 965 [3/3] (5.73ns)   --->   "%mul_20 = fmul i32 %bitcast_ln11_22, i32 %layer1_output_load_21" [src/conv2.cpp:33]   --->   Operation 965 'fmul' 'mul_20' <Predicate = (!icmp_ln11)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 966 [1/2] (1.23ns)   --->   "%layer1_output_load_22 = load i22 %layer1_output_addr_22" [src/conv2.cpp:33]   --->   Operation 966 'load' 'layer1_output_load_22' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_23 : Operation 967 [1/2] (1.23ns)   --->   "%layer1_output_load_23 = load i22 %layer1_output_addr_23" [src/conv2.cpp:33]   --->   Operation 967 'load' 'layer1_output_load_23' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_23 : Operation 968 [2/2] (1.23ns)   --->   "%layer1_output_load_24 = load i22 %layer1_output_addr_24" [src/conv2.cpp:33]   --->   Operation 968 'load' 'layer1_output_load_24' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_23 : Operation 969 [2/2] (1.23ns)   --->   "%layer1_output_load_25 = load i22 %layer1_output_addr_25" [src/conv2.cpp:33]   --->   Operation 969 'load' 'layer1_output_load_25' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>

State 24 <SV = 23> <Delay = 7.01>
ST_24 : Operation 970 [1/1] (0.00ns)   --->   "%bitcast_ln11_23 = bitcast i32 %conv2_weights_load_22" [src/conv2.cpp:11]   --->   Operation 970 'bitcast' 'bitcast_ln11_23' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_24 : Operation 971 [1/1] (0.00ns)   --->   "%bitcast_ln11_24 = bitcast i32 %conv2_weights_load_23" [src/conv2.cpp:11]   --->   Operation 971 'bitcast' 'bitcast_ln11_24' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_24 : Operation 972 [1/2] (1.23ns)   --->   "%conv2_weights_load_42 = load i11 %conv2_weights_addr_42" [src/conv2.cpp:11]   --->   Operation 972 'load' 'conv2_weights_load_42' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_24 : Operation 973 [1/2] (1.23ns)   --->   "%conv2_weights_load_43 = load i11 %conv2_weights_addr_43" [src/conv2.cpp:11]   --->   Operation 973 'load' 'conv2_weights_load_43' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_24 : Operation 974 [1/1] (0.38ns)   --->   "%select_ln11_46 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 974 'select' 'select_ln11_46' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 975 [1/1] (0.00ns)   --->   "%or_ln11_43 = or i11 %select_ln11_46, i11 44" [src/conv2.cpp:11]   --->   Operation 975 'or' 'or_ln11_43' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_24 : Operation 976 [1/1] (0.00ns)   --->   "%zext_ln33_61 = zext i11 %or_ln11_43" [src/conv2.cpp:33]   --->   Operation 976 'zext' 'zext_ln33_61' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_24 : Operation 977 [1/1] (0.00ns)   --->   "%conv2_weights_addr_44 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_61" [src/conv2.cpp:33]   --->   Operation 977 'getelementptr' 'conv2_weights_addr_44' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_24 : Operation 978 [2/2] (1.23ns)   --->   "%conv2_weights_load_44 = load i11 %conv2_weights_addr_44" [src/conv2.cpp:11]   --->   Operation 978 'load' 'conv2_weights_load_44' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_24 : Operation 979 [1/1] (0.38ns)   --->   "%select_ln11_47 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 979 'select' 'select_ln11_47' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 980 [1/1] (0.00ns)   --->   "%or_ln11_44 = or i11 %select_ln11_47, i11 45" [src/conv2.cpp:11]   --->   Operation 980 'or' 'or_ln11_44' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_24 : Operation 981 [1/1] (0.00ns)   --->   "%zext_ln33_62 = zext i11 %or_ln11_44" [src/conv2.cpp:33]   --->   Operation 981 'zext' 'zext_ln33_62' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_24 : Operation 982 [1/1] (0.00ns)   --->   "%conv2_weights_addr_45 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_62" [src/conv2.cpp:33]   --->   Operation 982 'getelementptr' 'conv2_weights_addr_45' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_24 : Operation 983 [2/2] (1.23ns)   --->   "%conv2_weights_load_45 = load i11 %conv2_weights_addr_45" [src/conv2.cpp:11]   --->   Operation 983 'load' 'conv2_weights_load_45' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_24 : Operation 984 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_43 = add i22 %sub_ln33, i22 1690650" [src/conv2.cpp:33]   --->   Operation 984 'add' 'add_ln33_43' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 985 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_44 = add i22 %sub_ln33, i22 1755675" [src/conv2.cpp:33]   --->   Operation 985 'add' 'add_ln33_44' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 986 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_107 = add i22 %add_ln33_43, i22 %result" [src/conv2.cpp:33]   --->   Operation 986 'add' 'add_ln33_107' <Predicate = (!icmp_ln11)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 987 [1/1] (0.00ns)   --->   "%zext_ln33_108 = zext i22 %add_ln33_107" [src/conv2.cpp:33]   --->   Operation 987 'zext' 'zext_ln33_108' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_24 : Operation 988 [1/1] (0.00ns)   --->   "%layer1_output_addr_26 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_108" [src/conv2.cpp:33]   --->   Operation 988 'getelementptr' 'layer1_output_addr_26' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_24 : Operation 989 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_108 = add i22 %add_ln33_44, i22 %result" [src/conv2.cpp:33]   --->   Operation 989 'add' 'add_ln33_108' <Predicate = (!icmp_ln11)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 990 [1/1] (0.00ns)   --->   "%zext_ln33_109 = zext i22 %add_ln33_108" [src/conv2.cpp:33]   --->   Operation 990 'zext' 'zext_ln33_109' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_24 : Operation 991 [1/1] (0.00ns)   --->   "%layer1_output_addr_27 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_109" [src/conv2.cpp:33]   --->   Operation 991 'getelementptr' 'layer1_output_addr_27' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_24 : [1/1] (1.30ns)   --->   Input mux for Operation 992 '%convolution_4_2 = fadd i32 %convolution_4_1, i32 %mul_2'
ST_24 : Operation 992 [4/4] (5.13ns)   --->   "%convolution_4_2 = fadd i32 %convolution_4_1, i32 %mul_2" [src/conv2.cpp:33]   --->   Operation 992 'fadd' 'convolution_4_2' <Predicate = (!icmp_ln11)> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 993 [1/3] (7.01ns)   --->   "%mul_17 = fmul i32 %bitcast_ln11_19, i32 %layer1_output_load_18" [src/conv2.cpp:33]   --->   Operation 993 'fmul' 'mul_17' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 994 [1/3] (7.01ns)   --->   "%mul_18 = fmul i32 %bitcast_ln11_20, i32 %layer1_output_load_19" [src/conv2.cpp:33]   --->   Operation 994 'fmul' 'mul_18' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 995 [2/3] (7.01ns)   --->   "%mul_19 = fmul i32 %bitcast_ln11_21, i32 %layer1_output_load_20" [src/conv2.cpp:33]   --->   Operation 995 'fmul' 'mul_19' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 996 [2/3] (7.01ns)   --->   "%mul_20 = fmul i32 %bitcast_ln11_22, i32 %layer1_output_load_21" [src/conv2.cpp:33]   --->   Operation 996 'fmul' 'mul_20' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.27ns)   --->   Input mux for Operation 997 '%mul_21 = fmul i32 %bitcast_ln11_23, i32 %layer1_output_load_22'
ST_24 : Operation 997 [3/3] (5.73ns)   --->   "%mul_21 = fmul i32 %bitcast_ln11_23, i32 %layer1_output_load_22" [src/conv2.cpp:33]   --->   Operation 997 'fmul' 'mul_21' <Predicate = (!icmp_ln11)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.27ns)   --->   Input mux for Operation 998 '%mul_22 = fmul i32 %bitcast_ln11_24, i32 %layer1_output_load_23'
ST_24 : Operation 998 [3/3] (5.73ns)   --->   "%mul_22 = fmul i32 %bitcast_ln11_24, i32 %layer1_output_load_23" [src/conv2.cpp:33]   --->   Operation 998 'fmul' 'mul_22' <Predicate = (!icmp_ln11)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 999 [1/2] (1.23ns)   --->   "%layer1_output_load_24 = load i22 %layer1_output_addr_24" [src/conv2.cpp:33]   --->   Operation 999 'load' 'layer1_output_load_24' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_24 : Operation 1000 [1/2] (1.23ns)   --->   "%layer1_output_load_25 = load i22 %layer1_output_addr_25" [src/conv2.cpp:33]   --->   Operation 1000 'load' 'layer1_output_load_25' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_24 : Operation 1001 [2/2] (1.23ns)   --->   "%layer1_output_load_26 = load i22 %layer1_output_addr_26" [src/conv2.cpp:33]   --->   Operation 1001 'load' 'layer1_output_load_26' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_24 : Operation 1002 [2/2] (1.23ns)   --->   "%layer1_output_load_27 = load i22 %layer1_output_addr_27" [src/conv2.cpp:33]   --->   Operation 1002 'load' 'layer1_output_load_27' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>

State 25 <SV = 24> <Delay = 7.01>
ST_25 : Operation 1003 [1/1] (0.00ns)   --->   "%bitcast_ln11_25 = bitcast i32 %conv2_weights_load_24" [src/conv2.cpp:11]   --->   Operation 1003 'bitcast' 'bitcast_ln11_25' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_25 : Operation 1004 [1/1] (0.00ns)   --->   "%bitcast_ln11_26 = bitcast i32 %conv2_weights_load_25" [src/conv2.cpp:11]   --->   Operation 1004 'bitcast' 'bitcast_ln11_26' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_25 : Operation 1005 [1/2] (1.23ns)   --->   "%conv2_weights_load_44 = load i11 %conv2_weights_addr_44" [src/conv2.cpp:11]   --->   Operation 1005 'load' 'conv2_weights_load_44' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_25 : Operation 1006 [1/2] (1.23ns)   --->   "%conv2_weights_load_45 = load i11 %conv2_weights_addr_45" [src/conv2.cpp:11]   --->   Operation 1006 'load' 'conv2_weights_load_45' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_25 : Operation 1007 [1/1] (0.38ns)   --->   "%select_ln11_48 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 1007 'select' 'select_ln11_48' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1008 [1/1] (0.00ns)   --->   "%or_ln11_45 = or i11 %select_ln11_48, i11 46" [src/conv2.cpp:11]   --->   Operation 1008 'or' 'or_ln11_45' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_25 : Operation 1009 [1/1] (0.00ns)   --->   "%zext_ln33_63 = zext i11 %or_ln11_45" [src/conv2.cpp:33]   --->   Operation 1009 'zext' 'zext_ln33_63' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_25 : Operation 1010 [1/1] (0.00ns)   --->   "%conv2_weights_addr_46 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_63" [src/conv2.cpp:33]   --->   Operation 1010 'getelementptr' 'conv2_weights_addr_46' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_25 : Operation 1011 [2/2] (1.23ns)   --->   "%conv2_weights_load_46 = load i11 %conv2_weights_addr_46" [src/conv2.cpp:11]   --->   Operation 1011 'load' 'conv2_weights_load_46' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_25 : Operation 1012 [1/1] (0.38ns)   --->   "%select_ln11_49 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 1012 'select' 'select_ln11_49' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1013 [1/1] (0.00ns)   --->   "%or_ln11_46 = or i11 %select_ln11_49, i11 47" [src/conv2.cpp:11]   --->   Operation 1013 'or' 'or_ln11_46' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_25 : Operation 1014 [1/1] (0.00ns)   --->   "%zext_ln33_64 = zext i11 %or_ln11_46" [src/conv2.cpp:33]   --->   Operation 1014 'zext' 'zext_ln33_64' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_25 : Operation 1015 [1/1] (0.00ns)   --->   "%conv2_weights_addr_47 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_64" [src/conv2.cpp:33]   --->   Operation 1015 'getelementptr' 'conv2_weights_addr_47' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_25 : Operation 1016 [2/2] (1.23ns)   --->   "%conv2_weights_load_47 = load i11 %conv2_weights_addr_47" [src/conv2.cpp:11]   --->   Operation 1016 'load' 'conv2_weights_load_47' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_25 : Operation 1017 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_45 = add i22 %sub_ln33, i22 1820700" [src/conv2.cpp:33]   --->   Operation 1017 'add' 'add_ln33_45' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1018 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_46 = add i22 %sub_ln33, i22 1885725" [src/conv2.cpp:33]   --->   Operation 1018 'add' 'add_ln33_46' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1019 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_109 = add i22 %add_ln33_45, i22 %result" [src/conv2.cpp:33]   --->   Operation 1019 'add' 'add_ln33_109' <Predicate = (!icmp_ln11)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1020 [1/1] (0.00ns)   --->   "%zext_ln33_110 = zext i22 %add_ln33_109" [src/conv2.cpp:33]   --->   Operation 1020 'zext' 'zext_ln33_110' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_25 : Operation 1021 [1/1] (0.00ns)   --->   "%layer1_output_addr_28 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_110" [src/conv2.cpp:33]   --->   Operation 1021 'getelementptr' 'layer1_output_addr_28' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_25 : Operation 1022 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_110 = add i22 %add_ln33_46, i22 %result" [src/conv2.cpp:33]   --->   Operation 1022 'add' 'add_ln33_110' <Predicate = (!icmp_ln11)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1023 [1/1] (0.00ns)   --->   "%zext_ln33_111 = zext i22 %add_ln33_110" [src/conv2.cpp:33]   --->   Operation 1023 'zext' 'zext_ln33_111' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_25 : Operation 1024 [1/1] (0.00ns)   --->   "%layer1_output_addr_29 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_111" [src/conv2.cpp:33]   --->   Operation 1024 'getelementptr' 'layer1_output_addr_29' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_25 : Operation 1025 [3/4] (6.43ns)   --->   "%convolution_4_2 = fadd i32 %convolution_4_1, i32 %mul_2" [src/conv2.cpp:33]   --->   Operation 1025 'fadd' 'convolution_4_2' <Predicate = (!icmp_ln11)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1026 [1/3] (7.01ns)   --->   "%mul_19 = fmul i32 %bitcast_ln11_21, i32 %layer1_output_load_20" [src/conv2.cpp:33]   --->   Operation 1026 'fmul' 'mul_19' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1027 [1/3] (7.01ns)   --->   "%mul_20 = fmul i32 %bitcast_ln11_22, i32 %layer1_output_load_21" [src/conv2.cpp:33]   --->   Operation 1027 'fmul' 'mul_20' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1028 [2/3] (7.01ns)   --->   "%mul_21 = fmul i32 %bitcast_ln11_23, i32 %layer1_output_load_22" [src/conv2.cpp:33]   --->   Operation 1028 'fmul' 'mul_21' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1029 [2/3] (7.01ns)   --->   "%mul_22 = fmul i32 %bitcast_ln11_24, i32 %layer1_output_load_23" [src/conv2.cpp:33]   --->   Operation 1029 'fmul' 'mul_22' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.27ns)   --->   Input mux for Operation 1030 '%mul_23 = fmul i32 %bitcast_ln11_25, i32 %layer1_output_load_24'
ST_25 : Operation 1030 [3/3] (5.73ns)   --->   "%mul_23 = fmul i32 %bitcast_ln11_25, i32 %layer1_output_load_24" [src/conv2.cpp:33]   --->   Operation 1030 'fmul' 'mul_23' <Predicate = (!icmp_ln11)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.27ns)   --->   Input mux for Operation 1031 '%mul_24 = fmul i32 %bitcast_ln11_26, i32 %layer1_output_load_25'
ST_25 : Operation 1031 [3/3] (5.73ns)   --->   "%mul_24 = fmul i32 %bitcast_ln11_26, i32 %layer1_output_load_25" [src/conv2.cpp:33]   --->   Operation 1031 'fmul' 'mul_24' <Predicate = (!icmp_ln11)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1032 [1/2] (1.23ns)   --->   "%layer1_output_load_26 = load i22 %layer1_output_addr_26" [src/conv2.cpp:33]   --->   Operation 1032 'load' 'layer1_output_load_26' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_25 : Operation 1033 [1/2] (1.23ns)   --->   "%layer1_output_load_27 = load i22 %layer1_output_addr_27" [src/conv2.cpp:33]   --->   Operation 1033 'load' 'layer1_output_load_27' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_25 : Operation 1034 [2/2] (1.23ns)   --->   "%layer1_output_load_28 = load i22 %layer1_output_addr_28" [src/conv2.cpp:33]   --->   Operation 1034 'load' 'layer1_output_load_28' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_25 : Operation 1035 [2/2] (1.23ns)   --->   "%layer1_output_load_29 = load i22 %layer1_output_addr_29" [src/conv2.cpp:33]   --->   Operation 1035 'load' 'layer1_output_load_29' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>

State 26 <SV = 25> <Delay = 7.01>
ST_26 : Operation 1036 [1/1] (0.00ns)   --->   "%bitcast_ln11_27 = bitcast i32 %conv2_weights_load_26" [src/conv2.cpp:11]   --->   Operation 1036 'bitcast' 'bitcast_ln11_27' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_26 : Operation 1037 [1/1] (0.00ns)   --->   "%bitcast_ln11_28 = bitcast i32 %conv2_weights_load_27" [src/conv2.cpp:11]   --->   Operation 1037 'bitcast' 'bitcast_ln11_28' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_26 : Operation 1038 [1/2] (1.23ns)   --->   "%conv2_weights_load_46 = load i11 %conv2_weights_addr_46" [src/conv2.cpp:11]   --->   Operation 1038 'load' 'conv2_weights_load_46' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_26 : Operation 1039 [1/2] (1.23ns)   --->   "%conv2_weights_load_47 = load i11 %conv2_weights_addr_47" [src/conv2.cpp:11]   --->   Operation 1039 'load' 'conv2_weights_load_47' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_26 : Operation 1040 [1/1] (0.38ns)   --->   "%select_ln11_50 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 1040 'select' 'select_ln11_50' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1041 [1/1] (0.00ns)   --->   "%or_ln11_47 = or i11 %select_ln11_50, i11 48" [src/conv2.cpp:11]   --->   Operation 1041 'or' 'or_ln11_47' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_26 : Operation 1042 [1/1] (0.00ns)   --->   "%zext_ln33_65 = zext i11 %or_ln11_47" [src/conv2.cpp:33]   --->   Operation 1042 'zext' 'zext_ln33_65' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_26 : Operation 1043 [1/1] (0.00ns)   --->   "%conv2_weights_addr_48 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_65" [src/conv2.cpp:33]   --->   Operation 1043 'getelementptr' 'conv2_weights_addr_48' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_26 : Operation 1044 [2/2] (1.23ns)   --->   "%conv2_weights_load_48 = load i11 %conv2_weights_addr_48" [src/conv2.cpp:11]   --->   Operation 1044 'load' 'conv2_weights_load_48' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_26 : Operation 1045 [1/1] (0.38ns)   --->   "%select_ln11_51 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 1045 'select' 'select_ln11_51' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1046 [1/1] (0.00ns)   --->   "%or_ln11_48 = or i11 %select_ln11_51, i11 49" [src/conv2.cpp:11]   --->   Operation 1046 'or' 'or_ln11_48' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_26 : Operation 1047 [1/1] (0.00ns)   --->   "%zext_ln33_66 = zext i11 %or_ln11_48" [src/conv2.cpp:33]   --->   Operation 1047 'zext' 'zext_ln33_66' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_26 : Operation 1048 [1/1] (0.00ns)   --->   "%conv2_weights_addr_49 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_66" [src/conv2.cpp:33]   --->   Operation 1048 'getelementptr' 'conv2_weights_addr_49' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_26 : Operation 1049 [2/2] (1.23ns)   --->   "%conv2_weights_load_49 = load i11 %conv2_weights_addr_49" [src/conv2.cpp:11]   --->   Operation 1049 'load' 'conv2_weights_load_49' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_26 : Operation 1050 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_47 = add i22 %sub_ln33, i22 1950750" [src/conv2.cpp:33]   --->   Operation 1050 'add' 'add_ln33_47' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1051 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_48 = add i22 %sub_ln33, i22 2015775" [src/conv2.cpp:33]   --->   Operation 1051 'add' 'add_ln33_48' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1052 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_111 = add i22 %add_ln33_47, i22 %result" [src/conv2.cpp:33]   --->   Operation 1052 'add' 'add_ln33_111' <Predicate = (!icmp_ln11)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1053 [1/1] (0.00ns)   --->   "%zext_ln33_112 = zext i22 %add_ln33_111" [src/conv2.cpp:33]   --->   Operation 1053 'zext' 'zext_ln33_112' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_26 : Operation 1054 [1/1] (0.00ns)   --->   "%layer1_output_addr_30 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_112" [src/conv2.cpp:33]   --->   Operation 1054 'getelementptr' 'layer1_output_addr_30' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_26 : Operation 1055 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_112 = add i22 %add_ln33_48, i22 %result" [src/conv2.cpp:33]   --->   Operation 1055 'add' 'add_ln33_112' <Predicate = (!icmp_ln11)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1056 [1/1] (0.00ns)   --->   "%zext_ln33_113 = zext i22 %add_ln33_112" [src/conv2.cpp:33]   --->   Operation 1056 'zext' 'zext_ln33_113' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_26 : Operation 1057 [1/1] (0.00ns)   --->   "%layer1_output_addr_31 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_113" [src/conv2.cpp:33]   --->   Operation 1057 'getelementptr' 'layer1_output_addr_31' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_26 : Operation 1058 [2/4] (6.43ns)   --->   "%convolution_4_2 = fadd i32 %convolution_4_1, i32 %mul_2" [src/conv2.cpp:33]   --->   Operation 1058 'fadd' 'convolution_4_2' <Predicate = (!icmp_ln11)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1059 [1/3] (7.01ns)   --->   "%mul_21 = fmul i32 %bitcast_ln11_23, i32 %layer1_output_load_22" [src/conv2.cpp:33]   --->   Operation 1059 'fmul' 'mul_21' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1060 [1/3] (7.01ns)   --->   "%mul_22 = fmul i32 %bitcast_ln11_24, i32 %layer1_output_load_23" [src/conv2.cpp:33]   --->   Operation 1060 'fmul' 'mul_22' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1061 [2/3] (7.01ns)   --->   "%mul_23 = fmul i32 %bitcast_ln11_25, i32 %layer1_output_load_24" [src/conv2.cpp:33]   --->   Operation 1061 'fmul' 'mul_23' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1062 [2/3] (7.01ns)   --->   "%mul_24 = fmul i32 %bitcast_ln11_26, i32 %layer1_output_load_25" [src/conv2.cpp:33]   --->   Operation 1062 'fmul' 'mul_24' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.27ns)   --->   Input mux for Operation 1063 '%mul_25 = fmul i32 %bitcast_ln11_27, i32 %layer1_output_load_26'
ST_26 : Operation 1063 [3/3] (5.73ns)   --->   "%mul_25 = fmul i32 %bitcast_ln11_27, i32 %layer1_output_load_26" [src/conv2.cpp:33]   --->   Operation 1063 'fmul' 'mul_25' <Predicate = (!icmp_ln11)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.27ns)   --->   Input mux for Operation 1064 '%mul_26 = fmul i32 %bitcast_ln11_28, i32 %layer1_output_load_27'
ST_26 : Operation 1064 [3/3] (5.73ns)   --->   "%mul_26 = fmul i32 %bitcast_ln11_28, i32 %layer1_output_load_27" [src/conv2.cpp:33]   --->   Operation 1064 'fmul' 'mul_26' <Predicate = (!icmp_ln11)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1065 [1/2] (1.23ns)   --->   "%layer1_output_load_28 = load i22 %layer1_output_addr_28" [src/conv2.cpp:33]   --->   Operation 1065 'load' 'layer1_output_load_28' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_26 : Operation 1066 [1/2] (1.23ns)   --->   "%layer1_output_load_29 = load i22 %layer1_output_addr_29" [src/conv2.cpp:33]   --->   Operation 1066 'load' 'layer1_output_load_29' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_26 : Operation 1067 [2/2] (1.23ns)   --->   "%layer1_output_load_30 = load i22 %layer1_output_addr_30" [src/conv2.cpp:33]   --->   Operation 1067 'load' 'layer1_output_load_30' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_26 : Operation 1068 [2/2] (1.23ns)   --->   "%layer1_output_load_31 = load i22 %layer1_output_addr_31" [src/conv2.cpp:33]   --->   Operation 1068 'load' 'layer1_output_load_31' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>

State 27 <SV = 26> <Delay = 7.01>
ST_27 : Operation 1069 [1/1] (0.00ns)   --->   "%bitcast_ln11_29 = bitcast i32 %conv2_weights_load_28" [src/conv2.cpp:11]   --->   Operation 1069 'bitcast' 'bitcast_ln11_29' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_27 : Operation 1070 [1/1] (0.00ns)   --->   "%bitcast_ln11_30 = bitcast i32 %conv2_weights_load_29" [src/conv2.cpp:11]   --->   Operation 1070 'bitcast' 'bitcast_ln11_30' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_27 : Operation 1071 [1/2] (1.23ns)   --->   "%conv2_weights_load_48 = load i11 %conv2_weights_addr_48" [src/conv2.cpp:11]   --->   Operation 1071 'load' 'conv2_weights_load_48' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_27 : Operation 1072 [1/2] (1.23ns)   --->   "%conv2_weights_load_49 = load i11 %conv2_weights_addr_49" [src/conv2.cpp:11]   --->   Operation 1072 'load' 'conv2_weights_load_49' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_27 : Operation 1073 [1/1] (0.38ns)   --->   "%select_ln11_52 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 1073 'select' 'select_ln11_52' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1074 [1/1] (0.00ns)   --->   "%or_ln11_49 = or i11 %select_ln11_52, i11 50" [src/conv2.cpp:11]   --->   Operation 1074 'or' 'or_ln11_49' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_27 : Operation 1075 [1/1] (0.00ns)   --->   "%zext_ln33_67 = zext i11 %or_ln11_49" [src/conv2.cpp:33]   --->   Operation 1075 'zext' 'zext_ln33_67' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_27 : Operation 1076 [1/1] (0.00ns)   --->   "%conv2_weights_addr_50 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_67" [src/conv2.cpp:33]   --->   Operation 1076 'getelementptr' 'conv2_weights_addr_50' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_27 : Operation 1077 [2/2] (1.23ns)   --->   "%conv2_weights_load_50 = load i11 %conv2_weights_addr_50" [src/conv2.cpp:11]   --->   Operation 1077 'load' 'conv2_weights_load_50' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_27 : Operation 1078 [1/1] (0.38ns)   --->   "%select_ln11_53 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 1078 'select' 'select_ln11_53' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1079 [1/1] (0.00ns)   --->   "%or_ln11_50 = or i11 %select_ln11_53, i11 51" [src/conv2.cpp:11]   --->   Operation 1079 'or' 'or_ln11_50' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_27 : Operation 1080 [1/1] (0.00ns)   --->   "%zext_ln33_68 = zext i11 %or_ln11_50" [src/conv2.cpp:33]   --->   Operation 1080 'zext' 'zext_ln33_68' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_27 : Operation 1081 [1/1] (0.00ns)   --->   "%conv2_weights_addr_51 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_68" [src/conv2.cpp:33]   --->   Operation 1081 'getelementptr' 'conv2_weights_addr_51' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_27 : Operation 1082 [2/2] (1.23ns)   --->   "%conv2_weights_load_51 = load i11 %conv2_weights_addr_51" [src/conv2.cpp:11]   --->   Operation 1082 'load' 'conv2_weights_load_51' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_27 : Operation 1083 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_49 = add i22 %sub_ln33, i22 2080800" [src/conv2.cpp:33]   --->   Operation 1083 'add' 'add_ln33_49' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1084 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_50 = add i22 %sub_ln33, i22 2145825" [src/conv2.cpp:33]   --->   Operation 1084 'add' 'add_ln33_50' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1085 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_113 = add i22 %add_ln33_49, i22 %result" [src/conv2.cpp:33]   --->   Operation 1085 'add' 'add_ln33_113' <Predicate = (!icmp_ln11)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1086 [1/1] (0.00ns)   --->   "%zext_ln33_114 = zext i22 %add_ln33_113" [src/conv2.cpp:33]   --->   Operation 1086 'zext' 'zext_ln33_114' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_27 : Operation 1087 [1/1] (0.00ns)   --->   "%layer1_output_addr_32 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_114" [src/conv2.cpp:33]   --->   Operation 1087 'getelementptr' 'layer1_output_addr_32' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_27 : Operation 1088 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_114 = add i22 %add_ln33_50, i22 %result" [src/conv2.cpp:33]   --->   Operation 1088 'add' 'add_ln33_114' <Predicate = (!icmp_ln11)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1089 [1/1] (0.00ns)   --->   "%zext_ln33_115 = zext i22 %add_ln33_114" [src/conv2.cpp:33]   --->   Operation 1089 'zext' 'zext_ln33_115' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_27 : Operation 1090 [1/1] (0.00ns)   --->   "%layer1_output_addr_33 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_115" [src/conv2.cpp:33]   --->   Operation 1090 'getelementptr' 'layer1_output_addr_33' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_27 : Operation 1091 [1/4] (6.43ns)   --->   "%convolution_4_2 = fadd i32 %convolution_4_1, i32 %mul_2" [src/conv2.cpp:33]   --->   Operation 1091 'fadd' 'convolution_4_2' <Predicate = (!icmp_ln11)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1092 [1/3] (7.01ns)   --->   "%mul_23 = fmul i32 %bitcast_ln11_25, i32 %layer1_output_load_24" [src/conv2.cpp:33]   --->   Operation 1092 'fmul' 'mul_23' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1093 [1/3] (7.01ns)   --->   "%mul_24 = fmul i32 %bitcast_ln11_26, i32 %layer1_output_load_25" [src/conv2.cpp:33]   --->   Operation 1093 'fmul' 'mul_24' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1094 [2/3] (7.01ns)   --->   "%mul_25 = fmul i32 %bitcast_ln11_27, i32 %layer1_output_load_26" [src/conv2.cpp:33]   --->   Operation 1094 'fmul' 'mul_25' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1095 [2/3] (7.01ns)   --->   "%mul_26 = fmul i32 %bitcast_ln11_28, i32 %layer1_output_load_27" [src/conv2.cpp:33]   --->   Operation 1095 'fmul' 'mul_26' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.27ns)   --->   Input mux for Operation 1096 '%mul_27 = fmul i32 %bitcast_ln11_29, i32 %layer1_output_load_28'
ST_27 : Operation 1096 [3/3] (5.73ns)   --->   "%mul_27 = fmul i32 %bitcast_ln11_29, i32 %layer1_output_load_28" [src/conv2.cpp:33]   --->   Operation 1096 'fmul' 'mul_27' <Predicate = (!icmp_ln11)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.27ns)   --->   Input mux for Operation 1097 '%mul_28 = fmul i32 %bitcast_ln11_30, i32 %layer1_output_load_29'
ST_27 : Operation 1097 [3/3] (5.73ns)   --->   "%mul_28 = fmul i32 %bitcast_ln11_30, i32 %layer1_output_load_29" [src/conv2.cpp:33]   --->   Operation 1097 'fmul' 'mul_28' <Predicate = (!icmp_ln11)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1098 [1/2] (1.23ns)   --->   "%layer1_output_load_30 = load i22 %layer1_output_addr_30" [src/conv2.cpp:33]   --->   Operation 1098 'load' 'layer1_output_load_30' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_27 : Operation 1099 [1/2] (1.23ns)   --->   "%layer1_output_load_31 = load i22 %layer1_output_addr_31" [src/conv2.cpp:33]   --->   Operation 1099 'load' 'layer1_output_load_31' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_27 : Operation 1100 [2/2] (1.23ns)   --->   "%layer1_output_load_32 = load i22 %layer1_output_addr_32" [src/conv2.cpp:33]   --->   Operation 1100 'load' 'layer1_output_load_32' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_27 : Operation 1101 [2/2] (1.23ns)   --->   "%layer1_output_load_33 = load i22 %layer1_output_addr_33" [src/conv2.cpp:33]   --->   Operation 1101 'load' 'layer1_output_load_33' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>

State 28 <SV = 27> <Delay = 7.01>
ST_28 : Operation 1102 [1/1] (0.00ns)   --->   "%bitcast_ln11_31 = bitcast i32 %conv2_weights_load_30" [src/conv2.cpp:11]   --->   Operation 1102 'bitcast' 'bitcast_ln11_31' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_28 : Operation 1103 [1/1] (0.00ns)   --->   "%bitcast_ln11_32 = bitcast i32 %conv2_weights_load_31" [src/conv2.cpp:11]   --->   Operation 1103 'bitcast' 'bitcast_ln11_32' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_28 : Operation 1104 [1/2] (1.23ns)   --->   "%conv2_weights_load_50 = load i11 %conv2_weights_addr_50" [src/conv2.cpp:11]   --->   Operation 1104 'load' 'conv2_weights_load_50' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_28 : Operation 1105 [1/2] (1.23ns)   --->   "%conv2_weights_load_51 = load i11 %conv2_weights_addr_51" [src/conv2.cpp:11]   --->   Operation 1105 'load' 'conv2_weights_load_51' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_28 : Operation 1106 [1/1] (0.38ns)   --->   "%select_ln11_54 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 1106 'select' 'select_ln11_54' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1107 [1/1] (0.00ns)   --->   "%or_ln11_51 = or i11 %select_ln11_54, i11 52" [src/conv2.cpp:11]   --->   Operation 1107 'or' 'or_ln11_51' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_28 : Operation 1108 [1/1] (0.00ns)   --->   "%zext_ln33_69 = zext i11 %or_ln11_51" [src/conv2.cpp:33]   --->   Operation 1108 'zext' 'zext_ln33_69' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_28 : Operation 1109 [1/1] (0.00ns)   --->   "%conv2_weights_addr_52 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_69" [src/conv2.cpp:33]   --->   Operation 1109 'getelementptr' 'conv2_weights_addr_52' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_28 : Operation 1110 [2/2] (1.23ns)   --->   "%conv2_weights_load_52 = load i11 %conv2_weights_addr_52" [src/conv2.cpp:11]   --->   Operation 1110 'load' 'conv2_weights_load_52' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_28 : Operation 1111 [1/1] (0.38ns)   --->   "%select_ln11_55 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 1111 'select' 'select_ln11_55' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1112 [1/1] (0.00ns)   --->   "%or_ln11_52 = or i11 %select_ln11_55, i11 53" [src/conv2.cpp:11]   --->   Operation 1112 'or' 'or_ln11_52' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_28 : Operation 1113 [1/1] (0.00ns)   --->   "%zext_ln33_70 = zext i11 %or_ln11_52" [src/conv2.cpp:33]   --->   Operation 1113 'zext' 'zext_ln33_70' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_28 : Operation 1114 [1/1] (0.00ns)   --->   "%conv2_weights_addr_53 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_70" [src/conv2.cpp:33]   --->   Operation 1114 'getelementptr' 'conv2_weights_addr_53' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_28 : Operation 1115 [2/2] (1.23ns)   --->   "%conv2_weights_load_53 = load i11 %conv2_weights_addr_53" [src/conv2.cpp:11]   --->   Operation 1115 'load' 'conv2_weights_load_53' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_28 : Operation 1116 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_51 = add i22 %sub_ln33, i22 2210850" [src/conv2.cpp:33]   --->   Operation 1116 'add' 'add_ln33_51' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1117 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_52 = add i22 %sub_ln33, i22 2275875" [src/conv2.cpp:33]   --->   Operation 1117 'add' 'add_ln33_52' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1118 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_115 = add i22 %add_ln33_51, i22 %result" [src/conv2.cpp:33]   --->   Operation 1118 'add' 'add_ln33_115' <Predicate = (!icmp_ln11)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1119 [1/1] (0.00ns)   --->   "%zext_ln33_116 = zext i22 %add_ln33_115" [src/conv2.cpp:33]   --->   Operation 1119 'zext' 'zext_ln33_116' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_28 : Operation 1120 [1/1] (0.00ns)   --->   "%layer1_output_addr_34 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_116" [src/conv2.cpp:33]   --->   Operation 1120 'getelementptr' 'layer1_output_addr_34' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_28 : Operation 1121 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_116 = add i22 %add_ln33_52, i22 %result" [src/conv2.cpp:33]   --->   Operation 1121 'add' 'add_ln33_116' <Predicate = (!icmp_ln11)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1122 [1/1] (0.00ns)   --->   "%zext_ln33_117 = zext i22 %add_ln33_116" [src/conv2.cpp:33]   --->   Operation 1122 'zext' 'zext_ln33_117' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_28 : Operation 1123 [1/1] (0.00ns)   --->   "%layer1_output_addr_35 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_117" [src/conv2.cpp:33]   --->   Operation 1123 'getelementptr' 'layer1_output_addr_35' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_28 : [1/1] (1.30ns)   --->   Input mux for Operation 1124 '%convolution_4_3 = fadd i32 %convolution_4_2, i32 %mul_3'
ST_28 : Operation 1124 [4/4] (5.13ns)   --->   "%convolution_4_3 = fadd i32 %convolution_4_2, i32 %mul_3" [src/conv2.cpp:33]   --->   Operation 1124 'fadd' 'convolution_4_3' <Predicate = (!icmp_ln11)> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1125 [1/3] (7.01ns)   --->   "%mul_25 = fmul i32 %bitcast_ln11_27, i32 %layer1_output_load_26" [src/conv2.cpp:33]   --->   Operation 1125 'fmul' 'mul_25' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1126 [1/3] (7.01ns)   --->   "%mul_26 = fmul i32 %bitcast_ln11_28, i32 %layer1_output_load_27" [src/conv2.cpp:33]   --->   Operation 1126 'fmul' 'mul_26' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1127 [2/3] (7.01ns)   --->   "%mul_27 = fmul i32 %bitcast_ln11_29, i32 %layer1_output_load_28" [src/conv2.cpp:33]   --->   Operation 1127 'fmul' 'mul_27' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1128 [2/3] (7.01ns)   --->   "%mul_28 = fmul i32 %bitcast_ln11_30, i32 %layer1_output_load_29" [src/conv2.cpp:33]   --->   Operation 1128 'fmul' 'mul_28' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.27ns)   --->   Input mux for Operation 1129 '%mul_29 = fmul i32 %bitcast_ln11_31, i32 %layer1_output_load_30'
ST_28 : Operation 1129 [3/3] (5.73ns)   --->   "%mul_29 = fmul i32 %bitcast_ln11_31, i32 %layer1_output_load_30" [src/conv2.cpp:33]   --->   Operation 1129 'fmul' 'mul_29' <Predicate = (!icmp_ln11)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.27ns)   --->   Input mux for Operation 1130 '%mul_30 = fmul i32 %bitcast_ln11_32, i32 %layer1_output_load_31'
ST_28 : Operation 1130 [3/3] (5.73ns)   --->   "%mul_30 = fmul i32 %bitcast_ln11_32, i32 %layer1_output_load_31" [src/conv2.cpp:33]   --->   Operation 1130 'fmul' 'mul_30' <Predicate = (!icmp_ln11)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1131 [1/2] (1.23ns)   --->   "%layer1_output_load_32 = load i22 %layer1_output_addr_32" [src/conv2.cpp:33]   --->   Operation 1131 'load' 'layer1_output_load_32' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_28 : Operation 1132 [1/2] (1.23ns)   --->   "%layer1_output_load_33 = load i22 %layer1_output_addr_33" [src/conv2.cpp:33]   --->   Operation 1132 'load' 'layer1_output_load_33' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_28 : Operation 1133 [2/2] (1.23ns)   --->   "%layer1_output_load_34 = load i22 %layer1_output_addr_34" [src/conv2.cpp:33]   --->   Operation 1133 'load' 'layer1_output_load_34' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_28 : Operation 1134 [2/2] (1.23ns)   --->   "%layer1_output_load_35 = load i22 %layer1_output_addr_35" [src/conv2.cpp:33]   --->   Operation 1134 'load' 'layer1_output_load_35' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>

State 29 <SV = 28> <Delay = 7.01>
ST_29 : Operation 1135 [1/1] (0.00ns)   --->   "%bitcast_ln11_33 = bitcast i32 %conv2_weights_load_32" [src/conv2.cpp:11]   --->   Operation 1135 'bitcast' 'bitcast_ln11_33' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_29 : Operation 1136 [1/1] (0.00ns)   --->   "%bitcast_ln11_34 = bitcast i32 %conv2_weights_load_33" [src/conv2.cpp:11]   --->   Operation 1136 'bitcast' 'bitcast_ln11_34' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_29 : Operation 1137 [1/2] (1.23ns)   --->   "%conv2_weights_load_52 = load i11 %conv2_weights_addr_52" [src/conv2.cpp:11]   --->   Operation 1137 'load' 'conv2_weights_load_52' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_29 : Operation 1138 [1/2] (1.23ns)   --->   "%conv2_weights_load_53 = load i11 %conv2_weights_addr_53" [src/conv2.cpp:11]   --->   Operation 1138 'load' 'conv2_weights_load_53' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_29 : Operation 1139 [1/1] (0.38ns)   --->   "%select_ln11_56 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 1139 'select' 'select_ln11_56' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1140 [1/1] (0.00ns)   --->   "%or_ln11_53 = or i11 %select_ln11_56, i11 54" [src/conv2.cpp:11]   --->   Operation 1140 'or' 'or_ln11_53' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_29 : Operation 1141 [1/1] (0.00ns)   --->   "%zext_ln33_71 = zext i11 %or_ln11_53" [src/conv2.cpp:33]   --->   Operation 1141 'zext' 'zext_ln33_71' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_29 : Operation 1142 [1/1] (0.00ns)   --->   "%conv2_weights_addr_54 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_71" [src/conv2.cpp:33]   --->   Operation 1142 'getelementptr' 'conv2_weights_addr_54' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_29 : Operation 1143 [2/2] (1.23ns)   --->   "%conv2_weights_load_54 = load i11 %conv2_weights_addr_54" [src/conv2.cpp:11]   --->   Operation 1143 'load' 'conv2_weights_load_54' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_29 : Operation 1144 [1/1] (0.38ns)   --->   "%select_ln11_57 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 1144 'select' 'select_ln11_57' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1145 [1/1] (0.00ns)   --->   "%or_ln11_54 = or i11 %select_ln11_57, i11 55" [src/conv2.cpp:11]   --->   Operation 1145 'or' 'or_ln11_54' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_29 : Operation 1146 [1/1] (0.00ns)   --->   "%zext_ln33_72 = zext i11 %or_ln11_54" [src/conv2.cpp:33]   --->   Operation 1146 'zext' 'zext_ln33_72' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_29 : Operation 1147 [1/1] (0.00ns)   --->   "%conv2_weights_addr_55 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_72" [src/conv2.cpp:33]   --->   Operation 1147 'getelementptr' 'conv2_weights_addr_55' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_29 : Operation 1148 [2/2] (1.23ns)   --->   "%conv2_weights_load_55 = load i11 %conv2_weights_addr_55" [src/conv2.cpp:11]   --->   Operation 1148 'load' 'conv2_weights_load_55' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_29 : Operation 1149 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_53 = add i22 %sub_ln33, i22 2340900" [src/conv2.cpp:33]   --->   Operation 1149 'add' 'add_ln33_53' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1150 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_54 = add i22 %sub_ln33, i22 2405925" [src/conv2.cpp:33]   --->   Operation 1150 'add' 'add_ln33_54' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1151 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_117 = add i22 %add_ln33_53, i22 %result" [src/conv2.cpp:33]   --->   Operation 1151 'add' 'add_ln33_117' <Predicate = (!icmp_ln11)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1152 [1/1] (0.00ns)   --->   "%zext_ln33_118 = zext i22 %add_ln33_117" [src/conv2.cpp:33]   --->   Operation 1152 'zext' 'zext_ln33_118' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_29 : Operation 1153 [1/1] (0.00ns)   --->   "%layer1_output_addr_36 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_118" [src/conv2.cpp:33]   --->   Operation 1153 'getelementptr' 'layer1_output_addr_36' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_29 : Operation 1154 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_118 = add i22 %add_ln33_54, i22 %result" [src/conv2.cpp:33]   --->   Operation 1154 'add' 'add_ln33_118' <Predicate = (!icmp_ln11)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1155 [1/1] (0.00ns)   --->   "%zext_ln33_119 = zext i22 %add_ln33_118" [src/conv2.cpp:33]   --->   Operation 1155 'zext' 'zext_ln33_119' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_29 : Operation 1156 [1/1] (0.00ns)   --->   "%layer1_output_addr_37 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_119" [src/conv2.cpp:33]   --->   Operation 1156 'getelementptr' 'layer1_output_addr_37' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_29 : Operation 1157 [3/4] (6.43ns)   --->   "%convolution_4_3 = fadd i32 %convolution_4_2, i32 %mul_3" [src/conv2.cpp:33]   --->   Operation 1157 'fadd' 'convolution_4_3' <Predicate = (!icmp_ln11)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1158 [1/3] (7.01ns)   --->   "%mul_27 = fmul i32 %bitcast_ln11_29, i32 %layer1_output_load_28" [src/conv2.cpp:33]   --->   Operation 1158 'fmul' 'mul_27' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1159 [1/3] (7.01ns)   --->   "%mul_28 = fmul i32 %bitcast_ln11_30, i32 %layer1_output_load_29" [src/conv2.cpp:33]   --->   Operation 1159 'fmul' 'mul_28' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1160 [2/3] (7.01ns)   --->   "%mul_29 = fmul i32 %bitcast_ln11_31, i32 %layer1_output_load_30" [src/conv2.cpp:33]   --->   Operation 1160 'fmul' 'mul_29' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1161 [2/3] (7.01ns)   --->   "%mul_30 = fmul i32 %bitcast_ln11_32, i32 %layer1_output_load_31" [src/conv2.cpp:33]   --->   Operation 1161 'fmul' 'mul_30' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.27ns)   --->   Input mux for Operation 1162 '%mul_31 = fmul i32 %bitcast_ln11_33, i32 %layer1_output_load_32'
ST_29 : Operation 1162 [3/3] (5.73ns)   --->   "%mul_31 = fmul i32 %bitcast_ln11_33, i32 %layer1_output_load_32" [src/conv2.cpp:33]   --->   Operation 1162 'fmul' 'mul_31' <Predicate = (!icmp_ln11)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.27ns)   --->   Input mux for Operation 1163 '%mul_32 = fmul i32 %bitcast_ln11_34, i32 %layer1_output_load_33'
ST_29 : Operation 1163 [3/3] (5.73ns)   --->   "%mul_32 = fmul i32 %bitcast_ln11_34, i32 %layer1_output_load_33" [src/conv2.cpp:33]   --->   Operation 1163 'fmul' 'mul_32' <Predicate = (!icmp_ln11)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1164 [1/2] (1.23ns)   --->   "%layer1_output_load_34 = load i22 %layer1_output_addr_34" [src/conv2.cpp:33]   --->   Operation 1164 'load' 'layer1_output_load_34' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_29 : Operation 1165 [1/2] (1.23ns)   --->   "%layer1_output_load_35 = load i22 %layer1_output_addr_35" [src/conv2.cpp:33]   --->   Operation 1165 'load' 'layer1_output_load_35' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_29 : Operation 1166 [2/2] (1.23ns)   --->   "%layer1_output_load_36 = load i22 %layer1_output_addr_36" [src/conv2.cpp:33]   --->   Operation 1166 'load' 'layer1_output_load_36' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_29 : Operation 1167 [2/2] (1.23ns)   --->   "%layer1_output_load_37 = load i22 %layer1_output_addr_37" [src/conv2.cpp:33]   --->   Operation 1167 'load' 'layer1_output_load_37' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>

State 30 <SV = 29> <Delay = 7.01>
ST_30 : Operation 1168 [1/1] (0.00ns)   --->   "%bitcast_ln11_35 = bitcast i32 %conv2_weights_load_34" [src/conv2.cpp:11]   --->   Operation 1168 'bitcast' 'bitcast_ln11_35' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_30 : Operation 1169 [1/1] (0.00ns)   --->   "%bitcast_ln11_36 = bitcast i32 %conv2_weights_load_35" [src/conv2.cpp:11]   --->   Operation 1169 'bitcast' 'bitcast_ln11_36' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_30 : Operation 1170 [1/2] (1.23ns)   --->   "%conv2_weights_load_54 = load i11 %conv2_weights_addr_54" [src/conv2.cpp:11]   --->   Operation 1170 'load' 'conv2_weights_load_54' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_30 : Operation 1171 [1/2] (1.23ns)   --->   "%conv2_weights_load_55 = load i11 %conv2_weights_addr_55" [src/conv2.cpp:11]   --->   Operation 1171 'load' 'conv2_weights_load_55' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_30 : Operation 1172 [1/1] (0.38ns)   --->   "%select_ln11_58 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 1172 'select' 'select_ln11_58' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1173 [1/1] (0.00ns)   --->   "%or_ln11_55 = or i11 %select_ln11_58, i11 56" [src/conv2.cpp:11]   --->   Operation 1173 'or' 'or_ln11_55' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_30 : Operation 1174 [1/1] (0.00ns)   --->   "%zext_ln33_73 = zext i11 %or_ln11_55" [src/conv2.cpp:33]   --->   Operation 1174 'zext' 'zext_ln33_73' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_30 : Operation 1175 [1/1] (0.00ns)   --->   "%conv2_weights_addr_56 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_73" [src/conv2.cpp:33]   --->   Operation 1175 'getelementptr' 'conv2_weights_addr_56' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_30 : Operation 1176 [2/2] (1.23ns)   --->   "%conv2_weights_load_56 = load i11 %conv2_weights_addr_56" [src/conv2.cpp:11]   --->   Operation 1176 'load' 'conv2_weights_load_56' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_30 : Operation 1177 [1/1] (0.38ns)   --->   "%select_ln11_59 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 1177 'select' 'select_ln11_59' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1178 [1/1] (0.00ns)   --->   "%or_ln11_56 = or i11 %select_ln11_59, i11 57" [src/conv2.cpp:11]   --->   Operation 1178 'or' 'or_ln11_56' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_30 : Operation 1179 [1/1] (0.00ns)   --->   "%zext_ln33_74 = zext i11 %or_ln11_56" [src/conv2.cpp:33]   --->   Operation 1179 'zext' 'zext_ln33_74' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_30 : Operation 1180 [1/1] (0.00ns)   --->   "%conv2_weights_addr_57 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_74" [src/conv2.cpp:33]   --->   Operation 1180 'getelementptr' 'conv2_weights_addr_57' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_30 : Operation 1181 [2/2] (1.23ns)   --->   "%conv2_weights_load_57 = load i11 %conv2_weights_addr_57" [src/conv2.cpp:11]   --->   Operation 1181 'load' 'conv2_weights_load_57' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_30 : Operation 1182 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_55 = add i22 %sub_ln33, i22 2470950" [src/conv2.cpp:33]   --->   Operation 1182 'add' 'add_ln33_55' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1183 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_56 = add i22 %sub_ln33, i22 2535975" [src/conv2.cpp:33]   --->   Operation 1183 'add' 'add_ln33_56' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1184 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_119 = add i22 %add_ln33_55, i22 %result" [src/conv2.cpp:33]   --->   Operation 1184 'add' 'add_ln33_119' <Predicate = (!icmp_ln11)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1185 [1/1] (0.00ns)   --->   "%zext_ln33_120 = zext i22 %add_ln33_119" [src/conv2.cpp:33]   --->   Operation 1185 'zext' 'zext_ln33_120' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_30 : Operation 1186 [1/1] (0.00ns)   --->   "%layer1_output_addr_38 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_120" [src/conv2.cpp:33]   --->   Operation 1186 'getelementptr' 'layer1_output_addr_38' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_30 : Operation 1187 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_120 = add i22 %add_ln33_56, i22 %result" [src/conv2.cpp:33]   --->   Operation 1187 'add' 'add_ln33_120' <Predicate = (!icmp_ln11)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1188 [1/1] (0.00ns)   --->   "%zext_ln33_121 = zext i22 %add_ln33_120" [src/conv2.cpp:33]   --->   Operation 1188 'zext' 'zext_ln33_121' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_30 : Operation 1189 [1/1] (0.00ns)   --->   "%layer1_output_addr_39 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_121" [src/conv2.cpp:33]   --->   Operation 1189 'getelementptr' 'layer1_output_addr_39' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_30 : Operation 1190 [2/4] (6.43ns)   --->   "%convolution_4_3 = fadd i32 %convolution_4_2, i32 %mul_3" [src/conv2.cpp:33]   --->   Operation 1190 'fadd' 'convolution_4_3' <Predicate = (!icmp_ln11)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1191 [1/3] (7.01ns)   --->   "%mul_29 = fmul i32 %bitcast_ln11_31, i32 %layer1_output_load_30" [src/conv2.cpp:33]   --->   Operation 1191 'fmul' 'mul_29' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1192 [1/3] (7.01ns)   --->   "%mul_30 = fmul i32 %bitcast_ln11_32, i32 %layer1_output_load_31" [src/conv2.cpp:33]   --->   Operation 1192 'fmul' 'mul_30' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1193 [2/3] (7.01ns)   --->   "%mul_31 = fmul i32 %bitcast_ln11_33, i32 %layer1_output_load_32" [src/conv2.cpp:33]   --->   Operation 1193 'fmul' 'mul_31' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1194 [2/3] (7.01ns)   --->   "%mul_32 = fmul i32 %bitcast_ln11_34, i32 %layer1_output_load_33" [src/conv2.cpp:33]   --->   Operation 1194 'fmul' 'mul_32' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.27ns)   --->   Input mux for Operation 1195 '%mul_33 = fmul i32 %bitcast_ln11_35, i32 %layer1_output_load_34'
ST_30 : Operation 1195 [3/3] (5.73ns)   --->   "%mul_33 = fmul i32 %bitcast_ln11_35, i32 %layer1_output_load_34" [src/conv2.cpp:33]   --->   Operation 1195 'fmul' 'mul_33' <Predicate = (!icmp_ln11)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.27ns)   --->   Input mux for Operation 1196 '%mul_34 = fmul i32 %bitcast_ln11_36, i32 %layer1_output_load_35'
ST_30 : Operation 1196 [3/3] (5.73ns)   --->   "%mul_34 = fmul i32 %bitcast_ln11_36, i32 %layer1_output_load_35" [src/conv2.cpp:33]   --->   Operation 1196 'fmul' 'mul_34' <Predicate = (!icmp_ln11)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1197 [1/2] (1.23ns)   --->   "%layer1_output_load_36 = load i22 %layer1_output_addr_36" [src/conv2.cpp:33]   --->   Operation 1197 'load' 'layer1_output_load_36' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_30 : Operation 1198 [1/2] (1.23ns)   --->   "%layer1_output_load_37 = load i22 %layer1_output_addr_37" [src/conv2.cpp:33]   --->   Operation 1198 'load' 'layer1_output_load_37' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_30 : Operation 1199 [2/2] (1.23ns)   --->   "%layer1_output_load_38 = load i22 %layer1_output_addr_38" [src/conv2.cpp:33]   --->   Operation 1199 'load' 'layer1_output_load_38' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_30 : Operation 1200 [2/2] (1.23ns)   --->   "%layer1_output_load_39 = load i22 %layer1_output_addr_39" [src/conv2.cpp:33]   --->   Operation 1200 'load' 'layer1_output_load_39' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>

State 31 <SV = 30> <Delay = 7.01>
ST_31 : Operation 1201 [1/1] (0.00ns)   --->   "%bitcast_ln11_37 = bitcast i32 %conv2_weights_load_36" [src/conv2.cpp:11]   --->   Operation 1201 'bitcast' 'bitcast_ln11_37' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_31 : Operation 1202 [1/1] (0.00ns)   --->   "%bitcast_ln11_38 = bitcast i32 %conv2_weights_load_37" [src/conv2.cpp:11]   --->   Operation 1202 'bitcast' 'bitcast_ln11_38' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_31 : Operation 1203 [1/2] (1.23ns)   --->   "%conv2_weights_load_56 = load i11 %conv2_weights_addr_56" [src/conv2.cpp:11]   --->   Operation 1203 'load' 'conv2_weights_load_56' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_31 : Operation 1204 [1/2] (1.23ns)   --->   "%conv2_weights_load_57 = load i11 %conv2_weights_addr_57" [src/conv2.cpp:11]   --->   Operation 1204 'load' 'conv2_weights_load_57' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_31 : Operation 1205 [1/1] (0.38ns)   --->   "%select_ln11_60 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 1205 'select' 'select_ln11_60' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 1206 [1/1] (0.00ns)   --->   "%or_ln11_57 = or i11 %select_ln11_60, i11 58" [src/conv2.cpp:11]   --->   Operation 1206 'or' 'or_ln11_57' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_31 : Operation 1207 [1/1] (0.00ns)   --->   "%zext_ln33_75 = zext i11 %or_ln11_57" [src/conv2.cpp:33]   --->   Operation 1207 'zext' 'zext_ln33_75' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_31 : Operation 1208 [1/1] (0.00ns)   --->   "%conv2_weights_addr_58 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_75" [src/conv2.cpp:33]   --->   Operation 1208 'getelementptr' 'conv2_weights_addr_58' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_31 : Operation 1209 [2/2] (1.23ns)   --->   "%conv2_weights_load_58 = load i11 %conv2_weights_addr_58" [src/conv2.cpp:11]   --->   Operation 1209 'load' 'conv2_weights_load_58' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_31 : Operation 1210 [1/1] (0.38ns)   --->   "%select_ln11_61 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 1210 'select' 'select_ln11_61' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 1211 [1/1] (0.00ns)   --->   "%or_ln11_58 = or i11 %select_ln11_61, i11 59" [src/conv2.cpp:11]   --->   Operation 1211 'or' 'or_ln11_58' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_31 : Operation 1212 [1/1] (0.00ns)   --->   "%zext_ln33_76 = zext i11 %or_ln11_58" [src/conv2.cpp:33]   --->   Operation 1212 'zext' 'zext_ln33_76' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_31 : Operation 1213 [1/1] (0.00ns)   --->   "%conv2_weights_addr_59 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_76" [src/conv2.cpp:33]   --->   Operation 1213 'getelementptr' 'conv2_weights_addr_59' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_31 : Operation 1214 [2/2] (1.23ns)   --->   "%conv2_weights_load_59 = load i11 %conv2_weights_addr_59" [src/conv2.cpp:11]   --->   Operation 1214 'load' 'conv2_weights_load_59' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_31 : Operation 1215 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_57 = add i22 %sub_ln33, i22 2601000" [src/conv2.cpp:33]   --->   Operation 1215 'add' 'add_ln33_57' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1216 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_58 = add i22 %sub_ln33, i22 2666025" [src/conv2.cpp:33]   --->   Operation 1216 'add' 'add_ln33_58' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1217 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_121 = add i22 %add_ln33_57, i22 %result" [src/conv2.cpp:33]   --->   Operation 1217 'add' 'add_ln33_121' <Predicate = (!icmp_ln11)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1218 [1/1] (0.00ns)   --->   "%zext_ln33_122 = zext i22 %add_ln33_121" [src/conv2.cpp:33]   --->   Operation 1218 'zext' 'zext_ln33_122' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_31 : Operation 1219 [1/1] (0.00ns)   --->   "%layer1_output_addr_40 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_122" [src/conv2.cpp:33]   --->   Operation 1219 'getelementptr' 'layer1_output_addr_40' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_31 : Operation 1220 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_122 = add i22 %add_ln33_58, i22 %result" [src/conv2.cpp:33]   --->   Operation 1220 'add' 'add_ln33_122' <Predicate = (!icmp_ln11)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1221 [1/1] (0.00ns)   --->   "%zext_ln33_123 = zext i22 %add_ln33_122" [src/conv2.cpp:33]   --->   Operation 1221 'zext' 'zext_ln33_123' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_31 : Operation 1222 [1/1] (0.00ns)   --->   "%layer1_output_addr_41 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_123" [src/conv2.cpp:33]   --->   Operation 1222 'getelementptr' 'layer1_output_addr_41' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_31 : Operation 1223 [1/4] (6.43ns)   --->   "%convolution_4_3 = fadd i32 %convolution_4_2, i32 %mul_3" [src/conv2.cpp:33]   --->   Operation 1223 'fadd' 'convolution_4_3' <Predicate = (!icmp_ln11)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1224 [1/3] (7.01ns)   --->   "%mul_31 = fmul i32 %bitcast_ln11_33, i32 %layer1_output_load_32" [src/conv2.cpp:33]   --->   Operation 1224 'fmul' 'mul_31' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1225 [1/3] (7.01ns)   --->   "%mul_32 = fmul i32 %bitcast_ln11_34, i32 %layer1_output_load_33" [src/conv2.cpp:33]   --->   Operation 1225 'fmul' 'mul_32' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1226 [2/3] (7.01ns)   --->   "%mul_33 = fmul i32 %bitcast_ln11_35, i32 %layer1_output_load_34" [src/conv2.cpp:33]   --->   Operation 1226 'fmul' 'mul_33' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1227 [2/3] (7.01ns)   --->   "%mul_34 = fmul i32 %bitcast_ln11_36, i32 %layer1_output_load_35" [src/conv2.cpp:33]   --->   Operation 1227 'fmul' 'mul_34' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.27ns)   --->   Input mux for Operation 1228 '%mul_35 = fmul i32 %bitcast_ln11_37, i32 %layer1_output_load_36'
ST_31 : Operation 1228 [3/3] (5.73ns)   --->   "%mul_35 = fmul i32 %bitcast_ln11_37, i32 %layer1_output_load_36" [src/conv2.cpp:33]   --->   Operation 1228 'fmul' 'mul_35' <Predicate = (!icmp_ln11)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.27ns)   --->   Input mux for Operation 1229 '%mul_36 = fmul i32 %bitcast_ln11_38, i32 %layer1_output_load_37'
ST_31 : Operation 1229 [3/3] (5.73ns)   --->   "%mul_36 = fmul i32 %bitcast_ln11_38, i32 %layer1_output_load_37" [src/conv2.cpp:33]   --->   Operation 1229 'fmul' 'mul_36' <Predicate = (!icmp_ln11)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1230 [1/2] (1.23ns)   --->   "%layer1_output_load_38 = load i22 %layer1_output_addr_38" [src/conv2.cpp:33]   --->   Operation 1230 'load' 'layer1_output_load_38' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_31 : Operation 1231 [1/2] (1.23ns)   --->   "%layer1_output_load_39 = load i22 %layer1_output_addr_39" [src/conv2.cpp:33]   --->   Operation 1231 'load' 'layer1_output_load_39' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_31 : Operation 1232 [2/2] (1.23ns)   --->   "%layer1_output_load_40 = load i22 %layer1_output_addr_40" [src/conv2.cpp:33]   --->   Operation 1232 'load' 'layer1_output_load_40' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_31 : Operation 1233 [2/2] (1.23ns)   --->   "%layer1_output_load_41 = load i22 %layer1_output_addr_41" [src/conv2.cpp:33]   --->   Operation 1233 'load' 'layer1_output_load_41' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>

State 32 <SV = 31> <Delay = 7.01>
ST_32 : Operation 1234 [1/1] (0.00ns)   --->   "%bitcast_ln11_39 = bitcast i32 %conv2_weights_load_38" [src/conv2.cpp:11]   --->   Operation 1234 'bitcast' 'bitcast_ln11_39' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_32 : Operation 1235 [1/1] (0.00ns)   --->   "%bitcast_ln11_40 = bitcast i32 %conv2_weights_load_39" [src/conv2.cpp:11]   --->   Operation 1235 'bitcast' 'bitcast_ln11_40' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_32 : Operation 1236 [1/2] (1.23ns)   --->   "%conv2_weights_load_58 = load i11 %conv2_weights_addr_58" [src/conv2.cpp:11]   --->   Operation 1236 'load' 'conv2_weights_load_58' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_32 : Operation 1237 [1/2] (1.23ns)   --->   "%conv2_weights_load_59 = load i11 %conv2_weights_addr_59" [src/conv2.cpp:11]   --->   Operation 1237 'load' 'conv2_weights_load_59' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_32 : Operation 1238 [1/1] (0.38ns)   --->   "%select_ln11_62 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 1238 'select' 'select_ln11_62' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 1239 [1/1] (0.00ns)   --->   "%or_ln11_59 = or i11 %select_ln11_62, i11 60" [src/conv2.cpp:11]   --->   Operation 1239 'or' 'or_ln11_59' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_32 : Operation 1240 [1/1] (0.00ns)   --->   "%zext_ln33_77 = zext i11 %or_ln11_59" [src/conv2.cpp:33]   --->   Operation 1240 'zext' 'zext_ln33_77' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_32 : Operation 1241 [1/1] (0.00ns)   --->   "%conv2_weights_addr_60 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_77" [src/conv2.cpp:33]   --->   Operation 1241 'getelementptr' 'conv2_weights_addr_60' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_32 : Operation 1242 [2/2] (1.23ns)   --->   "%conv2_weights_load_60 = load i11 %conv2_weights_addr_60" [src/conv2.cpp:11]   --->   Operation 1242 'load' 'conv2_weights_load_60' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_32 : Operation 1243 [1/1] (0.38ns)   --->   "%select_ln11_63 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 1243 'select' 'select_ln11_63' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 1244 [1/1] (0.00ns)   --->   "%or_ln11_60 = or i11 %select_ln11_63, i11 61" [src/conv2.cpp:11]   --->   Operation 1244 'or' 'or_ln11_60' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_32 : Operation 1245 [1/1] (0.00ns)   --->   "%zext_ln33_78 = zext i11 %or_ln11_60" [src/conv2.cpp:33]   --->   Operation 1245 'zext' 'zext_ln33_78' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_32 : Operation 1246 [1/1] (0.00ns)   --->   "%conv2_weights_addr_61 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_78" [src/conv2.cpp:33]   --->   Operation 1246 'getelementptr' 'conv2_weights_addr_61' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_32 : Operation 1247 [2/2] (1.23ns)   --->   "%conv2_weights_load_61 = load i11 %conv2_weights_addr_61" [src/conv2.cpp:11]   --->   Operation 1247 'load' 'conv2_weights_load_61' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_32 : Operation 1248 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_59 = add i22 %sub_ln33, i22 2731050" [src/conv2.cpp:33]   --->   Operation 1248 'add' 'add_ln33_59' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 1249 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_60 = add i22 %sub_ln33, i22 2796075" [src/conv2.cpp:33]   --->   Operation 1249 'add' 'add_ln33_60' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 1250 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_123 = add i22 %add_ln33_59, i22 %result" [src/conv2.cpp:33]   --->   Operation 1250 'add' 'add_ln33_123' <Predicate = (!icmp_ln11)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 1251 [1/1] (0.00ns)   --->   "%zext_ln33_124 = zext i22 %add_ln33_123" [src/conv2.cpp:33]   --->   Operation 1251 'zext' 'zext_ln33_124' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_32 : Operation 1252 [1/1] (0.00ns)   --->   "%layer1_output_addr_42 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_124" [src/conv2.cpp:33]   --->   Operation 1252 'getelementptr' 'layer1_output_addr_42' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_32 : Operation 1253 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_124 = add i22 %add_ln33_60, i22 %result" [src/conv2.cpp:33]   --->   Operation 1253 'add' 'add_ln33_124' <Predicate = (!icmp_ln11)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 1254 [1/1] (0.00ns)   --->   "%zext_ln33_125 = zext i22 %add_ln33_124" [src/conv2.cpp:33]   --->   Operation 1254 'zext' 'zext_ln33_125' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_32 : Operation 1255 [1/1] (0.00ns)   --->   "%layer1_output_addr_43 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_125" [src/conv2.cpp:33]   --->   Operation 1255 'getelementptr' 'layer1_output_addr_43' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_32 : [1/1] (1.30ns)   --->   Input mux for Operation 1256 '%convolution_4_4 = fadd i32 %convolution_4_3, i32 %mul_4'
ST_32 : Operation 1256 [4/4] (5.13ns)   --->   "%convolution_4_4 = fadd i32 %convolution_4_3, i32 %mul_4" [src/conv2.cpp:33]   --->   Operation 1256 'fadd' 'convolution_4_4' <Predicate = (!icmp_ln11)> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1257 [1/3] (7.01ns)   --->   "%mul_33 = fmul i32 %bitcast_ln11_35, i32 %layer1_output_load_34" [src/conv2.cpp:33]   --->   Operation 1257 'fmul' 'mul_33' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1258 [1/3] (7.01ns)   --->   "%mul_34 = fmul i32 %bitcast_ln11_36, i32 %layer1_output_load_35" [src/conv2.cpp:33]   --->   Operation 1258 'fmul' 'mul_34' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1259 [2/3] (7.01ns)   --->   "%mul_35 = fmul i32 %bitcast_ln11_37, i32 %layer1_output_load_36" [src/conv2.cpp:33]   --->   Operation 1259 'fmul' 'mul_35' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1260 [2/3] (7.01ns)   --->   "%mul_36 = fmul i32 %bitcast_ln11_38, i32 %layer1_output_load_37" [src/conv2.cpp:33]   --->   Operation 1260 'fmul' 'mul_36' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.27ns)   --->   Input mux for Operation 1261 '%mul_37 = fmul i32 %bitcast_ln11_39, i32 %layer1_output_load_38'
ST_32 : Operation 1261 [3/3] (5.73ns)   --->   "%mul_37 = fmul i32 %bitcast_ln11_39, i32 %layer1_output_load_38" [src/conv2.cpp:33]   --->   Operation 1261 'fmul' 'mul_37' <Predicate = (!icmp_ln11)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.27ns)   --->   Input mux for Operation 1262 '%mul_38 = fmul i32 %bitcast_ln11_40, i32 %layer1_output_load_39'
ST_32 : Operation 1262 [3/3] (5.73ns)   --->   "%mul_38 = fmul i32 %bitcast_ln11_40, i32 %layer1_output_load_39" [src/conv2.cpp:33]   --->   Operation 1262 'fmul' 'mul_38' <Predicate = (!icmp_ln11)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1263 [1/2] (1.23ns)   --->   "%layer1_output_load_40 = load i22 %layer1_output_addr_40" [src/conv2.cpp:33]   --->   Operation 1263 'load' 'layer1_output_load_40' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_32 : Operation 1264 [1/2] (1.23ns)   --->   "%layer1_output_load_41 = load i22 %layer1_output_addr_41" [src/conv2.cpp:33]   --->   Operation 1264 'load' 'layer1_output_load_41' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_32 : Operation 1265 [2/2] (1.23ns)   --->   "%layer1_output_load_42 = load i22 %layer1_output_addr_42" [src/conv2.cpp:33]   --->   Operation 1265 'load' 'layer1_output_load_42' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_32 : Operation 1266 [2/2] (1.23ns)   --->   "%layer1_output_load_43 = load i22 %layer1_output_addr_43" [src/conv2.cpp:33]   --->   Operation 1266 'load' 'layer1_output_load_43' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>

State 33 <SV = 32> <Delay = 7.01>
ST_33 : Operation 1267 [1/1] (0.00ns)   --->   "%bitcast_ln11_41 = bitcast i32 %conv2_weights_load_40" [src/conv2.cpp:11]   --->   Operation 1267 'bitcast' 'bitcast_ln11_41' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_33 : Operation 1268 [1/1] (0.00ns)   --->   "%bitcast_ln11_42 = bitcast i32 %conv2_weights_load_41" [src/conv2.cpp:11]   --->   Operation 1268 'bitcast' 'bitcast_ln11_42' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_33 : Operation 1269 [1/2] (1.23ns)   --->   "%conv2_weights_load_60 = load i11 %conv2_weights_addr_60" [src/conv2.cpp:11]   --->   Operation 1269 'load' 'conv2_weights_load_60' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_33 : Operation 1270 [1/2] (1.23ns)   --->   "%conv2_weights_load_61 = load i11 %conv2_weights_addr_61" [src/conv2.cpp:11]   --->   Operation 1270 'load' 'conv2_weights_load_61' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_33 : Operation 1271 [1/1] (0.38ns)   --->   "%select_ln11_64 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 1271 'select' 'select_ln11_64' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1272 [1/1] (0.00ns)   --->   "%or_ln11_61 = or i11 %select_ln11_64, i11 62" [src/conv2.cpp:11]   --->   Operation 1272 'or' 'or_ln11_61' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_33 : Operation 1273 [1/1] (0.00ns)   --->   "%zext_ln33_79 = zext i11 %or_ln11_61" [src/conv2.cpp:33]   --->   Operation 1273 'zext' 'zext_ln33_79' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_33 : Operation 1274 [1/1] (0.00ns)   --->   "%conv2_weights_addr_62 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_79" [src/conv2.cpp:33]   --->   Operation 1274 'getelementptr' 'conv2_weights_addr_62' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_33 : Operation 1275 [2/2] (1.23ns)   --->   "%conv2_weights_load_62 = load i11 %conv2_weights_addr_62" [src/conv2.cpp:11]   --->   Operation 1275 'load' 'conv2_weights_load_62' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_33 : Operation 1276 [1/1] (0.38ns)   --->   "%select_ln11_65 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast" [src/conv2.cpp:11]   --->   Operation 1276 'select' 'select_ln11_65' <Predicate = (!icmp_ln11)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1277 [1/1] (0.00ns)   --->   "%or_ln11_62 = or i11 %select_ln11_65, i11 63" [src/conv2.cpp:11]   --->   Operation 1277 'or' 'or_ln11_62' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_33 : Operation 1278 [1/1] (0.00ns)   --->   "%zext_ln33_80 = zext i11 %or_ln11_62" [src/conv2.cpp:33]   --->   Operation 1278 'zext' 'zext_ln33_80' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_33 : Operation 1279 [1/1] (0.00ns)   --->   "%conv2_weights_addr_63 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_80" [src/conv2.cpp:33]   --->   Operation 1279 'getelementptr' 'conv2_weights_addr_63' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_33 : Operation 1280 [2/2] (1.23ns)   --->   "%conv2_weights_load_63 = load i11 %conv2_weights_addr_63" [src/conv2.cpp:11]   --->   Operation 1280 'load' 'conv2_weights_load_63' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_33 : Operation 1281 [1/1] (0.39ns)   --->   "%select_ln13_2 = select i1 %and_ln11, i8 %add_ln13, i8 %select_ln11" [src/conv2.cpp:13]   --->   Operation 1281 'select' 'select_ln13_2' <Predicate = (!icmp_ln11)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1282 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_61 = add i22 %sub_ln33, i22 2861100" [src/conv2.cpp:33]   --->   Operation 1282 'add' 'add_ln33_61' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1283 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_62 = add i22 %sub_ln33, i22 2926125" [src/conv2.cpp:33]   --->   Operation 1283 'add' 'add_ln33_62' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1284 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_125 = add i22 %add_ln33_61, i22 %result" [src/conv2.cpp:33]   --->   Operation 1284 'add' 'add_ln33_125' <Predicate = (!icmp_ln11)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1285 [1/1] (0.00ns)   --->   "%zext_ln33_126 = zext i22 %add_ln33_125" [src/conv2.cpp:33]   --->   Operation 1285 'zext' 'zext_ln33_126' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_33 : Operation 1286 [1/1] (0.00ns)   --->   "%layer1_output_addr_44 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_126" [src/conv2.cpp:33]   --->   Operation 1286 'getelementptr' 'layer1_output_addr_44' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_33 : Operation 1287 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_126 = add i22 %add_ln33_62, i22 %result" [src/conv2.cpp:33]   --->   Operation 1287 'add' 'add_ln33_126' <Predicate = (!icmp_ln11)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1288 [1/1] (0.00ns)   --->   "%zext_ln33_127 = zext i22 %add_ln33_126" [src/conv2.cpp:33]   --->   Operation 1288 'zext' 'zext_ln33_127' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_33 : Operation 1289 [1/1] (0.00ns)   --->   "%layer1_output_addr_45 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_127" [src/conv2.cpp:33]   --->   Operation 1289 'getelementptr' 'layer1_output_addr_45' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_33 : Operation 1290 [3/4] (6.43ns)   --->   "%convolution_4_4 = fadd i32 %convolution_4_3, i32 %mul_4" [src/conv2.cpp:33]   --->   Operation 1290 'fadd' 'convolution_4_4' <Predicate = (!icmp_ln11)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1291 [1/3] (7.01ns)   --->   "%mul_35 = fmul i32 %bitcast_ln11_37, i32 %layer1_output_load_36" [src/conv2.cpp:33]   --->   Operation 1291 'fmul' 'mul_35' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1292 [1/3] (7.01ns)   --->   "%mul_36 = fmul i32 %bitcast_ln11_38, i32 %layer1_output_load_37" [src/conv2.cpp:33]   --->   Operation 1292 'fmul' 'mul_36' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1293 [2/3] (7.01ns)   --->   "%mul_37 = fmul i32 %bitcast_ln11_39, i32 %layer1_output_load_38" [src/conv2.cpp:33]   --->   Operation 1293 'fmul' 'mul_37' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1294 [2/3] (7.01ns)   --->   "%mul_38 = fmul i32 %bitcast_ln11_40, i32 %layer1_output_load_39" [src/conv2.cpp:33]   --->   Operation 1294 'fmul' 'mul_38' <Predicate = (!icmp_ln11)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.27ns)   --->   Input mux for Operation 1295 '%mul_39 = fmul i32 %bitcast_ln11_41, i32 %layer1_output_load_40'
ST_33 : Operation 1295 [3/3] (5.73ns)   --->   "%mul_39 = fmul i32 %bitcast_ln11_41, i32 %layer1_output_load_40" [src/conv2.cpp:33]   --->   Operation 1295 'fmul' 'mul_39' <Predicate = (!icmp_ln11)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.27ns)   --->   Input mux for Operation 1296 '%mul_40 = fmul i32 %bitcast_ln11_42, i32 %layer1_output_load_41'
ST_33 : Operation 1296 [3/3] (5.73ns)   --->   "%mul_40 = fmul i32 %bitcast_ln11_42, i32 %layer1_output_load_41" [src/conv2.cpp:33]   --->   Operation 1296 'fmul' 'mul_40' <Predicate = (!icmp_ln11)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1297 [1/2] (1.23ns)   --->   "%layer1_output_load_42 = load i22 %layer1_output_addr_42" [src/conv2.cpp:33]   --->   Operation 1297 'load' 'layer1_output_load_42' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_33 : Operation 1298 [1/2] (1.23ns)   --->   "%layer1_output_load_43 = load i22 %layer1_output_addr_43" [src/conv2.cpp:33]   --->   Operation 1298 'load' 'layer1_output_load_43' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_33 : Operation 1299 [2/2] (1.23ns)   --->   "%layer1_output_load_44 = load i22 %layer1_output_addr_44" [src/conv2.cpp:33]   --->   Operation 1299 'load' 'layer1_output_load_44' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_33 : Operation 1300 [2/2] (1.23ns)   --->   "%layer1_output_load_45 = load i22 %layer1_output_addr_45" [src/conv2.cpp:33]   --->   Operation 1300 'load' 'layer1_output_load_45' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_33 : Operation 1301 [1/1] (0.85ns)   --->   "%add_ln13_2 = add i16 %indvar_flatten_load, i16 1" [src/conv2.cpp:13]   --->   Operation 1301 'add' 'add_ln13_2' <Predicate = (!icmp_ln11 & !icmp_ln13)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1302 [1/1] (0.35ns)   --->   "%select_ln13_4 = select i1 %icmp_ln13, i16 1, i16 %add_ln13_2" [src/conv2.cpp:13]   --->   Operation 1302 'select' 'select_ln13_4' <Predicate = (!icmp_ln11)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1303 [1/1] (0.42ns)   --->   "%store_ln15 = store i16 %select_ln13_4, i16 %indvar_flatten" [src/conv2.cpp:15]   --->   Operation 1303 'store' 'store_ln15' <Predicate = (!icmp_ln11)> <Delay = 0.42>
ST_33 : Operation 1304 [1/1] (0.42ns)   --->   "%store_ln15 = store i8 %select_ln13_2, i8 %out_feat_y" [src/conv2.cpp:15]   --->   Operation 1304 'store' 'store_ln15' <Predicate = (!icmp_ln11)> <Delay = 0.42>

State 34 <SV = 33> <Delay = 7.01>
ST_34 : Operation 1305 [1/1] (0.00ns)   --->   "%bitcast_ln11_43 = bitcast i32 %conv2_weights_load_42" [src/conv2.cpp:11]   --->   Operation 1305 'bitcast' 'bitcast_ln11_43' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1306 [1/1] (0.00ns)   --->   "%bitcast_ln11_44 = bitcast i32 %conv2_weights_load_43" [src/conv2.cpp:11]   --->   Operation 1306 'bitcast' 'bitcast_ln11_44' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1307 [1/2] (1.23ns)   --->   "%conv2_weights_load_62 = load i11 %conv2_weights_addr_62" [src/conv2.cpp:11]   --->   Operation 1307 'load' 'conv2_weights_load_62' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_34 : Operation 1308 [1/2] (1.23ns)   --->   "%conv2_weights_load_63 = load i11 %conv2_weights_addr_63" [src/conv2.cpp:11]   --->   Operation 1308 'load' 'conv2_weights_load_63' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_34 : Operation 1309 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_63 = add i22 %sub_ln33, i22 2991150" [src/conv2.cpp:33]   --->   Operation 1309 'add' 'add_ln33_63' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1310 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_64 = add i22 %sub_ln33, i22 3056175" [src/conv2.cpp:33]   --->   Operation 1310 'add' 'add_ln33_64' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1311 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_127 = add i22 %add_ln33_63, i22 %result" [src/conv2.cpp:33]   --->   Operation 1311 'add' 'add_ln33_127' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1312 [1/1] (0.00ns)   --->   "%zext_ln33_128 = zext i22 %add_ln33_127" [src/conv2.cpp:33]   --->   Operation 1312 'zext' 'zext_ln33_128' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1313 [1/1] (0.00ns)   --->   "%layer1_output_addr_46 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_128" [src/conv2.cpp:33]   --->   Operation 1313 'getelementptr' 'layer1_output_addr_46' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1314 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_128 = add i22 %add_ln33_64, i22 %result" [src/conv2.cpp:33]   --->   Operation 1314 'add' 'add_ln33_128' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1315 [1/1] (0.00ns)   --->   "%zext_ln33_129 = zext i22 %add_ln33_128" [src/conv2.cpp:33]   --->   Operation 1315 'zext' 'zext_ln33_129' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1316 [1/1] (0.00ns)   --->   "%layer1_output_addr_47 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_129" [src/conv2.cpp:33]   --->   Operation 1316 'getelementptr' 'layer1_output_addr_47' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1317 [2/4] (6.43ns)   --->   "%convolution_4_4 = fadd i32 %convolution_4_3, i32 %mul_4" [src/conv2.cpp:33]   --->   Operation 1317 'fadd' 'convolution_4_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1318 [1/3] (7.01ns)   --->   "%mul_37 = fmul i32 %bitcast_ln11_39, i32 %layer1_output_load_38" [src/conv2.cpp:33]   --->   Operation 1318 'fmul' 'mul_37' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1319 [1/3] (7.01ns)   --->   "%mul_38 = fmul i32 %bitcast_ln11_40, i32 %layer1_output_load_39" [src/conv2.cpp:33]   --->   Operation 1319 'fmul' 'mul_38' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1320 [2/3] (7.01ns)   --->   "%mul_39 = fmul i32 %bitcast_ln11_41, i32 %layer1_output_load_40" [src/conv2.cpp:33]   --->   Operation 1320 'fmul' 'mul_39' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1321 [2/3] (7.01ns)   --->   "%mul_40 = fmul i32 %bitcast_ln11_42, i32 %layer1_output_load_41" [src/conv2.cpp:33]   --->   Operation 1321 'fmul' 'mul_40' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : [1/1] (1.27ns)   --->   Input mux for Operation 1322 '%mul_41 = fmul i32 %bitcast_ln11_43, i32 %layer1_output_load_42'
ST_34 : Operation 1322 [3/3] (5.73ns)   --->   "%mul_41 = fmul i32 %bitcast_ln11_43, i32 %layer1_output_load_42" [src/conv2.cpp:33]   --->   Operation 1322 'fmul' 'mul_41' <Predicate = true> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : [1/1] (1.27ns)   --->   Input mux for Operation 1323 '%mul_42 = fmul i32 %bitcast_ln11_44, i32 %layer1_output_load_43'
ST_34 : Operation 1323 [3/3] (5.73ns)   --->   "%mul_42 = fmul i32 %bitcast_ln11_44, i32 %layer1_output_load_43" [src/conv2.cpp:33]   --->   Operation 1323 'fmul' 'mul_42' <Predicate = true> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1324 [1/2] (1.23ns)   --->   "%layer1_output_load_44 = load i22 %layer1_output_addr_44" [src/conv2.cpp:33]   --->   Operation 1324 'load' 'layer1_output_load_44' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_34 : Operation 1325 [1/2] (1.23ns)   --->   "%layer1_output_load_45 = load i22 %layer1_output_addr_45" [src/conv2.cpp:33]   --->   Operation 1325 'load' 'layer1_output_load_45' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_34 : Operation 1326 [2/2] (1.23ns)   --->   "%layer1_output_load_46 = load i22 %layer1_output_addr_46" [src/conv2.cpp:33]   --->   Operation 1326 'load' 'layer1_output_load_46' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_34 : Operation 1327 [2/2] (1.23ns)   --->   "%layer1_output_load_47 = load i22 %layer1_output_addr_47" [src/conv2.cpp:33]   --->   Operation 1327 'load' 'layer1_output_load_47' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>

State 35 <SV = 34> <Delay = 7.01>
ST_35 : Operation 1328 [1/1] (0.00ns)   --->   "%bitcast_ln11_45 = bitcast i32 %conv2_weights_load_44" [src/conv2.cpp:11]   --->   Operation 1328 'bitcast' 'bitcast_ln11_45' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1329 [1/1] (0.00ns)   --->   "%bitcast_ln11_46 = bitcast i32 %conv2_weights_load_45" [src/conv2.cpp:11]   --->   Operation 1329 'bitcast' 'bitcast_ln11_46' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1330 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_65 = add i22 %sub_ln33, i22 3121200" [src/conv2.cpp:33]   --->   Operation 1330 'add' 'add_ln33_65' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1331 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_66 = add i22 %sub_ln33, i22 3186225" [src/conv2.cpp:33]   --->   Operation 1331 'add' 'add_ln33_66' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1332 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_129 = add i22 %add_ln33_65, i22 %result" [src/conv2.cpp:33]   --->   Operation 1332 'add' 'add_ln33_129' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1333 [1/1] (0.00ns)   --->   "%zext_ln33_130 = zext i22 %add_ln33_129" [src/conv2.cpp:33]   --->   Operation 1333 'zext' 'zext_ln33_130' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1334 [1/1] (0.00ns)   --->   "%layer1_output_addr_48 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_130" [src/conv2.cpp:33]   --->   Operation 1334 'getelementptr' 'layer1_output_addr_48' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1335 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_130 = add i22 %add_ln33_66, i22 %result" [src/conv2.cpp:33]   --->   Operation 1335 'add' 'add_ln33_130' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1336 [1/1] (0.00ns)   --->   "%zext_ln33_131 = zext i22 %add_ln33_130" [src/conv2.cpp:33]   --->   Operation 1336 'zext' 'zext_ln33_131' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1337 [1/1] (0.00ns)   --->   "%layer1_output_addr_49 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_131" [src/conv2.cpp:33]   --->   Operation 1337 'getelementptr' 'layer1_output_addr_49' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1338 [1/4] (6.43ns)   --->   "%convolution_4_4 = fadd i32 %convolution_4_3, i32 %mul_4" [src/conv2.cpp:33]   --->   Operation 1338 'fadd' 'convolution_4_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1339 [1/3] (7.01ns)   --->   "%mul_39 = fmul i32 %bitcast_ln11_41, i32 %layer1_output_load_40" [src/conv2.cpp:33]   --->   Operation 1339 'fmul' 'mul_39' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1340 [1/3] (7.01ns)   --->   "%mul_40 = fmul i32 %bitcast_ln11_42, i32 %layer1_output_load_41" [src/conv2.cpp:33]   --->   Operation 1340 'fmul' 'mul_40' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1341 [2/3] (7.01ns)   --->   "%mul_41 = fmul i32 %bitcast_ln11_43, i32 %layer1_output_load_42" [src/conv2.cpp:33]   --->   Operation 1341 'fmul' 'mul_41' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1342 [2/3] (7.01ns)   --->   "%mul_42 = fmul i32 %bitcast_ln11_44, i32 %layer1_output_load_43" [src/conv2.cpp:33]   --->   Operation 1342 'fmul' 'mul_42' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (1.27ns)   --->   Input mux for Operation 1343 '%mul_43 = fmul i32 %bitcast_ln11_45, i32 %layer1_output_load_44'
ST_35 : Operation 1343 [3/3] (5.73ns)   --->   "%mul_43 = fmul i32 %bitcast_ln11_45, i32 %layer1_output_load_44" [src/conv2.cpp:33]   --->   Operation 1343 'fmul' 'mul_43' <Predicate = true> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (1.27ns)   --->   Input mux for Operation 1344 '%mul_44 = fmul i32 %bitcast_ln11_46, i32 %layer1_output_load_45'
ST_35 : Operation 1344 [3/3] (5.73ns)   --->   "%mul_44 = fmul i32 %bitcast_ln11_46, i32 %layer1_output_load_45" [src/conv2.cpp:33]   --->   Operation 1344 'fmul' 'mul_44' <Predicate = true> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1345 [1/2] (1.23ns)   --->   "%layer1_output_load_46 = load i22 %layer1_output_addr_46" [src/conv2.cpp:33]   --->   Operation 1345 'load' 'layer1_output_load_46' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_35 : Operation 1346 [1/2] (1.23ns)   --->   "%layer1_output_load_47 = load i22 %layer1_output_addr_47" [src/conv2.cpp:33]   --->   Operation 1346 'load' 'layer1_output_load_47' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_35 : Operation 1347 [2/2] (1.23ns)   --->   "%layer1_output_load_48 = load i22 %layer1_output_addr_48" [src/conv2.cpp:33]   --->   Operation 1347 'load' 'layer1_output_load_48' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_35 : Operation 1348 [2/2] (1.23ns)   --->   "%layer1_output_load_49 = load i22 %layer1_output_addr_49" [src/conv2.cpp:33]   --->   Operation 1348 'load' 'layer1_output_load_49' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>

State 36 <SV = 35> <Delay = 7.01>
ST_36 : Operation 1349 [1/1] (0.00ns)   --->   "%bitcast_ln11_47 = bitcast i32 %conv2_weights_load_46" [src/conv2.cpp:11]   --->   Operation 1349 'bitcast' 'bitcast_ln11_47' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1350 [1/1] (0.00ns)   --->   "%bitcast_ln11_48 = bitcast i32 %conv2_weights_load_47" [src/conv2.cpp:11]   --->   Operation 1350 'bitcast' 'bitcast_ln11_48' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1351 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_67 = add i22 %sub_ln33, i22 3251250" [src/conv2.cpp:33]   --->   Operation 1351 'add' 'add_ln33_67' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 1352 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_68 = add i22 %sub_ln33, i22 3316275" [src/conv2.cpp:33]   --->   Operation 1352 'add' 'add_ln33_68' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 1353 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_131 = add i22 %add_ln33_67, i22 %result" [src/conv2.cpp:33]   --->   Operation 1353 'add' 'add_ln33_131' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 1354 [1/1] (0.00ns)   --->   "%zext_ln33_132 = zext i22 %add_ln33_131" [src/conv2.cpp:33]   --->   Operation 1354 'zext' 'zext_ln33_132' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1355 [1/1] (0.00ns)   --->   "%layer1_output_addr_50 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_132" [src/conv2.cpp:33]   --->   Operation 1355 'getelementptr' 'layer1_output_addr_50' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1356 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_132 = add i22 %add_ln33_68, i22 %result" [src/conv2.cpp:33]   --->   Operation 1356 'add' 'add_ln33_132' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 1357 [1/1] (0.00ns)   --->   "%zext_ln33_133 = zext i22 %add_ln33_132" [src/conv2.cpp:33]   --->   Operation 1357 'zext' 'zext_ln33_133' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1358 [1/1] (0.00ns)   --->   "%layer1_output_addr_51 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_133" [src/conv2.cpp:33]   --->   Operation 1358 'getelementptr' 'layer1_output_addr_51' <Predicate = true> <Delay = 0.00>
ST_36 : [1/1] (1.30ns)   --->   Input mux for Operation 1359 '%convolution_4_5 = fadd i32 %convolution_4_4, i32 %mul_5'
ST_36 : Operation 1359 [4/4] (5.13ns)   --->   "%convolution_4_5 = fadd i32 %convolution_4_4, i32 %mul_5" [src/conv2.cpp:33]   --->   Operation 1359 'fadd' 'convolution_4_5' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1360 [1/3] (7.01ns)   --->   "%mul_41 = fmul i32 %bitcast_ln11_43, i32 %layer1_output_load_42" [src/conv2.cpp:33]   --->   Operation 1360 'fmul' 'mul_41' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1361 [1/3] (7.01ns)   --->   "%mul_42 = fmul i32 %bitcast_ln11_44, i32 %layer1_output_load_43" [src/conv2.cpp:33]   --->   Operation 1361 'fmul' 'mul_42' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1362 [2/3] (7.01ns)   --->   "%mul_43 = fmul i32 %bitcast_ln11_45, i32 %layer1_output_load_44" [src/conv2.cpp:33]   --->   Operation 1362 'fmul' 'mul_43' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1363 [2/3] (7.01ns)   --->   "%mul_44 = fmul i32 %bitcast_ln11_46, i32 %layer1_output_load_45" [src/conv2.cpp:33]   --->   Operation 1363 'fmul' 'mul_44' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : [1/1] (1.27ns)   --->   Input mux for Operation 1364 '%mul_45 = fmul i32 %bitcast_ln11_47, i32 %layer1_output_load_46'
ST_36 : Operation 1364 [3/3] (5.73ns)   --->   "%mul_45 = fmul i32 %bitcast_ln11_47, i32 %layer1_output_load_46" [src/conv2.cpp:33]   --->   Operation 1364 'fmul' 'mul_45' <Predicate = true> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : [1/1] (1.27ns)   --->   Input mux for Operation 1365 '%mul_46 = fmul i32 %bitcast_ln11_48, i32 %layer1_output_load_47'
ST_36 : Operation 1365 [3/3] (5.73ns)   --->   "%mul_46 = fmul i32 %bitcast_ln11_48, i32 %layer1_output_load_47" [src/conv2.cpp:33]   --->   Operation 1365 'fmul' 'mul_46' <Predicate = true> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1366 [1/2] (1.23ns)   --->   "%layer1_output_load_48 = load i22 %layer1_output_addr_48" [src/conv2.cpp:33]   --->   Operation 1366 'load' 'layer1_output_load_48' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_36 : Operation 1367 [1/2] (1.23ns)   --->   "%layer1_output_load_49 = load i22 %layer1_output_addr_49" [src/conv2.cpp:33]   --->   Operation 1367 'load' 'layer1_output_load_49' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_36 : Operation 1368 [2/2] (1.23ns)   --->   "%layer1_output_load_50 = load i22 %layer1_output_addr_50" [src/conv2.cpp:33]   --->   Operation 1368 'load' 'layer1_output_load_50' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_36 : Operation 1369 [2/2] (1.23ns)   --->   "%layer1_output_load_51 = load i22 %layer1_output_addr_51" [src/conv2.cpp:33]   --->   Operation 1369 'load' 'layer1_output_load_51' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>

State 37 <SV = 36> <Delay = 7.01>
ST_37 : Operation 1370 [1/1] (0.00ns)   --->   "%bitcast_ln11_49 = bitcast i32 %conv2_weights_load_48" [src/conv2.cpp:11]   --->   Operation 1370 'bitcast' 'bitcast_ln11_49' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1371 [1/1] (0.00ns)   --->   "%bitcast_ln11_50 = bitcast i32 %conv2_weights_load_49" [src/conv2.cpp:11]   --->   Operation 1371 'bitcast' 'bitcast_ln11_50' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1372 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_69 = add i22 %sub_ln33, i22 3381300" [src/conv2.cpp:33]   --->   Operation 1372 'add' 'add_ln33_69' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1373 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_70 = add i22 %sub_ln33, i22 3446325" [src/conv2.cpp:33]   --->   Operation 1373 'add' 'add_ln33_70' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1374 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_133 = add i22 %add_ln33_69, i22 %result" [src/conv2.cpp:33]   --->   Operation 1374 'add' 'add_ln33_133' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1375 [1/1] (0.00ns)   --->   "%zext_ln33_134 = zext i22 %add_ln33_133" [src/conv2.cpp:33]   --->   Operation 1375 'zext' 'zext_ln33_134' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1376 [1/1] (0.00ns)   --->   "%layer1_output_addr_52 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_134" [src/conv2.cpp:33]   --->   Operation 1376 'getelementptr' 'layer1_output_addr_52' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1377 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_134 = add i22 %add_ln33_70, i22 %result" [src/conv2.cpp:33]   --->   Operation 1377 'add' 'add_ln33_134' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1378 [1/1] (0.00ns)   --->   "%zext_ln33_135 = zext i22 %add_ln33_134" [src/conv2.cpp:33]   --->   Operation 1378 'zext' 'zext_ln33_135' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1379 [1/1] (0.00ns)   --->   "%layer1_output_addr_53 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_135" [src/conv2.cpp:33]   --->   Operation 1379 'getelementptr' 'layer1_output_addr_53' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1380 [3/4] (6.43ns)   --->   "%convolution_4_5 = fadd i32 %convolution_4_4, i32 %mul_5" [src/conv2.cpp:33]   --->   Operation 1380 'fadd' 'convolution_4_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1381 [1/3] (7.01ns)   --->   "%mul_43 = fmul i32 %bitcast_ln11_45, i32 %layer1_output_load_44" [src/conv2.cpp:33]   --->   Operation 1381 'fmul' 'mul_43' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1382 [1/3] (7.01ns)   --->   "%mul_44 = fmul i32 %bitcast_ln11_46, i32 %layer1_output_load_45" [src/conv2.cpp:33]   --->   Operation 1382 'fmul' 'mul_44' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1383 [2/3] (7.01ns)   --->   "%mul_45 = fmul i32 %bitcast_ln11_47, i32 %layer1_output_load_46" [src/conv2.cpp:33]   --->   Operation 1383 'fmul' 'mul_45' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1384 [2/3] (7.01ns)   --->   "%mul_46 = fmul i32 %bitcast_ln11_48, i32 %layer1_output_load_47" [src/conv2.cpp:33]   --->   Operation 1384 'fmul' 'mul_46' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : [1/1] (1.27ns)   --->   Input mux for Operation 1385 '%mul_47 = fmul i32 %bitcast_ln11_49, i32 %layer1_output_load_48'
ST_37 : Operation 1385 [3/3] (5.73ns)   --->   "%mul_47 = fmul i32 %bitcast_ln11_49, i32 %layer1_output_load_48" [src/conv2.cpp:33]   --->   Operation 1385 'fmul' 'mul_47' <Predicate = true> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : [1/1] (1.27ns)   --->   Input mux for Operation 1386 '%mul_48 = fmul i32 %bitcast_ln11_50, i32 %layer1_output_load_49'
ST_37 : Operation 1386 [3/3] (5.73ns)   --->   "%mul_48 = fmul i32 %bitcast_ln11_50, i32 %layer1_output_load_49" [src/conv2.cpp:33]   --->   Operation 1386 'fmul' 'mul_48' <Predicate = true> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1387 [1/2] (1.23ns)   --->   "%layer1_output_load_50 = load i22 %layer1_output_addr_50" [src/conv2.cpp:33]   --->   Operation 1387 'load' 'layer1_output_load_50' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_37 : Operation 1388 [1/2] (1.23ns)   --->   "%layer1_output_load_51 = load i22 %layer1_output_addr_51" [src/conv2.cpp:33]   --->   Operation 1388 'load' 'layer1_output_load_51' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_37 : Operation 1389 [2/2] (1.23ns)   --->   "%layer1_output_load_52 = load i22 %layer1_output_addr_52" [src/conv2.cpp:33]   --->   Operation 1389 'load' 'layer1_output_load_52' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_37 : Operation 1390 [2/2] (1.23ns)   --->   "%layer1_output_load_53 = load i22 %layer1_output_addr_53" [src/conv2.cpp:33]   --->   Operation 1390 'load' 'layer1_output_load_53' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>

State 38 <SV = 37> <Delay = 7.01>
ST_38 : Operation 1391 [1/1] (0.00ns)   --->   "%bitcast_ln11_51 = bitcast i32 %conv2_weights_load_50" [src/conv2.cpp:11]   --->   Operation 1391 'bitcast' 'bitcast_ln11_51' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1392 [1/1] (0.00ns)   --->   "%bitcast_ln11_52 = bitcast i32 %conv2_weights_load_51" [src/conv2.cpp:11]   --->   Operation 1392 'bitcast' 'bitcast_ln11_52' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1393 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_71 = add i22 %sub_ln33, i22 3511350" [src/conv2.cpp:33]   --->   Operation 1393 'add' 'add_ln33_71' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 1394 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_72 = add i22 %sub_ln33, i22 3576375" [src/conv2.cpp:33]   --->   Operation 1394 'add' 'add_ln33_72' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 1395 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_135 = add i22 %add_ln33_71, i22 %result" [src/conv2.cpp:33]   --->   Operation 1395 'add' 'add_ln33_135' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 1396 [1/1] (0.00ns)   --->   "%zext_ln33_136 = zext i22 %add_ln33_135" [src/conv2.cpp:33]   --->   Operation 1396 'zext' 'zext_ln33_136' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1397 [1/1] (0.00ns)   --->   "%layer1_output_addr_54 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_136" [src/conv2.cpp:33]   --->   Operation 1397 'getelementptr' 'layer1_output_addr_54' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1398 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_136 = add i22 %add_ln33_72, i22 %result" [src/conv2.cpp:33]   --->   Operation 1398 'add' 'add_ln33_136' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 1399 [1/1] (0.00ns)   --->   "%zext_ln33_137 = zext i22 %add_ln33_136" [src/conv2.cpp:33]   --->   Operation 1399 'zext' 'zext_ln33_137' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1400 [1/1] (0.00ns)   --->   "%layer1_output_addr_55 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_137" [src/conv2.cpp:33]   --->   Operation 1400 'getelementptr' 'layer1_output_addr_55' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1401 [2/4] (6.43ns)   --->   "%convolution_4_5 = fadd i32 %convolution_4_4, i32 %mul_5" [src/conv2.cpp:33]   --->   Operation 1401 'fadd' 'convolution_4_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1402 [1/3] (7.01ns)   --->   "%mul_45 = fmul i32 %bitcast_ln11_47, i32 %layer1_output_load_46" [src/conv2.cpp:33]   --->   Operation 1402 'fmul' 'mul_45' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1403 [1/3] (7.01ns)   --->   "%mul_46 = fmul i32 %bitcast_ln11_48, i32 %layer1_output_load_47" [src/conv2.cpp:33]   --->   Operation 1403 'fmul' 'mul_46' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1404 [2/3] (7.01ns)   --->   "%mul_47 = fmul i32 %bitcast_ln11_49, i32 %layer1_output_load_48" [src/conv2.cpp:33]   --->   Operation 1404 'fmul' 'mul_47' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1405 [2/3] (7.01ns)   --->   "%mul_48 = fmul i32 %bitcast_ln11_50, i32 %layer1_output_load_49" [src/conv2.cpp:33]   --->   Operation 1405 'fmul' 'mul_48' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : [1/1] (1.27ns)   --->   Input mux for Operation 1406 '%mul_49 = fmul i32 %bitcast_ln11_51, i32 %layer1_output_load_50'
ST_38 : Operation 1406 [3/3] (5.73ns)   --->   "%mul_49 = fmul i32 %bitcast_ln11_51, i32 %layer1_output_load_50" [src/conv2.cpp:33]   --->   Operation 1406 'fmul' 'mul_49' <Predicate = true> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : [1/1] (1.27ns)   --->   Input mux for Operation 1407 '%mul_50 = fmul i32 %bitcast_ln11_52, i32 %layer1_output_load_51'
ST_38 : Operation 1407 [3/3] (5.73ns)   --->   "%mul_50 = fmul i32 %bitcast_ln11_52, i32 %layer1_output_load_51" [src/conv2.cpp:33]   --->   Operation 1407 'fmul' 'mul_50' <Predicate = true> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1408 [1/2] (1.23ns)   --->   "%layer1_output_load_52 = load i22 %layer1_output_addr_52" [src/conv2.cpp:33]   --->   Operation 1408 'load' 'layer1_output_load_52' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_38 : Operation 1409 [1/2] (1.23ns)   --->   "%layer1_output_load_53 = load i22 %layer1_output_addr_53" [src/conv2.cpp:33]   --->   Operation 1409 'load' 'layer1_output_load_53' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_38 : Operation 1410 [2/2] (1.23ns)   --->   "%layer1_output_load_54 = load i22 %layer1_output_addr_54" [src/conv2.cpp:33]   --->   Operation 1410 'load' 'layer1_output_load_54' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_38 : Operation 1411 [2/2] (1.23ns)   --->   "%layer1_output_load_55 = load i22 %layer1_output_addr_55" [src/conv2.cpp:33]   --->   Operation 1411 'load' 'layer1_output_load_55' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>

State 39 <SV = 38> <Delay = 7.01>
ST_39 : Operation 1412 [1/1] (0.00ns)   --->   "%bitcast_ln11_53 = bitcast i32 %conv2_weights_load_52" [src/conv2.cpp:11]   --->   Operation 1412 'bitcast' 'bitcast_ln11_53' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1413 [1/1] (0.00ns)   --->   "%bitcast_ln11_54 = bitcast i32 %conv2_weights_load_53" [src/conv2.cpp:11]   --->   Operation 1413 'bitcast' 'bitcast_ln11_54' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1414 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_73 = add i22 %sub_ln33, i22 3641400" [src/conv2.cpp:33]   --->   Operation 1414 'add' 'add_ln33_73' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1415 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_74 = add i22 %sub_ln33, i22 3706425" [src/conv2.cpp:33]   --->   Operation 1415 'add' 'add_ln33_74' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1416 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_137 = add i22 %add_ln33_73, i22 %result" [src/conv2.cpp:33]   --->   Operation 1416 'add' 'add_ln33_137' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1417 [1/1] (0.00ns)   --->   "%zext_ln33_138 = zext i22 %add_ln33_137" [src/conv2.cpp:33]   --->   Operation 1417 'zext' 'zext_ln33_138' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1418 [1/1] (0.00ns)   --->   "%layer1_output_addr_56 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_138" [src/conv2.cpp:33]   --->   Operation 1418 'getelementptr' 'layer1_output_addr_56' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1419 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_138 = add i22 %add_ln33_74, i22 %result" [src/conv2.cpp:33]   --->   Operation 1419 'add' 'add_ln33_138' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1420 [1/1] (0.00ns)   --->   "%zext_ln33_139 = zext i22 %add_ln33_138" [src/conv2.cpp:33]   --->   Operation 1420 'zext' 'zext_ln33_139' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1421 [1/1] (0.00ns)   --->   "%layer1_output_addr_57 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_139" [src/conv2.cpp:33]   --->   Operation 1421 'getelementptr' 'layer1_output_addr_57' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1422 [1/4] (6.43ns)   --->   "%convolution_4_5 = fadd i32 %convolution_4_4, i32 %mul_5" [src/conv2.cpp:33]   --->   Operation 1422 'fadd' 'convolution_4_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1423 [1/3] (7.01ns)   --->   "%mul_47 = fmul i32 %bitcast_ln11_49, i32 %layer1_output_load_48" [src/conv2.cpp:33]   --->   Operation 1423 'fmul' 'mul_47' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1424 [1/3] (7.01ns)   --->   "%mul_48 = fmul i32 %bitcast_ln11_50, i32 %layer1_output_load_49" [src/conv2.cpp:33]   --->   Operation 1424 'fmul' 'mul_48' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1425 [2/3] (7.01ns)   --->   "%mul_49 = fmul i32 %bitcast_ln11_51, i32 %layer1_output_load_50" [src/conv2.cpp:33]   --->   Operation 1425 'fmul' 'mul_49' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1426 [2/3] (7.01ns)   --->   "%mul_50 = fmul i32 %bitcast_ln11_52, i32 %layer1_output_load_51" [src/conv2.cpp:33]   --->   Operation 1426 'fmul' 'mul_50' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (1.27ns)   --->   Input mux for Operation 1427 '%mul_51 = fmul i32 %bitcast_ln11_53, i32 %layer1_output_load_52'
ST_39 : Operation 1427 [3/3] (5.73ns)   --->   "%mul_51 = fmul i32 %bitcast_ln11_53, i32 %layer1_output_load_52" [src/conv2.cpp:33]   --->   Operation 1427 'fmul' 'mul_51' <Predicate = true> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (1.27ns)   --->   Input mux for Operation 1428 '%mul_52 = fmul i32 %bitcast_ln11_54, i32 %layer1_output_load_53'
ST_39 : Operation 1428 [3/3] (5.73ns)   --->   "%mul_52 = fmul i32 %bitcast_ln11_54, i32 %layer1_output_load_53" [src/conv2.cpp:33]   --->   Operation 1428 'fmul' 'mul_52' <Predicate = true> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1429 [1/2] (1.23ns)   --->   "%layer1_output_load_54 = load i22 %layer1_output_addr_54" [src/conv2.cpp:33]   --->   Operation 1429 'load' 'layer1_output_load_54' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_39 : Operation 1430 [1/2] (1.23ns)   --->   "%layer1_output_load_55 = load i22 %layer1_output_addr_55" [src/conv2.cpp:33]   --->   Operation 1430 'load' 'layer1_output_load_55' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_39 : Operation 1431 [2/2] (1.23ns)   --->   "%layer1_output_load_56 = load i22 %layer1_output_addr_56" [src/conv2.cpp:33]   --->   Operation 1431 'load' 'layer1_output_load_56' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_39 : Operation 1432 [2/2] (1.23ns)   --->   "%layer1_output_load_57 = load i22 %layer1_output_addr_57" [src/conv2.cpp:33]   --->   Operation 1432 'load' 'layer1_output_load_57' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>

State 40 <SV = 39> <Delay = 7.01>
ST_40 : Operation 1433 [1/1] (0.00ns)   --->   "%bitcast_ln11_55 = bitcast i32 %conv2_weights_load_54" [src/conv2.cpp:11]   --->   Operation 1433 'bitcast' 'bitcast_ln11_55' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1434 [1/1] (0.00ns)   --->   "%bitcast_ln11_56 = bitcast i32 %conv2_weights_load_55" [src/conv2.cpp:11]   --->   Operation 1434 'bitcast' 'bitcast_ln11_56' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1435 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_75 = add i22 %sub_ln33, i22 3771450" [src/conv2.cpp:33]   --->   Operation 1435 'add' 'add_ln33_75' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 1436 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_76 = add i22 %sub_ln33, i22 3836475" [src/conv2.cpp:33]   --->   Operation 1436 'add' 'add_ln33_76' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 1437 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_139 = add i22 %add_ln33_75, i22 %result" [src/conv2.cpp:33]   --->   Operation 1437 'add' 'add_ln33_139' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 1438 [1/1] (0.00ns)   --->   "%zext_ln33_140 = zext i22 %add_ln33_139" [src/conv2.cpp:33]   --->   Operation 1438 'zext' 'zext_ln33_140' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1439 [1/1] (0.00ns)   --->   "%layer1_output_addr_58 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_140" [src/conv2.cpp:33]   --->   Operation 1439 'getelementptr' 'layer1_output_addr_58' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1440 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_140 = add i22 %add_ln33_76, i22 %result" [src/conv2.cpp:33]   --->   Operation 1440 'add' 'add_ln33_140' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 1441 [1/1] (0.00ns)   --->   "%zext_ln33_141 = zext i22 %add_ln33_140" [src/conv2.cpp:33]   --->   Operation 1441 'zext' 'zext_ln33_141' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1442 [1/1] (0.00ns)   --->   "%layer1_output_addr_59 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_141" [src/conv2.cpp:33]   --->   Operation 1442 'getelementptr' 'layer1_output_addr_59' <Predicate = true> <Delay = 0.00>
ST_40 : [1/1] (1.30ns)   --->   Input mux for Operation 1443 '%convolution_4_6 = fadd i32 %convolution_4_5, i32 %mul_6'
ST_40 : Operation 1443 [4/4] (5.13ns)   --->   "%convolution_4_6 = fadd i32 %convolution_4_5, i32 %mul_6" [src/conv2.cpp:33]   --->   Operation 1443 'fadd' 'convolution_4_6' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1444 [1/3] (7.01ns)   --->   "%mul_49 = fmul i32 %bitcast_ln11_51, i32 %layer1_output_load_50" [src/conv2.cpp:33]   --->   Operation 1444 'fmul' 'mul_49' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1445 [1/3] (7.01ns)   --->   "%mul_50 = fmul i32 %bitcast_ln11_52, i32 %layer1_output_load_51" [src/conv2.cpp:33]   --->   Operation 1445 'fmul' 'mul_50' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1446 [2/3] (7.01ns)   --->   "%mul_51 = fmul i32 %bitcast_ln11_53, i32 %layer1_output_load_52" [src/conv2.cpp:33]   --->   Operation 1446 'fmul' 'mul_51' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1447 [2/3] (7.01ns)   --->   "%mul_52 = fmul i32 %bitcast_ln11_54, i32 %layer1_output_load_53" [src/conv2.cpp:33]   --->   Operation 1447 'fmul' 'mul_52' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (1.27ns)   --->   Input mux for Operation 1448 '%mul_53 = fmul i32 %bitcast_ln11_55, i32 %layer1_output_load_54'
ST_40 : Operation 1448 [3/3] (5.73ns)   --->   "%mul_53 = fmul i32 %bitcast_ln11_55, i32 %layer1_output_load_54" [src/conv2.cpp:33]   --->   Operation 1448 'fmul' 'mul_53' <Predicate = true> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (1.27ns)   --->   Input mux for Operation 1449 '%mul_54 = fmul i32 %bitcast_ln11_56, i32 %layer1_output_load_55'
ST_40 : Operation 1449 [3/3] (5.73ns)   --->   "%mul_54 = fmul i32 %bitcast_ln11_56, i32 %layer1_output_load_55" [src/conv2.cpp:33]   --->   Operation 1449 'fmul' 'mul_54' <Predicate = true> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1450 [1/2] (1.23ns)   --->   "%layer1_output_load_56 = load i22 %layer1_output_addr_56" [src/conv2.cpp:33]   --->   Operation 1450 'load' 'layer1_output_load_56' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_40 : Operation 1451 [1/2] (1.23ns)   --->   "%layer1_output_load_57 = load i22 %layer1_output_addr_57" [src/conv2.cpp:33]   --->   Operation 1451 'load' 'layer1_output_load_57' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_40 : Operation 1452 [2/2] (1.23ns)   --->   "%layer1_output_load_58 = load i22 %layer1_output_addr_58" [src/conv2.cpp:33]   --->   Operation 1452 'load' 'layer1_output_load_58' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_40 : Operation 1453 [2/2] (1.23ns)   --->   "%layer1_output_load_59 = load i22 %layer1_output_addr_59" [src/conv2.cpp:33]   --->   Operation 1453 'load' 'layer1_output_load_59' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>

State 41 <SV = 40> <Delay = 7.01>
ST_41 : Operation 1454 [1/1] (0.00ns)   --->   "%bitcast_ln11_57 = bitcast i32 %conv2_weights_load_56" [src/conv2.cpp:11]   --->   Operation 1454 'bitcast' 'bitcast_ln11_57' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1455 [1/1] (0.00ns)   --->   "%bitcast_ln11_58 = bitcast i32 %conv2_weights_load_57" [src/conv2.cpp:11]   --->   Operation 1455 'bitcast' 'bitcast_ln11_58' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1456 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_77 = add i22 %sub_ln33, i22 3901500" [src/conv2.cpp:33]   --->   Operation 1456 'add' 'add_ln33_77' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 1457 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_78 = add i22 %sub_ln33, i22 3966525" [src/conv2.cpp:33]   --->   Operation 1457 'add' 'add_ln33_78' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 1458 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_79 = add i22 %sub_ln33, i22 4031550" [src/conv2.cpp:33]   --->   Operation 1458 'add' 'add_ln33_79' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 1459 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_80 = add i22 %sub_ln33, i22 4096575" [src/conv2.cpp:33]   --->   Operation 1459 'add' 'add_ln33_80' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 1460 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_141 = add i22 %add_ln33_77, i22 %result" [src/conv2.cpp:33]   --->   Operation 1460 'add' 'add_ln33_141' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 1461 [1/1] (0.00ns)   --->   "%zext_ln33_142 = zext i22 %add_ln33_141" [src/conv2.cpp:33]   --->   Operation 1461 'zext' 'zext_ln33_142' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1462 [1/1] (0.00ns)   --->   "%layer1_output_addr_60 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_142" [src/conv2.cpp:33]   --->   Operation 1462 'getelementptr' 'layer1_output_addr_60' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1463 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_142 = add i22 %add_ln33_78, i22 %result" [src/conv2.cpp:33]   --->   Operation 1463 'add' 'add_ln33_142' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 1464 [1/1] (0.00ns)   --->   "%zext_ln33_143 = zext i22 %add_ln33_142" [src/conv2.cpp:33]   --->   Operation 1464 'zext' 'zext_ln33_143' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1465 [1/1] (0.00ns)   --->   "%layer1_output_addr_61 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_143" [src/conv2.cpp:33]   --->   Operation 1465 'getelementptr' 'layer1_output_addr_61' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1466 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_143 = add i22 %add_ln33_79, i22 %result" [src/conv2.cpp:33]   --->   Operation 1466 'add' 'add_ln33_143' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 1467 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_144 = add i22 %add_ln33_80, i22 %result" [src/conv2.cpp:33]   --->   Operation 1467 'add' 'add_ln33_144' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 1468 [3/4] (6.43ns)   --->   "%convolution_4_6 = fadd i32 %convolution_4_5, i32 %mul_6" [src/conv2.cpp:33]   --->   Operation 1468 'fadd' 'convolution_4_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1469 [1/3] (7.01ns)   --->   "%mul_51 = fmul i32 %bitcast_ln11_53, i32 %layer1_output_load_52" [src/conv2.cpp:33]   --->   Operation 1469 'fmul' 'mul_51' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1470 [1/3] (7.01ns)   --->   "%mul_52 = fmul i32 %bitcast_ln11_54, i32 %layer1_output_load_53" [src/conv2.cpp:33]   --->   Operation 1470 'fmul' 'mul_52' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1471 [2/3] (7.01ns)   --->   "%mul_53 = fmul i32 %bitcast_ln11_55, i32 %layer1_output_load_54" [src/conv2.cpp:33]   --->   Operation 1471 'fmul' 'mul_53' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1472 [2/3] (7.01ns)   --->   "%mul_54 = fmul i32 %bitcast_ln11_56, i32 %layer1_output_load_55" [src/conv2.cpp:33]   --->   Operation 1472 'fmul' 'mul_54' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (1.27ns)   --->   Input mux for Operation 1473 '%mul_55 = fmul i32 %bitcast_ln11_57, i32 %layer1_output_load_56'
ST_41 : Operation 1473 [3/3] (5.73ns)   --->   "%mul_55 = fmul i32 %bitcast_ln11_57, i32 %layer1_output_load_56" [src/conv2.cpp:33]   --->   Operation 1473 'fmul' 'mul_55' <Predicate = true> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (1.27ns)   --->   Input mux for Operation 1474 '%mul_56 = fmul i32 %bitcast_ln11_58, i32 %layer1_output_load_57'
ST_41 : Operation 1474 [3/3] (5.73ns)   --->   "%mul_56 = fmul i32 %bitcast_ln11_58, i32 %layer1_output_load_57" [src/conv2.cpp:33]   --->   Operation 1474 'fmul' 'mul_56' <Predicate = true> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1475 [1/2] (1.23ns)   --->   "%layer1_output_load_58 = load i22 %layer1_output_addr_58" [src/conv2.cpp:33]   --->   Operation 1475 'load' 'layer1_output_load_58' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_41 : Operation 1476 [1/2] (1.23ns)   --->   "%layer1_output_load_59 = load i22 %layer1_output_addr_59" [src/conv2.cpp:33]   --->   Operation 1476 'load' 'layer1_output_load_59' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_41 : Operation 1477 [2/2] (1.23ns)   --->   "%layer1_output_load_60 = load i22 %layer1_output_addr_60" [src/conv2.cpp:33]   --->   Operation 1477 'load' 'layer1_output_load_60' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_41 : Operation 1478 [2/2] (1.23ns)   --->   "%layer1_output_load_61 = load i22 %layer1_output_addr_61" [src/conv2.cpp:33]   --->   Operation 1478 'load' 'layer1_output_load_61' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>

State 42 <SV = 41> <Delay = 7.01>
ST_42 : Operation 1479 [1/1] (0.00ns)   --->   "%bitcast_ln11_59 = bitcast i32 %conv2_weights_load_58" [src/conv2.cpp:11]   --->   Operation 1479 'bitcast' 'bitcast_ln11_59' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1480 [1/1] (0.00ns)   --->   "%bitcast_ln11_60 = bitcast i32 %conv2_weights_load_59" [src/conv2.cpp:11]   --->   Operation 1480 'bitcast' 'bitcast_ln11_60' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1481 [1/1] (0.00ns)   --->   "%zext_ln33_144 = zext i22 %add_ln33_143" [src/conv2.cpp:33]   --->   Operation 1481 'zext' 'zext_ln33_144' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1482 [1/1] (0.00ns)   --->   "%layer1_output_addr_62 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_144" [src/conv2.cpp:33]   --->   Operation 1482 'getelementptr' 'layer1_output_addr_62' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1483 [1/1] (0.00ns)   --->   "%zext_ln33_145 = zext i22 %add_ln33_144" [src/conv2.cpp:33]   --->   Operation 1483 'zext' 'zext_ln33_145' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1484 [1/1] (0.00ns)   --->   "%layer1_output_addr_63 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_145" [src/conv2.cpp:33]   --->   Operation 1484 'getelementptr' 'layer1_output_addr_63' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1485 [2/4] (6.43ns)   --->   "%convolution_4_6 = fadd i32 %convolution_4_5, i32 %mul_6" [src/conv2.cpp:33]   --->   Operation 1485 'fadd' 'convolution_4_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1486 [1/3] (7.01ns)   --->   "%mul_53 = fmul i32 %bitcast_ln11_55, i32 %layer1_output_load_54" [src/conv2.cpp:33]   --->   Operation 1486 'fmul' 'mul_53' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1487 [1/3] (7.01ns)   --->   "%mul_54 = fmul i32 %bitcast_ln11_56, i32 %layer1_output_load_55" [src/conv2.cpp:33]   --->   Operation 1487 'fmul' 'mul_54' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1488 [2/3] (7.01ns)   --->   "%mul_55 = fmul i32 %bitcast_ln11_57, i32 %layer1_output_load_56" [src/conv2.cpp:33]   --->   Operation 1488 'fmul' 'mul_55' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1489 [2/3] (7.01ns)   --->   "%mul_56 = fmul i32 %bitcast_ln11_58, i32 %layer1_output_load_57" [src/conv2.cpp:33]   --->   Operation 1489 'fmul' 'mul_56' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : [1/1] (1.27ns)   --->   Input mux for Operation 1490 '%mul_57 = fmul i32 %bitcast_ln11_59, i32 %layer1_output_load_58'
ST_42 : Operation 1490 [3/3] (5.73ns)   --->   "%mul_57 = fmul i32 %bitcast_ln11_59, i32 %layer1_output_load_58" [src/conv2.cpp:33]   --->   Operation 1490 'fmul' 'mul_57' <Predicate = true> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : [1/1] (1.27ns)   --->   Input mux for Operation 1491 '%mul_58 = fmul i32 %bitcast_ln11_60, i32 %layer1_output_load_59'
ST_42 : Operation 1491 [3/3] (5.73ns)   --->   "%mul_58 = fmul i32 %bitcast_ln11_60, i32 %layer1_output_load_59" [src/conv2.cpp:33]   --->   Operation 1491 'fmul' 'mul_58' <Predicate = true> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1492 [1/2] (1.23ns)   --->   "%layer1_output_load_60 = load i22 %layer1_output_addr_60" [src/conv2.cpp:33]   --->   Operation 1492 'load' 'layer1_output_load_60' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_42 : Operation 1493 [1/2] (1.23ns)   --->   "%layer1_output_load_61 = load i22 %layer1_output_addr_61" [src/conv2.cpp:33]   --->   Operation 1493 'load' 'layer1_output_load_61' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_42 : Operation 1494 [2/2] (1.23ns)   --->   "%layer1_output_load_62 = load i22 %layer1_output_addr_62" [src/conv2.cpp:33]   --->   Operation 1494 'load' 'layer1_output_load_62' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_42 : Operation 1495 [2/2] (1.23ns)   --->   "%layer1_output_load_63 = load i22 %layer1_output_addr_63" [src/conv2.cpp:33]   --->   Operation 1495 'load' 'layer1_output_load_63' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>

State 43 <SV = 42> <Delay = 7.01>
ST_43 : Operation 1496 [1/1] (0.00ns)   --->   "%bitcast_ln11_61 = bitcast i32 %conv2_weights_load_60" [src/conv2.cpp:11]   --->   Operation 1496 'bitcast' 'bitcast_ln11_61' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1497 [1/1] (0.00ns)   --->   "%bitcast_ln11_62 = bitcast i32 %conv2_weights_load_61" [src/conv2.cpp:11]   --->   Operation 1497 'bitcast' 'bitcast_ln11_62' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1498 [1/4] (6.43ns)   --->   "%convolution_4_6 = fadd i32 %convolution_4_5, i32 %mul_6" [src/conv2.cpp:33]   --->   Operation 1498 'fadd' 'convolution_4_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1499 [1/3] (7.01ns)   --->   "%mul_55 = fmul i32 %bitcast_ln11_57, i32 %layer1_output_load_56" [src/conv2.cpp:33]   --->   Operation 1499 'fmul' 'mul_55' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1500 [1/3] (7.01ns)   --->   "%mul_56 = fmul i32 %bitcast_ln11_58, i32 %layer1_output_load_57" [src/conv2.cpp:33]   --->   Operation 1500 'fmul' 'mul_56' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1501 [2/3] (7.01ns)   --->   "%mul_57 = fmul i32 %bitcast_ln11_59, i32 %layer1_output_load_58" [src/conv2.cpp:33]   --->   Operation 1501 'fmul' 'mul_57' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1502 [2/3] (7.01ns)   --->   "%mul_58 = fmul i32 %bitcast_ln11_60, i32 %layer1_output_load_59" [src/conv2.cpp:33]   --->   Operation 1502 'fmul' 'mul_58' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : [1/1] (1.27ns)   --->   Input mux for Operation 1503 '%mul_59 = fmul i32 %bitcast_ln11_61, i32 %layer1_output_load_60'
ST_43 : Operation 1503 [3/3] (5.73ns)   --->   "%mul_59 = fmul i32 %bitcast_ln11_61, i32 %layer1_output_load_60" [src/conv2.cpp:33]   --->   Operation 1503 'fmul' 'mul_59' <Predicate = true> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : [1/1] (1.27ns)   --->   Input mux for Operation 1504 '%mul_60 = fmul i32 %bitcast_ln11_62, i32 %layer1_output_load_61'
ST_43 : Operation 1504 [3/3] (5.73ns)   --->   "%mul_60 = fmul i32 %bitcast_ln11_62, i32 %layer1_output_load_61" [src/conv2.cpp:33]   --->   Operation 1504 'fmul' 'mul_60' <Predicate = true> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1505 [1/2] (1.23ns)   --->   "%layer1_output_load_62 = load i22 %layer1_output_addr_62" [src/conv2.cpp:33]   --->   Operation 1505 'load' 'layer1_output_load_62' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_43 : Operation 1506 [1/2] (1.23ns)   --->   "%layer1_output_load_63 = load i22 %layer1_output_addr_63" [src/conv2.cpp:33]   --->   Operation 1506 'load' 'layer1_output_load_63' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>

State 44 <SV = 43> <Delay = 7.01>
ST_44 : Operation 1507 [1/1] (0.00ns)   --->   "%bitcast_ln11_63 = bitcast i32 %conv2_weights_load_62" [src/conv2.cpp:11]   --->   Operation 1507 'bitcast' 'bitcast_ln11_63' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1508 [1/1] (0.00ns)   --->   "%bitcast_ln11_64 = bitcast i32 %conv2_weights_load_63" [src/conv2.cpp:11]   --->   Operation 1508 'bitcast' 'bitcast_ln11_64' <Predicate = true> <Delay = 0.00>
ST_44 : [1/1] (1.30ns)   --->   Input mux for Operation 1509 '%convolution_4_7 = fadd i32 %convolution_4_6, i32 %mul_7'
ST_44 : Operation 1509 [4/4] (5.13ns)   --->   "%convolution_4_7 = fadd i32 %convolution_4_6, i32 %mul_7" [src/conv2.cpp:33]   --->   Operation 1509 'fadd' 'convolution_4_7' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1510 [1/3] (7.01ns)   --->   "%mul_57 = fmul i32 %bitcast_ln11_59, i32 %layer1_output_load_58" [src/conv2.cpp:33]   --->   Operation 1510 'fmul' 'mul_57' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1511 [1/3] (7.01ns)   --->   "%mul_58 = fmul i32 %bitcast_ln11_60, i32 %layer1_output_load_59" [src/conv2.cpp:33]   --->   Operation 1511 'fmul' 'mul_58' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1512 [2/3] (7.01ns)   --->   "%mul_59 = fmul i32 %bitcast_ln11_61, i32 %layer1_output_load_60" [src/conv2.cpp:33]   --->   Operation 1512 'fmul' 'mul_59' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1513 [2/3] (7.01ns)   --->   "%mul_60 = fmul i32 %bitcast_ln11_62, i32 %layer1_output_load_61" [src/conv2.cpp:33]   --->   Operation 1513 'fmul' 'mul_60' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (1.27ns)   --->   Input mux for Operation 1514 '%mul_61 = fmul i32 %bitcast_ln11_63, i32 %layer1_output_load_62'
ST_44 : Operation 1514 [3/3] (5.73ns)   --->   "%mul_61 = fmul i32 %bitcast_ln11_63, i32 %layer1_output_load_62" [src/conv2.cpp:33]   --->   Operation 1514 'fmul' 'mul_61' <Predicate = true> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (1.27ns)   --->   Input mux for Operation 1515 '%mul_62 = fmul i32 %bitcast_ln11_64, i32 %layer1_output_load_63'
ST_44 : Operation 1515 [3/3] (5.73ns)   --->   "%mul_62 = fmul i32 %bitcast_ln11_64, i32 %layer1_output_load_63" [src/conv2.cpp:33]   --->   Operation 1515 'fmul' 'mul_62' <Predicate = true> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.01>
ST_45 : Operation 1516 [3/4] (6.43ns)   --->   "%convolution_4_7 = fadd i32 %convolution_4_6, i32 %mul_7" [src/conv2.cpp:33]   --->   Operation 1516 'fadd' 'convolution_4_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1517 [1/3] (7.01ns)   --->   "%mul_59 = fmul i32 %bitcast_ln11_61, i32 %layer1_output_load_60" [src/conv2.cpp:33]   --->   Operation 1517 'fmul' 'mul_59' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1518 [1/3] (7.01ns)   --->   "%mul_60 = fmul i32 %bitcast_ln11_62, i32 %layer1_output_load_61" [src/conv2.cpp:33]   --->   Operation 1518 'fmul' 'mul_60' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1519 [2/3] (7.01ns)   --->   "%mul_61 = fmul i32 %bitcast_ln11_63, i32 %layer1_output_load_62" [src/conv2.cpp:33]   --->   Operation 1519 'fmul' 'mul_61' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1520 [2/3] (7.01ns)   --->   "%mul_62 = fmul i32 %bitcast_ln11_64, i32 %layer1_output_load_63" [src/conv2.cpp:33]   --->   Operation 1520 'fmul' 'mul_62' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.01>
ST_46 : Operation 1521 [2/4] (6.43ns)   --->   "%convolution_4_7 = fadd i32 %convolution_4_6, i32 %mul_7" [src/conv2.cpp:33]   --->   Operation 1521 'fadd' 'convolution_4_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1522 [1/3] (7.01ns)   --->   "%mul_61 = fmul i32 %bitcast_ln11_63, i32 %layer1_output_load_62" [src/conv2.cpp:33]   --->   Operation 1522 'fmul' 'mul_61' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1523 [1/3] (7.01ns)   --->   "%mul_62 = fmul i32 %bitcast_ln11_64, i32 %layer1_output_load_63" [src/conv2.cpp:33]   --->   Operation 1523 'fmul' 'mul_62' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.43>
ST_47 : Operation 1524 [1/4] (6.43ns)   --->   "%convolution_4_7 = fadd i32 %convolution_4_6, i32 %mul_7" [src/conv2.cpp:33]   --->   Operation 1524 'fadd' 'convolution_4_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 6.43>
ST_48 : [1/1] (1.30ns)   --->   Input mux for Operation 1525 '%convolution_4_8 = fadd i32 %convolution_4_7, i32 %mul_8'
ST_48 : Operation 1525 [4/4] (5.13ns)   --->   "%convolution_4_8 = fadd i32 %convolution_4_7, i32 %mul_8" [src/conv2.cpp:33]   --->   Operation 1525 'fadd' 'convolution_4_8' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 6.43>
ST_49 : Operation 1526 [3/4] (6.43ns)   --->   "%convolution_4_8 = fadd i32 %convolution_4_7, i32 %mul_8" [src/conv2.cpp:33]   --->   Operation 1526 'fadd' 'convolution_4_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 6.43>
ST_50 : Operation 1527 [2/4] (6.43ns)   --->   "%convolution_4_8 = fadd i32 %convolution_4_7, i32 %mul_8" [src/conv2.cpp:33]   --->   Operation 1527 'fadd' 'convolution_4_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.43>
ST_51 : Operation 1528 [1/4] (6.43ns)   --->   "%convolution_4_8 = fadd i32 %convolution_4_7, i32 %mul_8" [src/conv2.cpp:33]   --->   Operation 1528 'fadd' 'convolution_4_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 6.43>
ST_52 : [1/1] (1.30ns)   --->   Input mux for Operation 1529 '%convolution_4_9 = fadd i32 %convolution_4_8, i32 %mul_9'
ST_52 : Operation 1529 [4/4] (5.13ns)   --->   "%convolution_4_9 = fadd i32 %convolution_4_8, i32 %mul_9" [src/conv2.cpp:33]   --->   Operation 1529 'fadd' 'convolution_4_9' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 6.43>
ST_53 : Operation 1530 [3/4] (6.43ns)   --->   "%convolution_4_9 = fadd i32 %convolution_4_8, i32 %mul_9" [src/conv2.cpp:33]   --->   Operation 1530 'fadd' 'convolution_4_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 6.43>
ST_54 : Operation 1531 [2/4] (6.43ns)   --->   "%convolution_4_9 = fadd i32 %convolution_4_8, i32 %mul_9" [src/conv2.cpp:33]   --->   Operation 1531 'fadd' 'convolution_4_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 6.43>
ST_55 : Operation 1532 [1/4] (6.43ns)   --->   "%convolution_4_9 = fadd i32 %convolution_4_8, i32 %mul_9" [src/conv2.cpp:33]   --->   Operation 1532 'fadd' 'convolution_4_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 6.43>
ST_56 : [1/1] (1.30ns)   --->   Input mux for Operation 1533 '%convolution_4_s = fadd i32 %convolution_4_9, i32 %mul_s'
ST_56 : Operation 1533 [4/4] (5.13ns)   --->   "%convolution_4_s = fadd i32 %convolution_4_9, i32 %mul_s" [src/conv2.cpp:33]   --->   Operation 1533 'fadd' 'convolution_4_s' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 6.43>
ST_57 : Operation 1534 [3/4] (6.43ns)   --->   "%convolution_4_s = fadd i32 %convolution_4_9, i32 %mul_s" [src/conv2.cpp:33]   --->   Operation 1534 'fadd' 'convolution_4_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.43>
ST_58 : Operation 1535 [2/4] (6.43ns)   --->   "%convolution_4_s = fadd i32 %convolution_4_9, i32 %mul_s" [src/conv2.cpp:33]   --->   Operation 1535 'fadd' 'convolution_4_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 6.43>
ST_59 : Operation 1536 [1/4] (6.43ns)   --->   "%convolution_4_s = fadd i32 %convolution_4_9, i32 %mul_s" [src/conv2.cpp:33]   --->   Operation 1536 'fadd' 'convolution_4_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 6.43>
ST_60 : [1/1] (1.30ns)   --->   Input mux for Operation 1537 '%convolution_4_10 = fadd i32 %convolution_4_s, i32 %mul_10'
ST_60 : Operation 1537 [4/4] (5.13ns)   --->   "%convolution_4_10 = fadd i32 %convolution_4_s, i32 %mul_10" [src/conv2.cpp:33]   --->   Operation 1537 'fadd' 'convolution_4_10' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 6.43>
ST_61 : Operation 1538 [3/4] (6.43ns)   --->   "%convolution_4_10 = fadd i32 %convolution_4_s, i32 %mul_10" [src/conv2.cpp:33]   --->   Operation 1538 'fadd' 'convolution_4_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 6.43>
ST_62 : Operation 1539 [2/4] (6.43ns)   --->   "%convolution_4_10 = fadd i32 %convolution_4_s, i32 %mul_10" [src/conv2.cpp:33]   --->   Operation 1539 'fadd' 'convolution_4_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 6.43>
ST_63 : Operation 1540 [1/4] (6.43ns)   --->   "%convolution_4_10 = fadd i32 %convolution_4_s, i32 %mul_10" [src/conv2.cpp:33]   --->   Operation 1540 'fadd' 'convolution_4_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 6.43>
ST_64 : [1/1] (1.30ns)   --->   Input mux for Operation 1541 '%convolution_4_11 = fadd i32 %convolution_4_10, i32 %mul_11'
ST_64 : Operation 1541 [4/4] (5.13ns)   --->   "%convolution_4_11 = fadd i32 %convolution_4_10, i32 %mul_11" [src/conv2.cpp:33]   --->   Operation 1541 'fadd' 'convolution_4_11' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 6.43>
ST_65 : Operation 1542 [3/4] (6.43ns)   --->   "%convolution_4_11 = fadd i32 %convolution_4_10, i32 %mul_11" [src/conv2.cpp:33]   --->   Operation 1542 'fadd' 'convolution_4_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 6.43>
ST_66 : Operation 1543 [2/4] (6.43ns)   --->   "%convolution_4_11 = fadd i32 %convolution_4_10, i32 %mul_11" [src/conv2.cpp:33]   --->   Operation 1543 'fadd' 'convolution_4_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 6.43>
ST_67 : Operation 1544 [1/4] (6.43ns)   --->   "%convolution_4_11 = fadd i32 %convolution_4_10, i32 %mul_11" [src/conv2.cpp:33]   --->   Operation 1544 'fadd' 'convolution_4_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 6.43>
ST_68 : [1/1] (1.30ns)   --->   Input mux for Operation 1545 '%convolution_4_12 = fadd i32 %convolution_4_11, i32 %mul_12'
ST_68 : Operation 1545 [4/4] (5.13ns)   --->   "%convolution_4_12 = fadd i32 %convolution_4_11, i32 %mul_12" [src/conv2.cpp:33]   --->   Operation 1545 'fadd' 'convolution_4_12' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 6.43>
ST_69 : Operation 1546 [3/4] (6.43ns)   --->   "%convolution_4_12 = fadd i32 %convolution_4_11, i32 %mul_12" [src/conv2.cpp:33]   --->   Operation 1546 'fadd' 'convolution_4_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 6.43>
ST_70 : Operation 1547 [2/4] (6.43ns)   --->   "%convolution_4_12 = fadd i32 %convolution_4_11, i32 %mul_12" [src/conv2.cpp:33]   --->   Operation 1547 'fadd' 'convolution_4_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 6.43>
ST_71 : Operation 1548 [1/4] (6.43ns)   --->   "%convolution_4_12 = fadd i32 %convolution_4_11, i32 %mul_12" [src/conv2.cpp:33]   --->   Operation 1548 'fadd' 'convolution_4_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 6.43>
ST_72 : [1/1] (1.30ns)   --->   Input mux for Operation 1549 '%convolution_4_13 = fadd i32 %convolution_4_12, i32 %mul_13'
ST_72 : Operation 1549 [4/4] (5.13ns)   --->   "%convolution_4_13 = fadd i32 %convolution_4_12, i32 %mul_13" [src/conv2.cpp:33]   --->   Operation 1549 'fadd' 'convolution_4_13' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 6.43>
ST_73 : Operation 1550 [3/4] (6.43ns)   --->   "%convolution_4_13 = fadd i32 %convolution_4_12, i32 %mul_13" [src/conv2.cpp:33]   --->   Operation 1550 'fadd' 'convolution_4_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 6.43>
ST_74 : Operation 1551 [2/4] (6.43ns)   --->   "%convolution_4_13 = fadd i32 %convolution_4_12, i32 %mul_13" [src/conv2.cpp:33]   --->   Operation 1551 'fadd' 'convolution_4_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 6.43>
ST_75 : Operation 1552 [1/4] (6.43ns)   --->   "%convolution_4_13 = fadd i32 %convolution_4_12, i32 %mul_13" [src/conv2.cpp:33]   --->   Operation 1552 'fadd' 'convolution_4_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 6.43>
ST_76 : [1/1] (1.30ns)   --->   Input mux for Operation 1553 '%convolution_4_14 = fadd i32 %convolution_4_13, i32 %mul_14'
ST_76 : Operation 1553 [4/4] (5.13ns)   --->   "%convolution_4_14 = fadd i32 %convolution_4_13, i32 %mul_14" [src/conv2.cpp:33]   --->   Operation 1553 'fadd' 'convolution_4_14' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 6.43>
ST_77 : Operation 1554 [3/4] (6.43ns)   --->   "%convolution_4_14 = fadd i32 %convolution_4_13, i32 %mul_14" [src/conv2.cpp:33]   --->   Operation 1554 'fadd' 'convolution_4_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 6.43>
ST_78 : Operation 1555 [2/4] (6.43ns)   --->   "%convolution_4_14 = fadd i32 %convolution_4_13, i32 %mul_14" [src/conv2.cpp:33]   --->   Operation 1555 'fadd' 'convolution_4_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 6.43>
ST_79 : Operation 1556 [1/4] (6.43ns)   --->   "%convolution_4_14 = fadd i32 %convolution_4_13, i32 %mul_14" [src/conv2.cpp:33]   --->   Operation 1556 'fadd' 'convolution_4_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 6.43>
ST_80 : [1/1] (1.30ns)   --->   Input mux for Operation 1557 '%convolution_4_15 = fadd i32 %convolution_4_14, i32 %mul_15'
ST_80 : Operation 1557 [4/4] (5.13ns)   --->   "%convolution_4_15 = fadd i32 %convolution_4_14, i32 %mul_15" [src/conv2.cpp:33]   --->   Operation 1557 'fadd' 'convolution_4_15' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 6.43>
ST_81 : Operation 1558 [3/4] (6.43ns)   --->   "%convolution_4_15 = fadd i32 %convolution_4_14, i32 %mul_15" [src/conv2.cpp:33]   --->   Operation 1558 'fadd' 'convolution_4_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 6.43>
ST_82 : Operation 1559 [2/4] (6.43ns)   --->   "%convolution_4_15 = fadd i32 %convolution_4_14, i32 %mul_15" [src/conv2.cpp:33]   --->   Operation 1559 'fadd' 'convolution_4_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 6.43>
ST_83 : Operation 1560 [1/4] (6.43ns)   --->   "%convolution_4_15 = fadd i32 %convolution_4_14, i32 %mul_15" [src/conv2.cpp:33]   --->   Operation 1560 'fadd' 'convolution_4_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 6.43>
ST_84 : [1/1] (1.30ns)   --->   Input mux for Operation 1561 '%convolution_4_16 = fadd i32 %convolution_4_15, i32 %mul_16'
ST_84 : Operation 1561 [4/4] (5.13ns)   --->   "%convolution_4_16 = fadd i32 %convolution_4_15, i32 %mul_16" [src/conv2.cpp:33]   --->   Operation 1561 'fadd' 'convolution_4_16' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 6.43>
ST_85 : Operation 1562 [3/4] (6.43ns)   --->   "%convolution_4_16 = fadd i32 %convolution_4_15, i32 %mul_16" [src/conv2.cpp:33]   --->   Operation 1562 'fadd' 'convolution_4_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 6.43>
ST_86 : Operation 1563 [2/4] (6.43ns)   --->   "%convolution_4_16 = fadd i32 %convolution_4_15, i32 %mul_16" [src/conv2.cpp:33]   --->   Operation 1563 'fadd' 'convolution_4_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 6.43>
ST_87 : Operation 1564 [1/4] (6.43ns)   --->   "%convolution_4_16 = fadd i32 %convolution_4_15, i32 %mul_16" [src/conv2.cpp:33]   --->   Operation 1564 'fadd' 'convolution_4_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 6.43>
ST_88 : [1/1] (1.30ns)   --->   Input mux for Operation 1565 '%convolution_4_17 = fadd i32 %convolution_4_16, i32 %mul_17'
ST_88 : Operation 1565 [4/4] (5.13ns)   --->   "%convolution_4_17 = fadd i32 %convolution_4_16, i32 %mul_17" [src/conv2.cpp:33]   --->   Operation 1565 'fadd' 'convolution_4_17' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 6.43>
ST_89 : Operation 1566 [3/4] (6.43ns)   --->   "%convolution_4_17 = fadd i32 %convolution_4_16, i32 %mul_17" [src/conv2.cpp:33]   --->   Operation 1566 'fadd' 'convolution_4_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 6.43>
ST_90 : Operation 1567 [2/4] (6.43ns)   --->   "%convolution_4_17 = fadd i32 %convolution_4_16, i32 %mul_17" [src/conv2.cpp:33]   --->   Operation 1567 'fadd' 'convolution_4_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 6.43>
ST_91 : Operation 1568 [1/4] (6.43ns)   --->   "%convolution_4_17 = fadd i32 %convolution_4_16, i32 %mul_17" [src/conv2.cpp:33]   --->   Operation 1568 'fadd' 'convolution_4_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 6.43>
ST_92 : [1/1] (1.30ns)   --->   Input mux for Operation 1569 '%convolution_4_18 = fadd i32 %convolution_4_17, i32 %mul_18'
ST_92 : Operation 1569 [4/4] (5.13ns)   --->   "%convolution_4_18 = fadd i32 %convolution_4_17, i32 %mul_18" [src/conv2.cpp:33]   --->   Operation 1569 'fadd' 'convolution_4_18' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 6.43>
ST_93 : Operation 1570 [3/4] (6.43ns)   --->   "%convolution_4_18 = fadd i32 %convolution_4_17, i32 %mul_18" [src/conv2.cpp:33]   --->   Operation 1570 'fadd' 'convolution_4_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 6.43>
ST_94 : Operation 1571 [2/4] (6.43ns)   --->   "%convolution_4_18 = fadd i32 %convolution_4_17, i32 %mul_18" [src/conv2.cpp:33]   --->   Operation 1571 'fadd' 'convolution_4_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 6.43>
ST_95 : Operation 1572 [1/4] (6.43ns)   --->   "%convolution_4_18 = fadd i32 %convolution_4_17, i32 %mul_18" [src/conv2.cpp:33]   --->   Operation 1572 'fadd' 'convolution_4_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 6.43>
ST_96 : [1/1] (1.30ns)   --->   Input mux for Operation 1573 '%convolution_4_19 = fadd i32 %convolution_4_18, i32 %mul_19'
ST_96 : Operation 1573 [4/4] (5.13ns)   --->   "%convolution_4_19 = fadd i32 %convolution_4_18, i32 %mul_19" [src/conv2.cpp:33]   --->   Operation 1573 'fadd' 'convolution_4_19' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 6.43>
ST_97 : Operation 1574 [3/4] (6.43ns)   --->   "%convolution_4_19 = fadd i32 %convolution_4_18, i32 %mul_19" [src/conv2.cpp:33]   --->   Operation 1574 'fadd' 'convolution_4_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 6.43>
ST_98 : Operation 1575 [2/4] (6.43ns)   --->   "%convolution_4_19 = fadd i32 %convolution_4_18, i32 %mul_19" [src/conv2.cpp:33]   --->   Operation 1575 'fadd' 'convolution_4_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 6.43>
ST_99 : Operation 1576 [1/4] (6.43ns)   --->   "%convolution_4_19 = fadd i32 %convolution_4_18, i32 %mul_19" [src/conv2.cpp:33]   --->   Operation 1576 'fadd' 'convolution_4_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 6.43>
ST_100 : [1/1] (1.30ns)   --->   Input mux for Operation 1577 '%convolution_4_20 = fadd i32 %convolution_4_19, i32 %mul_20'
ST_100 : Operation 1577 [4/4] (5.13ns)   --->   "%convolution_4_20 = fadd i32 %convolution_4_19, i32 %mul_20" [src/conv2.cpp:33]   --->   Operation 1577 'fadd' 'convolution_4_20' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 6.43>
ST_101 : Operation 1578 [3/4] (6.43ns)   --->   "%convolution_4_20 = fadd i32 %convolution_4_19, i32 %mul_20" [src/conv2.cpp:33]   --->   Operation 1578 'fadd' 'convolution_4_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 6.43>
ST_102 : Operation 1579 [2/4] (6.43ns)   --->   "%convolution_4_20 = fadd i32 %convolution_4_19, i32 %mul_20" [src/conv2.cpp:33]   --->   Operation 1579 'fadd' 'convolution_4_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 6.43>
ST_103 : Operation 1580 [1/4] (6.43ns)   --->   "%convolution_4_20 = fadd i32 %convolution_4_19, i32 %mul_20" [src/conv2.cpp:33]   --->   Operation 1580 'fadd' 'convolution_4_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 6.43>
ST_104 : [1/1] (1.30ns)   --->   Input mux for Operation 1581 '%convolution_4_21 = fadd i32 %convolution_4_20, i32 %mul_21'
ST_104 : Operation 1581 [4/4] (5.13ns)   --->   "%convolution_4_21 = fadd i32 %convolution_4_20, i32 %mul_21" [src/conv2.cpp:33]   --->   Operation 1581 'fadd' 'convolution_4_21' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 6.43>
ST_105 : Operation 1582 [3/4] (6.43ns)   --->   "%convolution_4_21 = fadd i32 %convolution_4_20, i32 %mul_21" [src/conv2.cpp:33]   --->   Operation 1582 'fadd' 'convolution_4_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 6.43>
ST_106 : Operation 1583 [2/4] (6.43ns)   --->   "%convolution_4_21 = fadd i32 %convolution_4_20, i32 %mul_21" [src/conv2.cpp:33]   --->   Operation 1583 'fadd' 'convolution_4_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 6.43>
ST_107 : Operation 1584 [1/4] (6.43ns)   --->   "%convolution_4_21 = fadd i32 %convolution_4_20, i32 %mul_21" [src/conv2.cpp:33]   --->   Operation 1584 'fadd' 'convolution_4_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 6.43>
ST_108 : [1/1] (1.30ns)   --->   Input mux for Operation 1585 '%convolution_4_22 = fadd i32 %convolution_4_21, i32 %mul_22'
ST_108 : Operation 1585 [4/4] (5.13ns)   --->   "%convolution_4_22 = fadd i32 %convolution_4_21, i32 %mul_22" [src/conv2.cpp:33]   --->   Operation 1585 'fadd' 'convolution_4_22' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 6.43>
ST_109 : Operation 1586 [3/4] (6.43ns)   --->   "%convolution_4_22 = fadd i32 %convolution_4_21, i32 %mul_22" [src/conv2.cpp:33]   --->   Operation 1586 'fadd' 'convolution_4_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 6.43>
ST_110 : Operation 1587 [2/4] (6.43ns)   --->   "%convolution_4_22 = fadd i32 %convolution_4_21, i32 %mul_22" [src/conv2.cpp:33]   --->   Operation 1587 'fadd' 'convolution_4_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 6.43>
ST_111 : Operation 1588 [1/4] (6.43ns)   --->   "%convolution_4_22 = fadd i32 %convolution_4_21, i32 %mul_22" [src/conv2.cpp:33]   --->   Operation 1588 'fadd' 'convolution_4_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 0.00>

State 113 <SV = 112> <Delay = 6.43>
ST_113 : [1/1] (1.30ns)   --->   Input mux for Operation 1589 '%convolution_4_23 = fadd i32 %convolution_4_22, i32 %mul_23'
ST_113 : Operation 1589 [4/4] (5.13ns)   --->   "%convolution_4_23 = fadd i32 %convolution_4_22, i32 %mul_23" [src/conv2.cpp:33]   --->   Operation 1589 'fadd' 'convolution_4_23' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 6.43>
ST_114 : Operation 1590 [3/4] (6.43ns)   --->   "%convolution_4_23 = fadd i32 %convolution_4_22, i32 %mul_23" [src/conv2.cpp:33]   --->   Operation 1590 'fadd' 'convolution_4_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 6.43>
ST_115 : Operation 1591 [2/4] (6.43ns)   --->   "%convolution_4_23 = fadd i32 %convolution_4_22, i32 %mul_23" [src/conv2.cpp:33]   --->   Operation 1591 'fadd' 'convolution_4_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 6.43>
ST_116 : Operation 1592 [1/4] (6.43ns)   --->   "%convolution_4_23 = fadd i32 %convolution_4_22, i32 %mul_23" [src/conv2.cpp:33]   --->   Operation 1592 'fadd' 'convolution_4_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 6.43>
ST_117 : [1/1] (1.30ns)   --->   Input mux for Operation 1593 '%convolution_4_24 = fadd i32 %convolution_4_23, i32 %mul_24'
ST_117 : Operation 1593 [4/4] (5.13ns)   --->   "%convolution_4_24 = fadd i32 %convolution_4_23, i32 %mul_24" [src/conv2.cpp:33]   --->   Operation 1593 'fadd' 'convolution_4_24' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 6.43>
ST_118 : Operation 1594 [3/4] (6.43ns)   --->   "%convolution_4_24 = fadd i32 %convolution_4_23, i32 %mul_24" [src/conv2.cpp:33]   --->   Operation 1594 'fadd' 'convolution_4_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 6.43>
ST_119 : Operation 1595 [2/4] (6.43ns)   --->   "%convolution_4_24 = fadd i32 %convolution_4_23, i32 %mul_24" [src/conv2.cpp:33]   --->   Operation 1595 'fadd' 'convolution_4_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 6.43>
ST_120 : Operation 1596 [1/4] (6.43ns)   --->   "%convolution_4_24 = fadd i32 %convolution_4_23, i32 %mul_24" [src/conv2.cpp:33]   --->   Operation 1596 'fadd' 'convolution_4_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 6.43>
ST_121 : [1/1] (1.30ns)   --->   Input mux for Operation 1597 '%convolution_4_25 = fadd i32 %convolution_4_24, i32 %mul_25'
ST_121 : Operation 1597 [4/4] (5.13ns)   --->   "%convolution_4_25 = fadd i32 %convolution_4_24, i32 %mul_25" [src/conv2.cpp:33]   --->   Operation 1597 'fadd' 'convolution_4_25' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 6.43>
ST_122 : Operation 1598 [3/4] (6.43ns)   --->   "%convolution_4_25 = fadd i32 %convolution_4_24, i32 %mul_25" [src/conv2.cpp:33]   --->   Operation 1598 'fadd' 'convolution_4_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 6.43>
ST_123 : Operation 1599 [2/4] (6.43ns)   --->   "%convolution_4_25 = fadd i32 %convolution_4_24, i32 %mul_25" [src/conv2.cpp:33]   --->   Operation 1599 'fadd' 'convolution_4_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 6.43>
ST_124 : Operation 1600 [1/4] (6.43ns)   --->   "%convolution_4_25 = fadd i32 %convolution_4_24, i32 %mul_25" [src/conv2.cpp:33]   --->   Operation 1600 'fadd' 'convolution_4_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 6.43>
ST_125 : [1/1] (1.30ns)   --->   Input mux for Operation 1601 '%convolution_4_26 = fadd i32 %convolution_4_25, i32 %mul_26'
ST_125 : Operation 1601 [4/4] (5.13ns)   --->   "%convolution_4_26 = fadd i32 %convolution_4_25, i32 %mul_26" [src/conv2.cpp:33]   --->   Operation 1601 'fadd' 'convolution_4_26' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 6.43>
ST_126 : Operation 1602 [3/4] (6.43ns)   --->   "%convolution_4_26 = fadd i32 %convolution_4_25, i32 %mul_26" [src/conv2.cpp:33]   --->   Operation 1602 'fadd' 'convolution_4_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 6.43>
ST_127 : Operation 1603 [2/4] (6.43ns)   --->   "%convolution_4_26 = fadd i32 %convolution_4_25, i32 %mul_26" [src/conv2.cpp:33]   --->   Operation 1603 'fadd' 'convolution_4_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 6.43>
ST_128 : Operation 1604 [1/4] (6.43ns)   --->   "%convolution_4_26 = fadd i32 %convolution_4_25, i32 %mul_26" [src/conv2.cpp:33]   --->   Operation 1604 'fadd' 'convolution_4_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 6.43>
ST_129 : [1/1] (1.30ns)   --->   Input mux for Operation 1605 '%convolution_4_27 = fadd i32 %convolution_4_26, i32 %mul_27'
ST_129 : Operation 1605 [4/4] (5.13ns)   --->   "%convolution_4_27 = fadd i32 %convolution_4_26, i32 %mul_27" [src/conv2.cpp:33]   --->   Operation 1605 'fadd' 'convolution_4_27' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 6.43>
ST_130 : Operation 1606 [3/4] (6.43ns)   --->   "%convolution_4_27 = fadd i32 %convolution_4_26, i32 %mul_27" [src/conv2.cpp:33]   --->   Operation 1606 'fadd' 'convolution_4_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 6.43>
ST_131 : Operation 1607 [2/4] (6.43ns)   --->   "%convolution_4_27 = fadd i32 %convolution_4_26, i32 %mul_27" [src/conv2.cpp:33]   --->   Operation 1607 'fadd' 'convolution_4_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 6.43>
ST_132 : Operation 1608 [1/4] (6.43ns)   --->   "%convolution_4_27 = fadd i32 %convolution_4_26, i32 %mul_27" [src/conv2.cpp:33]   --->   Operation 1608 'fadd' 'convolution_4_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 6.43>
ST_133 : [1/1] (1.30ns)   --->   Input mux for Operation 1609 '%convolution_4_28 = fadd i32 %convolution_4_27, i32 %mul_28'
ST_133 : Operation 1609 [4/4] (5.13ns)   --->   "%convolution_4_28 = fadd i32 %convolution_4_27, i32 %mul_28" [src/conv2.cpp:33]   --->   Operation 1609 'fadd' 'convolution_4_28' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 6.43>
ST_134 : Operation 1610 [3/4] (6.43ns)   --->   "%convolution_4_28 = fadd i32 %convolution_4_27, i32 %mul_28" [src/conv2.cpp:33]   --->   Operation 1610 'fadd' 'convolution_4_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 6.43>
ST_135 : Operation 1611 [2/4] (6.43ns)   --->   "%convolution_4_28 = fadd i32 %convolution_4_27, i32 %mul_28" [src/conv2.cpp:33]   --->   Operation 1611 'fadd' 'convolution_4_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 6.43>
ST_136 : Operation 1612 [1/4] (6.43ns)   --->   "%convolution_4_28 = fadd i32 %convolution_4_27, i32 %mul_28" [src/conv2.cpp:33]   --->   Operation 1612 'fadd' 'convolution_4_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 6.43>
ST_137 : [1/1] (1.30ns)   --->   Input mux for Operation 1613 '%convolution_4_29 = fadd i32 %convolution_4_28, i32 %mul_29'
ST_137 : Operation 1613 [4/4] (5.13ns)   --->   "%convolution_4_29 = fadd i32 %convolution_4_28, i32 %mul_29" [src/conv2.cpp:33]   --->   Operation 1613 'fadd' 'convolution_4_29' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 6.43>
ST_138 : Operation 1614 [3/4] (6.43ns)   --->   "%convolution_4_29 = fadd i32 %convolution_4_28, i32 %mul_29" [src/conv2.cpp:33]   --->   Operation 1614 'fadd' 'convolution_4_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 6.43>
ST_139 : Operation 1615 [2/4] (6.43ns)   --->   "%convolution_4_29 = fadd i32 %convolution_4_28, i32 %mul_29" [src/conv2.cpp:33]   --->   Operation 1615 'fadd' 'convolution_4_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 6.43>
ST_140 : Operation 1616 [1/4] (6.43ns)   --->   "%convolution_4_29 = fadd i32 %convolution_4_28, i32 %mul_29" [src/conv2.cpp:33]   --->   Operation 1616 'fadd' 'convolution_4_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 6.43>
ST_141 : [1/1] (1.30ns)   --->   Input mux for Operation 1617 '%convolution_4_30 = fadd i32 %convolution_4_29, i32 %mul_30'
ST_141 : Operation 1617 [4/4] (5.13ns)   --->   "%convolution_4_30 = fadd i32 %convolution_4_29, i32 %mul_30" [src/conv2.cpp:33]   --->   Operation 1617 'fadd' 'convolution_4_30' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 6.43>
ST_142 : Operation 1618 [3/4] (6.43ns)   --->   "%convolution_4_30 = fadd i32 %convolution_4_29, i32 %mul_30" [src/conv2.cpp:33]   --->   Operation 1618 'fadd' 'convolution_4_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 6.43>
ST_143 : Operation 1619 [2/4] (6.43ns)   --->   "%convolution_4_30 = fadd i32 %convolution_4_29, i32 %mul_30" [src/conv2.cpp:33]   --->   Operation 1619 'fadd' 'convolution_4_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 6.43>
ST_144 : Operation 1620 [1/4] (6.43ns)   --->   "%convolution_4_30 = fadd i32 %convolution_4_29, i32 %mul_30" [src/conv2.cpp:33]   --->   Operation 1620 'fadd' 'convolution_4_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 6.43>
ST_145 : [1/1] (1.30ns)   --->   Input mux for Operation 1621 '%convolution_4_31 = fadd i32 %convolution_4_30, i32 %mul_31'
ST_145 : Operation 1621 [4/4] (5.13ns)   --->   "%convolution_4_31 = fadd i32 %convolution_4_30, i32 %mul_31" [src/conv2.cpp:33]   --->   Operation 1621 'fadd' 'convolution_4_31' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 6.43>
ST_146 : Operation 1622 [3/4] (6.43ns)   --->   "%convolution_4_31 = fadd i32 %convolution_4_30, i32 %mul_31" [src/conv2.cpp:33]   --->   Operation 1622 'fadd' 'convolution_4_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 6.43>
ST_147 : Operation 1623 [2/4] (6.43ns)   --->   "%convolution_4_31 = fadd i32 %convolution_4_30, i32 %mul_31" [src/conv2.cpp:33]   --->   Operation 1623 'fadd' 'convolution_4_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 6.43>
ST_148 : Operation 1624 [1/4] (6.43ns)   --->   "%convolution_4_31 = fadd i32 %convolution_4_30, i32 %mul_31" [src/conv2.cpp:33]   --->   Operation 1624 'fadd' 'convolution_4_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 6.43>
ST_149 : [1/1] (1.30ns)   --->   Input mux for Operation 1625 '%convolution_4_32 = fadd i32 %convolution_4_31, i32 %mul_32'
ST_149 : Operation 1625 [4/4] (5.13ns)   --->   "%convolution_4_32 = fadd i32 %convolution_4_31, i32 %mul_32" [src/conv2.cpp:33]   --->   Operation 1625 'fadd' 'convolution_4_32' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 6.43>
ST_150 : Operation 1626 [3/4] (6.43ns)   --->   "%convolution_4_32 = fadd i32 %convolution_4_31, i32 %mul_32" [src/conv2.cpp:33]   --->   Operation 1626 'fadd' 'convolution_4_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 6.43>
ST_151 : Operation 1627 [2/4] (6.43ns)   --->   "%convolution_4_32 = fadd i32 %convolution_4_31, i32 %mul_32" [src/conv2.cpp:33]   --->   Operation 1627 'fadd' 'convolution_4_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 6.43>
ST_152 : Operation 1628 [1/4] (6.43ns)   --->   "%convolution_4_32 = fadd i32 %convolution_4_31, i32 %mul_32" [src/conv2.cpp:33]   --->   Operation 1628 'fadd' 'convolution_4_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 6.43>
ST_153 : [1/1] (1.30ns)   --->   Input mux for Operation 1629 '%convolution_4_33 = fadd i32 %convolution_4_32, i32 %mul_33'
ST_153 : Operation 1629 [4/4] (5.13ns)   --->   "%convolution_4_33 = fadd i32 %convolution_4_32, i32 %mul_33" [src/conv2.cpp:33]   --->   Operation 1629 'fadd' 'convolution_4_33' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 6.43>
ST_154 : Operation 1630 [3/4] (6.43ns)   --->   "%convolution_4_33 = fadd i32 %convolution_4_32, i32 %mul_33" [src/conv2.cpp:33]   --->   Operation 1630 'fadd' 'convolution_4_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 6.43>
ST_155 : Operation 1631 [2/4] (6.43ns)   --->   "%convolution_4_33 = fadd i32 %convolution_4_32, i32 %mul_33" [src/conv2.cpp:33]   --->   Operation 1631 'fadd' 'convolution_4_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 6.43>
ST_156 : Operation 1632 [1/4] (6.43ns)   --->   "%convolution_4_33 = fadd i32 %convolution_4_32, i32 %mul_33" [src/conv2.cpp:33]   --->   Operation 1632 'fadd' 'convolution_4_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 6.43>
ST_157 : [1/1] (1.30ns)   --->   Input mux for Operation 1633 '%convolution_4_34 = fadd i32 %convolution_4_33, i32 %mul_34'
ST_157 : Operation 1633 [4/4] (5.13ns)   --->   "%convolution_4_34 = fadd i32 %convolution_4_33, i32 %mul_34" [src/conv2.cpp:33]   --->   Operation 1633 'fadd' 'convolution_4_34' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 6.43>
ST_158 : Operation 1634 [3/4] (6.43ns)   --->   "%convolution_4_34 = fadd i32 %convolution_4_33, i32 %mul_34" [src/conv2.cpp:33]   --->   Operation 1634 'fadd' 'convolution_4_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 6.43>
ST_159 : Operation 1635 [2/4] (6.43ns)   --->   "%convolution_4_34 = fadd i32 %convolution_4_33, i32 %mul_34" [src/conv2.cpp:33]   --->   Operation 1635 'fadd' 'convolution_4_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 6.43>
ST_160 : Operation 1636 [1/4] (6.43ns)   --->   "%convolution_4_34 = fadd i32 %convolution_4_33, i32 %mul_34" [src/conv2.cpp:33]   --->   Operation 1636 'fadd' 'convolution_4_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 6.43>
ST_161 : [1/1] (1.30ns)   --->   Input mux for Operation 1637 '%convolution_4_35 = fadd i32 %convolution_4_34, i32 %mul_35'
ST_161 : Operation 1637 [4/4] (5.13ns)   --->   "%convolution_4_35 = fadd i32 %convolution_4_34, i32 %mul_35" [src/conv2.cpp:33]   --->   Operation 1637 'fadd' 'convolution_4_35' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 161> <Delay = 6.43>
ST_162 : Operation 1638 [3/4] (6.43ns)   --->   "%convolution_4_35 = fadd i32 %convolution_4_34, i32 %mul_35" [src/conv2.cpp:33]   --->   Operation 1638 'fadd' 'convolution_4_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 162> <Delay = 6.43>
ST_163 : Operation 1639 [2/4] (6.43ns)   --->   "%convolution_4_35 = fadd i32 %convolution_4_34, i32 %mul_35" [src/conv2.cpp:33]   --->   Operation 1639 'fadd' 'convolution_4_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 6.43>
ST_164 : Operation 1640 [1/4] (6.43ns)   --->   "%convolution_4_35 = fadd i32 %convolution_4_34, i32 %mul_35" [src/conv2.cpp:33]   --->   Operation 1640 'fadd' 'convolution_4_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 6.43>
ST_165 : [1/1] (1.30ns)   --->   Input mux for Operation 1641 '%convolution_4_36 = fadd i32 %convolution_4_35, i32 %mul_36'
ST_165 : Operation 1641 [4/4] (5.13ns)   --->   "%convolution_4_36 = fadd i32 %convolution_4_35, i32 %mul_36" [src/conv2.cpp:33]   --->   Operation 1641 'fadd' 'convolution_4_36' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 165> <Delay = 6.43>
ST_166 : Operation 1642 [3/4] (6.43ns)   --->   "%convolution_4_36 = fadd i32 %convolution_4_35, i32 %mul_36" [src/conv2.cpp:33]   --->   Operation 1642 'fadd' 'convolution_4_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 166> <Delay = 6.43>
ST_167 : Operation 1643 [2/4] (6.43ns)   --->   "%convolution_4_36 = fadd i32 %convolution_4_35, i32 %mul_36" [src/conv2.cpp:33]   --->   Operation 1643 'fadd' 'convolution_4_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 167> <Delay = 6.43>
ST_168 : Operation 1644 [1/4] (6.43ns)   --->   "%convolution_4_36 = fadd i32 %convolution_4_35, i32 %mul_36" [src/conv2.cpp:33]   --->   Operation 1644 'fadd' 'convolution_4_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 168> <Delay = 6.43>
ST_169 : [1/1] (1.30ns)   --->   Input mux for Operation 1645 '%convolution_4_37 = fadd i32 %convolution_4_36, i32 %mul_37'
ST_169 : Operation 1645 [4/4] (5.13ns)   --->   "%convolution_4_37 = fadd i32 %convolution_4_36, i32 %mul_37" [src/conv2.cpp:33]   --->   Operation 1645 'fadd' 'convolution_4_37' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 169> <Delay = 6.43>
ST_170 : Operation 1646 [3/4] (6.43ns)   --->   "%convolution_4_37 = fadd i32 %convolution_4_36, i32 %mul_37" [src/conv2.cpp:33]   --->   Operation 1646 'fadd' 'convolution_4_37' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 170> <Delay = 6.43>
ST_171 : Operation 1647 [2/4] (6.43ns)   --->   "%convolution_4_37 = fadd i32 %convolution_4_36, i32 %mul_37" [src/conv2.cpp:33]   --->   Operation 1647 'fadd' 'convolution_4_37' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 171> <Delay = 6.43>
ST_172 : Operation 1648 [1/4] (6.43ns)   --->   "%convolution_4_37 = fadd i32 %convolution_4_36, i32 %mul_37" [src/conv2.cpp:33]   --->   Operation 1648 'fadd' 'convolution_4_37' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 172> <Delay = 6.43>
ST_173 : [1/1] (1.30ns)   --->   Input mux for Operation 1649 '%convolution_4_38 = fadd i32 %convolution_4_37, i32 %mul_38'
ST_173 : Operation 1649 [4/4] (5.13ns)   --->   "%convolution_4_38 = fadd i32 %convolution_4_37, i32 %mul_38" [src/conv2.cpp:33]   --->   Operation 1649 'fadd' 'convolution_4_38' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 173> <Delay = 6.43>
ST_174 : Operation 1650 [3/4] (6.43ns)   --->   "%convolution_4_38 = fadd i32 %convolution_4_37, i32 %mul_38" [src/conv2.cpp:33]   --->   Operation 1650 'fadd' 'convolution_4_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 174> <Delay = 6.43>
ST_175 : Operation 1651 [2/4] (6.43ns)   --->   "%convolution_4_38 = fadd i32 %convolution_4_37, i32 %mul_38" [src/conv2.cpp:33]   --->   Operation 1651 'fadd' 'convolution_4_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 175> <Delay = 6.43>
ST_176 : Operation 1652 [1/4] (6.43ns)   --->   "%convolution_4_38 = fadd i32 %convolution_4_37, i32 %mul_38" [src/conv2.cpp:33]   --->   Operation 1652 'fadd' 'convolution_4_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 176> <Delay = 6.43>
ST_177 : [1/1] (1.30ns)   --->   Input mux for Operation 1653 '%convolution_4_39 = fadd i32 %convolution_4_38, i32 %mul_39'
ST_177 : Operation 1653 [4/4] (5.13ns)   --->   "%convolution_4_39 = fadd i32 %convolution_4_38, i32 %mul_39" [src/conv2.cpp:33]   --->   Operation 1653 'fadd' 'convolution_4_39' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 177> <Delay = 6.43>
ST_178 : Operation 1654 [3/4] (6.43ns)   --->   "%convolution_4_39 = fadd i32 %convolution_4_38, i32 %mul_39" [src/conv2.cpp:33]   --->   Operation 1654 'fadd' 'convolution_4_39' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 178> <Delay = 6.43>
ST_179 : Operation 1655 [2/4] (6.43ns)   --->   "%convolution_4_39 = fadd i32 %convolution_4_38, i32 %mul_39" [src/conv2.cpp:33]   --->   Operation 1655 'fadd' 'convolution_4_39' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 179> <Delay = 6.43>
ST_180 : Operation 1656 [1/4] (6.43ns)   --->   "%convolution_4_39 = fadd i32 %convolution_4_38, i32 %mul_39" [src/conv2.cpp:33]   --->   Operation 1656 'fadd' 'convolution_4_39' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 180> <Delay = 6.43>
ST_181 : [1/1] (1.30ns)   --->   Input mux for Operation 1657 '%convolution_4_40 = fadd i32 %convolution_4_39, i32 %mul_40'
ST_181 : Operation 1657 [4/4] (5.13ns)   --->   "%convolution_4_40 = fadd i32 %convolution_4_39, i32 %mul_40" [src/conv2.cpp:33]   --->   Operation 1657 'fadd' 'convolution_4_40' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 181> <Delay = 6.43>
ST_182 : Operation 1658 [3/4] (6.43ns)   --->   "%convolution_4_40 = fadd i32 %convolution_4_39, i32 %mul_40" [src/conv2.cpp:33]   --->   Operation 1658 'fadd' 'convolution_4_40' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 182> <Delay = 6.43>
ST_183 : Operation 1659 [2/4] (6.43ns)   --->   "%convolution_4_40 = fadd i32 %convolution_4_39, i32 %mul_40" [src/conv2.cpp:33]   --->   Operation 1659 'fadd' 'convolution_4_40' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 183> <Delay = 6.43>
ST_184 : Operation 1660 [1/4] (6.43ns)   --->   "%convolution_4_40 = fadd i32 %convolution_4_39, i32 %mul_40" [src/conv2.cpp:33]   --->   Operation 1660 'fadd' 'convolution_4_40' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 184> <Delay = 6.43>
ST_185 : [1/1] (1.30ns)   --->   Input mux for Operation 1661 '%convolution_4_41 = fadd i32 %convolution_4_40, i32 %mul_41'
ST_185 : Operation 1661 [4/4] (5.13ns)   --->   "%convolution_4_41 = fadd i32 %convolution_4_40, i32 %mul_41" [src/conv2.cpp:33]   --->   Operation 1661 'fadd' 'convolution_4_41' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 185> <Delay = 6.43>
ST_186 : Operation 1662 [3/4] (6.43ns)   --->   "%convolution_4_41 = fadd i32 %convolution_4_40, i32 %mul_41" [src/conv2.cpp:33]   --->   Operation 1662 'fadd' 'convolution_4_41' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 186> <Delay = 6.43>
ST_187 : Operation 1663 [2/4] (6.43ns)   --->   "%convolution_4_41 = fadd i32 %convolution_4_40, i32 %mul_41" [src/conv2.cpp:33]   --->   Operation 1663 'fadd' 'convolution_4_41' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 187> <Delay = 6.43>
ST_188 : Operation 1664 [1/4] (6.43ns)   --->   "%convolution_4_41 = fadd i32 %convolution_4_40, i32 %mul_41" [src/conv2.cpp:33]   --->   Operation 1664 'fadd' 'convolution_4_41' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 188> <Delay = 6.43>
ST_189 : [1/1] (1.30ns)   --->   Input mux for Operation 1665 '%convolution_4_42 = fadd i32 %convolution_4_41, i32 %mul_42'
ST_189 : Operation 1665 [4/4] (5.13ns)   --->   "%convolution_4_42 = fadd i32 %convolution_4_41, i32 %mul_42" [src/conv2.cpp:33]   --->   Operation 1665 'fadd' 'convolution_4_42' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 189> <Delay = 6.43>
ST_190 : Operation 1666 [3/4] (6.43ns)   --->   "%convolution_4_42 = fadd i32 %convolution_4_41, i32 %mul_42" [src/conv2.cpp:33]   --->   Operation 1666 'fadd' 'convolution_4_42' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 190> <Delay = 6.43>
ST_191 : Operation 1667 [2/4] (6.43ns)   --->   "%convolution_4_42 = fadd i32 %convolution_4_41, i32 %mul_42" [src/conv2.cpp:33]   --->   Operation 1667 'fadd' 'convolution_4_42' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 191> <Delay = 6.43>
ST_192 : Operation 1668 [1/4] (6.43ns)   --->   "%convolution_4_42 = fadd i32 %convolution_4_41, i32 %mul_42" [src/conv2.cpp:33]   --->   Operation 1668 'fadd' 'convolution_4_42' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 192> <Delay = 6.43>
ST_193 : [1/1] (1.30ns)   --->   Input mux for Operation 1669 '%convolution_4_43 = fadd i32 %convolution_4_42, i32 %mul_43'
ST_193 : Operation 1669 [4/4] (5.13ns)   --->   "%convolution_4_43 = fadd i32 %convolution_4_42, i32 %mul_43" [src/conv2.cpp:33]   --->   Operation 1669 'fadd' 'convolution_4_43' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 193> <Delay = 6.43>
ST_194 : Operation 1670 [3/4] (6.43ns)   --->   "%convolution_4_43 = fadd i32 %convolution_4_42, i32 %mul_43" [src/conv2.cpp:33]   --->   Operation 1670 'fadd' 'convolution_4_43' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 194> <Delay = 6.43>
ST_195 : Operation 1671 [2/4] (6.43ns)   --->   "%convolution_4_43 = fadd i32 %convolution_4_42, i32 %mul_43" [src/conv2.cpp:33]   --->   Operation 1671 'fadd' 'convolution_4_43' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 195> <Delay = 6.43>
ST_196 : Operation 1672 [1/4] (6.43ns)   --->   "%convolution_4_43 = fadd i32 %convolution_4_42, i32 %mul_43" [src/conv2.cpp:33]   --->   Operation 1672 'fadd' 'convolution_4_43' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 196> <Delay = 6.43>
ST_197 : [1/1] (1.30ns)   --->   Input mux for Operation 1673 '%convolution_4_44 = fadd i32 %convolution_4_43, i32 %mul_44'
ST_197 : Operation 1673 [4/4] (5.13ns)   --->   "%convolution_4_44 = fadd i32 %convolution_4_43, i32 %mul_44" [src/conv2.cpp:33]   --->   Operation 1673 'fadd' 'convolution_4_44' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 197> <Delay = 6.43>
ST_198 : Operation 1674 [3/4] (6.43ns)   --->   "%convolution_4_44 = fadd i32 %convolution_4_43, i32 %mul_44" [src/conv2.cpp:33]   --->   Operation 1674 'fadd' 'convolution_4_44' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 198> <Delay = 6.43>
ST_199 : Operation 1675 [2/4] (6.43ns)   --->   "%convolution_4_44 = fadd i32 %convolution_4_43, i32 %mul_44" [src/conv2.cpp:33]   --->   Operation 1675 'fadd' 'convolution_4_44' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 199> <Delay = 6.43>
ST_200 : Operation 1676 [1/4] (6.43ns)   --->   "%convolution_4_44 = fadd i32 %convolution_4_43, i32 %mul_44" [src/conv2.cpp:33]   --->   Operation 1676 'fadd' 'convolution_4_44' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 200> <Delay = 6.43>
ST_201 : [1/1] (1.30ns)   --->   Input mux for Operation 1677 '%convolution_4_45 = fadd i32 %convolution_4_44, i32 %mul_45'
ST_201 : Operation 1677 [4/4] (5.13ns)   --->   "%convolution_4_45 = fadd i32 %convolution_4_44, i32 %mul_45" [src/conv2.cpp:33]   --->   Operation 1677 'fadd' 'convolution_4_45' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 201> <Delay = 6.43>
ST_202 : Operation 1678 [3/4] (6.43ns)   --->   "%convolution_4_45 = fadd i32 %convolution_4_44, i32 %mul_45" [src/conv2.cpp:33]   --->   Operation 1678 'fadd' 'convolution_4_45' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 202> <Delay = 6.43>
ST_203 : Operation 1679 [2/4] (6.43ns)   --->   "%convolution_4_45 = fadd i32 %convolution_4_44, i32 %mul_45" [src/conv2.cpp:33]   --->   Operation 1679 'fadd' 'convolution_4_45' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 203> <Delay = 6.43>
ST_204 : Operation 1680 [1/4] (6.43ns)   --->   "%convolution_4_45 = fadd i32 %convolution_4_44, i32 %mul_45" [src/conv2.cpp:33]   --->   Operation 1680 'fadd' 'convolution_4_45' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 204> <Delay = 6.43>
ST_205 : [1/1] (1.30ns)   --->   Input mux for Operation 1681 '%convolution_4_46 = fadd i32 %convolution_4_45, i32 %mul_46'
ST_205 : Operation 1681 [4/4] (5.13ns)   --->   "%convolution_4_46 = fadd i32 %convolution_4_45, i32 %mul_46" [src/conv2.cpp:33]   --->   Operation 1681 'fadd' 'convolution_4_46' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 205> <Delay = 6.43>
ST_206 : Operation 1682 [3/4] (6.43ns)   --->   "%convolution_4_46 = fadd i32 %convolution_4_45, i32 %mul_46" [src/conv2.cpp:33]   --->   Operation 1682 'fadd' 'convolution_4_46' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 206> <Delay = 6.43>
ST_207 : Operation 1683 [2/4] (6.43ns)   --->   "%convolution_4_46 = fadd i32 %convolution_4_45, i32 %mul_46" [src/conv2.cpp:33]   --->   Operation 1683 'fadd' 'convolution_4_46' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 207> <Delay = 6.43>
ST_208 : Operation 1684 [1/4] (6.43ns)   --->   "%convolution_4_46 = fadd i32 %convolution_4_45, i32 %mul_46" [src/conv2.cpp:33]   --->   Operation 1684 'fadd' 'convolution_4_46' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 208> <Delay = 0.00>

State 210 <SV = 209> <Delay = 6.43>
ST_210 : [1/1] (1.30ns)   --->   Input mux for Operation 1685 '%convolution_4_47 = fadd i32 %convolution_4_46, i32 %mul_47'
ST_210 : Operation 1685 [4/4] (5.13ns)   --->   "%convolution_4_47 = fadd i32 %convolution_4_46, i32 %mul_47" [src/conv2.cpp:33]   --->   Operation 1685 'fadd' 'convolution_4_47' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 210> <Delay = 6.43>
ST_211 : Operation 1686 [3/4] (6.43ns)   --->   "%convolution_4_47 = fadd i32 %convolution_4_46, i32 %mul_47" [src/conv2.cpp:33]   --->   Operation 1686 'fadd' 'convolution_4_47' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 211> <Delay = 6.43>
ST_212 : Operation 1687 [2/4] (6.43ns)   --->   "%convolution_4_47 = fadd i32 %convolution_4_46, i32 %mul_47" [src/conv2.cpp:33]   --->   Operation 1687 'fadd' 'convolution_4_47' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 212> <Delay = 6.43>
ST_213 : Operation 1688 [1/4] (6.43ns)   --->   "%convolution_4_47 = fadd i32 %convolution_4_46, i32 %mul_47" [src/conv2.cpp:33]   --->   Operation 1688 'fadd' 'convolution_4_47' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 213> <Delay = 6.43>
ST_214 : [1/1] (1.30ns)   --->   Input mux for Operation 1689 '%convolution_4_48 = fadd i32 %convolution_4_47, i32 %mul_48'
ST_214 : Operation 1689 [4/4] (5.13ns)   --->   "%convolution_4_48 = fadd i32 %convolution_4_47, i32 %mul_48" [src/conv2.cpp:33]   --->   Operation 1689 'fadd' 'convolution_4_48' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 214> <Delay = 6.43>
ST_215 : Operation 1690 [3/4] (6.43ns)   --->   "%convolution_4_48 = fadd i32 %convolution_4_47, i32 %mul_48" [src/conv2.cpp:33]   --->   Operation 1690 'fadd' 'convolution_4_48' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 215> <Delay = 6.43>
ST_216 : Operation 1691 [2/4] (6.43ns)   --->   "%convolution_4_48 = fadd i32 %convolution_4_47, i32 %mul_48" [src/conv2.cpp:33]   --->   Operation 1691 'fadd' 'convolution_4_48' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 216> <Delay = 6.43>
ST_217 : Operation 1692 [1/4] (6.43ns)   --->   "%convolution_4_48 = fadd i32 %convolution_4_47, i32 %mul_48" [src/conv2.cpp:33]   --->   Operation 1692 'fadd' 'convolution_4_48' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 217> <Delay = 6.43>
ST_218 : [1/1] (1.30ns)   --->   Input mux for Operation 1693 '%convolution_4_49 = fadd i32 %convolution_4_48, i32 %mul_49'
ST_218 : Operation 1693 [4/4] (5.13ns)   --->   "%convolution_4_49 = fadd i32 %convolution_4_48, i32 %mul_49" [src/conv2.cpp:33]   --->   Operation 1693 'fadd' 'convolution_4_49' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 218> <Delay = 6.43>
ST_219 : Operation 1694 [3/4] (6.43ns)   --->   "%convolution_4_49 = fadd i32 %convolution_4_48, i32 %mul_49" [src/conv2.cpp:33]   --->   Operation 1694 'fadd' 'convolution_4_49' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 219> <Delay = 6.43>
ST_220 : Operation 1695 [2/4] (6.43ns)   --->   "%convolution_4_49 = fadd i32 %convolution_4_48, i32 %mul_49" [src/conv2.cpp:33]   --->   Operation 1695 'fadd' 'convolution_4_49' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 220> <Delay = 6.43>
ST_221 : Operation 1696 [1/4] (6.43ns)   --->   "%convolution_4_49 = fadd i32 %convolution_4_48, i32 %mul_49" [src/conv2.cpp:33]   --->   Operation 1696 'fadd' 'convolution_4_49' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 221> <Delay = 6.43>
ST_222 : [1/1] (1.30ns)   --->   Input mux for Operation 1697 '%convolution_4_50 = fadd i32 %convolution_4_49, i32 %mul_50'
ST_222 : Operation 1697 [4/4] (5.13ns)   --->   "%convolution_4_50 = fadd i32 %convolution_4_49, i32 %mul_50" [src/conv2.cpp:33]   --->   Operation 1697 'fadd' 'convolution_4_50' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 222> <Delay = 6.43>
ST_223 : Operation 1698 [3/4] (6.43ns)   --->   "%convolution_4_50 = fadd i32 %convolution_4_49, i32 %mul_50" [src/conv2.cpp:33]   --->   Operation 1698 'fadd' 'convolution_4_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 223> <Delay = 6.43>
ST_224 : Operation 1699 [2/4] (6.43ns)   --->   "%convolution_4_50 = fadd i32 %convolution_4_49, i32 %mul_50" [src/conv2.cpp:33]   --->   Operation 1699 'fadd' 'convolution_4_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 224> <Delay = 6.43>
ST_225 : Operation 1700 [1/4] (6.43ns)   --->   "%convolution_4_50 = fadd i32 %convolution_4_49, i32 %mul_50" [src/conv2.cpp:33]   --->   Operation 1700 'fadd' 'convolution_4_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 225> <Delay = 6.43>
ST_226 : [1/1] (1.30ns)   --->   Input mux for Operation 1701 '%convolution_4_51 = fadd i32 %convolution_4_50, i32 %mul_51'
ST_226 : Operation 1701 [4/4] (5.13ns)   --->   "%convolution_4_51 = fadd i32 %convolution_4_50, i32 %mul_51" [src/conv2.cpp:33]   --->   Operation 1701 'fadd' 'convolution_4_51' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 227 <SV = 226> <Delay = 6.43>
ST_227 : Operation 1702 [3/4] (6.43ns)   --->   "%convolution_4_51 = fadd i32 %convolution_4_50, i32 %mul_51" [src/conv2.cpp:33]   --->   Operation 1702 'fadd' 'convolution_4_51' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 227> <Delay = 6.43>
ST_228 : Operation 1703 [2/4] (6.43ns)   --->   "%convolution_4_51 = fadd i32 %convolution_4_50, i32 %mul_51" [src/conv2.cpp:33]   --->   Operation 1703 'fadd' 'convolution_4_51' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 228> <Delay = 6.43>
ST_229 : Operation 1704 [1/4] (6.43ns)   --->   "%convolution_4_51 = fadd i32 %convolution_4_50, i32 %mul_51" [src/conv2.cpp:33]   --->   Operation 1704 'fadd' 'convolution_4_51' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 230 <SV = 229> <Delay = 6.43>
ST_230 : [1/1] (1.30ns)   --->   Input mux for Operation 1705 '%convolution_4_52 = fadd i32 %convolution_4_51, i32 %mul_52'
ST_230 : Operation 1705 [4/4] (5.13ns)   --->   "%convolution_4_52 = fadd i32 %convolution_4_51, i32 %mul_52" [src/conv2.cpp:33]   --->   Operation 1705 'fadd' 'convolution_4_52' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 231 <SV = 230> <Delay = 6.43>
ST_231 : Operation 1706 [3/4] (6.43ns)   --->   "%convolution_4_52 = fadd i32 %convolution_4_51, i32 %mul_52" [src/conv2.cpp:33]   --->   Operation 1706 'fadd' 'convolution_4_52' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 231> <Delay = 6.43>
ST_232 : Operation 1707 [2/4] (6.43ns)   --->   "%convolution_4_52 = fadd i32 %convolution_4_51, i32 %mul_52" [src/conv2.cpp:33]   --->   Operation 1707 'fadd' 'convolution_4_52' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 232> <Delay = 6.43>
ST_233 : Operation 1708 [1/4] (6.43ns)   --->   "%convolution_4_52 = fadd i32 %convolution_4_51, i32 %mul_52" [src/conv2.cpp:33]   --->   Operation 1708 'fadd' 'convolution_4_52' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 233> <Delay = 6.43>
ST_234 : [1/1] (1.30ns)   --->   Input mux for Operation 1709 '%convolution_4_53 = fadd i32 %convolution_4_52, i32 %mul_53'
ST_234 : Operation 1709 [4/4] (5.13ns)   --->   "%convolution_4_53 = fadd i32 %convolution_4_52, i32 %mul_53" [src/conv2.cpp:33]   --->   Operation 1709 'fadd' 'convolution_4_53' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 234> <Delay = 6.43>
ST_235 : Operation 1710 [3/4] (6.43ns)   --->   "%convolution_4_53 = fadd i32 %convolution_4_52, i32 %mul_53" [src/conv2.cpp:33]   --->   Operation 1710 'fadd' 'convolution_4_53' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 235> <Delay = 6.43>
ST_236 : Operation 1711 [2/4] (6.43ns)   --->   "%convolution_4_53 = fadd i32 %convolution_4_52, i32 %mul_53" [src/conv2.cpp:33]   --->   Operation 1711 'fadd' 'convolution_4_53' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 236> <Delay = 6.43>
ST_237 : Operation 1712 [1/4] (6.43ns)   --->   "%convolution_4_53 = fadd i32 %convolution_4_52, i32 %mul_53" [src/conv2.cpp:33]   --->   Operation 1712 'fadd' 'convolution_4_53' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 238 <SV = 237> <Delay = 6.43>
ST_238 : [1/1] (1.30ns)   --->   Input mux for Operation 1713 '%convolution_4_54 = fadd i32 %convolution_4_53, i32 %mul_54'
ST_238 : Operation 1713 [4/4] (5.13ns)   --->   "%convolution_4_54 = fadd i32 %convolution_4_53, i32 %mul_54" [src/conv2.cpp:33]   --->   Operation 1713 'fadd' 'convolution_4_54' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 239 <SV = 238> <Delay = 6.43>
ST_239 : Operation 1714 [3/4] (6.43ns)   --->   "%convolution_4_54 = fadd i32 %convolution_4_53, i32 %mul_54" [src/conv2.cpp:33]   --->   Operation 1714 'fadd' 'convolution_4_54' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 240 <SV = 239> <Delay = 6.43>
ST_240 : Operation 1715 [2/4] (6.43ns)   --->   "%convolution_4_54 = fadd i32 %convolution_4_53, i32 %mul_54" [src/conv2.cpp:33]   --->   Operation 1715 'fadd' 'convolution_4_54' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 240> <Delay = 6.43>
ST_241 : Operation 1716 [1/4] (6.43ns)   --->   "%convolution_4_54 = fadd i32 %convolution_4_53, i32 %mul_54" [src/conv2.cpp:33]   --->   Operation 1716 'fadd' 'convolution_4_54' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 242 <SV = 241> <Delay = 6.43>
ST_242 : [1/1] (1.30ns)   --->   Input mux for Operation 1717 '%convolution_4_55 = fadd i32 %convolution_4_54, i32 %mul_55'
ST_242 : Operation 1717 [4/4] (5.13ns)   --->   "%convolution_4_55 = fadd i32 %convolution_4_54, i32 %mul_55" [src/conv2.cpp:33]   --->   Operation 1717 'fadd' 'convolution_4_55' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 243 <SV = 242> <Delay = 6.43>
ST_243 : Operation 1718 [3/4] (6.43ns)   --->   "%convolution_4_55 = fadd i32 %convolution_4_54, i32 %mul_55" [src/conv2.cpp:33]   --->   Operation 1718 'fadd' 'convolution_4_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 244 <SV = 243> <Delay = 6.43>
ST_244 : Operation 1719 [2/4] (6.43ns)   --->   "%convolution_4_55 = fadd i32 %convolution_4_54, i32 %mul_55" [src/conv2.cpp:33]   --->   Operation 1719 'fadd' 'convolution_4_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 245 <SV = 244> <Delay = 6.43>
ST_245 : Operation 1720 [1/4] (6.43ns)   --->   "%convolution_4_55 = fadd i32 %convolution_4_54, i32 %mul_55" [src/conv2.cpp:33]   --->   Operation 1720 'fadd' 'convolution_4_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 246 <SV = 245> <Delay = 6.43>
ST_246 : [1/1] (1.30ns)   --->   Input mux for Operation 1721 '%convolution_4_56 = fadd i32 %convolution_4_55, i32 %mul_56'
ST_246 : Operation 1721 [4/4] (5.13ns)   --->   "%convolution_4_56 = fadd i32 %convolution_4_55, i32 %mul_56" [src/conv2.cpp:33]   --->   Operation 1721 'fadd' 'convolution_4_56' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 1794 [1/1] (0.00ns)   --->   "%ret_ln42 = ret" [src/conv2.cpp:42]   --->   Operation 1794 'ret' 'ret_ln42' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 247 <SV = 246> <Delay = 6.43>
ST_247 : Operation 1722 [3/4] (6.43ns)   --->   "%convolution_4_56 = fadd i32 %convolution_4_55, i32 %mul_56" [src/conv2.cpp:33]   --->   Operation 1722 'fadd' 'convolution_4_56' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 248 <SV = 247> <Delay = 6.43>
ST_248 : Operation 1723 [2/4] (6.43ns)   --->   "%convolution_4_56 = fadd i32 %convolution_4_55, i32 %mul_56" [src/conv2.cpp:33]   --->   Operation 1723 'fadd' 'convolution_4_56' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 248> <Delay = 6.43>
ST_249 : Operation 1724 [1/4] (6.43ns)   --->   "%convolution_4_56 = fadd i32 %convolution_4_55, i32 %mul_56" [src/conv2.cpp:33]   --->   Operation 1724 'fadd' 'convolution_4_56' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 250 <SV = 249> <Delay = 6.43>
ST_250 : [1/1] (1.30ns)   --->   Input mux for Operation 1725 '%convolution_4_57 = fadd i32 %convolution_4_56, i32 %mul_57'
ST_250 : Operation 1725 [4/4] (5.13ns)   --->   "%convolution_4_57 = fadd i32 %convolution_4_56, i32 %mul_57" [src/conv2.cpp:33]   --->   Operation 1725 'fadd' 'convolution_4_57' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 251 <SV = 250> <Delay = 6.43>
ST_251 : Operation 1726 [3/4] (6.43ns)   --->   "%convolution_4_57 = fadd i32 %convolution_4_56, i32 %mul_57" [src/conv2.cpp:33]   --->   Operation 1726 'fadd' 'convolution_4_57' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 252 <SV = 251> <Delay = 6.43>
ST_252 : Operation 1727 [2/4] (6.43ns)   --->   "%convolution_4_57 = fadd i32 %convolution_4_56, i32 %mul_57" [src/conv2.cpp:33]   --->   Operation 1727 'fadd' 'convolution_4_57' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 253 <SV = 252> <Delay = 6.43>
ST_253 : Operation 1728 [1/4] (6.43ns)   --->   "%convolution_4_57 = fadd i32 %convolution_4_56, i32 %mul_57" [src/conv2.cpp:33]   --->   Operation 1728 'fadd' 'convolution_4_57' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 254 <SV = 253> <Delay = 6.43>
ST_254 : [1/1] (1.30ns)   --->   Input mux for Operation 1729 '%convolution_4_58 = fadd i32 %convolution_4_57, i32 %mul_58'
ST_254 : Operation 1729 [4/4] (5.13ns)   --->   "%convolution_4_58 = fadd i32 %convolution_4_57, i32 %mul_58" [src/conv2.cpp:33]   --->   Operation 1729 'fadd' 'convolution_4_58' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 255 <SV = 254> <Delay = 6.43>
ST_255 : Operation 1730 [3/4] (6.43ns)   --->   "%convolution_4_58 = fadd i32 %convolution_4_57, i32 %mul_58" [src/conv2.cpp:33]   --->   Operation 1730 'fadd' 'convolution_4_58' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 255> <Delay = 6.43>
ST_256 : Operation 1731 [2/4] (6.43ns)   --->   "%convolution_4_58 = fadd i32 %convolution_4_57, i32 %mul_58" [src/conv2.cpp:33]   --->   Operation 1731 'fadd' 'convolution_4_58' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 257 <SV = 256> <Delay = 6.43>
ST_257 : Operation 1732 [1/4] (6.43ns)   --->   "%convolution_4_58 = fadd i32 %convolution_4_57, i32 %mul_58" [src/conv2.cpp:33]   --->   Operation 1732 'fadd' 'convolution_4_58' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 258 <SV = 257> <Delay = 6.43>
ST_258 : Operation 1733 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i6 %select_ln11_1" [src/conv2.cpp:11]   --->   Operation 1733 'zext' 'zext_ln11' <Predicate = true> <Delay = 0.00>
ST_258 : Operation 1734 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i6 %select_ln11_1" [src/conv2.cpp:38]   --->   Operation 1734 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_258 : Operation 1735 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %select_ln11_1, i8 0" [src/conv2.cpp:38]   --->   Operation 1735 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_258 : Operation 1736 [1/1] (0.00ns)   --->   "%zext_ln38_1 = zext i14 %tmp_11" [src/conv2.cpp:38]   --->   Operation 1736 'zext' 'zext_ln38_1' <Predicate = true> <Delay = 0.00>
ST_258 : Operation 1737 [1/1] (0.83ns)   --->   "%sub_ln38 = sub i15 %zext_ln38_1, i15 %zext_ln38" [src/conv2.cpp:38]   --->   Operation 1737 'sub' 'sub_ln38' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 1738 [1/1] (0.00ns)   --->   "%sub_ln38_cast = sext i15 %sub_ln38" [src/conv2.cpp:38]   --->   Operation 1738 'sext' 'sub_ln38_cast' <Predicate = true> <Delay = 0.00>
ST_258 : Operation 1739 [1/1] (0.00ns)   --->   "%conv2_biases_addr = getelementptr i32 %conv2_biases, i64 0, i64 %zext_ln11" [src/conv2.cpp:11]   --->   Operation 1739 'getelementptr' 'conv2_biases_addr' <Predicate = true> <Delay = 0.00>
ST_258 : Operation 1740 [2/2] (1.23ns)   --->   "%conv2_biases_load = load i5 %conv2_biases_addr" [src/conv2.cpp:11]   --->   Operation 1740 'load' 'conv2_biases_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_258 : Operation 1741 [1/1] (0.00ns)   --->   "%zext_ln38_2 = zext i8 %select_ln13_2" [src/conv2.cpp:38]   --->   Operation 1741 'zext' 'zext_ln38_2' <Predicate = true> <Delay = 0.00>
ST_258 : Operation 1742 [1/1] (0.84ns)   --->   "%add_ln38 = add i16 %sub_ln38_cast, i16 %zext_ln38_2" [src/conv2.cpp:38]   --->   Operation 1742 'add' 'add_ln38' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 1743 [1/1] (0.00ns)   --->   "%sext_ln38 = sext i16 %add_ln38" [src/conv2.cpp:38]   --->   Operation 1743 'sext' 'sext_ln38' <Predicate = true> <Delay = 0.00>
ST_258 : Operation 1744 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i16 %add_ln38" [src/conv2.cpp:38]   --->   Operation 1744 'trunc' 'trunc_ln38' <Predicate = true> <Delay = 0.00>
ST_258 : Operation 1745 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %trunc_ln38, i8 0" [src/conv2.cpp:38]   --->   Operation 1745 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_258 : Operation 1746 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln38_1 = sub i21 %p_shl1, i21 %sext_ln38" [src/conv2.cpp:38]   --->   Operation 1746 'sub' 'sub_ln38_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_258 : Operation 1747 [1/1] (0.00ns)   --->   "%zext_ln38_3 = zext i8 %select_ln13" [src/conv2.cpp:38]   --->   Operation 1747 'zext' 'zext_ln38_3' <Predicate = true> <Delay = 0.00>
ST_258 : Operation 1748 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln38_1 = add i21 %sub_ln38_1, i21 %zext_ln38_3" [src/conv2.cpp:38]   --->   Operation 1748 'add' 'add_ln38_1' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_258 : [1/1] (1.30ns)   --->   Input mux for Operation 1749 '%convolution_4_59 = fadd i32 %convolution_4_58, i32 %mul_59'
ST_258 : Operation 1749 [4/4] (5.13ns)   --->   "%convolution_4_59 = fadd i32 %convolution_4_58, i32 %mul_59" [src/conv2.cpp:33]   --->   Operation 1749 'fadd' 'convolution_4_59' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 259 <SV = 258> <Delay = 6.43>
ST_259 : Operation 1750 [1/2] (1.23ns)   --->   "%conv2_biases_load = load i5 %conv2_biases_addr" [src/conv2.cpp:11]   --->   Operation 1750 'load' 'conv2_biases_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_259 : Operation 1751 [3/4] (6.43ns)   --->   "%convolution_4_59 = fadd i32 %convolution_4_58, i32 %mul_59" [src/conv2.cpp:33]   --->   Operation 1751 'fadd' 'convolution_4_59' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 260 <SV = 259> <Delay = 6.43>
ST_260 : Operation 1752 [2/4] (6.43ns)   --->   "%convolution_4_59 = fadd i32 %convolution_4_58, i32 %mul_59" [src/conv2.cpp:33]   --->   Operation 1752 'fadd' 'convolution_4_59' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 261 <SV = 260> <Delay = 6.43>
ST_261 : Operation 1753 [1/4] (6.43ns)   --->   "%convolution_4_59 = fadd i32 %convolution_4_58, i32 %mul_59" [src/conv2.cpp:33]   --->   Operation 1753 'fadd' 'convolution_4_59' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 262 <SV = 261> <Delay = 6.43>
ST_262 : [1/1] (1.30ns)   --->   Input mux for Operation 1754 '%convolution_4_60 = fadd i32 %convolution_4_59, i32 %mul_60'
ST_262 : Operation 1754 [4/4] (5.13ns)   --->   "%convolution_4_60 = fadd i32 %convolution_4_59, i32 %mul_60" [src/conv2.cpp:33]   --->   Operation 1754 'fadd' 'convolution_4_60' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 263 <SV = 262> <Delay = 6.43>
ST_263 : Operation 1755 [3/4] (6.43ns)   --->   "%convolution_4_60 = fadd i32 %convolution_4_59, i32 %mul_60" [src/conv2.cpp:33]   --->   Operation 1755 'fadd' 'convolution_4_60' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 264 <SV = 263> <Delay = 6.43>
ST_264 : Operation 1756 [2/4] (6.43ns)   --->   "%convolution_4_60 = fadd i32 %convolution_4_59, i32 %mul_60" [src/conv2.cpp:33]   --->   Operation 1756 'fadd' 'convolution_4_60' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 265 <SV = 264> <Delay = 6.43>
ST_265 : Operation 1757 [1/4] (6.43ns)   --->   "%convolution_4_60 = fadd i32 %convolution_4_59, i32 %mul_60" [src/conv2.cpp:33]   --->   Operation 1757 'fadd' 'convolution_4_60' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 266 <SV = 265> <Delay = 6.43>
ST_266 : [1/1] (1.30ns)   --->   Input mux for Operation 1758 '%convolution_4_61 = fadd i32 %convolution_4_60, i32 %mul_61'
ST_266 : Operation 1758 [4/4] (5.13ns)   --->   "%convolution_4_61 = fadd i32 %convolution_4_60, i32 %mul_61" [src/conv2.cpp:33]   --->   Operation 1758 'fadd' 'convolution_4_61' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 267 <SV = 266> <Delay = 6.43>
ST_267 : Operation 1759 [3/4] (6.43ns)   --->   "%convolution_4_61 = fadd i32 %convolution_4_60, i32 %mul_61" [src/conv2.cpp:33]   --->   Operation 1759 'fadd' 'convolution_4_61' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 268 <SV = 267> <Delay = 6.43>
ST_268 : Operation 1760 [2/4] (6.43ns)   --->   "%convolution_4_61 = fadd i32 %convolution_4_60, i32 %mul_61" [src/conv2.cpp:33]   --->   Operation 1760 'fadd' 'convolution_4_61' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 269 <SV = 268> <Delay = 6.43>
ST_269 : Operation 1761 [1/4] (6.43ns)   --->   "%convolution_4_61 = fadd i32 %convolution_4_60, i32 %mul_61" [src/conv2.cpp:33]   --->   Operation 1761 'fadd' 'convolution_4_61' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 270 <SV = 269> <Delay = 6.43>
ST_270 : [1/1] (1.30ns)   --->   Input mux for Operation 1762 '%convolution_4_62 = fadd i32 %convolution_4_61, i32 %mul_62'
ST_270 : Operation 1762 [4/4] (5.13ns)   --->   "%convolution_4_62 = fadd i32 %convolution_4_61, i32 %mul_62" [src/conv2.cpp:33]   --->   Operation 1762 'fadd' 'convolution_4_62' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 271 <SV = 270> <Delay = 6.43>
ST_271 : Operation 1763 [3/4] (6.43ns)   --->   "%convolution_4_62 = fadd i32 %convolution_4_61, i32 %mul_62" [src/conv2.cpp:33]   --->   Operation 1763 'fadd' 'convolution_4_62' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 272 <SV = 271> <Delay = 6.43>
ST_272 : Operation 1764 [2/4] (6.43ns)   --->   "%convolution_4_62 = fadd i32 %convolution_4_61, i32 %mul_62" [src/conv2.cpp:33]   --->   Operation 1764 'fadd' 'convolution_4_62' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 273 <SV = 272> <Delay = 6.43>
ST_273 : Operation 1765 [1/4] (6.43ns)   --->   "%convolution_4_62 = fadd i32 %convolution_4_61, i32 %mul_62" [src/conv2.cpp:33]   --->   Operation 1765 'fadd' 'convolution_4_62' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 274 <SV = 273> <Delay = 6.43>
ST_274 : Operation 1766 [1/1] (0.00ns)   --->   "%bitcast_ln11 = bitcast i32 %conv2_biases_load" [src/conv2.cpp:11]   --->   Operation 1766 'bitcast' 'bitcast_ln11' <Predicate = true> <Delay = 0.00>
ST_274 : [1/1] (1.30ns)   --->   Input mux for Operation 1767 '%y_assign = fadd i32 %convolution_4_62, i32 %bitcast_ln11'
ST_274 : Operation 1767 [4/4] (5.13ns)   --->   "%y_assign = fadd i32 %convolution_4_62, i32 %bitcast_ln11" [src/conv2.cpp:38]   --->   Operation 1767 'fadd' 'y_assign' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 275 <SV = 274> <Delay = 6.43>
ST_275 : Operation 1768 [3/4] (6.43ns)   --->   "%y_assign = fadd i32 %convolution_4_62, i32 %bitcast_ln11" [src/conv2.cpp:38]   --->   Operation 1768 'fadd' 'y_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 276 <SV = 275> <Delay = 6.43>
ST_276 : Operation 1769 [2/4] (6.43ns)   --->   "%y_assign = fadd i32 %convolution_4_62, i32 %bitcast_ln11" [src/conv2.cpp:38]   --->   Operation 1769 'fadd' 'y_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 277 <SV = 276> <Delay = 6.43>
ST_277 : Operation 1770 [1/4] (6.43ns)   --->   "%y_assign = fadd i32 %convolution_4_62, i32 %bitcast_ln11" [src/conv2.cpp:38]   --->   Operation 1770 'fadd' 'y_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 278 <SV = 277> <Delay = 3.15>
ST_278 : Operation 1771 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_11_1_VITIS_LOOP_13_2_VITIS_LOOP_15_3_str"   --->   Operation 1771 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_278 : Operation 1772 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2080800, i64 2080800, i64 2080800"   --->   Operation 1772 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_278 : Operation 1773 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1773 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_278 : Operation 1774 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_13_2_VITIS_LOOP_15_3_str"   --->   Operation 1774 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_278 : Operation 1775 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1775 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_278 : Operation 1776 [1/1] (0.00ns)   --->   "%zext_ln38_4 = zext i21 %add_ln38_1" [src/conv2.cpp:38]   --->   Operation 1776 'zext' 'zext_ln38_4' <Predicate = true> <Delay = 0.00>
ST_278 : Operation 1777 [1/1] (0.00ns)   --->   "%layer2_output_addr = getelementptr i32 %layer2_output, i64 0, i64 %zext_ln38_4" [src/conv2.cpp:38]   --->   Operation 1777 'getelementptr' 'layer2_output_addr' <Predicate = true> <Delay = 0.00>
ST_278 : Operation 1778 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [src/conv2.cpp:15]   --->   Operation 1778 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_278 : Operation 1779 [1/1] (0.00ns)   --->   "%data_26 = bitcast i32 %y_assign" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:22->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv2.cpp:38]   --->   Operation 1779 'bitcast' 'data_26' <Predicate = true> <Delay = 0.00>
ST_278 : Operation 1780 [1/1] (0.00ns)   --->   "%y_fp_exp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_26, i32 23, i32 30" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:324->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:22->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv2.cpp:38]   --->   Operation 1780 'partselect' 'y_fp_exp' <Predicate = true> <Delay = 0.00>
ST_278 : Operation 1781 [1/1] (0.00ns)   --->   "%y_fp_sig = trunc i32 %data_26" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:325->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:22->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv2.cpp:38]   --->   Operation 1781 'trunc' 'y_fp_sig' <Predicate = true> <Delay = 0.00>
ST_278 : Operation 1782 [1/1] (0.76ns)   --->   "%icmp_ln25_6 = icmp_eq  i8 %y_fp_exp, i8 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv2.cpp:38]   --->   Operation 1782 'icmp' 'icmp_ln25_6' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_278 : Operation 1783 [1/1] (0.92ns)   --->   "%icmp_ln25_7 = icmp_eq  i23 %y_fp_sig, i23 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv2.cpp:38]   --->   Operation 1783 'icmp' 'icmp_ln25_7' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_278 : Operation 1784 [1/1] (0.00ns) (grouped into LUT with out node select_ln25)   --->   "%and_ln25_2 = and i1 %icmp_ln25_6, i1 %icmp_ln25_7" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv2.cpp:38]   --->   Operation 1784 'and' 'and_ln25_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_278 : Operation 1785 [1/1] (0.76ns)   --->   "%icmp_ln18_13 = icmp_eq  i8 %y_fp_exp, i8 255" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:28->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv2.cpp:38]   --->   Operation 1785 'icmp' 'icmp_ln18_13' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_278 : Operation 1786 [1/1] (0.00ns) (grouped into LUT with out node res_2)   --->   "%xor_ln18_2 = xor i1 %icmp_ln25_7, i1 1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:34->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv2.cpp:38]   --->   Operation 1786 'xor' 'xor_ln18_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_278 : Operation 1787 [1/1] (1.01ns)   --->   "%ymaggreater_15 = icmp_sgt  i32 %data_26, i32 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:38->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv2.cpp:38]   --->   Operation 1787 'icmp' 'ymaggreater_15' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_278 : Operation 1788 [1/1] (0.00ns) (grouped into LUT with out node select_ln25)   --->   "%res = select i1 %ymaggreater_15, i32 %y_assign, i32 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:40->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv2.cpp:38]   --->   Operation 1788 'select' 'res' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_278 : Operation 1789 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln25 = select i1 %and_ln25_2, i32 %y_assign, i32 %res" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv2.cpp:38]   --->   Operation 1789 'select' 'select_ln25' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_278 : Operation 1790 [1/1] (0.00ns) (grouped into LUT with out node res_2)   --->   "%and_ln18_13 = and i1 %icmp_ln18_13, i1 %xor_ln18_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:34->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv2.cpp:38]   --->   Operation 1790 'and' 'and_ln18_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_278 : Operation 1791 [1/1] (0.44ns) (out node of the LUT)   --->   "%res_2 = select i1 %and_ln18_13, i32 0, i32 %select_ln25" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:34->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv2.cpp:38]   --->   Operation 1791 'select' 'res_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_278 : Operation 1792 [1/1] (1.23ns)   --->   "%store_ln38 = store i32 %res_2, i21 %layer2_output_addr" [src/conv2.cpp:38]   --->   Operation 1792 'store' 'store_ln38' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080800> <RAM>
ST_278 : Operation 1793 [1/1] (0.00ns)   --->   "%br_ln15 = br void %VITIS_LOOP_26_4" [src/conv2.cpp:15]   --->   Operation 1793 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten195') [9]  (0.000 ns)
	'store' operation ('store_ln11', src/conv2.cpp:11) of constant 0 on local variable 'indvar_flatten195' [12]  (0.427 ns)

 <State 2>: 5.621ns
The critical path consists of the following:
	'load' operation ('out_feat_y') on local variable '__x' [19]  (0.000 ns)
	multiplexor before operation 'sitodp' with delay (0.723 ns)
'sitodp' operation ('x') [25]  (4.898 ns)

 <State 3>: 7.066ns
The critical path consists of the following:
	'load' operation ('out_feat_x_load', src/conv2.cpp:15) on local variable '__x' [73]  (0.000 ns)
	'icmp' operation ('icmp_ln15', src/conv2.cpp:15) [478]  (0.765 ns)
	'and' operation ('and_ln11', src/conv2.cpp:11) [479]  (0.287 ns)
	'or' operation ('or_ln13', src/conv2.cpp:13) [482]  (0.000 ns)
	'select' operation ('select_ln13', src/conv2.cpp:13) [483]  (0.393 ns)
	multiplexor before operation 'sitodp' with delay (0.723 ns)
'sitodp' operation ('x', src/conv2.cpp:13) [609]  (4.898 ns)

 <State 4>: 6.779ns
The critical path consists of the following:
	'select' operation ('select_ln11', src/conv2.cpp:11) [80]  (0.393 ns)
	'add' operation ('add_ln13', src/conv2.cpp:13) [480]  (0.765 ns)
	multiplexor before operation 'sitodp' with delay (0.723 ns)
'sitodp' operation ('x_assign_2_mid1', src/conv2.cpp:13) [492]  (4.898 ns)

 <State 5>: 5.621ns
The critical path consists of the following:
	'sitodp' operation ('x') [25]  (5.621 ns)

 <State 6>: 5.729ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln25_3', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv2.cpp:31) [31]  (1.101 ns)
	'and' operation ('and_ln25', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv2.cpp:31) [32]  (0.000 ns)
	'or' operation ('or_ln18', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv2.cpp:31) [36]  (0.000 ns)
	'or' operation ('or_ln488', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv2.cpp:31) [37]  (0.000 ns)
	'select' operation ('data', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv2.cpp:31) [38]  (0.424 ns)
	'icmp' operation ('icmp_ln18_9', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv2.cpp:31) [42]  (1.101 ns)
	'and' operation ('and_ln18_1', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv2.cpp:31) [43]  (0.000 ns)
	'select' operation ('data', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv2.cpp:31) [46]  (0.424 ns)
	'sub' operation ('sub_i43_i_i_i36', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:31) [55]  (0.798 ns)
	'select' operation ('cond_i_i_i_i37', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:31) [57]  (0.375 ns)
	'lshr' operation ('shr_i_i_i_i_i39', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:31) [60]  (1.506 ns)

 <State 7>: 5.621ns
The critical path consists of the following:
	'sitodp' operation ('x_assign_2_mid1', src/conv2.cpp:13) [492]  (5.621 ns)

 <State 8>: 5.729ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln25_5', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv2.cpp:32) [615]  (1.101 ns)
	'and' operation ('and_ln25_1', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv2.cpp:32) [616]  (0.000 ns)
	'or' operation ('or_ln18_13', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv2.cpp:32) [620]  (0.000 ns)
	'or' operation ('or_ln488_1', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv2.cpp:32) [621]  (0.000 ns)
	'select' operation ('data', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv2.cpp:32) [622]  (0.424 ns)
	'icmp' operation ('icmp_ln18_12', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv2.cpp:32) [626]  (1.101 ns)
	'and' operation ('and_ln18_3', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv2.cpp:32) [627]  (0.000 ns)
	'select' operation ('data', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv2.cpp:32) [630]  (0.424 ns)
	'sub' operation ('sub_i43_i_i_i', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:32) [639]  (0.798 ns)
	'select' operation ('cond_i_i_i_i', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:32) [641]  (0.375 ns)
	'lshr' operation ('shr_i_i_i_i_i', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:32) [644]  (1.506 ns)

 <State 9>: 3.104ns
The critical path consists of the following:
	'shl' operation ('shl_i_i_i_i_i', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:32) [645]  (1.506 ns)
	'select' operation ('val', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:32) [649]  (0.342 ns)
	'sub' operation ('result', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:32) [650]  (0.914 ns)
	'select' operation ('result', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv2.cpp:32) [651]  (0.342 ns)

 <State 10>: 5.729ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln25_14', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv2.cpp:31) [498]  (1.101 ns)
	'and' operation ('and_ln25_6', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv2.cpp:31) [499]  (0.000 ns)
	'or' operation ('or_ln18_14', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv2.cpp:31) [503]  (0.000 ns)
	'or' operation ('or_ln488_2', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv2.cpp:31) [504]  (0.000 ns)
	'select' operation ('select_ln488', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv2.cpp:31) [505]  (0.424 ns)
	'icmp' operation ('icmp_ln18_21', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv2.cpp:31) [509]  (1.101 ns)
	'and' operation ('and_ln18_14', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv2.cpp:31) [510]  (0.000 ns)
	'select' operation ('data_1_mid1', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv2.cpp:31) [513]  (0.424 ns)
	'sub' operation ('sub_i43_i_i_i36_mid1', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:31) [522]  (0.798 ns)
	'select' operation ('cond_i_i_i_i37_mid1', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:31) [524]  (0.375 ns)
	'lshr' operation ('shr_i_i_i_i_i39_mid1', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:31) [527]  (1.506 ns)

 <State 11>: 5.866ns
The critical path consists of the following:
	'shl' operation ('shl_i_i_i_i_i40_mid1', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:31) [528]  (1.506 ns)
	'select' operation ('empty_15', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:31) [532]  (0.232 ns)
	'sub' operation ('result_6_mid1', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv2.cpp:31) [533]  (0.831 ns)
	'select' operation ('result_8_mid1', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv2.cpp:31) [534]  (0.000 ns)
	'select' operation ('select_ln13_3', src/conv2.cpp:13) [535]  (0.232 ns)
	'sub' operation ('sub_ln33', src/conv2.cpp:33) [538]  (0.914 ns)
	'add' operation ('add_ln33_81', src/conv2.cpp:33) [652]  (0.914 ns)
	'getelementptr' operation ('layer1_output_addr', src/conv2.cpp:33) [654]  (0.000 ns)
	'load' operation ('layer1_output_load', src/conv2.cpp:33) on array 'layer1_output' [844]  (1.237 ns)

 <State 12>: 1.941ns
The critical path consists of the following:
	'add' operation ('add_ln33_19', src/conv2.cpp:33) [540]  (0.000 ns)
	'add' operation ('add_ln33_83', src/conv2.cpp:33) [658]  (0.704 ns)
	'getelementptr' operation ('layer1_output_addr_2', src/conv2.cpp:33) [660]  (0.000 ns)
	'load' operation ('layer1_output_load_2', src/conv2.cpp:33) on array 'layer1_output' [850]  (1.237 ns)

 <State 13>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.278 ns)
'fmul' operation ('mul', src/conv2.cpp:33) [845]  (5.738 ns)

 <State 14>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv2.cpp:33) [845]  (7.016 ns)

 <State 15>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv2.cpp:33) [845]  (7.016 ns)

 <State 16>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_2', src/conv2.cpp:33) [851]  (7.016 ns)

 <State 17>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_4', src/conv2.cpp:33) [857]  (7.016 ns)

 <State 18>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_6', src/conv2.cpp:33) [863]  (7.016 ns)

 <State 19>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_8', src/conv2.cpp:33) [869]  (7.016 ns)

 <State 20>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_s', src/conv2.cpp:33) [875]  (7.016 ns)

 <State 21>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_11', src/conv2.cpp:33) [881]  (7.016 ns)

 <State 22>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_13', src/conv2.cpp:33) [887]  (7.016 ns)

 <State 23>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_15', src/conv2.cpp:33) [893]  (7.016 ns)

 <State 24>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_17', src/conv2.cpp:33) [899]  (7.016 ns)

 <State 25>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_19', src/conv2.cpp:33) [905]  (7.016 ns)

 <State 26>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_21', src/conv2.cpp:33) [911]  (7.016 ns)

 <State 27>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_23', src/conv2.cpp:33) [917]  (7.016 ns)

 <State 28>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_25', src/conv2.cpp:33) [923]  (7.016 ns)

 <State 29>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_27', src/conv2.cpp:33) [929]  (7.016 ns)

 <State 30>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_29', src/conv2.cpp:33) [935]  (7.016 ns)

 <State 31>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_31', src/conv2.cpp:33) [941]  (7.016 ns)

 <State 32>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_33', src/conv2.cpp:33) [947]  (7.016 ns)

 <State 33>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_35', src/conv2.cpp:33) [953]  (7.016 ns)

 <State 34>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_37', src/conv2.cpp:33) [959]  (7.016 ns)

 <State 35>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_39', src/conv2.cpp:33) [965]  (7.016 ns)

 <State 36>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_41', src/conv2.cpp:33) [971]  (7.016 ns)

 <State 37>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_43', src/conv2.cpp:33) [977]  (7.016 ns)

 <State 38>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_45', src/conv2.cpp:33) [983]  (7.016 ns)

 <State 39>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_47', src/conv2.cpp:33) [989]  (7.016 ns)

 <State 40>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_49', src/conv2.cpp:33) [995]  (7.016 ns)

 <State 41>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_51', src/conv2.cpp:33) [1001]  (7.016 ns)

 <State 42>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_53', src/conv2.cpp:33) [1007]  (7.016 ns)

 <State 43>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_55', src/conv2.cpp:33) [1013]  (7.016 ns)

 <State 44>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_57', src/conv2.cpp:33) [1019]  (7.016 ns)

 <State 45>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_59', src/conv2.cpp:33) [1025]  (7.016 ns)

 <State 46>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_61', src/conv2.cpp:33) [1031]  (7.016 ns)

 <State 47>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_7', src/conv2.cpp:33) [867]  (6.437 ns)

 <State 48>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_4_8', src/conv2.cpp:33) [870]  (5.134 ns)

 <State 49>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_8', src/conv2.cpp:33) [870]  (6.437 ns)

 <State 50>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_8', src/conv2.cpp:33) [870]  (6.437 ns)

 <State 51>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_8', src/conv2.cpp:33) [870]  (6.437 ns)

 <State 52>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_4_9', src/conv2.cpp:33) [873]  (5.134 ns)

 <State 53>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_9', src/conv2.cpp:33) [873]  (6.437 ns)

 <State 54>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_9', src/conv2.cpp:33) [873]  (6.437 ns)

 <State 55>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_9', src/conv2.cpp:33) [873]  (6.437 ns)

 <State 56>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_4_s', src/conv2.cpp:33) [876]  (5.134 ns)

 <State 57>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_s', src/conv2.cpp:33) [876]  (6.437 ns)

 <State 58>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_s', src/conv2.cpp:33) [876]  (6.437 ns)

 <State 59>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_s', src/conv2.cpp:33) [876]  (6.437 ns)

 <State 60>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_4_10', src/conv2.cpp:33) [879]  (5.134 ns)

 <State 61>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_10', src/conv2.cpp:33) [879]  (6.437 ns)

 <State 62>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_10', src/conv2.cpp:33) [879]  (6.437 ns)

 <State 63>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_10', src/conv2.cpp:33) [879]  (6.437 ns)

 <State 64>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_4_11', src/conv2.cpp:33) [882]  (5.134 ns)

 <State 65>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_11', src/conv2.cpp:33) [882]  (6.437 ns)

 <State 66>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_11', src/conv2.cpp:33) [882]  (6.437 ns)

 <State 67>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_11', src/conv2.cpp:33) [882]  (6.437 ns)

 <State 68>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_4_12', src/conv2.cpp:33) [885]  (5.134 ns)

 <State 69>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_12', src/conv2.cpp:33) [885]  (6.437 ns)

 <State 70>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_12', src/conv2.cpp:33) [885]  (6.437 ns)

 <State 71>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_12', src/conv2.cpp:33) [885]  (6.437 ns)

 <State 72>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_4_13', src/conv2.cpp:33) [888]  (5.134 ns)

 <State 73>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_13', src/conv2.cpp:33) [888]  (6.437 ns)

 <State 74>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_13', src/conv2.cpp:33) [888]  (6.437 ns)

 <State 75>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_13', src/conv2.cpp:33) [888]  (6.437 ns)

 <State 76>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_4_14', src/conv2.cpp:33) [891]  (5.134 ns)

 <State 77>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_14', src/conv2.cpp:33) [891]  (6.437 ns)

 <State 78>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_14', src/conv2.cpp:33) [891]  (6.437 ns)

 <State 79>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_14', src/conv2.cpp:33) [891]  (6.437 ns)

 <State 80>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_4_15', src/conv2.cpp:33) [894]  (5.134 ns)

 <State 81>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_15', src/conv2.cpp:33) [894]  (6.437 ns)

 <State 82>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_15', src/conv2.cpp:33) [894]  (6.437 ns)

 <State 83>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_15', src/conv2.cpp:33) [894]  (6.437 ns)

 <State 84>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_4_16', src/conv2.cpp:33) [897]  (5.134 ns)

 <State 85>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_16', src/conv2.cpp:33) [897]  (6.437 ns)

 <State 86>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_16', src/conv2.cpp:33) [897]  (6.437 ns)

 <State 87>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_16', src/conv2.cpp:33) [897]  (6.437 ns)

 <State 88>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_4_17', src/conv2.cpp:33) [900]  (5.134 ns)

 <State 89>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_17', src/conv2.cpp:33) [900]  (6.437 ns)

 <State 90>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_17', src/conv2.cpp:33) [900]  (6.437 ns)

 <State 91>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_17', src/conv2.cpp:33) [900]  (6.437 ns)

 <State 92>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_4_18', src/conv2.cpp:33) [903]  (5.134 ns)

 <State 93>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_18', src/conv2.cpp:33) [903]  (6.437 ns)

 <State 94>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_18', src/conv2.cpp:33) [903]  (6.437 ns)

 <State 95>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_18', src/conv2.cpp:33) [903]  (6.437 ns)

 <State 96>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_4_19', src/conv2.cpp:33) [906]  (5.134 ns)

 <State 97>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_19', src/conv2.cpp:33) [906]  (6.437 ns)

 <State 98>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_19', src/conv2.cpp:33) [906]  (6.437 ns)

 <State 99>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_19', src/conv2.cpp:33) [906]  (6.437 ns)

 <State 100>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_4_20', src/conv2.cpp:33) [909]  (5.134 ns)

 <State 101>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_20', src/conv2.cpp:33) [909]  (6.437 ns)

 <State 102>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_20', src/conv2.cpp:33) [909]  (6.437 ns)

 <State 103>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_20', src/conv2.cpp:33) [909]  (6.437 ns)

 <State 104>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_4_21', src/conv2.cpp:33) [912]  (5.134 ns)

 <State 105>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_21', src/conv2.cpp:33) [912]  (6.437 ns)

 <State 106>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_21', src/conv2.cpp:33) [912]  (6.437 ns)

 <State 107>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_21', src/conv2.cpp:33) [912]  (6.437 ns)

 <State 108>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_4_22', src/conv2.cpp:33) [915]  (5.134 ns)

 <State 109>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_22', src/conv2.cpp:33) [915]  (6.437 ns)

 <State 110>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_22', src/conv2.cpp:33) [915]  (6.437 ns)

 <State 111>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_22', src/conv2.cpp:33) [915]  (6.437 ns)

 <State 112>: 0.000ns
The critical path consists of the following:

 <State 113>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_4_23', src/conv2.cpp:33) [918]  (5.134 ns)

 <State 114>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_23', src/conv2.cpp:33) [918]  (6.437 ns)

 <State 115>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_23', src/conv2.cpp:33) [918]  (6.437 ns)

 <State 116>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_23', src/conv2.cpp:33) [918]  (6.437 ns)

 <State 117>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_4_24', src/conv2.cpp:33) [921]  (5.134 ns)

 <State 118>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_24', src/conv2.cpp:33) [921]  (6.437 ns)

 <State 119>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_24', src/conv2.cpp:33) [921]  (6.437 ns)

 <State 120>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_24', src/conv2.cpp:33) [921]  (6.437 ns)

 <State 121>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_4_25', src/conv2.cpp:33) [924]  (5.134 ns)

 <State 122>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_25', src/conv2.cpp:33) [924]  (6.437 ns)

 <State 123>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_25', src/conv2.cpp:33) [924]  (6.437 ns)

 <State 124>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_25', src/conv2.cpp:33) [924]  (6.437 ns)

 <State 125>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_4_26', src/conv2.cpp:33) [927]  (5.134 ns)

 <State 126>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_26', src/conv2.cpp:33) [927]  (6.437 ns)

 <State 127>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_26', src/conv2.cpp:33) [927]  (6.437 ns)

 <State 128>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_26', src/conv2.cpp:33) [927]  (6.437 ns)

 <State 129>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_4_27', src/conv2.cpp:33) [930]  (5.134 ns)

 <State 130>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_27', src/conv2.cpp:33) [930]  (6.437 ns)

 <State 131>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_27', src/conv2.cpp:33) [930]  (6.437 ns)

 <State 132>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_27', src/conv2.cpp:33) [930]  (6.437 ns)

 <State 133>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_4_28', src/conv2.cpp:33) [933]  (5.134 ns)

 <State 134>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_28', src/conv2.cpp:33) [933]  (6.437 ns)

 <State 135>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_28', src/conv2.cpp:33) [933]  (6.437 ns)

 <State 136>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_28', src/conv2.cpp:33) [933]  (6.437 ns)

 <State 137>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_4_29', src/conv2.cpp:33) [936]  (5.134 ns)

 <State 138>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_29', src/conv2.cpp:33) [936]  (6.437 ns)

 <State 139>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_29', src/conv2.cpp:33) [936]  (6.437 ns)

 <State 140>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_29', src/conv2.cpp:33) [936]  (6.437 ns)

 <State 141>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_4_30', src/conv2.cpp:33) [939]  (5.134 ns)

 <State 142>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_30', src/conv2.cpp:33) [939]  (6.437 ns)

 <State 143>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_30', src/conv2.cpp:33) [939]  (6.437 ns)

 <State 144>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_30', src/conv2.cpp:33) [939]  (6.437 ns)

 <State 145>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_4_31', src/conv2.cpp:33) [942]  (5.134 ns)

 <State 146>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_31', src/conv2.cpp:33) [942]  (6.437 ns)

 <State 147>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_31', src/conv2.cpp:33) [942]  (6.437 ns)

 <State 148>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_31', src/conv2.cpp:33) [942]  (6.437 ns)

 <State 149>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_4_32', src/conv2.cpp:33) [945]  (5.134 ns)

 <State 150>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_32', src/conv2.cpp:33) [945]  (6.437 ns)

 <State 151>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_32', src/conv2.cpp:33) [945]  (6.437 ns)

 <State 152>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_32', src/conv2.cpp:33) [945]  (6.437 ns)

 <State 153>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_4_33', src/conv2.cpp:33) [948]  (5.134 ns)

 <State 154>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_33', src/conv2.cpp:33) [948]  (6.437 ns)

 <State 155>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_33', src/conv2.cpp:33) [948]  (6.437 ns)

 <State 156>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_33', src/conv2.cpp:33) [948]  (6.437 ns)

 <State 157>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_4_34', src/conv2.cpp:33) [951]  (5.134 ns)

 <State 158>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_34', src/conv2.cpp:33) [951]  (6.437 ns)

 <State 159>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_34', src/conv2.cpp:33) [951]  (6.437 ns)

 <State 160>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_34', src/conv2.cpp:33) [951]  (6.437 ns)

 <State 161>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_4_35', src/conv2.cpp:33) [954]  (5.134 ns)

 <State 162>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_35', src/conv2.cpp:33) [954]  (6.437 ns)

 <State 163>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_35', src/conv2.cpp:33) [954]  (6.437 ns)

 <State 164>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_35', src/conv2.cpp:33) [954]  (6.437 ns)

 <State 165>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_4_36', src/conv2.cpp:33) [957]  (5.134 ns)

 <State 166>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_36', src/conv2.cpp:33) [957]  (6.437 ns)

 <State 167>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_36', src/conv2.cpp:33) [957]  (6.437 ns)

 <State 168>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_36', src/conv2.cpp:33) [957]  (6.437 ns)

 <State 169>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_4_37', src/conv2.cpp:33) [960]  (5.134 ns)

 <State 170>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_37', src/conv2.cpp:33) [960]  (6.437 ns)

 <State 171>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_37', src/conv2.cpp:33) [960]  (6.437 ns)

 <State 172>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_37', src/conv2.cpp:33) [960]  (6.437 ns)

 <State 173>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_4_38', src/conv2.cpp:33) [963]  (5.134 ns)

 <State 174>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_38', src/conv2.cpp:33) [963]  (6.437 ns)

 <State 175>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_38', src/conv2.cpp:33) [963]  (6.437 ns)

 <State 176>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_38', src/conv2.cpp:33) [963]  (6.437 ns)

 <State 177>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_4_39', src/conv2.cpp:33) [966]  (5.134 ns)

 <State 178>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_39', src/conv2.cpp:33) [966]  (6.437 ns)

 <State 179>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_39', src/conv2.cpp:33) [966]  (6.437 ns)

 <State 180>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_39', src/conv2.cpp:33) [966]  (6.437 ns)

 <State 181>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_4_40', src/conv2.cpp:33) [969]  (5.134 ns)

 <State 182>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_40', src/conv2.cpp:33) [969]  (6.437 ns)

 <State 183>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_40', src/conv2.cpp:33) [969]  (6.437 ns)

 <State 184>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_40', src/conv2.cpp:33) [969]  (6.437 ns)

 <State 185>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_4_41', src/conv2.cpp:33) [972]  (5.134 ns)

 <State 186>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_41', src/conv2.cpp:33) [972]  (6.437 ns)

 <State 187>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_41', src/conv2.cpp:33) [972]  (6.437 ns)

 <State 188>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_41', src/conv2.cpp:33) [972]  (6.437 ns)

 <State 189>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_4_42', src/conv2.cpp:33) [975]  (5.134 ns)

 <State 190>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_42', src/conv2.cpp:33) [975]  (6.437 ns)

 <State 191>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_42', src/conv2.cpp:33) [975]  (6.437 ns)

 <State 192>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_42', src/conv2.cpp:33) [975]  (6.437 ns)

 <State 193>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_4_43', src/conv2.cpp:33) [978]  (5.134 ns)

 <State 194>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_43', src/conv2.cpp:33) [978]  (6.437 ns)

 <State 195>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_43', src/conv2.cpp:33) [978]  (6.437 ns)

 <State 196>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_43', src/conv2.cpp:33) [978]  (6.437 ns)

 <State 197>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_4_44', src/conv2.cpp:33) [981]  (5.134 ns)

 <State 198>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_44', src/conv2.cpp:33) [981]  (6.437 ns)

 <State 199>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_44', src/conv2.cpp:33) [981]  (6.437 ns)

 <State 200>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_44', src/conv2.cpp:33) [981]  (6.437 ns)

 <State 201>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_4_45', src/conv2.cpp:33) [984]  (5.134 ns)

 <State 202>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_45', src/conv2.cpp:33) [984]  (6.437 ns)

 <State 203>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_45', src/conv2.cpp:33) [984]  (6.437 ns)

 <State 204>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_45', src/conv2.cpp:33) [984]  (6.437 ns)

 <State 205>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_4_46', src/conv2.cpp:33) [987]  (5.134 ns)

 <State 206>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_46', src/conv2.cpp:33) [987]  (6.437 ns)

 <State 207>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_46', src/conv2.cpp:33) [987]  (6.437 ns)

 <State 208>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_46', src/conv2.cpp:33) [987]  (6.437 ns)

 <State 209>: 0.000ns
The critical path consists of the following:

 <State 210>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_4_47', src/conv2.cpp:33) [990]  (5.134 ns)

 <State 211>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_47', src/conv2.cpp:33) [990]  (6.437 ns)

 <State 212>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_47', src/conv2.cpp:33) [990]  (6.437 ns)

 <State 213>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_47', src/conv2.cpp:33) [990]  (6.437 ns)

 <State 214>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_4_48', src/conv2.cpp:33) [993]  (5.134 ns)

 <State 215>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_48', src/conv2.cpp:33) [993]  (6.437 ns)

 <State 216>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_48', src/conv2.cpp:33) [993]  (6.437 ns)

 <State 217>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_48', src/conv2.cpp:33) [993]  (6.437 ns)

 <State 218>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_4_49', src/conv2.cpp:33) [996]  (5.134 ns)

 <State 219>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_49', src/conv2.cpp:33) [996]  (6.437 ns)

 <State 220>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_49', src/conv2.cpp:33) [996]  (6.437 ns)

 <State 221>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_49', src/conv2.cpp:33) [996]  (6.437 ns)

 <State 222>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_4_50', src/conv2.cpp:33) [999]  (5.134 ns)

 <State 223>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_50', src/conv2.cpp:33) [999]  (6.437 ns)

 <State 224>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_50', src/conv2.cpp:33) [999]  (6.437 ns)

 <State 225>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_50', src/conv2.cpp:33) [999]  (6.437 ns)

 <State 226>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_4_51', src/conv2.cpp:33) [1002]  (5.134 ns)

 <State 227>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_51', src/conv2.cpp:33) [1002]  (6.437 ns)

 <State 228>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_51', src/conv2.cpp:33) [1002]  (6.437 ns)

 <State 229>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_51', src/conv2.cpp:33) [1002]  (6.437 ns)

 <State 230>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_4_52', src/conv2.cpp:33) [1005]  (5.134 ns)

 <State 231>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_52', src/conv2.cpp:33) [1005]  (6.437 ns)

 <State 232>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_52', src/conv2.cpp:33) [1005]  (6.437 ns)

 <State 233>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_52', src/conv2.cpp:33) [1005]  (6.437 ns)

 <State 234>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_4_53', src/conv2.cpp:33) [1008]  (5.134 ns)

 <State 235>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_53', src/conv2.cpp:33) [1008]  (6.437 ns)

 <State 236>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_53', src/conv2.cpp:33) [1008]  (6.437 ns)

 <State 237>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_53', src/conv2.cpp:33) [1008]  (6.437 ns)

 <State 238>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_4_54', src/conv2.cpp:33) [1011]  (5.134 ns)

 <State 239>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_54', src/conv2.cpp:33) [1011]  (6.437 ns)

 <State 240>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_54', src/conv2.cpp:33) [1011]  (6.437 ns)

 <State 241>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_54', src/conv2.cpp:33) [1011]  (6.437 ns)

 <State 242>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_4_55', src/conv2.cpp:33) [1014]  (5.134 ns)

 <State 243>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_55', src/conv2.cpp:33) [1014]  (6.437 ns)

 <State 244>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_55', src/conv2.cpp:33) [1014]  (6.437 ns)

 <State 245>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_55', src/conv2.cpp:33) [1014]  (6.437 ns)

 <State 246>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_4_56', src/conv2.cpp:33) [1017]  (5.134 ns)

 <State 247>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_56', src/conv2.cpp:33) [1017]  (6.437 ns)

 <State 248>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_56', src/conv2.cpp:33) [1017]  (6.437 ns)

 <State 249>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_56', src/conv2.cpp:33) [1017]  (6.437 ns)

 <State 250>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_4_57', src/conv2.cpp:33) [1020]  (5.134 ns)

 <State 251>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_57', src/conv2.cpp:33) [1020]  (6.437 ns)

 <State 252>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_57', src/conv2.cpp:33) [1020]  (6.437 ns)

 <State 253>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_57', src/conv2.cpp:33) [1020]  (6.437 ns)

 <State 254>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_4_58', src/conv2.cpp:33) [1023]  (5.134 ns)

 <State 255>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_58', src/conv2.cpp:33) [1023]  (6.437 ns)

 <State 256>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_58', src/conv2.cpp:33) [1023]  (6.437 ns)

 <State 257>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_58', src/conv2.cpp:33) [1023]  (6.437 ns)

 <State 258>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_4_59', src/conv2.cpp:33) [1026]  (5.134 ns)

 <State 259>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_59', src/conv2.cpp:33) [1026]  (6.437 ns)

 <State 260>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_59', src/conv2.cpp:33) [1026]  (6.437 ns)

 <State 261>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_59', src/conv2.cpp:33) [1026]  (6.437 ns)

 <State 262>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_4_60', src/conv2.cpp:33) [1029]  (5.134 ns)

 <State 263>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_60', src/conv2.cpp:33) [1029]  (6.437 ns)

 <State 264>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_60', src/conv2.cpp:33) [1029]  (6.437 ns)

 <State 265>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_60', src/conv2.cpp:33) [1029]  (6.437 ns)

 <State 266>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_4_61', src/conv2.cpp:33) [1032]  (5.134 ns)

 <State 267>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_61', src/conv2.cpp:33) [1032]  (6.437 ns)

 <State 268>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_61', src/conv2.cpp:33) [1032]  (6.437 ns)

 <State 269>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_61', src/conv2.cpp:33) [1032]  (6.437 ns)

 <State 270>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_4_62', src/conv2.cpp:33) [1035]  (5.134 ns)

 <State 271>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_62', src/conv2.cpp:33) [1035]  (6.437 ns)

 <State 272>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_62', src/conv2.cpp:33) [1035]  (6.437 ns)

 <State 273>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4_62', src/conv2.cpp:33) [1035]  (6.437 ns)

 <State 274>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('y', src/conv2.cpp:38) [1036]  (5.134 ns)

 <State 275>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('y', src/conv2.cpp:38) [1036]  (6.437 ns)

 <State 276>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('y', src/conv2.cpp:38) [1036]  (6.437 ns)

 <State 277>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('y', src/conv2.cpp:38) [1036]  (6.437 ns)

 <State 278>: 3.151ns
The critical path consists of the following:
	'icmp' operation ('ymaggreater', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:38->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv2.cpp:38) [1045]  (1.016 ns)
	'select' operation ('res', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:40->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv2.cpp:38) [1046]  (0.000 ns)
	'select' operation ('select_ln25', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv2.cpp:38) [1047]  (0.449 ns)
	'select' operation ('res', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:34->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv2.cpp:38) [1049]  (0.449 ns)
	'store' operation ('store_ln38', src/conv2.cpp:38) of variable 'res', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:34->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv2.cpp:38 on array 'layer2_output' [1050]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
