{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1606334142251 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606334142252 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 25 16:55:42 2020 " "Processing started: Wed Nov 25 16:55:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606334142252 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1606334142252 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off divisor -c divisor " "Command: quartus_map --read_settings_files=on --write_settings_files=off divisor -c divisor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1606334142252 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1606334142833 ""}
{ "Warning" "WSGN_SEARCH_FILE" "divisor.vhd 2 1 " "Using design file divisor.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-estrutura " "Found design unit 1: divisor-estrutura" {  } { { "divisor.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/divisores/divisor_8/divisor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606334143370 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/divisores/divisor_8/divisor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606334143370 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606334143370 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "divisor " "Elaborating entity \"divisor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1606334143376 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bc.vhd 2 1 " "Using design file bc.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bc-estrutura " "Found design unit 1: bc-estrutura" {  } { { "bc.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/divisores/divisor_8/bc.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606334143392 ""} { "Info" "ISGN_ENTITY_NAME" "1 bc " "Found entity 1: bc" {  } { { "bc.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/divisores/divisor_8/bc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606334143392 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606334143392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bc bc:bc1 " "Elaborating entity \"bc\" for hierarchy \"bc:bc1\"" {  } { { "divisor.vhd" "bc1" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/divisores/divisor_8/divisor.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606334143395 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bo.vhd 2 1 " "Using design file bo.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bo-estrutura " "Found design unit 1: bo-estrutura" {  } { { "bo.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/divisores/divisor_8/bo.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606334143410 ""} { "Info" "ISGN_ENTITY_NAME" "1 bo " "Found entity 1: bo" {  } { { "bo.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/divisores/divisor_8/bo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606334143410 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606334143410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bo bo:bo1 " "Elaborating entity \"bo\" for hierarchy \"bo:bo1\"" {  } { { "divisor.vhd" "bo1" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/divisores/divisor_8/divisor.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606334143412 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2para1.vhd 2 1 " "Using design file mux2para1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2para1-comportamento " "Found design unit 1: mux2para1-comportamento" {  } { { "mux2para1.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/divisores/divisor_8/mux2para1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606334143448 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2para1 " "Found entity 1: mux2para1" {  } { { "mux2para1.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/divisores/divisor_8/mux2para1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606334143448 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606334143448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2para1 bo:bo1\|mux2para1:mux1 " "Elaborating entity \"mux2para1\" for hierarchy \"bo:bo1\|mux2para1:mux1\"" {  } { { "bo.vhd" "mux1" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/divisores/divisor_8/bo.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606334143449 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registrador.vhd 2 1 " "Using design file registrador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-estrutura " "Found design unit 1: registrador-estrutura" {  } { { "registrador.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/divisores/divisor_8/registrador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606334143477 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/divisores/divisor_8/registrador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606334143477 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606334143477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador bo:bo1\|registrador:regA " "Elaborating entity \"registrador\" for hierarchy \"bo:bo1\|registrador:regA\"" {  } { { "bo.vhd" "regA" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/divisores/divisor_8/bo.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606334143479 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carga registrador.vhd(15) " "VHDL Process Statement warning at registrador.vhd(15): signal \"carga\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registrador.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/divisores/divisor_8/registrador.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606334143495 "|divisor|bo:bo1|registrador:regA"}
{ "Warning" "WSGN_SEARCH_FILE" "comparador.vhd 2 1 " "Using design file comparador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-estrutura " "Found design unit 1: comparador-estrutura" {  } { { "comparador.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/divisores/divisor_8/comparador.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606334143514 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/divisores/divisor_8/comparador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606334143514 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606334143514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador bo:bo1\|comparador:comp " "Elaborating entity \"comparador\" for hierarchy \"bo:bo1\|comparador:comp\"" {  } { { "bo.vhd" "comp" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/divisores/divisor_8/bo.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606334143516 ""}
{ "Warning" "WSGN_SEARCH_FILE" "igualazero.vhd 2 1 " "Using design file igualazero.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 igualazero-estrutura " "Found design unit 1: igualazero-estrutura" {  } { { "igualazero.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/divisores/divisor_8/igualazero.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606334143548 ""} { "Info" "ISGN_ENTITY_NAME" "1 igualazero " "Found entity 1: igualazero" {  } { { "igualazero.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/divisores/divisor_8/igualazero.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606334143548 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606334143548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "igualazero bo:bo1\|igualazero:zero " "Elaborating entity \"igualazero\" for hierarchy \"bo:bo1\|igualazero:zero\"" {  } { { "bo.vhd" "zero" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/divisores/divisor_8/bo.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606334143549 ""}
{ "Warning" "WSGN_SEARCH_FILE" "subtrator.vhd 2 1 " "Using design file subtrator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtrator-estrutura " "Found design unit 1: subtrator-estrutura" {  } { { "subtrator.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/divisores/divisor_8/subtrator.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606334143574 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtrator " "Found entity 1: subtrator" {  } { { "subtrator.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/divisores/divisor_8/subtrator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606334143574 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606334143574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtrator bo:bo1\|subtrator:sub " "Elaborating entity \"subtrator\" for hierarchy \"bo:bo1\|subtrator:sub\"" {  } { { "bo.vhd" "sub" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/divisores/divisor_8/bo.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606334143576 ""}
{ "Warning" "WSGN_SEARCH_FILE" "somador.vhd 2 1 " "Using design file somador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-estrutura " "Found design unit 1: somador-estrutura" {  } { { "somador.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/divisores/divisor_8/somador.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606334143598 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/divisores/divisor_8/somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606334143598 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606334143598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador bo:bo1\|somador:sum " "Elaborating entity \"somador\" for hierarchy \"bo:bo1\|somador:sum\"" {  } { { "bo.vhd" "sum" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/divisores/divisor_8/bo.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606334143599 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1606334144710 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606334144710 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "96 " "Implemented 96 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1606334144788 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1606334144788 ""} { "Info" "ICUT_CUT_TM_LCELLS" "59 " "Implemented 59 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1606334144788 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1606334144788 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4635 " "Peak virtual memory: 4635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606334145088 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 25 16:55:45 2020 " "Processing ended: Wed Nov 25 16:55:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606334145088 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606334145088 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606334145088 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606334145088 ""}
