# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab4_2.gen/sources_1/ip/c_addsub_3/sim/c_addsub_3.vhd" \
"../../../../lab4_2.gen/sources_1/ip/mult_gen_1/sim/mult_gen_1.vhd" \
"../../../../lab4_2.gen/sources_1/ip/c_addsub_2/sim/c_addsub_2.vhd" \
"../../../../lab4_2.gen/sources_1/ip/c_addsub_1/sim/c_addsub_1.vhd" \
"../../../../lab4_2.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd" \
"../../../../lab4_2.gen/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd" \

# Do not sort compile order
nosort
