core overlay high perform embed comput fpgas rio stia hora cio neto inesc instituto superior engenharia lisboa ipl portug inesc instituto superior cnico universidad lisboa portug mvestia hcn inesc abstract work propos configur core overlay high perform embed comput size intern memori support oper number port configur independ core lay overlay evalu matrix multipl decomposit fast fourier transform fft zynq fpga platform system level core overlay avoid complex hardwar design good perform introduct embed system wit exponenti growth number divers process requir stringent time market requir high perform embed system flexibl adapt divers util case updat time process capac meet real time requir high perform robust architectur design space consist configur process unit implement field programm gate array fpga fpgas offer benefit determin reliabl applic specif integr circuit asic execut time critic algorithm applic implement slower power hungri processor general design dedic hardwar specif algorithm fpgas requir hardwar expertis design dedic hardwar approach consid overlay under model comput auto matic generat readi program configur softwar develop constrain hardwar design space specif overlay reduc perform increas power consumpt pare fulli optim solut typic good tradeoff hardwar perform hardwar portabl design time work consid overlay core architectur automat generat integr embed processor processor optim overlay configur level lowest level design configur number core system memori number size local memori cach interfac extern memori topolog interconnect network higher level architectur dynam chang chang lowest level architectur interconnect network chang configur switch circuit network noc ring simpli point point connect number type arithmet oper core number format includ float point integ custom format configur lowest level core local memori arithmet unit input output interfac keep core simpl permit explor parallel configur easier three algorithm matrix multipl decomposit fast fourier transform evalu architectur design overlay paper organ describ state art core process architectur fpgas describ propos core overlay conclud paper work core design fpga pro pose mplem system consist xilinx croblaz soft core processor connect chip ripher bus opb buse core privat local memori block core share extern ram system synthes biggest virtex fpga processor float point support system microblaz core interconnect arteri noc propos system implement virtex fpga marc core approach reconfigur pute core templat compris control processor multipl processor run task simd singl instruct multipl data unit core configur risc processor synthes full custom datapath core local privat memori access intern share memori processor copyright held author owner intern workshop fpgas softwar programm fsp septemb munich germani interconnect network select librari topolog includ crossbar torus prototyp core implement virtex fpga datapath optim process ing core relat perform compar custom fpga implement area effici smyleref core architectur emb ded system prototyp fpga architectur consist multipl cluster arrang dimension array connect noc cluster number scalar processor connect local bus core dedic instruct data cach second layer cach exist cluster share core processor core geyser prototyp architectur virtex processor processor run mhz system test fft decomposit fft perform increas number core processor perform effici drop perform wors perform degrad processor recor releas core processor system fpgas core processor connect general purpos xentium dsp core block hybrid network chip amba bus core processor softwar develop viron function simul support xentium bit dsp core sram memori tile connect noc system run mhz propos reli general purpos emb ded processor core unit increas flexibl decreas perform area effici approach marc custom processor dedic datapath requir hardwar design peak capac fpga general communic base noc approach marc custom design space explor approach hemp exampl iss system level simul model explor platform work propos dedic core chitectur fpga high perform comput exampl propos systol multipli accumul array matrix multipl reach gflop implement linear array process ing element virtex fpga decomposit implement dma channel achiev sustain perform gflop correspond effici dedic core architectur algorithm viabil gpu overlay fpga analyz gpu program ming model architectur good design core fpga check fpu axi core adapt interconnect network cach core architectur configur memori control core core core core core local mem address generat core dram control fpga fig core architectur object design core architectur work processor general purpos processor high perform embed system processor data intens process design architectur propos core overlay configur support execut algorithm isol core architectur core element base simpl process unit reduc control small local memori arithmet unit core unit individu configur term local memori size number type arithmet oper permit improv perform area effici compar core architectur base general purpos embed processor consid customiz interconnect network bus crossbar noc ring point point connect mix topolog iii core architectur propos core overlay configur number core figur core arithmet unit local data memori arithmet unit static dynam ical configur execut set function add multipli fuse multipli add reciproc squar root invers squar root core configur combin oper local memori implement dual port block ram store temporari variabl coeffici implement arithmet oper constant output data core access extern memori dma configur embed processor dma respons send receiv data memori forward data network order improv bandwidth request element store sequenti memori dma cach pep fig block multipl algorithm buffer burst data enabl faster access time sequenti data request memori burst sequenti store element fetch cachelin size element burst data request data forward processor element store cach exampl algorithm work vector cach configur term size size cachelin entri cachelin word size depend data width arithmet unit core interconnect adapt network configur static bus crossbar noc ring point point connect mix topolo gie alternativelli generic interconnect network configur switch adapt communic requir architectur chang core connect communic network input output buffer evalu architectur consid par allel algorithm dens matrix multipl composit fft data repres singl precis float point case design space explor systemc model architectur algorithm best core architectur implement test reconfigur area soc fpga configur core overlay matrix multipl matrix multipl implement parallel block matrix algorithm partit matrix smaller matric block work block matric squar size illustr figur matrix divid block size block calcul core simultan core respons block size turn divid smaller block dimens size smaller block cij depend local memori size generat block cij processor multipli block matrix block matrix multipl implement sequenc partial block multipl cij aik bkj partial block multipl block aik block bkj partial block cijk size final cij result accumul partial block partial block multipl implement receiv store bqj element aiq element broadcast processor aiq element arriv multipli bqj element store local memori partial block cij store local memori final iter element result block cij extern memori refer local memori processor store block size size process algorithm level variabl perform chang valu optim final solut consid theoret determin valu referenc theoret number communic extern memori depend dimens block simpli equal order reduc local memori requir local memori store block size doubl order enabl processor store block perform comput block refer dimens block cij minim number communica tion function local memori architectur level matrix multipl requir multipli add oper arithmet unit core configur fuse multipli add core connect linear array core connect neighbor point point link configur overlay core local memori size dma cach support cachelin configur overlay dimension array core connect extern memori dma architectur initi studi find relat cach local memori size tabl core local memori kbyte core cach cach size implement architectur best perform case core cach doubl tabl relat cach size local memori size guarante best perform core local memori cachelin cach size total memori kbyte kbyte kbyte kbyte kbyte kbyte kbyte kbyte kbyte kbyte kbyte kbyte kbyte kbyte core local memori cachelin cach size total memori kbyte kbyte kbyte kbyte kbyte kbyte kbyte kbyte kbyte achiev best perform smaller local memori indic tabl extern memori access requir increas communic cycl higher process cycl fore final perform worst independ size cachelin assum architectur kbyte local memori core kbyte core architectur determin util sourc number execut cycl tabl architectur achiev high perform effici peak perform measur perform core achiev gflop core achiev gflop tabl matrix multipl core arch core arch core lut dsps bram freq mhz cycl time gflop effici compar previous implement half perform dedic architectur matrix multipl consum resourc doubl number core architectur provid architectur perform term effici architectur better higher effici compar dedic core propos configur core overlay decomposit decomposit factor squar matrix size upper triangular matrix lower triangular matrix lower upper triangular decomposit perform sequenc gaussian elimin form pseudocod column orient decomposit list list decomposit rec_a rec_a parallel algorithm proceed core receiv column determin column store local memori processor receiv column calcul second column obtain complet process element column memori final valu matrix core calcul column send core will calcul process calcul second column store local memori calcul remain column send core calcul higher number core core send global memori read core architectur level algorithm requir multipli add reciproc oper arithmet unit core configur fuse multipli add reciproc unit core connect linear array written memori bus dma cach access column assum matrix store column core store valu matrix calcul column worst case core local memori size equal pos pos posit chain core simplifi implement configur local memori core size kbyte store bit element determin resourc consum singl core core architectur tabl iii tabl iii resourc util decomposit core arch core arch core lut dsps bram freq mhz tabl perform core architectur matrix size perform effici decreas number core increas number cycl size matrix complex algorithm case second dma channel effici doubl communic total execut time reduc comput time order milisec ond better implement tabl perform decomposit core size cycl oper effici core size cycl oper effici general purpos core architectur comput time order second core approach base complex slower general purpos core type applic ineffici configur architectur competit dedic approach exampl core implement virtex dma control dedic core achiev gflop perform effici core architectur dma channel achiev gflop perform efficic fast fourier transform fast fourier transform frequent kernel wide varieti imag signal pro cess applic fft algorithm propos develop radix cooley tukey algorithm popular algorithm hardwar impl mentat start basic equat point dft equat partit dft odd index term dfts length fft algorithm perform independ point fft combin multipli add opera tion rise well complex fft algorithm evalu equat frequenc pbp calcul butterfli structur parallel fft algorithm implement core calcul stage fft respons real imaginari core receiv point valu memori calcul stage send second pair core final memori tabl perform fft point cycl core core core core fft point core core core core fig memori size requir number core number fft point case number pair core number stage pair core calcul stage fft exampl fft stage butterfli core case fft algorithm requir multipli add oper arithmet unit core con figur fuse multipli add architectur matrix multipl core configur local memori interconnect network tricki core connect neighbor point point connect written memori bus dma cach access column assum fft point store column consid dma channel retriev save real complex valu extern memori tabl perform architectur number core fft size consist complex fft algorithm consid parallel fft assum coeffici store local memori processor support number fft point will depend memori determin relat number fft point local memori size figur expect memori target devic determin maximum number fft point behavior illustr figur limit intern memori reduc number core support execut algorithm consequ reduct perform reach limit memori higher number fft point fft point core core core core fig perform effici number core number fft point support extern memori case communic extern memori will degrad perform algorithm better reduc number core quantifi second aspect fft implement perform effici architectur figur perform effici decreas number core increas number fft point true matrix multipl decomposit algorithm singl applic better parallel number core alloc algorithm run core alloc algorithm serial consid configur lay three applic case arithmet unit configur support fuse multipli oper reciproc reciproc oper con figur dynam load coeffici piecewis polynomi approxim calcul interconnect network configur static configur switch dynam adapt communic requir applic perform close independ architectur conclus configur core overlay high perform embed comput propos core intercon nection topolog configur level opti mize architectur algorithm previous propos core architectur bed system base general purpos embed processor compar core system general better support control intens kernel thread effici data intens applic term perform area core simpler applic optim support higher oper frequenc evalu architectur matrix multi plicat decomposit fft architectur generat core overlay achiev perform close state art dedic circuit perform effici requir hardwar expertis design core architectur acknowledg work support nation fund fct fundac para tecnologia der project pest eei ptdc eea elc refer capalija abdelrahman coars grain fpga overlay execut data flow graph workshop intersect carl mplemeno papaefstathiou mplem processor fpga base multiprocessor system inter nation symposium field programm custom pute machin april zhoukun wang hammami extern constrain noc base processor mpsoc design implemen tation singl fpga intern design test workshop dec arteri open core protocol http lebedev marc core approach reconfigur comput intern confer configur comput fpgas dec recor recor core processor subsystem fpga http product core processor subsystem open core plasma processor http project plasma jose ana silva neto stia effici plement singl precis float point arithmet unit fpga fpl kondo nguyen hirao soga sasaki oue smyleref refer architectur manycor processor soc asp dac jan seki fine grain dynam sleep control scheme mip ieic transact system jose ana silva neto stia analysi matrix multipl high densiti virtex fpga fpl cappello strenski practic measur fpga float point acceler high perform comput ing asap dou sun peterson high perfor manc memori effici decompos fpgas ieee transact comput march kumar joshi patkar narayanan fpga base high perform doubl precis matrix multipl vlsid kingyen steffan potenti gpu overlay architectur fpgas intern journal reconfigur comput ana rita silva wilson maltez horacio neto rio stia systemc model simul core architectur accept public procedia technolog 