design_1_xfft_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_xfft_0_0/sim/design_1_xfft_0_0.vhd,incdir="$ref_dir/../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_axi_dma_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_dma_0_0/sim/design_1_axi_dma_0_0.vhd,incdir="$ref_dir/../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd,incdir="$ref_dir/../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
edge_detect.v,verilog,xil_defaultlib,../../../../dma_ex_fft_v2_0.srcs/sources_1/ipshared/b340/project_1.srcs/sources_1/imports/lib/edge_detect.v,incdir="$ref_dir/../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_edge_detect_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_edge_detect_0_0/sim/design_1_edge_detect_0_0.v,incdir="$ref_dir/../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_proc_sys_reset_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd,incdir="$ref_dir/../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_xlconcat_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v,incdir="$ref_dir/../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,incdir="$ref_dir/../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_xbar_4.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_4/sim/design_1_xbar_4.v,incdir="$ref_dir/../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_xbar_5.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_5/sim/design_1_xbar_5.v,incdir="$ref_dir/../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,incdir="$ref_dir/../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_auto_pc_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v,incdir="$ref_dir/../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
glbl.v,Verilog,xil_defaultlib,glbl.v
