|top_level
clock => frequencyDivider:divider_inst.clock_in
clock => digitalTube:digitalTube_inst.clock
key[0] => frequencyDivider:divider_inst.rate_value[0]
key[1] => frequencyDivider:divider_inst.rate_value[1]
key[2] => frequencyDivider:divider_inst.rate_value[2]
key[3] => frequencyDivider:divider_inst.rate_value[3]
key[4] => frequencyDivider:divider_inst.rate_value[4]
key[5] => frequencyDivider:divider_inst.rate_value[5]
key[6] => frequencyDivider:divider_inst.rate_value[6]
key[7] => frequencyDivider:divider_inst.rate_value[7]
key[8] => frequencyDivider:divider_inst.rate_value[8]
key[9] => frequencyDivider:divider_inst.rate_value[9]
key[10] => frequencyDivider:divider_inst.rate_value[10]
key[11] => frequencyDivider:divider_inst.rate_value[11]
reset => frequencyDivider:divider_inst.reset
reset => counter:counter_inst.reset
carry <= counter:counter_inst.carry
segment[0] <= digitalTube:digitalTube_inst.segment[0]
segment[1] <= digitalTube:digitalTube_inst.segment[1]
segment[2] <= digitalTube:digitalTube_inst.segment[2]
segment[3] <= digitalTube:digitalTube_inst.segment[3]
segment[4] <= digitalTube:digitalTube_inst.segment[4]
segment[5] <= digitalTube:digitalTube_inst.segment[5]
segment[6] <= digitalTube:digitalTube_inst.segment[6]
segment[7] <= digitalTube:digitalTube_inst.segment[7]
selector[0] <= digitalTube:digitalTube_inst.selector[0]
selector[1] <= digitalTube:digitalTube_inst.selector[1]
selector[2] <= digitalTube:digitalTube_inst.selector[2]


|top_level|frequencyDivider:divider_inst
clock_in => clock_out~reg0.CLK
clock_in => temp_counter[0].CLK
clock_in => temp_counter[1].CLK
clock_in => temp_counter[2].CLK
clock_in => temp_counter[3].CLK
clock_in => temp_counter[4].CLK
clock_in => temp_counter[5].CLK
clock_in => temp_counter[6].CLK
clock_in => temp_counter[7].CLK
clock_in => temp_counter[8].CLK
clock_in => temp_counter[9].CLK
clock_in => temp_counter[10].CLK
clock_in => temp_counter[11].CLK
clock_in => temp_counter[12].CLK
clock_in => temp_counter[13].CLK
clock_in => temp_counter[14].CLK
clock_in => temp_counter[15].CLK
clock_in => temp_counter[16].CLK
clock_in => temp_counter[17].CLK
clock_in => temp_counter[18].CLK
clock_in => temp_counter[19].CLK
clock_in => temp_counter[20].CLK
clock_in => temp_counter[21].CLK
clock_in => temp_counter[22].CLK
clock_in => temp_counter[23].CLK
clock_in => temp_counter[24].CLK
clock_in => temp_counter[25].CLK
clock_in => temp_counter[26].CLK
clock_in => temp_counter[27].CLK
clock_in => temp_counter[28].CLK
clock_in => temp_counter[29].CLK
clock_in => temp_counter[30].CLK
clock_in => temp_counter[31].CLK
rate_value[0] => LessThan0.IN64
rate_value[0] => Add1.IN62
rate_value[1] => LessThan0.IN63
rate_value[1] => Add1.IN61
rate_value[2] => LessThan0.IN62
rate_value[2] => Add1.IN60
rate_value[3] => LessThan0.IN61
rate_value[3] => Add1.IN59
rate_value[4] => LessThan0.IN60
rate_value[4] => Add1.IN58
rate_value[5] => LessThan0.IN59
rate_value[5] => Add1.IN57
rate_value[6] => LessThan0.IN58
rate_value[6] => Add1.IN56
rate_value[7] => LessThan0.IN57
rate_value[7] => Add1.IN55
rate_value[8] => LessThan0.IN56
rate_value[8] => Add1.IN54
rate_value[9] => LessThan0.IN55
rate_value[9] => Add1.IN53
rate_value[10] => LessThan0.IN54
rate_value[10] => Add1.IN52
rate_value[11] => LessThan0.IN53
rate_value[11] => Add1.IN51
reset => clock_out~reg0.ACLR
reset => temp_counter[0].ACLR
reset => temp_counter[1].ACLR
reset => temp_counter[2].ACLR
reset => temp_counter[3].ACLR
reset => temp_counter[4].ACLR
reset => temp_counter[5].ACLR
reset => temp_counter[6].ACLR
reset => temp_counter[7].ACLR
reset => temp_counter[8].ACLR
reset => temp_counter[9].ACLR
reset => temp_counter[10].ACLR
reset => temp_counter[11].ACLR
reset => temp_counter[12].ACLR
reset => temp_counter[13].ACLR
reset => temp_counter[14].ACLR
reset => temp_counter[15].ACLR
reset => temp_counter[16].ACLR
reset => temp_counter[17].ACLR
reset => temp_counter[18].ACLR
reset => temp_counter[19].ACLR
reset => temp_counter[20].ACLR
reset => temp_counter[21].ACLR
reset => temp_counter[22].ACLR
reset => temp_counter[23].ACLR
reset => temp_counter[24].ACLR
reset => temp_counter[25].ACLR
reset => temp_counter[26].ACLR
reset => temp_counter[27].ACLR
reset => temp_counter[28].ACLR
reset => temp_counter[29].ACLR
reset => temp_counter[30].ACLR
reset => temp_counter[31].ACLR
clock_out <= clock_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|counter:counter_inst
clock => temp[0].CLK
clock => temp[1].CLK
clock => temp[2].CLK
clock => temp[3].CLK
reset => temp[0].ACLR
reset => temp[1].ACLR
reset => temp[2].ACLR
reset => temp[3].ACLR
enable => temp[0].ENA
enable => temp[1].ENA
enable => temp[2].ENA
enable => temp[3].ENA
count_result[0] <= temp[0].DB_MAX_OUTPUT_PORT_TYPE
count_result[1] <= temp[1].DB_MAX_OUTPUT_PORT_TYPE
count_result[2] <= temp[2].DB_MAX_OUTPUT_PORT_TYPE
count_result[3] <= temp[3].DB_MAX_OUTPUT_PORT_TYPE
carry <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|digitalTube:digitalTube_inst
clock => current_selector[0].CLK
clock => current_selector[1].CLK
clock => current_selector[2].CLK
key[0] => Mux0.IN19
key[0] => Mux1.IN19
key[0] => Mux2.IN19
key[0] => Mux3.IN19
key[0] => Mux4.IN19
key[0] => Mux5.IN19
key[0] => Mux6.IN19
key[1] => Mux0.IN18
key[1] => Mux1.IN18
key[1] => Mux2.IN18
key[1] => Mux3.IN18
key[1] => Mux4.IN18
key[1] => Mux5.IN18
key[1] => Mux6.IN18
key[2] => Mux0.IN17
key[2] => Mux1.IN17
key[2] => Mux2.IN17
key[2] => Mux3.IN17
key[2] => Mux4.IN17
key[2] => Mux5.IN17
key[2] => Mux6.IN17
key[3] => Mux0.IN16
key[3] => Mux1.IN16
key[3] => Mux2.IN16
key[3] => Mux3.IN16
key[3] => Mux4.IN16
key[3] => Mux5.IN16
key[3] => Mux6.IN16
segment[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
segment[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
segment[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
segment[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
segment[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
segment[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
segment[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
segment[7] <= <GND>
selector[0] <= current_selector[0].DB_MAX_OUTPUT_PORT_TYPE
selector[1] <= current_selector[1].DB_MAX_OUTPUT_PORT_TYPE
selector[2] <= current_selector[2].DB_MAX_OUTPUT_PORT_TYPE


