// Seed: 866312187
module module_0;
  assign id_1.id_1 = 1;
  module_2(
      id_1, id_1, id_1, id_1, id_1, id_1, id_1
  );
endmodule
module module_1 (
    input  tri0 id_0,
    output wire id_1,
    output wor  id_2,
    output wand id_3
);
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_5 = 1 && id_4;
  assign id_5 = 1;
endmodule
