Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Nov 20 16:05:40 2025
| Host         : DESKTOP-E28LK6R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file GPIO_demo_timing_summary_routed.rpt -pb GPIO_demo_timing_summary_routed.pb -rpx GPIO_demo_timing_summary_routed.rpx
| Design       : GPIO_demo
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          237         
TIMING-18  Warning   Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.361     -857.691                   1021                 4817        0.060        0.000                      0                 4817        4.500        0.000                       0                  2071  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.361     -857.691                   1021                 4817        0.060        0.000                      0                 4817        4.500        0.000                       0                  2071  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         1021  Failing Endpoints,  Worst Slack       -1.361ns,  Total Violation     -857.691ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.361ns  (required time - arrival time)
  Source:                 inst_LogicUnit/wait_instruction_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[25][22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.185ns  (logic 2.976ns (26.607%)  route 8.209ns (73.393%))
  Logic Levels:           15  (CARRY4=6 LUT2=1 LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.232ns = ( 14.232 - 10.000 ) 
    Source Clock Delay      (SCD):    4.500ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        1.562     4.500    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X20Y39         FDRE                                         r  inst_LogicUnit/wait_instruction_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.456     4.956 f  inst_LogicUnit/wait_instruction_ready_reg/Q
                         net (fo=8, routed)           0.615     5.570    inst_LogicUnit/wait_instruction_ready_reg_n_0
    SLICE_X17Y38         LUT3 (Prop_lut3_I2_O)        0.124     5.694 r  inst_LogicUnit/Instructions_Proc.v_instruction[28]_i_2/O
                         net (fo=96, routed)          0.557     6.251    inst_LogicUnit/p_102_in
    SLICE_X16Y41         LUT5 (Prop_lut5_I1_O)        0.124     6.375 r  inst_LogicUnit/a_sub[28]_i_16/O
                         net (fo=86, routed)          1.074     7.449    inst_LogicUnit/a_sub[28]_i_16_n_0
    SLICE_X23Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.573 f  inst_LogicUnit/a_sub[1]_i_7/O
                         net (fo=1, routed)           0.868     8.441    inst_LogicUnit/a_sub[1]_i_7_n_0
    SLICE_X24Y38         LUT6 (Prop_lut6_I1_O)        0.124     8.565 f  inst_LogicUnit/a_sub[1]_i_3/O
                         net (fo=1, routed)           0.572     9.137    inst_LogicUnit/a_sub[1]_i_3_n_0
    SLICE_X25Y36         LUT5 (Prop_lut5_I0_O)        0.124     9.261 r  inst_LogicUnit/a_sub[1]_i_2/O
                         net (fo=38, routed)          1.159    10.420    inst_LogicUnit/registers[0]_72[1]
    SLICE_X18Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.940 r  inst_LogicUnit/jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.940    inst_LogicUnit/jmp_addr_reg[3]_i_3_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.057 r  inst_LogicUnit/jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.057    inst_LogicUnit/jmp_addr_reg[7]_i_3_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.174 r  inst_LogicUnit/jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.174    inst_LogicUnit/jmp_addr_reg[11]_i_3_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.291 r  inst_LogicUnit/jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.291    inst_LogicUnit/jmp_addr_reg[15]_i_3_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.408 r  inst_LogicUnit/jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.408    inst_LogicUnit/jmp_addr_reg[19]_i_3_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.647 r  inst_LogicUnit/jmp_addr_reg[23]_i_3/O[2]
                         net (fo=3, routed)           0.804    12.452    inst_LogicUnit/registers[1]0[22]
    SLICE_X13Y44         LUT2 (Prop_lut2_I0_O)        0.301    12.753 r  inst_LogicUnit/registers[1][22]_i_20/O
                         net (fo=1, routed)           0.624    13.377    inst_LogicUnit/registers[1][22]_i_20_n_0
    SLICE_X13Y47         LUT6 (Prop_lut6_I5_O)        0.124    13.501 f  inst_LogicUnit/registers[1][22]_i_9/O
                         net (fo=1, routed)           0.575    14.076    inst_LogicUnit/registers[1][22]_i_9_n_0
    SLICE_X13Y49         LUT6 (Prop_lut6_I3_O)        0.124    14.200 r  inst_LogicUnit/registers[1][22]_i_4/O
                         net (fo=1, routed)           0.298    14.498    inst_LogicUnit/registers[1][22]_i_4_n_0
    SLICE_X14Y49         LUT5 (Prop_lut5_I4_O)        0.124    14.622 r  inst_LogicUnit/registers[1][22]_i_1/O
                         net (fo=25, routed)          1.062    15.685    inst_LogicUnit/registers[1]_65[22]
    SLICE_X12Y44         FDRE                                         r  inst_LogicUnit/registers_reg[25][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        1.442    14.232    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X12Y44         FDRE                                         r  inst_LogicUnit/registers_reg[25][22]/C
                         clock pessimism              0.156    14.388    
                         clock uncertainty           -0.035    14.352    
    SLICE_X12Y44         FDRE (Setup_fdre_C_D)       -0.028    14.324    inst_LogicUnit/registers_reg[25][22]
  -------------------------------------------------------------------
                         required time                         14.324    
                         arrival time                         -15.685    
  -------------------------------------------------------------------
                         slack                                 -1.361    

Slack (VIOLATED) :        -1.356ns  (required time - arrival time)
  Source:                 inst_LogicUnit/instruction_jump_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[28][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.221ns  (logic 2.310ns (20.586%)  route 8.911ns (79.414%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.228ns = ( 14.228 - 10.000 ) 
    Source Clock Delay      (SCD):    4.497ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        1.559     4.497    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X17Y38         FDRE                                         r  inst_LogicUnit/instruction_jump_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.456     4.953 r  inst_LogicUnit/instruction_jump_reg/Q
                         net (fo=92, routed)          0.610     5.562    inst_LogicUnit/instruction_jump
    SLICE_X17Y38         LUT3 (Prop_lut3_I0_O)        0.124     5.686 r  inst_LogicUnit/Instructions_Proc.v_instruction[31]_i_3/O
                         net (fo=93, routed)          0.843     6.530    inst_LogicUnit/Instructions_Proc.v_instruction[31]_i_3_n_0
    SLICE_X17Y41         LUT5 (Prop_lut5_I4_O)        0.124     6.654 r  inst_LogicUnit/Instructions_Proc.v_instruction[17]_i_1/O
                         net (fo=130, routed)         1.628     8.282    inst_LogicUnit/data0[17]
    SLICE_X17Y48         MUXF7 (Prop_muxf7_S_O)       0.296     8.578 f  inst_LogicUnit/a_sub_reg[20]_i_6/O
                         net (fo=2, routed)           0.461     9.039    inst_LogicUnit/a_sub_reg[20]_i_6_n_0
    SLICE_X20Y47         LUT6 (Prop_lut6_I5_O)        0.298     9.337 r  inst_LogicUnit/a_sub[20]_i_2/O
                         net (fo=35, routed)          1.420    10.757    inst_LogicUnit/registers[0]_72[20]
    SLICE_X27Y43         LUT6 (Prop_lut6_I1_O)        0.124    10.881 r  inst_LogicUnit/registers[14][12]_i_11/O
                         net (fo=4, routed)           0.956    11.836    inst_LogicUnit/registers[14][12]_i_11_n_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I1_O)        0.124    11.960 r  inst_LogicUnit/registers[14][10]_i_11/O
                         net (fo=2, routed)           0.895    12.855    inst_LogicUnit/registers[14][10]_i_11_n_0
    SLICE_X26Y37         LUT6 (Prop_lut6_I0_O)        0.124    12.979 r  inst_LogicUnit/registers[14][9]_i_7/O
                         net (fo=2, routed)           0.794    13.773    inst_LogicUnit/registers[14][9]_i_7_n_0
    SLICE_X20Y33         LUT5 (Prop_lut5_I1_O)        0.124    13.897 f  inst_LogicUnit/registers[1][9]_i_7/O
                         net (fo=1, routed)           0.000    13.897    inst_LogicUnit/registers[1][9]_i_7_n_0
    SLICE_X20Y33         MUXF7 (Prop_muxf7_I1_O)      0.217    14.114 f  inst_LogicUnit/registers_reg[1][9]_i_3/O
                         net (fo=1, routed)           0.301    14.415    inst_LogicUnit/registers_reg[1][9]_i_3_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I2_O)        0.299    14.714 r  inst_LogicUnit/registers[1][9]_i_1/O
                         net (fo=25, routed)          1.004    15.718    inst_LogicUnit/registers[1]_65[9]
    SLICE_X21Y34         FDRE                                         r  inst_LogicUnit/registers_reg[28][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        1.438    14.228    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X21Y34         FDRE                                         r  inst_LogicUnit/registers_reg[28][9]/C
                         clock pessimism              0.228    14.456    
                         clock uncertainty           -0.035    14.420    
    SLICE_X21Y34         FDRE (Setup_fdre_C_D)       -0.058    14.362    inst_LogicUnit/registers_reg[28][9]
  -------------------------------------------------------------------
                         required time                         14.362    
                         arrival time                         -15.718    
  -------------------------------------------------------------------
                         slack                                 -1.356    

Slack (VIOLATED) :        -1.350ns  (required time - arrival time)
  Source:                 inst_LogicUnit/instruction_jump_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[23][18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.222ns  (logic 1.918ns (17.091%)  route 9.304ns (82.909%))
  Logic Levels:           9  (LUT3=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.234ns = ( 14.234 - 10.000 ) 
    Source Clock Delay      (SCD):    4.497ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        1.559     4.497    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X17Y38         FDRE                                         r  inst_LogicUnit/instruction_jump_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.456     4.953 r  inst_LogicUnit/instruction_jump_reg/Q
                         net (fo=92, routed)          0.610     5.562    inst_LogicUnit/instruction_jump
    SLICE_X17Y38         LUT3 (Prop_lut3_I0_O)        0.124     5.686 r  inst_LogicUnit/Instructions_Proc.v_instruction[31]_i_3/O
                         net (fo=93, routed)          0.843     6.530    inst_LogicUnit/Instructions_Proc.v_instruction[31]_i_3_n_0
    SLICE_X17Y41         LUT5 (Prop_lut5_I4_O)        0.124     6.654 r  inst_LogicUnit/Instructions_Proc.v_instruction[17]_i_1/O
                         net (fo=130, routed)         1.628     8.282    inst_LogicUnit/data0[17]
    SLICE_X17Y48         MUXF7 (Prop_muxf7_S_O)       0.296     8.578 f  inst_LogicUnit/a_sub_reg[20]_i_6/O
                         net (fo=2, routed)           0.461     9.039    inst_LogicUnit/a_sub_reg[20]_i_6_n_0
    SLICE_X20Y47         LUT6 (Prop_lut6_I5_O)        0.298     9.337 r  inst_LogicUnit/a_sub[20]_i_2/O
                         net (fo=35, routed)          1.101    10.437    inst_LogicUnit/registers[0]_72[20]
    SLICE_X12Y46         LUT5 (Prop_lut5_I4_O)        0.124    10.561 f  inst_LogicUnit/registers[1][18]_i_29/O
                         net (fo=3, routed)           1.044    11.606    inst_LogicUnit/registers[1][18]_i_29_n_0
    SLICE_X9Y43          LUT6 (Prop_lut6_I1_O)        0.124    11.730 f  inst_LogicUnit/registers[1][18]_i_24/O
                         net (fo=3, routed)           1.011    12.741    inst_LogicUnit/registers[1][18]_i_24_n_0
    SLICE_X10Y53         LUT6 (Prop_lut6_I2_O)        0.124    12.865 f  inst_LogicUnit/registers[1][18]_i_13/O
                         net (fo=2, routed)           0.641    13.506    inst_LogicUnit/registers[1][18]_i_13_n_0
    SLICE_X16Y53         LUT6 (Prop_lut6_I5_O)        0.124    13.630 r  inst_LogicUnit/registers[1][18]_i_5/O
                         net (fo=1, routed)           0.741    14.370    inst_LogicUnit/registers[1][18]_i_5_n_0
    SLICE_X25Y49         LUT6 (Prop_lut6_I5_O)        0.124    14.494 r  inst_LogicUnit/registers[1][18]_i_1/O
                         net (fo=25, routed)          1.224    15.719    inst_LogicUnit/registers[1]_65[18]
    SLICE_X20Y46         FDRE                                         r  inst_LogicUnit/registers_reg[23][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        1.444    14.234    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X20Y46         FDRE                                         r  inst_LogicUnit/registers_reg[23][18]/C
                         clock pessimism              0.228    14.462    
                         clock uncertainty           -0.035    14.426    
    SLICE_X20Y46         FDRE (Setup_fdre_C_D)       -0.058    14.368    inst_LogicUnit/registers_reg[23][18]
  -------------------------------------------------------------------
                         required time                         14.368    
                         arrival time                         -15.719    
  -------------------------------------------------------------------
                         slack                                 -1.350    

Slack (VIOLATED) :        -1.349ns  (required time - arrival time)
  Source:                 inst_LogicUnit/wait_instruction_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[8][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.190ns  (logic 2.310ns (20.644%)  route 8.880ns (79.356%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.229ns = ( 14.229 - 10.000 ) 
    Source Clock Delay      (SCD):    4.500ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        1.562     4.500    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X20Y39         FDRE                                         r  inst_LogicUnit/wait_instruction_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.456     4.956 f  inst_LogicUnit/wait_instruction_ready_reg/Q
                         net (fo=8, routed)           0.614     5.569    inst_LogicUnit/wait_instruction_ready_reg_n_0
    SLICE_X17Y38         LUT3 (Prop_lut3_I2_O)        0.124     5.693 r  inst_LogicUnit/Instructions_Proc.v_instruction[31]_i_3/O
                         net (fo=93, routed)          0.843     6.537    inst_LogicUnit/Instructions_Proc.v_instruction[31]_i_3_n_0
    SLICE_X17Y41         LUT5 (Prop_lut5_I4_O)        0.124     6.661 r  inst_LogicUnit/Instructions_Proc.v_instruction[17]_i_1/O
                         net (fo=130, routed)         1.628     8.289    inst_LogicUnit/data0[17]
    SLICE_X17Y48         MUXF7 (Prop_muxf7_S_O)       0.296     8.585 f  inst_LogicUnit/a_sub_reg[20]_i_6/O
                         net (fo=2, routed)           0.461     9.046    inst_LogicUnit/a_sub_reg[20]_i_6_n_0
    SLICE_X20Y47         LUT6 (Prop_lut6_I5_O)        0.298     9.344 r  inst_LogicUnit/a_sub[20]_i_2/O
                         net (fo=35, routed)          1.420    10.764    inst_LogicUnit/registers[0]_72[20]
    SLICE_X27Y43         LUT6 (Prop_lut6_I1_O)        0.124    10.888 r  inst_LogicUnit/registers[14][12]_i_11/O
                         net (fo=4, routed)           0.956    11.844    inst_LogicUnit/registers[14][12]_i_11_n_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I1_O)        0.124    11.968 r  inst_LogicUnit/registers[14][10]_i_11/O
                         net (fo=2, routed)           0.895    12.862    inst_LogicUnit/registers[14][10]_i_11_n_0
    SLICE_X26Y37         LUT6 (Prop_lut6_I0_O)        0.124    12.986 r  inst_LogicUnit/registers[14][9]_i_7/O
                         net (fo=2, routed)           0.794    13.780    inst_LogicUnit/registers[14][9]_i_7_n_0
    SLICE_X20Y33         LUT5 (Prop_lut5_I1_O)        0.124    13.904 f  inst_LogicUnit/registers[1][9]_i_7/O
                         net (fo=1, routed)           0.000    13.904    inst_LogicUnit/registers[1][9]_i_7_n_0
    SLICE_X20Y33         MUXF7 (Prop_muxf7_I1_O)      0.217    14.121 f  inst_LogicUnit/registers_reg[1][9]_i_3/O
                         net (fo=1, routed)           0.301    14.422    inst_LogicUnit/registers_reg[1][9]_i_3_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I2_O)        0.299    14.721 r  inst_LogicUnit/registers[1][9]_i_1/O
                         net (fo=25, routed)          0.968    15.689    inst_LogicUnit/registers[1]_65[9]
    SLICE_X19Y37         FDRE                                         r  inst_LogicUnit/registers_reg[8][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        1.439    14.229    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X19Y37         FDRE                                         r  inst_LogicUnit/registers_reg[8][9]/C
                         clock pessimism              0.228    14.457    
                         clock uncertainty           -0.035    14.421    
    SLICE_X19Y37         FDRE (Setup_fdre_C_D)       -0.081    14.340    inst_LogicUnit/registers_reg[8][9]
  -------------------------------------------------------------------
                         required time                         14.340    
                         arrival time                         -15.689    
  -------------------------------------------------------------------
                         slack                                 -1.349    

Slack (VIOLATED) :        -1.317ns  (required time - arrival time)
  Source:                 inst_LogicUnit/wait_instruction_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[9][16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.112ns  (logic 2.222ns (19.996%)  route 8.890ns (80.004%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.232ns = ( 14.232 - 10.000 ) 
    Source Clock Delay      (SCD):    4.500ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        1.562     4.500    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X20Y39         FDRE                                         r  inst_LogicUnit/wait_instruction_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.456     4.956 f  inst_LogicUnit/wait_instruction_ready_reg/Q
                         net (fo=8, routed)           0.615     5.570    inst_LogicUnit/wait_instruction_ready_reg_n_0
    SLICE_X17Y38         LUT3 (Prop_lut3_I2_O)        0.124     5.694 r  inst_LogicUnit/Instructions_Proc.v_instruction[28]_i_2/O
                         net (fo=96, routed)          0.829     6.523    inst_LogicUnit/p_102_in
    SLICE_X17Y41         LUT5 (Prop_lut5_I1_O)        0.124     6.647 r  inst_LogicUnit/a_sub[30]_i_16/O
                         net (fo=86, routed)          1.238     7.885    inst_LogicUnit/a_sub[30]_i_16_n_0
    SLICE_X21Y37         LUT6 (Prop_lut6_I4_O)        0.124     8.009 f  inst_LogicUnit/a_sub[0]_i_12/O
                         net (fo=1, routed)           0.822     8.832    inst_LogicUnit/a_sub[0]_i_12_n_0
    SLICE_X19Y38         LUT6 (Prop_lut6_I5_O)        0.124     8.956 f  inst_LogicUnit/a_sub[0]_i_4/O
                         net (fo=1, routed)           0.000     8.956    inst_LogicUnit/a_sub[0]_i_4_n_0
    SLICE_X19Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     9.173 f  inst_LogicUnit/a_sub_reg[0]_i_2/O
                         net (fo=40, routed)          1.381    10.554    inst_LogicUnit/a_sub_reg[0]_i_2_n_0
    SLICE_X29Y44         LUT5 (Prop_lut5_I0_O)        0.299    10.853 r  inst_LogicUnit/registers[1][23]_i_17/O
                         net (fo=4, routed)           1.035    11.887    inst_LogicUnit/registers[1][23]_i_17_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124    12.011 r  inst_LogicUnit/registers[1][17]_i_12/O
                         net (fo=4, routed)           1.256    13.268    inst_LogicUnit/registers[1][17]_i_12_n_0
    SLICE_X14Y47         LUT6 (Prop_lut6_I3_O)        0.124    13.392 f  inst_LogicUnit/registers[1][16]_i_7/O
                         net (fo=1, routed)           0.000    13.392    inst_LogicUnit/registers[1][16]_i_7_n_0
    SLICE_X14Y47         MUXF7 (Prop_muxf7_I0_O)      0.209    13.601 f  inst_LogicUnit/registers_reg[1][16]_i_3/O
                         net (fo=1, routed)           0.661    14.262    inst_LogicUnit/registers_reg[1][16]_i_3_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I2_O)        0.297    14.559 r  inst_LogicUnit/registers[1][16]_i_1/O
                         net (fo=25, routed)          1.053    15.612    inst_LogicUnit/registers[1]_65[16]
    SLICE_X15Y46         FDRE                                         r  inst_LogicUnit/registers_reg[9][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        1.442    14.232    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X15Y46         FDRE                                         r  inst_LogicUnit/registers_reg[9][16]/C
                         clock pessimism              0.156    14.388    
                         clock uncertainty           -0.035    14.352    
    SLICE_X15Y46         FDRE (Setup_fdre_C_D)       -0.058    14.294    inst_LogicUnit/registers_reg[9][16]
  -------------------------------------------------------------------
                         required time                         14.294    
                         arrival time                         -15.612    
  -------------------------------------------------------------------
                         slack                                 -1.317    

Slack (VIOLATED) :        -1.307ns  (required time - arrival time)
  Source:                 inst_LogicUnit/wait_instruction_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[14][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.100ns  (logic 1.959ns (17.648%)  route 9.141ns (82.352%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.231ns = ( 14.231 - 10.000 ) 
    Source Clock Delay      (SCD):    4.500ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        1.562     4.500    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X20Y39         FDRE                                         r  inst_LogicUnit/wait_instruction_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.456     4.956 f  inst_LogicUnit/wait_instruction_ready_reg/Q
                         net (fo=8, routed)           0.615     5.570    inst_LogicUnit/wait_instruction_ready_reg_n_0
    SLICE_X17Y38         LUT3 (Prop_lut3_I2_O)        0.124     5.694 r  inst_LogicUnit/Instructions_Proc.v_instruction[28]_i_2/O
                         net (fo=96, routed)          0.746     6.441    inst_LogicUnit/p_102_in
    SLICE_X16Y38         LUT5 (Prop_lut5_I4_O)        0.124     6.565 r  inst_LogicUnit/a_sub[30]_i_15/O
                         net (fo=86, routed)          1.197     7.761    inst_LogicUnit/a_sub[30]_i_15_n_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.885 f  inst_LogicUnit/a_sub[26]_i_10/O
                         net (fo=1, routed)           0.000     7.885    inst_LogicUnit/a_sub[26]_i_10_n_0
    SLICE_X14Y45         MUXF7 (Prop_muxf7_I1_O)      0.214     8.099 f  inst_LogicUnit/a_sub_reg[26]_i_4/O
                         net (fo=4, routed)           0.841     8.940    inst_LogicUnit/a_sub_reg[26]_i_4_n_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I1_O)        0.297     9.237 r  inst_LogicUnit/a_sub[26]_i_2/O
                         net (fo=40, routed)          1.484    10.721    inst_LogicUnit/registers[0]_72[26]
    SLICE_X27Y46         LUT4 (Prop_lut4_I0_O)        0.124    10.845 r  inst_LogicUnit/registers[14][18]_i_15/O
                         net (fo=4, routed)           0.760    11.605    inst_LogicUnit/registers[14][18]_i_15_n_0
    SLICE_X29Y43         LUT6 (Prop_lut6_I3_O)        0.124    11.729 r  inst_LogicUnit/registers[14][14]_i_9/O
                         net (fo=2, routed)           0.577    12.306    inst_LogicUnit/registers[14][14]_i_9_n_0
    SLICE_X27Y44         LUT6 (Prop_lut6_I5_O)        0.124    12.430 r  inst_LogicUnit/registers[14][14]_i_6/O
                         net (fo=2, routed)           0.599    13.029    inst_LogicUnit/registers[14][14]_i_6_n_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I3_O)        0.124    13.153 r  inst_LogicUnit/registers[14][14]_i_3/O
                         net (fo=1, routed)           1.289    14.441    inst_LogicUnit/registers[14][14]_i_3_n_0
    SLICE_X13Y44         LUT6 (Prop_lut6_I5_O)        0.124    14.565 r  inst_LogicUnit/registers[14][14]_i_1/O
                         net (fo=6, routed)           1.034    15.600    inst_LogicUnit/registers[14]_66[14]
    SLICE_X13Y41         FDRE                                         r  inst_LogicUnit/registers_reg[14][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        1.441    14.231    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X13Y41         FDRE                                         r  inst_LogicUnit/registers_reg[14][14]/C
                         clock pessimism              0.156    14.387    
                         clock uncertainty           -0.035    14.351    
    SLICE_X13Y41         FDRE (Setup_fdre_C_D)       -0.058    14.293    inst_LogicUnit/registers_reg[14][14]
  -------------------------------------------------------------------
                         required time                         14.293    
                         arrival time                         -15.600    
  -------------------------------------------------------------------
                         slack                                 -1.307    

Slack (VIOLATED) :        -1.298ns  (required time - arrival time)
  Source:                 inst_LogicUnit/instruction_jump_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/jmp_addr_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.011ns  (logic 2.352ns (21.360%)  route 8.659ns (78.640%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.223ns = ( 14.223 - 10.000 ) 
    Source Clock Delay      (SCD):    4.497ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        1.559     4.497    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X17Y38         FDRE                                         r  inst_LogicUnit/instruction_jump_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.456     4.953 r  inst_LogicUnit/instruction_jump_reg/Q
                         net (fo=92, routed)          0.607     5.559    inst_LogicUnit/instruction_jump
    SLICE_X17Y38         LUT3 (Prop_lut3_I0_O)        0.124     5.683 r  inst_LogicUnit/Instructions_Proc.v_instruction[28]_i_2/O
                         net (fo=96, routed)          0.676     6.359    inst_LogicUnit/p_102_in
    SLICE_X16Y39         LUT5 (Prop_lut5_I1_O)        0.124     6.483 r  inst_LogicUnit/Instructions_Proc.v_instruction[15]_i_1/O
                         net (fo=89, routed)          1.271     7.754    inst_LogicUnit/data0[15]
    SLICE_X15Y42         LUT6 (Prop_lut6_I4_O)        0.124     7.878 r  inst_LogicUnit/a_sub[21]_i_12/O
                         net (fo=1, routed)           0.000     7.878    inst_LogicUnit/a_sub[21]_i_12_n_0
    SLICE_X15Y42         MUXF7 (Prop_muxf7_I1_O)      0.217     8.095 r  inst_LogicUnit/a_sub_reg[21]_i_5/O
                         net (fo=2, routed)           0.847     8.942    inst_LogicUnit/a_sub_reg[21]_i_5_n_0
    SLICE_X23Y43         LUT6 (Prop_lut6_I3_O)        0.299     9.241 f  inst_LogicUnit/a_sub[21]_i_2/O
                         net (fo=35, routed)          1.619    10.860    inst_LogicUnit/registers[0]_72[21]
    SLICE_X32Y46         LUT4 (Prop_lut4_I0_O)        0.124    10.984 r  inst_LogicUnit/jmp_addr[31]_i_90/O
                         net (fo=2, routed)           0.706    11.691    inst_LogicUnit/jmp_addr[31]_i_90_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.089 r  inst_LogicUnit/jmp_addr_reg[31]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.089    inst_LogicUnit/jmp_addr_reg[31]_i_48_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.203 r  inst_LogicUnit/jmp_addr_reg[31]_i_28/CO[3]
                         net (fo=11, routed)          1.362    13.565    inst_LogicUnit/v_instruction_jump07_in
    SLICE_X24Y36         LUT6 (Prop_lut6_I1_O)        0.124    13.689 r  inst_LogicUnit/jmp_addr[31]_i_9/O
                         net (fo=1, routed)           0.316    14.005    inst_LogicUnit/jmp_addr[31]_i_9_n_0
    SLICE_X27Y35         LUT6 (Prop_lut6_I0_O)        0.124    14.129 r  inst_LogicUnit/jmp_addr[31]_i_3/O
                         net (fo=2, routed)           0.602    14.731    inst_LogicUnit/jmp_addr[31]_i_3_n_0
    SLICE_X20Y31         LUT5 (Prop_lut5_I0_O)        0.124    14.855 r  inst_LogicUnit/jmp_addr[31]_i_1/O
                         net (fo=32, routed)          0.653    15.508    inst_LogicUnit/jmp_addr[31]_i_1_n_0
    SLICE_X20Y29         FDRE                                         r  inst_LogicUnit/jmp_addr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        1.433    14.223    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X20Y29         FDRE                                         r  inst_LogicUnit/jmp_addr_reg[11]/C
                         clock pessimism              0.228    14.451    
                         clock uncertainty           -0.035    14.415    
    SLICE_X20Y29         FDRE (Setup_fdre_C_CE)      -0.205    14.210    inst_LogicUnit/jmp_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         14.210    
                         arrival time                         -15.508    
  -------------------------------------------------------------------
                         slack                                 -1.298    

Slack (VIOLATED) :        -1.298ns  (required time - arrival time)
  Source:                 inst_LogicUnit/instruction_jump_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/jmp_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.011ns  (logic 2.352ns (21.360%)  route 8.659ns (78.640%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.223ns = ( 14.223 - 10.000 ) 
    Source Clock Delay      (SCD):    4.497ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        1.559     4.497    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X17Y38         FDRE                                         r  inst_LogicUnit/instruction_jump_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.456     4.953 r  inst_LogicUnit/instruction_jump_reg/Q
                         net (fo=92, routed)          0.607     5.559    inst_LogicUnit/instruction_jump
    SLICE_X17Y38         LUT3 (Prop_lut3_I0_O)        0.124     5.683 r  inst_LogicUnit/Instructions_Proc.v_instruction[28]_i_2/O
                         net (fo=96, routed)          0.676     6.359    inst_LogicUnit/p_102_in
    SLICE_X16Y39         LUT5 (Prop_lut5_I1_O)        0.124     6.483 r  inst_LogicUnit/Instructions_Proc.v_instruction[15]_i_1/O
                         net (fo=89, routed)          1.271     7.754    inst_LogicUnit/data0[15]
    SLICE_X15Y42         LUT6 (Prop_lut6_I4_O)        0.124     7.878 r  inst_LogicUnit/a_sub[21]_i_12/O
                         net (fo=1, routed)           0.000     7.878    inst_LogicUnit/a_sub[21]_i_12_n_0
    SLICE_X15Y42         MUXF7 (Prop_muxf7_I1_O)      0.217     8.095 r  inst_LogicUnit/a_sub_reg[21]_i_5/O
                         net (fo=2, routed)           0.847     8.942    inst_LogicUnit/a_sub_reg[21]_i_5_n_0
    SLICE_X23Y43         LUT6 (Prop_lut6_I3_O)        0.299     9.241 f  inst_LogicUnit/a_sub[21]_i_2/O
                         net (fo=35, routed)          1.619    10.860    inst_LogicUnit/registers[0]_72[21]
    SLICE_X32Y46         LUT4 (Prop_lut4_I0_O)        0.124    10.984 r  inst_LogicUnit/jmp_addr[31]_i_90/O
                         net (fo=2, routed)           0.706    11.691    inst_LogicUnit/jmp_addr[31]_i_90_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.089 r  inst_LogicUnit/jmp_addr_reg[31]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.089    inst_LogicUnit/jmp_addr_reg[31]_i_48_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.203 r  inst_LogicUnit/jmp_addr_reg[31]_i_28/CO[3]
                         net (fo=11, routed)          1.362    13.565    inst_LogicUnit/v_instruction_jump07_in
    SLICE_X24Y36         LUT6 (Prop_lut6_I1_O)        0.124    13.689 r  inst_LogicUnit/jmp_addr[31]_i_9/O
                         net (fo=1, routed)           0.316    14.005    inst_LogicUnit/jmp_addr[31]_i_9_n_0
    SLICE_X27Y35         LUT6 (Prop_lut6_I0_O)        0.124    14.129 r  inst_LogicUnit/jmp_addr[31]_i_3/O
                         net (fo=2, routed)           0.602    14.731    inst_LogicUnit/jmp_addr[31]_i_3_n_0
    SLICE_X20Y31         LUT5 (Prop_lut5_I0_O)        0.124    14.855 r  inst_LogicUnit/jmp_addr[31]_i_1/O
                         net (fo=32, routed)          0.653    15.508    inst_LogicUnit/jmp_addr[31]_i_1_n_0
    SLICE_X20Y29         FDRE                                         r  inst_LogicUnit/jmp_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        1.433    14.223    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X20Y29         FDRE                                         r  inst_LogicUnit/jmp_addr_reg[1]/C
                         clock pessimism              0.228    14.451    
                         clock uncertainty           -0.035    14.415    
    SLICE_X20Y29         FDRE (Setup_fdre_C_CE)      -0.205    14.210    inst_LogicUnit/jmp_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.210    
                         arrival time                         -15.508    
  -------------------------------------------------------------------
                         slack                                 -1.298    

Slack (VIOLATED) :        -1.298ns  (required time - arrival time)
  Source:                 inst_LogicUnit/instruction_jump_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/jmp_addr_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.011ns  (logic 2.352ns (21.360%)  route 8.659ns (78.640%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.223ns = ( 14.223 - 10.000 ) 
    Source Clock Delay      (SCD):    4.497ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        1.559     4.497    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X17Y38         FDRE                                         r  inst_LogicUnit/instruction_jump_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.456     4.953 r  inst_LogicUnit/instruction_jump_reg/Q
                         net (fo=92, routed)          0.607     5.559    inst_LogicUnit/instruction_jump
    SLICE_X17Y38         LUT3 (Prop_lut3_I0_O)        0.124     5.683 r  inst_LogicUnit/Instructions_Proc.v_instruction[28]_i_2/O
                         net (fo=96, routed)          0.676     6.359    inst_LogicUnit/p_102_in
    SLICE_X16Y39         LUT5 (Prop_lut5_I1_O)        0.124     6.483 r  inst_LogicUnit/Instructions_Proc.v_instruction[15]_i_1/O
                         net (fo=89, routed)          1.271     7.754    inst_LogicUnit/data0[15]
    SLICE_X15Y42         LUT6 (Prop_lut6_I4_O)        0.124     7.878 r  inst_LogicUnit/a_sub[21]_i_12/O
                         net (fo=1, routed)           0.000     7.878    inst_LogicUnit/a_sub[21]_i_12_n_0
    SLICE_X15Y42         MUXF7 (Prop_muxf7_I1_O)      0.217     8.095 r  inst_LogicUnit/a_sub_reg[21]_i_5/O
                         net (fo=2, routed)           0.847     8.942    inst_LogicUnit/a_sub_reg[21]_i_5_n_0
    SLICE_X23Y43         LUT6 (Prop_lut6_I3_O)        0.299     9.241 f  inst_LogicUnit/a_sub[21]_i_2/O
                         net (fo=35, routed)          1.619    10.860    inst_LogicUnit/registers[0]_72[21]
    SLICE_X32Y46         LUT4 (Prop_lut4_I0_O)        0.124    10.984 r  inst_LogicUnit/jmp_addr[31]_i_90/O
                         net (fo=2, routed)           0.706    11.691    inst_LogicUnit/jmp_addr[31]_i_90_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.089 r  inst_LogicUnit/jmp_addr_reg[31]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.089    inst_LogicUnit/jmp_addr_reg[31]_i_48_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.203 r  inst_LogicUnit/jmp_addr_reg[31]_i_28/CO[3]
                         net (fo=11, routed)          1.362    13.565    inst_LogicUnit/v_instruction_jump07_in
    SLICE_X24Y36         LUT6 (Prop_lut6_I1_O)        0.124    13.689 r  inst_LogicUnit/jmp_addr[31]_i_9/O
                         net (fo=1, routed)           0.316    14.005    inst_LogicUnit/jmp_addr[31]_i_9_n_0
    SLICE_X27Y35         LUT6 (Prop_lut6_I0_O)        0.124    14.129 r  inst_LogicUnit/jmp_addr[31]_i_3/O
                         net (fo=2, routed)           0.602    14.731    inst_LogicUnit/jmp_addr[31]_i_3_n_0
    SLICE_X20Y31         LUT5 (Prop_lut5_I0_O)        0.124    14.855 r  inst_LogicUnit/jmp_addr[31]_i_1/O
                         net (fo=32, routed)          0.653    15.508    inst_LogicUnit/jmp_addr[31]_i_1_n_0
    SLICE_X20Y29         FDRE                                         r  inst_LogicUnit/jmp_addr_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        1.433    14.223    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X20Y29         FDRE                                         r  inst_LogicUnit/jmp_addr_reg[21]/C
                         clock pessimism              0.228    14.451    
                         clock uncertainty           -0.035    14.415    
    SLICE_X20Y29         FDRE (Setup_fdre_C_CE)      -0.205    14.210    inst_LogicUnit/jmp_addr_reg[21]
  -------------------------------------------------------------------
                         required time                         14.210    
                         arrival time                         -15.508    
  -------------------------------------------------------------------
                         slack                                 -1.298    

Slack (VIOLATED) :        -1.298ns  (required time - arrival time)
  Source:                 inst_LogicUnit/instruction_jump_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/jmp_addr_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.011ns  (logic 2.352ns (21.360%)  route 8.659ns (78.640%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.223ns = ( 14.223 - 10.000 ) 
    Source Clock Delay      (SCD):    4.497ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        1.559     4.497    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X17Y38         FDRE                                         r  inst_LogicUnit/instruction_jump_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.456     4.953 r  inst_LogicUnit/instruction_jump_reg/Q
                         net (fo=92, routed)          0.607     5.559    inst_LogicUnit/instruction_jump
    SLICE_X17Y38         LUT3 (Prop_lut3_I0_O)        0.124     5.683 r  inst_LogicUnit/Instructions_Proc.v_instruction[28]_i_2/O
                         net (fo=96, routed)          0.676     6.359    inst_LogicUnit/p_102_in
    SLICE_X16Y39         LUT5 (Prop_lut5_I1_O)        0.124     6.483 r  inst_LogicUnit/Instructions_Proc.v_instruction[15]_i_1/O
                         net (fo=89, routed)          1.271     7.754    inst_LogicUnit/data0[15]
    SLICE_X15Y42         LUT6 (Prop_lut6_I4_O)        0.124     7.878 r  inst_LogicUnit/a_sub[21]_i_12/O
                         net (fo=1, routed)           0.000     7.878    inst_LogicUnit/a_sub[21]_i_12_n_0
    SLICE_X15Y42         MUXF7 (Prop_muxf7_I1_O)      0.217     8.095 r  inst_LogicUnit/a_sub_reg[21]_i_5/O
                         net (fo=2, routed)           0.847     8.942    inst_LogicUnit/a_sub_reg[21]_i_5_n_0
    SLICE_X23Y43         LUT6 (Prop_lut6_I3_O)        0.299     9.241 f  inst_LogicUnit/a_sub[21]_i_2/O
                         net (fo=35, routed)          1.619    10.860    inst_LogicUnit/registers[0]_72[21]
    SLICE_X32Y46         LUT4 (Prop_lut4_I0_O)        0.124    10.984 r  inst_LogicUnit/jmp_addr[31]_i_90/O
                         net (fo=2, routed)           0.706    11.691    inst_LogicUnit/jmp_addr[31]_i_90_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.089 r  inst_LogicUnit/jmp_addr_reg[31]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.089    inst_LogicUnit/jmp_addr_reg[31]_i_48_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.203 r  inst_LogicUnit/jmp_addr_reg[31]_i_28/CO[3]
                         net (fo=11, routed)          1.362    13.565    inst_LogicUnit/v_instruction_jump07_in
    SLICE_X24Y36         LUT6 (Prop_lut6_I1_O)        0.124    13.689 r  inst_LogicUnit/jmp_addr[31]_i_9/O
                         net (fo=1, routed)           0.316    14.005    inst_LogicUnit/jmp_addr[31]_i_9_n_0
    SLICE_X27Y35         LUT6 (Prop_lut6_I0_O)        0.124    14.129 r  inst_LogicUnit/jmp_addr[31]_i_3/O
                         net (fo=2, routed)           0.602    14.731    inst_LogicUnit/jmp_addr[31]_i_3_n_0
    SLICE_X20Y31         LUT5 (Prop_lut5_I0_O)        0.124    14.855 r  inst_LogicUnit/jmp_addr[31]_i_1/O
                         net (fo=32, routed)          0.653    15.508    inst_LogicUnit/jmp_addr[31]_i_1_n_0
    SLICE_X20Y29         FDRE                                         r  inst_LogicUnit/jmp_addr_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        1.433    14.223    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X20Y29         FDRE                                         r  inst_LogicUnit/jmp_addr_reg[22]/C
                         clock pessimism              0.228    14.451    
                         clock uncertainty           -0.035    14.415    
    SLICE_X20Y29         FDRE (Setup_fdre_C_CE)      -0.205    14.210    inst_LogicUnit/jmp_addr_reg[22]
  -------------------------------------------------------------------
                         required time                         14.210    
                         arrival time                         -15.508    
  -------------------------------------------------------------------
                         slack                                 -1.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.905%)  route 0.275ns (66.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        0.562     1.562    CLK_IBUF_BUFG
    SLICE_X24Y11         FDRE                                         r  progRam_Data_In_Bytes_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y11         FDRE (Prop_fdre_C_Q)         0.141     1.703 r  progRam_Data_In_Bytes_reg[2][4]/Q
                         net (fo=2, routed)           0.275     1.978    <hidden>
    RAMB36_X1Y1          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        0.875     1.962    <hidden>
    RAMB36_X1Y1          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.340     1.622    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.918    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[7][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.110%)  route 0.266ns (61.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        0.561     1.561    CLK_IBUF_BUFG
    SLICE_X8Y10          FDRE                                         r  progRam_Data_In_Bytes_reg[7][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.164     1.725 r  progRam_Data_In_Bytes_reg[7][6]/Q
                         net (fo=2, routed)           0.266     1.992    <hidden>
    RAMB36_X0Y1          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        0.873     1.960    <hidden>
    RAMB36_X0Y1          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.339     1.621    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.917    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.858%)  route 0.281ns (63.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        0.555     1.555    CLK_IBUF_BUFG
    SLICE_X12Y19         FDRE                                         r  progRam_Data_In_Bytes_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDRE (Prop_fdre_C_Q)         0.164     1.719 r  progRam_Data_In_Bytes_reg[6][7]/Q
                         net (fo=2, routed)           0.281     2.000    <hidden>
    RAMB36_X0Y4          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        0.859     1.946    <hidden>
    RAMB36_X0Y4          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.320     1.626    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.922    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.136%)  route 0.298ns (67.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        0.562     1.562    CLK_IBUF_BUFG
    SLICE_X25Y11         FDRE                                         r  progRam_Data_In_Bytes_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y11         FDRE (Prop_fdre_C_Q)         0.141     1.703 r  progRam_Data_In_Bytes_reg[2][1]/Q
                         net (fo=2, routed)           0.298     2.001    <hidden>
    RAMB36_X1Y1          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        0.875     1.962    <hidden>
    RAMB36_X1Y1          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.340     1.622    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.918    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[7][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.072%)  route 0.299ns (67.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        0.561     1.561    CLK_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  progRam_Data_In_Bytes_reg[7][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141     1.702 r  progRam_Data_In_Bytes_reg[7][1]/Q
                         net (fo=2, routed)           0.299     2.001    <hidden>
    RAMB36_X0Y1          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        0.873     1.960    <hidden>
    RAMB36_X0Y1          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.339     1.621    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.917    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.380%)  route 0.323ns (69.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        0.562     1.562    CLK_IBUF_BUFG
    SLICE_X25Y11         FDRE                                         r  progRam_Data_In_Bytes_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y11         FDRE (Prop_fdre_C_Q)         0.141     1.703 r  progRam_Data_In_Bytes_reg[2][1]/Q
                         net (fo=2, routed)           0.323     2.026    <hidden>
    RAMB36_X2Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        0.872     1.959    <hidden>
    RAMB36_X2Y2          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.320     1.639    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.935    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 inst_LogicUnit/instruction_fetch_reg[3][10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/instruction_fetch_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        0.550     1.550    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X23Y23         FDRE                                         r  inst_LogicUnit/instruction_fetch_reg[3][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y23         FDRE (Prop_fdre_C_Q)         0.141     1.691 r  inst_LogicUnit/instruction_fetch_reg[3][10]/Q
                         net (fo=1, routed)           0.054     1.745    inst_LogicUnit/instruction_fetch_reg[3]_3[10]
    SLICE_X22Y23         LUT4 (Prop_lut4_I1_O)        0.045     1.790 r  inst_LogicUnit/instruction_fetch[1][10]_i_1/O
                         net (fo=1, routed)           0.000     1.790    inst_LogicUnit/instruction_fetch[1]_86[10]
    SLICE_X22Y23         FDRE                                         r  inst_LogicUnit/instruction_fetch_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        0.817     1.904    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X22Y23         FDRE                                         r  inst_LogicUnit/instruction_fetch_reg[1][10]/C
                         clock pessimism             -0.340     1.563    
    SLICE_X22Y23         FDRE (Hold_fdre_C_D)         0.121     1.684    inst_LogicUnit/instruction_fetch_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 inst_LogicUnit/Instructions_Proc.v_dm_write_data_2bytes_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/o_DM_Data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.636%)  route 0.063ns (25.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        0.589     1.589    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X7Y50          FDRE                                         r  inst_LogicUnit/Instructions_Proc.v_dm_write_data_2bytes_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.141     1.730 r  inst_LogicUnit/Instructions_Proc.v_dm_write_data_2bytes_reg[0][2]/Q
                         net (fo=2, routed)           0.063     1.794    inst_LogicUnit/Instructions_Proc.v_dm_write_data_2bytes_reg[0]_35[2]
    SLICE_X6Y50          LUT6 (Prop_lut6_I1_O)        0.045     1.839 r  inst_LogicUnit/o_DM_Data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.839    inst_LogicUnit/o_DM_Data[2]_i_1_n_0
    SLICE_X6Y50          FDRE                                         r  inst_LogicUnit/o_DM_Data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        0.859     1.946    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X6Y50          FDRE                                         r  inst_LogicUnit/o_DM_Data_reg[2]/C
                         clock pessimism             -0.343     1.602    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.121     1.723    inst_LogicUnit/o_DM_Data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 inst_LogicUnit/o_DM_Data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.331%)  route 0.324ns (69.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        0.589     1.589    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X5Y51          FDRE                                         r  inst_LogicUnit/o_DM_Data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.141     1.730 r  inst_LogicUnit/o_DM_Data_reg[3]/Q
                         net (fo=5, routed)           0.324     2.054    <hidden>
    RAMB36_X0Y10         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        0.872     1.959    <hidden>
    RAMB36_X0Y10         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.320     1.639    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.935    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[5][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.406%)  route 0.355ns (71.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        0.562     1.562    CLK_IBUF_BUFG
    SLICE_X25Y10         FDRE                                         r  progRam_Data_In_Bytes_reg[5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y10         FDRE (Prop_fdre_C_Q)         0.141     1.703 r  progRam_Data_In_Bytes_reg[5][3]/Q
                         net (fo=2, routed)           0.355     2.059    <hidden>
    RAMB36_X2Y1          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        0.876     1.963    <hidden>
    RAMB36_X2Y1          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.320     1.643    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.939    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y14  <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y14  <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9   <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y17  FSM_sequential_progRam_Uart_State_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y17  FSM_sequential_progRam_Uart_State_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X21Y17  FSM_sequential_progRam_Uart_State_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X21Y17  FSM_sequential_progRam_Uart_State_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X21Y17  FSM_sequential_progRam_Uart_State_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X21Y17  FSM_sequential_progRam_Uart_State_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y57   LED_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y57   LED_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y57   LED_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y57   LED_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y17  FSM_sequential_progRam_Uart_State_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y17  FSM_sequential_progRam_Uart_State_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X21Y17  FSM_sequential_progRam_Uart_State_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X21Y17  FSM_sequential_progRam_Uart_State_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X21Y17  FSM_sequential_progRam_Uart_State_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X21Y17  FSM_sequential_progRam_Uart_State_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y57   LED_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y57   LED_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y57   LED_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y57   LED_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_UART_TX_CTRL/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Uart_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.052ns  (logic 4.068ns (50.521%)  route 3.984ns (49.479%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        1.551     4.489    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X20Y20         FDRE                                         r  Inst_UART_TX_CTRL/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y20         FDRE (Prop_fdre_C_Q)         0.456     4.945 r  Inst_UART_TX_CTRL/o_TX_Serial_reg/Q
                         net (fo=2, routed)           0.971     5.916    Inst_UART_TX_CTRL/o_TX_Serial
    SLICE_X20Y17         LUT2 (Prop_lut2_I0_O)        0.124     6.040 r  Inst_UART_TX_CTRL/o_Uart_TXD_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.013     9.053    o_Uart_TXD_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.488    12.540 r  o_Uart_TXD_OBUF_inst/O
                         net (fo=0)                   0.000    12.540    o_Uart_TXD
    R12                                                               r  o_Uart_TXD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.987ns  (logic 3.976ns (66.416%)  route 2.011ns (33.584%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        1.617     4.554    CLK_IBUF_BUFG
    SLICE_X1Y57          FDRE                                         r  LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.456     5.010 r  LED_reg[2]/Q
                         net (fo=1, routed)           2.011     7.021    LED_OBUF[2]
    E13                  OBUF (Prop_obuf_I_O)         3.520    10.541 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.541    LED[2]
    E13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.896ns  (logic 3.965ns (67.256%)  route 1.930ns (32.744%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        1.614     4.551    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X1Y62          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.456     5.007 r  RGB_Core1/rgbLedReg1_reg[2]/Q
                         net (fo=1, routed)           1.930     6.938    led0_r_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.509    10.447 r  led0_r_OBUF_inst/O
                         net (fo=0)                   0.000    10.447    led0_r
    J15                                                               r  led0_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.893ns  (logic 3.976ns (67.469%)  route 1.917ns (32.531%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        1.617     4.554    CLK_IBUF_BUFG
    SLICE_X1Y57          FDRE                                         r  LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.456     5.010 r  LED_reg[1]/Q
                         net (fo=1, routed)           1.917     6.927    LED_OBUF[1]
    F13                  OBUF (Prop_obuf_I_O)         3.520    10.447 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.447    LED[1]
    F13                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.885ns  (logic 3.978ns (67.608%)  route 1.906ns (32.392%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        1.617     4.554    CLK_IBUF_BUFG
    SLICE_X1Y57          FDRE                                         r  LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.456     5.010 r  LED_reg[0]/Q
                         net (fo=1, routed)           1.906     6.916    LED_OBUF[0]
    E18                  OBUF (Prop_obuf_I_O)         3.522    10.439 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.439    LED[0]
    E18                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.855ns  (logic 3.989ns (68.126%)  route 1.866ns (31.874%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        1.610     4.547    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.456     5.003 r  RGB_Core1/rgbLedReg2_reg[1]/Q
                         net (fo=1, routed)           1.866     6.869    led1_b_OBUF
    E14                  OBUF (Prop_obuf_I_O)         3.533    10.402 r  led1_b_OBUF_inst/O
                         net (fo=0)                   0.000    10.402    led1_b
    E14                                                               r  led1_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.853ns  (logic 3.985ns (68.080%)  route 1.868ns (31.920%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        1.610     4.547    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.456     5.003 r  RGB_Core1/rgbLedReg2_reg[2]/Q
                         net (fo=1, routed)           1.868     6.871    led1_r_OBUF
    E15                  OBUF (Prop_obuf_I_O)         3.529    10.400 r  led1_r_OBUF_inst/O
                         net (fo=0)                   0.000    10.400    led1_r
    E15                                                               r  led1_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.837ns  (logic 3.974ns (68.076%)  route 1.863ns (31.924%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        1.617     4.554    CLK_IBUF_BUFG
    SLICE_X1Y57          FDRE                                         r  LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.456     5.010 r  LED_reg[3]/Q
                         net (fo=1, routed)           1.863     6.874    LED_OBUF[3]
    H15                  OBUF (Prop_obuf_I_O)         3.518    10.391 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.391    LED[3]
    H15                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.827ns  (logic 3.959ns (67.945%)  route 1.868ns (32.055%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        1.610     4.547    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.456     5.003 r  RGB_Core1/rgbLedReg1_reg[1]/Q
                         net (fo=1, routed)           1.868     6.871    led0_b_OBUF
    F15                  OBUF (Prop_obuf_I_O)         3.503    10.374 r  led0_b_OBUF_inst/O
                         net (fo=0)                   0.000    10.374    led0_b
    F15                                                               r  led0_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.823ns  (logic 3.960ns (68.007%)  route 1.863ns (31.993%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        1.610     4.547    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.456     5.003 r  RGB_Core1/rgbLedReg1_reg[0]/Q
                         net (fo=1, routed)           1.863     6.866    led0_g_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.504    10.370 r  led0_g_OBUF_inst/O
                         net (fo=0)                   0.000    10.370    led0_g
    G17                                                               r  led0_g (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.712ns  (logic 1.367ns (79.873%)  route 0.344ns (20.127%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        0.584     1.584    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.141     1.725 r  RGB_Core1/rgbLedReg2_reg[0]/Q
                         net (fo=1, routed)           0.344     2.070    led1_g_OBUF
    F18                  OBUF (Prop_obuf_I_O)         1.226     3.296 r  led1_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.296    led1_g
    F18                                                               r  led1_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.747ns  (logic 1.346ns (77.050%)  route 0.401ns (22.950%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        0.584     1.584    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     1.725 r  RGB_Core1/rgbLedReg1_reg[0]/Q
                         net (fo=1, routed)           0.401     2.126    led0_g_OBUF
    G17                  OBUF (Prop_obuf_I_O)         1.205     3.332 r  led0_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.332    led0_g
    G17                                                               r  led0_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.751ns  (logic 1.345ns (76.827%)  route 0.406ns (23.173%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        0.584     1.584    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.141     1.725 r  RGB_Core1/rgbLedReg1_reg[1]/Q
                         net (fo=1, routed)           0.406     2.131    led0_b_OBUF
    F15                  OBUF (Prop_obuf_I_O)         1.204     3.335 r  led0_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.335    led0_b
    F15                                                               r  led0_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.773ns  (logic 1.360ns (76.682%)  route 0.413ns (23.318%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        0.588     1.588    CLK_IBUF_BUFG
    SLICE_X1Y57          FDRE                                         r  LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.141     1.729 r  LED_reg[3]/Q
                         net (fo=1, routed)           0.413     2.143    LED_OBUF[3]
    H15                  OBUF (Prop_obuf_I_O)         1.219     3.361 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.361    LED[3]
    H15                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.786ns  (logic 1.375ns (76.971%)  route 0.411ns (23.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        0.584     1.584    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.141     1.725 r  RGB_Core1/rgbLedReg2_reg[1]/Q
                         net (fo=1, routed)           0.411     2.137    led1_b_OBUF
    E14                  OBUF (Prop_obuf_I_O)         1.234     3.370 r  led1_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.370    led1_b
    E14                                                               r  led1_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.790ns  (logic 1.371ns (76.575%)  route 0.419ns (23.425%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        0.584     1.584    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.141     1.725 r  RGB_Core1/rgbLedReg2_reg[2]/Q
                         net (fo=1, routed)           0.419     2.145    led1_r_OBUF
    E15                  OBUF (Prop_obuf_I_O)         1.230     3.374 r  led1_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.374    led1_r
    E15                                                               r  led1_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.790ns  (logic 1.351ns (75.502%)  route 0.438ns (24.498%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        0.586     1.586    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X1Y62          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.141     1.727 r  RGB_Core1/rgbLedReg1_reg[2]/Q
                         net (fo=1, routed)           0.438     2.166    led0_r_OBUF
    J15                  OBUF (Prop_obuf_I_O)         1.210     3.376 r  led0_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.376    led0_r
    J15                                                               r  led0_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.792ns  (logic 1.362ns (75.962%)  route 0.431ns (24.038%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        0.588     1.588    CLK_IBUF_BUFG
    SLICE_X1Y57          FDRE                                         r  LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.141     1.729 r  LED_reg[1]/Q
                         net (fo=1, routed)           0.431     2.160    LED_OBUF[1]
    F13                  OBUF (Prop_obuf_I_O)         1.221     3.381 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.381    LED[1]
    F13                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.800ns  (logic 1.364ns (75.821%)  route 0.435ns (24.179%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        0.588     1.588    CLK_IBUF_BUFG
    SLICE_X1Y57          FDRE                                         r  LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.141     1.729 r  LED_reg[0]/Q
                         net (fo=1, routed)           0.435     2.164    LED_OBUF[0]
    E18                  OBUF (Prop_obuf_I_O)         1.223     3.388 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.388    LED[0]
    E18                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.838ns  (logic 1.362ns (74.121%)  route 0.476ns (25.879%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        0.588     1.588    CLK_IBUF_BUFG
    SLICE_X1Y57          FDRE                                         r  LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.141     1.729 r  LED_reg[2]/Q
                         net (fo=1, routed)           0.476     2.205    LED_OBUF[2]
    E13                  OBUF (Prop_obuf_I_O)         1.221     3.426 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.426    LED[2]
    E13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            91 Endpoints
Min Delay            91 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.999ns  (logic 1.709ns (28.487%)  route 4.290ns (71.513%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          3.290     4.751    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X13Y17         LUT5 (Prop_lut5_I3_O)        0.124     4.875 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          0.342     5.217    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X13Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.341 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0/O
                         net (fo=7, routed)           0.658     5.999    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0
    SLICE_X10Y16         FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        1.436     4.226    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X10Y16         FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[6]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.999ns  (logic 1.709ns (28.487%)  route 4.290ns (71.513%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          3.290     4.751    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X13Y17         LUT5 (Prop_lut5_I3_O)        0.124     4.875 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          0.342     5.217    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X13Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.341 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0/O
                         net (fo=7, routed)           0.658     5.999    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0
    SLICE_X10Y16         FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        1.436     4.226    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X10Y16         FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[7]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.999ns  (logic 1.709ns (28.487%)  route 4.290ns (71.513%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          3.290     4.751    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X13Y17         LUT5 (Prop_lut5_I3_O)        0.124     4.875 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          0.342     5.217    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X13Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.341 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0/O
                         net (fo=7, routed)           0.658     5.999    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0
    SLICE_X10Y16         FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        1.436     4.226    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X10Y16         FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[8]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.956ns  (logic 1.584ns (26.589%)  route 4.372ns (73.411%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.221ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           3.114     4.574    Inst_btn_debounce/BTN_IBUF[0]
    SLICE_X8Y18          LUT3 (Prop_lut3_I1_O)        0.124     4.698 r  Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1/O
                         net (fo=16, routed)          1.258     5.956    Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1_n_0
    SLICE_X9Y20          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        1.431     4.221    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][10]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.956ns  (logic 1.584ns (26.589%)  route 4.372ns (73.411%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.221ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           3.114     4.574    Inst_btn_debounce/BTN_IBUF[0]
    SLICE_X8Y18          LUT3 (Prop_lut3_I1_O)        0.124     4.698 r  Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1/O
                         net (fo=16, routed)          1.258     5.956    Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1_n_0
    SLICE_X9Y20          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        1.431     4.221    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][11]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.956ns  (logic 1.584ns (26.589%)  route 4.372ns (73.411%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.221ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           3.114     4.574    Inst_btn_debounce/BTN_IBUF[0]
    SLICE_X8Y18          LUT3 (Prop_lut3_I1_O)        0.124     4.698 r  Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1/O
                         net (fo=16, routed)          1.258     5.956    Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1_n_0
    SLICE_X9Y20          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        1.431     4.221    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][12]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.956ns  (logic 1.584ns (26.589%)  route 4.372ns (73.411%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.221ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           3.114     4.574    Inst_btn_debounce/BTN_IBUF[0]
    SLICE_X8Y18          LUT3 (Prop_lut3_I1_O)        0.124     4.698 r  Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1/O
                         net (fo=16, routed)          1.258     5.956    Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1_n_0
    SLICE_X9Y20          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        1.431     4.221    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][9]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.916ns  (logic 1.709ns (28.885%)  route 4.207ns (71.115%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.225ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          3.290     4.751    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X13Y17         LUT5 (Prop_lut5_I3_O)        0.124     4.875 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          0.342     5.217    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X13Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.341 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0/O
                         net (fo=7, routed)           0.575     5.916    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0
    SLICE_X10Y17         FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        1.435     4.225    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X10Y17         FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[3]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.916ns  (logic 1.709ns (28.885%)  route 4.207ns (71.115%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.225ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          3.290     4.751    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X13Y17         LUT5 (Prop_lut5_I3_O)        0.124     4.875 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          0.342     5.217    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X13Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.341 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0/O
                         net (fo=7, routed)           0.575     5.916    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0
    SLICE_X10Y17         FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        1.435     4.225    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X10Y17         FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[4]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.916ns  (logic 1.709ns (28.885%)  route 4.207ns (71.115%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.225ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          3.290     4.751    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X13Y17         LUT5 (Prop_lut5_I3_O)        0.124     4.875 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          0.342     5.217    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X13Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.341 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0/O
                         net (fo=7, routed)           0.575     5.916    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0
    SLICE_X11Y17         FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        1.435     4.225    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X11Y17         FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.040ns  (logic 0.270ns (26.009%)  route 0.769ns (73.991%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    H13                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           0.600     0.826    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X4Y53          LUT3 (Prop_lut3_I1_O)        0.045     0.871 r  Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1/O
                         net (fo=16, routed)          0.169     1.040    Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1_n_0
    SLICE_X5Y55          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        0.857     1.945    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][13]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.040ns  (logic 0.270ns (26.009%)  route 0.769ns (73.991%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    H13                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           0.600     0.826    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X4Y53          LUT3 (Prop_lut3_I1_O)        0.045     0.871 r  Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1/O
                         net (fo=16, routed)          0.169     1.040    Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1_n_0
    SLICE_X5Y55          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        0.857     1.945    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][14]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.040ns  (logic 0.270ns (26.009%)  route 0.769ns (73.991%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    H13                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           0.600     0.826    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X4Y53          LUT3 (Prop_lut3_I1_O)        0.045     0.871 r  Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1/O
                         net (fo=16, routed)          0.169     1.040    Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1_n_0
    SLICE_X5Y55          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        0.857     1.945    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][15]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.096ns  (logic 0.270ns (24.684%)  route 0.825ns (75.316%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    H13                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           0.600     0.826    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X4Y53          LUT3 (Prop_lut3_I1_O)        0.045     0.871 r  Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1/O
                         net (fo=16, routed)          0.225     1.096    Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1_n_0
    SLICE_X5Y52          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        0.859     1.946    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X5Y52          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][1]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.096ns  (logic 0.270ns (24.684%)  route 0.825ns (75.316%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    H13                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           0.600     0.826    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X4Y53          LUT3 (Prop_lut3_I1_O)        0.045     0.871 r  Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1/O
                         net (fo=16, routed)          0.225     1.096    Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1_n_0
    SLICE_X5Y52          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        0.859     1.946    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X5Y52          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][2]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.096ns  (logic 0.270ns (24.684%)  route 0.825ns (75.316%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    H13                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           0.600     0.826    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X4Y53          LUT3 (Prop_lut3_I1_O)        0.045     0.871 r  Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1/O
                         net (fo=16, routed)          0.225     1.096    Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1_n_0
    SLICE_X5Y52          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        0.859     1.946    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X5Y52          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][3]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.096ns  (logic 0.270ns (24.684%)  route 0.825ns (75.316%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    H13                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           0.600     0.826    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X4Y53          LUT3 (Prop_lut3_I1_O)        0.045     0.871 r  Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1/O
                         net (fo=16, routed)          0.225     1.096    Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1_n_0
    SLICE_X5Y52          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        0.859     1.946    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X5Y52          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][4]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.137ns  (logic 0.270ns (23.794%)  route 0.866ns (76.206%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    H13                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           0.600     0.826    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X4Y53          LUT3 (Prop_lut3_I1_O)        0.045     0.871 r  Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1/O
                         net (fo=16, routed)          0.266     1.137    Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1_n_0
    SLICE_X5Y54          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        0.857     1.945    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X5Y54          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][10]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.137ns  (logic 0.270ns (23.794%)  route 0.866ns (76.206%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    H13                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           0.600     0.826    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X4Y53          LUT3 (Prop_lut3_I1_O)        0.045     0.871 r  Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1/O
                         net (fo=16, routed)          0.266     1.137    Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1_n_0
    SLICE_X5Y54          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        0.857     1.945    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X5Y54          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][11]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.137ns  (logic 0.270ns (23.794%)  route 0.866ns (76.206%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    H13                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           0.600     0.826    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X4Y53          LUT3 (Prop_lut3_I1_O)        0.045     0.871 r  Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1/O
                         net (fo=16, routed)          0.266     1.137    Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1_n_0
    SLICE_X5Y54          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2070, routed)        0.857     1.945    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X5Y54          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][12]/C





