// Seed: 3001408289
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  assign module_1.id_0 = 0;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_8;
  wire  id_9;
  logic id_10;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    input wand id_2,
    output tri id_3,
    input tri id_4,
    input supply0 id_5,
    input wor id_6,
    input supply0 id_7,
    output wand id_8
    , id_10
);
  assign id_10 = -1'b0;
  wire id_11;
  ;
  assign id_3 = -1 ? 1'd0 : 1'b0 ? 1 : id_6;
  logic ['b0 : 1] id_12;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_12,
      id_11,
      id_12,
      id_11,
      id_11
  );
  wire  id_13;
  logic id_14;
  ;
endmodule
