/*
 *      CONFIDENTIAL AND PROPRIETARY SOFTWARE/DATA OF ARTISAN COMPONENTS, INC.
 *      
 *      Copyright (c) 2022 Artisan Components, Inc.  All Rights Reserved.
 *      
 *      Use of this Software/Data is subject to the terms and conditions of
 *      the applicable license agreement between Artisan Components, Inc. and
 *      UMC.  In addition, this Software/Data
 *      is protected by copyright law and international treaties.
 *      
 *      The copyright notice(s) in this Software/Data does not indicate actual
 *      or intended publication of this Software/Data.
 *
 *      Synopsys model for Synchronous Single-Port Ram
 *
 *      Library Name:   USERLIB
 *      Instance Name:  final_256_32_100
 *      Words:          256
 *      Word Width:     32
 *      Mux:            4
 *      Pipeline:       No
 *      Process:        fast
 *      Delays:		min
 *
 *      Creation Date:  2022-12-24 12:44:28Z
 *      Version:        2001Q4V0
 *
 *      Verified With: Synopsys Design Compiler
 *
 *      Modeling Assumptions: This library contains a black box description
 *          for a memory element.  At the library level, a
 *          default_max_transition constraint is set to the maximum
 *          characterized input slew.  Each output has a max_capacitance
 *          constraint set to the highest characterized output load.  These two
 *          constraints force Design Compiler to synthesize circuits that
 *          operate within the characterization space.  The user can tighten
 *          these constraints, if desired.  When writing SDF from Design
 *          Compiler, use the version 2.1 option.  This ensures the SDF will
 *          annotate to simulation models provided with this generator.
 *
 *      Modeling Limitations: 
 *          Due to limitations of the .lib format, some data reduction was
 *          necessary.  When reducing data, minimum values were chosen for the
 *          fast case corner and maximum values were used for the typical and
 *          best case corners.  It is recommended that critical timing and
 *          setup and hold times be checked at all corners.
 *
 *      Known Bugs: None.
 *
 *      Known Work Arounds: N/A
 *
 */

library(USERLIB) {
	delay_model		: table_lookup;
	revision		: 1.1;	
	date			: "2022-12-24 12:44:28Z";
	comment			: "Confidential Information of Artisan Components, Inc.  Use subject to Artisan Components license. Copyright (c) 2022 Artisan Components, Inc.";
	time_unit		: "1ns";
	voltage_unit		: "1V";
	current_unit		: "1mA";
	leakage_power_unit	: "1mW";
	nom_process		: 1;
	nom_temperature		: 0.000;
	nom_voltage		: 1.980;
	capacitive_load_unit	 (1,pf);

	pulling_resistance_unit	        : "1kohm";

	/* additional header data */
        default_cell_leakage_power      : 0;
	default_fanout_load		: 1;
	default_inout_pin_cap		: 0.0035;
	default_input_pin_cap		: 0.0035;
	default_output_pin_cap		: 0.0;
	default_max_transition		: 4.000;

 	/* k-factors */
 	k_process_cell_fall             : 1;
 	k_process_cell_leakage_power    : 0;
 	k_process_cell_rise             : 1;
 	k_process_fall_transition       : 1;
 	k_process_hold_fall             : 1;
 	k_process_hold_rise             : 1;
 	k_process_internal_power        : 0;
 	k_process_min_pulse_width_high  : 1;
 	k_process_min_pulse_width_low   : 1;
 	k_process_pin_cap               : 0;
 	k_process_recovery_fall         : 1;
 	k_process_recovery_rise         : 1;
 	k_process_rise_transition       : 1;
 	k_process_setup_fall            : 1;
 	k_process_setup_rise            : 1;
 	k_process_wire_cap              : 0;
 	k_process_wire_res              : 0;
	k_temp_cell_fall		: 0.0202;
	k_temp_cell_rise		: 0.0202;
	k_temp_hold_fall                : 0.0202;
	k_temp_hold_rise                : 0.0202;
	k_temp_min_pulse_width_high     : 0.0202;
	k_temp_min_pulse_width_low      : 0.0202;
	k_temp_min_period               : 0.0202;
	k_temp_rise_propagation         : 0.0202;
	k_temp_fall_propagation         : 0.0202;
	k_temp_rise_transition          : 0.0;
	k_temp_fall_transition          : 0.0;
	k_temp_recovery_fall            : 0.0202;
	k_temp_recovery_rise            : 0.0202;
	k_temp_setup_fall               : 0.0202;
	k_temp_setup_rise               : 0.0202;
	k_volt_cell_fall                : -0.51621;
	k_volt_cell_rise                : -0.51621;
	k_volt_hold_fall                : -0.51621;
	k_volt_hold_rise                : -0.51621;
	k_volt_min_pulse_width_high     : -0.51621;
	k_volt_min_pulse_width_low      : -0.51621;
	k_volt_min_period               : -0.51621;
	k_volt_rise_propagation         : -0.51621;
	k_volt_fall_propagation         : -0.51621;
	k_volt_rise_transition	        : 0.0;
	k_volt_fall_transition	        : 0.0;
	k_volt_recovery_fall            : -0.51621;
	k_volt_recovery_rise            : -0.51621;
	k_volt_setup_fall               : -0.51621;
	k_volt_setup_rise               : -0.51621;
	operating_conditions(fast) {
		process	 : 1;
		temperature	 : 0.000;
		voltage	 : 1.980;
		tree_type	 : balanced_tree;
	}
        default_operating_conditions : fast;
	wire_load("sample") {
		resistance	 : 1.6e-05;
		capacitance	 : 0.0002;
		area	 : 1.7;
  		slope	 : 500;
		fanout_length	 (1,500);
	}
	output_voltage(GENERAL) {
		vol	 : 0.4;
		voh	 : VDD - 0.4;
		vomin	 : -0.5;
		vomax	 : VDD + 0.5;
	}
	input_voltage(CMOS) {
		vil	 : 0.3 * VDD;
		vih	 : 0.7 * VDD;
		vimin	 : -0.5;
		vimax	 : VDD + 0.5;
	}
	input_voltage(TTL) {
		vil	 : 0.8;
		vih	 : 2;
		vimin	 : -0.5;
		vimax	 : VDD + 0.5;
	}
        lu_table_template(final_256_32_100_delay_template) {
           variable_1 : input_net_transition;
           variable_2 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004");
               index_2 ("1000, 1001, 1002, 1003, 1004");
        }
	lu_table_template(final_256_32_100_constraint_template) {
           variable_1 : related_pin_transition;
           variable_2 : constrained_pin_transition;
               index_1 ("1000, 1001, 1002, 1003, 1004");
               index_2 ("1000, 1001, 1002, 1003, 1004");
        }
	lu_table_template(final_256_32_100_load_template) {
           variable_1 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004");
        }
        power_lut_template(final_256_32_100_passive_energy_template_1x2) {
           variable_1 : input_transition_time;
               index_1 ("1000, 1001");
        }
	library_features(report_delay_calculation);
	type (final_256_32_100_DATA) {
		base_type : array ;
		data_type : bit ;
		bit_width : 32;
		bit_from : 31;
		bit_to : 0 ;
		downto : true ;
	}
	type (final_256_32_100_ADDRESS) {
		base_type : array ;
		data_type : bit ;
		bit_width : 8;
		bit_from : 7;
		bit_to : 0 ;
		downto : true ;
	}
cell(final_256_32_100) {
	area		 : 117747.273;
	dont_use	 : TRUE;
	dont_touch	 : TRUE;
        interface_timing : TRUE;
	memory() {
		type : ram;
		address_width : 8;
		word_width : 32;
	}
	bus(Q)	 {
		bus_type : final_256_32_100_DATA;
		direction : output;
		max_capacitance : 2.222;
		capacitance : 0.022;
                three_state : "OEN" ;
                memory_read() {
			address : A;
		}
		timing() {
			related_pin :	"CLK" ;
			timing_type : rising_edge;
			timing_sense : non_unate;
			cell_rise(final_256_32_100_delay_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ( \
			  "0.771, 0.821, 0.870, 0.966, 1.158", \
			  "0.780, 0.831, 0.880, 0.975, 1.167", \
			  "0.799, 0.849, 0.898, 0.994, 1.186", \
			  "0.836, 0.887, 0.935, 1.031, 1.223", \
			  "0.859, 0.910, 0.959, 1.055, 1.247" \
			)
			}
			rise_transition(final_256_32_100_load_template) {
			index_1 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ("0.046, 0.200, 0.359, 0.673, 1.300")
			}
			cell_fall(final_256_32_100_delay_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ( \
			  "0.771, 0.821, 0.870, 0.966, 1.158", \
			  "0.780, 0.831, 0.880, 0.975, 1.167", \
			  "0.799, 0.849, 0.898, 0.994, 1.186", \
			  "0.836, 0.887, 0.935, 1.031, 1.223", \
			  "0.859, 0.910, 0.959, 1.055, 1.247" \
			)
			}
			fall_transition(final_256_32_100_load_template) {
			index_1 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ("0.023, 0.112, 0.204, 0.385, 0.747")
		}	}
		timing() {
			related_pin :	"OEN" ;
                        timing_type : three_state_disable ;
			timing_sense : non_unate;

			cell_rise(final_256_32_100_delay_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ( \
			  "0.382, 0.438, 0.438, 0.438, 0.438", \
			  "0.420, 0.436, 0.436, 0.436, 0.436", \
			  "0.431, 0.431, 0.431, 0.431, 0.431", \
			  "0.421, 0.421, 0.421, 0.421, 0.421", \
			  "0.414, 0.414, 0.414, 0.414, 0.414" \
			)
                       }
			rise_transition(final_256_32_100_load_template) {
			index_1 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ("0.046, 0.200, 0.359, 0.673, 1.300")
			}
			cell_fall(final_256_32_100_delay_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ( \
			  "0.335, 0.382, 0.431, 0.438, 0.438", \
			  "0.372, 0.419, 0.436, 0.436, 0.436", \
			  "0.431, 0.431, 0.431, 0.431, 0.431", \
			  "0.421, 0.421, 0.421, 0.421, 0.421", \
			  "0.414, 0.414, 0.414, 0.414, 0.414" \
			)
			}
			fall_transition(final_256_32_100_load_template) {
			index_1 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ("0.023, 0.112, 0.204, 0.385, 0.747")
		}	}
		timing() {
			related_pin :	"OEN" ;
			timing_sense : non_unate;
                        timing_type : three_state_enable ;

			cell_rise(final_256_32_100_delay_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ( \
			  "0.382, 0.438, 0.438, 0.438, 0.438", \
			  "0.420, 0.436, 0.436, 0.436, 0.436", \
			  "0.431, 0.431, 0.431, 0.431, 0.431", \
			  "0.421, 0.421, 0.421, 0.421, 0.421", \
			  "0.414, 0.414, 0.414, 0.414, 0.414" \
			)
                       }
			rise_transition(final_256_32_100_load_template) {
			index_1 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ("0.046, 0.200, 0.359, 0.673, 1.300")
			}
			cell_fall(final_256_32_100_delay_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ( \
			  "0.335, 0.382, 0.431, 0.438, 0.438", \
			  "0.372, 0.419, 0.436, 0.436, 0.436", \
			  "0.431, 0.431, 0.431, 0.431, 0.431", \
			  "0.421, 0.421, 0.421, 0.421, 0.421", \
			  "0.414, 0.414, 0.414, 0.414, 0.414" \
			)
			}
			fall_transition(final_256_32_100_load_template) {
			index_1 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ("0.023, 0.112, 0.204, 0.385, 0.747")
		}	}
        }

	pin(CLK) {
		direction : input;
		capacitance : 0.228
		clock	: true;
		min_pulse_width_low	: 0.078;
		min_pulse_width_high	: 0.058;
		min_period		: 0.713;
		max_transition		: 4.000;
		internal_power(){
			when : "CEN";
			power(final_256_32_100_passive_energy_template_1x2) {
				index_1 ("0.0 1.0");
	    			values ("0.000, 0.000")
			}	
		}
		internal_power(){
			when : "!CEN & WEN";
        		power(final_256_32_100_passive_energy_template_1x2) {
				index_1 ("0.0 1.0");
            			values ("165.000, 165.000")
        		}
		}
		internal_power(){
			when : "!CEN & !WEN";
			power(final_256_32_100_passive_energy_template_1x2) {
	    			index_1 ("0.0 1.0");
	    			values ("187.541, 187.541")
			}	
		}
	}

	pin(CEN) {
		direction : input;
		capacitance : 0.018;
		timing() {
			related_pin	: "CLK" ;
			timing_type	: setup_rising ;
			rise_constraint(final_256_32_100_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.242, 0.238, 0.233, 0.341, 0.408", \
			  "0.233, 0.229, 0.224, 0.331, 0.399", \
			  "0.214, 0.210, 0.205, 0.313, 0.380", \
			  "0.177, 0.173, 0.168, 0.275, 0.343", \
			  "0.153, 0.150, 0.144, 0.252, 0.320" \
			)
			}
			fall_constraint(final_256_32_100_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.242, 0.238, 0.233, 0.341, 0.408", \
			  "0.233, 0.229, 0.224, 0.331, 0.399", \
			  "0.214, 0.210, 0.205, 0.313, 0.380", \
			  "0.177, 0.173, 0.168, 0.275, 0.343", \
			  "0.153, 0.150, 0.144, 0.252, 0.320" \
			)
		}	}
		timing() {
			related_pin	: "CLK" ;
			timing_type	: hold_rising ;
			rise_constraint(final_256_32_100_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.007, 0.016", \
			  "0.000, 0.000, 0.002, 0.016, 0.025", \
			  "0.010, 0.013, 0.020, 0.035, 0.044", \
			  "0.047, 0.050, 0.058, 0.072, 0.081", \
			  "0.070, 0.074, 0.081, 0.096, 0.105" \
			)
				
			}
			fall_constraint(final_256_32_100_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.007, 0.016", \
			  "0.000, 0.000, 0.002, 0.016, 0.025", \
			  "0.010, 0.013, 0.020, 0.035, 0.044", \
			  "0.047, 0.050, 0.058, 0.072, 0.081", \
			  "0.070, 0.074, 0.081, 0.096, 0.105" \
			)
	}	}	}


	pin(OEN)	{
		direction	 : input;
		capacitance : 0.009;
	}
	pin(WEN) {
		direction : input;
		capacitance : 0.015;
		timing() {
			related_pin	: "CLK" ;
			timing_type	: setup_rising ;
			rise_constraint(final_256_32_100_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.255, 0.287, 0.350, 0.477, 0.556", \
			  "0.246, 0.278, 0.341, 0.468, 0.547", \
			  "0.227, 0.259, 0.322, 0.449, 0.528", \
			  "0.190, 0.222, 0.285, 0.412, 0.491", \
			  "0.167, 0.198, 0.262, 0.388, 0.468" \
			)
			}
			fall_constraint(final_256_32_100_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.255, 0.287, 0.350, 0.477, 0.556", \
			  "0.246, 0.278, 0.341, 0.468, 0.547", \
			  "0.227, 0.259, 0.322, 0.449, 0.528", \
			  "0.190, 0.222, 0.285, 0.412, 0.491", \
			  "0.167, 0.198, 0.262, 0.388, 0.468" \
			)
		}	}
		timing() {
			related_pin	: "CLK" ;
			timing_type	: hold_rising ;
			rise_constraint(final_256_32_100_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.002, 0.000, 0.000, 0.000, 0.000", \
			  "0.040, 0.008, 0.005, 0.005, 0.005", \
			  "0.063, 0.031, 0.028, 0.028, 0.028" \
			)
			}
			fall_constraint(final_256_32_100_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.002, 0.000, 0.000, 0.000, 0.000", \
			  "0.040, 0.008, 0.005, 0.005, 0.005", \
			  "0.063, 0.031, 0.028, 0.028, 0.028" \
			)
	}	}	}

	bus(A)  {
		bus_type : final_256_32_100_ADDRESS;
		direction : input;
		capacitance : 0.043;
		timing() {
			related_pin	: "CLK"
			timing_type	: setup_rising ;
			rise_constraint(final_256_32_100_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.150, 0.141, 0.178, 0.279, 0.342", \
			  "0.141, 0.132, 0.168, 0.270, 0.333", \
			  "0.122, 0.113, 0.150, 0.251, 0.314", \
			  "0.085, 0.076, 0.112, 0.214, 0.277", \
			  "0.061, 0.053, 0.089, 0.190, 0.254" \
			)
			}
			fall_constraint(final_256_32_100_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.150, 0.141, 0.178, 0.279, 0.342", \
			  "0.141, 0.132, 0.168, 0.270, 0.333", \
			  "0.122, 0.113, 0.150, 0.251, 0.314", \
			  "0.085, 0.076, 0.112, 0.214, 0.277", \
			  "0.061, 0.053, 0.089, 0.190, 0.254" \
			)
		}	}
		timing() {
			related_pin	: "CLK"
			timing_type	: hold_rising ;
			rise_constraint(final_256_32_100_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.074, 0.082, 0.099, 0.134, 0.155", \
			  "0.083, 0.092, 0.109, 0.143, 0.164", \
			  "0.102, 0.110, 0.127, 0.162, 0.183", \
			  "0.139, 0.148, 0.165, 0.199, 0.220", \
			  "0.162, 0.171, 0.188, 0.222, 0.244" \
			)
			}
			fall_constraint(final_256_32_100_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.074, 0.082, 0.099, 0.134, 0.155", \
			  "0.083, 0.092, 0.109, 0.143, 0.164", \
			  "0.102, 0.110, 0.127, 0.162, 0.183", \
			  "0.139, 0.148, 0.165, 0.199, 0.220", \
			  "0.162, 0.171, 0.188, 0.222, 0.244" \
			)
	}	}	}
	bus(D)	 {
		bus_type : final_256_32_100_DATA;
		direction : input;
		capacitance : 0.006;
		memory_write() {
			address : A;
			clocked_on : "CLK";
		}
		timing() {
			related_pin	: "CLK"
			timing_type	: setup_rising ;
			rise_constraint(final_256_32_100_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.114, 0.146, 0.247, 0.449, 0.576", \
			  "0.105, 0.137, 0.238, 0.440, 0.566", \
			  "0.086, 0.118, 0.219, 0.421, 0.548", \
			  "0.049, 0.081, 0.182, 0.384, 0.510", \
			  "0.025, 0.058, 0.159, 0.361, 0.487" \
			)
			}
			fall_constraint(final_256_32_100_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.114, 0.146, 0.247, 0.449, 0.576", \
			  "0.105, 0.137, 0.238, 0.440, 0.566", \
			  "0.086, 0.118, 0.219, 0.421, 0.548", \
			  "0.049, 0.081, 0.182, 0.384, 0.510", \
			  "0.025, 0.058, 0.159, 0.361, 0.487" \
			)
		}	}
		timing() {
			related_pin	: "CLK"
			timing_type	: hold_rising ;
			rise_constraint(final_256_32_100_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.037, 0.073", \
			  "0.000, 0.000, 0.000, 0.046, 0.082", \
			  "0.004, 0.000, 0.007, 0.065, 0.101", \
			  "0.041, 0.016, 0.045, 0.102, 0.138", \
			  "0.065, 0.039, 0.068, 0.126, 0.162" \
			)
			}
			fall_constraint(final_256_32_100_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.037, 0.073", \
			  "0.000, 0.000, 0.000, 0.046, 0.082", \
			  "0.004, 0.000, 0.007, 0.065, 0.101", \
			  "0.041, 0.016, 0.045, 0.102, 0.138", \
			  "0.065, 0.039, 0.068, 0.126, 0.162" \
			)
		}	}
	}

	cell_leakage_power : 0.000;
  }
}
