Lab8_System_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/Lab8_System/ip/Lab8_System_processing_system7_0_0/sim/Lab8_System_processing_system7_0_0.v,incdir="$ref_dir/../../../../Lab7.gen/sources_1/bd/Lab8_System/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab7.gen/sources_1/bd/Lab8_System/ipshared/aed8/hdl"incdir="../../../../Lab7.gen/sources_1/bd/Lab8_System/ipshared/ec67/hdl"incdir="../../../../Lab7.gen/sources_1/bd/Lab8_System/ipshared/aed8/hdl"
Lab8_System.v,verilog,xil_defaultlib,../../../bd/Lab8_System/sim/Lab8_System.v,incdir="$ref_dir/../../../../Lab7.gen/sources_1/bd/Lab8_System/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab7.gen/sources_1/bd/Lab8_System/ipshared/aed8/hdl"incdir="../../../../Lab7.gen/sources_1/bd/Lab8_System/ipshared/ec67/hdl"incdir="../../../../Lab7.gen/sources_1/bd/Lab8_System/ipshared/aed8/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
