<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
  <meta charset="utf-8" />
  <meta name="generator" content="pandoc" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=yes" />
  <meta name="author" content="" />
  <meta name="dcterms.date" content="2018-04-15" />
  <title>Hacking LLVM’s Type System</title>
  <style>
    code{white-space: pre-wrap;}
    span.smallcaps{font-variant: small-caps;}
    div.columns{display: flex; gap: min(4vw, 1.5em);}
    div.column{flex: auto; overflow-x: auto;}
    div.hanging-indent{margin-left: 1.5em; text-indent: -1.5em;}
    ul.task-list{list-style: none;}
    ul.task-list li input[type="checkbox"] {
      width: 0.8em;
      margin: 0 0.8em 0.2em -1.6em;
      vertical-align: middle;
    }
    .display.math{display: block; text-align: center; margin: 0.5rem auto;}
  </style>
  <link rel="stylesheet" href="/main.css" />
  <!--[if lt IE 9]>
    <script src="//cdnjs.cloudflare.com/ajax/libs/html5shiv/3.7.3/html5shiv-printshiv.min.js"></script>
  <![endif]-->
</head>
<body>

<header id="title-block-header">
<h1 class="title">Hacking LLVM’s Type System</h1>
<p class="author"></p>
<p class="date">April 15, 2018</p>
</header>
<div class='card'>
<div class='sidebar'>
<nav>
  <a href="/">kjamsh</a>
  <a href="/posts">Posts</a>
  <a href="mailto:contact@kjamsh.com">Contact</a>
  <a href="https://github.com/kjamsh">GitHub</a>
</nav>
</div>

<main>
<p>I’d like to write a bit about a project my friends and I have been
working on recently.</p>
<p><a href="http://www.cs.cornell.edu/~asampson/blog/llvm.html">LLVM</a>
is a compiler toolkit that makes it easy to write reasonably fast
programming languages without having to implement backends for every
processor architecture known to man. A big reason for its popularity is
that it boasts a rich intermediate representation (IR) language. IR is
sort of like assembly code, but much more convenient and
programmer-friendly. The most significant difference for this article is
the fact that IR is statically typed. LLVM uses IR to generate actual
assembly and machine code. LLVM stands for low-level virtual machine and
IR is its bitcode.</p>
<p>SIMD stands for single instruction, multiple data. It describes a
class of machine instructions which let you use large registers to
operate on vectors of elements at once. For example, using the <a
href="https://en.wikipedia.org/wiki/SSE2">SSE2</a> instruction
extensions to x86 you could use the standard 128-bit floating point
registers to store vectors of four 32-bit integers and add them together
in one instruction:</p>
<div class="sourceCode" id="cb1"><pre
class="sourceCode llvm"><code class="sourceCode llvm"><span id="cb1-1"><a href="#cb1-1" aria-hidden="true" tabindex="-1"></a>paddd <span class="fu">%xmm0</span>, <span class="fu">%xmm1</span></span></code></pre></div>
<p>This takes more than one cycle, but it’s much faster than four adds.
There are a slew of these vector instructions. All the common arithmetic
operators and also some operations that only make sense on vectors. Dot
products, vector sums, etc.</p>
<p>New processors are adding more and more SIMD instructions. The
current iMac Pro has a Xeon processor with AVX-512 technology: 512-bit
registers with extensive vector instruction sets so you can work on
sixteen 32-bit integers at once.</p>
<p>LLVM’s type system accounts for SIMD with vector types.
<code>&lt;4 x i32&gt;</code> is a type describing a vector of 32-bit
integers, so to generate the above assembly you might write a line of IR
that looks like this:</p>
<div class="sourceCode" id="cb2"><pre
class="sourceCode llvm"><code class="sourceCode llvm"><span id="cb2-1"><a href="#cb2-1" aria-hidden="true" tabindex="-1"></a><span class="fu">%sum</span> = &lt;<span class="dv">4</span> x <span class="dt">i32</span>&gt; <span class="kw">add</span> <span class="fu">%v1</span>, <span class="fu">%v2</span></span></code></pre></div>
<p>While working on a vector of <code>int</code>’s (or
<code>long</code>’s or <code>char</code>’s or <code>short</code>’s) is
nice, some algorithms lend themselves better to smaller field widths.
DNA base pairs can be encoded as 2-bit numbers, booleans as 1-bit
numbers, and there are applications in GPS (the navigation kind) that
rely on 4-bit values. There aren’t native instructions for these. The
smallest vector element type that is commonly supported is a byte. What
to do?</p>
<p>Well, LLVM IR has support for arbitrary vector types. That means you
can write <code>&lt;5 x i7&gt;</code> or <code>&lt;64 x i2&gt;</code>
and your program will work without errors. So how does LLVM generate
native code when there are no native instructions defined on these
types?</p>
<p>Scalarization. The generated code goes through each element of your
vector individually, removes it from the vector, does whatever you want
with that element, and then pops it back into another vector. The vector
is <em>scalarized</em>. The result is a <a href="add-1bit.s">53KB
ASM</a> file yielding a ridiculously slow 32KB binary when compiling a
file containing a single function:</p>
<div class="sourceCode" id="cb3"><pre
class="sourceCode llvm"><code class="sourceCode llvm"><span id="cb3-1"><a href="#cb3-1" aria-hidden="true" tabindex="-1"></a><span class="fu">@define</span> <span class="kw">add</span>(&lt;<span class="dv">128</span> x <span class="dt">i1</span>&gt; <span class="fu">%v1</span>, &lt;<span class="dv">128</span> x <span class="dt">i1</span>&gt; <span class="fu">%v2</span>) {</span>
<span id="cb3-2"><a href="#cb3-2" aria-hidden="true" tabindex="-1"></a>  <span class="fu">%sum</span> = &lt;<span class="dv">128</span> x <span class="dt">i1</span>&gt; <span class="kw">add</span> <span class="fu">%v1</span>, <span class="fu">%v2</span></span>
<span id="cb3-3"><a href="#cb3-3" aria-hidden="true" tabindex="-1"></a>  <span class="kw">ret</span> &lt;<span class="dv">128</span> x <span class="dt">i1</span>&gt; <span class="fu">%sum</span></span>
<span id="cb3-4"><a href="#cb3-4" aria-hidden="true" tabindex="-1"></a>}</span></code></pre></div>
<p>This is silly! Adding two 1-bit values is just an XOR, and adding two
vectors of 1-bit values means just taking the XOR of the vectors. So
what we really want to generate is <code>xor %xmm0, %xmm1</code>.</p>
<p>One of the best things about LLVM IR, its type system, is getting in
the way. It would be really nice to write a compiler that generates IR
similar to that above. Luckily, LLVM is built to be extendible.
Compilation works in passes. One pass might find variables you never use
and get rid of them. One might find tail-recursive functions and turn
them into loops. Another may inline function calls. This way, different
people can write different optimizations concurrently without needing to
cooperate. What my friends and I did is write a pass to subvert LLVM’s
type system.</p>
<p>Given an IR file containing non-standard types (I’ll refer to them as
illegal types), we produce an IR file containing only standard types
(I’ll call them legal). This is called type legalization and it
comprises one stage of our pass.</p>
<p>We take</p>
<div class="sourceCode" id="cb4"><pre
class="sourceCode llvm"><code class="sourceCode llvm"><span id="cb4-1"><a href="#cb4-1" aria-hidden="true" tabindex="-1"></a><span class="fu">@define</span> <span class="kw">add</span>(&lt;<span class="dv">128</span> x <span class="dt">i1</span>&gt; <span class="fu">%v1</span>, &lt;<span class="dv">128</span> x <span class="dt">i1</span>&gt; <span class="fu">%v2</span>) {</span>
<span id="cb4-2"><a href="#cb4-2" aria-hidden="true" tabindex="-1"></a>  <span class="fu">%sum</span> = &lt;<span class="dv">128</span> x <span class="dt">i1</span>&gt; <span class="kw">add</span> <span class="fu">%v1</span>, <span class="fu">%v2</span></span>
<span id="cb4-3"><a href="#cb4-3" aria-hidden="true" tabindex="-1"></a>  <span class="kw">ret</span> &lt;<span class="dv">128</span> x <span class="dt">i1</span>&gt; <span class="fu">%sum</span></span>
<span id="cb4-4"><a href="#cb4-4" aria-hidden="true" tabindex="-1"></a>}</span></code></pre></div>
<p>and transform it into</p>
<div class="sourceCode" id="cb5"><pre
class="sourceCode llvm"><code class="sourceCode llvm"><span id="cb5-1"><a href="#cb5-1" aria-hidden="true" tabindex="-1"></a><span class="fu">@define</span> <span class="kw">add</span>(&lt;<span class="dv">4</span> x <span class="dt">i32</span>&gt; <span class="fu">%v1</span>, &lt;<span class="dv">4</span> x <span class="dt">i32</span>&gt; <span class="fu">%v2</span>) {</span>
<span id="cb5-2"><a href="#cb5-2" aria-hidden="true" tabindex="-1"></a>  <span class="fu">%sum</span> = &lt;<span class="dv">4</span> x <span class="dt">i32</span>&gt; <span class="kw">add</span> <span class="fu">%v1</span>, <span class="fu">%v2</span></span>
<span id="cb5-3"><a href="#cb5-3" aria-hidden="true" tabindex="-1"></a>  <span class="kw">ret</span> &lt;<span class="dv">4</span> x <span class="dt">i32</span>&gt; <span class="fu">%sum</span></span>
<span id="cb5-4"><a href="#cb5-4" aria-hidden="true" tabindex="-1"></a>}</span></code></pre></div>
<p>But that’s not enough. XORing registers is not the same as adding
<code>int</code>’s. We also have to transform that <code>add</code>
instruction into an <code>xor</code>. And we need to do it
<em>first</em>, so we don’t accidentally transform an instruction that
didn’t have illegal types before our pass. So first we analyze the
program to find all the illegal types. Every value that touches an
illegal type gets recorded. Then, we switch out the <code>add</code> for
an <code>xor</code>, and finally we can change the types.</p>
<p>Changing that <code>add</code> to an <code>xor</code> is called <a
href="https://en.wikipedia.org/wiki/SWAR">SWAR</a>: SIMD Within A
Register. We treat each 32-bit vector element as its own register and we
implement SIMD within that. SIMD within SIMD. To add 128 1-bit values,
we XOR four 32-bit values. XORing 32-bit values in order to add 1-bit
values is a SWAR technique since it lets us operate on thirty-two values
with one instruction.</p>
<p>So our final output should look like this:</p>
<div class="sourceCode" id="cb6"><pre
class="sourceCode llvm"><code class="sourceCode llvm"><span id="cb6-1"><a href="#cb6-1" aria-hidden="true" tabindex="-1"></a><span class="fu">@define</span> <span class="kw">add</span>(&lt;<span class="dv">4</span> x <span class="dt">i32</span>&gt; <span class="fu">%v1</span>, &lt;<span class="dv">4</span> x <span class="dt">i32</span>&gt; <span class="fu">%v2</span>) {</span>
<span id="cb6-2"><a href="#cb6-2" aria-hidden="true" tabindex="-1"></a>  <span class="fu">%sum</span> = &lt;<span class="dv">4</span> x <span class="dt">i32</span>&gt; <span class="kw">xor</span> <span class="fu">%v1</span>, <span class="fu">%v2</span></span>
<span id="cb6-3"><a href="#cb6-3" aria-hidden="true" tabindex="-1"></a>  <span class="kw">ret</span> &lt;<span class="dv">4</span> x <span class="dt">i32</span>&gt; <span class="fu">%sum</span></span>
<span id="cb6-4"><a href="#cb6-4" aria-hidden="true" tabindex="-1"></a>}</span></code></pre></div>
<p>Now this generates the ASM we’re looking for! And it runs as fast as
you can expect a single <code>xor</code> instruction to run (very very
very fast).</p>
<p>This example was easy though; 1-bit values are not complicated. What
happens if your input is multiplying vectors of 4-bit values? Well, you
can’t just swap in an <code>xor</code> and call it a day, but it’s not
too difficult to come up with algorithms to perform 4-bit multiplication
in packed 128-bit registers. There are algorithms for all the main
arithmetic operations in fact, in varying performance and
complexity.</p>
<p>We built a function that contains our SWAR implementation of multiply
for vectors of 4-bit integers and splice in a call to it instead. I
won’t bore you with the details, it’s some annoying bit-twiddling.</p>
<p>What I am really excited to show are the results. We benchmarked a
very simple program with and without our pass.</p>
<div class="sourceCode" id="cb7"><pre
class="sourceCode llvm"><code class="sourceCode llvm"><span id="cb7-1"><a href="#cb7-1" aria-hidden="true" tabindex="-1"></a><span class="kw">define</span> &lt;<span class="dv">128</span> x <span class="dt">i1</span>&gt; <span class="fu">@add</span>(&lt;<span class="dv">128</span> x <span class="dt">i1</span>&gt; <span class="fu">%v1</span>, &lt;<span class="dv">128</span> x <span class="dt">i1</span>&gt; <span class="fu">%v2</span>) {</span>
<span id="cb7-2"><a href="#cb7-2" aria-hidden="true" tabindex="-1"></a><span class="fu">entry:</span></span>
<span id="cb7-3"><a href="#cb7-3" aria-hidden="true" tabindex="-1"></a>  <span class="fu">%sum</span> = <span class="kw">add</span> &lt;<span class="dv">128</span> x <span class="dt">i1</span>&gt; <span class="fu">%v1</span>, <span class="fu">%v2</span></span>
<span id="cb7-4"><a href="#cb7-4" aria-hidden="true" tabindex="-1"></a>  <span class="kw">ret</span> &lt;<span class="dv">128</span> x <span class="dt">i1</span>&gt; <span class="fu">%sum</span></span>
<span id="cb7-5"><a href="#cb7-5" aria-hidden="true" tabindex="-1"></a>}</span>
<span id="cb7-6"><a href="#cb7-6" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb7-7"><a href="#cb7-7" aria-hidden="true" tabindex="-1"></a><span class="kw">define</span> <span class="dt">i32</span> <span class="fu">@main</span>() {</span>
<span id="cb7-8"><a href="#cb7-8" aria-hidden="true" tabindex="-1"></a><span class="fu">entry:</span></span>
<span id="cb7-9"><a href="#cb7-9" aria-hidden="true" tabindex="-1"></a>  <span class="kw">br</span> <span class="dt">label</span> <span class="fu">%loop</span></span>
<span id="cb7-10"><a href="#cb7-10" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb7-11"><a href="#cb7-11" aria-hidden="true" tabindex="-1"></a><span class="fu">loop:</span></span>
<span id="cb7-12"><a href="#cb7-12" aria-hidden="true" tabindex="-1"></a>  <span class="fu">%i</span> = <span class="kw">phi</span> <span class="dt">i64</span> [ <span class="dv">7812500</span>, <span class="fu">%entry</span> ], [ <span class="fu">%i1</span>, <span class="fu">%loop</span> ]</span>
<span id="cb7-13"><a href="#cb7-13" aria-hidden="true" tabindex="-1"></a>  <span class="fu">%v1</span> = <span class="kw">phi</span> &lt;<span class="dv">128</span> x <span class="dt">i1</span>&gt; [ &lt;<span class="dt">i1</span> <span class="dv">0</span>, ..., <span class="dt">i1</span> <span class="dv">0</span>&gt;, <span class="fu">%entry</span> ], [ <span class="fu">%sum</span>, <span class="fu">%loop</span> ]</span>
<span id="cb7-14"><a href="#cb7-14" aria-hidden="true" tabindex="-1"></a>  <span class="fu">%v2</span> = <span class="kw">phi</span> &lt;<span class="dv">128</span> x <span class="dt">i1</span>&gt; [ &lt;<span class="dt">i1</span> <span class="dv">1</span>, ..., <span class="dt">i1</span> <span class="dv">1</span>&gt;, <span class="fu">%entry</span> ], [ <span class="fu">%v2ctr</span>, <span class="fu">%loop</span> ]</span>
<span id="cb7-15"><a href="#cb7-15" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb7-16"><a href="#cb7-16" aria-hidden="true" tabindex="-1"></a>  <span class="fu">%sum</span> = <span class="kw">call</span> &lt;<span class="dv">128</span> x <span class="dt">i1</span>&gt; <span class="fu">@add</span>(&lt;<span class="dv">128</span> x <span class="dt">i1</span>&gt; <span class="fu">%v1</span>, &lt;<span class="dv">128</span> x <span class="dt">i1</span>&gt; <span class="fu">%v2</span>)</span>
<span id="cb7-17"><a href="#cb7-17" aria-hidden="true" tabindex="-1"></a>  <span class="fu">%v2ctr</span> = <span class="kw">call</span> &lt;<span class="dv">128</span> x <span class="dt">i1</span>&gt; <span class="fu">@add</span>(&lt;<span class="dv">128</span> x <span class="dt">i1</span>&gt; <span class="fu">%v2</span>, &lt;<span class="dv">128</span> x <span class="dt">i1</span>&gt; &lt;<span class="dt">i1</span> <span class="dv">1</span>, ..., <span class="dt">i1</span> <span class="dv">1</span>&gt;)</span>
<span id="cb7-18"><a href="#cb7-18" aria-hidden="true" tabindex="-1"></a>  <span class="fu">%i1</span> = <span class="kw">sub</span> <span class="dt">i64</span> <span class="fu">%i</span>, <span class="dv">1</span></span>
<span id="cb7-19"><a href="#cb7-19" aria-hidden="true" tabindex="-1"></a>  <span class="fu">%cmp</span> = <span class="kw">icmp</span> <span class="kw">eq</span> <span class="dt">i64</span> <span class="fu">%i1</span>, <span class="dv">0</span></span>
<span id="cb7-20"><a href="#cb7-20" aria-hidden="true" tabindex="-1"></a>  <span class="kw">br</span> <span class="dt">i1</span> <span class="fu">%cmp</span>, <span class="dt">label</span> <span class="fu">%fin</span>, <span class="dt">label</span> <span class="fu">%loop</span></span>
<span id="cb7-21"><a href="#cb7-21" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb7-22"><a href="#cb7-22" aria-hidden="true" tabindex="-1"></a><span class="fu">fin:</span></span>
<span id="cb7-23"><a href="#cb7-23" aria-hidden="true" tabindex="-1"></a>  <span class="kw">ret</span> <span class="dt">i32</span> <span class="dv">0</span></span>
<span id="cb7-24"><a href="#cb7-24" aria-hidden="true" tabindex="-1"></a>}</span></code></pre></div>
<p>This code adds two vectors and increments every element of the second
vector 7812500 times. The choice of this last number is arbitrary, we
only chose it because 7812500(128) = 1 billion. We had analogous
programs for the 2-bit and 4-bit cases.</p>
<p>Each program was compiled using LLVM 5 times with and 5 times without
our pass. Then we ran the programs 5 times each, and reported here are
the means (I don’t include the variance because it was negligible: 0.00
or 0.01 for all experiments).</p>
<div class="side-by-side">
<div>
<h3>
Mean Compile Time (s)
</h3>
<table>
<tr class="horizontal-header">
<th class="vertical-header">
</th>
<th>
<code>i1</code>
</th>
<th>
<code>i2</code>
</th>
<th>
<code>i4</code>
</th>
</tr>
<tr>
<td class="vertical-header">
with
</td>
<td>
0.05
</td>
<td>
0.04
</td>
<td>
0.03
</td>
</tr>
<tr>
<td class="vertical-header">
without
</td>
<td>
1.78
</td>
<td>
0.88
</td>
<td>
0.42
</td>
</tr>
</table>
</div>
<div>
<h3>
Mean Run Time (s)
</h3>
<table>
<tr class="horizontal-header">
<th class="vertical-header">
</th>
<th>
<code>i1</code>
</th>
<th>
<code>i2</code>
</th>
<th>
<code>i4</code>
</th>
</tr>
<tr>
<td class="vertical-header">
with
</td>
<td>
0.05
</td>
<td>
0.07
</td>
<td>
0.06
</td>
</tr>
<tr>
<td class="vertical-header">
without
</td>
<td>
6.26
</td>
<td>
3.00
</td>
<td>
1.50
</td>
</tr>
</table>
</div>
</div>
<p>You don’t need a Mann-Whitney U test to tell you that’s an
improvement. The <code>i1</code> program runs 125 times faster with our
approach and it was faster to compile, too!</p>
<hr />
<p>Of course, we benchmarked a single stupid program and our approach
may not actually fit with how LLVM IR is generated in real-life. There
are a slew of instructions that would need to be supported and most
aren’t as simple as bitwise addition. I’m not really interested in
pursuing this further, because I’m satisfied at beating LLVM in this
little game.</p>
</main>
</div>
</body>
</html>
