Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Wed Nov 18 20:37:32 2020
| Host         : umma running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -file ./Impl/TopDown/top-post-place-timing-summary.txt
| Design       : mkPcieTop
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
----------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 8 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.081       -0.352                     11               303889       -0.359      -92.884                   1089               303625        0.000        0.000                       0                 93273  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
pci_refclk               {0.000 5.000}        10.000          100.000         
txoutclk_x1y0            {0.000 5.000}        10.000          100.000         
  clk_125mhz_x1y0        {0.000 4.000}        8.000           125.000         
    clk_125mhz_mux_x1y0  {0.000 4.000}        8.000           125.000         
  clk_250mhz_x1y0        {0.000 2.000}        4.000           250.000         
    clk_250mhz_mux_x1y0  {0.000 2.000}        4.000           250.000         
  mmcm_fb                {0.000 5.000}        10.000          100.000         
  userclk1               {0.000 1.000}        2.000           500.000         
  userclk2               {0.000 2.000}        4.000           250.000         
    clkgen_pll_CLKFBOUT  {0.000 2.000}        4.000           250.000         
    clkgen_pll_CLKOUT0   {0.000 2.000}        4.000           250.000         
    clkgen_pll_CLKOUT1   {0.000 20.000}       40.000          25.000          
    clkgen_pll_CLKOUT2   {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
pci_refclk                     9.004        0.000                      0                   56        0.158        0.000                      0                   56        4.358        0.000                       0                    84  
txoutclk_x1y0                                                                                                                                                              3.000        0.000                       0                     3  
  clk_125mhz_x1y0              5.526        0.000                      0                 1773       -0.031       -0.113                      7                 1773        2.286        0.000                       0                   759  
    clk_125mhz_mux_x1y0        4.547        0.000                      0                 5701       -0.359      -39.406                    203                 5701        3.358        0.000                       0                  2527  
  clk_250mhz_x1y0                                                                                                                                                          2.592        0.000                       0                     2  
    clk_250mhz_mux_x1y0        0.553        0.000                      0                 5701       -0.359      -39.406                    203                 5701        0.000        0.000                       0                  2527  
  mmcm_fb                                                                                                                                                                  8.929        0.000                       0                     2  
  userclk1                     0.294        0.000                      0                  362       -0.152      -16.508                    243                  362        0.000        0.000                       0                    11  
  userclk2                    -0.081       -0.352                     11                29806       -0.157      -12.182                    209                29806        0.000        0.000                       0                 12794  
    clkgen_pll_CLKFBOUT                                                                                                                                                    2.592        0.000                       0                     3  
    clkgen_pll_CLKOUT1         3.983        0.000                      0               265718       -0.217      -16.482                    390               265718       19.232        0.000                       0                 77088  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_125mhz_mux_x1y0  clk_125mhz_x1y0            6.480        0.000                      0                   27       -0.131       -1.577                     20                   27  
clk_250mhz_mux_x1y0  clk_125mhz_x1y0            2.360        0.000                      0                   27       -0.322       -6.175                     27                   27  
clk_125mhz_x1y0      clk_125mhz_mux_x1y0        6.910        0.000                      0                   10       -0.106       -0.320                      5                   10  
clk_125mhz_x1y0      clk_250mhz_mux_x1y0        2.790        0.000                      0                   10       -0.297       -2.018                     10                   10  
clkgen_pll_CLKOUT1   userclk2                   0.677        0.000                      0                  334                                                                        
userclk2             clkgen_pll_CLKOUT1         1.598        0.000                      0                  226                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clkgen_pll_CLKOUT1  clkgen_pll_CLKOUT1       36.884        0.000                      0                   75        0.733        0.000                      0                   75  
**async_default**   userclk2            userclk2                  1.465        0.000                      0                   97        0.486        0.000                      0                   97  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  pci_refclk
  To Clock:  pci_refclk

Setup :            0  Failing Endpoints,  Worst Slack        9.004ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.004ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by pci_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by pci_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pci_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pci_refclk rise@10.000ns - pci_refclk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    1.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pci_refclk rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  CLK_pci_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_pci_sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  CLK_pci_sys_clk_p_IBUF_inst/O
                         net (fo=1, estimated)        0.000     0.000    CLK_pci_sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  host_pcieHostTop_clockGen/O
                         net (fo=11, estimated)       2.018     4.373    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     4.466 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, estimated)       1.665     6.131    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y143       SRLC32E                                      r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y143       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     7.131 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     7.131    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X220Y143       FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock pci_refclk rise edge)
                                                     10.000    10.000 r  
    AB8                                               0.000    10.000 r  CLK_pci_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    CLK_pci_sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  CLK_pci_sys_clk_p_IBUF_inst/O
                         net (fo=1, estimated)        0.000    10.000    CLK_pci_sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  host_pcieHostTop_clockGen/O
                         net (fo=11, estimated)       1.917    13.335    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    13.418 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, estimated)       1.526    14.944    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y143       FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.162    16.106    
                         clock uncertainty           -0.035    16.071    
    SLICE_X220Y143       FDRE (Setup_fdre_C_D)        0.064    16.135    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         16.135    
                         arrival time                          -7.131    
  -------------------------------------------------------------------
                         slack                                  9.004    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by pci_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by pci_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pci_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pci_refclk rise@0.000ns - pci_refclk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.798ns
    Source Clock Delay      (SCD):    2.228ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pci_refclk rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  CLK_pci_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_pci_sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  CLK_pci_sys_clk_p_IBUF_inst/O
                         net (fo=1, estimated)        0.000     0.000    CLK_pci_sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  host_pcieHostTop_clockGen/O
                         net (fo=11, estimated)       1.001     1.442    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.468 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, estimated)       0.760     2.228    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y107       SRLC32E                                      r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y107       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.499 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.499    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X216Y107       SRLC32E                                      r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock pci_refclk rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  CLK_pci_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_pci_sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  CLK_pci_sys_clk_p_IBUF_inst/O
                         net (fo=1, estimated)        0.000     0.000    CLK_pci_sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  host_pcieHostTop_clockGen/O
                         net (fo=11, estimated)       1.053     1.785    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.815 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, estimated)       0.983     2.798    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y107       SRLC32E                                      r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.557     2.242    
    SLICE_X216Y107       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.341    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -2.341    
                         arrival time                           2.499    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pci_refclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_pci_sys_clk_p }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X1Y11  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y143       host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y143       host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_x1y0
  To Clock:  txoutclk_x1y0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_x1y0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            2.424         10.000      7.576      GTXE2_CHANNEL_X1Y11  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y3      host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3      host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3      host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_x1y0
  To Clock:  clk_125mhz_x1y0

Setup :            0  Failing Endpoints,  Worst Slack        5.526ns,  Total Violation        0.000ns
Hold  :            7  Failing Endpoints,  Worst Slack       -0.031ns,  Total Violation       -0.113ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.526ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/addr_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        1.743ns  (logic 0.204ns (11.704%)  route 1.539ns (88.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.292ns = ( 14.292 - 8.000 ) 
    Source Clock Delay      (SCD):    6.934ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, estimated)        2.018     2.018    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.111 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, estimated)        1.359     3.470    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.547 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, estimated)        1.458     5.005    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.098 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=756, estimated)      1.836     6.934    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/CLK_DCLK
    SLICE_X209Y97        FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y97        FDRE (Prop_fdre_C_Q)         0.204     7.138 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=744, estimated)      1.539     8.677    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X220Y141       FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/addr_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, estimated)        1.917     9.917    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    10.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, estimated)        1.226    11.226    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.299 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, estimated)        1.385    12.684    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.767 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=756, estimated)      1.525    14.292    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/CLK_DCLK
    SLICE_X220Y141       FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/addr_reg_reg[0]/C
                         clock pessimism              0.346    14.638    
                         clock uncertainty           -0.071    14.567    
    SLICE_X220Y141       FDRE (Setup_fdre_C_R)       -0.364    14.203    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/addr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.203    
                         arrival time                          -8.677    
  -------------------------------------------------------------------
                         slack                                  5.526    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.031ns  (arrival time - required time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPADDR[0]
                            (rising edge-triggered cell GTXE2_COMMON clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.100ns (36.096%)  route 0.177ns (63.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.966ns
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, estimated)        1.001     1.001    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.027 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, estimated)        0.626     1.653    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.703 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, estimated)        0.723     2.426    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.452 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=756, estimated)      0.800     3.252    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK_DCLK
    SLICE_X221Y75        FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y75        FDRE (Prop_fdre_C_Q)         0.100     3.352 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/addr_reg[0]/Q
                         net (fo=1, estimated)        0.177     3.529    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/DRP_ADDR[0]
    GTXE2_COMMON_X1Y1    GTXE2_COMMON                                 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, estimated)        1.053     1.053    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.083 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, estimated)        0.826     1.909    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.962 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, estimated)        0.761     2.723    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.753 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=756, estimated)      1.212     3.966    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/CLK_DCLK
    GTXE2_COMMON_X1Y1    GTXE2_COMMON                                 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK
                         clock pessimism             -0.510     3.456    
    GTXE2_COMMON_X1Y1    GTXE2_COMMON (Hold_gtxe2_common_DRPCLK_DRPADDR[0])
                                                      0.104     3.560    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i
  -------------------------------------------------------------------
                         required time                         -3.560    
                         arrival time                           3.529    
  -------------------------------------------------------------------
                         slack                                 -0.031    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_x1y0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X1Y11  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y3      host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X218Y138       host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[15]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X220Y123       host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/di_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mux_x1y0
  To Clock:  clk_125mhz_mux_x1y0

Setup :            0  Failing Endpoints,  Worst Slack        4.547ns,  Total Violation        0.000ns
Hold  :          203  Failing Endpoints,  Worst Slack       -0.359ns,  Total Violation      -39.406ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.547ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[0]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x1y0 rise@8.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 0.902ns (28.873%)  route 2.222ns (71.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.635ns = ( 14.635 - 8.000 ) 
    Source Clock Delay      (SCD):    6.935ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, estimated)        2.018     2.018    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.111 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, estimated)        1.359     3.470    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.547 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, estimated)        1.458     5.005    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.098 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2527, estimated)     1.837     6.935    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pclk_sel_reg
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                                r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[0])
                                                      0.902     7.837 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[0]
                         net (fo=7, estimated)        2.222    10.059    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/RXCHBONDO[0]
    GTXE2_CHANNEL_X1Y4   GTXE2_CHANNEL                                r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, estimated)        1.917     9.917    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    10.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, estimated)        1.226    11.226    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.299 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, estimated)        1.385    12.684    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.767 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2527, estimated)     1.867    14.635    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/CLK_RXUSRCLK
    GTXE2_CHANNEL_X1Y4   GTXE2_CHANNEL                                r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.346    14.980    
                         clock uncertainty           -0.071    14.909    
    GTXE2_CHANNEL_X1Y4   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[0])
                                                     -0.303    14.606    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                         -10.059    
  -------------------------------------------------------------------
                         slack                                  4.547    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.359ns  (arrival time - required time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_7_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX7CHARISK[0]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x1y0 rise@0.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.100ns (34.788%)  route 0.187ns (65.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.735ns
    Source Clock Delay      (SCD):    3.264ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, estimated)        1.001     1.001    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.027 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, estimated)        0.626     1.653    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.703 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, estimated)        0.723     2.426    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.452 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2527, estimated)     0.812     3.264    host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_7_i/pclk_sel_reg
    SLICE_X210Y99        FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_7_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y99        FDRE (Prop_fdre_C_Q)         0.100     3.364 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_7_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/Q
                         net (fo=1, estimated)        0.187     3.551    host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_6[0]
    PCIE_X1Y0            PCIE_2_1                                     r  host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX7CHARISK[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, estimated)        1.053     1.053    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.083 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, estimated)        0.826     1.909    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.962 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, estimated)        0.761     2.723    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.753 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2527, estimated)     0.982     3.735    host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pclk_sel_reg
    PCIE_X1Y0            PCIE_2_1                                     r  host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.330     3.405    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX7CHARISK[0])
                                                      0.505     3.910    host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.910    
                         arrival time                           3.551    
  -------------------------------------------------------------------
                         slack                                 -0.359    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_mux_x1y0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PCIE_2_1/PIPECLK  n/a            4.000         8.000       4.000      PCIE_X1Y0      host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
Low Pulse Width   Fast    SRL16E/CLK        n/a            0.642         4.000       3.358      SLICE_X204Y99  host_pcieHostTop_ep7/pcie_ep/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK        n/a            0.642         4.000       3.358      SLICE_X204Y99  host_pcieHostTop_ep7/pcie_ep/inst/inst/ltssm_reg1_reg[0]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_x1y0
  To Clock:  clk_250mhz_x1y0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz_x1y0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCTRL/I1         n/a            1.409         4.000       2.592      BUFGCTRL_X0Y1    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y3  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_mux_x1y0
  To Clock:  clk_250mhz_mux_x1y0

Setup :            0  Failing Endpoints,  Worst Slack        0.553ns,  Total Violation        0.000ns
Hold  :          203  Failing Endpoints,  Worst Slack       -0.359ns,  Total Violation      -39.406ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.553ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[0]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x1y0 rise@4.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 0.902ns (28.873%)  route 2.222ns (71.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.635ns = ( 10.635 - 4.000 ) 
    Source Clock Delay      (SCD):    6.935ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, estimated)        2.018     2.018    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.111 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, estimated)        1.359     3.470    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.547 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, estimated)        1.458     5.005    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     5.098 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2527, estimated)     1.837     6.935    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pclk_sel_reg
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                                r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[0])
                                                      0.902     7.837 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[0]
                         net (fo=7, estimated)        2.222    10.059    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/RXCHBONDO[0]
    GTXE2_CHANNEL_X1Y4   GTXE2_CHANNEL                                r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, estimated)        1.917     5.917    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     6.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, estimated)        1.226     7.226    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.299 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, estimated)        1.385     8.684    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     8.767 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2527, estimated)     1.867    10.635    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/CLK_RXUSRCLK
    GTXE2_CHANNEL_X1Y4   GTXE2_CHANNEL                                r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.346    10.980    
                         clock uncertainty           -0.065    10.916    
    GTXE2_CHANNEL_X1Y4   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[0])
                                                     -0.303    10.613    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                         10.613    
                         arrival time                         -10.059    
  -------------------------------------------------------------------
                         slack                                  0.553    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.359ns  (arrival time - required time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_7_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX7CHARISK[0]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x1y0 rise@0.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.100ns (34.788%)  route 0.187ns (65.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.735ns
    Source Clock Delay      (SCD):    3.264ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, estimated)        1.001     1.001    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.027 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, estimated)        0.626     1.653    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.703 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, estimated)        0.723     2.426    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.452 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2527, estimated)     0.812     3.264    host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_7_i/pclk_sel_reg
    SLICE_X210Y99        FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_7_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y99        FDRE (Prop_fdre_C_Q)         0.100     3.364 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_7_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/Q
                         net (fo=1, estimated)        0.187     3.551    host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_6[0]
    PCIE_X1Y0            PCIE_2_1                                     r  host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX7CHARISK[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, estimated)        1.053     1.053    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.083 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, estimated)        0.826     1.909    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.962 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, estimated)        0.761     2.723    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.753 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2527, estimated)     0.982     3.735    host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pclk_sel_reg
    PCIE_X1Y0            PCIE_2_1                                     r  host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.330     3.405    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX7CHARISK[0])
                                                      0.505     3.910    host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.910    
                         arrival time                           3.551    
  -------------------------------------------------------------------
                         slack                                 -0.359    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz_mux_x1y0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PCIE_2_1/PIPECLK  n/a            4.000         4.000       0.000      PCIE_X1Y0      host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
Low Pulse Width   Slow    SRL16E/CLK        n/a            0.642         2.000       1.358      SLICE_X204Y99  host_pcieHostTop_ep7/pcie_ep/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK        n/a            0.642         2.000       1.358      SLICE_X204Y99  host_pcieHostTop_ep7/pcie_ep/inst/inst/ltssm_reg1_reg[0]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb
  To Clock:  mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y3  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y3  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  userclk1
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        0.294ns,  Total Violation        0.000ns
Hold  :          243  Failing Endpoints,  Worst Slack       -0.152ns,  Total Violation      -16.508ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.294ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (userclk1 rise@2.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.527ns (49.206%)  route 0.544ns (50.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.309ns = ( 8.309 - 2.000 ) 
    Source Clock Delay      (SCD):    6.760ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, estimated)        2.018     2.018    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.111 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, estimated)        1.359     3.470    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.547 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, estimated)        1.458     5.005    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.098 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, estimated)        1.662     6.760    host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/user_clk
    PCIE_X1Y0            PCIE_2_1                                     r  host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[11])
                                                      0.527     7.287 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[11]
                         net (fo=1, estimated)        0.544     7.831    host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/pipe_stages_1.pipe_rx_chanisaligned_q_reg_3[11]
    RAMB36_X13Y24        RAMB36E1                                     r  host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      2.000     2.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     2.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, estimated)        1.917     3.917    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     4.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, estimated)        1.226     5.226    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.299 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, estimated)        1.385     6.684    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.767 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, estimated)        1.542     8.309    host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/user_clk
    RAMB36_X13Y24        RAMB36E1                                     r  host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.418     8.727    
                         clock uncertainty           -0.059     8.667    
    RAMB36_X13Y24        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[10])
                                                     -0.543     8.124    host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                          8.124    
                         arrival time                          -7.831    
  -------------------------------------------------------------------
                         slack                                  0.294    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.152ns  (arrival time - required time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.006ns (2.979%)  route 0.195ns (97.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.757ns
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, estimated)        1.001     1.001    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.027 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, estimated)        0.626     1.653    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.703 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, estimated)        0.723     2.426    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.452 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, estimated)        0.758     3.209    host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/user_clk
    PCIE_X1Y0            PCIE_2_1                                     r  host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[38])
                                                      0.006     3.215 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[38]
                         net (fo=1, estimated)        0.195     3.411    host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/pipe_stages_1.pipe_rx_chanisaligned_q_reg_3[2]
    RAMB36_X13Y23        RAMB36E1                                     r  host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, estimated)        1.053     1.053    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.083 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, estimated)        0.826     1.909    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.962 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, estimated)        0.761     2.723    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.753 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, estimated)        1.004     3.757    host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/user_clk
    RAMB36_X13Y23        RAMB36E1                                     r  host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism             -0.490     3.267    
    RAMB36_X13Y23        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.296     3.563    host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -3.563    
                         arrival time                           3.411    
  -------------------------------------------------------------------
                         slack                                 -0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk1
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     PCIE_2_1/USERCLK    n/a               2.000         2.000       0.000      PCIE_X1Y0        host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a               213.360       2.000       211.360    MMCME2_ADV_X0Y3  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
Max Skew    Fast    PCIE_2_1/USERCLK    PCIE_2_1/PIPECLK  0.560         0.454       0.106      PCIE_X1Y0        host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK



---------------------------------------------------------------------------------------------------
From Clock:  userclk2
  To Clock:  userclk2

Setup :           11  Failing Endpoints,  Worst Slack       -0.081ns,  Total Violation       -0.352ns
Hold  :          209  Failing Endpoints,  Worst Slack       -0.157ns,  Total Violation      -12.182ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.081ns  (required time - arrival time)
  Source:                 host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_3_memory/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_tlpOutFifo/data0_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 2.071ns (52.127%)  route 1.902ns (47.873%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.401ns = ( 10.401 - 4.000 ) 
    Source Clock Delay      (SCD):    6.899ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, estimated)        2.018     2.018    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.111 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, estimated)        1.359     3.470    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.547 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, estimated)        1.458     5.005    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.098 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=12792, estimated)    1.801     6.899    host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_3_memory/CLK
    RAMB18_X12Y29        RAMB18E1                                     r  host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_3_memory/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X12Y29        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[10])
                                                      1.800     8.699 r  host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_3_memory/RAM_reg/DOBDO[10]
                         net (fo=2, estimated)        0.695     9.394    host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_3_memory/memSlaveEngine_writeDataMimo_ifc_vfStorage_3_memory_DOB[26]
    SLICE_X182Y70        LUT3 (Prop_lut3_I0_O)        0.051     9.445 f  host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_3_memory/data1_reg[98]_i_3/O
                         net (fo=3, estimated)        0.497     9.942    host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_2_memory/RAM_reg_5
    SLICE_X182Y68        LUT6 (Prop_lut6_I5_O)        0.134    10.076 f  host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_2_memory/data1_reg[2]_i_3__0/O
                         net (fo=1, estimated)        0.407    10.483    host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_3_memory/memSlaveEngine_writeDataMimo_ifc_rReadIndex_reg[1]
    SLICE_X181Y69        LUT6 (Prop_lut6_I5_O)        0.043    10.526 r  host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_3_memory/data1_reg[2]_i_1/O
                         net (fo=2, estimated)        0.303    10.829    host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_tlpOutFifo/D[1]
    SLICE_X181Y69        LUT6 (Prop_lut6_I3_O)        0.043    10.872 r  host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_tlpOutFifo/data0_reg[2]_i_1__5/O
                         net (fo=1, routed)           0.000    10.872    host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_tlpOutFifo/data0_reg[2]_i_1__5_n_0
    SLICE_X181Y69        FDRE                                         r  host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_tlpOutFifo/data0_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, estimated)        1.917     5.917    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     6.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, estimated)        1.226     7.226    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.299 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, estimated)        1.385     8.684    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.767 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=12792, estimated)    1.634    10.401    host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_tlpOutFifo/CLK
    SLICE_X181Y69        FDRE                                         r  host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_tlpOutFifo/data0_reg_reg[2]/C
                         clock pessimism              0.421    10.822    
                         clock uncertainty           -0.065    10.757    
    SLICE_X181Y69        FDRE (Setup_fdre_C_D)        0.033    10.790    host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_tlpOutFifo/data0_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.790    
                         arrival time                         -10.872    
  -------------------------------------------------------------------
                         slack                                 -0.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.157ns  (arrival time - required time)
  Source:                 host_pcieHostTop_pciehost_arbiter/tlp_out_fifo/data0_reg_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            host_pcieHostTop_pciehost_traceif/toPcieTraceBram_cbram_bram/RAM_reg_4/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.128ns (27.841%)  route 0.332ns (72.159%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.909ns
    Source Clock Delay      (SCD):    3.239ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, estimated)        1.001     1.001    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.027 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, estimated)        0.626     1.653    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.703 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, estimated)        0.723     2.426    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.452 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=12792, estimated)    0.787     3.239    host_pcieHostTop_pciehost_arbiter/tlp_out_fifo/CLK_epPcieClock
    SLICE_X203Y50        FDRE                                         r  host_pcieHostTop_pciehost_arbiter/tlp_out_fifo/data0_reg_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y50        FDRE (Prop_fdre_C_Q)         0.100     3.339 r  host_pcieHostTop_pciehost_arbiter/tlp_out_fifo/data0_reg_reg[82]/Q
                         net (fo=4, estimated)        0.214     3.553    host_pcieHostTop_pciehost_arbiter/tlp_out_fifo/D_OUT[82]
    SLICE_X203Y46        LUT2 (Prop_lut2_I0_O)        0.028     3.581 r  host_pcieHostTop_pciehost_arbiter/tlp_out_fifo/RAM_reg_4_i_6/O
                         net (fo=1, estimated)        0.118     3.699    host_pcieHostTop_pciehost_traceif/toPcieTraceBram_cbram_bram/DIA[82]
    RAMB36_X13Y9         RAMB36E1                                     r  host_pcieHostTop_pciehost_traceif/toPcieTraceBram_cbram_bram/RAM_reg_4/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, estimated)        1.053     1.053    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.083 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, estimated)        0.826     1.909    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.962 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, estimated)        0.761     2.723    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.753 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=12792, estimated)    1.156     3.909    host_pcieHostTop_pciehost_traceif/toPcieTraceBram_cbram_bram/CLK_epPcieClock
    RAMB36_X13Y9         RAMB36E1                                     r  host_pcieHostTop_pciehost_traceif/toPcieTraceBram_cbram_bram/RAM_reg_4/CLKARDCLK
                         clock pessimism             -0.350     3.559    
    RAMB36_X13Y9         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.296     3.855    host_pcieHostTop_pciehost_traceif/toPcieTraceBram_cbram_bram/RAM_reg_4
  -------------------------------------------------------------------
                         required time                         -3.855    
                         arrival time                           3.699    
  -------------------------------------------------------------------
                         slack                                 -0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk2
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     PCIE_2_1/USERCLK2  n/a            4.000         4.000       0.000      PCIE_X1Y0        host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       4.000       96.000     MMCME2_ADV_X1Y1  host_pcieHostTop_ep7/clkgen_pll/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X1Y1  host_pcieHostTop_ep7/clkgen_pll/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X1Y1  host_pcieHostTop_ep7/clkgen_pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkgen_pll_CLKFBOUT
  To Clock:  clkgen_pll_CLKFBOUT

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkgen_pll_CLKFBOUT
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { host_pcieHostTop_ep7/clkgen_pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         4.000       2.592      BUFGCTRL_X0Y4    host_pcieHostTop_ep7/clkgen_pll_clkfbbuf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       4.000       96.000     MMCME2_ADV_X1Y1  host_pcieHostTop_ep7/clkgen_pll/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clkgen_pll_CLKOUT1
  To Clock:  clkgen_pll_CLKOUT1

Setup :            0  Failing Endpoints,  Worst Slack        3.983ns,  Total Violation        0.000ns
Hold  :          390  Failing Endpoints,  Worst Slack       -0.217ns,  Total Violation      -16.482ns
PW    :            0  Failing Endpoints,  Worst Slack       19.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.983ns  (required time - arrival time)
  Source:                 tile_0/lHost_mem/cci_m33_bram_bram/RAM_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkgen_pll_CLKOUT1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tile_0/lHost_mem/cci_m34_rqs_00_reg[2284]/R
                            (rising edge-triggered cell FDRE clocked by clkgen_pll_CLKOUT1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkgen_pll_CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkgen_pll_CLKOUT1 rise@40.000ns - clkgen_pll_CLKOUT1 rise@0.000ns)
  Data Path Delay:        35.741ns  (logic 8.490ns (23.754%)  route 27.251ns (76.246%))
  Logic Levels:           63  (CARRY4=15 LUT2=2 LUT3=8 LUT4=8 LUT5=12 LUT6=18)
  Clock Path Skew:        0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.072ns = ( 46.072 - 40.000 ) 
    Source Clock Delay      (SCD):    6.376ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkgen_pll_CLKOUT1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, estimated)        2.018     2.018    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.111 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, estimated)        1.359     3.470    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.547 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, estimated)        1.458     5.005    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.098 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=12792, estimated)    1.711     6.809    host_pcieHostTop_ep7/CLK_epPcieClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.942     2.867 r  host_pcieHostTop_ep7/clkgen_pll/CLKOUT1
                         net (fo=1, estimated)        2.138     5.005    host_pcieHostTop_ep7/clkgen_pll_CLKOUT1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     5.098 r  host_pcieHostTop_ep7/clkgen_clkout1buffer/O
                         net (fo=77086, estimated)    1.278     6.376    tile_0/lHost_mem/cci_m33_bram_bram/CLK_epPortalClock
    RAMB36_X5Y39         RAMB36E1                                     r  tile_0/lHost_mem/cci_m33_bram_bram/RAM_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y39         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      1.800     8.176 r  tile_0/lHost_mem/cci_m33_bram_bram/RAM_reg_3/DOBDO[12]
                         net (fo=6, estimated)        0.729     8.905    tile_0/lHost_mem/cci_m33_bram_bram/DOB_R[60]
    SLICE_X71Y197        LUT4 (Prop_lut4_I3_O)        0.043     8.948 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[478]_i_30/O
                         net (fo=1, routed)           0.000     8.948    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[478]_i_30_n_0
    SLICE_X71Y197        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     9.207 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv_reg[478]_i_17/CO[3]
                         net (fo=25, estimated)       0.528     9.735    tile_0/lHost_mem/cci_m33_bram_bram/cci_m33_bram_bram_b_read__147_BITS_119_TO_112__ETC___d2164
    SLICE_X69Y196        LUT3 (Prop_lut3_I1_O)        0.054     9.789 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[479]_i_72/O
                         net (fo=1, estimated)        0.459    10.248    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[479]_i_72_n_0
    SLICE_X69Y196        LUT6 (Prop_lut6_I1_O)        0.137    10.385 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[479]_i_54/O
                         net (fo=1, estimated)        0.188    10.573    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[479]_i_54_n_0
    SLICE_X71Y196        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250    10.823 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv_reg[479]_i_33/CO[3]
                         net (fo=10, estimated)       0.470    11.293    tile_0/lHost_mem/cci_m33_bram_bram/cci_m33_bram_bram_b_read__147_BITS_111_TO_104__ETC___d2166
    SLICE_X71Y195        LUT5 (Prop_lut5_I3_O)        0.043    11.336 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[480]_i_53/O
                         net (fo=5, estimated)        0.521    11.857    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[480]_i_53_n_0
    SLICE_X77Y194        LUT4 (Prop_lut4_I2_O)        0.043    11.900 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[480]_i_85/O
                         net (fo=1, routed)           0.000    11.900    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[480]_i_85_n_0
    SLICE_X77Y194        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    12.159 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv_reg[480]_i_46/CO[3]
                         net (fo=26, estimated)       0.634    12.793    tile_0/lHost_mem/cci_m33_bram_bram/cci_m33_bram_bram_b_read__147_BITS_103_TO_96_1_ETC___d2168
    SLICE_X71Y193        LUT3 (Prop_lut3_I1_O)        0.055    12.848 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[480]_i_50/O
                         net (fo=1, estimated)        0.185    13.033    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[480]_i_50_n_0
    SLICE_X71Y193        LUT6 (Prop_lut6_I1_O)        0.137    13.170 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[480]_i_15/O
                         net (fo=1, estimated)        0.332    13.502    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[480]_i_15_n_0
    SLICE_X72Y194        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253    13.755 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv_reg[480]_i_6/CO[3]
                         net (fo=11, estimated)       0.415    14.170    tile_0/lHost_mem/cci_m33_bram_bram/cci_m33_bram_bram_b_read__147_BITS_95_TO_88_15_ETC___d2170
    SLICE_X71Y193        LUT5 (Prop_lut5_I3_O)        0.043    14.213 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[480]_i_66/O
                         net (fo=5, estimated)        0.510    14.723    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[480]_i_66_n_0
    SLICE_X77Y192        LUT4 (Prop_lut4_I0_O)        0.043    14.766 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[480]_i_27/O
                         net (fo=1, routed)           0.000    14.766    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[480]_i_27_n_0
    SLICE_X77Y192        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.033 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv_reg[480]_i_7/CO[3]
                         net (fo=27, estimated)       0.383    15.416    tile_0/lHost_mem/cci_m33_bram_bram/cci_m33_bram_bram_b_read__147_BITS_87_TO_80_15_ETC___d2172
    SLICE_X77Y191        LUT3 (Prop_lut3_I1_O)        0.052    15.468 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[480]_i_73/O
                         net (fo=1, estimated)        0.342    15.810    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[480]_i_73_n_0
    SLICE_X77Y190        LUT6 (Prop_lut6_I1_O)        0.132    15.942 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[480]_i_40/O
                         net (fo=1, estimated)        0.208    16.150    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[480]_i_40_n_0
    SLICE_X75Y191        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    16.419 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv_reg[480]_i_9/CO[3]
                         net (fo=11, estimated)       0.402    16.821    tile_0/lHost_mem/cci_m33_bram_bram/cci_m33_bram_bram_b_read__147_BITS_79_TO_72_15_ETC___d2174
    SLICE_X77Y191        LUT5 (Prop_lut5_I3_O)        0.043    16.864 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[481]_i_85/O
                         net (fo=5, estimated)        0.573    17.437    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[481]_i_85_n_0
    SLICE_X88Y191        LUT4 (Prop_lut4_I2_O)        0.043    17.480 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[480]_i_35/O
                         net (fo=1, routed)           0.000    17.480    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[480]_i_35_n_0
    SLICE_X88Y191        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    17.747 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv_reg[480]_i_8/CO[3]
                         net (fo=27, estimated)       0.495    18.242    tile_0/lHost_mem/cci_m33_bram_bram/cci_m33_bram_bram_b_read__147_BITS_71_TO_64_15_ETC___d2176
    SLICE_X89Y191        LUT3 (Prop_lut3_I1_O)        0.052    18.294 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[481]_i_86/O
                         net (fo=1, estimated)        0.295    18.589    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[481]_i_86_n_0
    SLICE_X89Y191        LUT6 (Prop_lut6_I1_O)        0.136    18.725 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[481]_i_48/O
                         net (fo=1, estimated)        0.276    19.001    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[481]_i_48_n_0
    SLICE_X90Y191        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    19.270 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv_reg[481]_i_13/CO[3]
                         net (fo=12, estimated)       0.391    19.661    tile_0/lHost_mem/cci_m33_bram_bram/cci_m33_bram_bram_b_read__147_BITS_63_TO_56_15_ETC___d2178
    SLICE_X91Y191        LUT5 (Prop_lut5_I3_O)        0.043    19.704 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[482]_i_113/O
                         net (fo=5, estimated)        0.523    20.227    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[482]_i_113_n_0
    SLICE_X95Y192        LUT4 (Prop_lut4_I2_O)        0.043    20.270 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[481]_i_43/O
                         net (fo=1, routed)           0.000    20.270    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[481]_i_43_n_0
    SLICE_X95Y192        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.537 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv_reg[481]_i_12/CO[3]
                         net (fo=28, estimated)       0.465    21.002    tile_0/lHost_mem/cci_m33_bram_bram/cci_m33_bram_bram_b_read__147_BITS_55_TO_48_15_ETC___d2180
    SLICE_X97Y191        LUT3 (Prop_lut3_I1_O)        0.052    21.054 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[481]_i_67/O
                         net (fo=1, estimated)        0.293    21.347    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[481]_i_67_n_0
    SLICE_X97Y191        LUT6 (Prop_lut6_I1_O)        0.132    21.479 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[481]_i_29/O
                         net (fo=1, estimated)        0.193    21.672    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[481]_i_29_n_0
    SLICE_X97Y192        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190    21.862 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv_reg[481]_i_11/CO[3]
                         net (fo=12, estimated)       0.404    22.266    tile_0/lHost_mem/cci_m33_bram_bram/cci_m33_bram_bram_b_read__147_BITS_47_TO_40_15_ETC___d2182
    SLICE_X99Y192        LUT5 (Prop_lut5_I3_O)        0.043    22.309 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[482]_i_103/O
                         net (fo=5, estimated)        0.453    22.762    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[482]_i_103_n_0
    SLICE_X97Y190        LUT4 (Prop_lut4_I0_O)        0.043    22.805 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[481]_i_27/O
                         net (fo=1, routed)           0.000    22.805    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[481]_i_27_n_0
    SLICE_X97Y190        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    23.072 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv_reg[481]_i_10/CO[3]
                         net (fo=28, estimated)       0.473    23.545    tile_0/lHost_mem/cci_m33_bram_bram/cci_m33_bram_bram_b_read__147_BITS_39_TO_32_15_ETC___d2184
    SLICE_X97Y187        LUT3 (Prop_lut3_I1_O)        0.052    23.597 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[479]_i_37/O
                         net (fo=1, estimated)        0.295    23.892    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[479]_i_37_n_0
    SLICE_X97Y187        LUT6 (Prop_lut6_I1_O)        0.136    24.028 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[479]_i_18/O
                         net (fo=1, estimated)        0.304    24.332    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[479]_i_18_n_0
    SLICE_X97Y189        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    24.601 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv_reg[479]_i_8/CO[3]
                         net (fo=13, estimated)       0.364    24.965    tile_0/lHost_mem/cci_m33_bram_bram/cci_m33_bram_bram_b_read__147_BITS_31_TO_24_15_ETC___d2186
    SLICE_X97Y187        LUT5 (Prop_lut5_I3_O)        0.043    25.008 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[482]_i_50/O
                         net (fo=5, estimated)        0.438    25.446    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[482]_i_50_n_0
    SLICE_X99Y188        LUT4 (Prop_lut4_I2_O)        0.043    25.489 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[482]_i_62/O
                         net (fo=1, routed)           0.000    25.489    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[482]_i_62_n_0
    SLICE_X99Y188        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    25.748 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv_reg[482]_i_22/CO[3]
                         net (fo=25, estimated)       0.477    26.225    tile_0/lHost_mem/cci_m33_bram_bram/cci_m33_bram_bram_b_read__147_BITS_23_TO_16_15_ETC___d2188
    SLICE_X97Y187        LUT3 (Prop_lut3_I1_O)        0.055    26.280 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[482]_i_112/O
                         net (fo=2, estimated)        0.284    26.564    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[482]_i_112_n_0
    SLICE_X99Y187        LUT6 (Prop_lut6_I4_O)        0.137    26.701 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[482]_i_66/O
                         net (fo=1, estimated)        0.279    26.980    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[482]_i_66_n_0
    SLICE_X101Y187       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    27.249 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv_reg[482]_i_23/CO[3]
                         net (fo=13, estimated)       0.378    27.627    tile_0/lHost_mem/cci_m33_bram_bram/cci_m33_bram_bram_b_read__147_BITS_15_TO_8_149_ETC___d2190
    SLICE_X101Y188       LUT5 (Prop_lut5_I3_O)        0.043    27.670 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[482]_i_7/O
                         net (fo=8, estimated)        0.534    28.204    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[482]_i_7_n_0
    SLICE_X99Y185        LUT4 (Prop_lut4_I0_O)        0.043    28.247 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[482]_i_45/O
                         net (fo=1, routed)           0.000    28.247    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[482]_i_45_n_0
    SLICE_X99Y185        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    28.440 f  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv_reg[482]_i_15/CO[3]
                         net (fo=7, estimated)        0.457    28.897    tile_0/lHost_mem/cci_m33_bram_bram/cci_m33_bram_bram_b_read__147_BITS_7_TO_0_148__ETC___d2192
    SLICE_X89Y185        LUT6 (Prop_lut6_I5_O)        0.043    28.940 f  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[482]_i_28/O
                         net (fo=1, estimated)        0.298    29.238    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[482]_i_28_n_0
    SLICE_X88Y185        LUT6 (Prop_lut6_I5_O)        0.043    29.281 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[482]_i_8/O
                         net (fo=17, estimated)       0.304    29.585    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[482]_i_8_n_0
    SLICE_X86Y185        LUT6 (Prop_lut6_I4_O)        0.043    29.628 f  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[481]_i_2/O
                         net (fo=127, estimated)      0.777    30.405    tile_0/lHost_mem/cci_m3_pff/RAM_reg_0_201
    SLICE_X85Y166        LUT5 (Prop_lut5_I0_O)        0.043    30.448 f  tile_0/lHost_mem/cci_m3_pff/cci_m6_pff_rv[255]_i_3/O
                         net (fo=129, estimated)      0.533    30.981    tile_0/lHost_mem/cci_m3_pff/cci_m5_pff_rv_EN_port0__write
    SLICE_X77Y173        LUT2 (Prop_lut2_I0_O)        0.043    31.024 f  tile_0/lHost_mem/cci_m3_pff/RAM_reg_0_i_182__2/O
                         net (fo=1, estimated)        0.097    31.121    tile_0/lHost_mem/cci_m3_pff/WILL_FIRE_RL_cci_m133_rule_ir_victims_000
    SLICE_X77Y173        LUT6 (Prop_lut6_I3_O)        0.043    31.164 r  tile_0/lHost_mem/cci_m3_pff/RAM_reg_0_i_161__2/O
                         net (fo=1, estimated)        1.101    32.265    tile_0/lHost_mem/cci_m3_pff/RAM_reg_0_i_161__2_n_0
    SLICE_X75Y200        LUT6 (Prop_lut6_I1_O)        0.043    32.308 r  tile_0/lHost_mem/cci_m3_pff/RAM_reg_0_i_99__7/O
                         net (fo=1, estimated)        0.674    32.982    tile_0/lHost_mem/cci_m33_bram_bram/cci_m16_initDone_reg
    SLICE_X80Y211        LUT6 (Prop_lut6_I1_O)        0.043    33.025 r  tile_0/lHost_mem/cci_m33_bram_bram/RAM_reg_0_i_55__5/O
                         net (fo=26, estimated)       0.424    33.449    tile_0/lHost_mem/cci_m33_bram_bram/RAM_reg_0_i_55__5_n_0
    SLICE_X79Y214        LUT6 (Prop_lut6_I5_O)        0.043    33.492 f  tile_0/lHost_mem/cci_m33_bram_bram/RAM_reg_0_i_2__1/O
                         net (fo=55, estimated)       1.333    34.825    tile_0/lHost_mem/cci_m33_bram_bram/ENB
    SLICE_X79Y173        LUT5 (Prop_lut5_I0_O)        0.043    34.868 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m4_pff_rv[339]_i_2/O
                         net (fo=480, estimated)      0.740    35.608    tile_0/lHost_mem/cci_m33_bram_bram/cci_m5_pff_rv_reg[339]_0
    SLICE_X77Y164        LUT2 (Prop_lut2_I1_O)        0.052    35.660 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m34_maddrs_00[511]_i_30/O
                         net (fo=5, estimated)        1.002    36.662    tile_0/lHost_mem/cci_m33_bram_bram/cci_m4_pff_rv_port1__read[0]
    SLICE_X53Y148        LUT6 (Prop_lut6_I5_O)        0.136    36.798 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m4_pff_rv[338]_i_72/O
                         net (fo=1, estimated)        0.190    36.988    tile_0/lHost_mem/cci_m33_bram_bram/cci_m4_pff_rv[338]_i_72_n_0
    SLICE_X52Y149        LUT6 (Prop_lut6_I5_O)        0.043    37.031 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m4_pff_rv[338]_i_47/O
                         net (fo=1, estimated)        0.281    37.312    tile_0/lHost_mem/cci_m3_pff/cci_m34_msts_00_reg[17]_4
    SLICE_X52Y152        LUT6 (Prop_lut6_I1_O)        0.043    37.355 r  tile_0/lHost_mem/cci_m3_pff/cci_m4_pff_rv[338]_i_26/O
                         net (fo=1, estimated)        0.389    37.744    tile_0/lHost_mem/cci_m3_pff/cci_m4_pff_rv[338]_i_26_n_0
    SLICE_X53Y158        LUT5 (Prop_lut5_I2_O)        0.043    37.787 r  tile_0/lHost_mem/cci_m3_pff/cci_m4_pff_rv[338]_i_10/O
                         net (fo=3, estimated)        0.293    38.080    tile_0/lHost_mem/cci_m3_pff/cci_m4_pff_rv[338]_i_10_n_0
    SLICE_X55Y158        LUT6 (Prop_lut6_I2_O)        0.043    38.123 f  tile_0/lHost_mem/cci_m3_pff/cci_m4_pff_rv[338]_i_4/O
                         net (fo=225, estimated)      0.635    38.758    tile_0/lHost_mem/cci_m3_pff/WILL_FIRE_RL_cci_m133_rule_in_retry_00
    SLICE_X52Y155        LUT5 (Prop_lut5_I0_O)        0.043    38.801 r  tile_0/lHost_mem/cci_m3_pff/cci_m34_maddrs_00[511]_i_4/O
                         net (fo=73, estimated)       0.518    39.319    tile_0/lHost_mem/cci_m3_pff/WILL_FIRE_RL_cci_m133_rule_in_crq_00
    SLICE_X52Y151        LUT5 (Prop_lut5_I1_O)        0.043    39.362 r  tile_0/lHost_mem/cci_m3_pff/cci_m34_rqs_00[2280]_i_1/O
                         net (fo=323, estimated)      1.331    40.693    tile_0/lHost_mem/cci_m3_pff/p_1_in_0[12]
    SLICE_X42Y130        LUT3 (Prop_lut3_I1_O)        0.043    40.736 r  tile_0/lHost_mem/cci_m3_pff/cci_m34_rqs_00[2288]_i_1/O
                         net (fo=6, estimated)        1.381    42.117    tile_0/lHost_mem/cci_m3_pff_n_1290
    SLICE_X27Y162        FDRE                                         r  tile_0/lHost_mem/cci_m34_rqs_00_reg[2284]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkgen_pll_CLKOUT1 rise edge)
                                                     40.000    40.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000    40.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, estimated)        1.917    41.917    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    42.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, estimated)        1.226    43.226    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    43.299 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, estimated)        1.385    44.684    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    44.767 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=12792, estimated)    1.572    46.339    host_pcieHostTop_ep7/CLK_epPcieClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.687    42.652 r  host_pcieHostTop_ep7/clkgen_pll/CLKOUT1
                         net (fo=1, estimated)        2.031    44.683    host_pcieHostTop_ep7/clkgen_pll_CLKOUT1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    44.766 r  host_pcieHostTop_ep7/clkgen_clkout1buffer/O
                         net (fo=77086, estimated)    1.306    46.072    tile_0/lHost_mem/CLK_epPortalClock
    SLICE_X27Y162        FDRE                                         r  tile_0/lHost_mem/cci_m34_rqs_00_reg[2284]/C
                         clock pessimism              0.417    46.489    
                         clock uncertainty           -0.085    46.404    
    SLICE_X27Y162        FDRE (Setup_fdre_C_R)       -0.304    46.100    tile_0/lHost_mem/cci_m34_rqs_00_reg[2284]
  -------------------------------------------------------------------
                         required time                         46.100    
                         arrival time                         -42.117    
  -------------------------------------------------------------------
                         slack                                  3.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.217ns  (arrival time - required time)
  Source:                 tile_0/lHost_mem/cci_m79_pff/data0_reg_reg[236]/C
                            (rising edge-triggered cell FDRE clocked by clkgen_pll_CLKOUT1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tile_0/lHost_mem/cci_m71_pff/arr_reg_0_3_240_245/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkgen_pll_CLKOUT1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkgen_pll_CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkgen_pll_CLKOUT1 rise@0.000ns - clkgen_pll_CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.486%)  route 0.111ns (52.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.585ns
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkgen_pll_CLKOUT1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, estimated)        1.001     1.001    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.027 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, estimated)        0.626     1.653    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.703 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, estimated)        0.723     2.426    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.452 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=12792, estimated)    0.734     3.186    host_pcieHostTop_ep7/CLK_epPcieClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.820     1.366 r  host_pcieHostTop_ep7/clkgen_pll/CLKOUT1
                         net (fo=1, estimated)        1.060     2.426    host_pcieHostTop_ep7/clkgen_pll_CLKOUT1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.452 r  host_pcieHostTop_ep7/clkgen_clkout1buffer/O
                         net (fo=77086, estimated)    0.528     2.980    tile_0/lHost_mem/cci_m79_pff/CLK_epPortalClock
    SLICE_X115Y249       FDRE                                         r  tile_0/lHost_mem/cci_m79_pff/data0_reg_reg[236]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y249       FDRE (Prop_fdre_C_Q)         0.100     3.080 r  tile_0/lHost_mem/cci_m79_pff/data0_reg_reg[236]/Q
                         net (fo=3, estimated)        0.111     3.190    tile_0/lHost_mem/cci_m71_pff/arr_reg_0_3_240_245/DIA0
    SLICE_X116Y250       RAMD32                                       r  tile_0/lHost_mem/cci_m71_pff/arr_reg_0_3_240_245/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkgen_pll_CLKOUT1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, estimated)        1.053     1.053    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.083 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, estimated)        0.826     1.909    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.962 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, estimated)        0.761     2.723    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.753 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=12792, estimated)    0.974     3.727    host_pcieHostTop_ep7/CLK_epPcieClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.121     1.606 r  host_pcieHostTop_ep7/clkgen_pll/CLKOUT1
                         net (fo=1, estimated)        1.116     2.722    host_pcieHostTop_ep7/clkgen_pll_CLKOUT1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.752 r  host_pcieHostTop_ep7/clkgen_clkout1buffer/O
                         net (fo=77086, estimated)    0.833     3.585    tile_0/lHost_mem/cci_m71_pff/arr_reg_0_3_240_245/WCLK
    SLICE_X116Y250       RAMD32                                       r  tile_0/lHost_mem/cci_m71_pff/arr_reg_0_3_240_245/RAMA/CLK
                         clock pessimism             -0.309     3.277    
    SLICE_X116Y250       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     3.408    tile_0/lHost_mem/cci_m71_pff/arr_reg_0_3_240_245/RAMA
  -------------------------------------------------------------------
                         required time                         -3.408    
                         arrival time                           3.190    
  -------------------------------------------------------------------
                         slack                                 -0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkgen_pll_CLKOUT1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { host_pcieHostTop_ep7/clkgen_pll/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         40.000      37.905     RAMB36_X3Y48     tile_0/lHost_mem/cci_m66_bram_bram/RAM_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  host_pcieHostTop_ep7/clkgen_pll/CLKOUT1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         20.000      19.232     SLICE_X110Y213   tile_0/lHost_tester_refMem/arr_reg_1856_1919_72_74/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         20.000      19.232     SLICE_X136Y175   tile_0/lHost_tester_refMem/arr_reg_1856_1919_78_80/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mux_x1y0
  To Clock:  clk_125mhz_x1y0

Setup :            0  Failing Endpoints,  Worst Slack        6.480ns,  Total Violation        0.000ns
Hold  :           20  Failing Endpoints,  Worst Slack       -0.131ns,  Total Violation       -1.577ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.480ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_sequential_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.302ns (24.774%)  route 0.917ns (75.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.464ns = ( 14.464 - 8.000 ) 
    Source Clock Delay      (SCD):    6.933ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, estimated)        2.018     2.018    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.111 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, estimated)        1.359     3.470    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.547 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, estimated)        1.458     5.005    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.098 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2527, estimated)     1.835     6.933    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/CLK_RXUSRCLK
    SLICE_X216Y88        FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_sequential_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y88        FDRE (Prop_fdre_C_Q)         0.259     7.192 f  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_sequential_fsm_reg[2]/Q
                         net (fo=7, estimated)        0.484     7.676    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm[2]
    SLICE_X216Y88        LUT3 (Prop_lut3_I2_O)        0.043     7.719 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/start_reg1_i_1/O
                         net (fo=2, estimated)        0.433     8.152    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/DRP_START
    SLICE_X215Y96        FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, estimated)        1.917     9.917    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    10.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, estimated)        1.226    11.226    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.299 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, estimated)        1.385    12.684    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.767 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=756, estimated)      1.697    14.464    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK_DCLK
    SLICE_X215Y96        FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/C
                         clock pessimism              0.248    14.712    
                         clock uncertainty           -0.071    14.641    
    SLICE_X215Y96        FDRE (Setup_fdre_C_D)       -0.009    14.632    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                          -8.152    
  -------------------------------------------------------------------
                         slack                                  6.480    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.131ns  (arrival time - required time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.118ns (55.602%)  route 0.094ns (44.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.799ns
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, estimated)        1.001     1.001    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.027 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, estimated)        0.626     1.653    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.703 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, estimated)        0.723     2.426    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.452 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2527, estimated)     0.804     3.256    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/CLK_RXUSRCLK
    SLICE_X216Y70        FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y70        FDRE (Prop_fdre_C_Q)         0.118     3.374 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, estimated)        0.094     3.468    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/DRP_START
    SLICE_X216Y69        FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, estimated)        1.053     1.053    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.083 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, estimated)        0.826     1.909    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.962 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, estimated)        0.761     2.723    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.753 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=756, estimated)      1.046     3.799    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/CLK_DCLK
    SLICE_X216Y69        FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.260     3.540    
    SLICE_X216Y69        FDRE (Hold_fdre_C_D)         0.059     3.599    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.599    
                         arrival time                           3.468    
  -------------------------------------------------------------------
                         slack                                 -0.131    





---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_mux_x1y0
  To Clock:  clk_125mhz_x1y0

Setup :            0  Failing Endpoints,  Worst Slack        2.360ns,  Total Violation        0.000ns
Hold  :           27  Failing Endpoints,  Worst Slack       -0.322ns,  Total Violation       -6.175ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.360ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_sequential_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_250mhz_mux_x1y0 rise@4.000ns)
  Data Path Delay:        1.219ns  (logic 0.302ns (24.774%)  route 0.917ns (75.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.464ns = ( 14.464 - 8.000 ) 
    Source Clock Delay      (SCD):    6.933ns = ( 10.933 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, estimated)        2.018     6.018    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     6.111 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, estimated)        1.359     7.470    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.547 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, estimated)        1.458     9.005    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     9.098 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2527, estimated)     1.835    10.933    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/CLK_RXUSRCLK
    SLICE_X216Y88        FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_sequential_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y88        FDRE (Prop_fdre_C_Q)         0.259    11.192 f  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_sequential_fsm_reg[2]/Q
                         net (fo=7, estimated)        0.484    11.676    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm[2]
    SLICE_X216Y88        LUT3 (Prop_lut3_I2_O)        0.043    11.719 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/start_reg1_i_1/O
                         net (fo=2, estimated)        0.433    12.152    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/DRP_START
    SLICE_X215Y96        FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, estimated)        1.917     9.917    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    10.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, estimated)        1.226    11.226    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.299 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, estimated)        1.385    12.684    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.767 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=756, estimated)      1.697    14.464    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK_DCLK
    SLICE_X215Y96        FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/C
                         clock pessimism              0.248    14.712    
                         clock uncertainty           -0.191    14.521    
    SLICE_X215Y96        FDRE (Setup_fdre_C_D)       -0.009    14.512    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.512    
                         arrival time                         -12.152    
  -------------------------------------------------------------------
                         slack                                  2.360    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.322ns  (arrival time - required time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.118ns (55.602%)  route 0.094ns (44.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.799ns
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, estimated)        1.001     1.001    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.027 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, estimated)        0.626     1.653    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.703 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, estimated)        0.723     2.426    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.452 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2527, estimated)     0.804     3.256    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/CLK_RXUSRCLK
    SLICE_X216Y70        FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y70        FDRE (Prop_fdre_C_Q)         0.118     3.374 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, estimated)        0.094     3.468    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/DRP_START
    SLICE_X216Y69        FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, estimated)        1.053     1.053    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.083 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, estimated)        0.826     1.909    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.962 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, estimated)        0.761     2.723    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.753 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=756, estimated)      1.046     3.799    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/CLK_DCLK
    SLICE_X216Y69        FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.260     3.540    
                         clock uncertainty            0.191     3.731    
    SLICE_X216Y69        FDRE (Hold_fdre_C_D)         0.059     3.790    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.790    
                         arrival time                           3.468    
  -------------------------------------------------------------------
                         slack                                 -0.322    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_x1y0
  To Clock:  clk_125mhz_mux_x1y0

Setup :            0  Failing Endpoints,  Worst Slack        6.910ns,  Total Violation        0.000ns
Hold  :            5  Failing Endpoints,  Worst Slack       -0.106ns,  Total Violation       -0.320ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.910ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x1y0 rise@8.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.259ns (31.167%)  route 0.572ns (68.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.460ns = ( 14.460 - 8.000 ) 
    Source Clock Delay      (SCD):    6.918ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, estimated)        2.018     2.018    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.111 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, estimated)        1.359     3.470    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.547 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, estimated)        1.458     5.005    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.098 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=756, estimated)      1.820     6.918    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK_DCLK
    SLICE_X216Y75        FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y75        FDRE (Prop_fdre_C_Q)         0.259     7.177 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, estimated)        0.572     7.749    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/done_reg[1]
    SLICE_X216Y86        FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, estimated)        1.917     9.917    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    10.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, estimated)        1.226    11.226    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.299 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, estimated)        1.385    12.684    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.767 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2527, estimated)     1.693    14.460    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/CLK_RXUSRCLK
    SLICE_X216Y86        FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/C
                         clock pessimism              0.248    14.708    
                         clock uncertainty           -0.071    14.637    
    SLICE_X216Y86        FDRE (Setup_fdre_C_D)        0.022    14.659    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -7.749    
  -------------------------------------------------------------------
                         slack                                  6.910    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.106ns  (arrival time - required time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x1y0 rise@0.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.118ns (56.393%)  route 0.091ns (43.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.799ns
    Source Clock Delay      (SCD):    3.257ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, estimated)        1.001     1.001    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.027 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, estimated)        0.626     1.653    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.703 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, estimated)        0.723     2.426    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.452 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=756, estimated)      0.805     3.257    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/CLK_DCLK
    SLICE_X216Y69        FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y69        FDRE (Prop_fdre_C_Q)         0.118     3.375 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, estimated)        0.091     3.466    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X217Y69        FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, estimated)        1.053     1.053    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.083 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, estimated)        0.826     1.909    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.962 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, estimated)        0.761     2.723    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.753 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2527, estimated)     1.046     3.799    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/CLK_RXUSRCLK
    SLICE_X217Y69        FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.260     3.540    
    SLICE_X217Y69        FDRE (Hold_fdre_C_D)         0.032     3.572    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.572    
                         arrival time                           3.466    
  -------------------------------------------------------------------
                         slack                                 -0.106    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_x1y0
  To Clock:  clk_250mhz_mux_x1y0

Setup :            0  Failing Endpoints,  Worst Slack        2.790ns,  Total Violation        0.000ns
Hold  :           10  Failing Endpoints,  Worst Slack       -0.297ns,  Total Violation       -2.018ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.790ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x1y0 rise@4.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.259ns (31.167%)  route 0.572ns (68.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.460ns = ( 10.460 - 4.000 ) 
    Source Clock Delay      (SCD):    6.918ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, estimated)        2.018     2.018    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.111 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, estimated)        1.359     3.470    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.547 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, estimated)        1.458     5.005    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.098 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=756, estimated)      1.820     6.918    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK_DCLK
    SLICE_X216Y75        FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y75        FDRE (Prop_fdre_C_Q)         0.259     7.177 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, estimated)        0.572     7.749    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/done_reg[1]
    SLICE_X216Y86        FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, estimated)        1.917     5.917    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     6.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, estimated)        1.226     7.226    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.299 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, estimated)        1.385     8.684    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     8.767 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2527, estimated)     1.693    10.460    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/CLK_RXUSRCLK
    SLICE_X216Y86        FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/C
                         clock pessimism              0.248    10.708    
                         clock uncertainty           -0.191    10.517    
    SLICE_X216Y86        FDRE (Setup_fdre_C_D)        0.022    10.539    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.539    
                         arrival time                          -7.749    
  -------------------------------------------------------------------
                         slack                                  2.790    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.297ns  (arrival time - required time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x1y0 rise@0.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.118ns (56.393%)  route 0.091ns (43.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.799ns
    Source Clock Delay      (SCD):    3.257ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, estimated)        1.001     1.001    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.027 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, estimated)        0.626     1.653    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.703 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, estimated)        0.723     2.426    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.452 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=756, estimated)      0.805     3.257    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/CLK_DCLK
    SLICE_X216Y69        FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y69        FDRE (Prop_fdre_C_Q)         0.118     3.375 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, estimated)        0.091     3.466    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X217Y69        FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, estimated)        1.053     1.053    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.083 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, estimated)        0.826     1.909    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.962 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, estimated)        0.761     2.723    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.753 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2527, estimated)     1.046     3.799    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/CLK_RXUSRCLK
    SLICE_X217Y69        FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.260     3.540    
                         clock uncertainty            0.191     3.731    
    SLICE_X217Y69        FDRE (Hold_fdre_C_D)         0.032     3.763    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.763    
                         arrival time                           3.466    
  -------------------------------------------------------------------
                         slack                                 -0.297    





---------------------------------------------------------------------------------------------------
From Clock:  clkgen_pll_CLKOUT1
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        0.677ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clkgen_pll_CLKOUT1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/dEnqPtr_reg[3]/CLR
                            (rising edge-triggered cell FDCE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        3.111ns  (logic 0.266ns (8.550%)  route 2.845ns (91.450%))
  Logic Levels:           1  (LUT1=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y84                                     0.000     0.000 r  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]_rep__4/C
    SLICE_X175Y84        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]_rep__4/Q
                         net (fo=121, estimated)      1.752     1.975    GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/sRST
    SLICE_X175Y7         LUT1 (Prop_lut1_I0_O)        0.043     2.018 f  GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/sNotFullReg_i_2/O
                         net (fo=38, estimated)       1.093     3.111    GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/sNotFullReg_i_2_n_0
    SLICE_X175Y10        FDCE                                         f  GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/dEnqPtr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X175Y10        FDCE (Recov_fdce_C_CLR)     -0.212     3.788    GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/dEnqPtr_reg[3]
  -------------------------------------------------------------------
                         required time                          3.788    
                         arrival time                          -3.111    
  -------------------------------------------------------------------
                         slack                                  0.677    





---------------------------------------------------------------------------------------------------
From Clock:  userclk2
  To Clock:  clkgen_pll_CLKOUT1

Setup :            0  Failing Endpoints,  Worst Slack        1.598ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.598ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            portalCnx_writeCnx_reqCnx_synchronizer/dGDeqPtr_reg[0]/CLR
                            (rising edge-triggered cell FDCE clocked by clkgen_pll_CLKOUT1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkgen_pll_CLKOUT1
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        2.190ns  (logic 0.223ns (10.183%)  route 1.967ns (89.817%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y48                                     0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/C
    SLICE_X213Y48        FDPE (Prop_fdpe_C_Q)         0.223     0.223 f  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/Q
                         net (fo=3666, estimated)     1.967     2.190    portalCnx_writeCnx_reqCnx_synchronizer/sRST
    SLICE_X169Y20        FDCE                                         f  portalCnx_writeCnx_reqCnx_synchronizer/dGDeqPtr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X169Y20        FDCE (Recov_fdce_C_CLR)     -0.212     3.788    portalCnx_writeCnx_reqCnx_synchronizer/dGDeqPtr_reg[0]
  -------------------------------------------------------------------
                         required time                          3.788    
                         arrival time                          -2.190    
  -------------------------------------------------------------------
                         slack                                  1.598    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkgen_pll_CLKOUT1
  To Clock:  clkgen_pll_CLKOUT1

Setup :            0  Failing Endpoints,  Worst Slack       36.884ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.733ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.884ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clkgen_pll_CLKOUT1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            portalCnx_writeCnx_doneCnx_synchronizer/sGEnqPtr1_reg[3]/CLR
                            (recovery check against rising-edge clock clkgen_pll_CLKOUT1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkgen_pll_CLKOUT1 rise@40.000ns - clkgen_pll_CLKOUT1 rise@0.000ns)
  Data Path Delay:        2.785ns  (logic 0.266ns (9.551%)  route 2.519ns (90.449%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.435ns = ( 46.435 - 40.000 ) 
    Source Clock Delay      (SCD):    6.818ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkgen_pll_CLKOUT1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, estimated)        2.018     2.018    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.111 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, estimated)        1.359     3.470    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.547 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, estimated)        1.458     5.005    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.098 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=12792, estimated)    1.711     6.809    host_pcieHostTop_ep7/CLK_epPcieClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.942     2.867 r  host_pcieHostTop_ep7/clkgen_pll/CLKOUT1
                         net (fo=1, estimated)        2.138     5.005    host_pcieHostTop_ep7/clkgen_pll_CLKOUT1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     5.098 r  host_pcieHostTop_ep7/clkgen_clkout1buffer/O
                         net (fo=77086, estimated)    1.720     6.818    host_pcieHostTop_ep7/portalReset/clkgen_pll
    SLICE_X175Y84        FDRE                                         r  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y84        FDRE (Prop_fdre_C_Q)         0.223     7.041 r  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]_rep__4/Q
                         net (fo=121, estimated)      1.932     8.973    portalCnx_writeCnx_doneCnx_synchronizer/sRST
    SLICE_X148Y21        LUT1 (Prop_lut1_I0_O)        0.043     9.016 f  portalCnx_writeCnx_doneCnx_synchronizer/sNotFullReg_i_2/O
                         net (fo=35, estimated)       0.587     9.603    portalCnx_writeCnx_doneCnx_synchronizer/sNotFullReg_i_2_n_0
    SLICE_X151Y23        FDCE                                         f  portalCnx_writeCnx_doneCnx_synchronizer/sGEnqPtr1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkgen_pll_CLKOUT1 rise edge)
                                                     40.000    40.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000    40.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, estimated)        1.917    41.917    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    42.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, estimated)        1.226    43.226    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    43.299 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, estimated)        1.385    44.684    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    44.767 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=12792, estimated)    1.572    46.339    host_pcieHostTop_ep7/CLK_epPcieClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.687    42.652 r  host_pcieHostTop_ep7/clkgen_pll/CLKOUT1
                         net (fo=1, estimated)        2.031    44.683    host_pcieHostTop_ep7/clkgen_pll_CLKOUT1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    44.766 r  host_pcieHostTop_ep7/clkgen_clkout1buffer/O
                         net (fo=77086, estimated)    1.669    46.435    portalCnx_writeCnx_doneCnx_synchronizer/sCLK
    SLICE_X151Y23        FDCE                                         r  portalCnx_writeCnx_doneCnx_synchronizer/sGEnqPtr1_reg[3]/C
                         clock pessimism              0.349    46.784    
                         clock uncertainty           -0.085    46.699    
    SLICE_X151Y23        FDCE (Recov_fdce_C_CLR)     -0.212    46.487    portalCnx_writeCnx_doneCnx_synchronizer/sGEnqPtr1_reg[3]
  -------------------------------------------------------------------
                         required time                         46.487    
                         arrival time                          -9.603    
  -------------------------------------------------------------------
                         slack                                 36.884    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clkgen_pll_CLKOUT1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            portalCnx_readCnx_dataCnx_synchronizer/sGEnqPtr1_reg[3]/CLR
                            (removal check against rising-edge clock clkgen_pll_CLKOUT1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkgen_pll_CLKOUT1 rise@0.000ns - clkgen_pll_CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.128ns (13.471%)  route 0.822ns (86.529%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.797ns
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkgen_pll_CLKOUT1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, estimated)        1.001     1.001    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.027 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, estimated)        0.626     1.653    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.703 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, estimated)        0.723     2.426    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.452 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=12792, estimated)    0.734     3.186    host_pcieHostTop_ep7/CLK_epPcieClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.820     1.366 r  host_pcieHostTop_ep7/clkgen_pll/CLKOUT1
                         net (fo=1, estimated)        1.060     2.426    host_pcieHostTop_ep7/clkgen_pll_CLKOUT1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.452 r  host_pcieHostTop_ep7/clkgen_clkout1buffer/O
                         net (fo=77086, estimated)    0.730     3.182    host_pcieHostTop_ep7/portalReset/clkgen_pll
    SLICE_X171Y86        FDRE                                         r  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y86        FDRE (Prop_fdre_C_Q)         0.100     3.282 r  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]_rep__3/Q
                         net (fo=119, estimated)      0.636     3.918    portalCnx_readCnx_dataCnx_synchronizer/sRST
    SLICE_X170Y45        LUT1 (Prop_lut1_I0_O)        0.028     3.946 f  portalCnx_readCnx_dataCnx_synchronizer/sNotFullReg_i_2/O
                         net (fo=38, estimated)       0.186     4.132    portalCnx_readCnx_dataCnx_synchronizer/sNotFullReg_i_2_n_0
    SLICE_X168Y45        FDCE                                         f  portalCnx_readCnx_dataCnx_synchronizer/sGEnqPtr1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkgen_pll_CLKOUT1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, estimated)        1.053     1.053    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.083 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, estimated)        0.826     1.909    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.962 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, estimated)        0.761     2.723    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.753 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=12792, estimated)    0.974     3.727    host_pcieHostTop_ep7/CLK_epPcieClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.121     1.606 r  host_pcieHostTop_ep7/clkgen_pll/CLKOUT1
                         net (fo=1, estimated)        1.116     2.722    host_pcieHostTop_ep7/clkgen_pll_CLKOUT1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.752 r  host_pcieHostTop_ep7/clkgen_clkout1buffer/O
                         net (fo=77086, estimated)    1.045     3.797    portalCnx_readCnx_dataCnx_synchronizer/sCLK
    SLICE_X168Y45        FDCE                                         r  portalCnx_readCnx_dataCnx_synchronizer/sGEnqPtr1_reg[3]/C
                         clock pessimism             -0.349     3.449    
    SLICE_X168Y45        FDCE (Remov_fdce_C_CLR)     -0.050     3.399    portalCnx_readCnx_dataCnx_synchronizer/sGEnqPtr1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.399    
                         arrival time                           4.132    
  -------------------------------------------------------------------
                         slack                                  0.733    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  userclk2
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        1.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.486ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.465ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            memCnx_1_0_readCnx_dataCnx_synchronizer/sGEnqPtr_reg[0]/CLR
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.223ns (10.711%)  route 1.859ns (89.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.508ns = ( 10.508 - 4.000 ) 
    Source Clock Delay      (SCD):    7.107ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, estimated)        2.018     2.018    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.111 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, estimated)        1.359     3.470    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.547 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, estimated)        1.458     5.005    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.098 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=12792, estimated)    2.009     7.107    host_pcieHostTop_ep7/pcie_ep/inst/inst/INT_USERCLK2_OUT
    SLICE_X213Y48        FDPE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y48        FDPE (Prop_fdpe_C_Q)         0.223     7.330 f  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/Q
                         net (fo=3666, estimated)     1.859     9.189    memCnx_1_0_readCnx_dataCnx_synchronizer/sRST
    SLICE_X173Y11        FDCE                                         f  memCnx_1_0_readCnx_dataCnx_synchronizer/sGEnqPtr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, estimated)        1.917     5.917    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     6.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, estimated)        1.226     7.226    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.299 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, estimated)        1.385     8.684    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.767 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=12792, estimated)    1.741    10.508    memCnx_1_0_readCnx_dataCnx_synchronizer/sCLK
    SLICE_X173Y11        FDCE                                         r  memCnx_1_0_readCnx_dataCnx_synchronizer/sGEnqPtr_reg[0]/C
                         clock pessimism              0.423    10.931    
                         clock uncertainty           -0.065    10.866    
    SLICE_X173Y11        FDCE (Recov_fdce_C_CLR)     -0.212    10.654    memCnx_1_0_readCnx_dataCnx_synchronizer/sGEnqPtr_reg[0]
  -------------------------------------------------------------------
                         required time                         10.654    
                         arrival time                          -9.189    
  -------------------------------------------------------------------
                         slack                                  1.465    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_int_reg/PRE
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.128ns (27.024%)  route 0.346ns (72.976%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.806ns
    Source Clock Delay      (SCD):    3.237ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, estimated)        1.001     1.001    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.027 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, estimated)        0.626     1.653    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.703 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, estimated)        0.723     2.426    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.452 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=12792, estimated)    0.785     3.237    host_pcieHostTop_ep7/pcie_ep/inst/inst/INT_USERCLK2_OUT
    SLICE_X201Y92        FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y92        FDRE (Prop_fdre_C_Q)         0.100     3.337 f  host_pcieHostTop_ep7/pcie_ep/inst/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, estimated)        0.105     3.441    host_pcieHostTop_ep7/pcie_ep/inst/inst/pl_received_hot_rst
    SLICE_X201Y92        LUT2 (Prop_lut2_I0_O)        0.028     3.469 f  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_i_1/O
                         net (fo=2, estimated)        0.241     3.710    host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_i_1_n_0
    SLICE_X209Y91        FDPE                                         f  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, estimated)        1.053     1.053    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.083 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, estimated)        0.826     1.909    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.962 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, estimated)        0.761     2.723    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.753 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=12792, estimated)    1.053     3.806    host_pcieHostTop_ep7/pcie_ep/inst/inst/INT_USERCLK2_OUT
    SLICE_X209Y91        FDPE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_int_reg/C
                         clock pessimism             -0.510     3.297    
    SLICE_X209Y91        FDPE (Remov_fdpe_C_PRE)     -0.072     3.225    host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_int_reg
  -------------------------------------------------------------------
                         required time                         -3.225    
                         arrival time                           3.710    
  -------------------------------------------------------------------
                         slack                                  0.486    





