C:/Digital_System_Design/Task7/DSD_Material_Students/system_template_de1_soc/ip/cordic/sincos_cordic.v {2 {vlog -work work -stats=none C:/Digital_System_Design/Task7/DSD_Material_Students/system_template_de1_soc/ip/cordic/sincos_cordic.v
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module CORDIC

Top level modules:
	CORDIC
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
** Warning: (vlog-6) -- Waiting for lock by "Timo Thans@DESKTOP-J1RAGBO, pid = 8356
". Lockfile is "C:/Digital_System_Design/Task7/DSD_Material_Students/system_template_de1_soc/ip/cordic/work/_lock".

-- Compiling module CORDIC

Top level modules:
	CORDIC

} {} {}} H:/DSD_Material/ip/cordic/sincos_cordic.v {1 {vlog -work work -stats=none H:/DSD_Material/ip/cordic/sincos_cordic.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module CORDIC

Top level modules:
	CORDIC

} {} {}} H:/DSD_Material/ip/cordic/cordic_test.v {1 {vlog -work work -stats=none H:/DSD_Material/ip/cordic/cordic_test.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module cordic_test

Top level modules:
	cordic_test

} {} {}}
