Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date             : Tue Sep 26 15:33:59 2017
| Host             : admin running 64-bit major release  (build 9200)
| Command          : 
| Design           : top_design
| Device           : xc7a100tfgg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-----------------------------------+
| Total On-Chip Power (W)  | 282.981 (Junction temp exceeded!) |
| Dynamic (W)              | 282.158                           |
| Device Static (W)        | 0.823                             |
| Effective TJA (C/W)      | 2.7                               |
| Max Ambient (C)          | 0.0                               |
| Junction Temperature (C) | 125.0                             |
| Confidence Level         | Low                               |
| Setting File             | ---                               |
| Simulation Activity File | ---                               |
| Design Nets Matched      | NA                                |
+--------------------------+-----------------------------------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |   136.029 |    19381 |       --- |             --- |
|   LUT as Logic |   133.861 |    12688 |     63400 |           20.01 |
|   CARRY4       |     0.976 |      167 |     15850 |            1.05 |
|   Register     |     0.729 |     3728 |    126800 |            2.94 |
|   F7/F8 Muxes  |     0.458 |      659 |     63400 |            1.04 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   Others       |     0.000 |       80 |       --- |             --- |
| Signals        |   122.784 |    16151 |       --- |             --- |
| Block RAM      |     0.633 |     16.5 |       135 |           12.22 |
| I/O            |    22.711 |       18 |       285 |            6.32 |
| Static Power   |     0.823 |          |           |                 |
| Total          |   282.981 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |   259.977 |     259.401 |      0.576 |
| Vccaux    |       1.800 |     0.925 |       0.832 |      0.093 |
| Vcco33    |       3.300 |     6.431 |       6.427 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.081 |       0.051 |      0.031 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------+-----------+
| Name                                        | Power (W) |
+---------------------------------------------+-----------+
| top_design                                  |   282.158 |
|   float_point_unit                          |   214.931 |
|     f_add                                   |    14.054 |
|       alignment                             |     1.722 |
|       calculation                           |     0.202 |
|       normalization                         |     0.284 |
|       reg_ac                                |     2.363 |
|       reg_cn                                |     9.482 |
|     f_div                                   |    65.264 |
|       frac_newton                           |    63.594 |
|         bxxi                                |    30.507 |
|       reg_e1                                |     0.029 |
|       reg_e2                                |     0.031 |
|       reg_e3                                |     1.610 |
|     f_mul                                   |    27.433 |
|       reg_an                                |    11.013 |
|       reg_ma                                |    16.239 |
|     f_sqrt                                  |    90.196 |
|       frac_newton                           |    89.327 |
|       reg_e1                                |     0.147 |
|       reg_e2                                |     0.025 |
|       reg_e3                                |     0.409 |
|     fpr                                     |    11.892 |
|   integer_unit                              |    42.367 |
|     _CP0_12_status                          |     0.174 |
|     _CP0_13_cause                           |     0.002 |
|     _CP0_14_epc                             |     0.026 |
|     alu_a                                   |     0.674 |
|     alu_b                                   |     0.593 |
|     cau_mx                                  |     0.008 |
|     de_reg                                  |    16.728 |
|     em_reg                                  |     8.179 |
|     epc_l0                                  |     0.190 |
|     epc_mx                                  |     0.100 |
|     fd_reg                                  |     4.851 |
|       instruction                           |     4.460 |
|       pc_plus4                              |     0.352 |
|       pcd_r                                 |     0.039 |
|     fromc0                                  |     0.143 |
|     if_stage                                |     0.387 |
|       inst_mem                              |     0.387 |
|         my_inst                             |     0.387 |
|           U0                                |     0.387 |
|             inst_blk_mem_gen                |     0.387 |
|               gnativebmg.native_blk_mem_gen |     0.387 |
|                 valid.cstr                  |     0.387 |
|                   ramloop[0].ram.r          |     0.387 |
|                     prim_init.ram           |     0.387 |
|     irq_pc                                  |     0.148 |
|     mem_stage                               |     2.284 |
|       mem_unit                              |     2.079 |
|         U0                                  |     2.079 |
|           inst_blk_mem_gen                  |     2.079 |
|             gnativebmg.native_blk_mem_gen   |     2.079 |
|               valid.cstr                    |     2.079 |
|                 has_mux_a.A                 |     1.043 |
|                 ramloop[0].ram.r            |     0.141 |
|                   prim_init.ram             |     0.141 |
|                 ramloop[10].ram.r           |     0.128 |
|                   prim_init.ram             |     0.128 |
|                 ramloop[11].ram.r           |     0.047 |
|                   prim_init.ram             |     0.047 |
|                 ramloop[12].ram.r           |     0.075 |
|                   prim_init.ram             |     0.075 |
|                 ramloop[13].ram.r           |     0.073 |
|                   prim_init.ram             |     0.073 |
|                 ramloop[14].ram.r           |     0.028 |
|                   prim_init.ram             |     0.028 |
|                 ramloop[15].ram.r           |     0.048 |
|                   prim_init.ram             |     0.048 |
|                 ramloop[1].ram.r            |     0.028 |
|                   prim_init.ram             |     0.028 |
|                 ramloop[2].ram.r            |     0.028 |
|                   prim_init.ram             |     0.028 |
|                 ramloop[3].ram.r            |     0.010 |
|                   prim_init.ram             |     0.010 |
|                 ramloop[4].ram.r            |     0.101 |
|                   prim_init.ram             |     0.101 |
|                 ramloop[5].ram.r            |     0.038 |
|                   prim_init.ram             |     0.038 |
|                 ramloop[6].ram.r            |     0.035 |
|                   prim_init.ram             |     0.035 |
|                 ramloop[7].ram.r            |     0.014 |
|                   prim_init.ram             |     0.014 |
|                 ramloop[8].ram.r            |     0.152 |
|                   prim_init.ram             |     0.152 |
|                 ramloop[9].ram.r            |     0.090 |
|                   prim_init.ram             |     0.090 |
|     mw_reg                                  |     1.564 |
|     prog_cnt                                |     0.211 |
|       program_counter                       |     0.211 |
|     rf                                      |     2.652 |
|     sta_mx                                  |     0.157 |
|     wb_state                                |     3.296 |
|   io_part                                   |     1.748 |
|     clock16                                 |     0.096 |
|     disp16                                  |     1.652 |
+---------------------------------------------+-----------+


