SRL32.v,verilog,xil_defaultlib,../../../../ALU.gen/sources_1/ip/SRL32_0/src/SRL32.v,
SRL32_0.v,verilog,xil_defaultlib,../../../../ALU.gen/sources_1/ip/SRL32_0/sim/SRL32_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
