{
  "module_name": "phy-qcom-qmp-qserdes-txrx-v5_20.h",
  "hash_id": "362f40e44a4deab818f4976dddfca94d81ed236d3b4ba4a91d8ce439a2365d92",
  "original_prompt": "Ingested from linux-6.6.14/drivers/phy/qualcomm/phy-qcom-qmp-qserdes-txrx-v5_20.h",
  "human_readable_source": " \n \n\n#ifndef QCOM_PHY_QMP_QSERDES_TXRX_V5_20_H_\n#define QCOM_PHY_QMP_QSERDES_TXRX_V5_20_H_\n\n \n#define QSERDES_V5_20_TX_RES_CODE_LANE_OFFSET_TX\t0x30\n#define QSERDES_V5_20_TX_RES_CODE_LANE_OFFSET_RX\t0x34\n#define QSERDES_V5_20_TX_LANE_MODE_1\t\t\t0x78\n#define QSERDES_V5_20_TX_LANE_MODE_2\t\t\t0x7c\n#define QSERDES_V5_20_TX_LANE_MODE_3\t\t\t0x80\n#define QSERDES_V5_20_TX_RCV_DETECT_LVL_2\t\t0x90\n#define QSERDES_V5_20_TX_VMODE_CTRL1\t\t\t0xb0\n#define QSERDES_V5_20_TX_PI_QEC_CTRL\t\t\t0xcc\n\n \n#define QSERDES_V5_20_RX_UCDR_FO_GAIN_RATE2\t\t0x008\n#define QSERDES_V5_20_RX_UCDR_FO_GAIN_RATE3\t\t0x00c\n#define QSERDES_V5_20_RX_UCDR_SO_GAIN_RATE3\t\t0x01c\n#define QSERDES_V5_20_RX_UCDR_PI_CONTROLS\t\t0x020\n#define QSERDES_V5_20_RX_AUX_DATA_THRESH_BIN_RATE_0_1\t0x02c\n#define QSERDES_V5_20_RX_AUX_DATA_THRESH_BIN_RATE_2_3\t0x030\n#define QSERDES_V5_20_RX_RX_IDAC_SAOFFSET\t\t0x07c\n#define QSERDES_V5_20_RX_DFE_1\t\t\t\t0x088\n#define QSERDES_V5_20_RX_DFE_2\t\t\t\t0x08c\n#define QSERDES_V5_20_RX_DFE_3\t\t\t\t0x090\n#define QSERDES_V5_20_RX_DFE_DAC_ENABLE1\t\t0x0b4\n#define QSERDES_V5_20_RX_TX_ADAPT_PRE_THRESH1\t\t0x0bc\n#define QSERDES_V5_20_RX_TX_ADAPT_PRE_THRESH2\t\t0x0c0\n#define QSERDES_V5_20_RX_TX_ADAPT_POST_THRESH1\t\t0x0c4\n#define QSERDES_V5_20_RX_TX_ADAPT_POST_THRESH2\t\t0x0c8\n#define QSERDES_V5_20_RX_TX_ADAPT_MAIN_THRESH1\t\t0x0cc\n#define QSERDES_V5_20_RX_TX_ADAPT_MAIN_THRESH2\t\t0x0d0\n#define QSERDES_V5_20_RX_VGA_CAL_CNTRL1\t\t\t0x0d4\n#define QSERDES_V5_20_RX_VGA_CAL_CNTRL2\t\t\t0x0d8\n#define QSERDES_V5_20_RX_VGA_CAL_MAN_VAL\t\t0x0dc\n#define QSERDES_V5_20_RX_GM_CAL\t\t\t\t0x0ec\n#define QSERDES_V5_20_RX_RX_EQU_ADAPTOR_CNTRL2\t\t0x100\n#define QSERDES_V5_20_RX_RX_EQU_ADAPTOR_CNTRL3\t\t0x104\n#define QSERDES_V5_20_RX_RX_EQU_ADAPTOR_CNTRL4\t\t0x108\n#define QSERDES_V5_20_RX_RX_EQ_OFFSET_ADAPTOR_CNTRL1\t0x118\n#define QSERDES_V5_20_RX_RX_OFFSET_ADAPTOR_CNTRL2\t0x11c\n#define QSERDES_V5_20_RX_SIGDET_ENABLES\t\t\t0x120\n#define QSERDES_V5_20_RX_SIGDET_CNTRL\t\t\t0x124\n#define QSERDES_V5_20_RX_SIGDET_DEGLITCH_CNTRL\t\t0x12c\n#define QSERDES_V5_20_RX_RX_MODE_RATE_0_1_B0\t\t0x160\n#define QSERDES_V5_20_RX_RX_MODE_RATE_0_1_B1\t\t0x164\n#define QSERDES_V5_20_RX_RX_MODE_RATE_0_1_B2\t\t0x168\n#define QSERDES_V5_20_RX_RX_MODE_RATE_0_1_B3\t\t0x16c\n#define QSERDES_V5_20_RX_RX_MODE_RATE_0_1_B4\t\t0x170\n#define QSERDES_V5_20_RX_RX_MODE_RATE_0_1_B5\t\t0x174\n#define QSERDES_V5_20_RX_RX_MODE_RATE_0_1_B6\t\t0x178\n#define QSERDES_V5_20_RX_RX_MODE_RATE2_B0\t\t0x17c\n#define QSERDES_V5_20_RX_RX_MODE_RATE2_B1\t\t0x180\n#define QSERDES_V5_20_RX_RX_MODE_RATE2_B2\t\t0x184\n#define QSERDES_V5_20_RX_RX_MODE_RATE2_B3\t\t0x188\n#define QSERDES_V5_20_RX_RX_MODE_RATE2_B4\t\t0x18c\n#define QSERDES_V5_20_RX_RX_MODE_RATE2_B5\t\t0x190\n#define QSERDES_V5_20_RX_RX_MODE_RATE2_B6\t\t0x194\n#define QSERDES_V5_20_RX_RX_MODE_RATE3_B0\t\t0x198\n#define QSERDES_V5_20_RX_RX_MODE_RATE3_B1\t\t0x19c\n#define QSERDES_V5_20_RX_RX_MODE_RATE3_B2\t\t0x1a0\n#define QSERDES_V5_20_RX_RX_MODE_RATE3_B3\t\t0x1a4\n#define QSERDES_V5_20_RX_RX_MODE_RATE3_B4\t\t0x1a8\n#define QSERDES_V5_20_RX_RX_MODE_RATE3_B5\t\t0x1ac\n#define QSERDES_V5_20_RX_RX_MODE_RATE3_B6\t\t0x1b0\n#define QSERDES_V5_20_RX_PHPRE_CTRL\t\t\t0x1b4\n#define QSERDES_V5_20_RX_DFE_DAC_ENABLE2\t\t0x1b8\n#define QSERDES_V5_20_RX_DFE_EN_TIMER\t\t\t0x1bc\n#define QSERDES_V5_20_RX_DFE_CTLE_POST_CAL_OFFSET\t0x1c0\n#define QSERDES_V5_20_RX_DCC_CTRL1\t\t\t0x1c4\n#define QSERDES_V5_20_RX_RX_MARG_COARSE_THRESH1_RATE210\t0x1f4\n#define QSERDES_V5_20_RX_RX_MARG_COARSE_THRESH1_RATE3\t0x1f8\n#define QSERDES_V5_20_RX_RX_MARG_COARSE_THRESH2_RATE210\t0x1fc\n#define QSERDES_V5_20_RX_RX_MARG_COARSE_THRESH2_RATE3\t0x200\n#define QSERDES_V5_20_RX_RX_MARG_COARSE_THRESH3_RATE210\t0x204\n#define QSERDES_V5_20_RX_RX_MARG_COARSE_THRESH3_RATE3\t0x208\n#define QSERDES_V5_20_RX_RX_MARG_COARSE_THRESH4_RATE3\t0x210\n#define QSERDES_V5_20_RX_RX_MARG_COARSE_THRESH5_RATE3\t0x218\n#define QSERDES_V5_20_RX_RX_MARG_COARSE_THRESH6_RATE3\t0x220\n#define QSERDES_V5_20_RX_Q_PI_INTRINSIC_BIAS_RATE32    0x238\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}