<profile>

<section name = "Vitis HLS Report for 'interleave_manual_seq_Pipeline_LOAD'" level="0">
<item name = "Date">Sun Jun  9 03:22:26 2024
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)</item>
<item name = "Project">morgb</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 2.474 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1228802, 1228802, 12.288 ms, 12.288 ms, 1228802, 1228802, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- LOAD">1228800, 1228800, 2, 1, 1, 1228800, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 153, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 91, -</column>
<column name="Register">-, -, 94, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln885_1_fu_244_p2">+, 0, 0, 28, 21, 1</column>
<column name="add_ln885_fu_238_p2">+, 0, 0, 9, 2, 1</column>
<column name="i_fu_224_p2">+, 0, 0, 28, 21, 1</column>
<column name="ap_condition_290">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_293">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln1064_1_fu_282_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="icmp_ln1064_fu_268_p2">icmp, 0, 0, 15, 21, 19</column>
<column name="icmp_ln20_fu_218_p2">icmp, 0, 0, 15, 21, 21</column>
<column name="or_ln25_fu_332_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln25_1_fu_274_p3">select, 0, 0, 20, 1, 1</column>
<column name="select_ln25_fu_337_p3">select, 0, 0, 20, 1, 1</column>
<column name="select_ln26_fu_288_p3">select, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_t_V_1_load_3">9, 2, 21, 42</column>
<column name="i_V_fu_80">9, 2, 21, 42</column>
<column name="t_V_1_fu_88">14, 3, 21, 63</column>
<column name="t_V_fu_84">9, 2, 2, 4</column>
<column name="x_idx_V_flag_0_fu_96">14, 3, 1, 3</column>
<column name="x_idx_V_new_0_fu_92">9, 2, 21, 42</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="i_V_fu_80">21, 0, 21, 0</column>
<column name="icmp_ln1064_reg_419">1, 0, 1, 0</column>
<column name="reg_191">21, 0, 21, 0</column>
<column name="t_V_1_fu_88">21, 0, 21, 0</column>
<column name="t_V_fu_84">2, 0, 2, 0</column>
<column name="t_V_load_reg_410">2, 0, 2, 0</column>
<column name="x_idx_V_flag_0_fu_96">1, 0, 1, 0</column>
<column name="x_idx_V_new_0_fu_92">21, 0, 21, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, interleave_manual_seq_Pipeline_LOAD, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, interleave_manual_seq_Pipeline_LOAD, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, interleave_manual_seq_Pipeline_LOAD, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, interleave_manual_seq_Pipeline_LOAD, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, interleave_manual_seq_Pipeline_LOAD, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, interleave_manual_seq_Pipeline_LOAD, return value</column>
<column name="x_idx_V_load">in, 21, ap_none, x_idx_V_load, scalar</column>
<column name="x_sel_V_load">in, 2, ap_none, x_sel_V_load, scalar</column>
<column name="x_in_Addr_A">out, 32, bram, x_in, array</column>
<column name="x_in_EN_A">out, 1, bram, x_in, array</column>
<column name="x_in_WEN_A">out, 1, bram, x_in, array</column>
<column name="x_in_Din_A">out, 8, bram, x_in, array</column>
<column name="x_in_Dout_A">in, 8, bram, x_in, array</column>
<column name="x_idx_V_flag_0_out">out, 1, ap_vld, x_idx_V_flag_0_out, pointer</column>
<column name="x_idx_V_flag_0_out_ap_vld">out, 1, ap_vld, x_idx_V_flag_0_out, pointer</column>
<column name="x_idx_V_new_0_out">out, 21, ap_vld, x_idx_V_new_0_out, pointer</column>
<column name="x_idx_V_new_0_out_ap_vld">out, 1, ap_vld, x_idx_V_new_0_out, pointer</column>
<column name="t_V_out">out, 2, ap_vld, t_V_out, pointer</column>
<column name="t_V_out_ap_vld">out, 1, ap_vld, t_V_out, pointer</column>
<column name="x_x0_V_address0">out, 19, ap_memory, x_x0_V, array</column>
<column name="x_x0_V_ce0">out, 1, ap_memory, x_x0_V, array</column>
<column name="x_x0_V_we0">out, 1, ap_memory, x_x0_V, array</column>
<column name="x_x0_V_d0">out, 8, ap_memory, x_x0_V, array</column>
<column name="x_x1_V_address0">out, 19, ap_memory, x_x1_V, array</column>
<column name="x_x1_V_ce0">out, 1, ap_memory, x_x1_V, array</column>
<column name="x_x1_V_we0">out, 1, ap_memory, x_x1_V, array</column>
<column name="x_x1_V_d0">out, 8, ap_memory, x_x1_V, array</column>
<column name="x_x2_V_address0">out, 19, ap_memory, x_x2_V, array</column>
<column name="x_x2_V_ce0">out, 1, ap_memory, x_x2_V, array</column>
<column name="x_x2_V_we0">out, 1, ap_memory, x_x2_V, array</column>
<column name="x_x2_V_d0">out, 8, ap_memory, x_x2_V, array</column>
</table>
</item>
</section>
</profile>
