
*** Running vivado
    with args -log multiplicador_sumador_reg.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source multiplicador_sumador_reg.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source multiplicador_sumador_reg.tcl -notrace
Command: synth_design -top multiplicador_sumador_reg -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10732 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 811.078 ; gain = 177.562
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'multiplicador_sumador_reg' [C:/hlocal/Vivado/Prctica 3/En clase/project_1.srcs/sources_1/new/multiplicador_reg.vhd:15]
INFO: [Synth 8-3491] module 'adder8b' declared at 'C:/hlocal/Vivado/Prctica 3/En clase/project_1.srcs/sources_1/imports/new/adder.vhd:5' bound to instance 'sum1' of component 'adder8b' [C:/hlocal/Vivado/Prctica 3/En clase/project_1.srcs/sources_1/new/multiplicador_reg.vhd:34]
INFO: [Synth 8-638] synthesizing module 'adder8b' [C:/hlocal/Vivado/Prctica 3/En clase/project_1.srcs/sources_1/imports/new/adder.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'adder8b' (1#1) [C:/hlocal/Vivado/Prctica 3/En clase/project_1.srcs/sources_1/imports/new/adder.vhd:11]
INFO: [Synth 8-3491] module 'adder8b' declared at 'C:/hlocal/Vivado/Prctica 3/En clase/project_1.srcs/sources_1/imports/new/adder.vhd:5' bound to instance 'sum2' of component 'adder8b' [C:/hlocal/Vivado/Prctica 3/En clase/project_1.srcs/sources_1/new/multiplicador_reg.vhd:38]
INFO: [Synth 8-3491] module 'adder8b' declared at 'C:/hlocal/Vivado/Prctica 3/En clase/project_1.srcs/sources_1/imports/new/adder.vhd:5' bound to instance 'sum3' of component 'adder8b' [C:/hlocal/Vivado/Prctica 3/En clase/project_1.srcs/sources_1/new/multiplicador_reg.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'multiplicador_sumador_reg' (2#1) [C:/hlocal/Vivado/Prctica 3/En clase/project_1.srcs/sources_1/new/multiplicador_reg.vhd:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 874.711 ; gain = 241.195
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 874.711 ; gain = 241.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 874.711 ; gain = 241.195
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/hlocal/Vivado/Prctica 3/En clase/project_1.srcs/constrs_1/imports/new/pins.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'sys_clk_pin' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/hlocal/Vivado/Prctica 3/En clase/project_1.srcs/constrs_1/imports/new/pins.xdc:9]
Finished Parsing XDC File [C:/hlocal/Vivado/Prctica 3/En clase/project_1.srcs/constrs_1/imports/new/pins.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/hlocal/Vivado/Prctica 3/En clase/project_1.srcs/constrs_1/imports/new/pins.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/multiplicador_sumador_reg_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/multiplicador_sumador_reg_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 996.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 996.855 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 996.855 ; gain = 363.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 996.855 ; gain = 363.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 996.855 ; gain = 363.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 996.855 ; gain = 363.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module multiplicador_sumador_reg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 5     
Module adder8b 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'output_reg3_reg[0]' (FDC) to 'output_reg1_reg[7]'
INFO: [Synth 8-3886] merging instance 'output_reg3_reg[1]' (FDC) to 'output_reg1_reg[7]'
INFO: [Synth 8-3886] merging instance 'output_reg3_reg[2]' (FDC) to 'output_reg1_reg[7]'
INFO: [Synth 8-3886] merging instance 'output_reg2_reg[0]' (FDC) to 'output_reg1_reg[7]'
INFO: [Synth 8-3886] merging instance 'output_reg2_reg[1]' (FDC) to 'output_reg1_reg[7]'
INFO: [Synth 8-3886] merging instance 'output_reg1_reg[6]' (FDC) to 'output_reg1_reg[7]'
INFO: [Synth 8-3886] merging instance 'output_reg2_reg[6]' (FDC) to 'output_reg1_reg[7]'
INFO: [Synth 8-3886] merging instance 'output_reg1_reg[7]' (FDC) to 'output_reg3_reg[7]'
INFO: [Synth 8-3886] merging instance 'output_reg2_reg[7]' (FDC) to 'output_reg3_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\output_reg3_reg[7] )
INFO: [Synth 8-3886] merging instance 'output_reg5_reg[0]' (FDC) to 'output_reg5_reg[7]'
INFO: [Synth 8-3886] merging instance 'output_reg5_reg[1]' (FDC) to 'output_reg5_reg[7]'
INFO: [Synth 8-3886] merging instance 'output_reg5_reg[2]' (FDC) to 'output_reg5_reg[7]'
INFO: [Synth 8-3886] merging instance 'output_reg5_reg[7]' (FDC) to 'output_reg3_reg[7]'
INFO: [Synth 8-3886] merging instance 'output_reg4_reg[7]' (FDC) to 'output_reg3_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\output_reg3_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 996.855 ; gain = 363.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 996.855 ; gain = 363.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 996.855 ; gain = 363.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 996.855 ; gain = 363.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 996.855 ; gain = 363.340
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 996.855 ; gain = 363.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 996.855 ; gain = 363.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 996.855 ; gain = 363.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 996.855 ; gain = 363.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 996.855 ; gain = 363.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT2   |    19|
|4     |LUT4   |     1|
|5     |LUT5   |     1|
|6     |LUT6   |     3|
|7     |FDCE   |    25|
|8     |IBUF   |    10|
|9     |OBUF   |     8|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |    72|
|2     |  sum1   |adder8b   |     5|
|3     |  sum2   |adder8b_0 |     7|
|4     |  sum3   |adder8b_1 |     7|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 996.855 ; gain = 363.340
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 996.855 ; gain = 241.195
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 996.855 ; gain = 363.340
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1014.707 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1014.707 ; gain = 638.969
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1014.707 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/hlocal/Vivado/Prctica 3/En clase/project_1.runs/synth_1/multiplicador_sumador_reg.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file multiplicador_sumador_reg_utilization_synth.rpt -pb multiplicador_sumador_reg_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 23 10:15:31 2020...
