INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ilpes/Desktop/Didattica2023/FIR_v1/project_5/project_5.srcs/sources_1/imports/Downloads/fir_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ilpes/Desktop/Didattica2023/FIR_v1/project_5/project_5.srcs/sources_1/imports/Downloads/tb_fir_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_FIR
INFO: [VRFC 10-2458] undeclared symbol s_axis_fir_tkeep, assumed default net type wire [C:/Users/ilpes/Desktop/Didattica2023/FIR_v1/project_5/project_5.srcs/sources_1/imports/Downloads/tb_fir_v.v:184]
INFO: [VRFC 10-2458] undeclared symbol s_axis_fir_tlast, assumed default net type wire [C:/Users/ilpes/Desktop/Didattica2023/FIR_v1/project_5/project_5.srcs/sources_1/imports/Downloads/tb_fir_v.v:185]
INFO: [VRFC 10-2458] undeclared symbol s_axis_fir_tready, assumed default net type wire [C:/Users/ilpes/Desktop/Didattica2023/FIR_v1/project_5/project_5.srcs/sources_1/imports/Downloads/tb_fir_v.v:189]
INFO: [VRFC 10-2458] undeclared symbol m_axis_fir_tlast, assumed default net type wire [C:/Users/ilpes/Desktop/Didattica2023/FIR_v1/project_5/project_5.srcs/sources_1/imports/Downloads/tb_fir_v.v:190]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/ilpes/Desktop/Didattica2023/FIR_v1/project_5/project_5.srcs/sources_1/imports/Downloads/tb_fir_v.v:572]
