#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Mar 10 19:59:00 2022
# Process ID: 228167
# Current directory: /home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard
# Command line: vivado /home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/keyboard.xpr
# Log file: /home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/vivado.log
# Journal file: /home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/keyboard.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/spixy/XILINX/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 6803.133 ; gain = 222.434 ; free physical = 1158 ; free virtual = 5863
update_compile_order -fileset sources_1
open_bd_design {/home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/keyboard.srcs/sources_1/bd/Keyboard/Keyboard.bd}
Adding component instance block -- xilinx.com:module_ref:ps2_keyboard_to_ascii:1.0 - ps2_keyboard_to_ascii_0
Adding component instance block -- xilinx.com:module_ref:i2c_user_lcd:1.0 - i2c_user_lcd_0
Adding component instance block -- xilinx.com:module_ref:main:1.0 - main_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_0(clk) and /i2c_user_lcd_0/clk_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_0(clk) and /main_0/clk_i(undef)
Successfully read diagram <Keyboard> from BD file </home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/keyboard.srcs/sources_1/bd/Keyboard/Keyboard.bd>
delete_bd_objs [get_bd_nets reset_0_1] [get_bd_nets ps2_keyboard_to_ascii_0_ascii_code] [get_bd_nets main_0_selectMode] [get_bd_nets main_0_reset_n] [get_bd_nets main_0_clockOutput] [get_bd_nets main_0_data_o] [get_bd_cells main_0]
delete_bd_objs [get_bd_nets Net] [get_bd_nets Net1] [get_bd_cells i2c_user_lcd_0]
delete_bd_objs [get_bd_ports reset_0]
delete_bd_objs [get_bd_ports sda_0]
delete_bd_objs [get_bd_ports scl_0]
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
endgroup
set_property location {2 279 -103} [get_bd_cells ila_0]
set_property location {1.5 646 78} [get_bd_cells ila_0]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
delete_bd_objs [get_bd_cells ila_0]
startgroup
connect_bd_net -net ascii_code [get_bd_pins ps2_keyboard_to_ascii_0/ascii_code]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {ascii_code }]
true
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_nets ascii_code] {PROBE_TYPE "Data and Trigger" CLK_SRC "None (Connect manually)" SYSTEM_ILA "Auto" } \
                                                         ]
Debug Automation : Instantiating new System ILA block '/system_ila_0' with mode NATIVE, 0 slot interface pins and 1 probe pins. Also setting parameters on this block, corresponding to newly enabled interface pins and probe pins as specified via Debug Automation.
Debug Automation : Connecting net /ascii_code, to System ILA probe pin /system_ila_0/probe0 for debug.
connect_bd_net [get_bd_ports clk_0] [get_bd_pins system_ila_0/clk]
startgroup
set_property -dict [list CONFIG.C_PROBE0_WIDTH {7} CONFIG.C_PROBE_WIDTH_PROPAGATION {MANUAL}] [get_bd_cells system_ila_0]
endgroup
export_ip_user_files -of_objects  [get_files /home/spixy/Documents/College/EE316/EE316P4/Keyboard/Cora-Z7-10-Master.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 /home/spixy/Documents/College/EE316/EE316P4/Keyboard/Cora-Z7-10-Master.xdc
add_files -fileset constrs_1 -norecurse /home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/Cora-Z7-10-Master.xdc
save_bd_design
Wrote  : </home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/keyboard.srcs/sources_1/bd/Keyboard/Keyboard.bd> 
Wrote  : </home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/keyboard.srcs/sources_1/bd/Keyboard/ui/bd_90a36867.ui> 
reset_run synth_2
launch_runs synth_2 -jobs 4
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
WARNING: [BD 41-927] Following properties on pin /ps2_keyboard_to_ascii_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Keyboard_clk_0 
WARNING: [BD 41-927] Following properties on pin /ps2_keyboard_to_ascii_0/ps2_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Keyboard_ps2_clk_0 
Wrote  : </home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/keyboard.srcs/sources_1/bd/Keyboard/Keyboard.bd> 
VHDL Output written to : /home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/keyboard.srcs/sources_1/bd/Keyboard/synth/Keyboard.vhd
VHDL Output written to : /home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/keyboard.srcs/sources_1/bd/Keyboard/sim/Keyboard.vhd
VHDL Output written to : /home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/keyboard.srcs/sources_1/bd/Keyboard/hdl/Keyboard_wrapper.vhd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps2_keyboard_to_ascii_0 .
Exporting to file /home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/keyboard.srcs/sources_1/bd/Keyboard/ip/Keyboard_system_ila_0_0/bd_0/hw_handoff/Keyboard_system_ila_0_0.hwh
Generated Block Design Tcl file /home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/keyboard.srcs/sources_1/bd/Keyboard/ip/Keyboard_system_ila_0_0/bd_0/hw_handoff/Keyboard_system_ila_0_0_bd.tcl
Generated Hardware Definition File /home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/keyboard.srcs/sources_1/bd/Keyboard/ip/Keyboard_system_ila_0_0/bd_0/synth/Keyboard_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
Exporting to file /home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/keyboard.srcs/sources_1/bd/Keyboard/hw_handoff/Keyboard.hwh
Generated Block Design Tcl file /home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/keyboard.srcs/sources_1/bd/Keyboard/hw_handoff/Keyboard_bd.tcl
Generated Hardware Definition File /home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/keyboard.srcs/sources_1/bd/Keyboard/synth/Keyboard.hwdef
[Thu Mar 10 20:15:41 2022] Launched Keyboard_system_ila_0_0_synth_1...
Run output will be captured here: /home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/keyboard.runs/Keyboard_system_ila_0_0_synth_1/runme.log
[Thu Mar 10 20:15:41 2022] Launched synth_2...
Run output will be captured here: /home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/keyboard.runs/synth_2/runme.log
launch_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 7437.566 ; gain = 154.902 ; free physical = 223 ; free virtual = 4903
open_run synth_2 -name synth_2
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/keyboard.srcs/sources_1/bd/Keyboard/ip/Keyboard_ps2_keyboard_to_ascii_0_0/Keyboard_ps2_keyboard_to_ascii_0_0.dcp' for cell 'Keyboard_i/ps2_keyboard_to_ascii_0'
INFO: [Project 1-454] Reading design checkpoint '/home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/keyboard.srcs/sources_1/bd/Keyboard/ip/Keyboard_system_ila_0_0/Keyboard_system_ila_0_0.dcp' for cell 'Keyboard_i/system_ila_0'
INFO: [Netlist 29-17] Analyzing 68 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: Keyboard_i/system_ila_0/U0/ila_lib UUID: 63f21c27-2632-5123-8eb5-10be509bffdf 
Parsing XDC File [/home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/keyboard.srcs/sources_1/bd/Keyboard/ip/Keyboard_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'Keyboard_i/system_ila_0/U0/ila_lib/U0'
Finished Parsing XDC File [/home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/keyboard.srcs/sources_1/bd/Keyboard/ip/Keyboard_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'Keyboard_i/system_ila_0/U0/ila_lib/U0'
Parsing XDC File [/home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/keyboard.srcs/sources_1/bd/Keyboard/ip/Keyboard_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'Keyboard_i/system_ila_0/U0/ila_lib/U0'
Finished Parsing XDC File [/home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/keyboard.srcs/sources_1/bd/Keyboard/ip/Keyboard_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'Keyboard_i/system_ila_0/U0/ila_lib/U0'
Parsing XDC File [/home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/Cora-Z7-10-Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'ascii_code[0]'. [/home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/Cora-Z7-10-Master.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/Cora-Z7-10-Master.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'ascii_code[1]'. [/home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/Cora-Z7-10-Master.xdc:154]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/Cora-Z7-10-Master.xdc:154]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'ascii_code[2]'. [/home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/Cora-Z7-10-Master.xdc:155]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/Cora-Z7-10-Master.xdc:155]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'ascii_code[3]'. [/home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/Cora-Z7-10-Master.xdc:156]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/Cora-Z7-10-Master.xdc:156]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'ascii_code[4]'. [/home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/Cora-Z7-10-Master.xdc:157]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/Cora-Z7-10-Master.xdc:157]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'ascii_code[5]'. [/home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/Cora-Z7-10-Master.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/Cora-Z7-10-Master.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'ascii_code[6]'. [/home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/Cora-Z7-10-Master.xdc:159]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/Cora-Z7-10-Master.xdc:159]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF_BUFG'. [/home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/Cora-Z7-10-Master.xdc:171]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/Cora-Z7-10-Master.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'ascii_code_test[0]'. [/home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/Cora-Z7-10-Master.xdc:174]
WARNING: [Vivado 12-507] No nets matched 'ascii_code_test[1]'. [/home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/Cora-Z7-10-Master.xdc:174]
WARNING: [Vivado 12-507] No nets matched 'ascii_code_test[2]'. [/home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/Cora-Z7-10-Master.xdc:174]
WARNING: [Vivado 12-507] No nets matched 'ascii_code_test[3]'. [/home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/Cora-Z7-10-Master.xdc:174]
WARNING: [Vivado 12-507] No nets matched 'ascii_code_test[4]'. [/home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/Cora-Z7-10-Master.xdc:174]
WARNING: [Vivado 12-507] No nets matched 'ascii_code_test[5]'. [/home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/Cora-Z7-10-Master.xdc:174]
WARNING: [Vivado 12-507] No nets matched 'ascii_code_test[6]'. [/home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/Cora-Z7-10-Master.xdc:174]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/Cora-Z7-10-Master.xdc:174]
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF_BUFG'. [/home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/Cora-Z7-10-Master.xdc:178]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/Cora-Z7-10-Master.xdc:178]
Finished Parsing XDC File [/home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/Cora-Z7-10-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7645.547 ; gain = 0.000 ; free physical = 1202 ; free virtual = 4572
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 32 instances

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 7777.207 ; gain = 323.629 ; free physical = 1073 ; free virtual = 4485
launch_runs impl_2 -to_step write_bitstream -jobs 4
ERROR: [Chipscope 16-213] The debug port 'u_ila_0/clk' has 1 unconnected channels (bits). This will cause errors during implementation.
delete_bd_objs [get_bd_nets ascii_code] [get_bd_cells system_ila_0]
startgroup
connect_bd_net -net ascii_code [get_bd_pins ps2_keyboard_to_ascii_0/ascii_code]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {ascii_code }]
true
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_nets ascii_code] {PROBE_TYPE "Data and Trigger" CLK_SRC "None (Connect manually)" SYSTEM_ILA "Auto" } \
                                                         ]
Debug Automation : Instantiating new System ILA block '/system_ila_0' with mode NATIVE, 0 slot interface pins and 1 probe pins. Also setting parameters on this block, corresponding to newly enabled interface pins and probe pins as specified via Debug Automation.
Debug Automation : Connecting net /ascii_code, to System ILA probe pin /system_ila_0/probe0 for debug.
connect_bd_net [get_bd_ports clk_0] [get_bd_pins system_ila_0/clk]
save_bd_design
Wrote  : </home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/keyboard.srcs/sources_1/bd/Keyboard/Keyboard.bd> 
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 4
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
WARNING: [BD 41-927] Following properties on pin /ps2_keyboard_to_ascii_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Keyboard_clk_0 
WARNING: [BD 41-927] Following properties on pin /ps2_keyboard_to_ascii_0/ps2_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Keyboard_ps2_clk_0 
Wrote  : </home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/keyboard.srcs/sources_1/bd/Keyboard/Keyboard.bd> 
VHDL Output written to : /home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/keyboard.srcs/sources_1/bd/Keyboard/synth/Keyboard.vhd
VHDL Output written to : /home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/keyboard.srcs/sources_1/bd/Keyboard/sim/Keyboard.vhd
VHDL Output written to : /home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/keyboard.srcs/sources_1/bd/Keyboard/hdl/Keyboard_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps2_keyboard_to_ascii_0 .
Exporting to file /home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/keyboard.srcs/sources_1/bd/Keyboard/ip/Keyboard_system_ila_0_1/bd_0/hw_handoff/Keyboard_system_ila_0_1.hwh
Generated Block Design Tcl file /home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/keyboard.srcs/sources_1/bd/Keyboard/ip/Keyboard_system_ila_0_1/bd_0/hw_handoff/Keyboard_system_ila_0_1_bd.tcl
Generated Hardware Definition File /home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/keyboard.srcs/sources_1/bd/Keyboard/ip/Keyboard_system_ila_0_1/bd_0/synth/Keyboard_system_ila_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
Exporting to file /home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/keyboard.srcs/sources_1/bd/Keyboard/hw_handoff/Keyboard.hwh
Generated Block Design Tcl file /home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/keyboard.srcs/sources_1/bd/Keyboard/hw_handoff/Keyboard_bd.tcl
Generated Hardware Definition File /home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/keyboard.srcs/sources_1/bd/Keyboard/synth/Keyboard.hwdef
WARNING: [Project 1-478] Design 'synth_2' is stale and will not be used when launching 'impl_2'
[Thu Mar 10 20:22:38 2022] Launched Keyboard_system_ila_0_1_synth_1, synth_2...
Run output will be captured here:
Keyboard_system_ila_0_1_synth_1: /home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/keyboard.runs/Keyboard_system_ila_0_1_synth_1/runme.log
synth_2: /home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/keyboard.runs/synth_2/runme.log
[Thu Mar 10 20:22:38 2022] Launched impl_2...
Run output will be captured here: /home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/keyboard.runs/impl_2/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 8320.137 ; gain = 97.121 ; free physical = 485 ; free virtual = 3745
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_2' is stale and will not be used when launching 'impl_2'
[Thu Mar 10 20:27:43 2022] Launched synth_2...
Run output will be captured here: /home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/keyboard.runs/synth_2/runme.log
[Thu Mar 10 20:27:43 2022] Launched impl_2...
Run output will be captured here: /home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/keyboard.runs/impl_2/runme.log
