
motor_FOC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c720  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000148  0800c900  0800c900  0000d900  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ca48  0800ca48  0000e2a8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ca48  0800ca48  0000da48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ca50  0800ca50  0000e2a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ca50  0800ca50  0000da50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ca54  0800ca54  0000da54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002a8  20000000  0800ca58  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000022e0  200002a8  0800cd00  0000e2a8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002588  0800cd00  0000e588  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e2a8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000320bc  00000000  00000000  0000e2d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000071c8  00000000  00000000  00040394  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000024d8  00000000  00000000  00047560  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001bff  00000000  00000000  00049a38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b959  00000000  00000000  0004b637  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00036291  00000000  00000000  00076f90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f18db  00000000  00000000  000ad221  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0019eafc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009ac4  00000000  00000000  0019eb40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  001a8604  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200002a8 	.word	0x200002a8
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800c8e8 	.word	0x0800c8e8

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200002ac 	.word	0x200002ac
 800021c:	0800c8e8 	.word	0x0800c8e8

08000220 <__aeabi_uldivmod>:
 8000220:	b953      	cbnz	r3, 8000238 <__aeabi_uldivmod+0x18>
 8000222:	b94a      	cbnz	r2, 8000238 <__aeabi_uldivmod+0x18>
 8000224:	2900      	cmp	r1, #0
 8000226:	bf08      	it	eq
 8000228:	2800      	cmpeq	r0, #0
 800022a:	bf1c      	itt	ne
 800022c:	f04f 31ff 	movne.w	r1, #4294967295
 8000230:	f04f 30ff 	movne.w	r0, #4294967295
 8000234:	f000 b988 	b.w	8000548 <__aeabi_idiv0>
 8000238:	f1ad 0c08 	sub.w	ip, sp, #8
 800023c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000240:	f000 f806 	bl	8000250 <__udivmoddi4>
 8000244:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000248:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800024c:	b004      	add	sp, #16
 800024e:	4770      	bx	lr

08000250 <__udivmoddi4>:
 8000250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000254:	9d08      	ldr	r5, [sp, #32]
 8000256:	468e      	mov	lr, r1
 8000258:	4604      	mov	r4, r0
 800025a:	4688      	mov	r8, r1
 800025c:	2b00      	cmp	r3, #0
 800025e:	d14a      	bne.n	80002f6 <__udivmoddi4+0xa6>
 8000260:	428a      	cmp	r2, r1
 8000262:	4617      	mov	r7, r2
 8000264:	d962      	bls.n	800032c <__udivmoddi4+0xdc>
 8000266:	fab2 f682 	clz	r6, r2
 800026a:	b14e      	cbz	r6, 8000280 <__udivmoddi4+0x30>
 800026c:	f1c6 0320 	rsb	r3, r6, #32
 8000270:	fa01 f806 	lsl.w	r8, r1, r6
 8000274:	fa20 f303 	lsr.w	r3, r0, r3
 8000278:	40b7      	lsls	r7, r6
 800027a:	ea43 0808 	orr.w	r8, r3, r8
 800027e:	40b4      	lsls	r4, r6
 8000280:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000284:	fa1f fc87 	uxth.w	ip, r7
 8000288:	fbb8 f1fe 	udiv	r1, r8, lr
 800028c:	0c23      	lsrs	r3, r4, #16
 800028e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000292:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000296:	fb01 f20c 	mul.w	r2, r1, ip
 800029a:	429a      	cmp	r2, r3
 800029c:	d909      	bls.n	80002b2 <__udivmoddi4+0x62>
 800029e:	18fb      	adds	r3, r7, r3
 80002a0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002a4:	f080 80ea 	bcs.w	800047c <__udivmoddi4+0x22c>
 80002a8:	429a      	cmp	r2, r3
 80002aa:	f240 80e7 	bls.w	800047c <__udivmoddi4+0x22c>
 80002ae:	3902      	subs	r1, #2
 80002b0:	443b      	add	r3, r7
 80002b2:	1a9a      	subs	r2, r3, r2
 80002b4:	b2a3      	uxth	r3, r4
 80002b6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002ba:	fb0e 2210 	mls	r2, lr, r0, r2
 80002be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002c2:	fb00 fc0c 	mul.w	ip, r0, ip
 80002c6:	459c      	cmp	ip, r3
 80002c8:	d909      	bls.n	80002de <__udivmoddi4+0x8e>
 80002ca:	18fb      	adds	r3, r7, r3
 80002cc:	f100 32ff 	add.w	r2, r0, #4294967295
 80002d0:	f080 80d6 	bcs.w	8000480 <__udivmoddi4+0x230>
 80002d4:	459c      	cmp	ip, r3
 80002d6:	f240 80d3 	bls.w	8000480 <__udivmoddi4+0x230>
 80002da:	443b      	add	r3, r7
 80002dc:	3802      	subs	r0, #2
 80002de:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002e2:	eba3 030c 	sub.w	r3, r3, ip
 80002e6:	2100      	movs	r1, #0
 80002e8:	b11d      	cbz	r5, 80002f2 <__udivmoddi4+0xa2>
 80002ea:	40f3      	lsrs	r3, r6
 80002ec:	2200      	movs	r2, #0
 80002ee:	e9c5 3200 	strd	r3, r2, [r5]
 80002f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d905      	bls.n	8000306 <__udivmoddi4+0xb6>
 80002fa:	b10d      	cbz	r5, 8000300 <__udivmoddi4+0xb0>
 80002fc:	e9c5 0100 	strd	r0, r1, [r5]
 8000300:	2100      	movs	r1, #0
 8000302:	4608      	mov	r0, r1
 8000304:	e7f5      	b.n	80002f2 <__udivmoddi4+0xa2>
 8000306:	fab3 f183 	clz	r1, r3
 800030a:	2900      	cmp	r1, #0
 800030c:	d146      	bne.n	800039c <__udivmoddi4+0x14c>
 800030e:	4573      	cmp	r3, lr
 8000310:	d302      	bcc.n	8000318 <__udivmoddi4+0xc8>
 8000312:	4282      	cmp	r2, r0
 8000314:	f200 8105 	bhi.w	8000522 <__udivmoddi4+0x2d2>
 8000318:	1a84      	subs	r4, r0, r2
 800031a:	eb6e 0203 	sbc.w	r2, lr, r3
 800031e:	2001      	movs	r0, #1
 8000320:	4690      	mov	r8, r2
 8000322:	2d00      	cmp	r5, #0
 8000324:	d0e5      	beq.n	80002f2 <__udivmoddi4+0xa2>
 8000326:	e9c5 4800 	strd	r4, r8, [r5]
 800032a:	e7e2      	b.n	80002f2 <__udivmoddi4+0xa2>
 800032c:	2a00      	cmp	r2, #0
 800032e:	f000 8090 	beq.w	8000452 <__udivmoddi4+0x202>
 8000332:	fab2 f682 	clz	r6, r2
 8000336:	2e00      	cmp	r6, #0
 8000338:	f040 80a4 	bne.w	8000484 <__udivmoddi4+0x234>
 800033c:	1a8a      	subs	r2, r1, r2
 800033e:	0c03      	lsrs	r3, r0, #16
 8000340:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000344:	b280      	uxth	r0, r0
 8000346:	b2bc      	uxth	r4, r7
 8000348:	2101      	movs	r1, #1
 800034a:	fbb2 fcfe 	udiv	ip, r2, lr
 800034e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000352:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000356:	fb04 f20c 	mul.w	r2, r4, ip
 800035a:	429a      	cmp	r2, r3
 800035c:	d907      	bls.n	800036e <__udivmoddi4+0x11e>
 800035e:	18fb      	adds	r3, r7, r3
 8000360:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000364:	d202      	bcs.n	800036c <__udivmoddi4+0x11c>
 8000366:	429a      	cmp	r2, r3
 8000368:	f200 80e0 	bhi.w	800052c <__udivmoddi4+0x2dc>
 800036c:	46c4      	mov	ip, r8
 800036e:	1a9b      	subs	r3, r3, r2
 8000370:	fbb3 f2fe 	udiv	r2, r3, lr
 8000374:	fb0e 3312 	mls	r3, lr, r2, r3
 8000378:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800037c:	fb02 f404 	mul.w	r4, r2, r4
 8000380:	429c      	cmp	r4, r3
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0x144>
 8000384:	18fb      	adds	r3, r7, r3
 8000386:	f102 30ff 	add.w	r0, r2, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0x142>
 800038c:	429c      	cmp	r4, r3
 800038e:	f200 80ca 	bhi.w	8000526 <__udivmoddi4+0x2d6>
 8000392:	4602      	mov	r2, r0
 8000394:	1b1b      	subs	r3, r3, r4
 8000396:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800039a:	e7a5      	b.n	80002e8 <__udivmoddi4+0x98>
 800039c:	f1c1 0620 	rsb	r6, r1, #32
 80003a0:	408b      	lsls	r3, r1
 80003a2:	fa22 f706 	lsr.w	r7, r2, r6
 80003a6:	431f      	orrs	r7, r3
 80003a8:	fa0e f401 	lsl.w	r4, lr, r1
 80003ac:	fa20 f306 	lsr.w	r3, r0, r6
 80003b0:	fa2e fe06 	lsr.w	lr, lr, r6
 80003b4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003b8:	4323      	orrs	r3, r4
 80003ba:	fa00 f801 	lsl.w	r8, r0, r1
 80003be:	fa1f fc87 	uxth.w	ip, r7
 80003c2:	fbbe f0f9 	udiv	r0, lr, r9
 80003c6:	0c1c      	lsrs	r4, r3, #16
 80003c8:	fb09 ee10 	mls	lr, r9, r0, lr
 80003cc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003d0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003d4:	45a6      	cmp	lr, r4
 80003d6:	fa02 f201 	lsl.w	r2, r2, r1
 80003da:	d909      	bls.n	80003f0 <__udivmoddi4+0x1a0>
 80003dc:	193c      	adds	r4, r7, r4
 80003de:	f100 3aff 	add.w	sl, r0, #4294967295
 80003e2:	f080 809c 	bcs.w	800051e <__udivmoddi4+0x2ce>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f240 8099 	bls.w	800051e <__udivmoddi4+0x2ce>
 80003ec:	3802      	subs	r0, #2
 80003ee:	443c      	add	r4, r7
 80003f0:	eba4 040e 	sub.w	r4, r4, lr
 80003f4:	fa1f fe83 	uxth.w	lr, r3
 80003f8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003fc:	fb09 4413 	mls	r4, r9, r3, r4
 8000400:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000404:	fb03 fc0c 	mul.w	ip, r3, ip
 8000408:	45a4      	cmp	ip, r4
 800040a:	d908      	bls.n	800041e <__udivmoddi4+0x1ce>
 800040c:	193c      	adds	r4, r7, r4
 800040e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000412:	f080 8082 	bcs.w	800051a <__udivmoddi4+0x2ca>
 8000416:	45a4      	cmp	ip, r4
 8000418:	d97f      	bls.n	800051a <__udivmoddi4+0x2ca>
 800041a:	3b02      	subs	r3, #2
 800041c:	443c      	add	r4, r7
 800041e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000422:	eba4 040c 	sub.w	r4, r4, ip
 8000426:	fba0 ec02 	umull	lr, ip, r0, r2
 800042a:	4564      	cmp	r4, ip
 800042c:	4673      	mov	r3, lr
 800042e:	46e1      	mov	r9, ip
 8000430:	d362      	bcc.n	80004f8 <__udivmoddi4+0x2a8>
 8000432:	d05f      	beq.n	80004f4 <__udivmoddi4+0x2a4>
 8000434:	b15d      	cbz	r5, 800044e <__udivmoddi4+0x1fe>
 8000436:	ebb8 0203 	subs.w	r2, r8, r3
 800043a:	eb64 0409 	sbc.w	r4, r4, r9
 800043e:	fa04 f606 	lsl.w	r6, r4, r6
 8000442:	fa22 f301 	lsr.w	r3, r2, r1
 8000446:	431e      	orrs	r6, r3
 8000448:	40cc      	lsrs	r4, r1
 800044a:	e9c5 6400 	strd	r6, r4, [r5]
 800044e:	2100      	movs	r1, #0
 8000450:	e74f      	b.n	80002f2 <__udivmoddi4+0xa2>
 8000452:	fbb1 fcf2 	udiv	ip, r1, r2
 8000456:	0c01      	lsrs	r1, r0, #16
 8000458:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800045c:	b280      	uxth	r0, r0
 800045e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000462:	463b      	mov	r3, r7
 8000464:	4638      	mov	r0, r7
 8000466:	463c      	mov	r4, r7
 8000468:	46b8      	mov	r8, r7
 800046a:	46be      	mov	lr, r7
 800046c:	2620      	movs	r6, #32
 800046e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000472:	eba2 0208 	sub.w	r2, r2, r8
 8000476:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800047a:	e766      	b.n	800034a <__udivmoddi4+0xfa>
 800047c:	4601      	mov	r1, r0
 800047e:	e718      	b.n	80002b2 <__udivmoddi4+0x62>
 8000480:	4610      	mov	r0, r2
 8000482:	e72c      	b.n	80002de <__udivmoddi4+0x8e>
 8000484:	f1c6 0220 	rsb	r2, r6, #32
 8000488:	fa2e f302 	lsr.w	r3, lr, r2
 800048c:	40b7      	lsls	r7, r6
 800048e:	40b1      	lsls	r1, r6
 8000490:	fa20 f202 	lsr.w	r2, r0, r2
 8000494:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000498:	430a      	orrs	r2, r1
 800049a:	fbb3 f8fe 	udiv	r8, r3, lr
 800049e:	b2bc      	uxth	r4, r7
 80004a0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004a4:	0c11      	lsrs	r1, r2, #16
 80004a6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004aa:	fb08 f904 	mul.w	r9, r8, r4
 80004ae:	40b0      	lsls	r0, r6
 80004b0:	4589      	cmp	r9, r1
 80004b2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004b6:	b280      	uxth	r0, r0
 80004b8:	d93e      	bls.n	8000538 <__udivmoddi4+0x2e8>
 80004ba:	1879      	adds	r1, r7, r1
 80004bc:	f108 3cff 	add.w	ip, r8, #4294967295
 80004c0:	d201      	bcs.n	80004c6 <__udivmoddi4+0x276>
 80004c2:	4589      	cmp	r9, r1
 80004c4:	d81f      	bhi.n	8000506 <__udivmoddi4+0x2b6>
 80004c6:	eba1 0109 	sub.w	r1, r1, r9
 80004ca:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ce:	fb09 f804 	mul.w	r8, r9, r4
 80004d2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004d6:	b292      	uxth	r2, r2
 80004d8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004dc:	4542      	cmp	r2, r8
 80004de:	d229      	bcs.n	8000534 <__udivmoddi4+0x2e4>
 80004e0:	18ba      	adds	r2, r7, r2
 80004e2:	f109 31ff 	add.w	r1, r9, #4294967295
 80004e6:	d2c4      	bcs.n	8000472 <__udivmoddi4+0x222>
 80004e8:	4542      	cmp	r2, r8
 80004ea:	d2c2      	bcs.n	8000472 <__udivmoddi4+0x222>
 80004ec:	f1a9 0102 	sub.w	r1, r9, #2
 80004f0:	443a      	add	r2, r7
 80004f2:	e7be      	b.n	8000472 <__udivmoddi4+0x222>
 80004f4:	45f0      	cmp	r8, lr
 80004f6:	d29d      	bcs.n	8000434 <__udivmoddi4+0x1e4>
 80004f8:	ebbe 0302 	subs.w	r3, lr, r2
 80004fc:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000500:	3801      	subs	r0, #1
 8000502:	46e1      	mov	r9, ip
 8000504:	e796      	b.n	8000434 <__udivmoddi4+0x1e4>
 8000506:	eba7 0909 	sub.w	r9, r7, r9
 800050a:	4449      	add	r1, r9
 800050c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000510:	fbb1 f9fe 	udiv	r9, r1, lr
 8000514:	fb09 f804 	mul.w	r8, r9, r4
 8000518:	e7db      	b.n	80004d2 <__udivmoddi4+0x282>
 800051a:	4673      	mov	r3, lr
 800051c:	e77f      	b.n	800041e <__udivmoddi4+0x1ce>
 800051e:	4650      	mov	r0, sl
 8000520:	e766      	b.n	80003f0 <__udivmoddi4+0x1a0>
 8000522:	4608      	mov	r0, r1
 8000524:	e6fd      	b.n	8000322 <__udivmoddi4+0xd2>
 8000526:	443b      	add	r3, r7
 8000528:	3a02      	subs	r2, #2
 800052a:	e733      	b.n	8000394 <__udivmoddi4+0x144>
 800052c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000530:	443b      	add	r3, r7
 8000532:	e71c      	b.n	800036e <__udivmoddi4+0x11e>
 8000534:	4649      	mov	r1, r9
 8000536:	e79c      	b.n	8000472 <__udivmoddi4+0x222>
 8000538:	eba1 0109 	sub.w	r1, r1, r9
 800053c:	46c4      	mov	ip, r8
 800053e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000542:	fb09 f804 	mul.w	r8, r9, r4
 8000546:	e7c4      	b.n	80004d2 <__udivmoddi4+0x282>

08000548 <__aeabi_idiv0>:
 8000548:	4770      	bx	lr
 800054a:	bf00      	nop

0800054c <MX_ADC1_Init>:
 800054c:	b580      	push	{r7, lr}
 800054e:	b08c      	sub	sp, #48	@ 0x30
 8000550:	af00      	add	r7, sp, #0
 8000552:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000556:	2200      	movs	r2, #0
 8000558:	601a      	str	r2, [r3, #0]
 800055a:	605a      	str	r2, [r3, #4]
 800055c:	609a      	str	r2, [r3, #8]
 800055e:	1d3b      	adds	r3, r7, #4
 8000560:	2220      	movs	r2, #32
 8000562:	2100      	movs	r1, #0
 8000564:	4618      	mov	r0, r3
 8000566:	f00c f8a7 	bl	800c6b8 <memset>
 800056a:	4b47      	ldr	r3, [pc, #284]	@ (8000688 <MX_ADC1_Init+0x13c>)
 800056c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000570:	601a      	str	r2, [r3, #0]
 8000572:	4b45      	ldr	r3, [pc, #276]	@ (8000688 <MX_ADC1_Init+0x13c>)
 8000574:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000578:	605a      	str	r2, [r3, #4]
 800057a:	4b43      	ldr	r3, [pc, #268]	@ (8000688 <MX_ADC1_Init+0x13c>)
 800057c:	2200      	movs	r2, #0
 800057e:	609a      	str	r2, [r3, #8]
 8000580:	4b41      	ldr	r3, [pc, #260]	@ (8000688 <MX_ADC1_Init+0x13c>)
 8000582:	2200      	movs	r2, #0
 8000584:	60da      	str	r2, [r3, #12]
 8000586:	4b40      	ldr	r3, [pc, #256]	@ (8000688 <MX_ADC1_Init+0x13c>)
 8000588:	2200      	movs	r2, #0
 800058a:	611a      	str	r2, [r3, #16]
 800058c:	4b3e      	ldr	r3, [pc, #248]	@ (8000688 <MX_ADC1_Init+0x13c>)
 800058e:	2201      	movs	r2, #1
 8000590:	615a      	str	r2, [r3, #20]
 8000592:	4b3d      	ldr	r3, [pc, #244]	@ (8000688 <MX_ADC1_Init+0x13c>)
 8000594:	2204      	movs	r2, #4
 8000596:	619a      	str	r2, [r3, #24]
 8000598:	4b3b      	ldr	r3, [pc, #236]	@ (8000688 <MX_ADC1_Init+0x13c>)
 800059a:	2200      	movs	r2, #0
 800059c:	771a      	strb	r2, [r3, #28]
 800059e:	4b3a      	ldr	r3, [pc, #232]	@ (8000688 <MX_ADC1_Init+0x13c>)
 80005a0:	2201      	movs	r2, #1
 80005a2:	775a      	strb	r2, [r3, #29]
 80005a4:	4b38      	ldr	r3, [pc, #224]	@ (8000688 <MX_ADC1_Init+0x13c>)
 80005a6:	2204      	movs	r2, #4
 80005a8:	621a      	str	r2, [r3, #32]
 80005aa:	4b37      	ldr	r3, [pc, #220]	@ (8000688 <MX_ADC1_Init+0x13c>)
 80005ac:	2200      	movs	r2, #0
 80005ae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80005b2:	4b35      	ldr	r3, [pc, #212]	@ (8000688 <MX_ADC1_Init+0x13c>)
 80005b4:	2200      	movs	r2, #0
 80005b6:	62da      	str	r2, [r3, #44]	@ 0x2c
 80005b8:	4b33      	ldr	r3, [pc, #204]	@ (8000688 <MX_ADC1_Init+0x13c>)
 80005ba:	2200      	movs	r2, #0
 80005bc:	631a      	str	r2, [r3, #48]	@ 0x30
 80005be:	4b32      	ldr	r3, [pc, #200]	@ (8000688 <MX_ADC1_Init+0x13c>)
 80005c0:	2201      	movs	r2, #1
 80005c2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
 80005c6:	4b30      	ldr	r3, [pc, #192]	@ (8000688 <MX_ADC1_Init+0x13c>)
 80005c8:	2200      	movs	r2, #0
 80005ca:	63da      	str	r2, [r3, #60]	@ 0x3c
 80005cc:	4b2e      	ldr	r3, [pc, #184]	@ (8000688 <MX_ADC1_Init+0x13c>)
 80005ce:	2200      	movs	r2, #0
 80005d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80005d4:	482c      	ldr	r0, [pc, #176]	@ (8000688 <MX_ADC1_Init+0x13c>)
 80005d6:	f003 fb9b 	bl	8003d10 <HAL_ADC_Init>
 80005da:	4603      	mov	r3, r0
 80005dc:	2b00      	cmp	r3, #0
 80005de:	d001      	beq.n	80005e4 <MX_ADC1_Init+0x98>
 80005e0:	f000 fbd0 	bl	8000d84 <Error_Handler>
 80005e4:	2300      	movs	r3, #0
 80005e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80005e8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80005ec:	4619      	mov	r1, r3
 80005ee:	4826      	ldr	r0, [pc, #152]	@ (8000688 <MX_ADC1_Init+0x13c>)
 80005f0:	f004 fb14 	bl	8004c1c <HAL_ADCEx_MultiModeConfigChannel>
 80005f4:	4603      	mov	r3, r0
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d001      	beq.n	80005fe <MX_ADC1_Init+0xb2>
 80005fa:	f000 fbc3 	bl	8000d84 <Error_Handler>
 80005fe:	4b23      	ldr	r3, [pc, #140]	@ (800068c <MX_ADC1_Init+0x140>)
 8000600:	607b      	str	r3, [r7, #4]
 8000602:	2306      	movs	r3, #6
 8000604:	60bb      	str	r3, [r7, #8]
 8000606:	2305      	movs	r3, #5
 8000608:	60fb      	str	r3, [r7, #12]
 800060a:	237f      	movs	r3, #127	@ 0x7f
 800060c:	613b      	str	r3, [r7, #16]
 800060e:	2304      	movs	r3, #4
 8000610:	617b      	str	r3, [r7, #20]
 8000612:	2300      	movs	r3, #0
 8000614:	61bb      	str	r3, [r7, #24]
 8000616:	1d3b      	adds	r3, r7, #4
 8000618:	4619      	mov	r1, r3
 800061a:	481b      	ldr	r0, [pc, #108]	@ (8000688 <MX_ADC1_Init+0x13c>)
 800061c:	f003 fdce 	bl	80041bc <HAL_ADC_ConfigChannel>
 8000620:	4603      	mov	r3, r0
 8000622:	2b00      	cmp	r3, #0
 8000624:	d001      	beq.n	800062a <MX_ADC1_Init+0xde>
 8000626:	f000 fbad 	bl	8000d84 <Error_Handler>
 800062a:	4b19      	ldr	r3, [pc, #100]	@ (8000690 <MX_ADC1_Init+0x144>)
 800062c:	607b      	str	r3, [r7, #4]
 800062e:	230c      	movs	r3, #12
 8000630:	60bb      	str	r3, [r7, #8]
 8000632:	1d3b      	adds	r3, r7, #4
 8000634:	4619      	mov	r1, r3
 8000636:	4814      	ldr	r0, [pc, #80]	@ (8000688 <MX_ADC1_Init+0x13c>)
 8000638:	f003 fdc0 	bl	80041bc <HAL_ADC_ConfigChannel>
 800063c:	4603      	mov	r3, r0
 800063e:	2b00      	cmp	r3, #0
 8000640:	d001      	beq.n	8000646 <MX_ADC1_Init+0xfa>
 8000642:	f000 fb9f 	bl	8000d84 <Error_Handler>
 8000646:	4b13      	ldr	r3, [pc, #76]	@ (8000694 <MX_ADC1_Init+0x148>)
 8000648:	607b      	str	r3, [r7, #4]
 800064a:	2312      	movs	r3, #18
 800064c:	60bb      	str	r3, [r7, #8]
 800064e:	1d3b      	adds	r3, r7, #4
 8000650:	4619      	mov	r1, r3
 8000652:	480d      	ldr	r0, [pc, #52]	@ (8000688 <MX_ADC1_Init+0x13c>)
 8000654:	f003 fdb2 	bl	80041bc <HAL_ADC_ConfigChannel>
 8000658:	4603      	mov	r3, r0
 800065a:	2b00      	cmp	r3, #0
 800065c:	d001      	beq.n	8000662 <MX_ADC1_Init+0x116>
 800065e:	f000 fb91 	bl	8000d84 <Error_Handler>
 8000662:	4b0d      	ldr	r3, [pc, #52]	@ (8000698 <MX_ADC1_Init+0x14c>)
 8000664:	607b      	str	r3, [r7, #4]
 8000666:	2318      	movs	r3, #24
 8000668:	60bb      	str	r3, [r7, #8]
 800066a:	1d3b      	adds	r3, r7, #4
 800066c:	4619      	mov	r1, r3
 800066e:	4806      	ldr	r0, [pc, #24]	@ (8000688 <MX_ADC1_Init+0x13c>)
 8000670:	f003 fda4 	bl	80041bc <HAL_ADC_ConfigChannel>
 8000674:	4603      	mov	r3, r0
 8000676:	2b00      	cmp	r3, #0
 8000678:	d001      	beq.n	800067e <MX_ADC1_Init+0x132>
 800067a:	f000 fb83 	bl	8000d84 <Error_Handler>
 800067e:	bf00      	nop
 8000680:	3730      	adds	r7, #48	@ 0x30
 8000682:	46bd      	mov	sp, r7
 8000684:	bd80      	pop	{r7, pc}
 8000686:	bf00      	nop
 8000688:	200002c4 	.word	0x200002c4
 800068c:	2e300800 	.word	0x2e300800
 8000690:	32601000 	.word	0x32601000
 8000694:	3ac04000 	.word	0x3ac04000
 8000698:	3ef08000 	.word	0x3ef08000

0800069c <HAL_ADC_MspInit>:
 800069c:	b580      	push	{r7, lr}
 800069e:	b09a      	sub	sp, #104	@ 0x68
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	6078      	str	r0, [r7, #4]
 80006a4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80006a8:	2200      	movs	r2, #0
 80006aa:	601a      	str	r2, [r3, #0]
 80006ac:	605a      	str	r2, [r3, #4]
 80006ae:	609a      	str	r2, [r3, #8]
 80006b0:	60da      	str	r2, [r3, #12]
 80006b2:	611a      	str	r2, [r3, #16]
 80006b4:	f107 0310 	add.w	r3, r7, #16
 80006b8:	2244      	movs	r2, #68	@ 0x44
 80006ba:	2100      	movs	r1, #0
 80006bc:	4618      	mov	r0, r3
 80006be:	f00b fffb 	bl	800c6b8 <memset>
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	681b      	ldr	r3, [r3, #0]
 80006c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80006ca:	d160      	bne.n	800078e <HAL_ADC_MspInit+0xf2>
 80006cc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80006d0:	613b      	str	r3, [r7, #16]
 80006d2:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80006d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80006d8:	f107 0310 	add.w	r3, r7, #16
 80006dc:	4618      	mov	r0, r3
 80006de:	f006 fca5 	bl	800702c <HAL_RCCEx_PeriphCLKConfig>
 80006e2:	4603      	mov	r3, r0
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d001      	beq.n	80006ec <HAL_ADC_MspInit+0x50>
 80006e8:	f000 fb4c 	bl	8000d84 <Error_Handler>
 80006ec:	4b2a      	ldr	r3, [pc, #168]	@ (8000798 <HAL_ADC_MspInit+0xfc>)
 80006ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006f0:	4a29      	ldr	r2, [pc, #164]	@ (8000798 <HAL_ADC_MspInit+0xfc>)
 80006f2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80006f6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006f8:	4b27      	ldr	r3, [pc, #156]	@ (8000798 <HAL_ADC_MspInit+0xfc>)
 80006fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006fc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000700:	60fb      	str	r3, [r7, #12]
 8000702:	68fb      	ldr	r3, [r7, #12]
 8000704:	4b24      	ldr	r3, [pc, #144]	@ (8000798 <HAL_ADC_MspInit+0xfc>)
 8000706:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000708:	4a23      	ldr	r2, [pc, #140]	@ (8000798 <HAL_ADC_MspInit+0xfc>)
 800070a:	f043 0302 	orr.w	r3, r3, #2
 800070e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000710:	4b21      	ldr	r3, [pc, #132]	@ (8000798 <HAL_ADC_MspInit+0xfc>)
 8000712:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000714:	f003 0302 	and.w	r3, r3, #2
 8000718:	60bb      	str	r3, [r7, #8]
 800071a:	68bb      	ldr	r3, [r7, #8]
 800071c:	f641 0303 	movw	r3, #6147	@ 0x1803
 8000720:	657b      	str	r3, [r7, #84]	@ 0x54
 8000722:	2303      	movs	r3, #3
 8000724:	65bb      	str	r3, [r7, #88]	@ 0x58
 8000726:	2300      	movs	r3, #0
 8000728:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800072a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800072e:	4619      	mov	r1, r3
 8000730:	481a      	ldr	r0, [pc, #104]	@ (800079c <HAL_ADC_MspInit+0x100>)
 8000732:	f005 fcb5 	bl	80060a0 <HAL_GPIO_Init>
 8000736:	4b1a      	ldr	r3, [pc, #104]	@ (80007a0 <HAL_ADC_MspInit+0x104>)
 8000738:	4a1a      	ldr	r2, [pc, #104]	@ (80007a4 <HAL_ADC_MspInit+0x108>)
 800073a:	601a      	str	r2, [r3, #0]
 800073c:	4b18      	ldr	r3, [pc, #96]	@ (80007a0 <HAL_ADC_MspInit+0x104>)
 800073e:	2205      	movs	r2, #5
 8000740:	605a      	str	r2, [r3, #4]
 8000742:	4b17      	ldr	r3, [pc, #92]	@ (80007a0 <HAL_ADC_MspInit+0x104>)
 8000744:	2200      	movs	r2, #0
 8000746:	609a      	str	r2, [r3, #8]
 8000748:	4b15      	ldr	r3, [pc, #84]	@ (80007a0 <HAL_ADC_MspInit+0x104>)
 800074a:	2200      	movs	r2, #0
 800074c:	60da      	str	r2, [r3, #12]
 800074e:	4b14      	ldr	r3, [pc, #80]	@ (80007a0 <HAL_ADC_MspInit+0x104>)
 8000750:	2280      	movs	r2, #128	@ 0x80
 8000752:	611a      	str	r2, [r3, #16]
 8000754:	4b12      	ldr	r3, [pc, #72]	@ (80007a0 <HAL_ADC_MspInit+0x104>)
 8000756:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800075a:	615a      	str	r2, [r3, #20]
 800075c:	4b10      	ldr	r3, [pc, #64]	@ (80007a0 <HAL_ADC_MspInit+0x104>)
 800075e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000762:	619a      	str	r2, [r3, #24]
 8000764:	4b0e      	ldr	r3, [pc, #56]	@ (80007a0 <HAL_ADC_MspInit+0x104>)
 8000766:	2220      	movs	r2, #32
 8000768:	61da      	str	r2, [r3, #28]
 800076a:	4b0d      	ldr	r3, [pc, #52]	@ (80007a0 <HAL_ADC_MspInit+0x104>)
 800076c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000770:	621a      	str	r2, [r3, #32]
 8000772:	480b      	ldr	r0, [pc, #44]	@ (80007a0 <HAL_ADC_MspInit+0x104>)
 8000774:	f004 fd10 	bl	8005198 <HAL_DMA_Init>
 8000778:	4603      	mov	r3, r0
 800077a:	2b00      	cmp	r3, #0
 800077c:	d001      	beq.n	8000782 <HAL_ADC_MspInit+0xe6>
 800077e:	f000 fb01 	bl	8000d84 <Error_Handler>
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	4a06      	ldr	r2, [pc, #24]	@ (80007a0 <HAL_ADC_MspInit+0x104>)
 8000786:	655a      	str	r2, [r3, #84]	@ 0x54
 8000788:	4a05      	ldr	r2, [pc, #20]	@ (80007a0 <HAL_ADC_MspInit+0x104>)
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	6293      	str	r3, [r2, #40]	@ 0x28
 800078e:	bf00      	nop
 8000790:	3768      	adds	r7, #104	@ 0x68
 8000792:	46bd      	mov	sp, r7
 8000794:	bd80      	pop	{r7, pc}
 8000796:	bf00      	nop
 8000798:	40021000 	.word	0x40021000
 800079c:	48000400 	.word	0x48000400
 80007a0:	20000330 	.word	0x20000330
 80007a4:	40020408 	.word	0x40020408

080007a8 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80007a8:	b580      	push	{r7, lr}
 80007aa:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80007ac:	4a0c      	ldr	r2, [pc, #48]	@ (80007e0 <MX_FREERTOS_Init+0x38>)
 80007ae:	2100      	movs	r1, #0
 80007b0:	480c      	ldr	r0, [pc, #48]	@ (80007e4 <MX_FREERTOS_Init+0x3c>)
 80007b2:	f009 f8e2 	bl	800997a <osThreadNew>
 80007b6:	4603      	mov	r3, r0
 80007b8:	4a0b      	ldr	r2, [pc, #44]	@ (80007e8 <MX_FREERTOS_Init+0x40>)
 80007ba:	6013      	str	r3, [r2, #0]

  /* creation of motorTask */
  motorTaskHandle = osThreadNew(StartMotorTask, NULL, &motorTask_attributes);
 80007bc:	4a0b      	ldr	r2, [pc, #44]	@ (80007ec <MX_FREERTOS_Init+0x44>)
 80007be:	2100      	movs	r1, #0
 80007c0:	480b      	ldr	r0, [pc, #44]	@ (80007f0 <MX_FREERTOS_Init+0x48>)
 80007c2:	f009 f8da 	bl	800997a <osThreadNew>
 80007c6:	4603      	mov	r3, r0
 80007c8:	4a0a      	ldr	r2, [pc, #40]	@ (80007f4 <MX_FREERTOS_Init+0x4c>)
 80007ca:	6013      	str	r3, [r2, #0]

  /* creation of adcTask */
  adcTaskHandle = osThreadNew(StartAdcTask, NULL, &adcTask_attributes);
 80007cc:	4a0a      	ldr	r2, [pc, #40]	@ (80007f8 <MX_FREERTOS_Init+0x50>)
 80007ce:	2100      	movs	r1, #0
 80007d0:	480a      	ldr	r0, [pc, #40]	@ (80007fc <MX_FREERTOS_Init+0x54>)
 80007d2:	f009 f8d2 	bl	800997a <osThreadNew>
 80007d6:	4603      	mov	r3, r0
 80007d8:	4a09      	ldr	r2, [pc, #36]	@ (8000800 <MX_FREERTOS_Init+0x58>)
 80007da:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80007dc:	bf00      	nop
 80007de:	bd80      	pop	{r7, pc}
 80007e0:	0800c938 	.word	0x0800c938
 80007e4:	08001a39 	.word	0x08001a39
 80007e8:	20000390 	.word	0x20000390
 80007ec:	0800c95c 	.word	0x0800c95c
 80007f0:	08002ef1 	.word	0x08002ef1
 80007f4:	20000394 	.word	0x20000394
 80007f8:	0800c980 	.word	0x0800c980
 80007fc:	08001569 	.word	0x08001569
 8000800:	20000398 	.word	0x20000398

08000804 <MX_CORDIC_Init>:
DMA_HandleTypeDef hdma_cordic_read;
DMA_HandleTypeDef hdma_cordic_write;

/* CORDIC init function */
void MX_CORDIC_Init(void)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	af00      	add	r7, sp, #0
  /* USER CODE END CORDIC_Init 0 */

  /* USER CODE BEGIN CORDIC_Init 1 */

  /* USER CODE END CORDIC_Init 1 */
  hcordic.Instance = CORDIC;
 8000808:	4b06      	ldr	r3, [pc, #24]	@ (8000824 <MX_CORDIC_Init+0x20>)
 800080a:	4a07      	ldr	r2, [pc, #28]	@ (8000828 <MX_CORDIC_Init+0x24>)
 800080c:	601a      	str	r2, [r3, #0]
  if (HAL_CORDIC_Init(&hcordic) != HAL_OK)
 800080e:	4805      	ldr	r0, [pc, #20]	@ (8000824 <MX_CORDIC_Init+0x20>)
 8000810:	f004 faa8 	bl	8004d64 <HAL_CORDIC_Init>
 8000814:	4603      	mov	r3, r0
 8000816:	2b00      	cmp	r3, #0
 8000818:	d001      	beq.n	800081e <MX_CORDIC_Init+0x1a>
  {
    Error_Handler();
 800081a:	f000 fab3 	bl	8000d84 <Error_Handler>
  }
  /* USER CODE BEGIN CORDIC_Init 2 */

  /* USER CODE END CORDIC_Init 2 */

}
 800081e:	bf00      	nop
 8000820:	bd80      	pop	{r7, pc}
 8000822:	bf00      	nop
 8000824:	2000039c 	.word	0x2000039c
 8000828:	40020c00 	.word	0x40020c00

0800082c <HAL_CORDIC_MspInit>:

void HAL_CORDIC_MspInit(CORDIC_HandleTypeDef* cordicHandle)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b084      	sub	sp, #16
 8000830:	af00      	add	r7, sp, #0
 8000832:	6078      	str	r0, [r7, #4]

  if(cordicHandle->Instance==CORDIC)
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	4a34      	ldr	r2, [pc, #208]	@ (800090c <HAL_CORDIC_MspInit+0xe0>)
 800083a:	4293      	cmp	r3, r2
 800083c:	d161      	bne.n	8000902 <HAL_CORDIC_MspInit+0xd6>
  {
  /* USER CODE BEGIN CORDIC_MspInit 0 */

  /* USER CODE END CORDIC_MspInit 0 */
    /* CORDIC clock enable */
    __HAL_RCC_CORDIC_CLK_ENABLE();
 800083e:	4b34      	ldr	r3, [pc, #208]	@ (8000910 <HAL_CORDIC_MspInit+0xe4>)
 8000840:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000842:	4a33      	ldr	r2, [pc, #204]	@ (8000910 <HAL_CORDIC_MspInit+0xe4>)
 8000844:	f043 0308 	orr.w	r3, r3, #8
 8000848:	6493      	str	r3, [r2, #72]	@ 0x48
 800084a:	4b31      	ldr	r3, [pc, #196]	@ (8000910 <HAL_CORDIC_MspInit+0xe4>)
 800084c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800084e:	f003 0308 	and.w	r3, r3, #8
 8000852:	60fb      	str	r3, [r7, #12]
 8000854:	68fb      	ldr	r3, [r7, #12]

    /* CORDIC DMA Init */
    /* CORDIC_READ Init */
    hdma_cordic_read.Instance = DMA2_Channel2;
 8000856:	4b2f      	ldr	r3, [pc, #188]	@ (8000914 <HAL_CORDIC_MspInit+0xe8>)
 8000858:	4a2f      	ldr	r2, [pc, #188]	@ (8000918 <HAL_CORDIC_MspInit+0xec>)
 800085a:	601a      	str	r2, [r3, #0]
    hdma_cordic_read.Init.Request = DMA_REQUEST_CORDIC_READ;
 800085c:	4b2d      	ldr	r3, [pc, #180]	@ (8000914 <HAL_CORDIC_MspInit+0xe8>)
 800085e:	2270      	movs	r2, #112	@ 0x70
 8000860:	605a      	str	r2, [r3, #4]
    hdma_cordic_read.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000862:	4b2c      	ldr	r3, [pc, #176]	@ (8000914 <HAL_CORDIC_MspInit+0xe8>)
 8000864:	2200      	movs	r2, #0
 8000866:	609a      	str	r2, [r3, #8]
    hdma_cordic_read.Init.PeriphInc = DMA_PINC_DISABLE;
 8000868:	4b2a      	ldr	r3, [pc, #168]	@ (8000914 <HAL_CORDIC_MspInit+0xe8>)
 800086a:	2200      	movs	r2, #0
 800086c:	60da      	str	r2, [r3, #12]
    hdma_cordic_read.Init.MemInc = DMA_MINC_ENABLE;
 800086e:	4b29      	ldr	r3, [pc, #164]	@ (8000914 <HAL_CORDIC_MspInit+0xe8>)
 8000870:	2280      	movs	r2, #128	@ 0x80
 8000872:	611a      	str	r2, [r3, #16]
    hdma_cordic_read.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000874:	4b27      	ldr	r3, [pc, #156]	@ (8000914 <HAL_CORDIC_MspInit+0xe8>)
 8000876:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800087a:	615a      	str	r2, [r3, #20]
    hdma_cordic_read.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800087c:	4b25      	ldr	r3, [pc, #148]	@ (8000914 <HAL_CORDIC_MspInit+0xe8>)
 800087e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000882:	619a      	str	r2, [r3, #24]
    hdma_cordic_read.Init.Mode = DMA_NORMAL;
 8000884:	4b23      	ldr	r3, [pc, #140]	@ (8000914 <HAL_CORDIC_MspInit+0xe8>)
 8000886:	2200      	movs	r2, #0
 8000888:	61da      	str	r2, [r3, #28]
    hdma_cordic_read.Init.Priority = DMA_PRIORITY_LOW;
 800088a:	4b22      	ldr	r3, [pc, #136]	@ (8000914 <HAL_CORDIC_MspInit+0xe8>)
 800088c:	2200      	movs	r2, #0
 800088e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_cordic_read) != HAL_OK)
 8000890:	4820      	ldr	r0, [pc, #128]	@ (8000914 <HAL_CORDIC_MspInit+0xe8>)
 8000892:	f004 fc81 	bl	8005198 <HAL_DMA_Init>
 8000896:	4603      	mov	r3, r0
 8000898:	2b00      	cmp	r3, #0
 800089a:	d001      	beq.n	80008a0 <HAL_CORDIC_MspInit+0x74>
    {
      Error_Handler();
 800089c:	f000 fa72 	bl	8000d84 <Error_Handler>
    }

    __HAL_LINKDMA(cordicHandle,hdmaOut,hdma_cordic_read);
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	4a1c      	ldr	r2, [pc, #112]	@ (8000914 <HAL_CORDIC_MspInit+0xe8>)
 80008a4:	61da      	str	r2, [r3, #28]
 80008a6:	4a1b      	ldr	r2, [pc, #108]	@ (8000914 <HAL_CORDIC_MspInit+0xe8>)
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	6293      	str	r3, [r2, #40]	@ 0x28

    /* CORDIC_WRITE Init */
    hdma_cordic_write.Instance = DMA2_Channel3;
 80008ac:	4b1b      	ldr	r3, [pc, #108]	@ (800091c <HAL_CORDIC_MspInit+0xf0>)
 80008ae:	4a1c      	ldr	r2, [pc, #112]	@ (8000920 <HAL_CORDIC_MspInit+0xf4>)
 80008b0:	601a      	str	r2, [r3, #0]
    hdma_cordic_write.Init.Request = DMA_REQUEST_CORDIC_WRITE;
 80008b2:	4b1a      	ldr	r3, [pc, #104]	@ (800091c <HAL_CORDIC_MspInit+0xf0>)
 80008b4:	2271      	movs	r2, #113	@ 0x71
 80008b6:	605a      	str	r2, [r3, #4]
    hdma_cordic_write.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80008b8:	4b18      	ldr	r3, [pc, #96]	@ (800091c <HAL_CORDIC_MspInit+0xf0>)
 80008ba:	2210      	movs	r2, #16
 80008bc:	609a      	str	r2, [r3, #8]
    hdma_cordic_write.Init.PeriphInc = DMA_PINC_DISABLE;
 80008be:	4b17      	ldr	r3, [pc, #92]	@ (800091c <HAL_CORDIC_MspInit+0xf0>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	60da      	str	r2, [r3, #12]
    hdma_cordic_write.Init.MemInc = DMA_MINC_ENABLE;
 80008c4:	4b15      	ldr	r3, [pc, #84]	@ (800091c <HAL_CORDIC_MspInit+0xf0>)
 80008c6:	2280      	movs	r2, #128	@ 0x80
 80008c8:	611a      	str	r2, [r3, #16]
    hdma_cordic_write.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80008ca:	4b14      	ldr	r3, [pc, #80]	@ (800091c <HAL_CORDIC_MspInit+0xf0>)
 80008cc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80008d0:	615a      	str	r2, [r3, #20]
    hdma_cordic_write.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80008d2:	4b12      	ldr	r3, [pc, #72]	@ (800091c <HAL_CORDIC_MspInit+0xf0>)
 80008d4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80008d8:	619a      	str	r2, [r3, #24]
    hdma_cordic_write.Init.Mode = DMA_NORMAL;
 80008da:	4b10      	ldr	r3, [pc, #64]	@ (800091c <HAL_CORDIC_MspInit+0xf0>)
 80008dc:	2200      	movs	r2, #0
 80008de:	61da      	str	r2, [r3, #28]
    hdma_cordic_write.Init.Priority = DMA_PRIORITY_LOW;
 80008e0:	4b0e      	ldr	r3, [pc, #56]	@ (800091c <HAL_CORDIC_MspInit+0xf0>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_cordic_write) != HAL_OK)
 80008e6:	480d      	ldr	r0, [pc, #52]	@ (800091c <HAL_CORDIC_MspInit+0xf0>)
 80008e8:	f004 fc56 	bl	8005198 <HAL_DMA_Init>
 80008ec:	4603      	mov	r3, r0
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d001      	beq.n	80008f6 <HAL_CORDIC_MspInit+0xca>
    {
      Error_Handler();
 80008f2:	f000 fa47 	bl	8000d84 <Error_Handler>
    }

    __HAL_LINKDMA(cordicHandle,hdmaIn,hdma_cordic_write);
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	4a08      	ldr	r2, [pc, #32]	@ (800091c <HAL_CORDIC_MspInit+0xf0>)
 80008fa:	619a      	str	r2, [r3, #24]
 80008fc:	4a07      	ldr	r2, [pc, #28]	@ (800091c <HAL_CORDIC_MspInit+0xf0>)
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN CORDIC_MspInit 1 */

  /* USER CODE END CORDIC_MspInit 1 */
  }
}
 8000902:	bf00      	nop
 8000904:	3710      	adds	r7, #16
 8000906:	46bd      	mov	sp, r7
 8000908:	bd80      	pop	{r7, pc}
 800090a:	bf00      	nop
 800090c:	40020c00 	.word	0x40020c00
 8000910:	40021000 	.word	0x40021000
 8000914:	200003c4 	.word	0x200003c4
 8000918:	4002041c 	.word	0x4002041c
 800091c:	20000424 	.word	0x20000424
 8000920:	40020430 	.word	0x40020430

08000924 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b082      	sub	sp, #8
 8000928:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800092a:	4b1a      	ldr	r3, [pc, #104]	@ (8000994 <MX_DMA_Init+0x70>)
 800092c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800092e:	4a19      	ldr	r2, [pc, #100]	@ (8000994 <MX_DMA_Init+0x70>)
 8000930:	f043 0304 	orr.w	r3, r3, #4
 8000934:	6493      	str	r3, [r2, #72]	@ 0x48
 8000936:	4b17      	ldr	r3, [pc, #92]	@ (8000994 <MX_DMA_Init+0x70>)
 8000938:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800093a:	f003 0304 	and.w	r3, r3, #4
 800093e:	607b      	str	r3, [r7, #4]
 8000940:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000942:	4b14      	ldr	r3, [pc, #80]	@ (8000994 <MX_DMA_Init+0x70>)
 8000944:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000946:	4a13      	ldr	r2, [pc, #76]	@ (8000994 <MX_DMA_Init+0x70>)
 8000948:	f043 0302 	orr.w	r3, r3, #2
 800094c:	6493      	str	r3, [r2, #72]	@ 0x48
 800094e:	4b11      	ldr	r3, [pc, #68]	@ (8000994 <MX_DMA_Init+0x70>)
 8000950:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000952:	f003 0302 	and.w	r3, r3, #2
 8000956:	603b      	str	r3, [r7, #0]
 8000958:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 5, 0);
 800095a:	2200      	movs	r2, #0
 800095c:	2105      	movs	r1, #5
 800095e:	2038      	movs	r0, #56	@ 0x38
 8000960:	f004 fbf2 	bl	8005148 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 8000964:	2038      	movs	r0, #56	@ 0x38
 8000966:	f004 fc09 	bl	800517c <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel2_IRQn, 5, 0);
 800096a:	2200      	movs	r2, #0
 800096c:	2105      	movs	r1, #5
 800096e:	2039      	movs	r0, #57	@ 0x39
 8000970:	f004 fbea 	bl	8005148 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel2_IRQn);
 8000974:	2039      	movs	r0, #57	@ 0x39
 8000976:	f004 fc01 	bl	800517c <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel3_IRQn, 5, 0);
 800097a:	2200      	movs	r2, #0
 800097c:	2105      	movs	r1, #5
 800097e:	203a      	movs	r0, #58	@ 0x3a
 8000980:	f004 fbe2 	bl	8005148 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel3_IRQn);
 8000984:	203a      	movs	r0, #58	@ 0x3a
 8000986:	f004 fbf9 	bl	800517c <HAL_NVIC_EnableIRQ>

}
 800098a:	bf00      	nop
 800098c:	3708      	adds	r7, #8
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}
 8000992:	bf00      	nop
 8000994:	40021000 	.word	0x40021000

08000998 <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 800099c:	4b1f      	ldr	r3, [pc, #124]	@ (8000a1c <MX_FDCAN1_Init+0x84>)
 800099e:	4a20      	ldr	r2, [pc, #128]	@ (8000a20 <MX_FDCAN1_Init+0x88>)
 80009a0:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 80009a2:	4b1e      	ldr	r3, [pc, #120]	@ (8000a1c <MX_FDCAN1_Init+0x84>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80009a8:	4b1c      	ldr	r3, [pc, #112]	@ (8000a1c <MX_FDCAN1_Init+0x84>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 80009ae:	4b1b      	ldr	r3, [pc, #108]	@ (8000a1c <MX_FDCAN1_Init+0x84>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 80009b4:	4b19      	ldr	r3, [pc, #100]	@ (8000a1c <MX_FDCAN1_Init+0x84>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 80009ba:	4b18      	ldr	r3, [pc, #96]	@ (8000a1c <MX_FDCAN1_Init+0x84>)
 80009bc:	2200      	movs	r2, #0
 80009be:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 80009c0:	4b16      	ldr	r3, [pc, #88]	@ (8000a1c <MX_FDCAN1_Init+0x84>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 20;
 80009c6:	4b15      	ldr	r3, [pc, #84]	@ (8000a1c <MX_FDCAN1_Init+0x84>)
 80009c8:	2214      	movs	r2, #20
 80009ca:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 80009cc:	4b13      	ldr	r3, [pc, #76]	@ (8000a1c <MX_FDCAN1_Init+0x84>)
 80009ce:	2201      	movs	r2, #1
 80009d0:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 14;
 80009d2:	4b12      	ldr	r3, [pc, #72]	@ (8000a1c <MX_FDCAN1_Init+0x84>)
 80009d4:	220e      	movs	r2, #14
 80009d6:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 80009d8:	4b10      	ldr	r3, [pc, #64]	@ (8000a1c <MX_FDCAN1_Init+0x84>)
 80009da:	2202      	movs	r2, #2
 80009dc:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 2;
 80009de:	4b0f      	ldr	r3, [pc, #60]	@ (8000a1c <MX_FDCAN1_Init+0x84>)
 80009e0:	2202      	movs	r2, #2
 80009e2:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 80009e4:	4b0d      	ldr	r3, [pc, #52]	@ (8000a1c <MX_FDCAN1_Init+0x84>)
 80009e6:	2201      	movs	r2, #1
 80009e8:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 14;
 80009ea:	4b0c      	ldr	r3, [pc, #48]	@ (8000a1c <MX_FDCAN1_Init+0x84>)
 80009ec:	220e      	movs	r2, #14
 80009ee:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 2;
 80009f0:	4b0a      	ldr	r3, [pc, #40]	@ (8000a1c <MX_FDCAN1_Init+0x84>)
 80009f2:	2202      	movs	r2, #2
 80009f4:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = FDCAN_STD_FILTER_NBR;
 80009f6:	4b09      	ldr	r3, [pc, #36]	@ (8000a1c <MX_FDCAN1_Init+0x84>)
 80009f8:	2202      	movs	r2, #2
 80009fa:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 80009fc:	4b07      	ldr	r3, [pc, #28]	@ (8000a1c <MX_FDCAN1_Init+0x84>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000a02:	4b06      	ldr	r3, [pc, #24]	@ (8000a1c <MX_FDCAN1_Init+0x84>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000a08:	4804      	ldr	r0, [pc, #16]	@ (8000a1c <MX_FDCAN1_Init+0x84>)
 8000a0a:	f004 fe99 	bl	8005740 <HAL_FDCAN_Init>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d001      	beq.n	8000a18 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 8000a14:	f000 f9b6 	bl	8000d84 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000a18:	bf00      	nop
 8000a1a:	bd80      	pop	{r7, pc}
 8000a1c:	20000484 	.word	0x20000484
 8000a20:	40006400 	.word	0x40006400

08000a24 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b09a      	sub	sp, #104	@ 0x68
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a2c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000a30:	2200      	movs	r2, #0
 8000a32:	601a      	str	r2, [r3, #0]
 8000a34:	605a      	str	r2, [r3, #4]
 8000a36:	609a      	str	r2, [r3, #8]
 8000a38:	60da      	str	r2, [r3, #12]
 8000a3a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a3c:	f107 0310 	add.w	r3, r7, #16
 8000a40:	2244      	movs	r2, #68	@ 0x44
 8000a42:	2100      	movs	r1, #0
 8000a44:	4618      	mov	r0, r3
 8000a46:	f00b fe37 	bl	800c6b8 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	681b      	ldr	r3, [r3, #0]
 8000a4e:	4a28      	ldr	r2, [pc, #160]	@ (8000af0 <HAL_FDCAN_MspInit+0xcc>)
 8000a50:	4293      	cmp	r3, r2
 8000a52:	d149      	bne.n	8000ae8 <HAL_FDCAN_MspInit+0xc4>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000a54:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a58:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8000a5a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000a5e:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a60:	f107 0310 	add.w	r3, r7, #16
 8000a64:	4618      	mov	r0, r3
 8000a66:	f006 fae1 	bl	800702c <HAL_RCCEx_PeriphCLKConfig>
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d001      	beq.n	8000a74 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8000a70:	f000 f988 	bl	8000d84 <Error_Handler>
    }

    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000a74:	4b1f      	ldr	r3, [pc, #124]	@ (8000af4 <HAL_FDCAN_MspInit+0xd0>)
 8000a76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a78:	4a1e      	ldr	r2, [pc, #120]	@ (8000af4 <HAL_FDCAN_MspInit+0xd0>)
 8000a7a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000a7e:	6593      	str	r3, [r2, #88]	@ 0x58
 8000a80:	4b1c      	ldr	r3, [pc, #112]	@ (8000af4 <HAL_FDCAN_MspInit+0xd0>)
 8000a82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a84:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000a88:	60fb      	str	r3, [r7, #12]
 8000a8a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a8c:	4b19      	ldr	r3, [pc, #100]	@ (8000af4 <HAL_FDCAN_MspInit+0xd0>)
 8000a8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a90:	4a18      	ldr	r2, [pc, #96]	@ (8000af4 <HAL_FDCAN_MspInit+0xd0>)
 8000a92:	f043 0301 	orr.w	r3, r3, #1
 8000a96:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a98:	4b16      	ldr	r3, [pc, #88]	@ (8000af4 <HAL_FDCAN_MspInit+0xd0>)
 8000a9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a9c:	f003 0301 	and.w	r3, r3, #1
 8000aa0:	60bb      	str	r3, [r7, #8]
 8000aa2:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000aa4:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000aa8:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aaa:	2302      	movs	r3, #2
 8000aac:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000ab6:	2309      	movs	r3, #9
 8000ab8:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aba:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000abe:	4619      	mov	r1, r3
 8000ac0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ac4:	f005 faec 	bl	80060a0 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 5, 0);
 8000ac8:	2200      	movs	r2, #0
 8000aca:	2105      	movs	r1, #5
 8000acc:	2015      	movs	r0, #21
 8000ace:	f004 fb3b 	bl	8005148 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8000ad2:	2015      	movs	r0, #21
 8000ad4:	f004 fb52 	bl	800517c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 5, 0);
 8000ad8:	2200      	movs	r2, #0
 8000ada:	2105      	movs	r1, #5
 8000adc:	2016      	movs	r0, #22
 8000ade:	f004 fb33 	bl	8005148 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 8000ae2:	2016      	movs	r0, #22
 8000ae4:	f004 fb4a 	bl	800517c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 8000ae8:	bf00      	nop
 8000aea:	3768      	adds	r7, #104	@ 0x68
 8000aec:	46bd      	mov	sp, r7
 8000aee:	bd80      	pop	{r7, pc}
 8000af0:	40006400 	.word	0x40006400
 8000af4:	40021000 	.word	0x40021000

08000af8 <MX_GPIO_Init>:
        * EXTI
     PA2   ------> LPUART1_TX
     PA3   ------> LPUART1_RX
*/
void MX_GPIO_Init(void)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b08a      	sub	sp, #40	@ 0x28
 8000afc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000afe:	f107 0314 	add.w	r3, r7, #20
 8000b02:	2200      	movs	r2, #0
 8000b04:	601a      	str	r2, [r3, #0]
 8000b06:	605a      	str	r2, [r3, #4]
 8000b08:	609a      	str	r2, [r3, #8]
 8000b0a:	60da      	str	r2, [r3, #12]
 8000b0c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b0e:	4b49      	ldr	r3, [pc, #292]	@ (8000c34 <MX_GPIO_Init+0x13c>)
 8000b10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b12:	4a48      	ldr	r2, [pc, #288]	@ (8000c34 <MX_GPIO_Init+0x13c>)
 8000b14:	f043 0304 	orr.w	r3, r3, #4
 8000b18:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b1a:	4b46      	ldr	r3, [pc, #280]	@ (8000c34 <MX_GPIO_Init+0x13c>)
 8000b1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b1e:	f003 0304 	and.w	r3, r3, #4
 8000b22:	613b      	str	r3, [r7, #16]
 8000b24:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000b26:	4b43      	ldr	r3, [pc, #268]	@ (8000c34 <MX_GPIO_Init+0x13c>)
 8000b28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b2a:	4a42      	ldr	r2, [pc, #264]	@ (8000c34 <MX_GPIO_Init+0x13c>)
 8000b2c:	f043 0320 	orr.w	r3, r3, #32
 8000b30:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b32:	4b40      	ldr	r3, [pc, #256]	@ (8000c34 <MX_GPIO_Init+0x13c>)
 8000b34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b36:	f003 0320 	and.w	r3, r3, #32
 8000b3a:	60fb      	str	r3, [r7, #12]
 8000b3c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b3e:	4b3d      	ldr	r3, [pc, #244]	@ (8000c34 <MX_GPIO_Init+0x13c>)
 8000b40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b42:	4a3c      	ldr	r2, [pc, #240]	@ (8000c34 <MX_GPIO_Init+0x13c>)
 8000b44:	f043 0301 	orr.w	r3, r3, #1
 8000b48:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b4a:	4b3a      	ldr	r3, [pc, #232]	@ (8000c34 <MX_GPIO_Init+0x13c>)
 8000b4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b4e:	f003 0301 	and.w	r3, r3, #1
 8000b52:	60bb      	str	r3, [r7, #8]
 8000b54:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b56:	4b37      	ldr	r3, [pc, #220]	@ (8000c34 <MX_GPIO_Init+0x13c>)
 8000b58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b5a:	4a36      	ldr	r2, [pc, #216]	@ (8000c34 <MX_GPIO_Init+0x13c>)
 8000b5c:	f043 0302 	orr.w	r3, r3, #2
 8000b60:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b62:	4b34      	ldr	r3, [pc, #208]	@ (8000c34 <MX_GPIO_Init+0x13c>)
 8000b64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b66:	f003 0302 	and.w	r3, r3, #2
 8000b6a:	607b      	str	r3, [r7, #4]
 8000b6c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000b6e:	2200      	movs	r2, #0
 8000b70:	2120      	movs	r1, #32
 8000b72:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b76:	f005 fc15 	bl	80063a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	f44f 6186 	mov.w	r1, #1072	@ 0x430
 8000b80:	482d      	ldr	r0, [pc, #180]	@ (8000c38 <MX_GPIO_Init+0x140>)
 8000b82:	f005 fc0f 	bl	80063a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000b86:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b8a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b8c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000b90:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b92:	2300      	movs	r3, #0
 8000b94:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b96:	f107 0314 	add.w	r3, r7, #20
 8000b9a:	4619      	mov	r1, r3
 8000b9c:	4827      	ldr	r0, [pc, #156]	@ (8000c3c <MX_GPIO_Init+0x144>)
 8000b9e:	f005 fa7f 	bl	80060a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000ba2:	230c      	movs	r3, #12
 8000ba4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ba6:	2302      	movs	r3, #2
 8000ba8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000baa:	2300      	movs	r3, #0
 8000bac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8000bb2:	230c      	movs	r3, #12
 8000bb4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bb6:	f107 0314 	add.w	r3, r7, #20
 8000bba:	4619      	mov	r1, r3
 8000bbc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bc0:	f005 fa6e 	bl	80060a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000bc4:	2320      	movs	r3, #32
 8000bc6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bc8:	2301      	movs	r3, #1
 8000bca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bcc:	2300      	movs	r3, #0
 8000bce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bd4:	f107 0314 	add.w	r3, r7, #20
 8000bd8:	4619      	mov	r1, r3
 8000bda:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bde:	f005 fa5f 	bl	80060a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_4|GPIO_PIN_5;
 8000be2:	f44f 6386 	mov.w	r3, #1072	@ 0x430
 8000be6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000be8:	2301      	movs	r3, #1
 8000bea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bec:	2300      	movs	r3, #0
 8000bee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bf4:	f107 0314 	add.w	r3, r7, #20
 8000bf8:	4619      	mov	r1, r3
 8000bfa:	480f      	ldr	r0, [pc, #60]	@ (8000c38 <MX_GPIO_Init+0x140>)
 8000bfc:	f005 fa50 	bl	80060a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8000c00:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8000c04:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000c06:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8000c0a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c0c:	2301      	movs	r3, #1
 8000c0e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c10:	f107 0314 	add.w	r3, r7, #20
 8000c14:	4619      	mov	r1, r3
 8000c16:	4809      	ldr	r0, [pc, #36]	@ (8000c3c <MX_GPIO_Init+0x144>)
 8000c18:	f005 fa42 	bl	80060a0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	2105      	movs	r1, #5
 8000c20:	2028      	movs	r0, #40	@ 0x28
 8000c22:	f004 fa91 	bl	8005148 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000c26:	2028      	movs	r0, #40	@ 0x28
 8000c28:	f004 faa8 	bl	800517c <HAL_NVIC_EnableIRQ>

}
 8000c2c:	bf00      	nop
 8000c2e:	3728      	adds	r7, #40	@ 0x28
 8000c30:	46bd      	mov	sp, r7
 8000c32:	bd80      	pop	{r7, pc}
 8000c34:	40021000 	.word	0x40021000
 8000c38:	48000400 	.word	0x48000400
 8000c3c:	48000800 	.word	0x48000800

08000c40 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c44:	f002 fe10 	bl	8003868 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c48:	f000 f83c 	bl	8000cc4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c4c:	f7ff ff54 	bl	8000af8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000c50:	f7ff fe68 	bl	8000924 <MX_DMA_Init>
  MX_ADC1_Init();
 8000c54:	f7ff fc7a 	bl	800054c <MX_ADC1_Init>
  MX_FDCAN1_Init();
 8000c58:	f7ff fe9e 	bl	8000998 <MX_FDCAN1_Init>
  MX_TIM1_Init();
 8000c5c:	f000 f9c0 	bl	8000fe0 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000c60:	f000 fa70 	bl	8001144 <MX_TIM2_Init>
  MX_CORDIC_Init();
 8000c64:	f7ff fdce 	bl	8000804 <MX_CORDIC_Init>
  MX_TIM3_Init();
 8000c68:	f000 fac4 	bl	80011f4 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  INIT_OWN();
 8000c6c:	f000 fea6 	bl	80019bc <INIT_OWN>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000c70:	f008 fe24 	bl	80098bc <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000c74:	f7ff fd98 	bl	80007a8 <MX_FREERTOS_Init>

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 8000c78:	2000      	movs	r0, #0
 8000c7a:	f002 fc7d 	bl	8003578 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8000c7e:	2101      	movs	r1, #1
 8000c80:	2000      	movs	r0, #0
 8000c82:	f002 fcaf 	bl	80035e4 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 8000c86:	4b0e      	ldr	r3, [pc, #56]	@ (8000cc0 <main+0x80>)
 8000c88:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000c8c:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8000c8e:	4b0c      	ldr	r3, [pc, #48]	@ (8000cc0 <main+0x80>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 8000c94:	4b0a      	ldr	r3, [pc, #40]	@ (8000cc0 <main+0x80>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 8000c9a:	4b09      	ldr	r3, [pc, #36]	@ (8000cc0 <main+0x80>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8000ca0:	4b07      	ldr	r3, [pc, #28]	@ (8000cc0 <main+0x80>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 8000ca6:	4906      	ldr	r1, [pc, #24]	@ (8000cc0 <main+0x80>)
 8000ca8:	2000      	movs	r0, #0
 8000caa:	f002 fd27 	bl	80036fc <BSP_COM_Init>
 8000cae:	4603      	mov	r3, r0
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d001      	beq.n	8000cb8 <main+0x78>
  {
    Error_Handler();
 8000cb4:	f000 f866 	bl	8000d84 <Error_Handler>
  }

  /* Start scheduler */
  osKernelStart();
 8000cb8:	f008 fe24 	bl	8009904 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000cbc:	bf00      	nop
 8000cbe:	e7fd      	b.n	8000cbc <main+0x7c>
 8000cc0:	200004e8 	.word	0x200004e8

08000cc4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b094      	sub	sp, #80	@ 0x50
 8000cc8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cca:	f107 0318 	add.w	r3, r7, #24
 8000cce:	2238      	movs	r2, #56	@ 0x38
 8000cd0:	2100      	movs	r1, #0
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	f00b fcf0 	bl	800c6b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000cd8:	1d3b      	adds	r3, r7, #4
 8000cda:	2200      	movs	r2, #0
 8000cdc:	601a      	str	r2, [r3, #0]
 8000cde:	605a      	str	r2, [r3, #4]
 8000ce0:	609a      	str	r2, [r3, #8]
 8000ce2:	60da      	str	r2, [r3, #12]
 8000ce4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000ce6:	2000      	movs	r0, #0
 8000ce8:	f005 fb8c 	bl	8006404 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000cec:	2302      	movs	r3, #2
 8000cee:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000cf0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000cf4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000cf6:	2340      	movs	r3, #64	@ 0x40
 8000cf8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000cfa:	2302      	movs	r3, #2
 8000cfc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000cfe:	2302      	movs	r3, #2
 8000d00:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8000d02:	2304      	movs	r3, #4
 8000d04:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000d06:	2355      	movs	r3, #85	@ 0x55
 8000d08:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000d0a:	2302      	movs	r3, #2
 8000d0c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000d0e:	2302      	movs	r3, #2
 8000d10:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000d12:	2302      	movs	r3, #2
 8000d14:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d16:	f107 0318 	add.w	r3, r7, #24
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	f005 fc26 	bl	800656c <HAL_RCC_OscConfig>
 8000d20:	4603      	mov	r3, r0
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d001      	beq.n	8000d2a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000d26:	f000 f82d 	bl	8000d84 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d2a:	230f      	movs	r3, #15
 8000d2c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d2e:	2303      	movs	r3, #3
 8000d30:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d32:	2300      	movs	r3, #0
 8000d34:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000d36:	2300      	movs	r3, #0
 8000d38:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000d3e:	1d3b      	adds	r3, r7, #4
 8000d40:	2104      	movs	r1, #4
 8000d42:	4618      	mov	r0, r3
 8000d44:	f005 ff24 	bl	8006b90 <HAL_RCC_ClockConfig>
 8000d48:	4603      	mov	r3, r0
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d001      	beq.n	8000d52 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000d4e:	f000 f819 	bl	8000d84 <Error_Handler>
  }
}
 8000d52:	bf00      	nop
 8000d54:	3750      	adds	r7, #80	@ 0x50
 8000d56:	46bd      	mov	sp, r7
 8000d58:	bd80      	pop	{r7, pc}
	...

08000d5c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b082      	sub	sp, #8
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	4a05      	ldr	r2, [pc, #20]	@ (8000d80 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8000d6a:	4293      	cmp	r3, r2
 8000d6c:	d101      	bne.n	8000d72 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000d6e:	f002 fd93 	bl	8003898 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  HAL_TIM_PeriodElapsedCallback_OWN(htim);
 8000d72:	6878      	ldr	r0, [r7, #4]
 8000d74:	f000 fe46 	bl	8001a04 <HAL_TIM_PeriodElapsedCallback_OWN>
  /* USER CODE END Callback 1 */
}
 8000d78:	bf00      	nop
 8000d7a:	3708      	adds	r7, #8
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	bd80      	pop	{r7, pc}
 8000d80:	40001000 	.word	0x40001000

08000d84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d84:	b480      	push	{r7}
 8000d86:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d88:	b672      	cpsid	i
}
 8000d8a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d8c:	bf00      	nop
 8000d8e:	e7fd      	b.n	8000d8c <Error_Handler+0x8>

08000d90 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b082      	sub	sp, #8
 8000d94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d96:	4b12      	ldr	r3, [pc, #72]	@ (8000de0 <HAL_MspInit+0x50>)
 8000d98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d9a:	4a11      	ldr	r2, [pc, #68]	@ (8000de0 <HAL_MspInit+0x50>)
 8000d9c:	f043 0301 	orr.w	r3, r3, #1
 8000da0:	6613      	str	r3, [r2, #96]	@ 0x60
 8000da2:	4b0f      	ldr	r3, [pc, #60]	@ (8000de0 <HAL_MspInit+0x50>)
 8000da4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000da6:	f003 0301 	and.w	r3, r3, #1
 8000daa:	607b      	str	r3, [r7, #4]
 8000dac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000dae:	4b0c      	ldr	r3, [pc, #48]	@ (8000de0 <HAL_MspInit+0x50>)
 8000db0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000db2:	4a0b      	ldr	r2, [pc, #44]	@ (8000de0 <HAL_MspInit+0x50>)
 8000db4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000db8:	6593      	str	r3, [r2, #88]	@ 0x58
 8000dba:	4b09      	ldr	r3, [pc, #36]	@ (8000de0 <HAL_MspInit+0x50>)
 8000dbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000dbe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000dc2:	603b      	str	r3, [r7, #0]
 8000dc4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	210f      	movs	r1, #15
 8000dca:	f06f 0001 	mvn.w	r0, #1
 8000dce:	f004 f9bb 	bl	8005148 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000dd2:	f005 fbbb 	bl	800654c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000dd6:	bf00      	nop
 8000dd8:	3708      	adds	r7, #8
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bd80      	pop	{r7, pc}
 8000dde:	bf00      	nop
 8000de0:	40021000 	.word	0x40021000

08000de4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b08c      	sub	sp, #48	@ 0x30
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000dec:	2300      	movs	r3, #0
 8000dee:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8000df0:	2300      	movs	r3, #0
 8000df2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000df4:	4b2c      	ldr	r3, [pc, #176]	@ (8000ea8 <HAL_InitTick+0xc4>)
 8000df6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000df8:	4a2b      	ldr	r2, [pc, #172]	@ (8000ea8 <HAL_InitTick+0xc4>)
 8000dfa:	f043 0310 	orr.w	r3, r3, #16
 8000dfe:	6593      	str	r3, [r2, #88]	@ 0x58
 8000e00:	4b29      	ldr	r3, [pc, #164]	@ (8000ea8 <HAL_InitTick+0xc4>)
 8000e02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e04:	f003 0310 	and.w	r3, r3, #16
 8000e08:	60bb      	str	r3, [r7, #8]
 8000e0a:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000e0c:	f107 020c 	add.w	r2, r7, #12
 8000e10:	f107 0310 	add.w	r3, r7, #16
 8000e14:	4611      	mov	r1, r2
 8000e16:	4618      	mov	r0, r3
 8000e18:	f006 f890 	bl	8006f3c <HAL_RCC_GetClockConfig>
  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000e1c:	f006 f862 	bl	8006ee4 <HAL_RCC_GetPCLK1Freq>
 8000e20:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000e22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e24:	4a21      	ldr	r2, [pc, #132]	@ (8000eac <HAL_InitTick+0xc8>)
 8000e26:	fba2 2303 	umull	r2, r3, r2, r3
 8000e2a:	0c9b      	lsrs	r3, r3, #18
 8000e2c:	3b01      	subs	r3, #1
 8000e2e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000e30:	4b1f      	ldr	r3, [pc, #124]	@ (8000eb0 <HAL_InitTick+0xcc>)
 8000e32:	4a20      	ldr	r2, [pc, #128]	@ (8000eb4 <HAL_InitTick+0xd0>)
 8000e34:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000e36:	4b1e      	ldr	r3, [pc, #120]	@ (8000eb0 <HAL_InitTick+0xcc>)
 8000e38:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000e3c:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000e3e:	4a1c      	ldr	r2, [pc, #112]	@ (8000eb0 <HAL_InitTick+0xcc>)
 8000e40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e42:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000e44:	4b1a      	ldr	r3, [pc, #104]	@ (8000eb0 <HAL_InitTick+0xcc>)
 8000e46:	2200      	movs	r2, #0
 8000e48:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e4a:	4b19      	ldr	r3, [pc, #100]	@ (8000eb0 <HAL_InitTick+0xcc>)
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8000e50:	4817      	ldr	r0, [pc, #92]	@ (8000eb0 <HAL_InitTick+0xcc>)
 8000e52:	f006 fadb 	bl	800740c <HAL_TIM_Base_Init>
 8000e56:	4603      	mov	r3, r0
 8000e58:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000e5c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d11b      	bne.n	8000e9c <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000e64:	4812      	ldr	r0, [pc, #72]	@ (8000eb0 <HAL_InitTick+0xcc>)
 8000e66:	f006 fb95 	bl	8007594 <HAL_TIM_Base_Start_IT>
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000e70:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d111      	bne.n	8000e9c <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000e78:	2036      	movs	r0, #54	@ 0x36
 8000e7a:	f004 f97f 	bl	800517c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	2b0f      	cmp	r3, #15
 8000e82:	d808      	bhi.n	8000e96 <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000e84:	2200      	movs	r2, #0
 8000e86:	6879      	ldr	r1, [r7, #4]
 8000e88:	2036      	movs	r0, #54	@ 0x36
 8000e8a:	f004 f95d 	bl	8005148 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000e8e:	4a0a      	ldr	r2, [pc, #40]	@ (8000eb8 <HAL_InitTick+0xd4>)
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	6013      	str	r3, [r2, #0]
 8000e94:	e002      	b.n	8000e9c <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8000e96:	2301      	movs	r3, #1
 8000e98:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000e9c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	3730      	adds	r7, #48	@ 0x30
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	bd80      	pop	{r7, pc}
 8000ea8:	40021000 	.word	0x40021000
 8000eac:	431bde83 	.word	0x431bde83
 8000eb0:	200004f8 	.word	0x200004f8
 8000eb4:	40001000 	.word	0x40001000
 8000eb8:	2000024c 	.word	0x2000024c

08000ebc <NMI_Handler>:
 8000ebc:	b480      	push	{r7}
 8000ebe:	af00      	add	r7, sp, #0
 8000ec0:	bf00      	nop
 8000ec2:	e7fd      	b.n	8000ec0 <NMI_Handler+0x4>

08000ec4 <HardFault_Handler>:
 8000ec4:	b480      	push	{r7}
 8000ec6:	af00      	add	r7, sp, #0
 8000ec8:	bf00      	nop
 8000eca:	e7fd      	b.n	8000ec8 <HardFault_Handler+0x4>

08000ecc <MemManage_Handler>:
 8000ecc:	b480      	push	{r7}
 8000ece:	af00      	add	r7, sp, #0
 8000ed0:	bf00      	nop
 8000ed2:	e7fd      	b.n	8000ed0 <MemManage_Handler+0x4>

08000ed4 <BusFault_Handler>:
 8000ed4:	b480      	push	{r7}
 8000ed6:	af00      	add	r7, sp, #0
 8000ed8:	bf00      	nop
 8000eda:	e7fd      	b.n	8000ed8 <BusFault_Handler+0x4>

08000edc <UsageFault_Handler>:
 8000edc:	b480      	push	{r7}
 8000ede:	af00      	add	r7, sp, #0
 8000ee0:	bf00      	nop
 8000ee2:	e7fd      	b.n	8000ee0 <UsageFault_Handler+0x4>

08000ee4 <DebugMon_Handler>:
 8000ee4:	b480      	push	{r7}
 8000ee6:	af00      	add	r7, sp, #0
 8000ee8:	bf00      	nop
 8000eea:	46bd      	mov	sp, r7
 8000eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef0:	4770      	bx	lr
	...

08000ef4 <FDCAN1_IT0_IRQHandler>:
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	af00      	add	r7, sp, #0
 8000ef8:	4802      	ldr	r0, [pc, #8]	@ (8000f04 <FDCAN1_IT0_IRQHandler+0x10>)
 8000efa:	f004 ff0b 	bl	8005d14 <HAL_FDCAN_IRQHandler>
 8000efe:	bf00      	nop
 8000f00:	bd80      	pop	{r7, pc}
 8000f02:	bf00      	nop
 8000f04:	20000484 	.word	0x20000484

08000f08 <FDCAN1_IT1_IRQHandler>:
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	af00      	add	r7, sp, #0
 8000f0c:	4802      	ldr	r0, [pc, #8]	@ (8000f18 <FDCAN1_IT1_IRQHandler+0x10>)
 8000f0e:	f004 ff01 	bl	8005d14 <HAL_FDCAN_IRQHandler>
 8000f12:	bf00      	nop
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	20000484 	.word	0x20000484

08000f1c <TIM1_UP_TIM16_IRQHandler>:
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	af00      	add	r7, sp, #0
 8000f20:	4802      	ldr	r0, [pc, #8]	@ (8000f2c <TIM1_UP_TIM16_IRQHandler+0x10>)
 8000f22:	f006 fde5 	bl	8007af0 <HAL_TIM_IRQHandler>
 8000f26:	bf00      	nop
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	20000544 	.word	0x20000544

08000f30 <TIM2_IRQHandler>:
 8000f30:	b580      	push	{r7, lr}
 8000f32:	af00      	add	r7, sp, #0
 8000f34:	4802      	ldr	r0, [pc, #8]	@ (8000f40 <TIM2_IRQHandler+0x10>)
 8000f36:	f006 fddb 	bl	8007af0 <HAL_TIM_IRQHandler>
 8000f3a:	bf00      	nop
 8000f3c:	bd80      	pop	{r7, pc}
 8000f3e:	bf00      	nop
 8000f40:	20000590 	.word	0x20000590

08000f44 <EXTI15_10_IRQHandler>:
 8000f44:	b580      	push	{r7, lr}
 8000f46:	af00      	add	r7, sp, #0
 8000f48:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8000f4c:	f005 fa42 	bl	80063d4 <HAL_GPIO_EXTI_IRQHandler>
 8000f50:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8000f54:	f005 fa3e 	bl	80063d4 <HAL_GPIO_EXTI_IRQHandler>
 8000f58:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8000f5c:	f005 fa3a 	bl	80063d4 <HAL_GPIO_EXTI_IRQHandler>
 8000f60:	2000      	movs	r0, #0
 8000f62:	f002 fbad 	bl	80036c0 <BSP_PB_IRQHandler>
 8000f66:	bf00      	nop
 8000f68:	bd80      	pop	{r7, pc}
	...

08000f6c <TIM6_DAC_IRQHandler>:
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	af00      	add	r7, sp, #0
 8000f70:	4802      	ldr	r0, [pc, #8]	@ (8000f7c <TIM6_DAC_IRQHandler+0x10>)
 8000f72:	f006 fdbd 	bl	8007af0 <HAL_TIM_IRQHandler>
 8000f76:	bf00      	nop
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	200004f8 	.word	0x200004f8

08000f80 <DMA2_Channel1_IRQHandler>:
 8000f80:	b580      	push	{r7, lr}
 8000f82:	af00      	add	r7, sp, #0
 8000f84:	4802      	ldr	r0, [pc, #8]	@ (8000f90 <DMA2_Channel1_IRQHandler+0x10>)
 8000f86:	f004 fa2a 	bl	80053de <HAL_DMA_IRQHandler>
 8000f8a:	bf00      	nop
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	20000330 	.word	0x20000330

08000f94 <DMA2_Channel2_IRQHandler>:
 8000f94:	b580      	push	{r7, lr}
 8000f96:	af00      	add	r7, sp, #0
 8000f98:	4802      	ldr	r0, [pc, #8]	@ (8000fa4 <DMA2_Channel2_IRQHandler+0x10>)
 8000f9a:	f004 fa20 	bl	80053de <HAL_DMA_IRQHandler>
 8000f9e:	bf00      	nop
 8000fa0:	bd80      	pop	{r7, pc}
 8000fa2:	bf00      	nop
 8000fa4:	200003c4 	.word	0x200003c4

08000fa8 <DMA2_Channel3_IRQHandler>:
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	af00      	add	r7, sp, #0
 8000fac:	4802      	ldr	r0, [pc, #8]	@ (8000fb8 <DMA2_Channel3_IRQHandler+0x10>)
 8000fae:	f004 fa16 	bl	80053de <HAL_DMA_IRQHandler>
 8000fb2:	bf00      	nop
 8000fb4:	bd80      	pop	{r7, pc}
 8000fb6:	bf00      	nop
 8000fb8:	20000424 	.word	0x20000424

08000fbc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000fc0:	4b06      	ldr	r3, [pc, #24]	@ (8000fdc <SystemInit+0x20>)
 8000fc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000fc6:	4a05      	ldr	r2, [pc, #20]	@ (8000fdc <SystemInit+0x20>)
 8000fc8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000fcc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000fd0:	bf00      	nop
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd8:	4770      	bx	lr
 8000fda:	bf00      	nop
 8000fdc:	e000ed00 	.word	0xe000ed00

08000fe0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b098      	sub	sp, #96	@ 0x60
 8000fe4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fe6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000fea:	2200      	movs	r2, #0
 8000fec:	601a      	str	r2, [r3, #0]
 8000fee:	605a      	str	r2, [r3, #4]
 8000ff0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000ff2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	601a      	str	r2, [r3, #0]
 8000ffa:	605a      	str	r2, [r3, #4]
 8000ffc:	609a      	str	r2, [r3, #8]
 8000ffe:	60da      	str	r2, [r3, #12]
 8001000:	611a      	str	r2, [r3, #16]
 8001002:	615a      	str	r2, [r3, #20]
 8001004:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001006:	1d3b      	adds	r3, r7, #4
 8001008:	2234      	movs	r2, #52	@ 0x34
 800100a:	2100      	movs	r1, #0
 800100c:	4618      	mov	r0, r3
 800100e:	f00b fb53 	bl	800c6b8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001012:	4b4a      	ldr	r3, [pc, #296]	@ (800113c <MX_TIM1_Init+0x15c>)
 8001014:	4a4a      	ldr	r2, [pc, #296]	@ (8001140 <MX_TIM1_Init+0x160>)
 8001016:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = TIM1_PSC;
 8001018:	4b48      	ldr	r3, [pc, #288]	@ (800113c <MX_TIM1_Init+0x15c>)
 800101a:	2210      	movs	r2, #16
 800101c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 800101e:	4b47      	ldr	r3, [pc, #284]	@ (800113c <MX_TIM1_Init+0x15c>)
 8001020:	2220      	movs	r2, #32
 8001022:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = TIM1_ARR;
 8001024:	4b45      	ldr	r3, [pc, #276]	@ (800113c <MX_TIM1_Init+0x15c>)
 8001026:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800102a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800102c:	4b43      	ldr	r3, [pc, #268]	@ (800113c <MX_TIM1_Init+0x15c>)
 800102e:	2200      	movs	r2, #0
 8001030:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001032:	4b42      	ldr	r3, [pc, #264]	@ (800113c <MX_TIM1_Init+0x15c>)
 8001034:	2200      	movs	r2, #0
 8001036:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001038:	4b40      	ldr	r3, [pc, #256]	@ (800113c <MX_TIM1_Init+0x15c>)
 800103a:	2200      	movs	r2, #0
 800103c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800103e:	483f      	ldr	r0, [pc, #252]	@ (800113c <MX_TIM1_Init+0x15c>)
 8001040:	f006 fb69 	bl	8007716 <HAL_TIM_PWM_Init>
 8001044:	4603      	mov	r3, r0
 8001046:	2b00      	cmp	r3, #0
 8001048:	d001      	beq.n	800104e <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 800104a:	f7ff fe9b 	bl	8000d84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800104e:	2300      	movs	r3, #0
 8001050:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_OC1REF;
 8001052:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001056:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001058:	2300      	movs	r3, #0
 800105a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800105c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001060:	4619      	mov	r1, r3
 8001062:	4836      	ldr	r0, [pc, #216]	@ (800113c <MX_TIM1_Init+0x15c>)
 8001064:	f007 fd14 	bl	8008a90 <HAL_TIMEx_MasterConfigSynchronization>
 8001068:	4603      	mov	r3, r0
 800106a:	2b00      	cmp	r3, #0
 800106c:	d001      	beq.n	8001072 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 800106e:	f7ff fe89 	bl	8000d84 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001072:	2360      	movs	r3, #96	@ 0x60
 8001074:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8001076:	2300      	movs	r3, #0
 8001078:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 800107a:	2302      	movs	r3, #2
 800107c:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800107e:	2300      	movs	r3, #0
 8001080:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001082:	2300      	movs	r3, #0
 8001084:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_SET;
 8001086:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800108a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800108c:	2300      	movs	r3, #0
 800108e:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001090:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001094:	2200      	movs	r2, #0
 8001096:	4619      	mov	r1, r3
 8001098:	4828      	ldr	r0, [pc, #160]	@ (800113c <MX_TIM1_Init+0x15c>)
 800109a:	f006 fef3 	bl	8007e84 <HAL_TIM_PWM_ConfigChannel>
 800109e:	4603      	mov	r3, r0
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d001      	beq.n	80010a8 <MX_TIM1_Init+0xc8>
  {
    Error_Handler();
 80010a4:	f7ff fe6e 	bl	8000d84 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80010a8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80010ac:	2204      	movs	r2, #4
 80010ae:	4619      	mov	r1, r3
 80010b0:	4822      	ldr	r0, [pc, #136]	@ (800113c <MX_TIM1_Init+0x15c>)
 80010b2:	f006 fee7 	bl	8007e84 <HAL_TIM_PWM_ConfigChannel>
 80010b6:	4603      	mov	r3, r0
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d001      	beq.n	80010c0 <MX_TIM1_Init+0xe0>
  {
    Error_Handler();
 80010bc:	f7ff fe62 	bl	8000d84 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80010c0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80010c4:	2208      	movs	r2, #8
 80010c6:	4619      	mov	r1, r3
 80010c8:	481c      	ldr	r0, [pc, #112]	@ (800113c <MX_TIM1_Init+0x15c>)
 80010ca:	f006 fedb 	bl	8007e84 <HAL_TIM_PWM_ConfigChannel>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d001      	beq.n	80010d8 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 80010d4:	f7ff fe56 	bl	8000d84 <Error_Handler>
  }
  HAL_TIMEx_EnableDeadTimePreload(&htim1);
 80010d8:	4818      	ldr	r0, [pc, #96]	@ (800113c <MX_TIM1_Init+0x15c>)
 80010da:	f007 fde7 	bl	8008cac <HAL_TIMEx_EnableDeadTimePreload>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 80010de:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80010e2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 80010e4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80010e8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80010ea:	2300      	movs	r3, #0
 80010ec:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = TIM_DTG_200ns;
 80010ee:	2322      	movs	r3, #34	@ 0x22
 80010f0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80010f2:	2300      	movs	r3, #0
 80010f4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80010f6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80010fa:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80010fc:	2300      	movs	r3, #0
 80010fe:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001100:	2300      	movs	r3, #0
 8001102:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001104:	2300      	movs	r3, #0
 8001106:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001108:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800110c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 800110e:	2300      	movs	r3, #0
 8001110:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001112:	2300      	movs	r3, #0
 8001114:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001116:	2300      	movs	r3, #0
 8001118:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800111a:	1d3b      	adds	r3, r7, #4
 800111c:	4619      	mov	r1, r3
 800111e:	4807      	ldr	r0, [pc, #28]	@ (800113c <MX_TIM1_Init+0x15c>)
 8001120:	f007 fd38 	bl	8008b94 <HAL_TIMEx_ConfigBreakDeadTime>
 8001124:	4603      	mov	r3, r0
 8001126:	2b00      	cmp	r3, #0
 8001128:	d001      	beq.n	800112e <MX_TIM1_Init+0x14e>
  {
    Error_Handler();
 800112a:	f7ff fe2b 	bl	8000d84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800112e:	4803      	ldr	r0, [pc, #12]	@ (800113c <MX_TIM1_Init+0x15c>)
 8001130:	f000 f916 	bl	8001360 <HAL_TIM_MspPostInit>

}
 8001134:	bf00      	nop
 8001136:	3760      	adds	r7, #96	@ 0x60
 8001138:	46bd      	mov	sp, r7
 800113a:	bd80      	pop	{r7, pc}
 800113c:	20000544 	.word	0x20000544
 8001140:	40012c00 	.word	0x40012c00

08001144 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b08a      	sub	sp, #40	@ 0x28
 8001148:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800114a:	f107 031c 	add.w	r3, r7, #28
 800114e:	2200      	movs	r2, #0
 8001150:	601a      	str	r2, [r3, #0]
 8001152:	605a      	str	r2, [r3, #4]
 8001154:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001156:	463b      	mov	r3, r7
 8001158:	2200      	movs	r2, #0
 800115a:	601a      	str	r2, [r3, #0]
 800115c:	605a      	str	r2, [r3, #4]
 800115e:	609a      	str	r2, [r3, #8]
 8001160:	60da      	str	r2, [r3, #12]
 8001162:	611a      	str	r2, [r3, #16]
 8001164:	615a      	str	r2, [r3, #20]
 8001166:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001168:	4b20      	ldr	r3, [pc, #128]	@ (80011ec <MX_TIM2_Init+0xa8>)
 800116a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800116e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = TIM2_PSC;
 8001170:	4b1e      	ldr	r3, [pc, #120]	@ (80011ec <MX_TIM2_Init+0xa8>)
 8001172:	2200      	movs	r2, #0
 8001174:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001176:	4b1d      	ldr	r3, [pc, #116]	@ (80011ec <MX_TIM2_Init+0xa8>)
 8001178:	2200      	movs	r2, #0
 800117a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = TIM2_ARR;
 800117c:	4b1b      	ldr	r3, [pc, #108]	@ (80011ec <MX_TIM2_Init+0xa8>)
 800117e:	4a1c      	ldr	r2, [pc, #112]	@ (80011f0 <MX_TIM2_Init+0xac>)
 8001180:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001182:	4b1a      	ldr	r3, [pc, #104]	@ (80011ec <MX_TIM2_Init+0xa8>)
 8001184:	2200      	movs	r2, #0
 8001186:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001188:	4b18      	ldr	r3, [pc, #96]	@ (80011ec <MX_TIM2_Init+0xa8>)
 800118a:	2200      	movs	r2, #0
 800118c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 800118e:	4817      	ldr	r0, [pc, #92]	@ (80011ec <MX_TIM2_Init+0xa8>)
 8001190:	f006 fa6a 	bl	8007668 <HAL_TIM_OC_Init>
 8001194:	4603      	mov	r3, r0
 8001196:	2b00      	cmp	r3, #0
 8001198:	d001      	beq.n	800119e <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 800119a:	f7ff fdf3 	bl	8000d84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800119e:	2300      	movs	r3, #0
 80011a0:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011a2:	2300      	movs	r3, #0
 80011a4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80011a6:	f107 031c 	add.w	r3, r7, #28
 80011aa:	4619      	mov	r1, r3
 80011ac:	480f      	ldr	r0, [pc, #60]	@ (80011ec <MX_TIM2_Init+0xa8>)
 80011ae:	f007 fc6f 	bl	8008a90 <HAL_TIMEx_MasterConfigSynchronization>
 80011b2:	4603      	mov	r3, r0
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d001      	beq.n	80011bc <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 80011b8:	f7ff fde4 	bl	8000d84 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80011bc:	2300      	movs	r3, #0
 80011be:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80011c0:	2300      	movs	r3, #0
 80011c2:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80011c4:	2300      	movs	r3, #0
 80011c6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80011c8:	2300      	movs	r3, #0
 80011ca:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80011cc:	463b      	mov	r3, r7
 80011ce:	2200      	movs	r2, #0
 80011d0:	4619      	mov	r1, r3
 80011d2:	4806      	ldr	r0, [pc, #24]	@ (80011ec <MX_TIM2_Init+0xa8>)
 80011d4:	f006 fddc 	bl	8007d90 <HAL_TIM_OC_ConfigChannel>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d001      	beq.n	80011e2 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 80011de:	f7ff fdd1 	bl	8000d84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80011e2:	bf00      	nop
 80011e4:	3728      	adds	r7, #40	@ 0x28
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	bf00      	nop
 80011ec:	20000590 	.word	0x20000590
 80011f0:	0a21fe80 	.word	0x0a21fe80

080011f4 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b08a      	sub	sp, #40	@ 0x28
 80011f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011fa:	f107 031c 	add.w	r3, r7, #28
 80011fe:	2200      	movs	r2, #0
 8001200:	601a      	str	r2, [r3, #0]
 8001202:	605a      	str	r2, [r3, #4]
 8001204:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001206:	463b      	mov	r3, r7
 8001208:	2200      	movs	r2, #0
 800120a:	601a      	str	r2, [r3, #0]
 800120c:	605a      	str	r2, [r3, #4]
 800120e:	609a      	str	r2, [r3, #8]
 8001210:	60da      	str	r2, [r3, #12]
 8001212:	611a      	str	r2, [r3, #16]
 8001214:	615a      	str	r2, [r3, #20]
 8001216:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001218:	4b20      	ldr	r3, [pc, #128]	@ (800129c <MX_TIM3_Init+0xa8>)
 800121a:	4a21      	ldr	r2, [pc, #132]	@ (80012a0 <MX_TIM3_Init+0xac>)
 800121c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = TIM3_PSC;
 800121e:	4b1f      	ldr	r3, [pc, #124]	@ (800129c <MX_TIM3_Init+0xa8>)
 8001220:	2210      	movs	r2, #16
 8001222:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001224:	4b1d      	ldr	r3, [pc, #116]	@ (800129c <MX_TIM3_Init+0xa8>)
 8001226:	2200      	movs	r2, #0
 8001228:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = TIM3_ARR;
 800122a:	4b1c      	ldr	r3, [pc, #112]	@ (800129c <MX_TIM3_Init+0xa8>)
 800122c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001230:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001232:	4b1a      	ldr	r3, [pc, #104]	@ (800129c <MX_TIM3_Init+0xa8>)
 8001234:	2200      	movs	r2, #0
 8001236:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001238:	4b18      	ldr	r3, [pc, #96]	@ (800129c <MX_TIM3_Init+0xa8>)
 800123a:	2200      	movs	r2, #0
 800123c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 800123e:	4817      	ldr	r0, [pc, #92]	@ (800129c <MX_TIM3_Init+0xa8>)
 8001240:	f006 fa12 	bl	8007668 <HAL_TIM_OC_Init>
 8001244:	4603      	mov	r3, r0
 8001246:	2b00      	cmp	r3, #0
 8001248:	d001      	beq.n	800124e <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 800124a:	f7ff fd9b 	bl	8000d84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800124e:	2300      	movs	r3, #0
 8001250:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001252:	2300      	movs	r3, #0
 8001254:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001256:	f107 031c 	add.w	r3, r7, #28
 800125a:	4619      	mov	r1, r3
 800125c:	480f      	ldr	r0, [pc, #60]	@ (800129c <MX_TIM3_Init+0xa8>)
 800125e:	f007 fc17 	bl	8008a90 <HAL_TIMEx_MasterConfigSynchronization>
 8001262:	4603      	mov	r3, r0
 8001264:	2b00      	cmp	r3, #0
 8001266:	d001      	beq.n	800126c <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8001268:	f7ff fd8c 	bl	8000d84 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800126c:	2300      	movs	r3, #0
 800126e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001270:	2300      	movs	r3, #0
 8001272:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001274:	2300      	movs	r3, #0
 8001276:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001278:	2300      	movs	r3, #0
 800127a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800127c:	463b      	mov	r3, r7
 800127e:	2200      	movs	r2, #0
 8001280:	4619      	mov	r1, r3
 8001282:	4806      	ldr	r0, [pc, #24]	@ (800129c <MX_TIM3_Init+0xa8>)
 8001284:	f006 fd84 	bl	8007d90 <HAL_TIM_OC_ConfigChannel>
 8001288:	4603      	mov	r3, r0
 800128a:	2b00      	cmp	r3, #0
 800128c:	d001      	beq.n	8001292 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 800128e:	f7ff fd79 	bl	8000d84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001292:	bf00      	nop
 8001294:	3728      	adds	r7, #40	@ 0x28
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	200005dc 	.word	0x200005dc
 80012a0:	40000400 	.word	0x40000400

080012a4 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b084      	sub	sp, #16
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	4a0d      	ldr	r2, [pc, #52]	@ (80012e8 <HAL_TIM_PWM_MspInit+0x44>)
 80012b2:	4293      	cmp	r3, r2
 80012b4:	d113      	bne.n	80012de <HAL_TIM_PWM_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80012b6:	4b0d      	ldr	r3, [pc, #52]	@ (80012ec <HAL_TIM_PWM_MspInit+0x48>)
 80012b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012ba:	4a0c      	ldr	r2, [pc, #48]	@ (80012ec <HAL_TIM_PWM_MspInit+0x48>)
 80012bc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80012c0:	6613      	str	r3, [r2, #96]	@ 0x60
 80012c2:	4b0a      	ldr	r3, [pc, #40]	@ (80012ec <HAL_TIM_PWM_MspInit+0x48>)
 80012c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012c6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80012ca:	60fb      	str	r3, [r7, #12]
 80012cc:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 5, 0);
 80012ce:	2200      	movs	r2, #0
 80012d0:	2105      	movs	r1, #5
 80012d2:	2019      	movs	r0, #25
 80012d4:	f003 ff38 	bl	8005148 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80012d8:	2019      	movs	r0, #25
 80012da:	f003 ff4f 	bl	800517c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80012de:	bf00      	nop
 80012e0:	3710      	adds	r7, #16
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}
 80012e6:	bf00      	nop
 80012e8:	40012c00 	.word	0x40012c00
 80012ec:	40021000 	.word	0x40021000

080012f0 <HAL_TIM_OC_MspInit>:

void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* tim_ocHandle)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b084      	sub	sp, #16
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]

  if(tim_ocHandle->Instance==TIM2)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001300:	d114      	bne.n	800132c <HAL_TIM_OC_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001302:	4b15      	ldr	r3, [pc, #84]	@ (8001358 <HAL_TIM_OC_MspInit+0x68>)
 8001304:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001306:	4a14      	ldr	r2, [pc, #80]	@ (8001358 <HAL_TIM_OC_MspInit+0x68>)
 8001308:	f043 0301 	orr.w	r3, r3, #1
 800130c:	6593      	str	r3, [r2, #88]	@ 0x58
 800130e:	4b12      	ldr	r3, [pc, #72]	@ (8001358 <HAL_TIM_OC_MspInit+0x68>)
 8001310:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001312:	f003 0301 	and.w	r3, r3, #1
 8001316:	60fb      	str	r3, [r7, #12]
 8001318:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 800131a:	2200      	movs	r2, #0
 800131c:	2105      	movs	r1, #5
 800131e:	201c      	movs	r0, #28
 8001320:	f003 ff12 	bl	8005148 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001324:	201c      	movs	r0, #28
 8001326:	f003 ff29 	bl	800517c <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800132a:	e010      	b.n	800134e <HAL_TIM_OC_MspInit+0x5e>
  else if(tim_ocHandle->Instance==TIM3)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	4a0a      	ldr	r2, [pc, #40]	@ (800135c <HAL_TIM_OC_MspInit+0x6c>)
 8001332:	4293      	cmp	r3, r2
 8001334:	d10b      	bne.n	800134e <HAL_TIM_OC_MspInit+0x5e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001336:	4b08      	ldr	r3, [pc, #32]	@ (8001358 <HAL_TIM_OC_MspInit+0x68>)
 8001338:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800133a:	4a07      	ldr	r2, [pc, #28]	@ (8001358 <HAL_TIM_OC_MspInit+0x68>)
 800133c:	f043 0302 	orr.w	r3, r3, #2
 8001340:	6593      	str	r3, [r2, #88]	@ 0x58
 8001342:	4b05      	ldr	r3, [pc, #20]	@ (8001358 <HAL_TIM_OC_MspInit+0x68>)
 8001344:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001346:	f003 0302 	and.w	r3, r3, #2
 800134a:	60bb      	str	r3, [r7, #8]
 800134c:	68bb      	ldr	r3, [r7, #8]
}
 800134e:	bf00      	nop
 8001350:	3710      	adds	r7, #16
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}
 8001356:	bf00      	nop
 8001358:	40021000 	.word	0x40021000
 800135c:	40000400 	.word	0x40000400

08001360 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b08a      	sub	sp, #40	@ 0x28
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001368:	f107 0314 	add.w	r3, r7, #20
 800136c:	2200      	movs	r2, #0
 800136e:	601a      	str	r2, [r3, #0]
 8001370:	605a      	str	r2, [r3, #4]
 8001372:	609a      	str	r2, [r3, #8]
 8001374:	60da      	str	r2, [r3, #12]
 8001376:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	4a28      	ldr	r2, [pc, #160]	@ (8001420 <HAL_TIM_MspPostInit+0xc0>)
 800137e:	4293      	cmp	r3, r2
 8001380:	d149      	bne.n	8001416 <HAL_TIM_MspPostInit+0xb6>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001382:	4b28      	ldr	r3, [pc, #160]	@ (8001424 <HAL_TIM_MspPostInit+0xc4>)
 8001384:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001386:	4a27      	ldr	r2, [pc, #156]	@ (8001424 <HAL_TIM_MspPostInit+0xc4>)
 8001388:	f043 0304 	orr.w	r3, r3, #4
 800138c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800138e:	4b25      	ldr	r3, [pc, #148]	@ (8001424 <HAL_TIM_MspPostInit+0xc4>)
 8001390:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001392:	f003 0304 	and.w	r3, r3, #4
 8001396:	613b      	str	r3, [r7, #16]
 8001398:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800139a:	4b22      	ldr	r3, [pc, #136]	@ (8001424 <HAL_TIM_MspPostInit+0xc4>)
 800139c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800139e:	4a21      	ldr	r2, [pc, #132]	@ (8001424 <HAL_TIM_MspPostInit+0xc4>)
 80013a0:	f043 0302 	orr.w	r3, r3, #2
 80013a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013a6:	4b1f      	ldr	r3, [pc, #124]	@ (8001424 <HAL_TIM_MspPostInit+0xc4>)
 80013a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013aa:	f003 0302 	and.w	r3, r3, #2
 80013ae:	60fb      	str	r3, [r7, #12]
 80013b0:	68fb      	ldr	r3, [r7, #12]
    PC2     ------> TIM1_CH3
    PB13     ------> TIM1_CH1N
    PB14     ------> TIM1_CH2N
    PB15     ------> TIM1_CH3N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 80013b2:	2307      	movs	r3, #7
 80013b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013b6:	2302      	movs	r3, #2
 80013b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ba:	2300      	movs	r3, #0
 80013bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013be:	2300      	movs	r3, #0
 80013c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80013c2:	2302      	movs	r3, #2
 80013c4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013c6:	f107 0314 	add.w	r3, r7, #20
 80013ca:	4619      	mov	r1, r3
 80013cc:	4816      	ldr	r0, [pc, #88]	@ (8001428 <HAL_TIM_MspPostInit+0xc8>)
 80013ce:	f004 fe67 	bl	80060a0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 80013d2:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 80013d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013d8:	2302      	movs	r3, #2
 80013da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013dc:	2300      	movs	r3, #0
 80013de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013e0:	2300      	movs	r3, #0
 80013e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80013e4:	2306      	movs	r3, #6
 80013e6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013e8:	f107 0314 	add.w	r3, r7, #20
 80013ec:	4619      	mov	r1, r3
 80013ee:	480f      	ldr	r0, [pc, #60]	@ (800142c <HAL_TIM_MspPostInit+0xcc>)
 80013f0:	f004 fe56 	bl	80060a0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80013f4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80013f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013fa:	2302      	movs	r3, #2
 80013fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013fe:	2300      	movs	r3, #0
 8001400:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001402:	2300      	movs	r3, #0
 8001404:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8001406:	2304      	movs	r3, #4
 8001408:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800140a:	f107 0314 	add.w	r3, r7, #20
 800140e:	4619      	mov	r1, r3
 8001410:	4806      	ldr	r0, [pc, #24]	@ (800142c <HAL_TIM_MspPostInit+0xcc>)
 8001412:	f004 fe45 	bl	80060a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001416:	bf00      	nop
 8001418:	3728      	adds	r7, #40	@ 0x28
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}
 800141e:	bf00      	nop
 8001420:	40012c00 	.word	0x40012c00
 8001424:	40021000 	.word	0x40021000
 8001428:	48000800 	.word	0x48000800
 800142c:	48000400 	.word	0x48000400

08001430 <average>:
//     }
//     return RESULT_OK(NULL);
// }

static void average(uint8_t adc_id, float32_t *adc_store)
{
 8001430:	b480      	push	{r7}
 8001432:	b085      	sub	sp, #20
 8001434:	af00      	add	r7, sp, #0
 8001436:	4603      	mov	r3, r0
 8001438:	6039      	str	r1, [r7, #0]
 800143a:	71fb      	strb	r3, [r7, #7]
    uint16_t i;
    float32_t total = 0;
 800143c:	f04f 0300 	mov.w	r3, #0
 8001440:	60bb      	str	r3, [r7, #8]
    for (i = 0; i < ADC_NEED_LEN; i++)
 8001442:	2300      	movs	r3, #0
 8001444:	81fb      	strh	r3, [r7, #14]
 8001446:	e013      	b.n	8001470 <average+0x40>
    {
        total += ADC_Values[i * ADC_COUNT + adc_id];
 8001448:	89fb      	ldrh	r3, [r7, #14]
 800144a:	009a      	lsls	r2, r3, #2
 800144c:	79fb      	ldrb	r3, [r7, #7]
 800144e:	4413      	add	r3, r2
 8001450:	4a10      	ldr	r2, [pc, #64]	@ (8001494 <average+0x64>)
 8001452:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001456:	ee07 3a90 	vmov	s15, r3
 800145a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800145e:	ed97 7a02 	vldr	s14, [r7, #8]
 8001462:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001466:	edc7 7a02 	vstr	s15, [r7, #8]
    for (i = 0; i < ADC_NEED_LEN; i++)
 800146a:	89fb      	ldrh	r3, [r7, #14]
 800146c:	3301      	adds	r3, #1
 800146e:	81fb      	strh	r3, [r7, #14]
 8001470:	89fb      	ldrh	r3, [r7, #14]
 8001472:	2b04      	cmp	r3, #4
 8001474:	d9e8      	bls.n	8001448 <average+0x18>
    }
    *adc_store = total / (float32_t)ADC_NEED_LEN;
 8001476:	ed97 7a02 	vldr	s14, [r7, #8]
 800147a:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 800147e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001482:	683b      	ldr	r3, [r7, #0]
 8001484:	edc3 7a00 	vstr	s15, [r3]
}
 8001488:	bf00      	nop
 800148a:	3714      	adds	r7, #20
 800148c:	46bd      	mov	sp, r7
 800148e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001492:	4770      	bx	lr
 8001494:	20000628 	.word	0x20000628

08001498 <iir>:

#define ALPHA 0.1f
static inline void iir(uint8_t adc_id, float32_t *adc_store)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b084      	sub	sp, #16
 800149c:	af00      	add	r7, sp, #0
 800149e:	4603      	mov	r3, r0
 80014a0:	6039      	str	r1, [r7, #0]
 80014a2:	71fb      	strb	r3, [r7, #7]
    float32_t avg;
    average(adc_id, &avg);
 80014a4:	f107 020c 	add.w	r2, r7, #12
 80014a8:	79fb      	ldrb	r3, [r7, #7]
 80014aa:	4611      	mov	r1, r2
 80014ac:	4618      	mov	r0, r3
 80014ae:	f7ff ffbf 	bl	8001430 <average>
    *adc_store += ALPHA * (avg - *adc_store);
 80014b2:	683b      	ldr	r3, [r7, #0]
 80014b4:	ed93 7a00 	vldr	s14, [r3]
 80014b8:	edd7 6a03 	vldr	s13, [r7, #12]
 80014bc:	683b      	ldr	r3, [r7, #0]
 80014be:	edd3 7a00 	vldr	s15, [r3]
 80014c2:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80014c6:	eddf 6a06 	vldr	s13, [pc, #24]	@ 80014e0 <iir+0x48>
 80014ca:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80014ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014d2:	683b      	ldr	r3, [r7, #0]
 80014d4:	edc3 7a00 	vstr	s15, [r3]
}
 80014d8:	bf00      	nop
 80014da:	3710      	adds	r7, #16
 80014dc:	46bd      	mov	sp, r7
 80014de:	bd80      	pop	{r7, pc}
 80014e0:	3dcccccd 	.word	0x3dcccccd

080014e4 <adc_renew>:

Result adc_renew(CURRENT_ADC *adc)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b084      	sub	sp, #16
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
 80014ec:	6039      	str	r1, [r7, #0]
    iir(adc->const_h.id, &adc->adc_value);
 80014ee:	683b      	ldr	r3, [r7, #0]
 80014f0:	781a      	ldrb	r2, [r3, #0]
 80014f2:	683b      	ldr	r3, [r7, #0]
 80014f4:	3310      	adds	r3, #16
 80014f6:	4619      	mov	r1, r3
 80014f8:	4610      	mov	r0, r2
 80014fa:	f7ff ffcd 	bl	8001498 <iir>
    adc->current = (adc->adc_value - adc->zero) * adc->current_trs;
 80014fe:	683b      	ldr	r3, [r7, #0]
 8001500:	ed93 7a04 	vldr	s14, [r3, #16]
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	edd3 7a03 	vldr	s15, [r3, #12]
 800150a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800150e:	683b      	ldr	r3, [r7, #0]
 8001510:	edd3 7a02 	vldr	s15, [r3, #8]
 8001514:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001518:	683b      	ldr	r3, [r7, #0]
 800151a:	edc3 7a05 	vstr	s15, [r3, #20]
    return RESULT_OK(NULL);
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	2201      	movs	r2, #1
 8001522:	701a      	strb	r2, [r3, #0]
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	2200      	movs	r2, #0
 8001528:	605a      	str	r2, [r3, #4]
}
 800152a:	6878      	ldr	r0, [r7, #4]
 800152c:	3710      	adds	r7, #16
 800152e:	46bd      	mov	sp, r7
 8001530:	bd80      	pop	{r7, pc}
	...

08001534 <adc_init>:

void adc_init(CURRENT_ADC *adc)
{
 8001534:	b480      	push	{r7}
 8001536:	b083      	sub	sp, #12
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
    adc->current_trs = ADC_TO_VOL / ADC_VOL_SEP / adc->const_h.sensitive;
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	ed93 7a01 	vldr	s14, [r3, #4]
 8001542:	eddf 6a08 	vldr	s13, [pc, #32]	@ 8001564 <adc_init+0x30>
 8001546:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	edc3 7a02 	vstr	s15, [r3, #8]
    // average(adc->const_h.id, &adc->adc_value);
    adc->zero = adc->adc_value;
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	691a      	ldr	r2, [r3, #16]
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	60da      	str	r2, [r3, #12]
}
 8001558:	bf00      	nop
 800155a:	370c      	adds	r7, #12
 800155c:	46bd      	mov	sp, r7
 800155e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001562:	4770      	bx	lr
 8001564:	3a9e704d 	.word	0x3a9e704d

08001568 <StartAdcTask>:

bool adc_ready = 0;
void StartAdcTask(void *argument)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b084      	sub	sp, #16
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
    ERROR_CHECK_HAL_HANDLE(HAL_ADC_Start_DMA(&hadc1, (uint32_t*)ADC_Values, ADC_COUNT * ADC_NEED_LEN));
 8001570:	2214      	movs	r2, #20
 8001572:	4908      	ldr	r1, [pc, #32]	@ (8001594 <StartAdcTask+0x2c>)
 8001574:	4808      	ldr	r0, [pc, #32]	@ (8001598 <StartAdcTask+0x30>)
 8001576:	f002 fd4f 	bl	8004018 <HAL_ADC_Start_DMA>
 800157a:	4603      	mov	r3, r0
 800157c:	73fb      	strb	r3, [r7, #15]
 800157e:	7bfb      	ldrb	r3, [r7, #15]
 8001580:	2b00      	cmp	r3, #0
 8001582:	d005      	beq.n	8001590 <StartAdcTask+0x28>
 8001584:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8001588:	4b04      	ldr	r3, [pc, #16]	@ (800159c <StartAdcTask+0x34>)
 800158a:	701a      	strb	r2, [r3, #0]
 800158c:	bf00      	nop
 800158e:	e7fd      	b.n	800158c <StartAdcTask+0x24>
    
    StopTask();
 8001590:	f008 fa85 	bl	8009a9e <osThreadExit>
 8001594:	20000628 	.word	0x20000628
 8001598:	200002c4 	.word	0x200002c4
 800159c:	2000092c 	.word	0x2000092c

080015a0 <fdcan_pkt_get_byte>:
bool fdcan_bus_off = false;

FncState fdacn_data_store = FNC_DISABLE;

Result fdcan_pkt_get_byte(FdcanPkt* pkt, uint8_t id, uint8_t* container)
{
 80015a0:	b480      	push	{r7}
 80015a2:	b089      	sub	sp, #36	@ 0x24
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	60f8      	str	r0, [r7, #12]
 80015a8:	60b9      	str	r1, [r7, #8]
 80015aa:	603b      	str	r3, [r7, #0]
 80015ac:	4613      	mov	r3, r2
 80015ae:	71fb      	strb	r3, [r7, #7]
    if (pkt->len <= id) return RESULT_ERROR(RES_ERR_NOT_FOUND);
 80015b0:	68bb      	ldr	r3, [r7, #8]
 80015b2:	7b1b      	ldrb	r3, [r3, #12]
 80015b4:	79fa      	ldrb	r2, [r7, #7]
 80015b6:	429a      	cmp	r2, r3
 80015b8:	d308      	bcc.n	80015cc <fdcan_pkt_get_byte+0x2c>
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	461a      	mov	r2, r3
 80015be:	2300      	movs	r3, #0
 80015c0:	6013      	str	r3, [r2, #0]
 80015c2:	6053      	str	r3, [r2, #4]
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	2208      	movs	r2, #8
 80015c8:	711a      	strb	r2, [r3, #4]
 80015ca:	e00b      	b.n	80015e4 <fdcan_pkt_get_byte+0x44>
    *container = pkt->data[id];
 80015cc:	79fb      	ldrb	r3, [r7, #7]
 80015ce:	68ba      	ldr	r2, [r7, #8]
 80015d0:	4413      	add	r3, r2
 80015d2:	791a      	ldrb	r2, [r3, #4]
 80015d4:	683b      	ldr	r3, [r7, #0]
 80015d6:	701a      	strb	r2, [r3, #0]
    return RESULT_OK(container);
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	2201      	movs	r2, #1
 80015dc:	701a      	strb	r2, [r3, #0]
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	683a      	ldr	r2, [r7, #0]
 80015e2:	605a      	str	r2, [r3, #4]
}
 80015e4:	68f8      	ldr	r0, [r7, #12]
 80015e6:	3724      	adds	r7, #36	@ 0x24
 80015e8:	46bd      	mov	sp, r7
 80015ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ee:	4770      	bx	lr

080015f0 <fdcan_pkt_pool_alloc>:
    }
    fdcan_pkt_pool.remain = FDCAN_PKT_POOL_CAP;
}

Result fdcan_pkt_pool_alloc(void)
{
 80015f0:	b480      	push	{r7}
 80015f2:	b089      	sub	sp, #36	@ 0x24
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
    if (fdcan_pkt_pool.head == NULL) {
 80015f8:	4b16      	ldr	r3, [pc, #88]	@ (8001654 <fdcan_pkt_pool_alloc+0x64>)
 80015fa:	f8d3 3280 	ldr.w	r3, [r3, #640]	@ 0x280
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d108      	bne.n	8001614 <fdcan_pkt_pool_alloc+0x24>
        return RESULT_ERROR(RES_ERR_EMPTY);
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	461a      	mov	r2, r3
 8001606:	2300      	movs	r3, #0
 8001608:	6013      	str	r3, [r2, #0]
 800160a:	6053      	str	r3, [r2, #4]
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	2205      	movs	r2, #5
 8001610:	711a      	strb	r2, [r3, #4]
    FdcanPkt* pkt = fdcan_pkt_pool.head;
    fdcan_pkt_pool.head = pkt->next;
    pkt->next = NULL;
    fdcan_pkt_pool.remain--;
    return RESULT_OK(pkt);
}
 8001612:	e019      	b.n	8001648 <fdcan_pkt_pool_alloc+0x58>
    FdcanPkt* pkt = fdcan_pkt_pool.head;
 8001614:	4b0f      	ldr	r3, [pc, #60]	@ (8001654 <fdcan_pkt_pool_alloc+0x64>)
 8001616:	f8d3 3280 	ldr.w	r3, [r3, #640]	@ 0x280
 800161a:	61fb      	str	r3, [r7, #28]
    fdcan_pkt_pool.head = pkt->next;
 800161c:	69fb      	ldr	r3, [r7, #28]
 800161e:	691b      	ldr	r3, [r3, #16]
 8001620:	4a0c      	ldr	r2, [pc, #48]	@ (8001654 <fdcan_pkt_pool_alloc+0x64>)
 8001622:	f8c2 3280 	str.w	r3, [r2, #640]	@ 0x280
    pkt->next = NULL;
 8001626:	69fb      	ldr	r3, [r7, #28]
 8001628:	2200      	movs	r2, #0
 800162a:	611a      	str	r2, [r3, #16]
    fdcan_pkt_pool.remain--;
 800162c:	4b09      	ldr	r3, [pc, #36]	@ (8001654 <fdcan_pkt_pool_alloc+0x64>)
 800162e:	f893 3284 	ldrb.w	r3, [r3, #644]	@ 0x284
 8001632:	3b01      	subs	r3, #1
 8001634:	b2da      	uxtb	r2, r3
 8001636:	4b07      	ldr	r3, [pc, #28]	@ (8001654 <fdcan_pkt_pool_alloc+0x64>)
 8001638:	f883 2284 	strb.w	r2, [r3, #644]	@ 0x284
    return RESULT_OK(pkt);
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	2201      	movs	r2, #1
 8001640:	701a      	strb	r2, [r3, #0]
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	69fa      	ldr	r2, [r7, #28]
 8001646:	605a      	str	r2, [r3, #4]
}
 8001648:	6878      	ldr	r0, [r7, #4]
 800164a:	3724      	adds	r7, #36	@ 0x24
 800164c:	46bd      	mov	sp, r7
 800164e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001652:	4770      	bx	lr
 8001654:	20000650 	.word	0x20000650

08001658 <fdcan_pkt_pool_free>:

void fdcan_pkt_pool_free(FdcanPkt* pkt)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b082      	sub	sp, #8
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
    memset(pkt->data, 0, sizeof(pkt->data));
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	3304      	adds	r3, #4
 8001664:	2208      	movs	r2, #8
 8001666:	2100      	movs	r1, #0
 8001668:	4618      	mov	r0, r3
 800166a:	f00b f825 	bl	800c6b8 <memset>
    pkt->len = 0;
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	2200      	movs	r2, #0
 8001672:	731a      	strb	r2, [r3, #12]
    pkt->next = fdcan_pkt_pool.head;
 8001674:	4b0a      	ldr	r3, [pc, #40]	@ (80016a0 <fdcan_pkt_pool_free+0x48>)
 8001676:	f8d3 2280 	ldr.w	r2, [r3, #640]	@ 0x280
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	611a      	str	r2, [r3, #16]
    fdcan_pkt_pool.head = pkt;
 800167e:	4a08      	ldr	r2, [pc, #32]	@ (80016a0 <fdcan_pkt_pool_free+0x48>)
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	f8c2 3280 	str.w	r3, [r2, #640]	@ 0x280
    fdcan_pkt_pool.remain++;
 8001686:	4b06      	ldr	r3, [pc, #24]	@ (80016a0 <fdcan_pkt_pool_free+0x48>)
 8001688:	f893 3284 	ldrb.w	r3, [r3, #644]	@ 0x284
 800168c:	3301      	adds	r3, #1
 800168e:	b2da      	uxtb	r2, r3
 8001690:	4b03      	ldr	r3, [pc, #12]	@ (80016a0 <fdcan_pkt_pool_free+0x48>)
 8001692:	f883 2284 	strb.w	r2, [r3, #644]	@ 0x284
}
 8001696:	bf00      	nop
 8001698:	3708      	adds	r7, #8
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	20000650 	.word	0x20000650

080016a4 <fdcan_pkt_buf_push>:
    .buf = recv_pkt_buf,
    .cap = FDCAN_RECV_BUF_CAP,
};

Result fdcan_pkt_buf_push(FdcanPktBuf* self, FdcanPkt* pkt)
{
 80016a4:	b480      	push	{r7}
 80016a6:	b08b      	sub	sp, #44	@ 0x2c
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	60f8      	str	r0, [r7, #12]
 80016ac:	60b9      	str	r1, [r7, #8]
 80016ae:	607a      	str	r2, [r7, #4]
    if (self->len >= self->cap) return RESULT_ERROR(RES_ERR_OVERFLOW);
 80016b0:	68bb      	ldr	r3, [r7, #8]
 80016b2:	689a      	ldr	r2, [r3, #8]
 80016b4:	68bb      	ldr	r3, [r7, #8]
 80016b6:	68db      	ldr	r3, [r3, #12]
 80016b8:	429a      	cmp	r2, r3
 80016ba:	d308      	bcc.n	80016ce <fdcan_pkt_buf_push+0x2a>
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	461a      	mov	r2, r3
 80016c0:	2300      	movs	r3, #0
 80016c2:	6013      	str	r3, [r2, #0]
 80016c4:	6053      	str	r3, [r2, #4]
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	2207      	movs	r2, #7
 80016ca:	711a      	strb	r2, [r3, #4]
 80016cc:	e01e      	b.n	800170c <fdcan_pkt_buf_push+0x68>
    size_t tail = (self->head + self->len) % self->cap;
 80016ce:	68bb      	ldr	r3, [r7, #8]
 80016d0:	685a      	ldr	r2, [r3, #4]
 80016d2:	68bb      	ldr	r3, [r7, #8]
 80016d4:	689b      	ldr	r3, [r3, #8]
 80016d6:	4413      	add	r3, r2
 80016d8:	68ba      	ldr	r2, [r7, #8]
 80016da:	68d2      	ldr	r2, [r2, #12]
 80016dc:	fbb3 f1f2 	udiv	r1, r3, r2
 80016e0:	fb01 f202 	mul.w	r2, r1, r2
 80016e4:	1a9b      	subs	r3, r3, r2
 80016e6:	627b      	str	r3, [r7, #36]	@ 0x24
    self->buf[tail] = pkt;
 80016e8:	68bb      	ldr	r3, [r7, #8]
 80016ea:	681a      	ldr	r2, [r3, #0]
 80016ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016ee:	009b      	lsls	r3, r3, #2
 80016f0:	4413      	add	r3, r2
 80016f2:	687a      	ldr	r2, [r7, #4]
 80016f4:	601a      	str	r2, [r3, #0]
    self->len++;
 80016f6:	68bb      	ldr	r3, [r7, #8]
 80016f8:	689b      	ldr	r3, [r3, #8]
 80016fa:	1c5a      	adds	r2, r3, #1
 80016fc:	68bb      	ldr	r3, [r7, #8]
 80016fe:	609a      	str	r2, [r3, #8]
    return RESULT_OK(self);
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	2201      	movs	r2, #1
 8001704:	701a      	strb	r2, [r3, #0]
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	68ba      	ldr	r2, [r7, #8]
 800170a:	605a      	str	r2, [r3, #4]
}
 800170c:	68f8      	ldr	r0, [r7, #12]
 800170e:	372c      	adds	r7, #44	@ 0x2c
 8001710:	46bd      	mov	sp, r7
 8001712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001716:	4770      	bx	lr

08001718 <HAL_FDCAN_ErrorStatusCallback>:
#include "fdcan.h"
#include "connectivity/fdcan/pkt_read.h"
#include "connectivity/fdcan/pkt_write.h"

void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8001718:	b480      	push	{r7}
 800171a:	b083      	sub	sp, #12
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
 8001720:	6039      	str	r1, [r7, #0]
    if (hfdcan == &hfdcan1)
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	4a08      	ldr	r2, [pc, #32]	@ (8001748 <HAL_FDCAN_ErrorStatusCallback+0x30>)
 8001726:	4293      	cmp	r3, r2
 8001728:	d107      	bne.n	800173a <HAL_FDCAN_ErrorStatusCallback+0x22>
    {
        if (ITS_CHECK(ErrorStatusITs, FDCAN_IT_BUS_OFF))
 800172a:	683b      	ldr	r3, [r7, #0]
 800172c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001730:	2b00      	cmp	r3, #0
 8001732:	d002      	beq.n	800173a <HAL_FDCAN_ErrorStatusCallback+0x22>
        {
            fdcan_bus_off = true;
 8001734:	4b05      	ldr	r3, [pc, #20]	@ (800174c <HAL_FDCAN_ErrorStatusCallback+0x34>)
 8001736:	2201      	movs	r2, #1
 8001738:	701a      	strb	r2, [r3, #0]
        }
    }
}
 800173a:	bf00      	nop
 800173c:	370c      	adds	r7, #12
 800173e:	46bd      	mov	sp, r7
 8001740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001744:	4770      	bx	lr
 8001746:	bf00      	nop
 8001748:	20000484 	.word	0x20000484
 800174c:	200008d8 	.word	0x200008d8

08001750 <HAL_FDCAN_TxEventFifoCallback>:

void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b08c      	sub	sp, #48	@ 0x30
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
 8001758:	6039      	str	r1, [r7, #0]
    if (ITS_CHECK(TxEventFifoITs, FDCAN_IT_TX_EVT_FIFO_NEW_DATA))
    {
    }
    if (ITS_CHECK(TxEventFifoITs, FDCAN_IT_TX_EVT_FIFO_FULL))
 800175a:	683b      	ldr	r3, [r7, #0]
 800175c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001760:	2b00      	cmp	r3, #0
 8001762:	d005      	beq.n	8001770 <HAL_FDCAN_TxEventFifoCallback+0x20>
    {
        FDCAN_TxEventFifoTypeDef txEvent;
        HAL_FDCAN_GetTxEvent(hfdcan, &txEvent);
 8001764:	f107 0308 	add.w	r3, r7, #8
 8001768:	4619      	mov	r1, r3
 800176a:	6878      	ldr	r0, [r7, #4]
 800176c:	f004 fa4a 	bl	8005c04 <HAL_FDCAN_GetTxEvent>
    }
    if (ITS_CHECK(TxEventFifoITs, FDCAN_IT_TX_EVT_FIFO_ELT_LOST))
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001776:	2b00      	cmp	r3, #0
 8001778:	d001      	beq.n	800177e <HAL_FDCAN_TxEventFifoCallback+0x2e>
    {
        Error_Handler();
 800177a:	f7ff fb03 	bl	8000d84 <Error_Handler>
    }
}
 800177e:	bf00      	nop
 8001780:	3730      	adds	r7, #48	@ 0x30
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}

08001786 <HAL_FDCAN_TxBufferCompleteCallback>:

void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8001786:	b480      	push	{r7}
 8001788:	b083      	sub	sp, #12
 800178a:	af00      	add	r7, sp, #0
 800178c:	6078      	str	r0, [r7, #4]
 800178e:	6039      	str	r1, [r7, #0]
}
 8001790:	bf00      	nop
 8001792:	370c      	adds	r7, #12
 8001794:	46bd      	mov	sp, r7
 8001796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179a:	4770      	bx	lr

0800179c <HAL_FDCAN_RxFifo0Callback>:

FDCAN_RxHeaderTypeDef RxHeader0 = {0};
FDCAN_RxHeaderTypeDef RxHeader1 = {0};
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b08a      	sub	sp, #40	@ 0x28
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	60f8      	str	r0, [r7, #12]
 80017a4:	60b9      	str	r1, [r7, #8]
    if(ITS_CHECK(RxFifo0ITs, FDCAN_IT_RX_FIFO0_NEW_MESSAGE))
 80017a6:	68bb      	ldr	r3, [r7, #8]
 80017a8:	f003 0301 	and.w	r3, r3, #1
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d05b      	beq.n	8001868 <HAL_FDCAN_RxFifo0Callback+0xcc>
    {
        FdcanPkt* pkt = RESULT_UNWRAP_HANDLE(fdcan_pkt_pool_alloc());
 80017b0:	f107 0318 	add.w	r3, r7, #24
 80017b4:	4618      	mov	r0, r3
 80017b6:	f7ff ff1b 	bl	80015f0 <fdcan_pkt_pool_alloc>
 80017ba:	7e3b      	ldrb	r3, [r7, #24]
 80017bc:	f083 0301 	eor.w	r3, r3, #1
 80017c0:	b2db      	uxtb	r3, r3
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d005      	beq.n	80017d2 <HAL_FDCAN_RxFifo0Callback+0x36>
 80017c6:	f997 201c 	ldrsb.w	r2, [r7, #28]
 80017ca:	4b29      	ldr	r3, [pc, #164]	@ (8001870 <HAL_FDCAN_RxFifo0Callback+0xd4>)
 80017cc:	701a      	strb	r2, [r3, #0]
 80017ce:	bf00      	nop
 80017d0:	e7fd      	b.n	80017ce <HAL_FDCAN_RxFifo0Callback+0x32>
 80017d2:	69fb      	ldr	r3, [r7, #28]
 80017d4:	627b      	str	r3, [r7, #36]	@ 0x24
        ERROR_CHECK_HAL_HANDLE(HAL_FDCAN_GetRxMessage(
 80017d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017d8:	3304      	adds	r3, #4
 80017da:	4a26      	ldr	r2, [pc, #152]	@ (8001874 <HAL_FDCAN_RxFifo0Callback+0xd8>)
 80017dc:	2140      	movs	r1, #64	@ 0x40
 80017de:	68f8      	ldr	r0, [r7, #12]
 80017e0:	f004 f908 	bl	80059f4 <HAL_FDCAN_GetRxMessage>
 80017e4:	4603      	mov	r3, r0
 80017e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80017ea:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d005      	beq.n	80017fe <HAL_FDCAN_RxFifo0Callback+0x62>
 80017f2:	f997 2023 	ldrsb.w	r2, [r7, #35]	@ 0x23
 80017f6:	4b1e      	ldr	r3, [pc, #120]	@ (8001870 <HAL_FDCAN_RxFifo0Callback+0xd4>)
 80017f8:	701a      	strb	r2, [r3, #0]
 80017fa:	bf00      	nop
 80017fc:	e7fd      	b.n	80017fa <HAL_FDCAN_RxFifo0Callback+0x5e>
            hfdcan, FDCAN_RX_FIFO0, &RxHeader0, pkt->data));
        pkt->id = RxHeader0.Identifier;
 80017fe:	4b1d      	ldr	r3, [pc, #116]	@ (8001874 <HAL_FDCAN_RxFifo0Callback+0xd8>)
 8001800:	681a      	ldr	r2, [r3, #0]
 8001802:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001804:	601a      	str	r2, [r3, #0]
        pkt->len = RxHeader0.DataLength;
 8001806:	4b1b      	ldr	r3, [pc, #108]	@ (8001874 <HAL_FDCAN_RxFifo0Callback+0xd8>)
 8001808:	68db      	ldr	r3, [r3, #12]
 800180a:	b2da      	uxtb	r2, r3
 800180c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800180e:	731a      	strb	r2, [r3, #12]
        if (pkt->id >= FDCAN_FILTER0_ID_MIN && pkt->id <= FDCAN_FILTER0_ID_MAX)
 8001810:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	2b1f      	cmp	r3, #31
 8001816:	d90c      	bls.n	8001832 <HAL_FDCAN_RxFifo0Callback+0x96>
 8001818:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	2b21      	cmp	r3, #33	@ 0x21
 800181e:	d808      	bhi.n	8001832 <HAL_FDCAN_RxFifo0Callback+0x96>
        {
            fdcan_pkt_ist_read(pkt);
 8001820:	463b      	mov	r3, r7
 8001822:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001824:	4618      	mov	r0, r3
 8001826:	f000 f847 	bl	80018b8 <fdcan_pkt_ist_read>
            fdcan_pkt_pool_free(pkt);
 800182a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800182c:	f7ff ff14 	bl	8001658 <fdcan_pkt_pool_free>
            RESULT_CHECK_HANDLE(fdcan_pkt_buf_push(&fdcan_recv_pkt_buf, pkt));
        }
        else
        {}
    }
}
 8001830:	e01a      	b.n	8001868 <HAL_FDCAN_RxFifo0Callback+0xcc>
        else if (pkt->id >= FDCAN_FILTER1_ID_MIN && pkt->id <= FDCAN_FILTER1_ID_MAX)
 8001832:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	2b21      	cmp	r3, #33	@ 0x21
 8001838:	d916      	bls.n	8001868 <HAL_FDCAN_RxFifo0Callback+0xcc>
 800183a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	2b23      	cmp	r3, #35	@ 0x23
 8001840:	d812      	bhi.n	8001868 <HAL_FDCAN_RxFifo0Callback+0xcc>
            RESULT_CHECK_HANDLE(fdcan_pkt_buf_push(&fdcan_recv_pkt_buf, pkt));
 8001842:	f107 0310 	add.w	r3, r7, #16
 8001846:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001848:	490b      	ldr	r1, [pc, #44]	@ (8001878 <HAL_FDCAN_RxFifo0Callback+0xdc>)
 800184a:	4618      	mov	r0, r3
 800184c:	f7ff ff2a 	bl	80016a4 <fdcan_pkt_buf_push>
 8001850:	7c3b      	ldrb	r3, [r7, #16]
 8001852:	f083 0301 	eor.w	r3, r3, #1
 8001856:	b2db      	uxtb	r3, r3
 8001858:	2b00      	cmp	r3, #0
 800185a:	d005      	beq.n	8001868 <HAL_FDCAN_RxFifo0Callback+0xcc>
 800185c:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8001860:	4b03      	ldr	r3, [pc, #12]	@ (8001870 <HAL_FDCAN_RxFifo0Callback+0xd4>)
 8001862:	701a      	strb	r2, [r3, #0]
 8001864:	bf00      	nop
 8001866:	e7fd      	b.n	8001864 <HAL_FDCAN_RxFifo0Callback+0xc8>
}
 8001868:	bf00      	nop
 800186a:	3728      	adds	r7, #40	@ 0x28
 800186c:	46bd      	mov	sp, r7
 800186e:	bd80      	pop	{r7, pc}
 8001870:	2000092c 	.word	0x2000092c
 8001874:	20000904 	.word	0x20000904
 8001878:	2000004c 	.word	0x2000004c

0800187c <HAL_FDCAN_RxFifo1Callback>:

void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 800187c:	b480      	push	{r7}
 800187e:	b083      	sub	sp, #12
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
 8001884:	6039      	str	r1, [r7, #0]
        //     hfdcan, FDCAN_RX_FIFO1, &RxHeader1, pkt->data));
        // pkt->id = RxHeader1.Identifier;
        // pkt->len = RxHeader1.DataLength;
        // RESULT_CHECK_HANDLE(fdcan_pkt_buf_push(&fdcan_recv_pkt_buf, pkt));
    }
}
 8001886:	bf00      	nop
 8001888:	370c      	adds	r7, #12
 800188a:	46bd      	mov	sp, r7
 800188c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001890:	4770      	bx	lr

08001892 <fdcan_pkt_ist_read_inner>:
#include "connectivity/fdcan/pkt_read.h"
#include "connectivity/cmds.h"
#include "main/variable_cal.h"

__weak Result fdcan_pkt_ist_read_inner(FdcanPkt* pkt)
{
 8001892:	b480      	push	{r7}
 8001894:	b085      	sub	sp, #20
 8001896:	af00      	add	r7, sp, #0
 8001898:	6078      	str	r0, [r7, #4]
 800189a:	6039      	str	r1, [r7, #0]
    return RESULT_ERROR(RES_ERR_NOT_FOUND);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	461a      	mov	r2, r3
 80018a0:	2300      	movs	r3, #0
 80018a2:	6013      	str	r3, [r2, #0]
 80018a4:	6053      	str	r3, [r2, #4]
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	2208      	movs	r2, #8
 80018aa:	711a      	strb	r2, [r3, #4]
}
 80018ac:	6878      	ldr	r0, [r7, #4]
 80018ae:	3714      	adds	r7, #20
 80018b0:	46bd      	mov	sp, r7
 80018b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b6:	4770      	bx	lr

080018b8 <fdcan_pkt_ist_read>:
#endif

#include "motor/basic.h"

Result fdcan_pkt_ist_read(FdcanPkt* pkt)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b090      	sub	sp, #64	@ 0x40
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
 80018c0:	6039      	str	r1, [r7, #0]
    uint8_t code;
    RESULT_CHECK_RET_RES(fdcan_pkt_get_byte(pkt, 0, &code));
 80018c2:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 80018c6:	f107 033b 	add.w	r3, r7, #59	@ 0x3b
 80018ca:	2200      	movs	r2, #0
 80018cc:	6839      	ldr	r1, [r7, #0]
 80018ce:	f7ff fe67 	bl	80015a0 <fdcan_pkt_get_byte>
 80018d2:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80018d6:	f083 0301 	eor.w	r3, r3, #1
 80018da:	b2db      	uxtb	r3, r3
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d00c      	beq.n	80018fa <fdcan_pkt_ist_read+0x42>
 80018e0:	f997 2034 	ldrsb.w	r2, [r7, #52]	@ 0x34
 80018e4:	4b32      	ldr	r3, [pc, #200]	@ (80019b0 <fdcan_pkt_ist_read+0xf8>)
 80018e6:	701a      	strb	r2, [r3, #0]
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	461a      	mov	r2, r3
 80018ec:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80018f0:	e893 0003 	ldmia.w	r3, {r0, r1}
 80018f4:	e882 0003 	stmia.w	r2, {r0, r1}
            motor_set_speed(&motor_h, spd_f32);
            return RESULT_OK(NULL);
        }
        default: return fdcan_pkt_ist_read_inner(pkt);
    }
}
 80018f8:	e055      	b.n	80019a6 <fdcan_pkt_ist_read+0xee>
    switch (code)
 80018fa:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80018fe:	2b20      	cmp	r3, #32
 8001900:	d01a      	beq.n	8001938 <fdcan_pkt_ist_read+0x80>
 8001902:	2b20      	cmp	r3, #32
 8001904:	dc4a      	bgt.n	800199c <fdcan_pkt_ist_read+0xe4>
 8001906:	2b11      	cmp	r3, #17
 8001908:	d002      	beq.n	8001910 <fdcan_pkt_ist_read+0x58>
 800190a:	2b12      	cmp	r3, #18
 800190c:	d00a      	beq.n	8001924 <fdcan_pkt_ist_read+0x6c>
 800190e:	e045      	b.n	800199c <fdcan_pkt_ist_read+0xe4>
            fdacn_data_store = FNC_DISABLE;
 8001910:	4b28      	ldr	r3, [pc, #160]	@ (80019b4 <fdcan_pkt_ist_read+0xfc>)
 8001912:	2200      	movs	r2, #0
 8001914:	701a      	strb	r2, [r3, #0]
            return RESULT_OK(NULL);
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	2201      	movs	r2, #1
 800191a:	701a      	strb	r2, [r3, #0]
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	2200      	movs	r2, #0
 8001920:	605a      	str	r2, [r3, #4]
}
 8001922:	e040      	b.n	80019a6 <fdcan_pkt_ist_read+0xee>
            fdacn_data_store = FNC_ENABLE;
 8001924:	4b23      	ldr	r3, [pc, #140]	@ (80019b4 <fdcan_pkt_ist_read+0xfc>)
 8001926:	2201      	movs	r2, #1
 8001928:	701a      	strb	r2, [r3, #0]
            return RESULT_OK(NULL);
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	2201      	movs	r2, #1
 800192e:	701a      	strb	r2, [r3, #0]
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	2200      	movs	r2, #0
 8001934:	605a      	str	r2, [r3, #4]
}
 8001936:	e036      	b.n	80019a6 <fdcan_pkt_ist_read+0xee>
            RESULT_CHECK_RET_RES(fdcan_pkt_get_byte(pkt, SPD_START_BYTE + 3, NULL));
 8001938:	f107 000c 	add.w	r0, r7, #12
 800193c:	2300      	movs	r3, #0
 800193e:	2207      	movs	r2, #7
 8001940:	6839      	ldr	r1, [r7, #0]
 8001942:	f7ff fe2d 	bl	80015a0 <fdcan_pkt_get_byte>
 8001946:	7b3b      	ldrb	r3, [r7, #12]
 8001948:	f083 0301 	eor.w	r3, r3, #1
 800194c:	b2db      	uxtb	r3, r3
 800194e:	2b00      	cmp	r3, #0
 8001950:	d00c      	beq.n	800196c <fdcan_pkt_ist_read+0xb4>
 8001952:	f997 2010 	ldrsb.w	r2, [r7, #16]
 8001956:	4b16      	ldr	r3, [pc, #88]	@ (80019b0 <fdcan_pkt_ist_read+0xf8>)
 8001958:	701a      	strb	r2, [r3, #0]
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	461a      	mov	r2, r3
 800195e:	f107 030c 	add.w	r3, r7, #12
 8001962:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001966:	e882 0003 	stmia.w	r2, {r0, r1}
 800196a:	e01c      	b.n	80019a6 <fdcan_pkt_ist_read+0xee>
            memcpy(&spd_u8, pkt->data + SPD_START_BYTE, 4);
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	3304      	adds	r3, #4
 8001970:	3304      	adds	r3, #4
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	61fb      	str	r3, [r7, #28]
            float32_t spd_f32 = u8_to_f32_be(spd_u8);
 8001976:	f107 031c 	add.w	r3, r7, #28
 800197a:	4618      	mov	r0, r3
 800197c:	f000 f8bd 	bl	8001afa <u8_to_f32_be>
 8001980:	ed87 0a0f 	vstr	s0, [r7, #60]	@ 0x3c
            motor_set_speed(&motor_h, spd_f32);
 8001984:	ed97 0a0f 	vldr	s0, [r7, #60]	@ 0x3c
 8001988:	480b      	ldr	r0, [pc, #44]	@ (80019b8 <fdcan_pkt_ist_read+0x100>)
 800198a:	f000 f9ab 	bl	8001ce4 <motor_set_speed>
            return RESULT_OK(NULL);
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	2201      	movs	r2, #1
 8001992:	701a      	strb	r2, [r3, #0]
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	2200      	movs	r2, #0
 8001998:	605a      	str	r2, [r3, #4]
 800199a:	e004      	b.n	80019a6 <fdcan_pkt_ist_read+0xee>
        default: return fdcan_pkt_ist_read_inner(pkt);
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	6839      	ldr	r1, [r7, #0]
 80019a0:	4618      	mov	r0, r3
 80019a2:	f7ff ff76 	bl	8001892 <fdcan_pkt_ist_read_inner>
}
 80019a6:	6878      	ldr	r0, [r7, #4]
 80019a8:	3740      	adds	r7, #64	@ 0x40
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	2000092c 	.word	0x2000092c
 80019b4:	200008d9 	.word	0x200008d9
 80019b8:	2000005c 	.word	0x2000005c

080019bc <INIT_OWN>:
#include "main/main.h"
#include "main/tim.h"
#include "motor/main.h"

inline void INIT_OWN(void)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	af00      	add	r7, sp, #0
    INIT_OWN_TIM();
 80019c0:	f000 f856 	bl	8001a70 <INIT_OWN_TIM>
}
 80019c4:	bf00      	nop
 80019c6:	bd80      	pop	{r7, pc}

080019c8 <HAL_GPIO_EXTI_Callback>:

inline void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b082      	sub	sp, #8
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	4603      	mov	r3, r0
 80019d0:	80fb      	strh	r3, [r7, #6]
    if (
           (GPIO_Pin == motor_h.const_h.Hall_GPIO_Pin_x[0])
 80019d2:	4b0b      	ldr	r3, [pc, #44]	@ (8001a00 <HAL_GPIO_EXTI_Callback+0x38>)
 80019d4:	899b      	ldrh	r3, [r3, #12]
    if (
 80019d6:	88fa      	ldrh	r2, [r7, #6]
 80019d8:	429a      	cmp	r2, r3
 80019da:	d009      	beq.n	80019f0 <HAL_GPIO_EXTI_Callback+0x28>
        || (GPIO_Pin == motor_h.const_h.Hall_GPIO_Pin_x[1])
 80019dc:	4b08      	ldr	r3, [pc, #32]	@ (8001a00 <HAL_GPIO_EXTI_Callback+0x38>)
 80019de:	89db      	ldrh	r3, [r3, #14]
 80019e0:	88fa      	ldrh	r2, [r7, #6]
 80019e2:	429a      	cmp	r2, r3
 80019e4:	d004      	beq.n	80019f0 <HAL_GPIO_EXTI_Callback+0x28>
        || (GPIO_Pin == motor_h.const_h.Hall_GPIO_Pin_x[2])
 80019e6:	4b06      	ldr	r3, [pc, #24]	@ (8001a00 <HAL_GPIO_EXTI_Callback+0x38>)
 80019e8:	8a1b      	ldrh	r3, [r3, #16]
 80019ea:	88fa      	ldrh	r2, [r7, #6]
 80019ec:	429a      	cmp	r2, r3
 80019ee:	d102      	bne.n	80019f6 <HAL_GPIO_EXTI_Callback+0x2e>
    ) {
        motor_hall_exti(&motor_h);
 80019f0:	4803      	ldr	r0, [pc, #12]	@ (8001a00 <HAL_GPIO_EXTI_Callback+0x38>)
 80019f2:	f001 f80d 	bl	8002a10 <motor_hall_exti>
    }
}
 80019f6:	bf00      	nop
 80019f8:	3708      	adds	r7, #8
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	2000005c 	.word	0x2000005c

08001a04 <HAL_TIM_PeriodElapsedCallback_OWN>:

inline void HAL_TIM_PeriodElapsedCallback_OWN(TIM_HandleTypeDef *htim)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b082      	sub	sp, #8
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
    if (htim == motor_h.const_h.IT20k_htimx)
 8001a0c:	4b09      	ldr	r3, [pc, #36]	@ (8001a34 <HAL_TIM_PeriodElapsedCallback_OWN+0x30>)
 8001a0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a10:	687a      	ldr	r2, [r7, #4]
 8001a12:	429a      	cmp	r2, r3
 8001a14:	d102      	bne.n	8001a1c <HAL_TIM_PeriodElapsedCallback_OWN+0x18>
    {
        motor_pwm_pulse(&motor_h);
 8001a16:	4807      	ldr	r0, [pc, #28]	@ (8001a34 <HAL_TIM_PeriodElapsedCallback_OWN+0x30>)
 8001a18:	f001 f912 	bl	8002c40 <motor_pwm_pulse>
    }
    if (htim == motor_h.const_h.SPD_htimx)
 8001a1c:	4b05      	ldr	r3, [pc, #20]	@ (8001a34 <HAL_TIM_PeriodElapsedCallback_OWN+0x30>)
 8001a1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a20:	687a      	ldr	r2, [r7, #4]
 8001a22:	429a      	cmp	r2, r3
 8001a24:	d102      	bne.n	8001a2c <HAL_TIM_PeriodElapsedCallback_OWN+0x28>
    {
        motor_stop_trigger(&motor_h);
 8001a26:	4803      	ldr	r0, [pc, #12]	@ (8001a34 <HAL_TIM_PeriodElapsedCallback_OWN+0x30>)
 8001a28:	f001 f9a6 	bl	8002d78 <motor_stop_trigger>
    }
}
 8001a2c:	bf00      	nop
 8001a2e:	3708      	adds	r7, #8
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bd80      	pop	{r7, pc}
 8001a34:	2000005c 	.word	0x2000005c

08001a38 <StartDefaultTask>:

#define DEFALT_TASK_DELAY_MS 50
uint32_t defalt_running;
void StartDefaultTask(void *argument)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b084      	sub	sp, #16
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
    const uint32_t osPeriod = pdMS_TO_TICKS(DEFALT_TASK_DELAY_MS);
 8001a40:	2332      	movs	r3, #50	@ 0x32
 8001a42:	60bb      	str	r3, [r7, #8]
    uint32_t next_wake = osKernelGetTickCount() + osPeriod;
 8001a44:	f007 ff84 	bl	8009950 <osKernelGetTickCount>
 8001a48:	4602      	mov	r2, r0
 8001a4a:	68bb      	ldr	r3, [r7, #8]
 8001a4c:	4413      	add	r3, r2
 8001a4e:	60fb      	str	r3, [r7, #12]
    for(;;)
    {
        defalt_running = HAL_GetTick();
 8001a50:	f001 ff34 	bl	80038bc <HAL_GetTick>
 8001a54:	4603      	mov	r3, r0
 8001a56:	4a05      	ldr	r2, [pc, #20]	@ (8001a6c <StartDefaultTask+0x34>)
 8001a58:	6013      	str	r3, [r2, #0]
        osDelayUntil(next_wake);
 8001a5a:	68f8      	ldr	r0, [r7, #12]
 8001a5c:	f008 f841 	bl	8009ae2 <osDelayUntil>
        next_wake += osPeriod;
 8001a60:	68fa      	ldr	r2, [r7, #12]
 8001a62:	68bb      	ldr	r3, [r7, #8]
 8001a64:	4413      	add	r3, r2
 8001a66:	60fb      	str	r3, [r7, #12]
        defalt_running = HAL_GetTick();
 8001a68:	bf00      	nop
 8001a6a:	e7f1      	b.n	8001a50 <StartDefaultTask+0x18>
 8001a6c:	20000930 	.word	0x20000930

08001a70 <INIT_OWN_TIM>:
#include "main/tim.h"

uint32_t tim_clk_APB1, tim_clk_APB2;

inline void INIT_OWN_TIM(void)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	af00      	add	r7, sp, #0
    tim_clk_APB1 = HAL_RCC_GetPCLK1Freq();
 8001a74:	f005 fa36 	bl	8006ee4 <HAL_RCC_GetPCLK1Freq>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	4a0f      	ldr	r2, [pc, #60]	@ (8001ab8 <INIT_OWN_TIM+0x48>)
 8001a7c:	6013      	str	r3, [r2, #0]
    tim_clk_APB2 = HAL_RCC_GetPCLK2Freq();
 8001a7e:	f005 fa47 	bl	8006f10 <HAL_RCC_GetPCLK2Freq>
 8001a82:	4603      	mov	r3, r0
 8001a84:	4a0d      	ldr	r2, [pc, #52]	@ (8001abc <INIT_OWN_TIM+0x4c>)
 8001a86:	6013      	str	r3, [r2, #0]
    if ((RCC->CFGR & RCC_CFGR_PPRE1) != RCC_CFGR_PPRE1_DIV1) tim_clk_APB1 *= 2U;
 8001a88:	4b0d      	ldr	r3, [pc, #52]	@ (8001ac0 <INIT_OWN_TIM+0x50>)
 8001a8a:	689b      	ldr	r3, [r3, #8]
 8001a8c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d004      	beq.n	8001a9e <INIT_OWN_TIM+0x2e>
 8001a94:	4b08      	ldr	r3, [pc, #32]	@ (8001ab8 <INIT_OWN_TIM+0x48>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	005b      	lsls	r3, r3, #1
 8001a9a:	4a07      	ldr	r2, [pc, #28]	@ (8001ab8 <INIT_OWN_TIM+0x48>)
 8001a9c:	6013      	str	r3, [r2, #0]
    if ((RCC->CFGR & RCC_CFGR_PPRE2) != RCC_CFGR_PPRE2_DIV1) tim_clk_APB2 *= 2U;
 8001a9e:	4b08      	ldr	r3, [pc, #32]	@ (8001ac0 <INIT_OWN_TIM+0x50>)
 8001aa0:	689b      	ldr	r3, [r3, #8]
 8001aa2:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d004      	beq.n	8001ab4 <INIT_OWN_TIM+0x44>
 8001aaa:	4b04      	ldr	r3, [pc, #16]	@ (8001abc <INIT_OWN_TIM+0x4c>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	005b      	lsls	r3, r3, #1
 8001ab0:	4a02      	ldr	r2, [pc, #8]	@ (8001abc <INIT_OWN_TIM+0x4c>)
 8001ab2:	6013      	str	r3, [r2, #0]
}
 8001ab4:	bf00      	nop
 8001ab6:	bd80      	pop	{r7, pc}
 8001ab8:	20000934 	.word	0x20000934
 8001abc:	20000938 	.word	0x20000938
 8001ac0:	40021000 	.word	0x40021000

08001ac4 <u8_to_u32_be>:
    u8[2] = (uint8_t)(value >> 8);
    u8[3] = (uint8_t)(value);
}

uint32_t u8_to_u32_be(const uint8_t *u8)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	b083      	sub	sp, #12
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
    return ((uint32_t)u8[0] << 24) |
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	781b      	ldrb	r3, [r3, #0]
 8001ad0:	061a      	lsls	r2, r3, #24
           ((uint32_t)u8[1] << 16) |
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	3301      	adds	r3, #1
 8001ad6:	781b      	ldrb	r3, [r3, #0]
 8001ad8:	041b      	lsls	r3, r3, #16
    return ((uint32_t)u8[0] << 24) |
 8001ada:	431a      	orrs	r2, r3
           ((uint32_t)u8[2] << 8)  |
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	3302      	adds	r3, #2
 8001ae0:	781b      	ldrb	r3, [r3, #0]
 8001ae2:	021b      	lsls	r3, r3, #8
           ((uint32_t)u8[1] << 16) |
 8001ae4:	4313      	orrs	r3, r2
           ((uint32_t)u8[3]);
 8001ae6:	687a      	ldr	r2, [r7, #4]
 8001ae8:	3203      	adds	r2, #3
 8001aea:	7812      	ldrb	r2, [r2, #0]
           ((uint32_t)u8[2] << 8)  |
 8001aec:	4313      	orrs	r3, r2
}
 8001aee:	4618      	mov	r0, r3
 8001af0:	370c      	adds	r7, #12
 8001af2:	46bd      	mov	sp, r7
 8001af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af8:	4770      	bx	lr

08001afa <u8_to_f32_be>:
    memcpy(&u32, &value, sizeof(u32));
    u32_to_u8_be(u32, u8);
}

float32_t u8_to_f32_be(const uint8_t *u8)
{
 8001afa:	b580      	push	{r7, lr}
 8001afc:	b084      	sub	sp, #16
 8001afe:	af00      	add	r7, sp, #0
 8001b00:	6078      	str	r0, [r7, #4]
    uint32_t u32 = u8_to_u32_be(u8);
 8001b02:	6878      	ldr	r0, [r7, #4]
 8001b04:	f7ff ffde 	bl	8001ac4 <u8_to_u32_be>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	60fb      	str	r3, [r7, #12]
    float32_t f32;
    memcpy(&f32, &u32, sizeof(f32));
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	60bb      	str	r3, [r7, #8]
    return f32;
 8001b10:	68bb      	ldr	r3, [r7, #8]
 8001b12:	ee07 3a90 	vmov	s15, r3
}
 8001b16:	eeb0 0a67 	vmov.f32	s0, s15
 8001b1a:	3710      	adds	r7, #16
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bd80      	pop	{r7, pc}

08001b20 <var_clampf>:

float32_t var_clampf(float32_t val, float32_t min, float32_t max)
{
 8001b20:	b480      	push	{r7}
 8001b22:	b085      	sub	sp, #20
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	ed87 0a03 	vstr	s0, [r7, #12]
 8001b2a:	edc7 0a02 	vstr	s1, [r7, #8]
 8001b2e:	ed87 1a01 	vstr	s2, [r7, #4]
    if (val > max) return max;
 8001b32:	ed97 7a03 	vldr	s14, [r7, #12]
 8001b36:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b3a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b42:	dd01      	ble.n	8001b48 <var_clampf+0x28>
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	e00b      	b.n	8001b60 <var_clampf+0x40>
    if (val < min) return min;
 8001b48:	ed97 7a03 	vldr	s14, [r7, #12]
 8001b4c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001b50:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b58:	d501      	bpl.n	8001b5e <var_clampf+0x3e>
 8001b5a:	68bb      	ldr	r3, [r7, #8]
 8001b5c:	e000      	b.n	8001b60 <var_clampf+0x40>
    return val;
 8001b5e:	68fb      	ldr	r3, [r7, #12]
}
 8001b60:	ee07 3a90 	vmov	s15, r3
 8001b64:	eeb0 0a67 	vmov.f32	s0, s15
 8001b68:	3714      	adds	r7, #20
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b70:	4770      	bx	lr

08001b72 <var_wrap_pos>:

float32_t var_wrap_pos(float32_t x, float32_t value)
{
 8001b72:	b480      	push	{r7}
 8001b74:	b085      	sub	sp, #20
 8001b76:	af00      	add	r7, sp, #0
 8001b78:	ed87 0a01 	vstr	s0, [r7, #4]
 8001b7c:	edc7 0a00 	vstr	s1, [r7]
    int32_t n = (int32_t)(x / value);
 8001b80:	edd7 6a01 	vldr	s13, [r7, #4]
 8001b84:	ed97 7a00 	vldr	s14, [r7]
 8001b88:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b8c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b90:	ee17 3a90 	vmov	r3, s15
 8001b94:	60fb      	str	r3, [r7, #12]
    x -= (float32_t)n * value;
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	ee07 3a90 	vmov	s15, r3
 8001b9c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ba0:	edd7 7a00 	vldr	s15, [r7]
 8001ba4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ba8:	ed97 7a01 	vldr	s14, [r7, #4]
 8001bac:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001bb0:	edc7 7a01 	vstr	s15, [r7, #4]
    if (x < 0) x += value;
 8001bb4:	edd7 7a01 	vldr	s15, [r7, #4]
 8001bb8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001bbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bc0:	d507      	bpl.n	8001bd2 <var_wrap_pos+0x60>
 8001bc2:	ed97 7a01 	vldr	s14, [r7, #4]
 8001bc6:	edd7 7a00 	vldr	s15, [r7]
 8001bca:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bce:	edc7 7a01 	vstr	s15, [r7, #4]
    return x;
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	ee07 3a90 	vmov	s15, r3
}
 8001bd8:	eeb0 0a67 	vmov.f32	s0, s15
 8001bdc:	3714      	adds	r7, #20
 8001bde:	46bd      	mov	sp, r7
 8001be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be4:	4770      	bx	lr
	...

08001be8 <var_wrap_pi>:

float32_t var_wrap_pi(float32_t x, float32_t value)
{
 8001be8:	b480      	push	{r7}
 8001bea:	b085      	sub	sp, #20
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	ed87 0a01 	vstr	s0, [r7, #4]
 8001bf2:	edc7 0a00 	vstr	s1, [r7]
    int32_t n = (int32_t)(x / value);
 8001bf6:	edd7 6a01 	vldr	s13, [r7, #4]
 8001bfa:	ed97 7a00 	vldr	s14, [r7]
 8001bfe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c02:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c06:	ee17 3a90 	vmov	r3, s15
 8001c0a:	60fb      	str	r3, [r7, #12]
    x -= (float32_t)n * value;
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	ee07 3a90 	vmov	s15, r3
 8001c12:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c16:	edd7 7a00 	vldr	s15, [r7]
 8001c1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c1e:	ed97 7a01 	vldr	s14, [r7, #4]
 8001c22:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c26:	edc7 7a01 	vstr	s15, [r7, #4]
    if      (x < -PI) x += value;
 8001c2a:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c2e:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8001c84 <var_wrap_pi+0x9c>
 8001c32:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c3a:	d508      	bpl.n	8001c4e <var_wrap_pi+0x66>
 8001c3c:	ed97 7a01 	vldr	s14, [r7, #4]
 8001c40:	edd7 7a00 	vldr	s15, [r7]
 8001c44:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c48:	edc7 7a01 	vstr	s15, [r7, #4]
 8001c4c:	e010      	b.n	8001c70 <var_wrap_pi+0x88>
    else if (x >= PI) x -= value;
 8001c4e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c52:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8001c88 <var_wrap_pi+0xa0>
 8001c56:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c5e:	db07      	blt.n	8001c70 <var_wrap_pi+0x88>
 8001c60:	ed97 7a01 	vldr	s14, [r7, #4]
 8001c64:	edd7 7a00 	vldr	s15, [r7]
 8001c68:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c6c:	edc7 7a01 	vstr	s15, [r7, #4]
    return x;
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	ee07 3a90 	vmov	s15, r3
}
 8001c76:	eeb0 0a67 	vmov.f32	s0, s15
 8001c7a:	3714      	adds	r7, #20
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c82:	4770      	bx	lr
 8001c84:	c0490fdb 	.word	0xc0490fdb
 8001c88:	40490fdb 	.word	0x40490fdb

08001c8c <var_fabsf>:

float32_t var_fabsf(float32_t x)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	b085      	sub	sp, #20
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	ed87 0a01 	vstr	s0, [r7, #4]
    union {
        float32_t f;
        uint32_t u;
    } v = { x };
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	60fb      	str	r3, [r7, #12]
    v.u &= 0x7FFFFFFF;  //  sign bit
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001ca0:	60fb      	str	r3, [r7, #12]
    return v.f;
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	ee07 3a90 	vmov	s15, r3
}
 8001ca8:	eeb0 0a67 	vmov.f32	s0, s15
 8001cac:	3714      	adds	r7, #20
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb4:	4770      	bx	lr

08001cb6 <motor_init>:
    },
    .pwm_duty_deg = 0.5f,
};

inline void motor_init(MotorParameter *motor)
{
 8001cb6:	b480      	push	{r7}
 8001cb8:	b083      	sub	sp, #12
 8001cba:	af00      	add	r7, sp, #0
 8001cbc:	6078      	str	r0, [r7, #4]
    motor->pi_Iq.Umax =  motor->const_h.rated_current;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c
    motor->pi_Iq.Umin = -motor->const_h.rated_current;
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8001cce:	eef1 7a67 	vneg.f32	s15, s15
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	edc3 7a44 	vstr	s15, [r3, #272]	@ 0x110
}
 8001cd8:	bf00      	nop
 8001cda:	370c      	adds	r7, #12
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce2:	4770      	bx	lr

08001ce4 <motor_set_speed>:

void motor_set_speed(MotorParameter *motor, float32_t speed)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b082      	sub	sp, #8
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
 8001cec:	ed87 0a00 	vstr	s0, [r7]
    speed = var_clampf(speed, -100.0f, 100.0f);
 8001cf0:	ed9f 1a08 	vldr	s2, [pc, #32]	@ 8001d14 <motor_set_speed+0x30>
 8001cf4:	eddf 0a08 	vldr	s1, [pc, #32]	@ 8001d18 <motor_set_speed+0x34>
 8001cf8:	ed97 0a00 	vldr	s0, [r7]
 8001cfc:	f7ff ff10 	bl	8001b20 <var_clampf>
 8001d00:	ed87 0a00 	vstr	s0, [r7]
    motor->pi_speed.Ref = speed;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	683a      	ldr	r2, [r7, #0]
 8001d08:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8001d0a:	bf00      	nop
 8001d0c:	3708      	adds	r7, #8
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop
 8001d14:	42c80000 	.word	0x42c80000
 8001d18:	c2c80000 	.word	0xc2c80000

08001d1c <motor_switch_ctrl>:

void motor_switch_ctrl(MotorParameter *motor, MotorCtrlMode ctrl)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b082      	sub	sp, #8
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
 8001d24:	460b      	mov	r3, r1
 8001d26:	70fb      	strb	r3, [r7, #3]
    switch (ctrl)
 8001d28:	78fb      	ldrb	r3, [r7, #3]
 8001d2a:	2b01      	cmp	r3, #1
 8001d2c:	dc01      	bgt.n	8001d32 <motor_switch_ctrl+0x16>
 8001d2e:	2b00      	cmp	r3, #0
    {
        case MOTOR_CTRL_120:
        case MOTOR_CTRL_180:
        {
            break;
 8001d30:	e032      	b.n	8001d98 <motor_switch_ctrl+0x7c>
    switch (ctrl)
 8001d32:	2b02      	cmp	r3, #2
 8001d34:	d130      	bne.n	8001d98 <motor_switch_ctrl+0x7c>
        }
        case MOTOR_CTRL_FOC:
        {
            HAL_TIM_PWM_Start(motor->const_h.PWM_htimx, motor->const_h.PWM_TIM_CHANNEL_x[0]);
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	695a      	ldr	r2, [r3, #20]
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	699b      	ldr	r3, [r3, #24]
 8001d3e:	4619      	mov	r1, r3
 8001d40:	4610      	mov	r0, r2
 8001d42:	f005 fd3f 	bl	80077c4 <HAL_TIM_PWM_Start>
            HAL_TIM_PWM_Start(motor->const_h.PWM_htimx, motor->const_h.PWM_TIM_CHANNEL_x[1]);
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	695a      	ldr	r2, [r3, #20]
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	69db      	ldr	r3, [r3, #28]
 8001d4e:	4619      	mov	r1, r3
 8001d50:	4610      	mov	r0, r2
 8001d52:	f005 fd37 	bl	80077c4 <HAL_TIM_PWM_Start>
            HAL_TIM_PWM_Start(motor->const_h.PWM_htimx, motor->const_h.PWM_TIM_CHANNEL_x[2]);
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	695a      	ldr	r2, [r3, #20]
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6a1b      	ldr	r3, [r3, #32]
 8001d5e:	4619      	mov	r1, r3
 8001d60:	4610      	mov	r0, r2
 8001d62:	f005 fd2f 	bl	80077c4 <HAL_TIM_PWM_Start>
            HAL_TIMEx_PWMN_Start(motor->const_h.PWM_htimx, motor->const_h.PWM_TIM_CHANNEL_x[0]);
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	695a      	ldr	r2, [r3, #20]
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	699b      	ldr	r3, [r3, #24]
 8001d6e:	4619      	mov	r1, r3
 8001d70:	4610      	mov	r0, r2
 8001d72:	f006 fd7b 	bl	800886c <HAL_TIMEx_PWMN_Start>
            HAL_TIMEx_PWMN_Start(motor->const_h.PWM_htimx, motor->const_h.PWM_TIM_CHANNEL_x[1]);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	695a      	ldr	r2, [r3, #20]
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	69db      	ldr	r3, [r3, #28]
 8001d7e:	4619      	mov	r1, r3
 8001d80:	4610      	mov	r0, r2
 8001d82:	f006 fd73 	bl	800886c <HAL_TIMEx_PWMN_Start>
            HAL_TIMEx_PWMN_Start(motor->const_h.PWM_htimx, motor->const_h.PWM_TIM_CHANNEL_x[2]);
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	695a      	ldr	r2, [r3, #20]
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	6a1b      	ldr	r3, [r3, #32]
 8001d8e:	4619      	mov	r1, r3
 8001d90:	4610      	mov	r0, r2
 8001d92:	f006 fd6b 	bl	800886c <HAL_TIMEx_PWMN_Start>
            break;
 8001d96:	bf00      	nop
        }
    }
    motor->mode = ctrl;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	78fa      	ldrb	r2, [r7, #3]
 8001d9c:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
}
 8001da0:	bf00      	nop
 8001da2:	3708      	adds	r7, #8
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bd80      	pop	{r7, pc}

08001da8 <CLARKE_run_ideal>:
#include "motor/basic.h"

// Ialpha = Ia
// Ibata = (Ia+2Ib)/(3)
inline void CLARKE_run_ideal(volatile CLARKE *clarke)
{
 8001da8:	b480      	push	{r7}
 8001daa:	b083      	sub	sp, #12
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
    clarke->Alpha = clarke->As;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681a      	ldr	r2, [r3, #0]
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	60da      	str	r2, [r3, #12]
    clarke->Beta = (clarke->As + clarke->Bs * 2.0f) * ONE_DIV_SQRT3;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	ed93 7a00 	vldr	s14, [r3]
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	edd3 7a01 	vldr	s15, [r3, #4]
 8001dc4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001dc8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001dcc:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8001de8 <CLARKE_run_ideal+0x40>
 8001dd0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	edc3 7a04 	vstr	s15, [r3, #16]
}
 8001dda:	bf00      	nop
 8001ddc:	370c      	adds	r7, #12
 8001dde:	46bd      	mov	sp, r7
 8001de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de4:	4770      	bx	lr
 8001de6:	bf00      	nop
 8001de8:	3f13cd3a 	.word	0x3f13cd3a

08001dec <motor_rot_deg>:
    { HIGH_PASS, LOW_PASS,  HIGH_PASS }  // 4
};
static const uint8_t seq_index_ccw[] = {0xFF, 5, 3, 4, 1, 0, 2, 0xFF};

inline void motor_rot_deg(const MotorParameter *motor)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b084      	sub	sp, #16
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
    uint8_t idx = seq_index_ccw[motor->exti_hall_curt];
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	f893 30b7 	ldrb.w	r3, [r3, #183]	@ 0xb7
 8001dfa:	b2db      	uxtb	r3, r3
 8001dfc:	461a      	mov	r2, r3
 8001dfe:	4b94      	ldr	r3, [pc, #592]	@ (8002050 <motor_rot_deg+0x264>)
 8001e00:	5c9b      	ldrb	r3, [r3, r2]
 8001e02:	73fb      	strb	r3, [r7, #15]
    if (motor->pi_speed.Ref < 0)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	edd3 7a1a 	vldr	s15, [r3, #104]	@ 0x68
 8001e0a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001e0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e12:	d525      	bpl.n	8001e60 <motor_rot_deg+0x74>
    {
        switch (motor->mode)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d002      	beq.n	8001e24 <motor_rot_deg+0x38>
 8001e1e:	2b01      	cmp	r3, #1
 8001e20:	d00f      	beq.n	8001e42 <motor_rot_deg+0x56>
            case MOTOR_CTRL_180:
            {
                idx = (idx + 2) % 6;
                break;
            }
            default: return;
 8001e22:	e13b      	b.n	800209c <motor_rot_deg+0x2b0>
                idx = (idx + 3) % 6;
 8001e24:	7bfb      	ldrb	r3, [r7, #15]
 8001e26:	1cda      	adds	r2, r3, #3
 8001e28:	4b8a      	ldr	r3, [pc, #552]	@ (8002054 <motor_rot_deg+0x268>)
 8001e2a:	fb83 3102 	smull	r3, r1, r3, r2
 8001e2e:	17d3      	asrs	r3, r2, #31
 8001e30:	1ac9      	subs	r1, r1, r3
 8001e32:	460b      	mov	r3, r1
 8001e34:	005b      	lsls	r3, r3, #1
 8001e36:	440b      	add	r3, r1
 8001e38:	005b      	lsls	r3, r3, #1
 8001e3a:	1ad1      	subs	r1, r2, r3
 8001e3c:	460b      	mov	r3, r1
 8001e3e:	73fb      	strb	r3, [r7, #15]
                break;
 8001e40:	e00e      	b.n	8001e60 <motor_rot_deg+0x74>
                idx = (idx + 2) % 6;
 8001e42:	7bfb      	ldrb	r3, [r7, #15]
 8001e44:	1c9a      	adds	r2, r3, #2
 8001e46:	4b83      	ldr	r3, [pc, #524]	@ (8002054 <motor_rot_deg+0x268>)
 8001e48:	fb83 3102 	smull	r3, r1, r3, r2
 8001e4c:	17d3      	asrs	r3, r2, #31
 8001e4e:	1ac9      	subs	r1, r1, r3
 8001e50:	460b      	mov	r3, r1
 8001e52:	005b      	lsls	r3, r3, #1
 8001e54:	440b      	add	r3, r1
 8001e56:	005b      	lsls	r3, r3, #1
 8001e58:	1ad1      	subs	r1, r2, r3
 8001e5a:	460b      	mov	r3, r1
 8001e5c:	73fb      	strb	r3, [r7, #15]
                break;
 8001e5e:	bf00      	nop
        }
    }
    uint8_t i;
    uint32_t compare = (uint32_t)((float32_t)TIM1_ARR * motor->pwm_duty_deg);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	edd3 7a65 	vldr	s15, [r3, #404]	@ 0x194
 8001e66:	ed9f 7a7c 	vldr	s14, [pc, #496]	@ 8002058 <motor_rot_deg+0x26c>
 8001e6a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e6e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001e72:	ee17 3a90 	vmov	r3, s15
 8001e76:	60bb      	str	r3, [r7, #8]
    for (i = 0; i < 3; i++)
 8001e78:	2300      	movs	r3, #0
 8001e7a:	73bb      	strb	r3, [r7, #14]
 8001e7c:	e10a      	b.n	8002094 <motor_rot_deg+0x2a8>
    {
        int8_t state;
        switch (motor->mode)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d002      	beq.n	8001e8e <motor_rot_deg+0xa2>
 8001e88:	2b01      	cmp	r3, #1
 8001e8a:	d00b      	beq.n	8001ea4 <motor_rot_deg+0xb8>
            case MOTOR_CTRL_180:
            {
                state = seq_map_180[idx][i];
                break;
            }
            default: return;
 8001e8c:	e106      	b.n	800209c <motor_rot_deg+0x2b0>
                state = seq_map_120[idx][i];
 8001e8e:	7bfa      	ldrb	r2, [r7, #15]
 8001e90:	7bb9      	ldrb	r1, [r7, #14]
 8001e92:	4872      	ldr	r0, [pc, #456]	@ (800205c <motor_rot_deg+0x270>)
 8001e94:	4613      	mov	r3, r2
 8001e96:	005b      	lsls	r3, r3, #1
 8001e98:	4413      	add	r3, r2
 8001e9a:	4403      	add	r3, r0
 8001e9c:	440b      	add	r3, r1
 8001e9e:	781b      	ldrb	r3, [r3, #0]
 8001ea0:	737b      	strb	r3, [r7, #13]
                break;
 8001ea2:	e00a      	b.n	8001eba <motor_rot_deg+0xce>
                state = seq_map_180[idx][i];
 8001ea4:	7bfa      	ldrb	r2, [r7, #15]
 8001ea6:	7bb9      	ldrb	r1, [r7, #14]
 8001ea8:	486d      	ldr	r0, [pc, #436]	@ (8002060 <motor_rot_deg+0x274>)
 8001eaa:	4613      	mov	r3, r2
 8001eac:	005b      	lsls	r3, r3, #1
 8001eae:	4413      	add	r3, r2
 8001eb0:	4403      	add	r3, r0
 8001eb2:	440b      	add	r3, r1
 8001eb4:	781b      	ldrb	r3, [r3, #0]
 8001eb6:	737b      	strb	r3, [r7, #13]
                break;
 8001eb8:	bf00      	nop
        }
        switch (state)
 8001eba:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001ebe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ec2:	d05d      	beq.n	8001f80 <motor_rot_deg+0x194>
 8001ec4:	2b01      	cmp	r3, #1
 8001ec6:	f040 80cd 	bne.w	8002064 <motor_rot_deg+0x278>
        {
            case HIGH_PASS:
            {
                __HAL_TIM_SET_COMPARE(motor->const_h.PWM_htimx, motor->const_h.PWM_TIM_CHANNEL_x[i], compare);
 8001eca:	7bba      	ldrb	r2, [r7, #14]
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	3206      	adds	r2, #6
 8001ed0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d105      	bne.n	8001ee4 <motor_rot_deg+0xf8>
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	695b      	ldr	r3, [r3, #20]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	68ba      	ldr	r2, [r7, #8]
 8001ee0:	635a      	str	r2, [r3, #52]	@ 0x34
 8001ee2:	e038      	b.n	8001f56 <motor_rot_deg+0x16a>
 8001ee4:	7bba      	ldrb	r2, [r7, #14]
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	3206      	adds	r2, #6
 8001eea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001eee:	2b04      	cmp	r3, #4
 8001ef0:	d105      	bne.n	8001efe <motor_rot_deg+0x112>
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	695b      	ldr	r3, [r3, #20]
 8001ef6:	681a      	ldr	r2, [r3, #0]
 8001ef8:	68bb      	ldr	r3, [r7, #8]
 8001efa:	6393      	str	r3, [r2, #56]	@ 0x38
 8001efc:	e02b      	b.n	8001f56 <motor_rot_deg+0x16a>
 8001efe:	7bba      	ldrb	r2, [r7, #14]
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	3206      	adds	r2, #6
 8001f04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f08:	2b08      	cmp	r3, #8
 8001f0a:	d105      	bne.n	8001f18 <motor_rot_deg+0x12c>
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	695b      	ldr	r3, [r3, #20]
 8001f10:	681a      	ldr	r2, [r3, #0]
 8001f12:	68bb      	ldr	r3, [r7, #8]
 8001f14:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001f16:	e01e      	b.n	8001f56 <motor_rot_deg+0x16a>
 8001f18:	7bba      	ldrb	r2, [r7, #14]
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	3206      	adds	r2, #6
 8001f1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f22:	2b0c      	cmp	r3, #12
 8001f24:	d105      	bne.n	8001f32 <motor_rot_deg+0x146>
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	695b      	ldr	r3, [r3, #20]
 8001f2a:	681a      	ldr	r2, [r3, #0]
 8001f2c:	68bb      	ldr	r3, [r7, #8]
 8001f2e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f30:	e011      	b.n	8001f56 <motor_rot_deg+0x16a>
 8001f32:	7bba      	ldrb	r2, [r7, #14]
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	3206      	adds	r2, #6
 8001f38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f3c:	2b10      	cmp	r3, #16
 8001f3e:	d105      	bne.n	8001f4c <motor_rot_deg+0x160>
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	695b      	ldr	r3, [r3, #20]
 8001f44:	681a      	ldr	r2, [r3, #0]
 8001f46:	68bb      	ldr	r3, [r7, #8]
 8001f48:	6493      	str	r3, [r2, #72]	@ 0x48
 8001f4a:	e004      	b.n	8001f56 <motor_rot_deg+0x16a>
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	695b      	ldr	r3, [r3, #20]
 8001f50:	681a      	ldr	r2, [r3, #0]
 8001f52:	68bb      	ldr	r3, [r7, #8]
 8001f54:	64d3      	str	r3, [r2, #76]	@ 0x4c
                HAL_TIM_PWM_Start(motor->const_h.PWM_htimx, motor->const_h.PWM_TIM_CHANNEL_x[i]);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	6958      	ldr	r0, [r3, #20]
 8001f5a:	7bba      	ldrb	r2, [r7, #14]
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	3206      	adds	r2, #6
 8001f60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f64:	4619      	mov	r1, r3
 8001f66:	f005 fc2d 	bl	80077c4 <HAL_TIM_PWM_Start>
                HAL_TIMEx_PWMN_Stop(motor->const_h.PWM_htimx, motor->const_h.PWM_TIM_CHANNEL_x[i]);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	6958      	ldr	r0, [r3, #20]
 8001f6e:	7bba      	ldrb	r2, [r7, #14]
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	3206      	adds	r2, #6
 8001f74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f78:	4619      	mov	r1, r3
 8001f7a:	f006 fd2b 	bl	80089d4 <HAL_TIMEx_PWMN_Stop>
                // HAL_GPIO_WritePin(motor->const_h.Coil_GPIOx[i], motor->const_h.Coil_GPIO_Pin_x[i],  GPIO_PIN_RESET);
                break;
 8001f7e:	e086      	b.n	800208e <motor_rot_deg+0x2a2>
            }
            case LOW_PASS:
            {
                HAL_TIM_PWM_Stop(motor->const_h.PWM_htimx, motor->const_h.PWM_TIM_CHANNEL_x[i]);
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	6958      	ldr	r0, [r3, #20]
 8001f84:	7bba      	ldrb	r2, [r7, #14]
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	3206      	adds	r2, #6
 8001f8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f8e:	4619      	mov	r1, r3
 8001f90:	f005 fd18 	bl	80079c4 <HAL_TIM_PWM_Stop>
                __HAL_TIM_SET_COMPARE(motor->const_h.PWM_htimx, motor->const_h.PWM_TIM_CHANNEL_x[i], motor->const_h.PWM_htimx->Init.Period);
 8001f94:	7bba      	ldrb	r2, [r7, #14]
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	3206      	adds	r2, #6
 8001f9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d107      	bne.n	8001fb2 <motor_rot_deg+0x1c6>
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	695a      	ldr	r2, [r3, #20]
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	695b      	ldr	r3, [r3, #20]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	68d2      	ldr	r2, [r2, #12]
 8001fae:	635a      	str	r2, [r3, #52]	@ 0x34
 8001fb0:	e042      	b.n	8002038 <motor_rot_deg+0x24c>
 8001fb2:	7bba      	ldrb	r2, [r7, #14]
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	3206      	adds	r2, #6
 8001fb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001fbc:	2b04      	cmp	r3, #4
 8001fbe:	d107      	bne.n	8001fd0 <motor_rot_deg+0x1e4>
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	695b      	ldr	r3, [r3, #20]
 8001fc4:	687a      	ldr	r2, [r7, #4]
 8001fc6:	6952      	ldr	r2, [r2, #20]
 8001fc8:	6812      	ldr	r2, [r2, #0]
 8001fca:	68db      	ldr	r3, [r3, #12]
 8001fcc:	6393      	str	r3, [r2, #56]	@ 0x38
 8001fce:	e033      	b.n	8002038 <motor_rot_deg+0x24c>
 8001fd0:	7bba      	ldrb	r2, [r7, #14]
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	3206      	adds	r2, #6
 8001fd6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001fda:	2b08      	cmp	r3, #8
 8001fdc:	d107      	bne.n	8001fee <motor_rot_deg+0x202>
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	695b      	ldr	r3, [r3, #20]
 8001fe2:	687a      	ldr	r2, [r7, #4]
 8001fe4:	6952      	ldr	r2, [r2, #20]
 8001fe6:	6812      	ldr	r2, [r2, #0]
 8001fe8:	68db      	ldr	r3, [r3, #12]
 8001fea:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001fec:	e024      	b.n	8002038 <motor_rot_deg+0x24c>
 8001fee:	7bba      	ldrb	r2, [r7, #14]
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	3206      	adds	r2, #6
 8001ff4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ff8:	2b0c      	cmp	r3, #12
 8001ffa:	d107      	bne.n	800200c <motor_rot_deg+0x220>
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	695b      	ldr	r3, [r3, #20]
 8002000:	687a      	ldr	r2, [r7, #4]
 8002002:	6952      	ldr	r2, [r2, #20]
 8002004:	6812      	ldr	r2, [r2, #0]
 8002006:	68db      	ldr	r3, [r3, #12]
 8002008:	6413      	str	r3, [r2, #64]	@ 0x40
 800200a:	e015      	b.n	8002038 <motor_rot_deg+0x24c>
 800200c:	7bba      	ldrb	r2, [r7, #14]
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	3206      	adds	r2, #6
 8002012:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002016:	2b10      	cmp	r3, #16
 8002018:	d107      	bne.n	800202a <motor_rot_deg+0x23e>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	695b      	ldr	r3, [r3, #20]
 800201e:	687a      	ldr	r2, [r7, #4]
 8002020:	6952      	ldr	r2, [r2, #20]
 8002022:	6812      	ldr	r2, [r2, #0]
 8002024:	68db      	ldr	r3, [r3, #12]
 8002026:	6493      	str	r3, [r2, #72]	@ 0x48
 8002028:	e006      	b.n	8002038 <motor_rot_deg+0x24c>
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	695b      	ldr	r3, [r3, #20]
 800202e:	687a      	ldr	r2, [r7, #4]
 8002030:	6952      	ldr	r2, [r2, #20]
 8002032:	6812      	ldr	r2, [r2, #0]
 8002034:	68db      	ldr	r3, [r3, #12]
 8002036:	64d3      	str	r3, [r2, #76]	@ 0x4c
                HAL_TIMEx_PWMN_Start(motor->const_h.PWM_htimx, motor->const_h.PWM_TIM_CHANNEL_x[i]);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6958      	ldr	r0, [r3, #20]
 800203c:	7bba      	ldrb	r2, [r7, #14]
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	3206      	adds	r2, #6
 8002042:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002046:	4619      	mov	r1, r3
 8002048:	f006 fc10 	bl	800886c <HAL_TIMEx_PWMN_Start>
                // HAL_GPIO_WritePin(motor->const_h.Coil_GPIOx[i], motor->const_h.Coil_GPIO_Pin_x[i],  GPIO_PIN_SET);
                break;
 800204c:	e01f      	b.n	800208e <motor_rot_deg+0x2a2>
 800204e:	bf00      	nop
 8002050:	0800c9f4 	.word	0x0800c9f4
 8002054:	2aaaaaab 	.word	0x2aaaaaab
 8002058:	43fa0000 	.word	0x43fa0000
 800205c:	0800c9cc 	.word	0x0800c9cc
 8002060:	0800c9e0 	.word	0x0800c9e0
            }
            default:
            {
                HAL_TIM_PWM_Stop(motor->const_h.PWM_htimx, motor->const_h.PWM_TIM_CHANNEL_x[i]);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	6958      	ldr	r0, [r3, #20]
 8002068:	7bba      	ldrb	r2, [r7, #14]
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	3206      	adds	r2, #6
 800206e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002072:	4619      	mov	r1, r3
 8002074:	f005 fca6 	bl	80079c4 <HAL_TIM_PWM_Stop>
                HAL_TIMEx_PWMN_Stop(motor->const_h.PWM_htimx, motor->const_h.PWM_TIM_CHANNEL_x[i]);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6958      	ldr	r0, [r3, #20]
 800207c:	7bba      	ldrb	r2, [r7, #14]
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	3206      	adds	r2, #6
 8002082:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002086:	4619      	mov	r1, r3
 8002088:	f006 fca4 	bl	80089d4 <HAL_TIMEx_PWMN_Stop>
                // HAL_GPIO_WritePin(motor->const_h.Coil_GPIOx[i], motor->const_h.Coil_GPIO_Pin_x[i],  GPIO_PIN_RESET);
                break;
 800208c:	bf00      	nop
    for (i = 0; i < 3; i++)
 800208e:	7bbb      	ldrb	r3, [r7, #14]
 8002090:	3301      	adds	r3, #1
 8002092:	73bb      	strb	r3, [r7, #14]
 8002094:	7bbb      	ldrb	r3, [r7, #14]
 8002096:	2b02      	cmp	r3, #2
 8002098:	f67f aef1 	bls.w	8001e7e <motor_rot_deg+0x92>
            }
        }
    }
}
 800209c:	3710      	adds	r7, #16
 800209e:	46bd      	mov	sp, r7
 80020a0:	bd80      	pop	{r7, pc}
 80020a2:	bf00      	nop

080020a4 <vec_ctrl_hall_angle_trf>:
    1.0f * PI_DIV_3,
    F32_MAX,
};

inline void vec_ctrl_hall_angle_trf(MotorParameter *motor)
{
 80020a4:	b480      	push	{r7}
 80020a6:	b083      	sub	sp, #12
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
    motor->exti_hall_rad = hall_elec_angle[motor->exti_hall_curt];
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	f893 30b7 	ldrb.w	r3, [r3, #183]	@ 0xb7
 80020b2:	b2db      	uxtb	r3, r3
 80020b4:	4a06      	ldr	r2, [pc, #24]	@ (80020d0 <vec_ctrl_hall_angle_trf+0x2c>)
 80020b6:	009b      	lsls	r3, r3, #2
 80020b8:	4413      	add	r3, r2
 80020ba:	681a      	ldr	r2, [r3, #0]
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
    //         motor->exti_hall_rad = 5.0f * PI_DIV_3;
    //         break;
    //     }
    //     default: break;;
    // }
}
 80020c2:	bf00      	nop
 80020c4:	370c      	adds	r7, #12
 80020c6:	46bd      	mov	sp, r7
 80020c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020cc:	4770      	bx	lr
 80020ce:	bf00      	nop
 80020d0:	0800c9fc 	.word	0x0800c9fc

080020d4 <vec_ctrl_hall_angle_chk>:

inline Result vec_ctrl_hall_angle_chk(MotorParameter *motor)
{
 80020d4:	b480      	push	{r7}
 80020d6:	b087      	sub	sp, #28
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
 80020dc:	6039      	str	r1, [r7, #0]
    if (motor->exti_hall_rad == F32_MAX) return RESULT_ERROR(RES_ERR_NOT_FOUND);
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	edd3 7a28 	vldr	s15, [r3, #160]	@ 0xa0
 80020e4:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800211c <vec_ctrl_hall_angle_chk+0x48>
 80020e8:	eef4 7a47 	vcmp.f32	s15, s14
 80020ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020f0:	d108      	bne.n	8002104 <vec_ctrl_hall_angle_chk+0x30>
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	461a      	mov	r2, r3
 80020f6:	2300      	movs	r3, #0
 80020f8:	6013      	str	r3, [r2, #0]
 80020fa:	6053      	str	r3, [r2, #4]
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	2208      	movs	r2, #8
 8002100:	711a      	strb	r2, [r3, #4]
 8002102:	e005      	b.n	8002110 <vec_ctrl_hall_angle_chk+0x3c>
    return RESULT_OK(motor);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2201      	movs	r2, #1
 8002108:	701a      	strb	r2, [r3, #0]
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	683a      	ldr	r2, [r7, #0]
 800210e:	605a      	str	r2, [r3, #4]
}
 8002110:	6878      	ldr	r0, [r7, #4]
 8002112:	371c      	adds	r7, #28
 8002114:	46bd      	mov	sp, r7
 8002116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211a:	4770      	bx	lr
 800211c:	7f7fffff 	.word	0x7f7fffff

08002120 <vec_ctrl_clarke>:

float32_t current_zero;
inline void vec_ctrl_clarke(MotorParameter *motor)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b082      	sub	sp, #8
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
    // motor 
    current_zero = (motor->adc_a->current + motor->adc_b->current + motor->adc_c->current) / 3.0f;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800212e:	ed93 7a05 	vldr	s14, [r3, #20]
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002138:	edd3 7a05 	vldr	s15, [r3, #20]
 800213c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8002146:	edd3 7a05 	vldr	s15, [r3, #20]
 800214a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800214e:	eef0 6a08 	vmov.f32	s13, #8	@ 0x40400000  3.0
 8002152:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002156:	4b19      	ldr	r3, [pc, #100]	@ (80021bc <vec_ctrl_clarke+0x9c>)
 8002158:	edc3 7a00 	vstr	s15, [r3]
    motor->clarke.As = (motor->adc_a->current - current_zero);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8002162:	ed93 7a05 	vldr	s14, [r3, #20]
 8002166:	4b15      	ldr	r3, [pc, #84]	@ (80021bc <vec_ctrl_clarke+0x9c>)
 8002168:	edd3 7a00 	vldr	s15, [r3]
 800216c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	edc3 7a32 	vstr	s15, [r3, #200]	@ 0xc8
    motor->clarke.Bs = (motor->adc_b->current - current_zero);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800217c:	ed93 7a05 	vldr	s14, [r3, #20]
 8002180:	4b0e      	ldr	r3, [pc, #56]	@ (80021bc <vec_ctrl_clarke+0x9c>)
 8002182:	edd3 7a00 	vldr	s15, [r3]
 8002186:	ee77 7a67 	vsub.f32	s15, s14, s15
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	edc3 7a33 	vstr	s15, [r3, #204]	@ 0xcc
    motor->clarke.Cs = (motor->adc_c->current - current_zero);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8002196:	ed93 7a05 	vldr	s14, [r3, #20]
 800219a:	4b08      	ldr	r3, [pc, #32]	@ (80021bc <vec_ctrl_clarke+0x9c>)
 800219c:	edd3 7a00 	vldr	s15, [r3]
 80021a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	edc3 7a34 	vstr	s15, [r3, #208]	@ 0xd0
    CLARKE_run_ideal(&motor->clarke);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	33c8      	adds	r3, #200	@ 0xc8
 80021ae:	4618      	mov	r0, r3
 80021b0:	f7ff fdfa 	bl	8001da8 <CLARKE_run_ideal>
    return;
 80021b4:	bf00      	nop
}
 80021b6:	3708      	adds	r7, #8
 80021b8:	46bd      	mov	sp, r7
 80021ba:	bd80      	pop	{r7, pc}
 80021bc:	2000093c 	.word	0x2000093c

080021c0 <vec_ctrl_park>:

inline void vec_ctrl_park(MotorParameter *motor)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b084      	sub	sp, #16
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
    motor->park.Alpha = motor->clarke.Alpha;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
    motor->park.Beta = motor->clarke.Beta;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    motor->foc_angle_acc = var_clampf(motor->foc_angle_acc + motor->foc_angle_itpl, -PI_DIV_3, PI_DIV_3);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	ed93 7a2b 	vldr	s14, [r3, #172]	@ 0xac
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	edd3 7a2a 	vldr	s15, [r3, #168]	@ 0xa8
 80021ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80021f0:	ed9f 1a1f 	vldr	s2, [pc, #124]	@ 8002270 <vec_ctrl_park+0xb0>
 80021f4:	eddf 0a1f 	vldr	s1, [pc, #124]	@ 8002274 <vec_ctrl_park+0xb4>
 80021f8:	eeb0 0a67 	vmov.f32	s0, s15
 80021fc:	f7ff fc90 	bl	8001b20 <var_clampf>
 8002200:	eef0 7a40 	vmov.f32	s15, s0
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	edc3 7a2b 	vstr	s15, [r3, #172]	@ 0xac
    // 90 +PI_DIV_2
    RESULT_CHECK_HANDLE(trigo_sin_cosf(
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	ed93 7a28 	vldr	s14, [r3, #160]	@ 0xa0
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	edd3 7a2b 	vldr	s15, [r3, #172]	@ 0xac
 8002216:	ee77 7a27 	vadd.f32	s15, s14, s15
 800221a:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8002278 <vec_ctrl_park+0xb8>
 800221e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002222:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 800227c <vec_ctrl_park+0xbc>
 8002226:	ee77 7a87 	vadd.f32	s15, s15, s14
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	f103 02f4 	add.w	r2, r3, #244	@ 0xf4
 8002236:	f107 0308 	add.w	r3, r7, #8
 800223a:	eeb0 0a67 	vmov.f32	s0, s15
 800223e:	4618      	mov	r0, r3
 8002240:	f001 f81e 	bl	8003280 <trigo_sin_cosf>
 8002244:	7a3b      	ldrb	r3, [r7, #8]
 8002246:	f083 0301 	eor.w	r3, r3, #1
 800224a:	b2db      	uxtb	r3, r3
 800224c:	2b00      	cmp	r3, #0
 800224e:	d005      	beq.n	800225c <vec_ctrl_park+0x9c>
 8002250:	f997 200c 	ldrsb.w	r2, [r7, #12]
 8002254:	4b0a      	ldr	r3, [pc, #40]	@ (8002280 <vec_ctrl_park+0xc0>)
 8002256:	701a      	strb	r2, [r3, #0]
 8002258:	bf00      	nop
 800225a:	e7fd      	b.n	8002258 <vec_ctrl_park+0x98>
        motor->exti_hall_rad + motor->foc_angle_acc + MOTOR_42BLF01_ANGLE + PI_DIV_2,
        &motor->park.Sin, &motor->park.Cos
    ));
    PARK_run(&motor->park);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	33dc      	adds	r3, #220	@ 0xdc
 8002260:	4618      	mov	r0, r3
 8002262:	f000 fec7 	bl	8002ff4 <PARK_run>
}
 8002266:	bf00      	nop
 8002268:	3710      	adds	r7, #16
 800226a:	46bd      	mov	sp, r7
 800226c:	bd80      	pop	{r7, pc}
 800226e:	bf00      	nop
 8002270:	3f860a92 	.word	0x3f860a92
 8002274:	bf860a92 	.word	0xbf860a92
 8002278:	40278d36 	.word	0x40278d36
 800227c:	3fc90fdb 	.word	0x3fc90fdb
 8002280:	2000092c 	.word	0x2000092c

08002284 <vec_ctrl_pi_id_iq>:

#define IQ_REF_ADD 0.0f
inline void vec_ctrl_pi_id_iq(MotorParameter *motor)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b082      	sub	sp, #8
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
    if(motor->pi_speed.Fbk != 0.0f)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	edd3 7a1b 	vldr	s15, [r3, #108]	@ 0x6c
 8002292:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002296:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800229a:	d022      	beq.n	80022e2 <vec_ctrl_pi_id_iq+0x5e>
    {
        motor->pi_Id.Ref = 0.0f;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	f04f 0200 	mov.w	r2, #0
 80022a2:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c
        motor->pi_Id.Fbk = motor->park.Ds;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	f8c3 2130 	str.w	r2, [r3, #304]	@ 0x130
        PI_run(&motor->pi_Id);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	f503 7396 	add.w	r3, r3, #300	@ 0x12c
 80022b8:	4618      	mov	r0, r3
 80022ba:	f000 ff03 	bl	80030c4 <PI_run>

        motor->pi_Iq.Ref = motor->speed_Iq_cmd;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	f8c3 20f8 	str.w	r2, [r3, #248]	@ 0xf8
        motor->pi_Iq.Fbk = motor->park.Qs;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	f8d3 20ec 	ldr.w	r2, [r3, #236]	@ 0xec
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc
        PI_run(&motor->pi_Iq);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	33f8      	adds	r3, #248	@ 0xf8
 80022da:	4618      	mov	r0, r3
 80022dc:	f000 fef2 	bl	80030c4 <PI_run>
    else
    {
        motor->pi_Iq.Out = motor->pi_speed.Ref < 0 ?
            -motor->const_h.peak_current : motor->const_h.peak_current;
    }
}
 80022e0:	e013      	b.n	800230a <vec_ctrl_pi_id_iq+0x86>
        motor->pi_Iq.Out = motor->pi_speed.Ref < 0 ?
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	edd3 7a1a 	vldr	s15, [r3, #104]	@ 0x68
            -motor->const_h.peak_current : motor->const_h.peak_current;
 80022e8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80022ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022f0:	d505      	bpl.n	80022fe <vec_ctrl_pi_id_iq+0x7a>
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 80022f8:	eef1 7a67 	vneg.f32	s15, s15
 80022fc:	e002      	b.n	8002304 <vec_ctrl_pi_id_iq+0x80>
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
        motor->pi_Iq.Out = motor->pi_speed.Ref < 0 ?
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	edc3 7a40 	vstr	s15, [r3, #256]	@ 0x100
}
 800230a:	bf00      	nop
 800230c:	3708      	adds	r7, #8
 800230e:	46bd      	mov	sp, r7
 8002310:	bd80      	pop	{r7, pc}
	...

08002314 <vec_ctrl_ipark>:

inline void vec_ctrl_ipark(MotorParameter *motor)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b084      	sub	sp, #16
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
    motor->ipark.Vdref = var_clampf(motor->ipark.Vdref + motor->pi_Id.Out, -0.06f, 0.06f);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	ed93 7a5b 	vldr	s14, [r3, #364]	@ 0x16c
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	edd3 7a4d 	vldr	s15, [r3, #308]	@ 0x134
 8002328:	ee77 7a27 	vadd.f32	s15, s14, s15
 800232c:	ed9f 1a2a 	vldr	s2, [pc, #168]	@ 80023d8 <vec_ctrl_ipark+0xc4>
 8002330:	eddf 0a2a 	vldr	s1, [pc, #168]	@ 80023dc <vec_ctrl_ipark+0xc8>
 8002334:	eeb0 0a67 	vmov.f32	s0, s15
 8002338:	f7ff fbf2 	bl	8001b20 <var_clampf>
 800233c:	eef0 7a40 	vmov.f32	s15, s0
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	edc3 7a5b 	vstr	s15, [r3, #364]	@ 0x16c
    motor->ipark.Vqref = motor->pi_Iq.Out;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	f8c3 2170 	str.w	r2, [r3, #368]	@ 0x170
    motor->ipark.Sin = motor->park.Sin;
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	f8c3 2174 	str.w	r2, [r3, #372]	@ 0x174
    motor->ipark.Cos = motor->park.Cos;
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	f8c3 2178 	str.w	r2, [r3, #376]	@ 0x178
    IPARK_run(&motor->ipark);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8002370:	4618      	mov	r0, r3
 8002372:	f000 fe73 	bl	800305c <IPARK_run>
    RESULT_CHECK_HANDLE(trigo_atan(motor->ipark.Alpha, motor->ipark.Beta, &motor->elec_theta_rad));
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	edd3 7a58 	vldr	s15, [r3, #352]	@ 0x160
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	ed93 7a59 	vldr	s14, [r3, #356]	@ 0x164
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	f103 02a4 	add.w	r2, r3, #164	@ 0xa4
 8002388:	f107 0308 	add.w	r3, r7, #8
 800238c:	4611      	mov	r1, r2
 800238e:	eef0 0a47 	vmov.f32	s1, s14
 8002392:	eeb0 0a67 	vmov.f32	s0, s15
 8002396:	4618      	mov	r0, r3
 8002398:	f000 fffe 	bl	8003398 <trigo_atan>
 800239c:	7a3b      	ldrb	r3, [r7, #8]
 800239e:	f083 0301 	eor.w	r3, r3, #1
 80023a2:	b2db      	uxtb	r3, r3
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d005      	beq.n	80023b4 <vec_ctrl_ipark+0xa0>
 80023a8:	f997 200c 	ldrsb.w	r2, [r7, #12]
 80023ac:	4b0c      	ldr	r3, [pc, #48]	@ (80023e0 <vec_ctrl_ipark+0xcc>)
 80023ae:	701a      	strb	r2, [r3, #0]
 80023b0:	bf00      	nop
 80023b2:	e7fd      	b.n	80023b0 <vec_ctrl_ipark+0x9c>
    motor->elec_theta_rad = var_wrap_pos(motor->elec_theta_rad, PI_MUL_2);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	edd3 7a29 	vldr	s15, [r3, #164]	@ 0xa4
 80023ba:	eddf 0a0a 	vldr	s1, [pc, #40]	@ 80023e4 <vec_ctrl_ipark+0xd0>
 80023be:	eeb0 0a67 	vmov.f32	s0, s15
 80023c2:	f7ff fbd6 	bl	8001b72 <var_wrap_pos>
 80023c6:	eef0 7a40 	vmov.f32	s15, s0
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	edc3 7a29 	vstr	s15, [r3, #164]	@ 0xa4
}
 80023d0:	bf00      	nop
 80023d2:	3710      	adds	r7, #16
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bd80      	pop	{r7, pc}
 80023d8:	3d75c28f 	.word	0x3d75c28f
 80023dc:	bd75c28f 	.word	0xbd75c28f
 80023e0:	2000092c 	.word	0x2000092c
 80023e4:	40c90fdb 	.word	0x40c90fdb

080023e8 <vec_ctrl_svgen>:

float32_t sec_chk[30] = {0};
uint8_t chk_cnt = 0;
uint8_t sec_mem = 0;
inline void vec_ctrl_svgen(MotorParameter *motor)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b082      	sub	sp, #8
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
    motor->svgendq.Ualpha = motor->ipark.Alpha;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	f8c3 217c 	str.w	r2, [r3, #380]	@ 0x17c
    motor->svgendq.Ubeta  = motor->ipark.Beta ;
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	f8d3 2164 	ldr.w	r2, [r3, #356]	@ 0x164
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	f8c3 2180 	str.w	r2, [r3, #384]	@ 0x180
    SVGEN_run(&motor->svgendq);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	f503 73be 	add.w	r3, r3, #380	@ 0x17c
 800240e:	4618      	mov	r0, r3
 8002410:	f000 fece 	bl	80031b0 <SVGEN_run>

    if (motor->svgendq.Sector != sec_mem)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	f8b3 3190 	ldrh.w	r3, [r3, #400]	@ 0x190
 800241a:	4a1d      	ldr	r2, [pc, #116]	@ (8002490 <vec_ctrl_svgen+0xa8>)
 800241c:	7812      	ldrb	r2, [r2, #0]
 800241e:	4293      	cmp	r3, r2
 8002420:	d02b      	beq.n	800247a <vec_ctrl_svgen+0x92>
    {
        sec_chk[chk_cnt++] = motor->exti_hall_curt;
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	f893 30b7 	ldrb.w	r3, [r3, #183]	@ 0xb7
 8002428:	b2d8      	uxtb	r0, r3
 800242a:	4b1a      	ldr	r3, [pc, #104]	@ (8002494 <vec_ctrl_svgen+0xac>)
 800242c:	781b      	ldrb	r3, [r3, #0]
 800242e:	1c5a      	adds	r2, r3, #1
 8002430:	b2d1      	uxtb	r1, r2
 8002432:	4a18      	ldr	r2, [pc, #96]	@ (8002494 <vec_ctrl_svgen+0xac>)
 8002434:	7011      	strb	r1, [r2, #0]
 8002436:	ee07 0a90 	vmov	s15, r0
 800243a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800243e:	4a16      	ldr	r2, [pc, #88]	@ (8002498 <vec_ctrl_svgen+0xb0>)
 8002440:	009b      	lsls	r3, r3, #2
 8002442:	4413      	add	r3, r2
 8002444:	edc3 7a00 	vstr	s15, [r3]
        // sec_chk[chk_cnt++] = motor->elec_theta_rad;
        sec_chk[chk_cnt++] = motor->svgendq.Sector;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	f8b3 0190 	ldrh.w	r0, [r3, #400]	@ 0x190
 800244e:	4b11      	ldr	r3, [pc, #68]	@ (8002494 <vec_ctrl_svgen+0xac>)
 8002450:	781b      	ldrb	r3, [r3, #0]
 8002452:	1c5a      	adds	r2, r3, #1
 8002454:	b2d1      	uxtb	r1, r2
 8002456:	4a0f      	ldr	r2, [pc, #60]	@ (8002494 <vec_ctrl_svgen+0xac>)
 8002458:	7011      	strb	r1, [r2, #0]
 800245a:	ee07 0a90 	vmov	s15, r0
 800245e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002462:	4a0d      	ldr	r2, [pc, #52]	@ (8002498 <vec_ctrl_svgen+0xb0>)
 8002464:	009b      	lsls	r3, r3, #2
 8002466:	4413      	add	r3, r2
 8002468:	edc3 7a00 	vstr	s15, [r3]
        if (chk_cnt >= 30) chk_cnt = 0;
 800246c:	4b09      	ldr	r3, [pc, #36]	@ (8002494 <vec_ctrl_svgen+0xac>)
 800246e:	781b      	ldrb	r3, [r3, #0]
 8002470:	2b1d      	cmp	r3, #29
 8002472:	d902      	bls.n	800247a <vec_ctrl_svgen+0x92>
 8002474:	4b07      	ldr	r3, [pc, #28]	@ (8002494 <vec_ctrl_svgen+0xac>)
 8002476:	2200      	movs	r2, #0
 8002478:	701a      	strb	r2, [r3, #0]
    }
    sec_mem = motor->svgendq.Sector;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	f8b3 3190 	ldrh.w	r3, [r3, #400]	@ 0x190
 8002480:	b2da      	uxtb	r2, r3
 8002482:	4b03      	ldr	r3, [pc, #12]	@ (8002490 <vec_ctrl_svgen+0xa8>)
 8002484:	701a      	strb	r2, [r3, #0]
}
 8002486:	bf00      	nop
 8002488:	3708      	adds	r7, #8
 800248a:	46bd      	mov	sp, r7
 800248c:	bd80      	pop	{r7, pc}
 800248e:	bf00      	nop
 8002490:	200009b9 	.word	0x200009b9
 8002494:	200009b8 	.word	0x200009b8
 8002498:	20000940 	.word	0x20000940

0800249c <vec_ctrl_svpwm>:

inline void vec_ctrl_svpwm(MotorParameter *motor)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b08e      	sub	sp, #56	@ 0x38
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
    float32_t vref;
    if (
        arm_sqrt_f32(
            motor->svgendq.Ualpha * motor->svgendq.Ualpha + motor->svgendq.Ubeta * motor->svgendq.Ubeta,
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	ed93 7a5f 	vldr	s14, [r3, #380]	@ 0x17c
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	edd3 7a5f 	vldr	s15, [r3, #380]	@ 0x17c
 80024b0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	edd3 6a60 	vldr	s13, [r3, #384]	@ 0x180
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	edd3 7a60 	vldr	s15, [r3, #384]	@ 0x180
 80024c0:	ee66 7aa7 	vmul.f32	s15, s13, s15
        arm_sqrt_f32(
 80024c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024c8:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
 80024cc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80024d0:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE arm_status arm_sqrt_f32(
  float32_t in,
  float32_t * pOut)
  {
    if (in >= 0.0f)
 80024d2:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80024d6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80024da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024de:	db0a      	blt.n	80024f6 <vec_ctrl_svpwm+0x5a>
  #else
      *pOut = sqrtf(in);
  #endif

#else
      *pOut = sqrtf(in);
 80024e0:	ed97 0a0b 	vldr	s0, [r7, #44]	@ 0x2c
 80024e4:	f00a f9de 	bl	800c8a4 <sqrtf>
 80024e8:	eef0 7a40 	vmov.f32	s15, s0
 80024ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024ee:	edc3 7a00 	vstr	s15, [r3]
#endif

      return (ARM_MATH_SUCCESS);
 80024f2:	2300      	movs	r3, #0
 80024f4:	e005      	b.n	8002502 <vec_ctrl_svpwm+0x66>
    }
    else
    {
      *pOut = 0.0f;
 80024f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024f8:	f04f 0200 	mov.w	r2, #0
 80024fc:	601a      	str	r2, [r3, #0]
      return (ARM_MATH_ARGUMENT_ERROR);
 80024fe:	f04f 33ff 	mov.w	r3, #4294967295
    if (
 8002502:	2b00      	cmp	r3, #0
 8002504:	d001      	beq.n	800250a <vec_ctrl_svpwm+0x6e>
            &vref
        ) != ARM_MATH_SUCCESS
    ) while (1) {};
 8002506:	bf00      	nop
 8002508:	e7fd      	b.n	8002506 <vec_ctrl_svpwm+0x6a>
    float32_t theta = var_wrap_pos(motor->elec_theta_rad, PI_DIV_3);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	edd3 7a29 	vldr	s15, [r3, #164]	@ 0xa4
 8002510:	eddf 0a8a 	vldr	s1, [pc, #552]	@ 800273c <vec_ctrl_svpwm+0x2a0>
 8002514:	eeb0 0a67 	vmov.f32	s0, s15
 8002518:	f7ff fb2b 	bl	8001b72 <var_wrap_pos>
 800251c:	ed87 0a0d 	vstr	s0, [r7, #52]	@ 0x34
    // T1:  sector(sin(/3))
    // T2:  sector(sin())
    float32_t T1, T2;
    RESULT_CHECK_HANDLE(trigo_sin_cosf(PI_DIV_3 - theta, &T1, NULL));
 8002520:	ed9f 7a86 	vldr	s14, [pc, #536]	@ 800273c <vec_ctrl_svpwm+0x2a0>
 8002524:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8002528:	ee77 7a67 	vsub.f32	s15, s14, s15
 800252c:	f107 0314 	add.w	r3, r7, #20
 8002530:	f107 0120 	add.w	r1, r7, #32
 8002534:	2200      	movs	r2, #0
 8002536:	eeb0 0a67 	vmov.f32	s0, s15
 800253a:	4618      	mov	r0, r3
 800253c:	f000 fea0 	bl	8003280 <trigo_sin_cosf>
 8002540:	7d3b      	ldrb	r3, [r7, #20]
 8002542:	f083 0301 	eor.w	r3, r3, #1
 8002546:	b2db      	uxtb	r3, r3
 8002548:	2b00      	cmp	r3, #0
 800254a:	d005      	beq.n	8002558 <vec_ctrl_svpwm+0xbc>
 800254c:	f997 2018 	ldrsb.w	r2, [r7, #24]
 8002550:	4b7b      	ldr	r3, [pc, #492]	@ (8002740 <vec_ctrl_svpwm+0x2a4>)
 8002552:	701a      	strb	r2, [r3, #0]
 8002554:	bf00      	nop
 8002556:	e7fd      	b.n	8002554 <vec_ctrl_svpwm+0xb8>
    RESULT_CHECK_HANDLE(trigo_sin_cosf(theta, &T2, NULL));
 8002558:	f107 030c 	add.w	r3, r7, #12
 800255c:	f107 011c 	add.w	r1, r7, #28
 8002560:	2200      	movs	r2, #0
 8002562:	ed97 0a0d 	vldr	s0, [r7, #52]	@ 0x34
 8002566:	4618      	mov	r0, r3
 8002568:	f000 fe8a 	bl	8003280 <trigo_sin_cosf>
 800256c:	7b3b      	ldrb	r3, [r7, #12]
 800256e:	f083 0301 	eor.w	r3, r3, #1
 8002572:	b2db      	uxtb	r3, r3
 8002574:	2b00      	cmp	r3, #0
 8002576:	d005      	beq.n	8002584 <vec_ctrl_svpwm+0xe8>
 8002578:	f997 2010 	ldrsb.w	r2, [r7, #16]
 800257c:	4b70      	ldr	r3, [pc, #448]	@ (8002740 <vec_ctrl_svpwm+0x2a4>)
 800257e:	701a      	strb	r2, [r3, #0]
 8002580:	bf00      	nop
 8002582:	e7fd      	b.n	8002580 <vec_ctrl_svpwm+0xe4>
    T1 *= vref;
 8002584:	ed97 7a08 	vldr	s14, [r7, #32]
 8002588:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800258c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002590:	edc7 7a08 	vstr	s15, [r7, #32]
    T2 *= vref;
 8002594:	ed97 7a07 	vldr	s14, [r7, #28]
 8002598:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800259c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025a0:	edc7 7a07 	vstr	s15, [r7, #28]
    // T0div2:  PWM 
    float32_t T0div2 = (1.0f - (T1 + T2)) * 0.5f;
 80025a4:	ed97 7a08 	vldr	s14, [r7, #32]
 80025a8:	edd7 7a07 	vldr	s15, [r7, #28]
 80025ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 80025b0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80025b4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025b8:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80025bc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80025c0:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    switch (motor->svgendq.Sector)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	f8b3 3190 	ldrh.w	r3, [r3, #400]	@ 0x190
 80025ca:	3b01      	subs	r3, #1
 80025cc:	2b05      	cmp	r3, #5
 80025ce:	f200 80b1 	bhi.w	8002734 <vec_ctrl_svpwm+0x298>
 80025d2:	a201      	add	r2, pc, #4	@ (adr r2, 80025d8 <vec_ctrl_svpwm+0x13c>)
 80025d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025d8:	08002693 	.word	0x08002693
 80025dc:	08002627 	.word	0x08002627
 80025e0:	0800265d 	.word	0x0800265d
 80025e4:	080026ff 	.word	0x080026ff
 80025e8:	080026c9 	.word	0x080026c9
 80025ec:	080025f1 	.word	0x080025f1
    {
        case 6:
        {
            motor->pwm_duty_u = T0div2 + T1 + T2;
 80025f0:	ed97 7a08 	vldr	s14, [r7, #32]
 80025f4:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80025f8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80025fc:	edd7 7a07 	vldr	s15, [r7, #28]
 8002600:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	edc3 7a66 	vstr	s15, [r3, #408]	@ 0x198
            motor->pwm_duty_v = T0div2 + T2;
 800260a:	ed97 7a07 	vldr	s14, [r7, #28]
 800260e:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002612:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	edc3 7a67 	vstr	s15, [r3, #412]	@ 0x19c
            motor->pwm_duty_w = T0div2;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002620:	f8c3 21a0 	str.w	r2, [r3, #416]	@ 0x1a0
            break;
 8002624:	e086      	b.n	8002734 <vec_ctrl_svpwm+0x298>
        }
        case 2:
        {
            motor->pwm_duty_u = T0div2 + T1;
 8002626:	ed97 7a08 	vldr	s14, [r7, #32]
 800262a:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800262e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	edc3 7a66 	vstr	s15, [r3, #408]	@ 0x198
            motor->pwm_duty_v = T0div2 + T1 + T2;
 8002638:	ed97 7a08 	vldr	s14, [r7, #32]
 800263c:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002640:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002644:	edd7 7a07 	vldr	s15, [r7, #28]
 8002648:	ee77 7a27 	vadd.f32	s15, s14, s15
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	edc3 7a67 	vstr	s15, [r3, #412]	@ 0x19c
            motor->pwm_duty_w = T0div2;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002656:	f8c3 21a0 	str.w	r2, [r3, #416]	@ 0x1a0
            break;
 800265a:	e06b      	b.n	8002734 <vec_ctrl_svpwm+0x298>
        }
        case 3:
        {
            motor->pwm_duty_u = T0div2;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002660:	f8c3 2198 	str.w	r2, [r3, #408]	@ 0x198
            motor->pwm_duty_v = T0div2 + T1 + T2;
 8002664:	ed97 7a08 	vldr	s14, [r7, #32]
 8002668:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800266c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002670:	edd7 7a07 	vldr	s15, [r7, #28]
 8002674:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	edc3 7a67 	vstr	s15, [r3, #412]	@ 0x19c
            motor->pwm_duty_w = T0div2 + T2;
 800267e:	ed97 7a07 	vldr	s14, [r7, #28]
 8002682:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002686:	ee77 7a27 	vadd.f32	s15, s14, s15
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	edc3 7a68 	vstr	s15, [r3, #416]	@ 0x1a0
            break;
 8002690:	e050      	b.n	8002734 <vec_ctrl_svpwm+0x298>
        }
        case 1:
        {
            motor->pwm_duty_u = T0div2;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002696:	f8c3 2198 	str.w	r2, [r3, #408]	@ 0x198
            motor->pwm_duty_v = T0div2 + T1;
 800269a:	ed97 7a08 	vldr	s14, [r7, #32]
 800269e:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80026a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	edc3 7a67 	vstr	s15, [r3, #412]	@ 0x19c
            motor->pwm_duty_w = T0div2 + T1 + T2;
 80026ac:	ed97 7a08 	vldr	s14, [r7, #32]
 80026b0:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80026b4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80026b8:	edd7 7a07 	vldr	s15, [r7, #28]
 80026bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	edc3 7a68 	vstr	s15, [r3, #416]	@ 0x1a0
            break;
 80026c6:	e035      	b.n	8002734 <vec_ctrl_svpwm+0x298>
        }
        case 5:
        {
            motor->pwm_duty_u = T0div2 + T2;
 80026c8:	ed97 7a07 	vldr	s14, [r7, #28]
 80026cc:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80026d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	edc3 7a66 	vstr	s15, [r3, #408]	@ 0x198
            motor->pwm_duty_v = T0div2;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80026de:	f8c3 219c 	str.w	r2, [r3, #412]	@ 0x19c
            motor->pwm_duty_w = T0div2 + T1 + T2;
 80026e2:	ed97 7a08 	vldr	s14, [r7, #32]
 80026e6:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80026ea:	ee37 7a27 	vadd.f32	s14, s14, s15
 80026ee:	edd7 7a07 	vldr	s15, [r7, #28]
 80026f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	edc3 7a68 	vstr	s15, [r3, #416]	@ 0x1a0
            break;
 80026fc:	e01a      	b.n	8002734 <vec_ctrl_svpwm+0x298>
        }
        case 4:
        {
            motor->pwm_duty_u = T0div2 + T1 + T2;
 80026fe:	ed97 7a08 	vldr	s14, [r7, #32]
 8002702:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002706:	ee37 7a27 	vadd.f32	s14, s14, s15
 800270a:	edd7 7a07 	vldr	s15, [r7, #28]
 800270e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	edc3 7a66 	vstr	s15, [r3, #408]	@ 0x198
            motor->pwm_duty_v = T0div2;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800271c:	f8c3 219c 	str.w	r2, [r3, #412]	@ 0x19c
            motor->pwm_duty_w = T0div2 + T1;
 8002720:	ed97 7a08 	vldr	s14, [r7, #32]
 8002724:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002728:	ee77 7a27 	vadd.f32	s15, s14, s15
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	edc3 7a68 	vstr	s15, [r3, #416]	@ 0x1a0
            break;
 8002732:	bf00      	nop
        }
    }
}
 8002734:	bf00      	nop
 8002736:	3738      	adds	r7, #56	@ 0x38
 8002738:	46bd      	mov	sp, r7
 800273a:	bd80      	pop	{r7, pc}
 800273c:	3f860a92 	.word	0x3f860a92
 8002740:	2000092c 	.word	0x2000092c

08002744 <vec_ctrl_pwm>:

inline void vec_ctrl_pwm(MotorParameter *motor)
{
 8002744:	b480      	push	{r7}
 8002746:	b083      	sub	sp, #12
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
    // motor->pwm_duty_u = var_clampf(motor->pwm_duty_u, 0.0f, 0.98f);
    // motor->pwm_duty_v = var_clampf(motor->pwm_duty_v, 0.0f, 0.98f);
    // motor->pwm_duty_w = var_clampf(motor->pwm_duty_w, 0.0f, 0.98f);
    __HAL_TIM_SET_COMPARE(motor->const_h.PWM_htimx, motor->const_h.PWM_TIM_CHANNEL_x[0], (uint32_t)((float32_t)TIM1_ARR * motor->pwm_duty_u));
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	699b      	ldr	r3, [r3, #24]
 8002750:	2b00      	cmp	r3, #0
 8002752:	d10f      	bne.n	8002774 <vec_ctrl_pwm+0x30>
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	edd3 7a66 	vldr	s15, [r3, #408]	@ 0x198
 800275a:	ed9f 7aac 	vldr	s14, [pc, #688]	@ 8002a0c <vec_ctrl_pwm+0x2c8>
 800275e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	695b      	ldr	r3, [r3, #20]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800276c:	ee17 2a90 	vmov	r2, s15
 8002770:	635a      	str	r2, [r3, #52]	@ 0x34
 8002772:	e05e      	b.n	8002832 <vec_ctrl_pwm+0xee>
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	699b      	ldr	r3, [r3, #24]
 8002778:	2b04      	cmp	r3, #4
 800277a:	d10f      	bne.n	800279c <vec_ctrl_pwm+0x58>
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	edd3 7a66 	vldr	s15, [r3, #408]	@ 0x198
 8002782:	ed9f 7aa2 	vldr	s14, [pc, #648]	@ 8002a0c <vec_ctrl_pwm+0x2c8>
 8002786:	ee67 7a87 	vmul.f32	s15, s15, s14
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	695b      	ldr	r3, [r3, #20]
 800278e:	681a      	ldr	r2, [r3, #0]
 8002790:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002794:	ee17 3a90 	vmov	r3, s15
 8002798:	6393      	str	r3, [r2, #56]	@ 0x38
 800279a:	e04a      	b.n	8002832 <vec_ctrl_pwm+0xee>
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	699b      	ldr	r3, [r3, #24]
 80027a0:	2b08      	cmp	r3, #8
 80027a2:	d10f      	bne.n	80027c4 <vec_ctrl_pwm+0x80>
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	edd3 7a66 	vldr	s15, [r3, #408]	@ 0x198
 80027aa:	ed9f 7a98 	vldr	s14, [pc, #608]	@ 8002a0c <vec_ctrl_pwm+0x2c8>
 80027ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	695b      	ldr	r3, [r3, #20]
 80027b6:	681a      	ldr	r2, [r3, #0]
 80027b8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80027bc:	ee17 3a90 	vmov	r3, s15
 80027c0:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80027c2:	e036      	b.n	8002832 <vec_ctrl_pwm+0xee>
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	699b      	ldr	r3, [r3, #24]
 80027c8:	2b0c      	cmp	r3, #12
 80027ca:	d10f      	bne.n	80027ec <vec_ctrl_pwm+0xa8>
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	edd3 7a66 	vldr	s15, [r3, #408]	@ 0x198
 80027d2:	ed9f 7a8e 	vldr	s14, [pc, #568]	@ 8002a0c <vec_ctrl_pwm+0x2c8>
 80027d6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	695b      	ldr	r3, [r3, #20]
 80027de:	681a      	ldr	r2, [r3, #0]
 80027e0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80027e4:	ee17 3a90 	vmov	r3, s15
 80027e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80027ea:	e022      	b.n	8002832 <vec_ctrl_pwm+0xee>
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	699b      	ldr	r3, [r3, #24]
 80027f0:	2b10      	cmp	r3, #16
 80027f2:	d10f      	bne.n	8002814 <vec_ctrl_pwm+0xd0>
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	edd3 7a66 	vldr	s15, [r3, #408]	@ 0x198
 80027fa:	ed9f 7a84 	vldr	s14, [pc, #528]	@ 8002a0c <vec_ctrl_pwm+0x2c8>
 80027fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	695b      	ldr	r3, [r3, #20]
 8002806:	681a      	ldr	r2, [r3, #0]
 8002808:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800280c:	ee17 3a90 	vmov	r3, s15
 8002810:	6493      	str	r3, [r2, #72]	@ 0x48
 8002812:	e00e      	b.n	8002832 <vec_ctrl_pwm+0xee>
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	edd3 7a66 	vldr	s15, [r3, #408]	@ 0x198
 800281a:	ed9f 7a7c 	vldr	s14, [pc, #496]	@ 8002a0c <vec_ctrl_pwm+0x2c8>
 800281e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	695b      	ldr	r3, [r3, #20]
 8002826:	681a      	ldr	r2, [r3, #0]
 8002828:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800282c:	ee17 3a90 	vmov	r3, s15
 8002830:	64d3      	str	r3, [r2, #76]	@ 0x4c
    __HAL_TIM_SET_COMPARE(motor->const_h.PWM_htimx, motor->const_h.PWM_TIM_CHANNEL_x[1], (uint32_t)((float32_t)TIM1_ARR * motor->pwm_duty_v));
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	69db      	ldr	r3, [r3, #28]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d10f      	bne.n	800285a <vec_ctrl_pwm+0x116>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	edd3 7a67 	vldr	s15, [r3, #412]	@ 0x19c
 8002840:	ed9f 7a72 	vldr	s14, [pc, #456]	@ 8002a0c <vec_ctrl_pwm+0x2c8>
 8002844:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	695b      	ldr	r3, [r3, #20]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002852:	ee17 2a90 	vmov	r2, s15
 8002856:	635a      	str	r2, [r3, #52]	@ 0x34
 8002858:	e05e      	b.n	8002918 <vec_ctrl_pwm+0x1d4>
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	69db      	ldr	r3, [r3, #28]
 800285e:	2b04      	cmp	r3, #4
 8002860:	d10f      	bne.n	8002882 <vec_ctrl_pwm+0x13e>
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	edd3 7a67 	vldr	s15, [r3, #412]	@ 0x19c
 8002868:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8002a0c <vec_ctrl_pwm+0x2c8>
 800286c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	695b      	ldr	r3, [r3, #20]
 8002874:	681a      	ldr	r2, [r3, #0]
 8002876:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800287a:	ee17 3a90 	vmov	r3, s15
 800287e:	6393      	str	r3, [r2, #56]	@ 0x38
 8002880:	e04a      	b.n	8002918 <vec_ctrl_pwm+0x1d4>
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	69db      	ldr	r3, [r3, #28]
 8002886:	2b08      	cmp	r3, #8
 8002888:	d10f      	bne.n	80028aa <vec_ctrl_pwm+0x166>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	edd3 7a67 	vldr	s15, [r3, #412]	@ 0x19c
 8002890:	ed9f 7a5e 	vldr	s14, [pc, #376]	@ 8002a0c <vec_ctrl_pwm+0x2c8>
 8002894:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	695b      	ldr	r3, [r3, #20]
 800289c:	681a      	ldr	r2, [r3, #0]
 800289e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80028a2:	ee17 3a90 	vmov	r3, s15
 80028a6:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80028a8:	e036      	b.n	8002918 <vec_ctrl_pwm+0x1d4>
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	69db      	ldr	r3, [r3, #28]
 80028ae:	2b0c      	cmp	r3, #12
 80028b0:	d10f      	bne.n	80028d2 <vec_ctrl_pwm+0x18e>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	edd3 7a67 	vldr	s15, [r3, #412]	@ 0x19c
 80028b8:	ed9f 7a54 	vldr	s14, [pc, #336]	@ 8002a0c <vec_ctrl_pwm+0x2c8>
 80028bc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	695b      	ldr	r3, [r3, #20]
 80028c4:	681a      	ldr	r2, [r3, #0]
 80028c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80028ca:	ee17 3a90 	vmov	r3, s15
 80028ce:	6413      	str	r3, [r2, #64]	@ 0x40
 80028d0:	e022      	b.n	8002918 <vec_ctrl_pwm+0x1d4>
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	69db      	ldr	r3, [r3, #28]
 80028d6:	2b10      	cmp	r3, #16
 80028d8:	d10f      	bne.n	80028fa <vec_ctrl_pwm+0x1b6>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	edd3 7a67 	vldr	s15, [r3, #412]	@ 0x19c
 80028e0:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 8002a0c <vec_ctrl_pwm+0x2c8>
 80028e4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	695b      	ldr	r3, [r3, #20]
 80028ec:	681a      	ldr	r2, [r3, #0]
 80028ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80028f2:	ee17 3a90 	vmov	r3, s15
 80028f6:	6493      	str	r3, [r2, #72]	@ 0x48
 80028f8:	e00e      	b.n	8002918 <vec_ctrl_pwm+0x1d4>
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	edd3 7a67 	vldr	s15, [r3, #412]	@ 0x19c
 8002900:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 8002a0c <vec_ctrl_pwm+0x2c8>
 8002904:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	695b      	ldr	r3, [r3, #20]
 800290c:	681a      	ldr	r2, [r3, #0]
 800290e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002912:	ee17 3a90 	vmov	r3, s15
 8002916:	64d3      	str	r3, [r2, #76]	@ 0x4c
    __HAL_TIM_SET_COMPARE(motor->const_h.PWM_htimx, motor->const_h.PWM_TIM_CHANNEL_x[2], (uint32_t)((float32_t)TIM1_ARR * motor->pwm_duty_w));
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6a1b      	ldr	r3, [r3, #32]
 800291c:	2b00      	cmp	r3, #0
 800291e:	d10f      	bne.n	8002940 <vec_ctrl_pwm+0x1fc>
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	edd3 7a68 	vldr	s15, [r3, #416]	@ 0x1a0
 8002926:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 8002a0c <vec_ctrl_pwm+0x2c8>
 800292a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	695b      	ldr	r3, [r3, #20]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002938:	ee17 2a90 	vmov	r2, s15
 800293c:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800293e:	e05e      	b.n	80029fe <vec_ctrl_pwm+0x2ba>
    __HAL_TIM_SET_COMPARE(motor->const_h.PWM_htimx, motor->const_h.PWM_TIM_CHANNEL_x[2], (uint32_t)((float32_t)TIM1_ARR * motor->pwm_duty_w));
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6a1b      	ldr	r3, [r3, #32]
 8002944:	2b04      	cmp	r3, #4
 8002946:	d10f      	bne.n	8002968 <vec_ctrl_pwm+0x224>
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	edd3 7a68 	vldr	s15, [r3, #416]	@ 0x1a0
 800294e:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8002a0c <vec_ctrl_pwm+0x2c8>
 8002952:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	695b      	ldr	r3, [r3, #20]
 800295a:	681a      	ldr	r2, [r3, #0]
 800295c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002960:	ee17 3a90 	vmov	r3, s15
 8002964:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8002966:	e04a      	b.n	80029fe <vec_ctrl_pwm+0x2ba>
    __HAL_TIM_SET_COMPARE(motor->const_h.PWM_htimx, motor->const_h.PWM_TIM_CHANNEL_x[2], (uint32_t)((float32_t)TIM1_ARR * motor->pwm_duty_w));
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6a1b      	ldr	r3, [r3, #32]
 800296c:	2b08      	cmp	r3, #8
 800296e:	d10f      	bne.n	8002990 <vec_ctrl_pwm+0x24c>
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	edd3 7a68 	vldr	s15, [r3, #416]	@ 0x1a0
 8002976:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8002a0c <vec_ctrl_pwm+0x2c8>
 800297a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	695b      	ldr	r3, [r3, #20]
 8002982:	681a      	ldr	r2, [r3, #0]
 8002984:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002988:	ee17 3a90 	vmov	r3, s15
 800298c:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 800298e:	e036      	b.n	80029fe <vec_ctrl_pwm+0x2ba>
    __HAL_TIM_SET_COMPARE(motor->const_h.PWM_htimx, motor->const_h.PWM_TIM_CHANNEL_x[2], (uint32_t)((float32_t)TIM1_ARR * motor->pwm_duty_w));
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6a1b      	ldr	r3, [r3, #32]
 8002994:	2b0c      	cmp	r3, #12
 8002996:	d10f      	bne.n	80029b8 <vec_ctrl_pwm+0x274>
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	edd3 7a68 	vldr	s15, [r3, #416]	@ 0x1a0
 800299e:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8002a0c <vec_ctrl_pwm+0x2c8>
 80029a2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	695b      	ldr	r3, [r3, #20]
 80029aa:	681a      	ldr	r2, [r3, #0]
 80029ac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80029b0:	ee17 3a90 	vmov	r3, s15
 80029b4:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80029b6:	e022      	b.n	80029fe <vec_ctrl_pwm+0x2ba>
    __HAL_TIM_SET_COMPARE(motor->const_h.PWM_htimx, motor->const_h.PWM_TIM_CHANNEL_x[2], (uint32_t)((float32_t)TIM1_ARR * motor->pwm_duty_w));
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6a1b      	ldr	r3, [r3, #32]
 80029bc:	2b10      	cmp	r3, #16
 80029be:	d10f      	bne.n	80029e0 <vec_ctrl_pwm+0x29c>
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	edd3 7a68 	vldr	s15, [r3, #416]	@ 0x1a0
 80029c6:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8002a0c <vec_ctrl_pwm+0x2c8>
 80029ca:	ee67 7a87 	vmul.f32	s15, s15, s14
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	695b      	ldr	r3, [r3, #20]
 80029d2:	681a      	ldr	r2, [r3, #0]
 80029d4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80029d8:	ee17 3a90 	vmov	r3, s15
 80029dc:	6493      	str	r3, [r2, #72]	@ 0x48
}
 80029de:	e00e      	b.n	80029fe <vec_ctrl_pwm+0x2ba>
    __HAL_TIM_SET_COMPARE(motor->const_h.PWM_htimx, motor->const_h.PWM_TIM_CHANNEL_x[2], (uint32_t)((float32_t)TIM1_ARR * motor->pwm_duty_w));
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	edd3 7a68 	vldr	s15, [r3, #416]	@ 0x1a0
 80029e6:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8002a0c <vec_ctrl_pwm+0x2c8>
 80029ea:	ee67 7a87 	vmul.f32	s15, s15, s14
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	695b      	ldr	r3, [r3, #20]
 80029f2:	681a      	ldr	r2, [r3, #0]
 80029f4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80029f8:	ee17 3a90 	vmov	r3, s15
 80029fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 80029fe:	bf00      	nop
 8002a00:	370c      	adds	r7, #12
 8002a02:	46bd      	mov	sp, r7
 8002a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a08:	4770      	bx	lr
 8002a0a:	bf00      	nop
 8002a0c:	43fa0000 	.word	0x43fa0000

08002a10 <motor_hall_exti>:
#include "motor/ctrl_foc.h"
#include "analog/adc1/main.h"
#include "motor/trigonometric.h"

void motor_hall_exti(MotorParameter *motor)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b084      	sub	sp, #16
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
    // hall update
    uint8_t hall_last = motor->exti_hall_curt;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	f893 30b7 	ldrb.w	r3, [r3, #183]	@ 0xb7
 8002a1e:	73bb      	strb	r3, [r7, #14]
    uint8_t hall_current =
          ((motor->const_h.Hall_GPIOx[0]->IDR & motor->const_h.Hall_GPIO_Pin_x[0]) ? 4U : 0U)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	691b      	ldr	r3, [r3, #16]
 8002a26:	687a      	ldr	r2, [r7, #4]
 8002a28:	8992      	ldrh	r2, [r2, #12]
 8002a2a:	4013      	ands	r3, r2
        | ((motor->const_h.Hall_GPIOx[1]->IDR & motor->const_h.Hall_GPIO_Pin_x[1]) ? 2U : 0U)
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d001      	beq.n	8002a34 <motor_hall_exti+0x24>
 8002a30:	2204      	movs	r2, #4
 8002a32:	e000      	b.n	8002a36 <motor_hall_exti+0x26>
 8002a34:	2200      	movs	r2, #0
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	685b      	ldr	r3, [r3, #4]
 8002a3a:	691b      	ldr	r3, [r3, #16]
 8002a3c:	6879      	ldr	r1, [r7, #4]
 8002a3e:	89c9      	ldrh	r1, [r1, #14]
 8002a40:	400b      	ands	r3, r1
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d001      	beq.n	8002a4a <motor_hall_exti+0x3a>
 8002a46:	2302      	movs	r3, #2
 8002a48:	e000      	b.n	8002a4c <motor_hall_exti+0x3c>
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	4313      	orrs	r3, r2
 8002a4e:	b2db      	uxtb	r3, r3
        | ((motor->const_h.Hall_GPIOx[2]->IDR & motor->const_h.Hall_GPIO_Pin_x[2]) ? 1U : 0U);
 8002a50:	687a      	ldr	r2, [r7, #4]
 8002a52:	6892      	ldr	r2, [r2, #8]
 8002a54:	6912      	ldr	r2, [r2, #16]
 8002a56:	6879      	ldr	r1, [r7, #4]
 8002a58:	8a09      	ldrh	r1, [r1, #16]
 8002a5a:	400a      	ands	r2, r1
 8002a5c:	2a00      	cmp	r2, #0
 8002a5e:	d001      	beq.n	8002a64 <motor_hall_exti+0x54>
 8002a60:	2201      	movs	r2, #1
 8002a62:	e000      	b.n	8002a66 <motor_hall_exti+0x56>
 8002a64:	2200      	movs	r2, #0
    uint8_t hall_current =
 8002a66:	4313      	orrs	r3, r2
 8002a68:	737b      	strb	r3, [r7, #13]
    motor->exti_hall_last = hall_last;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	7bba      	ldrb	r2, [r7, #14]
 8002a6e:	f883 20b6 	strb.w	r2, [r3, #182]	@ 0xb6
    motor->exti_hall_curt = hall_current;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	7b7a      	ldrb	r2, [r7, #13]
 8002a76:	f883 20b7 	strb.w	r2, [r3, #183]	@ 0xb7
    if (hall_current == 0 || hall_current == 7) 
 8002a7a:	7b7b      	ldrb	r3, [r7, #13]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d002      	beq.n	8002a86 <motor_hall_exti+0x76>
 8002a80:	7b7b      	ldrb	r3, [r7, #13]
 8002a82:	2b07      	cmp	r3, #7
 8002a84:	d12c      	bne.n	8002ae0 <motor_hall_exti+0xd0>
    {
        uint8_t i;
        for (i = 0; i < 3; i++)
 8002a86:	2300      	movs	r3, #0
 8002a88:	73fb      	strb	r3, [r7, #15]
 8002a8a:	e025      	b.n	8002ad8 <motor_hall_exti+0xc8>
        {
            HAL_TIM_PWM_Stop(motor->const_h.PWM_htimx, motor->const_h.PWM_TIM_CHANNEL_x[i]);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6958      	ldr	r0, [r3, #20]
 8002a90:	7bfa      	ldrb	r2, [r7, #15]
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	3206      	adds	r2, #6
 8002a96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a9a:	4619      	mov	r1, r3
 8002a9c:	f004 ff92 	bl	80079c4 <HAL_TIM_PWM_Stop>
            HAL_TIMEx_PWMN_Stop(motor->const_h.PWM_htimx, motor->const_h.PWM_TIM_CHANNEL_x[i]);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6958      	ldr	r0, [r3, #20]
 8002aa4:	7bfa      	ldrb	r2, [r7, #15]
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	3206      	adds	r2, #6
 8002aaa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002aae:	4619      	mov	r1, r3
 8002ab0:	f005 ff90 	bl	80089d4 <HAL_TIMEx_PWMN_Stop>
            HAL_GPIO_WritePin(motor->const_h.Coil_GPIOx[i], motor->const_h.Coil_GPIO_Pin_x[i],  GPIO_PIN_RESET);
 8002ab4:	7bfb      	ldrb	r3, [r7, #15]
 8002ab6:	687a      	ldr	r2, [r7, #4]
 8002ab8:	3308      	adds	r3, #8
 8002aba:	009b      	lsls	r3, r3, #2
 8002abc:	4413      	add	r3, r2
 8002abe:	6858      	ldr	r0, [r3, #4]
 8002ac0:	7bfa      	ldrb	r2, [r7, #15]
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	3218      	adds	r2, #24
 8002ac6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002aca:	2200      	movs	r2, #0
 8002acc:	4619      	mov	r1, r3
 8002ace:	f003 fc69 	bl	80063a4 <HAL_GPIO_WritePin>
        for (i = 0; i < 3; i++)
 8002ad2:	7bfb      	ldrb	r3, [r7, #15]
 8002ad4:	3301      	adds	r3, #1
 8002ad6:	73fb      	strb	r3, [r7, #15]
 8002ad8:	7bfb      	ldrb	r3, [r7, #15]
 8002ada:	2b02      	cmp	r3, #2
 8002adc:	d9d6      	bls.n	8002a8c <motor_hall_exti+0x7c>
        }
        return;
 8002ade:	e0a8      	b.n	8002c32 <motor_hall_exti+0x222>
    }
    vec_ctrl_hall_angle_trf(motor);
 8002ae0:	6878      	ldr	r0, [r7, #4]
 8002ae2:	f7ff fadf 	bl	80020a4 <vec_ctrl_hall_angle_trf>
    // rpm calculate
    motor->exti_hall_acc++;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	f893 30b0 	ldrb.w	r3, [r3, #176]	@ 0xb0
 8002aec:	b2db      	uxtb	r3, r3
 8002aee:	3301      	adds	r3, #1
 8002af0:	b2da      	uxtb	r2, r3
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	f883 20b0 	strb.w	r2, [r3, #176]	@ 0xb0
    if (motor->exti_hall_acc >= 6)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	f893 30b0 	ldrb.w	r3, [r3, #176]	@ 0xb0
 8002afe:	b2db      	uxtb	r3, r3
 8002b00:	2b05      	cmp	r3, #5
 8002b02:	d934      	bls.n	8002b6e <motor_hall_exti+0x15e>
    {
        motor->exti_hall_acc = 0;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2200      	movs	r2, #0
 8002b08:	f883 20b0 	strb.w	r2, [r3, #176]	@ 0xb0
        uint32_t htim_cnt = __HAL_TIM_GET_COUNTER(motor->const_h.SPD_htimx);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b14:	60bb      	str	r3, [r7, #8]
        __HAL_TIM_SET_COUNTER(motor->const_h.SPD_htimx, 0);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	625a      	str	r2, [r3, #36]	@ 0x24
        if (htim_cnt == 0)
 8002b20:	68bb      	ldr	r3, [r7, #8]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d109      	bne.n	8002b3a <motor_hall_exti+0x12a>
        {
            motor->pi_speed.Fbk = 0.0f;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	f04f 0200 	mov.w	r2, #0
 8002b2c:	66da      	str	r2, [r3, #108]	@ 0x6c
            motor->foc_angle_itpl = 0;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	f04f 0200 	mov.w	r2, #0
 8002b34:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 8002b38:	e019      	b.n	8002b6e <motor_hall_exti+0x15e>
        }
        else
        {
            motor->pi_speed.Fbk = motor->tfm_rpm_fbk / (float32_t)htim_cnt;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	edd3 6a16 	vldr	s13, [r3, #88]	@ 0x58
 8002b40:	68bb      	ldr	r3, [r7, #8]
 8002b42:	ee07 3a90 	vmov	s15, r3
 8002b46:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002b4a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	edc3 7a1b 	vstr	s15, [r3, #108]	@ 0x6c
            motor->foc_angle_itpl = motor->tfm_foc_it_angle_itpl / (float32_t)htim_cnt;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	edd3 6a17 	vldr	s13, [r3, #92]	@ 0x5c
 8002b5a:	68bb      	ldr	r3, [r7, #8]
 8002b5c:	ee07 3a90 	vmov	s15, r3
 8002b60:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002b64:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	edc3 7a2a 	vstr	s15, [r3, #168]	@ 0xa8
        }
    }
    // ccw clw check
    if (
           motor->exti_hall_curt == hall_seq_ccw[motor->exti_hall_last]
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	f893 30b7 	ldrb.w	r3, [r3, #183]	@ 0xb7
 8002b74:	b2da      	uxtb	r2, r3
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	f893 30b6 	ldrb.w	r3, [r3, #182]	@ 0xb6
 8002b7c:	4619      	mov	r1, r3
 8002b7e:	4b2e      	ldr	r3, [pc, #184]	@ (8002c38 <motor_hall_exti+0x228>)
 8002b80:	5c5b      	ldrb	r3, [r3, r1]
    if (
 8002b82:	429a      	cmp	r2, r3
 8002b84:	d004      	beq.n	8002b90 <motor_hall_exti+0x180>
        || motor->exti_hall_last == 0
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	f893 30b6 	ldrb.w	r3, [r3, #182]	@ 0xb6
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d10d      	bne.n	8002bac <motor_hall_exti+0x19c>
    ) {
        if (motor->pi_speed.Ref >= 0) motor->foc_angle_acc = 0.0f;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	edd3 7a1a 	vldr	s15, [r3, #104]	@ 0x68
 8002b96:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002b9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b9e:	db3e      	blt.n	8002c1e <motor_hall_exti+0x20e>
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	f04f 0200 	mov.w	r2, #0
 8002ba6:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
 8002baa:	e038      	b.n	8002c1e <motor_hall_exti+0x20e>
    }
    else if (motor->exti_hall_curt == hall_seq_clw[motor->exti_hall_last])
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	f893 30b7 	ldrb.w	r3, [r3, #183]	@ 0xb7
 8002bb2:	b2da      	uxtb	r2, r3
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	f893 30b6 	ldrb.w	r3, [r3, #182]	@ 0xb6
 8002bba:	4619      	mov	r1, r3
 8002bbc:	4b1f      	ldr	r3, [pc, #124]	@ (8002c3c <motor_hall_exti+0x22c>)
 8002bbe:	5c5b      	ldrb	r3, [r3, r1]
 8002bc0:	429a      	cmp	r2, r3
 8002bc2:	d123      	bne.n	8002c0c <motor_hall_exti+0x1fc>
    {
        if (motor->pi_speed.Ref < 0) motor->foc_angle_acc = 0.0f;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	edd3 7a1a 	vldr	s15, [r3, #104]	@ 0x68
 8002bca:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002bce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bd2:	d504      	bpl.n	8002bde <motor_hall_exti+0x1ce>
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	f04f 0200 	mov.w	r2, #0
 8002bda:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        if (motor->exti_hall_acc == 0)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	f893 30b0 	ldrb.w	r3, [r3, #176]	@ 0xb0
 8002be4:	b2db      	uxtb	r3, r3
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d119      	bne.n	8002c1e <motor_hall_exti+0x20e>
        {
            motor->pi_speed.Fbk *= -1;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	edd3 7a1b 	vldr	s15, [r3, #108]	@ 0x6c
 8002bf0:	eef1 7a67 	vneg.f32	s15, s15
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	edc3 7a1b 	vstr	s15, [r3, #108]	@ 0x6c
            motor->foc_angle_itpl *= -1;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	edd3 7a2a 	vldr	s15, [r3, #168]	@ 0xa8
 8002c00:	eef1 7a67 	vneg.f32	s15, s15
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	edc3 7a2a 	vstr	s15, [r3, #168]	@ 0xa8
 8002c0a:	e008      	b.n	8002c1e <motor_hall_exti+0x20e>
        }
    }
    else
    {
        motor->pi_speed.Fbk = 0.0f;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	f04f 0200 	mov.w	r2, #0
 8002c12:	66da      	str	r2, [r3, #108]	@ 0x6c
        motor->foc_angle_itpl = 0;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	f04f 0200 	mov.w	r2, #0
 8002c1a:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
    }
    // 
    #ifndef MOTOR_FOC_SPIN_DEBUG
    switch (motor->mode)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
 8002c24:	2b01      	cmp	r3, #1
 8002c26:	d803      	bhi.n	8002c30 <motor_hall_exti+0x220>
    {
        case MOTOR_CTRL_120:
        case MOTOR_CTRL_180:
        {
            motor_rot_deg(motor);
 8002c28:	6878      	ldr	r0, [r7, #4]
 8002c2a:	f7ff f8df 	bl	8001dec <motor_rot_deg>
            break;
 8002c2e:	e000      	b.n	8002c32 <motor_hall_exti+0x222>
        }
        default: break;
 8002c30:	bf00      	nop
        motor->tim_angle_acc = 0.0f;
    }
    RESULT_CHECK_RET_VOID(vec_ctrl_hall_angle_trf(motor));
    motor_rot_deg(motor);
    #endif
}
 8002c32:	3710      	adds	r7, #16
 8002c34:	46bd      	mov	sp, r7
 8002c36:	bd80      	pop	{r7, pc}
 8002c38:	0800c9bc 	.word	0x0800c9bc
 8002c3c:	0800c9c4 	.word	0x0800c9c4

08002c40 <motor_pwm_pulse>:
// }

uint32_t cycle[16] = {0};
#define CYCLE_CNT(id) ({cycle[id] = __HAL_TIM_GET_COUNTER(&htim3) - cycle[id-1];})
void motor_pwm_pulse(MotorParameter *motor)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b08a      	sub	sp, #40	@ 0x28
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
    RESULT_CHECK_RET_VOID(vec_ctrl_hall_angle_chk(motor));
 8002c48:	f107 0320 	add.w	r3, r7, #32
 8002c4c:	6879      	ldr	r1, [r7, #4]
 8002c4e:	4618      	mov	r0, r3
 8002c50:	f7ff fa40 	bl	80020d4 <vec_ctrl_hall_angle_chk>
 8002c54:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002c58:	f083 0301 	eor.w	r3, r3, #1
 8002c5c:	b2db      	uxtb	r3, r3
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d004      	beq.n	8002c6c <motor_pwm_pulse+0x2c>
 8002c62:	f997 2024 	ldrsb.w	r2, [r7, #36]	@ 0x24
 8002c66:	4b43      	ldr	r3, [pc, #268]	@ (8002d74 <motor_pwm_pulse+0x134>)
 8002c68:	701a      	strb	r2, [r3, #0]
 8002c6a:	e07f      	b.n	8002d6c <motor_pwm_pulse+0x12c>
    RESULT_CHECK_RET_VOID(adc_renew(motor->adc_a));
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	f8d3 20bc 	ldr.w	r2, [r3, #188]	@ 0xbc
 8002c72:	f107 0318 	add.w	r3, r7, #24
 8002c76:	4611      	mov	r1, r2
 8002c78:	4618      	mov	r0, r3
 8002c7a:	f7fe fc33 	bl	80014e4 <adc_renew>
 8002c7e:	7e3b      	ldrb	r3, [r7, #24]
 8002c80:	f083 0301 	eor.w	r3, r3, #1
 8002c84:	b2db      	uxtb	r3, r3
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d004      	beq.n	8002c94 <motor_pwm_pulse+0x54>
 8002c8a:	f997 201c 	ldrsb.w	r2, [r7, #28]
 8002c8e:	4b39      	ldr	r3, [pc, #228]	@ (8002d74 <motor_pwm_pulse+0x134>)
 8002c90:	701a      	strb	r2, [r3, #0]
 8002c92:	e06b      	b.n	8002d6c <motor_pwm_pulse+0x12c>
    RESULT_CHECK_RET_VOID(adc_renew(motor->adc_b));
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8002c9a:	f107 0310 	add.w	r3, r7, #16
 8002c9e:	4611      	mov	r1, r2
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	f7fe fc1f 	bl	80014e4 <adc_renew>
 8002ca6:	7c3b      	ldrb	r3, [r7, #16]
 8002ca8:	f083 0301 	eor.w	r3, r3, #1
 8002cac:	b2db      	uxtb	r3, r3
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d004      	beq.n	8002cbc <motor_pwm_pulse+0x7c>
 8002cb2:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8002cb6:	4b2f      	ldr	r3, [pc, #188]	@ (8002d74 <motor_pwm_pulse+0x134>)
 8002cb8:	701a      	strb	r2, [r3, #0]
 8002cba:	e057      	b.n	8002d6c <motor_pwm_pulse+0x12c>
    RESULT_CHECK_RET_VOID(adc_renew(motor->adc_c));
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 8002cc2:	f107 0308 	add.w	r3, r7, #8
 8002cc6:	4611      	mov	r1, r2
 8002cc8:	4618      	mov	r0, r3
 8002cca:	f7fe fc0b 	bl	80014e4 <adc_renew>
 8002cce:	7a3b      	ldrb	r3, [r7, #8]
 8002cd0:	f083 0301 	eor.w	r3, r3, #1
 8002cd4:	b2db      	uxtb	r3, r3
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d004      	beq.n	8002ce4 <motor_pwm_pulse+0xa4>
 8002cda:	f997 200c 	ldrsb.w	r2, [r7, #12]
 8002cde:	4b25      	ldr	r3, [pc, #148]	@ (8002d74 <motor_pwm_pulse+0x134>)
 8002ce0:	701a      	strb	r2, [r3, #0]
 8002ce2:	e043      	b.n	8002d6c <motor_pwm_pulse+0x12c>
    motor->tim_it_acc++;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	f8b3 30b2 	ldrh.w	r3, [r3, #178]	@ 0xb2
 8002cea:	3301      	adds	r3, #1
 8002cec:	b29a      	uxth	r2, r3
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	f8a3 20b2 	strh.w	r2, [r3, #178]	@ 0xb2
    if (motor->tim_it_acc >= 100)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	f8b3 30b2 	ldrh.w	r3, [r3, #178]	@ 0xb2
 8002cfa:	2b63      	cmp	r3, #99	@ 0x63
 8002cfc:	d91c      	bls.n	8002d38 <motor_pwm_pulse+0xf8>
    {
        motor->tim_it_acc = 0;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2200      	movs	r2, #0
 8002d02:	f8a3 20b2 	strh.w	r2, [r3, #178]	@ 0xb2
        // stop_check(motor);
        PI_run(&motor->pi_speed);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	3368      	adds	r3, #104	@ 0x68
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	f000 f9da 	bl	80030c4 <PI_run>
        // motor->speed_Iq_cmd = var_clampf((motor->speed_Iq_cmd + motor->pi_speed.Out), 0.15f, 0.2f);
        motor->speed_Iq_cmd = motor->pi_speed.Ref < 0 ?
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	edd3 7a1a 	vldr	s15, [r3, #104]	@ 0x68
            -motor->const_h.rated_current : motor->const_h.rated_current;
 8002d16:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002d1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d1e:	d505      	bpl.n	8002d2c <motor_pwm_pulse+0xec>
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8002d26:	eef1 7a67 	vneg.f32	s15, s15
 8002d2a:	e002      	b.n	8002d32 <motor_pwm_pulse+0xf2>
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
        motor->speed_Iq_cmd = motor->pi_speed.Ref < 0 ?
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	edc3 7a27 	vstr	s15, [r3, #156]	@ 0x9c
    }
    vec_ctrl_clarke(motor);
 8002d38:	6878      	ldr	r0, [r7, #4]
 8002d3a:	f7ff f9f1 	bl	8002120 <vec_ctrl_clarke>
    vec_ctrl_park(motor);
 8002d3e:	6878      	ldr	r0, [r7, #4]
 8002d40:	f7ff fa3e 	bl	80021c0 <vec_ctrl_park>
    vec_ctrl_pi_id_iq(motor);
 8002d44:	6878      	ldr	r0, [r7, #4]
 8002d46:	f7ff fa9d 	bl	8002284 <vec_ctrl_pi_id_iq>
    vec_ctrl_ipark(motor);
 8002d4a:	6878      	ldr	r0, [r7, #4]
 8002d4c:	f7ff fae2 	bl	8002314 <vec_ctrl_ipark>
    vec_ctrl_svgen(motor);
 8002d50:	6878      	ldr	r0, [r7, #4]
 8002d52:	f7ff fb49 	bl	80023e8 <vec_ctrl_svgen>
    vec_ctrl_svpwm(motor);
 8002d56:	6878      	ldr	r0, [r7, #4]
 8002d58:	f7ff fba0 	bl	800249c <vec_ctrl_svpwm>
    #ifndef MOTOR_FOC_SPIN_DEBUG
    if (motor->mode == MOTOR_CTRL_FOC) vec_ctrl_pwm(motor);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
 8002d62:	2b02      	cmp	r3, #2
 8002d64:	d102      	bne.n	8002d6c <motor_pwm_pulse+0x12c>
 8002d66:	6878      	ldr	r0, [r7, #4]
 8002d68:	f7ff fcec 	bl	8002744 <vec_ctrl_pwm>
    #endif
}
 8002d6c:	3728      	adds	r7, #40	@ 0x28
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bd80      	pop	{r7, pc}
 8002d72:	bf00      	nop
 8002d74:	2000092c 	.word	0x2000092c

08002d78 <motor_stop_trigger>:

void motor_stop_trigger(MotorParameter *motor)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	b083      	sub	sp, #12
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
    motor->stop_spin_acc = 0;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2200      	movs	r2, #0
 8002d84:	f8a3 20b4 	strh.w	r2, [r3, #180]	@ 0xb4
    motor->pi_speed.Fbk = 0;    // 
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	f04f 0200 	mov.w	r2, #0
 8002d8e:	66da      	str	r2, [r3, #108]	@ 0x6c
    motor->pi_speed.i1 = 0;     // i
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	f04f 0200 	mov.w	r2, #0
 8002d96:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

    motor->pi_Iq.Out = 0;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	f04f 0200 	mov.w	r2, #0
 8002da0:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
    motor->foc_angle_acc = 0.0f;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	f04f 0200 	mov.w	r2, #0
 8002daa:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
}
 8002dae:	bf00      	nop
 8002db0:	370c      	adds	r7, #12
 8002db2:	46bd      	mov	sp, r7
 8002db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db8:	4770      	bx	lr
	...

08002dbc <motor_setup>:

static void motor_setup(MotorParameter *motor)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b086      	sub	sp, #24
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
    motor_init(motor);
 8002dc4:	6878      	ldr	r0, [r7, #4]
 8002dc6:	f7fe ff76 	bl	8001cb6 <motor_init>
    const float32_t FOC_tim_f =
        (float32_t)*motor->const_h.IT20k_tim_clk /
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	ee07 3a90 	vmov	s15, r3
 8002dd4:	eef8 6a67 	vcvt.f32.u32	s13, s15
        (float32_t)(motor->const_h.IT20k_htimx->Init.Prescaler + 1U);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ddc:	685b      	ldr	r3, [r3, #4]
 8002dde:	3301      	adds	r3, #1
 8002de0:	ee07 3a90 	vmov	s15, r3
 8002de4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
    const float32_t FOC_tim_f =
 8002de8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002dec:	edc7 7a05 	vstr	s15, [r7, #20]
    // ELE_tim_f (Hz)
    // = ELE_timer_clock / (PSC + 1)
    const float32_t ELE_tim_f =
        (float32_t)*motor->const_h.SPD_tim_clk /
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	ee07 3a90 	vmov	s15, r3
 8002dfa:	eef8 6a67 	vcvt.f32.u32	s13, s15
        (float32_t)(motor->const_h.SPD_htimx->Init.Prescaler + 1U);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e02:	685b      	ldr	r3, [r3, #4]
 8002e04:	3301      	adds	r3, #1
 8002e06:	ee07 3a90 	vmov	s15, r3
 8002e0a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
    const float32_t ELE_tim_f =
 8002e0e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002e12:	edc7 7a04 	vstr	s15, [r7, #16]
    // TIM_tim_tPWM  (/)
    // = (PSC + 1) / TIM_timer_clock
    const float32_t FOC_tim_t =
        (float32_t)(motor->const_h.IT20k_htimx->Init.Prescaler + 1U) /
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e1a:	685b      	ldr	r3, [r3, #4]
 8002e1c:	3301      	adds	r3, #1
 8002e1e:	ee07 3a90 	vmov	s15, r3
 8002e22:	eef8 6a67 	vcvt.f32.u32	s13, s15
        (float32_t)*motor->const_h.IT20k_tim_clk;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	ee07 3a90 	vmov	s15, r3
 8002e30:	eeb8 7a67 	vcvt.f32.u32	s14, s15
    const float32_t FOC_tim_t =
 8002e34:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002e38:	edc7 7a03 	vstr	s15, [r7, #12]
    // ELE_tim_t (/)
    // = (PSC + 1) / ELE_timer_clock
    const float32_t ELE_tim_t =
        (float32_t)(motor->const_h.SPD_htimx->Init.Prescaler + 1U) /
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e40:	685b      	ldr	r3, [r3, #4]
 8002e42:	3301      	adds	r3, #1
 8002e44:	ee07 3a90 	vmov	s15, r3
 8002e48:	eef8 6a67 	vcvt.f32.u32	s13, s15
        (float32_t)*motor->const_h.SPD_tim_clk;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	ee07 3a90 	vmov	s15, r3
 8002e56:	eeb8 7a67 	vcvt.f32.u32	s14, s15
    const float32_t ELE_tim_t =
 8002e5a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002e5e:	edc7 7a02 	vstr	s15, [r7, #8]
    motor->dbg_tim_it_freq = FOC_tim_f / motor->const_h.IT20k_htimx->Init.Period;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e66:	68db      	ldr	r3, [r3, #12]
 8002e68:	ee07 3a90 	vmov	s15, r3
 8002e6c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002e70:	edd7 6a05 	vldr	s13, [r7, #20]
 8002e74:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	edc3 7a18 	vstr	s15, [r3, #96]	@ 0x60
    // ELE_tim_f / (6.0f * (float32_t)MOTOR_42BLF01_POLE / 2.0f * MOTOR_42BLF01_GEAR) * 60.0f;
    motor->tfm_rpm_fbk =
        ELE_tim_f / (float32_t)MOTOR_42BLF01_POLE * 20.0f;
 8002e7e:	ed97 7a04 	vldr	s14, [r7, #16]
 8002e82:	eef2 6a00 	vmov.f32	s13, #32	@ 0x41000000  8.0
 8002e86:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002e8a:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8002e8e:	ee67 7a87 	vmul.f32	s15, s15, s14
    motor->tfm_rpm_fbk =
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	edc3 7a16 	vstr	s15, [r3, #88]	@ 0x58
    motor->tfm_foc_it_angle_itpl =
        FOC_tim_t / ELE_tim_t * (float32_t)(motor->const_h.IT20k_htimx->Init.Period) * PI_DIV_3;
 8002e98:	edd7 6a03 	vldr	s13, [r7, #12]
 8002e9c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002ea0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ea8:	68db      	ldr	r3, [r3, #12]
 8002eaa:	ee07 3a90 	vmov	s15, r3
 8002eae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002eb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002eb6:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8002ee8 <motor_setup+0x12c>
 8002eba:	ee67 7a87 	vmul.f32	s15, s15, s14
    motor->tfm_foc_it_angle_itpl =
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	edc3 7a17 	vstr	s15, [r3, #92]	@ 0x5c

    HAL_TIM_Base_Start_IT(motor->const_h.PWM_htimx);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	695b      	ldr	r3, [r3, #20]
 8002ec8:	4618      	mov	r0, r3
 8002eca:	f004 fb63 	bl	8007594 <HAL_TIM_Base_Start_IT>
    HAL_TIM_Base_Start(motor->const_h.SPD_htimx);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	f004 fafc 	bl	80074d0 <HAL_TIM_Base_Start>
    
    HAL_TIM_Base_Start(&htim3);
 8002ed8:	4804      	ldr	r0, [pc, #16]	@ (8002eec <motor_setup+0x130>)
 8002eda:	f004 faf9 	bl	80074d0 <HAL_TIM_Base_Start>
}
 8002ede:	bf00      	nop
 8002ee0:	3718      	adds	r7, #24
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bd80      	pop	{r7, pc}
 8002ee6:	bf00      	nop
 8002ee8:	3f860a92 	.word	0x3f860a92
 8002eec:	200005dc 	.word	0x200005dc

08002ef0 <StartMotorTask>:

void StartMotorTask(void *argument)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b088      	sub	sp, #32
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
    while(HAL_GetTick() < 1000)
 8002ef8:	e041      	b.n	8002f7e <StartMotorTask+0x8e>
    {
        RESULT_CHECK_HANDLE(adc_renew(motor_h.adc_a));
 8002efa:	4b3b      	ldr	r3, [pc, #236]	@ (8002fe8 <StartMotorTask+0xf8>)
 8002efc:	f8d3 20bc 	ldr.w	r2, [r3, #188]	@ 0xbc
 8002f00:	f107 0318 	add.w	r3, r7, #24
 8002f04:	4611      	mov	r1, r2
 8002f06:	4618      	mov	r0, r3
 8002f08:	f7fe faec 	bl	80014e4 <adc_renew>
 8002f0c:	7e3b      	ldrb	r3, [r7, #24]
 8002f0e:	f083 0301 	eor.w	r3, r3, #1
 8002f12:	b2db      	uxtb	r3, r3
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d005      	beq.n	8002f24 <StartMotorTask+0x34>
 8002f18:	f997 201c 	ldrsb.w	r2, [r7, #28]
 8002f1c:	4b33      	ldr	r3, [pc, #204]	@ (8002fec <StartMotorTask+0xfc>)
 8002f1e:	701a      	strb	r2, [r3, #0]
 8002f20:	bf00      	nop
 8002f22:	e7fd      	b.n	8002f20 <StartMotorTask+0x30>
        RESULT_CHECK_HANDLE(adc_renew(motor_h.adc_b));
 8002f24:	4b30      	ldr	r3, [pc, #192]	@ (8002fe8 <StartMotorTask+0xf8>)
 8002f26:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8002f2a:	f107 0310 	add.w	r3, r7, #16
 8002f2e:	4611      	mov	r1, r2
 8002f30:	4618      	mov	r0, r3
 8002f32:	f7fe fad7 	bl	80014e4 <adc_renew>
 8002f36:	7c3b      	ldrb	r3, [r7, #16]
 8002f38:	f083 0301 	eor.w	r3, r3, #1
 8002f3c:	b2db      	uxtb	r3, r3
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d005      	beq.n	8002f4e <StartMotorTask+0x5e>
 8002f42:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8002f46:	4b29      	ldr	r3, [pc, #164]	@ (8002fec <StartMotorTask+0xfc>)
 8002f48:	701a      	strb	r2, [r3, #0]
 8002f4a:	bf00      	nop
 8002f4c:	e7fd      	b.n	8002f4a <StartMotorTask+0x5a>
        RESULT_CHECK_HANDLE(adc_renew(motor_h.adc_c));
 8002f4e:	4b26      	ldr	r3, [pc, #152]	@ (8002fe8 <StartMotorTask+0xf8>)
 8002f50:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 8002f54:	f107 0308 	add.w	r3, r7, #8
 8002f58:	4611      	mov	r1, r2
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	f7fe fac2 	bl	80014e4 <adc_renew>
 8002f60:	7a3b      	ldrb	r3, [r7, #8]
 8002f62:	f083 0301 	eor.w	r3, r3, #1
 8002f66:	b2db      	uxtb	r3, r3
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d005      	beq.n	8002f78 <StartMotorTask+0x88>
 8002f6c:	f997 200c 	ldrsb.w	r2, [r7, #12]
 8002f70:	4b1e      	ldr	r3, [pc, #120]	@ (8002fec <StartMotorTask+0xfc>)
 8002f72:	701a      	strb	r2, [r3, #0]
 8002f74:	bf00      	nop
 8002f76:	e7fd      	b.n	8002f74 <StartMotorTask+0x84>
        osDelay(1);
 8002f78:	2001      	movs	r0, #1
 8002f7a:	f006 fd97 	bl	8009aac <osDelay>
    while(HAL_GetTick() < 1000)
 8002f7e:	f000 fc9d 	bl	80038bc <HAL_GetTick>
 8002f82:	4603      	mov	r3, r0
 8002f84:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002f88:	d3b7      	bcc.n	8002efa <StartMotorTask+0xa>
    }
    adc_init(motor_h.adc_a);
 8002f8a:	4b17      	ldr	r3, [pc, #92]	@ (8002fe8 <StartMotorTask+0xf8>)
 8002f8c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8002f90:	4618      	mov	r0, r3
 8002f92:	f7fe facf 	bl	8001534 <adc_init>
    adc_init(motor_h.adc_b);
 8002f96:	4b14      	ldr	r3, [pc, #80]	@ (8002fe8 <StartMotorTask+0xf8>)
 8002f98:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	f7fe fac9 	bl	8001534 <adc_init>
    adc_init(motor_h.adc_c);
 8002fa2:	4b11      	ldr	r3, [pc, #68]	@ (8002fe8 <StartMotorTask+0xf8>)
 8002fa4:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8002fa8:	4618      	mov	r0, r3
 8002faa:	f7fe fac3 	bl	8001534 <adc_init>
    motor_setup(&motor_h);
 8002fae:	480e      	ldr	r0, [pc, #56]	@ (8002fe8 <StartMotorTask+0xf8>)
 8002fb0:	f7ff ff04 	bl	8002dbc <motor_setup>
    motor_set_speed(&motor_h, 100);
 8002fb4:	ed9f 0a0e 	vldr	s0, [pc, #56]	@ 8002ff0 <StartMotorTask+0x100>
 8002fb8:	480b      	ldr	r0, [pc, #44]	@ (8002fe8 <StartMotorTask+0xf8>)
 8002fba:	f7fe fe93 	bl	8001ce4 <motor_set_speed>

    motor_switch_ctrl(&motor_h, MOTOR_CTRL_120);
 8002fbe:	2100      	movs	r1, #0
 8002fc0:	4809      	ldr	r0, [pc, #36]	@ (8002fe8 <StartMotorTask+0xf8>)
 8002fc2:	f7fe feab 	bl	8001d1c <motor_switch_ctrl>
    motor_hall_exti(&motor_h);
 8002fc6:	4808      	ldr	r0, [pc, #32]	@ (8002fe8 <StartMotorTask+0xf8>)
 8002fc8:	f7ff fd22 	bl	8002a10 <motor_hall_exti>
    osDelay(2000);
 8002fcc:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002fd0:	f006 fd6c 	bl	8009aac <osDelay>

    motor_switch_ctrl(&motor_h, MOTOR_CTRL_FOC);
 8002fd4:	2102      	movs	r1, #2
 8002fd6:	4804      	ldr	r0, [pc, #16]	@ (8002fe8 <StartMotorTask+0xf8>)
 8002fd8:	f7fe fea0 	bl	8001d1c <motor_switch_ctrl>
    motor_hall_exti(&motor_h);
 8002fdc:	4802      	ldr	r0, [pc, #8]	@ (8002fe8 <StartMotorTask+0xf8>)
 8002fde:	f7ff fd17 	bl	8002a10 <motor_hall_exti>
    StopTask();
 8002fe2:	f006 fd5c 	bl	8009a9e <osThreadExit>
 8002fe6:	bf00      	nop
 8002fe8:	2000005c 	.word	0x2000005c
 8002fec:	2000092c 	.word	0x2000092c
 8002ff0:	42c80000 	.word	0x42c80000

08002ff4 <PARK_run>:
#include "motor/park.h"

// Id = Ialpha * cos(theta) + Ibata * sin(theta)
// Iq = Ibata * cos(theta) - Ialpha * sin(theta)
inline void PARK_run(volatile PARK *park)
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	b083      	sub	sp, #12
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
    park->Ds = (park->Alpha * park->Cos) + (park->Beta  * park->Sin);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	ed93 7a00 	vldr	s14, [r3]
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	edd3 7a06 	vldr	s15, [r3, #24]
 8003008:	ee27 7a27 	vmul.f32	s14, s14, s15
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	edd3 6a01 	vldr	s13, [r3, #4]
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	edd3 7a05 	vldr	s15, [r3, #20]
 8003018:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800301c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	edc3 7a03 	vstr	s15, [r3, #12]
    park->Qs = (park->Beta  * park->Cos) - (park->Alpha * park->Sin);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	ed93 7a01 	vldr	s14, [r3, #4]
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	edd3 7a06 	vldr	s15, [r3, #24]
 8003032:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	edd3 6a00 	vldr	s13, [r3]
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	edd3 7a05 	vldr	s15, [r3, #20]
 8003042:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003046:	ee77 7a67 	vsub.f32	s15, s14, s15
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	edc3 7a04 	vstr	s15, [r3, #16]
}
 8003050:	bf00      	nop
 8003052:	370c      	adds	r7, #12
 8003054:	46bd      	mov	sp, r7
 8003056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305a:	4770      	bx	lr

0800305c <IPARK_run>:

// Valpha = Vd * cos(theta) - Vq * sin(theta)
// Vbata = Vd * sin(theta) + Vq * cos(theta)
inline void IPARK_run(volatile IPARK *ipark)
{
 800305c:	b480      	push	{r7}
 800305e:	b083      	sub	sp, #12
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
    ipark->Alpha = (ipark->Vdref * ipark->Cos) - (ipark->Vqref * ipark->Sin);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	ed93 7a03 	vldr	s14, [r3, #12]
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	edd3 7a06 	vldr	s15, [r3, #24]
 8003070:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	edd3 6a04 	vldr	s13, [r3, #16]
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	edd3 7a05 	vldr	s15, [r3, #20]
 8003080:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003084:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	edc3 7a00 	vstr	s15, [r3]
    ipark->Beta  = (ipark->Vdref * ipark->Sin) + (ipark->Vqref * ipark->Cos);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	ed93 7a03 	vldr	s14, [r3, #12]
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	edd3 7a05 	vldr	s15, [r3, #20]
 800309a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	edd3 6a04 	vldr	s13, [r3, #16]
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	edd3 7a06 	vldr	s15, [r3, #24]
 80030aa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80030ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	edc3 7a01 	vstr	s15, [r3, #4]
}
 80030b8:	bf00      	nop
 80030ba:	370c      	adds	r7, #12
 80030bc:	46bd      	mov	sp, r7
 80030be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c2:	4770      	bx	lr

080030c4 <PI_run>:
#include "motor/pi.h"
#include "motor/basic.h"

void PI_run(volatile PI_CTRL *pi)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b082      	sub	sp, #8
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
    pi->delta = pi->Ref - pi->Fbk;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	ed93 7a00 	vldr	s14, [r3]
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	edd3 7a01 	vldr	s15, [r3, #4]
 80030d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	edc3 7a07 	vstr	s15, [r3, #28]
    pi->up = pi->Kp * pi->delta;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	ed93 7a03 	vldr	s14, [r3, #12]
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	edd3 7a07 	vldr	s15, [r3, #28]
 80030ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	edc3 7a08 	vstr	s15, [r3, #32]
    if (pi->Out == pi->v1)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	ed93 7a02 	vldr	s14, [r3, #8]
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8003104:	eeb4 7a67 	vcmp.f32	s14, s15
 8003108:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800310c:	d110      	bne.n	8003130 <PI_run+0x6c>
    {
        pi->ui = pi->Ki * pi->up + pi->i1;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	ed93 7a04 	vldr	s14, [r3, #16]
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	edd3 7a08 	vldr	s15, [r3, #32]
 800311a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8003124:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
 800312e:	e003      	b.n	8003138 <PI_run+0x74>
    }
    else
    {
        pi->ui = pi->i1;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	625a      	str	r2, [r3, #36]	@ 0x24
    }
    pi->i1 = pi->ui;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	62da      	str	r2, [r3, #44]	@ 0x2c
    pi->v1 = pi->up + pi->ui;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	ed93 7a08 	vldr	s14, [r3, #32]
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 800314c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
    pi->Out = var_clampf(pi->v1, pi->Umin, pi->Umax);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	ed93 7a06 	vldr	s14, [r3, #24]
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	edd3 6a05 	vldr	s13, [r3, #20]
 8003168:	eeb0 1a66 	vmov.f32	s2, s13
 800316c:	eef0 0a47 	vmov.f32	s1, s14
 8003170:	eeb0 0a67 	vmov.f32	s0, s15
 8003174:	f7fe fcd4 	bl	8001b20 <var_clampf>
 8003178:	eef0 7a40 	vmov.f32	s15, s0
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	edc3 7a02 	vstr	s15, [r3, #8]
    pi->w1 = (pi->Out == pi->v1) ? 1.0f : 0.0f;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	ed93 7a02 	vldr	s14, [r3, #8]
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800318e:	eeb4 7a67 	vcmp.f32	s14, s15
 8003192:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003196:	d102      	bne.n	800319e <PI_run+0xda>
 8003198:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800319c:	e001      	b.n	80031a2 <PI_run+0xde>
 800319e:	f04f 0200 	mov.w	r2, #0
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80031a6:	bf00      	nop
 80031a8:	3708      	adds	r7, #8
 80031aa:	46bd      	mov	sp, r7
 80031ac:	bd80      	pop	{r7, pc}
	...

080031b0 <SVGEN_run>:
#include "motor/svgendq.h"

// Sector 0: this is special case for (Ualpha,Ubeta) = (0,0)
inline void SVGEN_run(volatile SVGENDQ *svgq)
{
 80031b0:	b480      	push	{r7}
 80031b2:	b085      	sub	sp, #20
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
    float32_t t1 = svgq->Ualpha * 0.5f;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	edd3 7a00 	vldr	s15, [r3]
 80031be:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80031c2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80031c6:	edc7 7a03 	vstr	s15, [r7, #12]
    float32_t t2 = svgq->Ubeta * SQRT3_DIV_2;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	edd3 7a01 	vldr	s15, [r3, #4]
 80031d0:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 800327c <SVGEN_run+0xcc>
 80031d4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80031d8:	edc7 7a02 	vstr	s15, [r7, #8]
    // Inverse clarke transformation
    svgq->Va = svgq->Ualpha;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681a      	ldr	r2, [r3, #0]
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	609a      	str	r2, [r3, #8]
    svgq->Vb = -t1 + t2;
 80031e4:	ed97 7a02 	vldr	s14, [r7, #8]
 80031e8:	edd7 7a03 	vldr	s15, [r7, #12]
 80031ec:	ee77 7a67 	vsub.f32	s15, s14, s15
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	edc3 7a03 	vstr	s15, [r3, #12]
    svgq->Vc = -t1 - t2;
 80031f6:	edd7 7a03 	vldr	s15, [r7, #12]
 80031fa:	eeb1 7a67 	vneg.f32	s14, s15
 80031fe:	edd7 7a02 	vldr	s15, [r7, #8]
 8003202:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	edc3 7a04 	vstr	s15, [r3, #16]
    // 60 degree Sector determination
    svgq->Sector = 0;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2200      	movs	r2, #0
 8003210:	829a      	strh	r2, [r3, #20]
    if (svgq->Va > 0.0f) svgq->Sector += 4;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	edd3 7a02 	vldr	s15, [r3, #8]
 8003218:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800321c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003220:	dd06      	ble.n	8003230 <SVGEN_run+0x80>
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	8a9b      	ldrh	r3, [r3, #20]
 8003226:	b29b      	uxth	r3, r3
 8003228:	3304      	adds	r3, #4
 800322a:	b29a      	uxth	r2, r3
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	829a      	strh	r2, [r3, #20]
    if (svgq->Vb > 0.0f) svgq->Sector += 2;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	edd3 7a03 	vldr	s15, [r3, #12]
 8003236:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800323a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800323e:	dd06      	ble.n	800324e <SVGEN_run+0x9e>
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	8a9b      	ldrh	r3, [r3, #20]
 8003244:	b29b      	uxth	r3, r3
 8003246:	3302      	adds	r3, #2
 8003248:	b29a      	uxth	r2, r3
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	829a      	strh	r2, [r3, #20]
    if (svgq->Vc > 0.0f) svgq->Sector += 1;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	edd3 7a04 	vldr	s15, [r3, #16]
 8003254:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003258:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800325c:	dc00      	bgt.n	8003260 <SVGEN_run+0xb0>
}
 800325e:	e006      	b.n	800326e <SVGEN_run+0xbe>
    if (svgq->Vc > 0.0f) svgq->Sector += 1;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	8a9b      	ldrh	r3, [r3, #20]
 8003264:	b29b      	uxth	r3, r3
 8003266:	3301      	adds	r3, #1
 8003268:	b29a      	uxth	r2, r3
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	829a      	strh	r2, [r3, #20]
}
 800326e:	bf00      	nop
 8003270:	3714      	adds	r7, #20
 8003272:	46bd      	mov	sp, r7
 8003274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003278:	4770      	bx	lr
 800327a:	bf00      	nop
 800327c:	3f5db3d7 	.word	0x3f5db3d7

08003280 <trigo_sin_cosf>:
    .OutSize    = CORDIC_OUTSIZE_32BITS,
};
static CORDIC_ConfigTypeDef *cordic_currunt;

Result trigo_sin_cosf(float32_t theta, float32_t *sin, float32_t *cos)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b092      	sub	sp, #72	@ 0x48
 8003284:	af02      	add	r7, sp, #8
 8003286:	60f8      	str	r0, [r7, #12]
 8003288:	ed87 0a02 	vstr	s0, [r7, #8]
 800328c:	6079      	str	r1, [r7, #4]
 800328e:	603a      	str	r2, [r7, #0]
    if (cordic_currunt != &cordic_cfg_sin_cos)
 8003290:	4b3b      	ldr	r3, [pc, #236]	@ (8003380 <trigo_sin_cosf+0x100>)
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	4a3b      	ldr	r2, [pc, #236]	@ (8003384 <trigo_sin_cosf+0x104>)
 8003296:	4293      	cmp	r3, r2
 8003298:	d01a      	beq.n	80032d0 <trigo_sin_cosf+0x50>
    {
        cordic_currunt = &cordic_cfg_sin_cos;
 800329a:	4b39      	ldr	r3, [pc, #228]	@ (8003380 <trigo_sin_cosf+0x100>)
 800329c:	4a39      	ldr	r2, [pc, #228]	@ (8003384 <trigo_sin_cosf+0x104>)
 800329e:	601a      	str	r2, [r3, #0]
        ERROR_CHECK_HAL_RET_RES(HAL_CORDIC_Configure(&hcordic, cordic_currunt));
 80032a0:	4b37      	ldr	r3, [pc, #220]	@ (8003380 <trigo_sin_cosf+0x100>)
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	4619      	mov	r1, r3
 80032a6:	4838      	ldr	r0, [pc, #224]	@ (8003388 <trigo_sin_cosf+0x108>)
 80032a8:	f001 fd8e 	bl	8004dc8 <HAL_CORDIC_Configure>
 80032ac:	4603      	mov	r3, r0
 80032ae:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80032b2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d00a      	beq.n	80032d0 <trigo_sin_cosf+0x50>
 80032ba:	f997 103f 	ldrsb.w	r1, [r7, #63]	@ 0x3f
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	461a      	mov	r2, r3
 80032c2:	2300      	movs	r3, #0
 80032c4:	6013      	str	r3, [r2, #0]
 80032c6:	6053      	str	r3, [r2, #4]
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	460a      	mov	r2, r1
 80032cc:	711a      	strb	r2, [r3, #4]
 80032ce:	e052      	b.n	8003376 <trigo_sin_cosf+0xf6>
    }
    int32_t in[2];
    in[0] = (int32_t)((var_wrap_pi(theta, PI_MUL_2) / PI) * 2147483648.0f);
 80032d0:	eddf 0a2e 	vldr	s1, [pc, #184]	@ 800338c <trigo_sin_cosf+0x10c>
 80032d4:	ed97 0a02 	vldr	s0, [r7, #8]
 80032d8:	f7fe fc86 	bl	8001be8 <var_wrap_pi>
 80032dc:	eeb0 7a40 	vmov.f32	s14, s0
 80032e0:	eddf 6a2b 	vldr	s13, [pc, #172]	@ 8003390 <trigo_sin_cosf+0x110>
 80032e4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80032e8:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8003394 <trigo_sin_cosf+0x114>
 80032ec:	ee67 7a87 	vmul.f32	s15, s15, s14
 80032f0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80032f4:	ee17 3a90 	vmov	r3, s15
 80032f8:	637b      	str	r3, [r7, #52]	@ 0x34
    in[1] = 0x7FFFFFFF;
 80032fa:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 80032fe:	63bb      	str	r3, [r7, #56]	@ 0x38
    int32_t out[2];
    ERROR_CHECK_HAL_RET_RES(HAL_CORDIC_Calculate(&hcordic, in, out, 1, HAL_MAX_DELAY));
 8003300:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8003304:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8003308:	f04f 33ff 	mov.w	r3, #4294967295
 800330c:	9300      	str	r3, [sp, #0]
 800330e:	2301      	movs	r3, #1
 8003310:	481d      	ldr	r0, [pc, #116]	@ (8003388 <trigo_sin_cosf+0x108>)
 8003312:	f001 fd95 	bl	8004e40 <HAL_CORDIC_Calculate>
 8003316:	4603      	mov	r3, r0
 8003318:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 800331c:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8003320:	2b00      	cmp	r3, #0
 8003322:	d00a      	beq.n	800333a <trigo_sin_cosf+0xba>
 8003324:	f997 103e 	ldrsb.w	r1, [r7, #62]	@ 0x3e
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	461a      	mov	r2, r3
 800332c:	2300      	movs	r3, #0
 800332e:	6013      	str	r3, [r2, #0]
 8003330:	6053      	str	r3, [r2, #4]
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	460a      	mov	r2, r1
 8003336:	711a      	strb	r2, [r3, #4]
 8003338:	e01d      	b.n	8003376 <trigo_sin_cosf+0xf6>
    *sin = (float32_t)out[0] / 2147483648.0f;
 800333a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800333c:	ee07 3a90 	vmov	s15, r3
 8003340:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003344:	eddf 6a13 	vldr	s13, [pc, #76]	@ 8003394 <trigo_sin_cosf+0x114>
 8003348:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	edc3 7a00 	vstr	s15, [r3]
    *cos = (float32_t)out[1] / 2147483648.0f;
 8003352:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003354:	ee07 3a90 	vmov	s15, r3
 8003358:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800335c:	eddf 6a0d 	vldr	s13, [pc, #52]	@ 8003394 <trigo_sin_cosf+0x114>
 8003360:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	edc3 7a00 	vstr	s15, [r3]
    return RESULT_OK(NULL);
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	2201      	movs	r2, #1
 800336e:	701a      	strb	r2, [r3, #0]
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	2200      	movs	r2, #0
 8003374:	605a      	str	r2, [r3, #4]
}
 8003376:	68f8      	ldr	r0, [r7, #12]
 8003378:	3740      	adds	r7, #64	@ 0x40
 800337a:	46bd      	mov	sp, r7
 800337c:	bd80      	pop	{r7, pc}
 800337e:	bf00      	nop
 8003380:	200009bc 	.word	0x200009bc
 8003384:	20000200 	.word	0x20000200
 8003388:	2000039c 	.word	0x2000039c
 800338c:	40c90fdb 	.word	0x40c90fdb
 8003390:	40490fdb 	.word	0x40490fdb
 8003394:	4f000000 	.word	0x4f000000

08003398 <trigo_atan>:

Result trigo_atan(float32_t x, float32_t y, float32_t *theta)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b098      	sub	sp, #96	@ 0x60
 800339c:	af02      	add	r7, sp, #8
 800339e:	60f8      	str	r0, [r7, #12]
 80033a0:	ed87 0a02 	vstr	s0, [r7, #8]
 80033a4:	edc7 0a01 	vstr	s1, [r7, #4]
 80033a8:	6039      	str	r1, [r7, #0]
    if (cordic_currunt != &cordic_cfg_atan)
 80033aa:	4b59      	ldr	r3, [pc, #356]	@ (8003510 <trigo_atan+0x178>)
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	4a59      	ldr	r2, [pc, #356]	@ (8003514 <trigo_atan+0x17c>)
 80033b0:	4293      	cmp	r3, r2
 80033b2:	d01a      	beq.n	80033ea <trigo_atan+0x52>
    {
        cordic_currunt = &cordic_cfg_atan;
 80033b4:	4b56      	ldr	r3, [pc, #344]	@ (8003510 <trigo_atan+0x178>)
 80033b6:	4a57      	ldr	r2, [pc, #348]	@ (8003514 <trigo_atan+0x17c>)
 80033b8:	601a      	str	r2, [r3, #0]
        ERROR_CHECK_HAL_RET_RES(HAL_CORDIC_Configure(&hcordic, cordic_currunt));
 80033ba:	4b55      	ldr	r3, [pc, #340]	@ (8003510 <trigo_atan+0x178>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	4619      	mov	r1, r3
 80033c0:	4855      	ldr	r0, [pc, #340]	@ (8003518 <trigo_atan+0x180>)
 80033c2:	f001 fd01 	bl	8004dc8 <HAL_CORDIC_Configure>
 80033c6:	4603      	mov	r3, r0
 80033c8:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 80033cc:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d00a      	beq.n	80033ea <trigo_atan+0x52>
 80033d4:	f997 1053 	ldrsb.w	r1, [r7, #83]	@ 0x53
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	461a      	mov	r2, r3
 80033dc:	2300      	movs	r3, #0
 80033de:	6013      	str	r3, [r2, #0]
 80033e0:	6053      	str	r3, [r2, #4]
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	460a      	mov	r2, r1
 80033e6:	711a      	strb	r2, [r3, #4]
 80033e8:	e08e      	b.n	8003508 <trigo_atan+0x170>
    }
    float32_t ax = var_fabsf(x);
 80033ea:	ed97 0a02 	vldr	s0, [r7, #8]
 80033ee:	f7fe fc4d 	bl	8001c8c <var_fabsf>
 80033f2:	ed87 0a13 	vstr	s0, [r7, #76]	@ 0x4c
    float32_t ay = var_fabsf(y);
 80033f6:	ed97 0a01 	vldr	s0, [r7, #4]
 80033fa:	f7fe fc47 	bl	8001c8c <var_fabsf>
 80033fe:	ed87 0a12 	vstr	s0, [r7, #72]	@ 0x48
    float32_t norm = (ax > ay) ? ax : ay;
 8003402:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8003406:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800340a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800340e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003412:	dd01      	ble.n	8003418 <trigo_atan+0x80>
 8003414:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003416:	e000      	b.n	800341a <trigo_atan+0x82>
 8003418:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800341a:	647b      	str	r3, [r7, #68]	@ 0x44
    if (norm == 0.0f) return RESULT_ERROR(RES_ERR_DIV_0);
 800341c:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8003420:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003424:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003428:	d108      	bne.n	800343c <trigo_atan+0xa4>
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	461a      	mov	r2, r3
 800342e:	2300      	movs	r3, #0
 8003430:	6013      	str	r3, [r2, #0]
 8003432:	6053      	str	r3, [r2, #4]
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	220b      	movs	r2, #11
 8003438:	711a      	strb	r2, [r3, #4]
 800343a:	e065      	b.n	8003508 <trigo_atan+0x170>
    x /= norm;
 800343c:	edd7 6a02 	vldr	s13, [r7, #8]
 8003440:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8003444:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003448:	edc7 7a02 	vstr	s15, [r7, #8]
    y /= norm;
 800344c:	edd7 6a01 	vldr	s13, [r7, #4]
 8003450:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8003454:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003458:	edc7 7a01 	vstr	s15, [r7, #4]
    int32_t in[2], out;
    in[0] = (int32_t)(x * 2147483648.0f);  
 800345c:	edd7 7a02 	vldr	s15, [r7, #8]
 8003460:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 800351c <trigo_atan+0x184>
 8003464:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003468:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800346c:	ee17 3a90 	vmov	r3, s15
 8003470:	63bb      	str	r3, [r7, #56]	@ 0x38
    in[1] = (int32_t)(y * 2147483648.0f);
 8003472:	edd7 7a01 	vldr	s15, [r7, #4]
 8003476:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 800351c <trigo_atan+0x184>
 800347a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800347e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003482:	ee17 3a90 	vmov	r3, s15
 8003486:	63fb      	str	r3, [r7, #60]	@ 0x3c
    ERROR_CHECK_HAL_RET_RES(HAL_CORDIC_Calculate(&hcordic, in, &out, 1, HAL_MAX_DELAY));
 8003488:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 800348c:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 8003490:	f04f 33ff 	mov.w	r3, #4294967295
 8003494:	9300      	str	r3, [sp, #0]
 8003496:	2301      	movs	r3, #1
 8003498:	481f      	ldr	r0, [pc, #124]	@ (8003518 <trigo_atan+0x180>)
 800349a:	f001 fcd1 	bl	8004e40 <HAL_CORDIC_Calculate>
 800349e:	4603      	mov	r3, r0
 80034a0:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80034a4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d00a      	beq.n	80034c2 <trigo_atan+0x12a>
 80034ac:	f997 1043 	ldrsb.w	r1, [r7, #67]	@ 0x43
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	461a      	mov	r2, r3
 80034b4:	2300      	movs	r3, #0
 80034b6:	6013      	str	r3, [r2, #0]
 80034b8:	6053      	str	r3, [r2, #4]
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	460a      	mov	r2, r1
 80034be:	711a      	strb	r2, [r3, #4]
 80034c0:	e022      	b.n	8003508 <trigo_atan+0x170>
    float32_t angle = (float32_t)out / 2147483648.0f; // [-, )
 80034c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034c4:	ee07 3a90 	vmov	s15, r3
 80034c8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80034cc:	eddf 6a13 	vldr	s13, [pc, #76]	@ 800351c <trigo_atan+0x184>
 80034d0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80034d4:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
    if (angle < 0) angle += PI_MUL_2;
 80034d8:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 80034dc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80034e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034e4:	d507      	bpl.n	80034f6 <trigo_atan+0x15e>
 80034e6:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 80034ea:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8003520 <trigo_atan+0x188>
 80034ee:	ee77 7a87 	vadd.f32	s15, s15, s14
 80034f2:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
    *theta = angle;
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80034fa:	601a      	str	r2, [r3, #0]
    return RESULT_OK(NULL);
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	2201      	movs	r2, #1
 8003500:	701a      	strb	r2, [r3, #0]
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	2200      	movs	r2, #0
 8003506:	605a      	str	r2, [r3, #4]
}
 8003508:	68f8      	ldr	r0, [r7, #12]
 800350a:	3758      	adds	r7, #88	@ 0x58
 800350c:	46bd      	mov	sp, r7
 800350e:	bd80      	pop	{r7, pc}
 8003510:	200009bc 	.word	0x200009bc
 8003514:	2000021c 	.word	0x2000021c
 8003518:	2000039c 	.word	0x2000039c
 800351c:	4f000000 	.word	0x4f000000
 8003520:	40c90fdb 	.word	0x40c90fdb

08003524 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003524:	480d      	ldr	r0, [pc, #52]	@ (800355c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003526:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8003528:	f7fd fd48 	bl	8000fbc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800352c:	480c      	ldr	r0, [pc, #48]	@ (8003560 <LoopForever+0x6>)
  ldr r1, =_edata
 800352e:	490d      	ldr	r1, [pc, #52]	@ (8003564 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003530:	4a0d      	ldr	r2, [pc, #52]	@ (8003568 <LoopForever+0xe>)
  movs r3, #0
 8003532:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8003534:	e002      	b.n	800353c <LoopCopyDataInit>

08003536 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003536:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003538:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800353a:	3304      	adds	r3, #4

0800353c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800353c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800353e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003540:	d3f9      	bcc.n	8003536 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003542:	4a0a      	ldr	r2, [pc, #40]	@ (800356c <LoopForever+0x12>)
  ldr r4, =_ebss
 8003544:	4c0a      	ldr	r4, [pc, #40]	@ (8003570 <LoopForever+0x16>)
  movs r3, #0
 8003546:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003548:	e001      	b.n	800354e <LoopFillZerobss>

0800354a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800354a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800354c:	3204      	adds	r2, #4

0800354e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800354e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003550:	d3fb      	bcc.n	800354a <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8003552:	f009 f91d 	bl	800c790 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003556:	f7fd fb73 	bl	8000c40 <main>

0800355a <LoopForever>:

LoopForever:
    b LoopForever
 800355a:	e7fe      	b.n	800355a <LoopForever>
  ldr   r0, =_estack
 800355c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8003560:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003564:	200002a8 	.word	0x200002a8
  ldr r2, =_sidata
 8003568:	0800ca58 	.word	0x0800ca58
  ldr r2, =_sbss
 800356c:	200002a8 	.word	0x200002a8
  ldr r4, =_ebss
 8003570:	20002588 	.word	0x20002588

08003574 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003574:	e7fe      	b.n	8003574 <ADC1_2_IRQHandler>
	...

08003578 <BSP_LED_Init>:
 8003578:	b580      	push	{r7, lr}
 800357a:	b088      	sub	sp, #32
 800357c:	af00      	add	r7, sp, #0
 800357e:	4603      	mov	r3, r0
 8003580:	71fb      	strb	r3, [r7, #7]
 8003582:	4b16      	ldr	r3, [pc, #88]	@ (80035dc <BSP_LED_Init+0x64>)
 8003584:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003586:	4a15      	ldr	r2, [pc, #84]	@ (80035dc <BSP_LED_Init+0x64>)
 8003588:	f043 0301 	orr.w	r3, r3, #1
 800358c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800358e:	4b13      	ldr	r3, [pc, #76]	@ (80035dc <BSP_LED_Init+0x64>)
 8003590:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003592:	f003 0301 	and.w	r3, r3, #1
 8003596:	60bb      	str	r3, [r7, #8]
 8003598:	68bb      	ldr	r3, [r7, #8]
 800359a:	2320      	movs	r3, #32
 800359c:	60fb      	str	r3, [r7, #12]
 800359e:	2301      	movs	r3, #1
 80035a0:	613b      	str	r3, [r7, #16]
 80035a2:	2300      	movs	r3, #0
 80035a4:	617b      	str	r3, [r7, #20]
 80035a6:	2303      	movs	r3, #3
 80035a8:	61bb      	str	r3, [r7, #24]
 80035aa:	79fb      	ldrb	r3, [r7, #7]
 80035ac:	4a0c      	ldr	r2, [pc, #48]	@ (80035e0 <BSP_LED_Init+0x68>)
 80035ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035b2:	f107 020c 	add.w	r2, r7, #12
 80035b6:	4611      	mov	r1, r2
 80035b8:	4618      	mov	r0, r3
 80035ba:	f002 fd71 	bl	80060a0 <HAL_GPIO_Init>
 80035be:	79fb      	ldrb	r3, [r7, #7]
 80035c0:	4a07      	ldr	r2, [pc, #28]	@ (80035e0 <BSP_LED_Init+0x68>)
 80035c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035c6:	2120      	movs	r1, #32
 80035c8:	2200      	movs	r2, #0
 80035ca:	4618      	mov	r0, r3
 80035cc:	f002 feea 	bl	80063a4 <HAL_GPIO_WritePin>
 80035d0:	2300      	movs	r3, #0
 80035d2:	4618      	mov	r0, r3
 80035d4:	3720      	adds	r7, #32
 80035d6:	46bd      	mov	sp, r7
 80035d8:	bd80      	pop	{r7, pc}
 80035da:	bf00      	nop
 80035dc:	40021000 	.word	0x40021000
 80035e0:	20000238 	.word	0x20000238

080035e4 <BSP_PB_Init>:
 80035e4:	b580      	push	{r7, lr}
 80035e6:	b088      	sub	sp, #32
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	4603      	mov	r3, r0
 80035ec:	460a      	mov	r2, r1
 80035ee:	71fb      	strb	r3, [r7, #7]
 80035f0:	4613      	mov	r3, r2
 80035f2:	71bb      	strb	r3, [r7, #6]
 80035f4:	4b2c      	ldr	r3, [pc, #176]	@ (80036a8 <BSP_PB_Init+0xc4>)
 80035f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035f8:	4a2b      	ldr	r2, [pc, #172]	@ (80036a8 <BSP_PB_Init+0xc4>)
 80035fa:	f043 0304 	orr.w	r3, r3, #4
 80035fe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003600:	4b29      	ldr	r3, [pc, #164]	@ (80036a8 <BSP_PB_Init+0xc4>)
 8003602:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003604:	f003 0304 	and.w	r3, r3, #4
 8003608:	60bb      	str	r3, [r7, #8]
 800360a:	68bb      	ldr	r3, [r7, #8]
 800360c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003610:	60fb      	str	r3, [r7, #12]
 8003612:	2302      	movs	r3, #2
 8003614:	617b      	str	r3, [r7, #20]
 8003616:	2302      	movs	r3, #2
 8003618:	61bb      	str	r3, [r7, #24]
 800361a:	79bb      	ldrb	r3, [r7, #6]
 800361c:	2b00      	cmp	r3, #0
 800361e:	d10c      	bne.n	800363a <BSP_PB_Init+0x56>
 8003620:	2300      	movs	r3, #0
 8003622:	613b      	str	r3, [r7, #16]
 8003624:	79fb      	ldrb	r3, [r7, #7]
 8003626:	4a21      	ldr	r2, [pc, #132]	@ (80036ac <BSP_PB_Init+0xc8>)
 8003628:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800362c:	f107 020c 	add.w	r2, r7, #12
 8003630:	4611      	mov	r1, r2
 8003632:	4618      	mov	r0, r3
 8003634:	f002 fd34 	bl	80060a0 <HAL_GPIO_Init>
 8003638:	e031      	b.n	800369e <BSP_PB_Init+0xba>
 800363a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800363e:	613b      	str	r3, [r7, #16]
 8003640:	79fb      	ldrb	r3, [r7, #7]
 8003642:	4a1a      	ldr	r2, [pc, #104]	@ (80036ac <BSP_PB_Init+0xc8>)
 8003644:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003648:	f107 020c 	add.w	r2, r7, #12
 800364c:	4611      	mov	r1, r2
 800364e:	4618      	mov	r0, r3
 8003650:	f002 fd26 	bl	80060a0 <HAL_GPIO_Init>
 8003654:	79fb      	ldrb	r3, [r7, #7]
 8003656:	00db      	lsls	r3, r3, #3
 8003658:	4a15      	ldr	r2, [pc, #84]	@ (80036b0 <BSP_PB_Init+0xcc>)
 800365a:	441a      	add	r2, r3
 800365c:	79fb      	ldrb	r3, [r7, #7]
 800365e:	4915      	ldr	r1, [pc, #84]	@ (80036b4 <BSP_PB_Init+0xd0>)
 8003660:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003664:	4619      	mov	r1, r3
 8003666:	4610      	mov	r0, r2
 8003668:	f002 f825 	bl	80056b6 <HAL_EXTI_GetHandle>
 800366c:	79fb      	ldrb	r3, [r7, #7]
 800366e:	00db      	lsls	r3, r3, #3
 8003670:	4a0f      	ldr	r2, [pc, #60]	@ (80036b0 <BSP_PB_Init+0xcc>)
 8003672:	1898      	adds	r0, r3, r2
 8003674:	79fb      	ldrb	r3, [r7, #7]
 8003676:	4a10      	ldr	r2, [pc, #64]	@ (80036b8 <BSP_PB_Init+0xd4>)
 8003678:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800367c:	461a      	mov	r2, r3
 800367e:	2100      	movs	r1, #0
 8003680:	f001 fffc 	bl	800567c <HAL_EXTI_RegisterCallback>
 8003684:	2028      	movs	r0, #40	@ 0x28
 8003686:	79fb      	ldrb	r3, [r7, #7]
 8003688:	4a0c      	ldr	r2, [pc, #48]	@ (80036bc <BSP_PB_Init+0xd8>)
 800368a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800368e:	2200      	movs	r2, #0
 8003690:	4619      	mov	r1, r3
 8003692:	f001 fd59 	bl	8005148 <HAL_NVIC_SetPriority>
 8003696:	2328      	movs	r3, #40	@ 0x28
 8003698:	4618      	mov	r0, r3
 800369a:	f001 fd6f 	bl	800517c <HAL_NVIC_EnableIRQ>
 800369e:	2300      	movs	r3, #0
 80036a0:	4618      	mov	r0, r3
 80036a2:	3720      	adds	r7, #32
 80036a4:	46bd      	mov	sp, r7
 80036a6:	bd80      	pop	{r7, pc}
 80036a8:	40021000 	.word	0x40021000
 80036ac:	2000023c 	.word	0x2000023c
 80036b0:	200009c0 	.word	0x200009c0
 80036b4:	0800ca1c 	.word	0x0800ca1c
 80036b8:	20000244 	.word	0x20000244
 80036bc:	20000248 	.word	0x20000248

080036c0 <BSP_PB_IRQHandler>:
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b082      	sub	sp, #8
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	4603      	mov	r3, r0
 80036c8:	71fb      	strb	r3, [r7, #7]
 80036ca:	79fb      	ldrb	r3, [r7, #7]
 80036cc:	00db      	lsls	r3, r3, #3
 80036ce:	4a04      	ldr	r2, [pc, #16]	@ (80036e0 <BSP_PB_IRQHandler+0x20>)
 80036d0:	4413      	add	r3, r2
 80036d2:	4618      	mov	r0, r3
 80036d4:	f002 f804 	bl	80056e0 <HAL_EXTI_IRQHandler>
 80036d8:	bf00      	nop
 80036da:	3708      	adds	r7, #8
 80036dc:	46bd      	mov	sp, r7
 80036de:	bd80      	pop	{r7, pc}
 80036e0:	200009c0 	.word	0x200009c0

080036e4 <BSP_PB_Callback>:
 80036e4:	b480      	push	{r7}
 80036e6:	b083      	sub	sp, #12
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	4603      	mov	r3, r0
 80036ec:	71fb      	strb	r3, [r7, #7]
 80036ee:	bf00      	nop
 80036f0:	370c      	adds	r7, #12
 80036f2:	46bd      	mov	sp, r7
 80036f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f8:	4770      	bx	lr
	...

080036fc <BSP_COM_Init>:
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b084      	sub	sp, #16
 8003700:	af00      	add	r7, sp, #0
 8003702:	4603      	mov	r3, r0
 8003704:	6039      	str	r1, [r7, #0]
 8003706:	71fb      	strb	r3, [r7, #7]
 8003708:	2300      	movs	r3, #0
 800370a:	60fb      	str	r3, [r7, #12]
 800370c:	79fb      	ldrb	r3, [r7, #7]
 800370e:	2b01      	cmp	r3, #1
 8003710:	d903      	bls.n	800371a <BSP_COM_Init+0x1e>
 8003712:	f06f 0301 	mvn.w	r3, #1
 8003716:	60fb      	str	r3, [r7, #12]
 8003718:	e018      	b.n	800374c <BSP_COM_Init+0x50>
 800371a:	79fb      	ldrb	r3, [r7, #7]
 800371c:	2294      	movs	r2, #148	@ 0x94
 800371e:	fb02 f303 	mul.w	r3, r2, r3
 8003722:	4a0d      	ldr	r2, [pc, #52]	@ (8003758 <BSP_COM_Init+0x5c>)
 8003724:	4413      	add	r3, r2
 8003726:	4618      	mov	r0, r3
 8003728:	f000 f852 	bl	80037d0 <COM1_MspInit>
 800372c:	79fb      	ldrb	r3, [r7, #7]
 800372e:	2294      	movs	r2, #148	@ 0x94
 8003730:	fb02 f303 	mul.w	r3, r2, r3
 8003734:	4a08      	ldr	r2, [pc, #32]	@ (8003758 <BSP_COM_Init+0x5c>)
 8003736:	4413      	add	r3, r2
 8003738:	6839      	ldr	r1, [r7, #0]
 800373a:	4618      	mov	r0, r3
 800373c:	f000 f80e 	bl	800375c <MX_LPUART1_Init>
 8003740:	4603      	mov	r3, r0
 8003742:	2b00      	cmp	r3, #0
 8003744:	d002      	beq.n	800374c <BSP_COM_Init+0x50>
 8003746:	f06f 0303 	mvn.w	r3, #3
 800374a:	e000      	b.n	800374e <BSP_COM_Init+0x52>
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	4618      	mov	r0, r3
 8003750:	3710      	adds	r7, #16
 8003752:	46bd      	mov	sp, r7
 8003754:	bd80      	pop	{r7, pc}
 8003756:	bf00      	nop
 8003758:	200009c8 	.word	0x200009c8

0800375c <MX_LPUART1_Init>:
 800375c:	b580      	push	{r7, lr}
 800375e:	b082      	sub	sp, #8
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]
 8003764:	6039      	str	r1, [r7, #0]
 8003766:	4b15      	ldr	r3, [pc, #84]	@ (80037bc <MX_LPUART1_Init+0x60>)
 8003768:	681a      	ldr	r2, [r3, #0]
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	601a      	str	r2, [r3, #0]
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	681a      	ldr	r2, [r3, #0]
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	605a      	str	r2, [r3, #4]
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	220c      	movs	r2, #12
 800377a:	615a      	str	r2, [r3, #20]
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	895b      	ldrh	r3, [r3, #10]
 8003780:	461a      	mov	r2, r3
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	611a      	str	r2, [r3, #16]
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	685a      	ldr	r2, [r3, #4]
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	609a      	str	r2, [r3, #8]
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	891b      	ldrh	r3, [r3, #8]
 8003792:	461a      	mov	r2, r3
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	60da      	str	r2, [r3, #12]
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	899b      	ldrh	r3, [r3, #12]
 800379c:	461a      	mov	r2, r3
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	619a      	str	r2, [r3, #24]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80037a8:	61da      	str	r2, [r3, #28]
 80037aa:	6878      	ldr	r0, [r7, #4]
 80037ac:	f005 fafc 	bl	8008da8 <HAL_UART_Init>
 80037b0:	4603      	mov	r3, r0
 80037b2:	4618      	mov	r0, r3
 80037b4:	3708      	adds	r7, #8
 80037b6:	46bd      	mov	sp, r7
 80037b8:	bd80      	pop	{r7, pc}
 80037ba:	bf00      	nop
 80037bc:	20000240 	.word	0x20000240

080037c0 <BUTTON_USER_EXTI_Callback>:
 80037c0:	b580      	push	{r7, lr}
 80037c2:	af00      	add	r7, sp, #0
 80037c4:	2000      	movs	r0, #0
 80037c6:	f7ff ff8d 	bl	80036e4 <BSP_PB_Callback>
 80037ca:	bf00      	nop
 80037cc:	bd80      	pop	{r7, pc}
	...

080037d0 <COM1_MspInit>:
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b08a      	sub	sp, #40	@ 0x28
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
 80037d8:	4b22      	ldr	r3, [pc, #136]	@ (8003864 <COM1_MspInit+0x94>)
 80037da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037dc:	4a21      	ldr	r2, [pc, #132]	@ (8003864 <COM1_MspInit+0x94>)
 80037de:	f043 0301 	orr.w	r3, r3, #1
 80037e2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80037e4:	4b1f      	ldr	r3, [pc, #124]	@ (8003864 <COM1_MspInit+0x94>)
 80037e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037e8:	f003 0301 	and.w	r3, r3, #1
 80037ec:	613b      	str	r3, [r7, #16]
 80037ee:	693b      	ldr	r3, [r7, #16]
 80037f0:	4b1c      	ldr	r3, [pc, #112]	@ (8003864 <COM1_MspInit+0x94>)
 80037f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037f4:	4a1b      	ldr	r2, [pc, #108]	@ (8003864 <COM1_MspInit+0x94>)
 80037f6:	f043 0301 	orr.w	r3, r3, #1
 80037fa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80037fc:	4b19      	ldr	r3, [pc, #100]	@ (8003864 <COM1_MspInit+0x94>)
 80037fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003800:	f003 0301 	and.w	r3, r3, #1
 8003804:	60fb      	str	r3, [r7, #12]
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	4b16      	ldr	r3, [pc, #88]	@ (8003864 <COM1_MspInit+0x94>)
 800380a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800380c:	4a15      	ldr	r2, [pc, #84]	@ (8003864 <COM1_MspInit+0x94>)
 800380e:	f043 0301 	orr.w	r3, r3, #1
 8003812:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8003814:	4b13      	ldr	r3, [pc, #76]	@ (8003864 <COM1_MspInit+0x94>)
 8003816:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003818:	f003 0301 	and.w	r3, r3, #1
 800381c:	60bb      	str	r3, [r7, #8]
 800381e:	68bb      	ldr	r3, [r7, #8]
 8003820:	2304      	movs	r3, #4
 8003822:	617b      	str	r3, [r7, #20]
 8003824:	2302      	movs	r3, #2
 8003826:	61bb      	str	r3, [r7, #24]
 8003828:	2302      	movs	r3, #2
 800382a:	623b      	str	r3, [r7, #32]
 800382c:	2301      	movs	r3, #1
 800382e:	61fb      	str	r3, [r7, #28]
 8003830:	230c      	movs	r3, #12
 8003832:	627b      	str	r3, [r7, #36]	@ 0x24
 8003834:	f107 0314 	add.w	r3, r7, #20
 8003838:	4619      	mov	r1, r3
 800383a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800383e:	f002 fc2f 	bl	80060a0 <HAL_GPIO_Init>
 8003842:	2308      	movs	r3, #8
 8003844:	617b      	str	r3, [r7, #20]
 8003846:	2302      	movs	r3, #2
 8003848:	61bb      	str	r3, [r7, #24]
 800384a:	230c      	movs	r3, #12
 800384c:	627b      	str	r3, [r7, #36]	@ 0x24
 800384e:	f107 0314 	add.w	r3, r7, #20
 8003852:	4619      	mov	r1, r3
 8003854:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003858:	f002 fc22 	bl	80060a0 <HAL_GPIO_Init>
 800385c:	bf00      	nop
 800385e:	3728      	adds	r7, #40	@ 0x28
 8003860:	46bd      	mov	sp, r7
 8003862:	bd80      	pop	{r7, pc}
 8003864:	40021000 	.word	0x40021000

08003868 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	b082      	sub	sp, #8
 800386c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800386e:	2300      	movs	r3, #0
 8003870:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003872:	2003      	movs	r0, #3
 8003874:	f001 fc5d 	bl	8005132 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003878:	200f      	movs	r0, #15
 800387a:	f7fd fab3 	bl	8000de4 <HAL_InitTick>
 800387e:	4603      	mov	r3, r0
 8003880:	2b00      	cmp	r3, #0
 8003882:	d002      	beq.n	800388a <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003884:	2301      	movs	r3, #1
 8003886:	71fb      	strb	r3, [r7, #7]
 8003888:	e001      	b.n	800388e <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800388a:	f7fd fa81 	bl	8000d90 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800388e:	79fb      	ldrb	r3, [r7, #7]

}
 8003890:	4618      	mov	r0, r3
 8003892:	3708      	adds	r7, #8
 8003894:	46bd      	mov	sp, r7
 8003896:	bd80      	pop	{r7, pc}

08003898 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003898:	b480      	push	{r7}
 800389a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800389c:	4b05      	ldr	r3, [pc, #20]	@ (80038b4 <HAL_IncTick+0x1c>)
 800389e:	681a      	ldr	r2, [r3, #0]
 80038a0:	4b05      	ldr	r3, [pc, #20]	@ (80038b8 <HAL_IncTick+0x20>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	4413      	add	r3, r2
 80038a6:	4a03      	ldr	r2, [pc, #12]	@ (80038b4 <HAL_IncTick+0x1c>)
 80038a8:	6013      	str	r3, [r2, #0]
}
 80038aa:	bf00      	nop
 80038ac:	46bd      	mov	sp, r7
 80038ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b2:	4770      	bx	lr
 80038b4:	20000a5c 	.word	0x20000a5c
 80038b8:	20000250 	.word	0x20000250

080038bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80038bc:	b480      	push	{r7}
 80038be:	af00      	add	r7, sp, #0
  return uwTick;
 80038c0:	4b03      	ldr	r3, [pc, #12]	@ (80038d0 <HAL_GetTick+0x14>)
 80038c2:	681b      	ldr	r3, [r3, #0]
}
 80038c4:	4618      	mov	r0, r3
 80038c6:	46bd      	mov	sp, r7
 80038c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038cc:	4770      	bx	lr
 80038ce:	bf00      	nop
 80038d0:	20000a5c 	.word	0x20000a5c

080038d4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80038d4:	b480      	push	{r7}
 80038d6:	b083      	sub	sp, #12
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
 80038dc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	689b      	ldr	r3, [r3, #8]
 80038e2:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80038e6:	683b      	ldr	r3, [r7, #0]
 80038e8:	431a      	orrs	r2, r3
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	609a      	str	r2, [r3, #8]
}
 80038ee:	bf00      	nop
 80038f0:	370c      	adds	r7, #12
 80038f2:	46bd      	mov	sp, r7
 80038f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f8:	4770      	bx	lr

080038fa <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80038fa:	b480      	push	{r7}
 80038fc:	b083      	sub	sp, #12
 80038fe:	af00      	add	r7, sp, #0
 8003900:	6078      	str	r0, [r7, #4]
 8003902:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	689b      	ldr	r3, [r3, #8]
 8003908:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	431a      	orrs	r2, r3
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	609a      	str	r2, [r3, #8]
}
 8003914:	bf00      	nop
 8003916:	370c      	adds	r7, #12
 8003918:	46bd      	mov	sp, r7
 800391a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391e:	4770      	bx	lr

08003920 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003920:	b480      	push	{r7}
 8003922:	b083      	sub	sp, #12
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	689b      	ldr	r3, [r3, #8]
 800392c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8003930:	4618      	mov	r0, r3
 8003932:	370c      	adds	r7, #12
 8003934:	46bd      	mov	sp, r7
 8003936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393a:	4770      	bx	lr

0800393c <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800393c:	b480      	push	{r7}
 800393e:	b087      	sub	sp, #28
 8003940:	af00      	add	r7, sp, #0
 8003942:	60f8      	str	r0, [r7, #12]
 8003944:	60b9      	str	r1, [r7, #8]
 8003946:	607a      	str	r2, [r7, #4]
 8003948:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	3360      	adds	r3, #96	@ 0x60
 800394e:	461a      	mov	r2, r3
 8003950:	68bb      	ldr	r3, [r7, #8]
 8003952:	009b      	lsls	r3, r3, #2
 8003954:	4413      	add	r3, r2
 8003956:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003958:	697b      	ldr	r3, [r7, #20]
 800395a:	681a      	ldr	r2, [r3, #0]
 800395c:	4b08      	ldr	r3, [pc, #32]	@ (8003980 <LL_ADC_SetOffset+0x44>)
 800395e:	4013      	ands	r3, r2
 8003960:	687a      	ldr	r2, [r7, #4]
 8003962:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8003966:	683a      	ldr	r2, [r7, #0]
 8003968:	430a      	orrs	r2, r1
 800396a:	4313      	orrs	r3, r2
 800396c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003970:	697b      	ldr	r3, [r7, #20]
 8003972:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8003974:	bf00      	nop
 8003976:	371c      	adds	r7, #28
 8003978:	46bd      	mov	sp, r7
 800397a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397e:	4770      	bx	lr
 8003980:	03fff000 	.word	0x03fff000

08003984 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003984:	b480      	push	{r7}
 8003986:	b085      	sub	sp, #20
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
 800398c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	3360      	adds	r3, #96	@ 0x60
 8003992:	461a      	mov	r2, r3
 8003994:	683b      	ldr	r3, [r7, #0]
 8003996:	009b      	lsls	r3, r3, #2
 8003998:	4413      	add	r3, r2
 800399a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80039a4:	4618      	mov	r0, r3
 80039a6:	3714      	adds	r7, #20
 80039a8:	46bd      	mov	sp, r7
 80039aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ae:	4770      	bx	lr

080039b0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80039b0:	b480      	push	{r7}
 80039b2:	b087      	sub	sp, #28
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	60f8      	str	r0, [r7, #12]
 80039b8:	60b9      	str	r1, [r7, #8]
 80039ba:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	3360      	adds	r3, #96	@ 0x60
 80039c0:	461a      	mov	r2, r3
 80039c2:	68bb      	ldr	r3, [r7, #8]
 80039c4:	009b      	lsls	r3, r3, #2
 80039c6:	4413      	add	r3, r2
 80039c8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80039ca:	697b      	ldr	r3, [r7, #20]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	431a      	orrs	r2, r3
 80039d6:	697b      	ldr	r3, [r7, #20]
 80039d8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80039da:	bf00      	nop
 80039dc:	371c      	adds	r7, #28
 80039de:	46bd      	mov	sp, r7
 80039e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e4:	4770      	bx	lr

080039e6 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80039e6:	b480      	push	{r7}
 80039e8:	b087      	sub	sp, #28
 80039ea:	af00      	add	r7, sp, #0
 80039ec:	60f8      	str	r0, [r7, #12]
 80039ee:	60b9      	str	r1, [r7, #8]
 80039f0:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	3360      	adds	r3, #96	@ 0x60
 80039f6:	461a      	mov	r2, r3
 80039f8:	68bb      	ldr	r3, [r7, #8]
 80039fa:	009b      	lsls	r3, r3, #2
 80039fc:	4413      	add	r3, r2
 80039fe:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003a00:	697b      	ldr	r3, [r7, #20]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	431a      	orrs	r2, r3
 8003a0c:	697b      	ldr	r3, [r7, #20]
 8003a0e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8003a10:	bf00      	nop
 8003a12:	371c      	adds	r7, #28
 8003a14:	46bd      	mov	sp, r7
 8003a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1a:	4770      	bx	lr

08003a1c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8003a1c:	b480      	push	{r7}
 8003a1e:	b087      	sub	sp, #28
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	60f8      	str	r0, [r7, #12]
 8003a24:	60b9      	str	r1, [r7, #8]
 8003a26:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	3360      	adds	r3, #96	@ 0x60
 8003a2c:	461a      	mov	r2, r3
 8003a2e:	68bb      	ldr	r3, [r7, #8]
 8003a30:	009b      	lsls	r3, r3, #2
 8003a32:	4413      	add	r3, r2
 8003a34:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003a36:	697b      	ldr	r3, [r7, #20]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	431a      	orrs	r2, r3
 8003a42:	697b      	ldr	r3, [r7, #20]
 8003a44:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8003a46:	bf00      	nop
 8003a48:	371c      	adds	r7, #28
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a50:	4770      	bx	lr

08003a52 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8003a52:	b480      	push	{r7}
 8003a54:	b083      	sub	sp, #12
 8003a56:	af00      	add	r7, sp, #0
 8003a58:	6078      	str	r0, [r7, #4]
 8003a5a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	695b      	ldr	r3, [r3, #20]
 8003a60:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003a64:	683b      	ldr	r3, [r7, #0]
 8003a66:	431a      	orrs	r2, r3
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	615a      	str	r2, [r3, #20]
}
 8003a6c:	bf00      	nop
 8003a6e:	370c      	adds	r7, #12
 8003a70:	46bd      	mov	sp, r7
 8003a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a76:	4770      	bx	lr

08003a78 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8003a78:	b480      	push	{r7}
 8003a7a:	b083      	sub	sp, #12
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	68db      	ldr	r3, [r3, #12]
 8003a84:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d101      	bne.n	8003a90 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003a8c:	2301      	movs	r3, #1
 8003a8e:	e000      	b.n	8003a92 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003a90:	2300      	movs	r3, #0
}
 8003a92:	4618      	mov	r0, r3
 8003a94:	370c      	adds	r7, #12
 8003a96:	46bd      	mov	sp, r7
 8003a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9c:	4770      	bx	lr

08003a9e <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003a9e:	b480      	push	{r7}
 8003aa0:	b087      	sub	sp, #28
 8003aa2:	af00      	add	r7, sp, #0
 8003aa4:	60f8      	str	r0, [r7, #12]
 8003aa6:	60b9      	str	r1, [r7, #8]
 8003aa8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	3330      	adds	r3, #48	@ 0x30
 8003aae:	461a      	mov	r2, r3
 8003ab0:	68bb      	ldr	r3, [r7, #8]
 8003ab2:	0a1b      	lsrs	r3, r3, #8
 8003ab4:	009b      	lsls	r3, r3, #2
 8003ab6:	f003 030c 	and.w	r3, r3, #12
 8003aba:	4413      	add	r3, r2
 8003abc:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8003abe:	697b      	ldr	r3, [r7, #20]
 8003ac0:	681a      	ldr	r2, [r3, #0]
 8003ac2:	68bb      	ldr	r3, [r7, #8]
 8003ac4:	f003 031f 	and.w	r3, r3, #31
 8003ac8:	211f      	movs	r1, #31
 8003aca:	fa01 f303 	lsl.w	r3, r1, r3
 8003ace:	43db      	mvns	r3, r3
 8003ad0:	401a      	ands	r2, r3
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	0e9b      	lsrs	r3, r3, #26
 8003ad6:	f003 011f 	and.w	r1, r3, #31
 8003ada:	68bb      	ldr	r3, [r7, #8]
 8003adc:	f003 031f 	and.w	r3, r3, #31
 8003ae0:	fa01 f303 	lsl.w	r3, r1, r3
 8003ae4:	431a      	orrs	r2, r3
 8003ae6:	697b      	ldr	r3, [r7, #20]
 8003ae8:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003aea:	bf00      	nop
 8003aec:	371c      	adds	r7, #28
 8003aee:	46bd      	mov	sp, r7
 8003af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af4:	4770      	bx	lr

08003af6 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003af6:	b480      	push	{r7}
 8003af8:	b087      	sub	sp, #28
 8003afa:	af00      	add	r7, sp, #0
 8003afc:	60f8      	str	r0, [r7, #12]
 8003afe:	60b9      	str	r1, [r7, #8]
 8003b00:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	3314      	adds	r3, #20
 8003b06:	461a      	mov	r2, r3
 8003b08:	68bb      	ldr	r3, [r7, #8]
 8003b0a:	0e5b      	lsrs	r3, r3, #25
 8003b0c:	009b      	lsls	r3, r3, #2
 8003b0e:	f003 0304 	and.w	r3, r3, #4
 8003b12:	4413      	add	r3, r2
 8003b14:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8003b16:	697b      	ldr	r3, [r7, #20]
 8003b18:	681a      	ldr	r2, [r3, #0]
 8003b1a:	68bb      	ldr	r3, [r7, #8]
 8003b1c:	0d1b      	lsrs	r3, r3, #20
 8003b1e:	f003 031f 	and.w	r3, r3, #31
 8003b22:	2107      	movs	r1, #7
 8003b24:	fa01 f303 	lsl.w	r3, r1, r3
 8003b28:	43db      	mvns	r3, r3
 8003b2a:	401a      	ands	r2, r3
 8003b2c:	68bb      	ldr	r3, [r7, #8]
 8003b2e:	0d1b      	lsrs	r3, r3, #20
 8003b30:	f003 031f 	and.w	r3, r3, #31
 8003b34:	6879      	ldr	r1, [r7, #4]
 8003b36:	fa01 f303 	lsl.w	r3, r1, r3
 8003b3a:	431a      	orrs	r2, r3
 8003b3c:	697b      	ldr	r3, [r7, #20]
 8003b3e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003b40:	bf00      	nop
 8003b42:	371c      	adds	r7, #28
 8003b44:	46bd      	mov	sp, r7
 8003b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4a:	4770      	bx	lr

08003b4c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	b085      	sub	sp, #20
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	60f8      	str	r0, [r7, #12]
 8003b54:	60b9      	str	r1, [r7, #8]
 8003b56:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8003b5e:	68bb      	ldr	r3, [r7, #8]
 8003b60:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b64:	43db      	mvns	r3, r3
 8003b66:	401a      	ands	r2, r3
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	f003 0318 	and.w	r3, r3, #24
 8003b6e:	4908      	ldr	r1, [pc, #32]	@ (8003b90 <LL_ADC_SetChannelSingleDiff+0x44>)
 8003b70:	40d9      	lsrs	r1, r3
 8003b72:	68bb      	ldr	r3, [r7, #8]
 8003b74:	400b      	ands	r3, r1
 8003b76:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b7a:	431a      	orrs	r2, r3
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8003b82:	bf00      	nop
 8003b84:	3714      	adds	r7, #20
 8003b86:	46bd      	mov	sp, r7
 8003b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8c:	4770      	bx	lr
 8003b8e:	bf00      	nop
 8003b90:	0007ffff 	.word	0x0007ffff

08003b94 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003b94:	b480      	push	{r7}
 8003b96:	b083      	sub	sp, #12
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	689b      	ldr	r3, [r3, #8]
 8003ba0:	f003 031f 	and.w	r3, r3, #31
}
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	370c      	adds	r7, #12
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bae:	4770      	bx	lr

08003bb0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003bb0:	b480      	push	{r7}
 8003bb2:	b083      	sub	sp, #12
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	689b      	ldr	r3, [r3, #8]
 8003bbc:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8003bc0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003bc4:	687a      	ldr	r2, [r7, #4]
 8003bc6:	6093      	str	r3, [r2, #8]
}
 8003bc8:	bf00      	nop
 8003bca:	370c      	adds	r7, #12
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd2:	4770      	bx	lr

08003bd4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8003bd4:	b480      	push	{r7}
 8003bd6:	b083      	sub	sp, #12
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	689b      	ldr	r3, [r3, #8]
 8003be0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003be4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003be8:	d101      	bne.n	8003bee <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003bea:	2301      	movs	r3, #1
 8003bec:	e000      	b.n	8003bf0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003bee:	2300      	movs	r3, #0
}
 8003bf0:	4618      	mov	r0, r3
 8003bf2:	370c      	adds	r7, #12
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfa:	4770      	bx	lr

08003bfc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003bfc:	b480      	push	{r7}
 8003bfe:	b083      	sub	sp, #12
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	689b      	ldr	r3, [r3, #8]
 8003c08:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8003c0c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003c10:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003c18:	bf00      	nop
 8003c1a:	370c      	adds	r7, #12
 8003c1c:	46bd      	mov	sp, r7
 8003c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c22:	4770      	bx	lr

08003c24 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8003c24:	b480      	push	{r7}
 8003c26:	b083      	sub	sp, #12
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	689b      	ldr	r3, [r3, #8]
 8003c30:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c34:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003c38:	d101      	bne.n	8003c3e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003c3a:	2301      	movs	r3, #1
 8003c3c:	e000      	b.n	8003c40 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003c3e:	2300      	movs	r3, #0
}
 8003c40:	4618      	mov	r0, r3
 8003c42:	370c      	adds	r7, #12
 8003c44:	46bd      	mov	sp, r7
 8003c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4a:	4770      	bx	lr

08003c4c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003c4c:	b480      	push	{r7}
 8003c4e:	b083      	sub	sp, #12
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	689b      	ldr	r3, [r3, #8]
 8003c58:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003c5c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003c60:	f043 0201 	orr.w	r2, r3, #1
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003c68:	bf00      	nop
 8003c6a:	370c      	adds	r7, #12
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c72:	4770      	bx	lr

08003c74 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8003c74:	b480      	push	{r7}
 8003c76:	b083      	sub	sp, #12
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	689b      	ldr	r3, [r3, #8]
 8003c80:	f003 0301 	and.w	r3, r3, #1
 8003c84:	2b01      	cmp	r3, #1
 8003c86:	d101      	bne.n	8003c8c <LL_ADC_IsEnabled+0x18>
 8003c88:	2301      	movs	r3, #1
 8003c8a:	e000      	b.n	8003c8e <LL_ADC_IsEnabled+0x1a>
 8003c8c:	2300      	movs	r3, #0
}
 8003c8e:	4618      	mov	r0, r3
 8003c90:	370c      	adds	r7, #12
 8003c92:	46bd      	mov	sp, r7
 8003c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c98:	4770      	bx	lr

08003c9a <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003c9a:	b480      	push	{r7}
 8003c9c:	b083      	sub	sp, #12
 8003c9e:	af00      	add	r7, sp, #0
 8003ca0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	689b      	ldr	r3, [r3, #8]
 8003ca6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003caa:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003cae:	f043 0204 	orr.w	r2, r3, #4
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003cb6:	bf00      	nop
 8003cb8:	370c      	adds	r7, #12
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc0:	4770      	bx	lr

08003cc2 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003cc2:	b480      	push	{r7}
 8003cc4:	b083      	sub	sp, #12
 8003cc6:	af00      	add	r7, sp, #0
 8003cc8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	689b      	ldr	r3, [r3, #8]
 8003cce:	f003 0304 	and.w	r3, r3, #4
 8003cd2:	2b04      	cmp	r3, #4
 8003cd4:	d101      	bne.n	8003cda <LL_ADC_REG_IsConversionOngoing+0x18>
 8003cd6:	2301      	movs	r3, #1
 8003cd8:	e000      	b.n	8003cdc <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003cda:	2300      	movs	r3, #0
}
 8003cdc:	4618      	mov	r0, r3
 8003cde:	370c      	adds	r7, #12
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce6:	4770      	bx	lr

08003ce8 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003ce8:	b480      	push	{r7}
 8003cea:	b083      	sub	sp, #12
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	689b      	ldr	r3, [r3, #8]
 8003cf4:	f003 0308 	and.w	r3, r3, #8
 8003cf8:	2b08      	cmp	r3, #8
 8003cfa:	d101      	bne.n	8003d00 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003cfc:	2301      	movs	r3, #1
 8003cfe:	e000      	b.n	8003d02 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003d00:	2300      	movs	r3, #0
}
 8003d02:	4618      	mov	r0, r3
 8003d04:	370c      	adds	r7, #12
 8003d06:	46bd      	mov	sp, r7
 8003d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0c:	4770      	bx	lr
	...

08003d10 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003d10:	b590      	push	{r4, r7, lr}
 8003d12:	b089      	sub	sp, #36	@ 0x24
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003d18:	2300      	movs	r3, #0
 8003d1a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d101      	bne.n	8003d2a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8003d26:	2301      	movs	r3, #1
 8003d28:	e167      	b.n	8003ffa <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	695b      	ldr	r3, [r3, #20]
 8003d2e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d109      	bne.n	8003d4c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003d38:	6878      	ldr	r0, [r7, #4]
 8003d3a:	f7fc fcaf 	bl	800069c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2200      	movs	r2, #0
 8003d42:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2200      	movs	r2, #0
 8003d48:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	4618      	mov	r0, r3
 8003d52:	f7ff ff3f 	bl	8003bd4 <LL_ADC_IsDeepPowerDownEnabled>
 8003d56:	4603      	mov	r3, r0
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d004      	beq.n	8003d66 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	4618      	mov	r0, r3
 8003d62:	f7ff ff25 	bl	8003bb0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	f7ff ff5a 	bl	8003c24 <LL_ADC_IsInternalRegulatorEnabled>
 8003d70:	4603      	mov	r3, r0
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d115      	bne.n	8003da2 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	f7ff ff3e 	bl	8003bfc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003d80:	4ba0      	ldr	r3, [pc, #640]	@ (8004004 <HAL_ADC_Init+0x2f4>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	099b      	lsrs	r3, r3, #6
 8003d86:	4aa0      	ldr	r2, [pc, #640]	@ (8004008 <HAL_ADC_Init+0x2f8>)
 8003d88:	fba2 2303 	umull	r2, r3, r2, r3
 8003d8c:	099b      	lsrs	r3, r3, #6
 8003d8e:	3301      	adds	r3, #1
 8003d90:	005b      	lsls	r3, r3, #1
 8003d92:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003d94:	e002      	b.n	8003d9c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	3b01      	subs	r3, #1
 8003d9a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d1f9      	bne.n	8003d96 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	4618      	mov	r0, r3
 8003da8:	f7ff ff3c 	bl	8003c24 <LL_ADC_IsInternalRegulatorEnabled>
 8003dac:	4603      	mov	r3, r0
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d10d      	bne.n	8003dce <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003db6:	f043 0210 	orr.w	r2, r3, #16
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003dc2:	f043 0201 	orr.w	r2, r3, #1
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8003dca:	2301      	movs	r3, #1
 8003dcc:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	f7ff ff75 	bl	8003cc2 <LL_ADC_REG_IsConversionOngoing>
 8003dd8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dde:	f003 0310 	and.w	r3, r3, #16
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	f040 8100 	bne.w	8003fe8 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8003de8:	697b      	ldr	r3, [r7, #20]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	f040 80fc 	bne.w	8003fe8 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003df4:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003df8:	f043 0202 	orr.w	r2, r3, #2
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	4618      	mov	r0, r3
 8003e06:	f7ff ff35 	bl	8003c74 <LL_ADC_IsEnabled>
 8003e0a:	4603      	mov	r3, r0
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d111      	bne.n	8003e34 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003e10:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003e14:	f7ff ff2e 	bl	8003c74 <LL_ADC_IsEnabled>
 8003e18:	4604      	mov	r4, r0
 8003e1a:	487c      	ldr	r0, [pc, #496]	@ (800400c <HAL_ADC_Init+0x2fc>)
 8003e1c:	f7ff ff2a 	bl	8003c74 <LL_ADC_IsEnabled>
 8003e20:	4603      	mov	r3, r0
 8003e22:	4323      	orrs	r3, r4
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d105      	bne.n	8003e34 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	685b      	ldr	r3, [r3, #4]
 8003e2c:	4619      	mov	r1, r3
 8003e2e:	4878      	ldr	r0, [pc, #480]	@ (8004010 <HAL_ADC_Init+0x300>)
 8003e30:	f7ff fd50 	bl	80038d4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	7f5b      	ldrb	r3, [r3, #29]
 8003e38:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003e3e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8003e44:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8003e4a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003e52:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003e54:	4313      	orrs	r3, r2
 8003e56:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003e5e:	2b01      	cmp	r3, #1
 8003e60:	d106      	bne.n	8003e70 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e66:	3b01      	subs	r3, #1
 8003e68:	045b      	lsls	r3, r3, #17
 8003e6a:	69ba      	ldr	r2, [r7, #24]
 8003e6c:	4313      	orrs	r3, r2
 8003e6e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d009      	beq.n	8003e8c <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e7c:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e84:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003e86:	69ba      	ldr	r2, [r7, #24]
 8003e88:	4313      	orrs	r3, r2
 8003e8a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	68da      	ldr	r2, [r3, #12]
 8003e92:	4b60      	ldr	r3, [pc, #384]	@ (8004014 <HAL_ADC_Init+0x304>)
 8003e94:	4013      	ands	r3, r2
 8003e96:	687a      	ldr	r2, [r7, #4]
 8003e98:	6812      	ldr	r2, [r2, #0]
 8003e9a:	69b9      	ldr	r1, [r7, #24]
 8003e9c:	430b      	orrs	r3, r1
 8003e9e:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	691b      	ldr	r3, [r3, #16]
 8003ea6:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	430a      	orrs	r2, r1
 8003eb4:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	4618      	mov	r0, r3
 8003ebc:	f7ff ff14 	bl	8003ce8 <LL_ADC_INJ_IsConversionOngoing>
 8003ec0:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003ec2:	697b      	ldr	r3, [r7, #20]
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d16d      	bne.n	8003fa4 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003ec8:	693b      	ldr	r3, [r7, #16]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d16a      	bne.n	8003fa4 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003ed2:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003eda:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003edc:	4313      	orrs	r3, r2
 8003ede:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	68db      	ldr	r3, [r3, #12]
 8003ee6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003eea:	f023 0302 	bic.w	r3, r3, #2
 8003eee:	687a      	ldr	r2, [r7, #4]
 8003ef0:	6812      	ldr	r2, [r2, #0]
 8003ef2:	69b9      	ldr	r1, [r7, #24]
 8003ef4:	430b      	orrs	r3, r1
 8003ef6:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	691b      	ldr	r3, [r3, #16]
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d017      	beq.n	8003f30 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	691a      	ldr	r2, [r3, #16]
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8003f0e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003f18:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003f1c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003f20:	687a      	ldr	r2, [r7, #4]
 8003f22:	6911      	ldr	r1, [r2, #16]
 8003f24:	687a      	ldr	r2, [r7, #4]
 8003f26:	6812      	ldr	r2, [r2, #0]
 8003f28:	430b      	orrs	r3, r1
 8003f2a:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8003f2e:	e013      	b.n	8003f58 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	691a      	ldr	r2, [r3, #16]
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8003f3e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003f48:	687a      	ldr	r2, [r7, #4]
 8003f4a:	6812      	ldr	r2, [r2, #0]
 8003f4c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003f50:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003f54:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003f5e:	2b01      	cmp	r3, #1
 8003f60:	d118      	bne.n	8003f94 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	691b      	ldr	r3, [r3, #16]
 8003f68:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8003f6c:	f023 0304 	bic.w	r3, r3, #4
 8003f70:	687a      	ldr	r2, [r7, #4]
 8003f72:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8003f74:	687a      	ldr	r2, [r7, #4]
 8003f76:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003f78:	4311      	orrs	r1, r2
 8003f7a:	687a      	ldr	r2, [r7, #4]
 8003f7c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003f7e:	4311      	orrs	r1, r2
 8003f80:	687a      	ldr	r2, [r7, #4]
 8003f82:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003f84:	430a      	orrs	r2, r1
 8003f86:	431a      	orrs	r2, r3
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f042 0201 	orr.w	r2, r2, #1
 8003f90:	611a      	str	r2, [r3, #16]
 8003f92:	e007      	b.n	8003fa4 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	691a      	ldr	r2, [r3, #16]
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f022 0201 	bic.w	r2, r2, #1
 8003fa2:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	695b      	ldr	r3, [r3, #20]
 8003fa8:	2b01      	cmp	r3, #1
 8003faa:	d10c      	bne.n	8003fc6 <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fb2:	f023 010f 	bic.w	r1, r3, #15
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6a1b      	ldr	r3, [r3, #32]
 8003fba:	1e5a      	subs	r2, r3, #1
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	430a      	orrs	r2, r1
 8003fc2:	631a      	str	r2, [r3, #48]	@ 0x30
 8003fc4:	e007      	b.n	8003fd6 <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f022 020f 	bic.w	r2, r2, #15
 8003fd4:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fda:	f023 0303 	bic.w	r3, r3, #3
 8003fde:	f043 0201 	orr.w	r2, r3, #1
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003fe6:	e007      	b.n	8003ff8 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fec:	f043 0210 	orr.w	r2, r3, #16
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003ff4:	2301      	movs	r3, #1
 8003ff6:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003ff8:	7ffb      	ldrb	r3, [r7, #31]
}
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	3724      	adds	r7, #36	@ 0x24
 8003ffe:	46bd      	mov	sp, r7
 8004000:	bd90      	pop	{r4, r7, pc}
 8004002:	bf00      	nop
 8004004:	20000000 	.word	0x20000000
 8004008:	053e2d63 	.word	0x053e2d63
 800400c:	50000100 	.word	0x50000100
 8004010:	50000300 	.word	0x50000300
 8004014:	fff04007 	.word	0xfff04007

08004018 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8004018:	b580      	push	{r7, lr}
 800401a:	b086      	sub	sp, #24
 800401c:	af00      	add	r7, sp, #0
 800401e:	60f8      	str	r0, [r7, #12]
 8004020:	60b9      	str	r1, [r7, #8]
 8004022:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004024:	4851      	ldr	r0, [pc, #324]	@ (800416c <HAL_ADC_Start_DMA+0x154>)
 8004026:	f7ff fdb5 	bl	8003b94 <LL_ADC_GetMultimode>
 800402a:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	4618      	mov	r0, r3
 8004032:	f7ff fe46 	bl	8003cc2 <LL_ADC_REG_IsConversionOngoing>
 8004036:	4603      	mov	r3, r0
 8004038:	2b00      	cmp	r3, #0
 800403a:	f040 808f 	bne.w	800415c <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004044:	2b01      	cmp	r3, #1
 8004046:	d101      	bne.n	800404c <HAL_ADC_Start_DMA+0x34>
 8004048:	2302      	movs	r3, #2
 800404a:	e08a      	b.n	8004162 <HAL_ADC_Start_DMA+0x14a>
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	2201      	movs	r2, #1
 8004050:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8004054:	693b      	ldr	r3, [r7, #16]
 8004056:	2b00      	cmp	r3, #0
 8004058:	d005      	beq.n	8004066 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800405a:	693b      	ldr	r3, [r7, #16]
 800405c:	2b05      	cmp	r3, #5
 800405e:	d002      	beq.n	8004066 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004060:	693b      	ldr	r3, [r7, #16]
 8004062:	2b09      	cmp	r3, #9
 8004064:	d173      	bne.n	800414e <HAL_ADC_Start_DMA+0x136>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8004066:	68f8      	ldr	r0, [r7, #12]
 8004068:	f000 fc98 	bl	800499c <ADC_Enable>
 800406c:	4603      	mov	r3, r0
 800406e:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8004070:	7dfb      	ldrb	r3, [r7, #23]
 8004072:	2b00      	cmp	r3, #0
 8004074:	d166      	bne.n	8004144 <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800407a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800407e:	f023 0301 	bic.w	r3, r3, #1
 8004082:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	4a38      	ldr	r2, [pc, #224]	@ (8004170 <HAL_ADC_Start_DMA+0x158>)
 8004090:	4293      	cmp	r3, r2
 8004092:	d002      	beq.n	800409a <HAL_ADC_Start_DMA+0x82>
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	e001      	b.n	800409e <HAL_ADC_Start_DMA+0x86>
 800409a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800409e:	68fa      	ldr	r2, [r7, #12]
 80040a0:	6812      	ldr	r2, [r2, #0]
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d002      	beq.n	80040ac <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80040a6:	693b      	ldr	r3, [r7, #16]
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d105      	bne.n	80040b8 <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040b0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040bc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d006      	beq.n	80040d2 <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040c8:	f023 0206 	bic.w	r2, r3, #6
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	661a      	str	r2, [r3, #96]	@ 0x60
 80040d0:	e002      	b.n	80040d8 <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	2200      	movs	r2, #0
 80040d6:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040dc:	4a25      	ldr	r2, [pc, #148]	@ (8004174 <HAL_ADC_Start_DMA+0x15c>)
 80040de:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040e4:	4a24      	ldr	r2, [pc, #144]	@ (8004178 <HAL_ADC_Start_DMA+0x160>)
 80040e6:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040ec:	4a23      	ldr	r2, [pc, #140]	@ (800417c <HAL_ADC_Start_DMA+0x164>)
 80040ee:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	221c      	movs	r2, #28
 80040f6:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	2200      	movs	r2, #0
 80040fc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	685a      	ldr	r2, [r3, #4]
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f042 0210 	orr.w	r2, r2, #16
 800410e:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	68da      	ldr	r2, [r3, #12]
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f042 0201 	orr.w	r2, r2, #1
 800411e:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	3340      	adds	r3, #64	@ 0x40
 800412a:	4619      	mov	r1, r3
 800412c:	68ba      	ldr	r2, [r7, #8]
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	f001 f8da 	bl	80052e8 <HAL_DMA_Start_IT>
 8004134:	4603      	mov	r3, r0
 8004136:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	4618      	mov	r0, r3
 800413e:	f7ff fdac 	bl	8003c9a <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8004142:	e00d      	b.n	8004160 <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	2200      	movs	r2, #0
 8004148:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 800414c:	e008      	b.n	8004160 <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 800414e:	2301      	movs	r3, #1
 8004150:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	2200      	movs	r2, #0
 8004156:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 800415a:	e001      	b.n	8004160 <HAL_ADC_Start_DMA+0x148>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800415c:	2302      	movs	r3, #2
 800415e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8004160:	7dfb      	ldrb	r3, [r7, #23]
}
 8004162:	4618      	mov	r0, r3
 8004164:	3718      	adds	r7, #24
 8004166:	46bd      	mov	sp, r7
 8004168:	bd80      	pop	{r7, pc}
 800416a:	bf00      	nop
 800416c:	50000300 	.word	0x50000300
 8004170:	50000100 	.word	0x50000100
 8004174:	08004aa9 	.word	0x08004aa9
 8004178:	08004b81 	.word	0x08004b81
 800417c:	08004b9d 	.word	0x08004b9d

08004180 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004180:	b480      	push	{r7}
 8004182:	b083      	sub	sp, #12
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8004188:	bf00      	nop
 800418a:	370c      	adds	r7, #12
 800418c:	46bd      	mov	sp, r7
 800418e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004192:	4770      	bx	lr

08004194 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004194:	b480      	push	{r7}
 8004196:	b083      	sub	sp, #12
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800419c:	bf00      	nop
 800419e:	370c      	adds	r7, #12
 80041a0:	46bd      	mov	sp, r7
 80041a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a6:	4770      	bx	lr

080041a8 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80041a8:	b480      	push	{r7}
 80041aa:	b083      	sub	sp, #12
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80041b0:	bf00      	nop
 80041b2:	370c      	adds	r7, #12
 80041b4:	46bd      	mov	sp, r7
 80041b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ba:	4770      	bx	lr

080041bc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	b0b6      	sub	sp, #216	@ 0xd8
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
 80041c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80041c6:	2300      	movs	r3, #0
 80041c8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80041cc:	2300      	movs	r3, #0
 80041ce:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80041d6:	2b01      	cmp	r3, #1
 80041d8:	d101      	bne.n	80041de <HAL_ADC_ConfigChannel+0x22>
 80041da:	2302      	movs	r3, #2
 80041dc:	e3c8      	b.n	8004970 <HAL_ADC_ConfigChannel+0x7b4>
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	2201      	movs	r2, #1
 80041e2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	4618      	mov	r0, r3
 80041ec:	f7ff fd69 	bl	8003cc2 <LL_ADC_REG_IsConversionOngoing>
 80041f0:	4603      	mov	r3, r0
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	f040 83ad 	bne.w	8004952 <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6818      	ldr	r0, [r3, #0]
 80041fc:	683b      	ldr	r3, [r7, #0]
 80041fe:	6859      	ldr	r1, [r3, #4]
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	461a      	mov	r2, r3
 8004206:	f7ff fc4a 	bl	8003a9e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	4618      	mov	r0, r3
 8004210:	f7ff fd57 	bl	8003cc2 <LL_ADC_REG_IsConversionOngoing>
 8004214:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	4618      	mov	r0, r3
 800421e:	f7ff fd63 	bl	8003ce8 <LL_ADC_INJ_IsConversionOngoing>
 8004222:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004226:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800422a:	2b00      	cmp	r3, #0
 800422c:	f040 81d9 	bne.w	80045e2 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004230:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004234:	2b00      	cmp	r3, #0
 8004236:	f040 81d4 	bne.w	80045e2 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	689b      	ldr	r3, [r3, #8]
 800423e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004242:	d10f      	bne.n	8004264 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6818      	ldr	r0, [r3, #0]
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	2200      	movs	r2, #0
 800424e:	4619      	mov	r1, r3
 8004250:	f7ff fc51 	bl	8003af6 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800425c:	4618      	mov	r0, r3
 800425e:	f7ff fbf8 	bl	8003a52 <LL_ADC_SetSamplingTimeCommonConfig>
 8004262:	e00e      	b.n	8004282 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	6818      	ldr	r0, [r3, #0]
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	6819      	ldr	r1, [r3, #0]
 800426c:	683b      	ldr	r3, [r7, #0]
 800426e:	689b      	ldr	r3, [r3, #8]
 8004270:	461a      	mov	r2, r3
 8004272:	f7ff fc40 	bl	8003af6 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	2100      	movs	r1, #0
 800427c:	4618      	mov	r0, r3
 800427e:	f7ff fbe8 	bl	8003a52 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8004282:	683b      	ldr	r3, [r7, #0]
 8004284:	695a      	ldr	r2, [r3, #20]
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	68db      	ldr	r3, [r3, #12]
 800428c:	08db      	lsrs	r3, r3, #3
 800428e:	f003 0303 	and.w	r3, r3, #3
 8004292:	005b      	lsls	r3, r3, #1
 8004294:	fa02 f303 	lsl.w	r3, r2, r3
 8004298:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800429c:	683b      	ldr	r3, [r7, #0]
 800429e:	691b      	ldr	r3, [r3, #16]
 80042a0:	2b04      	cmp	r3, #4
 80042a2:	d022      	beq.n	80042ea <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6818      	ldr	r0, [r3, #0]
 80042a8:	683b      	ldr	r3, [r7, #0]
 80042aa:	6919      	ldr	r1, [r3, #16]
 80042ac:	683b      	ldr	r3, [r7, #0]
 80042ae:	681a      	ldr	r2, [r3, #0]
 80042b0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80042b4:	f7ff fb42 	bl	800393c <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6818      	ldr	r0, [r3, #0]
 80042bc:	683b      	ldr	r3, [r7, #0]
 80042be:	6919      	ldr	r1, [r3, #16]
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	699b      	ldr	r3, [r3, #24]
 80042c4:	461a      	mov	r2, r3
 80042c6:	f7ff fb8e 	bl	80039e6 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6818      	ldr	r0, [r3, #0]
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80042d6:	2b01      	cmp	r3, #1
 80042d8:	d102      	bne.n	80042e0 <HAL_ADC_ConfigChannel+0x124>
 80042da:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80042de:	e000      	b.n	80042e2 <HAL_ADC_ConfigChannel+0x126>
 80042e0:	2300      	movs	r3, #0
 80042e2:	461a      	mov	r2, r3
 80042e4:	f7ff fb9a 	bl	8003a1c <LL_ADC_SetOffsetSaturation>
 80042e8:	e17b      	b.n	80045e2 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	2100      	movs	r1, #0
 80042f0:	4618      	mov	r0, r3
 80042f2:	f7ff fb47 	bl	8003984 <LL_ADC_GetOffsetChannel>
 80042f6:	4603      	mov	r3, r0
 80042f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d10a      	bne.n	8004316 <HAL_ADC_ConfigChannel+0x15a>
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	2100      	movs	r1, #0
 8004306:	4618      	mov	r0, r3
 8004308:	f7ff fb3c 	bl	8003984 <LL_ADC_GetOffsetChannel>
 800430c:	4603      	mov	r3, r0
 800430e:	0e9b      	lsrs	r3, r3, #26
 8004310:	f003 021f 	and.w	r2, r3, #31
 8004314:	e01e      	b.n	8004354 <HAL_ADC_ConfigChannel+0x198>
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	2100      	movs	r1, #0
 800431c:	4618      	mov	r0, r3
 800431e:	f7ff fb31 	bl	8003984 <LL_ADC_GetOffsetChannel>
 8004322:	4603      	mov	r3, r0
 8004324:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004328:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800432c:	fa93 f3a3 	rbit	r3, r3
 8004330:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004334:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004338:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800433c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004340:	2b00      	cmp	r3, #0
 8004342:	d101      	bne.n	8004348 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8004344:	2320      	movs	r3, #32
 8004346:	e004      	b.n	8004352 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8004348:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800434c:	fab3 f383 	clz	r3, r3
 8004350:	b2db      	uxtb	r3, r3
 8004352:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004354:	683b      	ldr	r3, [r7, #0]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800435c:	2b00      	cmp	r3, #0
 800435e:	d105      	bne.n	800436c <HAL_ADC_ConfigChannel+0x1b0>
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	0e9b      	lsrs	r3, r3, #26
 8004366:	f003 031f 	and.w	r3, r3, #31
 800436a:	e018      	b.n	800439e <HAL_ADC_ConfigChannel+0x1e2>
 800436c:	683b      	ldr	r3, [r7, #0]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004374:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004378:	fa93 f3a3 	rbit	r3, r3
 800437c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8004380:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004384:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8004388:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800438c:	2b00      	cmp	r3, #0
 800438e:	d101      	bne.n	8004394 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8004390:	2320      	movs	r3, #32
 8004392:	e004      	b.n	800439e <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8004394:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004398:	fab3 f383 	clz	r3, r3
 800439c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800439e:	429a      	cmp	r2, r3
 80043a0:	d106      	bne.n	80043b0 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	2200      	movs	r2, #0
 80043a8:	2100      	movs	r1, #0
 80043aa:	4618      	mov	r0, r3
 80043ac:	f7ff fb00 	bl	80039b0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	2101      	movs	r1, #1
 80043b6:	4618      	mov	r0, r3
 80043b8:	f7ff fae4 	bl	8003984 <LL_ADC_GetOffsetChannel>
 80043bc:	4603      	mov	r3, r0
 80043be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d10a      	bne.n	80043dc <HAL_ADC_ConfigChannel+0x220>
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	2101      	movs	r1, #1
 80043cc:	4618      	mov	r0, r3
 80043ce:	f7ff fad9 	bl	8003984 <LL_ADC_GetOffsetChannel>
 80043d2:	4603      	mov	r3, r0
 80043d4:	0e9b      	lsrs	r3, r3, #26
 80043d6:	f003 021f 	and.w	r2, r3, #31
 80043da:	e01e      	b.n	800441a <HAL_ADC_ConfigChannel+0x25e>
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	2101      	movs	r1, #1
 80043e2:	4618      	mov	r0, r3
 80043e4:	f7ff face 	bl	8003984 <LL_ADC_GetOffsetChannel>
 80043e8:	4603      	mov	r3, r0
 80043ea:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043ee:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80043f2:	fa93 f3a3 	rbit	r3, r3
 80043f6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 80043fa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80043fe:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8004402:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004406:	2b00      	cmp	r3, #0
 8004408:	d101      	bne.n	800440e <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 800440a:	2320      	movs	r3, #32
 800440c:	e004      	b.n	8004418 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 800440e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004412:	fab3 f383 	clz	r3, r3
 8004416:	b2db      	uxtb	r3, r3
 8004418:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800441a:	683b      	ldr	r3, [r7, #0]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004422:	2b00      	cmp	r3, #0
 8004424:	d105      	bne.n	8004432 <HAL_ADC_ConfigChannel+0x276>
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	0e9b      	lsrs	r3, r3, #26
 800442c:	f003 031f 	and.w	r3, r3, #31
 8004430:	e018      	b.n	8004464 <HAL_ADC_ConfigChannel+0x2a8>
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800443a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800443e:	fa93 f3a3 	rbit	r3, r3
 8004442:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8004446:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800444a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 800444e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004452:	2b00      	cmp	r3, #0
 8004454:	d101      	bne.n	800445a <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8004456:	2320      	movs	r3, #32
 8004458:	e004      	b.n	8004464 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 800445a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800445e:	fab3 f383 	clz	r3, r3
 8004462:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004464:	429a      	cmp	r2, r3
 8004466:	d106      	bne.n	8004476 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	2200      	movs	r2, #0
 800446e:	2101      	movs	r1, #1
 8004470:	4618      	mov	r0, r3
 8004472:	f7ff fa9d 	bl	80039b0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	2102      	movs	r1, #2
 800447c:	4618      	mov	r0, r3
 800447e:	f7ff fa81 	bl	8003984 <LL_ADC_GetOffsetChannel>
 8004482:	4603      	mov	r3, r0
 8004484:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004488:	2b00      	cmp	r3, #0
 800448a:	d10a      	bne.n	80044a2 <HAL_ADC_ConfigChannel+0x2e6>
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	2102      	movs	r1, #2
 8004492:	4618      	mov	r0, r3
 8004494:	f7ff fa76 	bl	8003984 <LL_ADC_GetOffsetChannel>
 8004498:	4603      	mov	r3, r0
 800449a:	0e9b      	lsrs	r3, r3, #26
 800449c:	f003 021f 	and.w	r2, r3, #31
 80044a0:	e01e      	b.n	80044e0 <HAL_ADC_ConfigChannel+0x324>
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	2102      	movs	r1, #2
 80044a8:	4618      	mov	r0, r3
 80044aa:	f7ff fa6b 	bl	8003984 <LL_ADC_GetOffsetChannel>
 80044ae:	4603      	mov	r3, r0
 80044b0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044b4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80044b8:	fa93 f3a3 	rbit	r3, r3
 80044bc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 80044c0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80044c4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 80044c8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d101      	bne.n	80044d4 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 80044d0:	2320      	movs	r3, #32
 80044d2:	e004      	b.n	80044de <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 80044d4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80044d8:	fab3 f383 	clz	r3, r3
 80044dc:	b2db      	uxtb	r3, r3
 80044de:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80044e0:	683b      	ldr	r3, [r7, #0]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d105      	bne.n	80044f8 <HAL_ADC_ConfigChannel+0x33c>
 80044ec:	683b      	ldr	r3, [r7, #0]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	0e9b      	lsrs	r3, r3, #26
 80044f2:	f003 031f 	and.w	r3, r3, #31
 80044f6:	e016      	b.n	8004526 <HAL_ADC_ConfigChannel+0x36a>
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004500:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004504:	fa93 f3a3 	rbit	r3, r3
 8004508:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 800450a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800450c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8004510:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004514:	2b00      	cmp	r3, #0
 8004516:	d101      	bne.n	800451c <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8004518:	2320      	movs	r3, #32
 800451a:	e004      	b.n	8004526 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 800451c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004520:	fab3 f383 	clz	r3, r3
 8004524:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004526:	429a      	cmp	r2, r3
 8004528:	d106      	bne.n	8004538 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	2200      	movs	r2, #0
 8004530:	2102      	movs	r1, #2
 8004532:	4618      	mov	r0, r3
 8004534:	f7ff fa3c 	bl	80039b0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	2103      	movs	r1, #3
 800453e:	4618      	mov	r0, r3
 8004540:	f7ff fa20 	bl	8003984 <LL_ADC_GetOffsetChannel>
 8004544:	4603      	mov	r3, r0
 8004546:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800454a:	2b00      	cmp	r3, #0
 800454c:	d10a      	bne.n	8004564 <HAL_ADC_ConfigChannel+0x3a8>
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	2103      	movs	r1, #3
 8004554:	4618      	mov	r0, r3
 8004556:	f7ff fa15 	bl	8003984 <LL_ADC_GetOffsetChannel>
 800455a:	4603      	mov	r3, r0
 800455c:	0e9b      	lsrs	r3, r3, #26
 800455e:	f003 021f 	and.w	r2, r3, #31
 8004562:	e017      	b.n	8004594 <HAL_ADC_ConfigChannel+0x3d8>
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	2103      	movs	r1, #3
 800456a:	4618      	mov	r0, r3
 800456c:	f7ff fa0a 	bl	8003984 <LL_ADC_GetOffsetChannel>
 8004570:	4603      	mov	r3, r0
 8004572:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004574:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004576:	fa93 f3a3 	rbit	r3, r3
 800457a:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800457c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800457e:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8004580:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004582:	2b00      	cmp	r3, #0
 8004584:	d101      	bne.n	800458a <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8004586:	2320      	movs	r3, #32
 8004588:	e003      	b.n	8004592 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 800458a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800458c:	fab3 f383 	clz	r3, r3
 8004590:	b2db      	uxtb	r3, r3
 8004592:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004594:	683b      	ldr	r3, [r7, #0]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800459c:	2b00      	cmp	r3, #0
 800459e:	d105      	bne.n	80045ac <HAL_ADC_ConfigChannel+0x3f0>
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	0e9b      	lsrs	r3, r3, #26
 80045a6:	f003 031f 	and.w	r3, r3, #31
 80045aa:	e011      	b.n	80045d0 <HAL_ADC_ConfigChannel+0x414>
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045b2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80045b4:	fa93 f3a3 	rbit	r3, r3
 80045b8:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80045ba:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80045bc:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80045be:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d101      	bne.n	80045c8 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 80045c4:	2320      	movs	r3, #32
 80045c6:	e003      	b.n	80045d0 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 80045c8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80045ca:	fab3 f383 	clz	r3, r3
 80045ce:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80045d0:	429a      	cmp	r2, r3
 80045d2:	d106      	bne.n	80045e2 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	2200      	movs	r2, #0
 80045da:	2103      	movs	r1, #3
 80045dc:	4618      	mov	r0, r3
 80045de:	f7ff f9e7 	bl	80039b0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	4618      	mov	r0, r3
 80045e8:	f7ff fb44 	bl	8003c74 <LL_ADC_IsEnabled>
 80045ec:	4603      	mov	r3, r0
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	f040 8140 	bne.w	8004874 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6818      	ldr	r0, [r3, #0]
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	6819      	ldr	r1, [r3, #0]
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	68db      	ldr	r3, [r3, #12]
 8004600:	461a      	mov	r2, r3
 8004602:	f7ff faa3 	bl	8003b4c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	68db      	ldr	r3, [r3, #12]
 800460a:	4a8f      	ldr	r2, [pc, #572]	@ (8004848 <HAL_ADC_ConfigChannel+0x68c>)
 800460c:	4293      	cmp	r3, r2
 800460e:	f040 8131 	bne.w	8004874 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004616:	683b      	ldr	r3, [r7, #0]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800461e:	2b00      	cmp	r3, #0
 8004620:	d10b      	bne.n	800463a <HAL_ADC_ConfigChannel+0x47e>
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	0e9b      	lsrs	r3, r3, #26
 8004628:	3301      	adds	r3, #1
 800462a:	f003 031f 	and.w	r3, r3, #31
 800462e:	2b09      	cmp	r3, #9
 8004630:	bf94      	ite	ls
 8004632:	2301      	movls	r3, #1
 8004634:	2300      	movhi	r3, #0
 8004636:	b2db      	uxtb	r3, r3
 8004638:	e019      	b.n	800466e <HAL_ADC_ConfigChannel+0x4b2>
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004640:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004642:	fa93 f3a3 	rbit	r3, r3
 8004646:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8004648:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800464a:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800464c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800464e:	2b00      	cmp	r3, #0
 8004650:	d101      	bne.n	8004656 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8004652:	2320      	movs	r3, #32
 8004654:	e003      	b.n	800465e <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8004656:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004658:	fab3 f383 	clz	r3, r3
 800465c:	b2db      	uxtb	r3, r3
 800465e:	3301      	adds	r3, #1
 8004660:	f003 031f 	and.w	r3, r3, #31
 8004664:	2b09      	cmp	r3, #9
 8004666:	bf94      	ite	ls
 8004668:	2301      	movls	r3, #1
 800466a:	2300      	movhi	r3, #0
 800466c:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800466e:	2b00      	cmp	r3, #0
 8004670:	d079      	beq.n	8004766 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004672:	683b      	ldr	r3, [r7, #0]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800467a:	2b00      	cmp	r3, #0
 800467c:	d107      	bne.n	800468e <HAL_ADC_ConfigChannel+0x4d2>
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	0e9b      	lsrs	r3, r3, #26
 8004684:	3301      	adds	r3, #1
 8004686:	069b      	lsls	r3, r3, #26
 8004688:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800468c:	e015      	b.n	80046ba <HAL_ADC_ConfigChannel+0x4fe>
 800468e:	683b      	ldr	r3, [r7, #0]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004694:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004696:	fa93 f3a3 	rbit	r3, r3
 800469a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800469c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800469e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80046a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d101      	bne.n	80046aa <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 80046a6:	2320      	movs	r3, #32
 80046a8:	e003      	b.n	80046b2 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 80046aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80046ac:	fab3 f383 	clz	r3, r3
 80046b0:	b2db      	uxtb	r3, r3
 80046b2:	3301      	adds	r3, #1
 80046b4:	069b      	lsls	r3, r3, #26
 80046b6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80046ba:	683b      	ldr	r3, [r7, #0]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d109      	bne.n	80046da <HAL_ADC_ConfigChannel+0x51e>
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	0e9b      	lsrs	r3, r3, #26
 80046cc:	3301      	adds	r3, #1
 80046ce:	f003 031f 	and.w	r3, r3, #31
 80046d2:	2101      	movs	r1, #1
 80046d4:	fa01 f303 	lsl.w	r3, r1, r3
 80046d8:	e017      	b.n	800470a <HAL_ADC_ConfigChannel+0x54e>
 80046da:	683b      	ldr	r3, [r7, #0]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80046e2:	fa93 f3a3 	rbit	r3, r3
 80046e6:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80046e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80046ea:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80046ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d101      	bne.n	80046f6 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 80046f2:	2320      	movs	r3, #32
 80046f4:	e003      	b.n	80046fe <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 80046f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80046f8:	fab3 f383 	clz	r3, r3
 80046fc:	b2db      	uxtb	r3, r3
 80046fe:	3301      	adds	r3, #1
 8004700:	f003 031f 	and.w	r3, r3, #31
 8004704:	2101      	movs	r1, #1
 8004706:	fa01 f303 	lsl.w	r3, r1, r3
 800470a:	ea42 0103 	orr.w	r1, r2, r3
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004716:	2b00      	cmp	r3, #0
 8004718:	d10a      	bne.n	8004730 <HAL_ADC_ConfigChannel+0x574>
 800471a:	683b      	ldr	r3, [r7, #0]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	0e9b      	lsrs	r3, r3, #26
 8004720:	3301      	adds	r3, #1
 8004722:	f003 021f 	and.w	r2, r3, #31
 8004726:	4613      	mov	r3, r2
 8004728:	005b      	lsls	r3, r3, #1
 800472a:	4413      	add	r3, r2
 800472c:	051b      	lsls	r3, r3, #20
 800472e:	e018      	b.n	8004762 <HAL_ADC_ConfigChannel+0x5a6>
 8004730:	683b      	ldr	r3, [r7, #0]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004736:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004738:	fa93 f3a3 	rbit	r3, r3
 800473c:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800473e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004740:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8004742:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004744:	2b00      	cmp	r3, #0
 8004746:	d101      	bne.n	800474c <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8004748:	2320      	movs	r3, #32
 800474a:	e003      	b.n	8004754 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 800474c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800474e:	fab3 f383 	clz	r3, r3
 8004752:	b2db      	uxtb	r3, r3
 8004754:	3301      	adds	r3, #1
 8004756:	f003 021f 	and.w	r2, r3, #31
 800475a:	4613      	mov	r3, r2
 800475c:	005b      	lsls	r3, r3, #1
 800475e:	4413      	add	r3, r2
 8004760:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004762:	430b      	orrs	r3, r1
 8004764:	e081      	b.n	800486a <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800476e:	2b00      	cmp	r3, #0
 8004770:	d107      	bne.n	8004782 <HAL_ADC_ConfigChannel+0x5c6>
 8004772:	683b      	ldr	r3, [r7, #0]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	0e9b      	lsrs	r3, r3, #26
 8004778:	3301      	adds	r3, #1
 800477a:	069b      	lsls	r3, r3, #26
 800477c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004780:	e015      	b.n	80047ae <HAL_ADC_ConfigChannel+0x5f2>
 8004782:	683b      	ldr	r3, [r7, #0]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004788:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800478a:	fa93 f3a3 	rbit	r3, r3
 800478e:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8004790:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004792:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8004794:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004796:	2b00      	cmp	r3, #0
 8004798:	d101      	bne.n	800479e <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 800479a:	2320      	movs	r3, #32
 800479c:	e003      	b.n	80047a6 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 800479e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047a0:	fab3 f383 	clz	r3, r3
 80047a4:	b2db      	uxtb	r3, r3
 80047a6:	3301      	adds	r3, #1
 80047a8:	069b      	lsls	r3, r3, #26
 80047aa:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d109      	bne.n	80047ce <HAL_ADC_ConfigChannel+0x612>
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	0e9b      	lsrs	r3, r3, #26
 80047c0:	3301      	adds	r3, #1
 80047c2:	f003 031f 	and.w	r3, r3, #31
 80047c6:	2101      	movs	r1, #1
 80047c8:	fa01 f303 	lsl.w	r3, r1, r3
 80047cc:	e017      	b.n	80047fe <HAL_ADC_ConfigChannel+0x642>
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047d4:	6a3b      	ldr	r3, [r7, #32]
 80047d6:	fa93 f3a3 	rbit	r3, r3
 80047da:	61fb      	str	r3, [r7, #28]
  return result;
 80047dc:	69fb      	ldr	r3, [r7, #28]
 80047de:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80047e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d101      	bne.n	80047ea <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 80047e6:	2320      	movs	r3, #32
 80047e8:	e003      	b.n	80047f2 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 80047ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047ec:	fab3 f383 	clz	r3, r3
 80047f0:	b2db      	uxtb	r3, r3
 80047f2:	3301      	adds	r3, #1
 80047f4:	f003 031f 	and.w	r3, r3, #31
 80047f8:	2101      	movs	r1, #1
 80047fa:	fa01 f303 	lsl.w	r3, r1, r3
 80047fe:	ea42 0103 	orr.w	r1, r2, r3
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800480a:	2b00      	cmp	r3, #0
 800480c:	d10d      	bne.n	800482a <HAL_ADC_ConfigChannel+0x66e>
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	0e9b      	lsrs	r3, r3, #26
 8004814:	3301      	adds	r3, #1
 8004816:	f003 021f 	and.w	r2, r3, #31
 800481a:	4613      	mov	r3, r2
 800481c:	005b      	lsls	r3, r3, #1
 800481e:	4413      	add	r3, r2
 8004820:	3b1e      	subs	r3, #30
 8004822:	051b      	lsls	r3, r3, #20
 8004824:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004828:	e01e      	b.n	8004868 <HAL_ADC_ConfigChannel+0x6ac>
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004830:	697b      	ldr	r3, [r7, #20]
 8004832:	fa93 f3a3 	rbit	r3, r3
 8004836:	613b      	str	r3, [r7, #16]
  return result;
 8004838:	693b      	ldr	r3, [r7, #16]
 800483a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800483c:	69bb      	ldr	r3, [r7, #24]
 800483e:	2b00      	cmp	r3, #0
 8004840:	d104      	bne.n	800484c <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8004842:	2320      	movs	r3, #32
 8004844:	e006      	b.n	8004854 <HAL_ADC_ConfigChannel+0x698>
 8004846:	bf00      	nop
 8004848:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800484c:	69bb      	ldr	r3, [r7, #24]
 800484e:	fab3 f383 	clz	r3, r3
 8004852:	b2db      	uxtb	r3, r3
 8004854:	3301      	adds	r3, #1
 8004856:	f003 021f 	and.w	r2, r3, #31
 800485a:	4613      	mov	r3, r2
 800485c:	005b      	lsls	r3, r3, #1
 800485e:	4413      	add	r3, r2
 8004860:	3b1e      	subs	r3, #30
 8004862:	051b      	lsls	r3, r3, #20
 8004864:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004868:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800486a:	683a      	ldr	r2, [r7, #0]
 800486c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800486e:	4619      	mov	r1, r3
 8004870:	f7ff f941 	bl	8003af6 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004874:	683b      	ldr	r3, [r7, #0]
 8004876:	681a      	ldr	r2, [r3, #0]
 8004878:	4b3f      	ldr	r3, [pc, #252]	@ (8004978 <HAL_ADC_ConfigChannel+0x7bc>)
 800487a:	4013      	ands	r3, r2
 800487c:	2b00      	cmp	r3, #0
 800487e:	d071      	beq.n	8004964 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004880:	483e      	ldr	r0, [pc, #248]	@ (800497c <HAL_ADC_ConfigChannel+0x7c0>)
 8004882:	f7ff f84d 	bl	8003920 <LL_ADC_GetCommonPathInternalCh>
 8004886:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	4a3c      	ldr	r2, [pc, #240]	@ (8004980 <HAL_ADC_ConfigChannel+0x7c4>)
 8004890:	4293      	cmp	r3, r2
 8004892:	d004      	beq.n	800489e <HAL_ADC_ConfigChannel+0x6e2>
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	4a3a      	ldr	r2, [pc, #232]	@ (8004984 <HAL_ADC_ConfigChannel+0x7c8>)
 800489a:	4293      	cmp	r3, r2
 800489c:	d127      	bne.n	80048ee <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800489e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80048a2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d121      	bne.n	80048ee <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80048b2:	d157      	bne.n	8004964 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80048b4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80048b8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80048bc:	4619      	mov	r1, r3
 80048be:	482f      	ldr	r0, [pc, #188]	@ (800497c <HAL_ADC_ConfigChannel+0x7c0>)
 80048c0:	f7ff f81b 	bl	80038fa <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80048c4:	4b30      	ldr	r3, [pc, #192]	@ (8004988 <HAL_ADC_ConfigChannel+0x7cc>)
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	099b      	lsrs	r3, r3, #6
 80048ca:	4a30      	ldr	r2, [pc, #192]	@ (800498c <HAL_ADC_ConfigChannel+0x7d0>)
 80048cc:	fba2 2303 	umull	r2, r3, r2, r3
 80048d0:	099b      	lsrs	r3, r3, #6
 80048d2:	1c5a      	adds	r2, r3, #1
 80048d4:	4613      	mov	r3, r2
 80048d6:	005b      	lsls	r3, r3, #1
 80048d8:	4413      	add	r3, r2
 80048da:	009b      	lsls	r3, r3, #2
 80048dc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80048de:	e002      	b.n	80048e6 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	3b01      	subs	r3, #1
 80048e4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d1f9      	bne.n	80048e0 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80048ec:	e03a      	b.n	8004964 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80048ee:	683b      	ldr	r3, [r7, #0]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	4a27      	ldr	r2, [pc, #156]	@ (8004990 <HAL_ADC_ConfigChannel+0x7d4>)
 80048f4:	4293      	cmp	r3, r2
 80048f6:	d113      	bne.n	8004920 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80048f8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80048fc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004900:	2b00      	cmp	r3, #0
 8004902:	d10d      	bne.n	8004920 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	4a22      	ldr	r2, [pc, #136]	@ (8004994 <HAL_ADC_ConfigChannel+0x7d8>)
 800490a:	4293      	cmp	r3, r2
 800490c:	d02a      	beq.n	8004964 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800490e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004912:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004916:	4619      	mov	r1, r3
 8004918:	4818      	ldr	r0, [pc, #96]	@ (800497c <HAL_ADC_ConfigChannel+0x7c0>)
 800491a:	f7fe ffee 	bl	80038fa <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800491e:	e021      	b.n	8004964 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8004920:	683b      	ldr	r3, [r7, #0]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	4a1c      	ldr	r2, [pc, #112]	@ (8004998 <HAL_ADC_ConfigChannel+0x7dc>)
 8004926:	4293      	cmp	r3, r2
 8004928:	d11c      	bne.n	8004964 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800492a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800492e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004932:	2b00      	cmp	r3, #0
 8004934:	d116      	bne.n	8004964 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	4a16      	ldr	r2, [pc, #88]	@ (8004994 <HAL_ADC_ConfigChannel+0x7d8>)
 800493c:	4293      	cmp	r3, r2
 800493e:	d011      	beq.n	8004964 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004940:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004944:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004948:	4619      	mov	r1, r3
 800494a:	480c      	ldr	r0, [pc, #48]	@ (800497c <HAL_ADC_ConfigChannel+0x7c0>)
 800494c:	f7fe ffd5 	bl	80038fa <LL_ADC_SetCommonPathInternalCh>
 8004950:	e008      	b.n	8004964 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004956:	f043 0220 	orr.w	r2, r3, #32
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800495e:	2301      	movs	r3, #1
 8004960:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2200      	movs	r2, #0
 8004968:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800496c:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8004970:	4618      	mov	r0, r3
 8004972:	37d8      	adds	r7, #216	@ 0xd8
 8004974:	46bd      	mov	sp, r7
 8004976:	bd80      	pop	{r7, pc}
 8004978:	80080000 	.word	0x80080000
 800497c:	50000300 	.word	0x50000300
 8004980:	c3210000 	.word	0xc3210000
 8004984:	90c00010 	.word	0x90c00010
 8004988:	20000000 	.word	0x20000000
 800498c:	053e2d63 	.word	0x053e2d63
 8004990:	c7520000 	.word	0xc7520000
 8004994:	50000100 	.word	0x50000100
 8004998:	cb840000 	.word	0xcb840000

0800499c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800499c:	b580      	push	{r7, lr}
 800499e:	b084      	sub	sp, #16
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80049a4:	2300      	movs	r3, #0
 80049a6:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	4618      	mov	r0, r3
 80049ae:	f7ff f961 	bl	8003c74 <LL_ADC_IsEnabled>
 80049b2:	4603      	mov	r3, r0
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d169      	bne.n	8004a8c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	689a      	ldr	r2, [r3, #8]
 80049be:	4b36      	ldr	r3, [pc, #216]	@ (8004a98 <ADC_Enable+0xfc>)
 80049c0:	4013      	ands	r3, r2
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d00d      	beq.n	80049e2 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049ca:	f043 0210 	orr.w	r2, r3, #16
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80049d6:	f043 0201 	orr.w	r2, r3, #1
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80049de:	2301      	movs	r3, #1
 80049e0:	e055      	b.n	8004a8e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	4618      	mov	r0, r3
 80049e8:	f7ff f930 	bl	8003c4c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80049ec:	482b      	ldr	r0, [pc, #172]	@ (8004a9c <ADC_Enable+0x100>)
 80049ee:	f7fe ff97 	bl	8003920 <LL_ADC_GetCommonPathInternalCh>
 80049f2:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80049f4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d013      	beq.n	8004a24 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80049fc:	4b28      	ldr	r3, [pc, #160]	@ (8004aa0 <ADC_Enable+0x104>)
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	099b      	lsrs	r3, r3, #6
 8004a02:	4a28      	ldr	r2, [pc, #160]	@ (8004aa4 <ADC_Enable+0x108>)
 8004a04:	fba2 2303 	umull	r2, r3, r2, r3
 8004a08:	099b      	lsrs	r3, r3, #6
 8004a0a:	1c5a      	adds	r2, r3, #1
 8004a0c:	4613      	mov	r3, r2
 8004a0e:	005b      	lsls	r3, r3, #1
 8004a10:	4413      	add	r3, r2
 8004a12:	009b      	lsls	r3, r3, #2
 8004a14:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004a16:	e002      	b.n	8004a1e <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8004a18:	68bb      	ldr	r3, [r7, #8]
 8004a1a:	3b01      	subs	r3, #1
 8004a1c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004a1e:	68bb      	ldr	r3, [r7, #8]
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d1f9      	bne.n	8004a18 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004a24:	f7fe ff4a 	bl	80038bc <HAL_GetTick>
 8004a28:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004a2a:	e028      	b.n	8004a7e <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	4618      	mov	r0, r3
 8004a32:	f7ff f91f 	bl	8003c74 <LL_ADC_IsEnabled>
 8004a36:	4603      	mov	r3, r0
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d104      	bne.n	8004a46 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	4618      	mov	r0, r3
 8004a42:	f7ff f903 	bl	8003c4c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004a46:	f7fe ff39 	bl	80038bc <HAL_GetTick>
 8004a4a:	4602      	mov	r2, r0
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	1ad3      	subs	r3, r2, r3
 8004a50:	2b02      	cmp	r3, #2
 8004a52:	d914      	bls.n	8004a7e <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f003 0301 	and.w	r3, r3, #1
 8004a5e:	2b01      	cmp	r3, #1
 8004a60:	d00d      	beq.n	8004a7e <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a66:	f043 0210 	orr.w	r2, r3, #16
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a72:	f043 0201 	orr.w	r2, r3, #1
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8004a7a:	2301      	movs	r3, #1
 8004a7c:	e007      	b.n	8004a8e <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f003 0301 	and.w	r3, r3, #1
 8004a88:	2b01      	cmp	r3, #1
 8004a8a:	d1cf      	bne.n	8004a2c <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004a8c:	2300      	movs	r3, #0
}
 8004a8e:	4618      	mov	r0, r3
 8004a90:	3710      	adds	r7, #16
 8004a92:	46bd      	mov	sp, r7
 8004a94:	bd80      	pop	{r7, pc}
 8004a96:	bf00      	nop
 8004a98:	8000003f 	.word	0x8000003f
 8004a9c:	50000300 	.word	0x50000300
 8004aa0:	20000000 	.word	0x20000000
 8004aa4:	053e2d63 	.word	0x053e2d63

08004aa8 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	b084      	sub	sp, #16
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ab4:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004aba:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d14b      	bne.n	8004b5a <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ac6:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f003 0308 	and.w	r3, r3, #8
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d021      	beq.n	8004b20 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	4618      	mov	r0, r3
 8004ae2:	f7fe ffc9 	bl	8003a78 <LL_ADC_REG_IsTriggerSourceSWStart>
 8004ae6:	4603      	mov	r3, r0
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d032      	beq.n	8004b52 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	68db      	ldr	r3, [r3, #12]
 8004af2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d12b      	bne.n	8004b52 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004afe:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b0a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d11f      	bne.n	8004b52 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b16:	f043 0201 	orr.w	r2, r3, #1
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004b1e:	e018      	b.n	8004b52 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	68db      	ldr	r3, [r3, #12]
 8004b26:	f003 0302 	and.w	r3, r3, #2
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d111      	bne.n	8004b52 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b32:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b3e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d105      	bne.n	8004b52 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b4a:	f043 0201 	orr.w	r2, r3, #1
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004b52:	68f8      	ldr	r0, [r7, #12]
 8004b54:	f7ff fb14 	bl	8004180 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004b58:	e00e      	b.n	8004b78 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b5e:	f003 0310 	and.w	r3, r3, #16
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d003      	beq.n	8004b6e <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8004b66:	68f8      	ldr	r0, [r7, #12]
 8004b68:	f7ff fb1e 	bl	80041a8 <HAL_ADC_ErrorCallback>
}
 8004b6c:	e004      	b.n	8004b78 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b74:	6878      	ldr	r0, [r7, #4]
 8004b76:	4798      	blx	r3
}
 8004b78:	bf00      	nop
 8004b7a:	3710      	adds	r7, #16
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	bd80      	pop	{r7, pc}

08004b80 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004b80:	b580      	push	{r7, lr}
 8004b82:	b084      	sub	sp, #16
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b8c:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004b8e:	68f8      	ldr	r0, [r7, #12]
 8004b90:	f7ff fb00 	bl	8004194 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004b94:	bf00      	nop
 8004b96:	3710      	adds	r7, #16
 8004b98:	46bd      	mov	sp, r7
 8004b9a:	bd80      	pop	{r7, pc}

08004b9c <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8004b9c:	b580      	push	{r7, lr}
 8004b9e:	b084      	sub	sp, #16
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ba8:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004bae:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004bba:	f043 0204 	orr.w	r2, r3, #4
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004bc2:	68f8      	ldr	r0, [r7, #12]
 8004bc4:	f7ff faf0 	bl	80041a8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004bc8:	bf00      	nop
 8004bca:	3710      	adds	r7, #16
 8004bcc:	46bd      	mov	sp, r7
 8004bce:	bd80      	pop	{r7, pc}

08004bd0 <LL_ADC_IsEnabled>:
{
 8004bd0:	b480      	push	{r7}
 8004bd2:	b083      	sub	sp, #12
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	689b      	ldr	r3, [r3, #8]
 8004bdc:	f003 0301 	and.w	r3, r3, #1
 8004be0:	2b01      	cmp	r3, #1
 8004be2:	d101      	bne.n	8004be8 <LL_ADC_IsEnabled+0x18>
 8004be4:	2301      	movs	r3, #1
 8004be6:	e000      	b.n	8004bea <LL_ADC_IsEnabled+0x1a>
 8004be8:	2300      	movs	r3, #0
}
 8004bea:	4618      	mov	r0, r3
 8004bec:	370c      	adds	r7, #12
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf4:	4770      	bx	lr

08004bf6 <LL_ADC_REG_IsConversionOngoing>:
{
 8004bf6:	b480      	push	{r7}
 8004bf8:	b083      	sub	sp, #12
 8004bfa:	af00      	add	r7, sp, #0
 8004bfc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	689b      	ldr	r3, [r3, #8]
 8004c02:	f003 0304 	and.w	r3, r3, #4
 8004c06:	2b04      	cmp	r3, #4
 8004c08:	d101      	bne.n	8004c0e <LL_ADC_REG_IsConversionOngoing+0x18>
 8004c0a:	2301      	movs	r3, #1
 8004c0c:	e000      	b.n	8004c10 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004c0e:	2300      	movs	r3, #0
}
 8004c10:	4618      	mov	r0, r3
 8004c12:	370c      	adds	r7, #12
 8004c14:	46bd      	mov	sp, r7
 8004c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1a:	4770      	bx	lr

08004c1c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8004c1c:	b590      	push	{r4, r7, lr}
 8004c1e:	b0a1      	sub	sp, #132	@ 0x84
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
 8004c24:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004c26:	2300      	movs	r3, #0
 8004c28:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004c32:	2b01      	cmp	r3, #1
 8004c34:	d101      	bne.n	8004c3a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8004c36:	2302      	movs	r3, #2
 8004c38:	e08b      	b.n	8004d52 <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	2201      	movs	r2, #1
 8004c3e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8004c42:	2300      	movs	r3, #0
 8004c44:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8004c46:	2300      	movs	r3, #0
 8004c48:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004c52:	d102      	bne.n	8004c5a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8004c54:	4b41      	ldr	r3, [pc, #260]	@ (8004d5c <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8004c56:	60bb      	str	r3, [r7, #8]
 8004c58:	e001      	b.n	8004c5e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8004c5a:	2300      	movs	r3, #0
 8004c5c:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8004c5e:	68bb      	ldr	r3, [r7, #8]
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d10b      	bne.n	8004c7c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c68:	f043 0220 	orr.w	r2, r3, #32
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2200      	movs	r2, #0
 8004c74:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8004c78:	2301      	movs	r3, #1
 8004c7a:	e06a      	b.n	8004d52 <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8004c7c:	68bb      	ldr	r3, [r7, #8]
 8004c7e:	4618      	mov	r0, r3
 8004c80:	f7ff ffb9 	bl	8004bf6 <LL_ADC_REG_IsConversionOngoing>
 8004c84:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	f7ff ffb3 	bl	8004bf6 <LL_ADC_REG_IsConversionOngoing>
 8004c90:	4603      	mov	r3, r0
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d14c      	bne.n	8004d30 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8004c96:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d149      	bne.n	8004d30 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004c9c:	4b30      	ldr	r3, [pc, #192]	@ (8004d60 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8004c9e:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004ca0:	683b      	ldr	r3, [r7, #0]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d028      	beq.n	8004cfa <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8004ca8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004caa:	689b      	ldr	r3, [r3, #8]
 8004cac:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	6859      	ldr	r1, [r3, #4]
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004cba:	035b      	lsls	r3, r3, #13
 8004cbc:	430b      	orrs	r3, r1
 8004cbe:	431a      	orrs	r2, r3
 8004cc0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004cc2:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004cc4:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004cc8:	f7ff ff82 	bl	8004bd0 <LL_ADC_IsEnabled>
 8004ccc:	4604      	mov	r4, r0
 8004cce:	4823      	ldr	r0, [pc, #140]	@ (8004d5c <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8004cd0:	f7ff ff7e 	bl	8004bd0 <LL_ADC_IsEnabled>
 8004cd4:	4603      	mov	r3, r0
 8004cd6:	4323      	orrs	r3, r4
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d133      	bne.n	8004d44 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004cdc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004cde:	689b      	ldr	r3, [r3, #8]
 8004ce0:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8004ce4:	f023 030f 	bic.w	r3, r3, #15
 8004ce8:	683a      	ldr	r2, [r7, #0]
 8004cea:	6811      	ldr	r1, [r2, #0]
 8004cec:	683a      	ldr	r2, [r7, #0]
 8004cee:	6892      	ldr	r2, [r2, #8]
 8004cf0:	430a      	orrs	r2, r1
 8004cf2:	431a      	orrs	r2, r3
 8004cf4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004cf6:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004cf8:	e024      	b.n	8004d44 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8004cfa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004cfc:	689b      	ldr	r3, [r3, #8]
 8004cfe:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004d02:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004d04:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004d06:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004d0a:	f7ff ff61 	bl	8004bd0 <LL_ADC_IsEnabled>
 8004d0e:	4604      	mov	r4, r0
 8004d10:	4812      	ldr	r0, [pc, #72]	@ (8004d5c <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8004d12:	f7ff ff5d 	bl	8004bd0 <LL_ADC_IsEnabled>
 8004d16:	4603      	mov	r3, r0
 8004d18:	4323      	orrs	r3, r4
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d112      	bne.n	8004d44 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004d1e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004d20:	689b      	ldr	r3, [r3, #8]
 8004d22:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8004d26:	f023 030f 	bic.w	r3, r3, #15
 8004d2a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8004d2c:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004d2e:	e009      	b.n	8004d44 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d34:	f043 0220 	orr.w	r2, r3, #32
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004d3c:	2301      	movs	r3, #1
 8004d3e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8004d42:	e000      	b.n	8004d46 <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004d44:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	2200      	movs	r2, #0
 8004d4a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8004d4e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8004d52:	4618      	mov	r0, r3
 8004d54:	3784      	adds	r7, #132	@ 0x84
 8004d56:	46bd      	mov	sp, r7
 8004d58:	bd90      	pop	{r4, r7, pc}
 8004d5a:	bf00      	nop
 8004d5c:	50000100 	.word	0x50000100
 8004d60:	50000300 	.word	0x50000300

08004d64 <HAL_CORDIC_Init>:
  * @brief  Initialize the CORDIC peripheral and the associated handle.
  * @param  hcordic pointer to a CORDIC_HandleTypeDef structure.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CORDIC_Init(CORDIC_HandleTypeDef *hcordic)
{
 8004d64:	b580      	push	{r7, lr}
 8004d66:	b082      	sub	sp, #8
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	6078      	str	r0, [r7, #4]
  /* Check the CORDIC handle allocation */
  if (hcordic == NULL)
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d101      	bne.n	8004d76 <HAL_CORDIC_Init+0x12>
  {
    /* Return error status */
    return HAL_ERROR;
 8004d72:	2301      	movs	r3, #1
 8004d74:	e023      	b.n	8004dbe <HAL_CORDIC_Init+0x5a>

    /* Initialize the low level hardware */
    hcordic->MspInitCallback(hcordic);
  }
#else
  if (hcordic->State == HAL_CORDIC_STATE_RESET)
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8004d7c:	b2db      	uxtb	r3, r3
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d106      	bne.n	8004d90 <HAL_CORDIC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hcordic->Lock = HAL_UNLOCKED;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	2200      	movs	r2, #0
 8004d86:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize the low level hardware */
    HAL_CORDIC_MspInit(hcordic);
 8004d8a:	6878      	ldr	r0, [r7, #4]
 8004d8c:	f7fb fd4e 	bl	800082c <HAL_CORDIC_MspInit>
  }
#endif /* (USE_HAL_CORDIC_REGISTER_CALLBACKS) */

  /* Set CORDIC error code to none */
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2200      	movs	r2, #0
 8004d94:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset pInBuff and pOutBuff */
  hcordic->pInBuff = NULL;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	2200      	movs	r2, #0
 8004d9a:	605a      	str	r2, [r3, #4]
  hcordic->pOutBuff = NULL;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2200      	movs	r2, #0
 8004da0:	609a      	str	r2, [r3, #8]

  /* Reset NbCalcToOrder and NbCalcToGet */
  hcordic->NbCalcToOrder = 0U;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	2200      	movs	r2, #0
 8004da6:	60da      	str	r2, [r3, #12]
  hcordic->NbCalcToGet = 0U;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2200      	movs	r2, #0
 8004dac:	611a      	str	r2, [r3, #16]

  /* Reset DMADirection */
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	2200      	movs	r2, #0
 8004db2:	615a      	str	r2, [r3, #20]

  /* Change CORDIC peripheral state */
  hcordic->State = HAL_CORDIC_STATE_READY;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2201      	movs	r2, #1
 8004db8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Return function status */
  return HAL_OK;
 8004dbc:	2300      	movs	r3, #0
}
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	3708      	adds	r7, #8
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	bd80      	pop	{r7, pc}
	...

08004dc8 <HAL_CORDIC_Configure>:
  * @param  sConfig pointer to a CORDIC_ConfigTypeDef structure that
  *         contains the CORDIC configuration information.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CORDIC_Configure(CORDIC_HandleTypeDef *hcordic, const CORDIC_ConfigTypeDef *sConfig)
{
 8004dc8:	b480      	push	{r7}
 8004dca:	b085      	sub	sp, #20
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
 8004dd0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004dd2:	2300      	movs	r3, #0
 8004dd4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_CORDIC_NBREAD(sConfig->NbRead));
  assert_param(IS_CORDIC_INSIZE(sConfig->InSize));
  assert_param(IS_CORDIC_OUTSIZE(sConfig->OutSize));

  /* Check handle state is ready */
  if (hcordic->State == HAL_CORDIC_STATE_READY)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8004ddc:	b2db      	uxtb	r3, r3
 8004dde:	2b01      	cmp	r3, #1
 8004de0:	d11d      	bne.n	8004e1e <HAL_CORDIC_Configure+0x56>
  {
    /* Apply all configuration parameters in CORDIC control register */
    MODIFY_REG(hcordic->Instance->CSR,                                                         \
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	681a      	ldr	r2, [r3, #0]
 8004de8:	4b14      	ldr	r3, [pc, #80]	@ (8004e3c <HAL_CORDIC_Configure+0x74>)
 8004dea:	4013      	ands	r3, r2
 8004dec:	683a      	ldr	r2, [r7, #0]
 8004dee:	6811      	ldr	r1, [r2, #0]
 8004df0:	683a      	ldr	r2, [r7, #0]
 8004df2:	6992      	ldr	r2, [r2, #24]
 8004df4:	4311      	orrs	r1, r2
 8004df6:	683a      	ldr	r2, [r7, #0]
 8004df8:	6852      	ldr	r2, [r2, #4]
 8004dfa:	4311      	orrs	r1, r2
 8004dfc:	683a      	ldr	r2, [r7, #0]
 8004dfe:	6912      	ldr	r2, [r2, #16]
 8004e00:	4311      	orrs	r1, r2
 8004e02:	683a      	ldr	r2, [r7, #0]
 8004e04:	6952      	ldr	r2, [r2, #20]
 8004e06:	4311      	orrs	r1, r2
 8004e08:	683a      	ldr	r2, [r7, #0]
 8004e0a:	6892      	ldr	r2, [r2, #8]
 8004e0c:	4311      	orrs	r1, r2
 8004e0e:	683a      	ldr	r2, [r7, #0]
 8004e10:	68d2      	ldr	r2, [r2, #12]
 8004e12:	4311      	orrs	r1, r2
 8004e14:	687a      	ldr	r2, [r7, #4]
 8004e16:	6812      	ldr	r2, [r2, #0]
 8004e18:	430b      	orrs	r3, r1
 8004e1a:	6013      	str	r3, [r2, #0]
 8004e1c:	e007      	b.n	8004e2e <HAL_CORDIC_Configure+0x66>
                sConfig->NbWrite | sConfig->NbRead | sConfig->InSize | sConfig->OutSize));
  }
  else
  {
    /* Set CORDIC error code */
    hcordic->ErrorCode |= HAL_CORDIC_ERROR_NOT_READY;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e22:	f043 0202 	orr.w	r2, r3, #2
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return error status */
    status = HAL_ERROR;
 8004e2a:	2301      	movs	r3, #1
 8004e2c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8004e2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e30:	4618      	mov	r0, r3
 8004e32:	3714      	adds	r7, #20
 8004e34:	46bd      	mov	sp, r7
 8004e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3a:	4770      	bx	lr
 8004e3c:	ff87f800 	.word	0xff87f800

08004e40 <HAL_CORDIC_Calculate>:
  * @param  Timeout Specify Timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CORDIC_Calculate(CORDIC_HandleTypeDef *hcordic, const int32_t *pInBuff, int32_t *pOutBuff,
                                       uint32_t NbCalc, uint32_t Timeout)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b088      	sub	sp, #32
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	60f8      	str	r0, [r7, #12]
 8004e48:	60b9      	str	r1, [r7, #8]
 8004e4a:	607a      	str	r2, [r7, #4]
 8004e4c:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  uint32_t index;
  const int32_t *p_tmp_in_buff = pInBuff;
 8004e4e:	68bb      	ldr	r3, [r7, #8]
 8004e50:	617b      	str	r3, [r7, #20]
  int32_t *p_tmp_out_buff = pOutBuff;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	613b      	str	r3, [r7, #16]

  /* Check parameters setting */
  if ((pInBuff == NULL) || (pOutBuff == NULL) || (NbCalc == 0U))
 8004e56:	68bb      	ldr	r3, [r7, #8]
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d005      	beq.n	8004e68 <HAL_CORDIC_Calculate+0x28>
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d002      	beq.n	8004e68 <HAL_CORDIC_Calculate+0x28>
 8004e62:	683b      	ldr	r3, [r7, #0]
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d107      	bne.n	8004e78 <HAL_CORDIC_Calculate+0x38>
  {
    /* Update the error code */
    hcordic->ErrorCode |= HAL_CORDIC_ERROR_PARAM;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e6c:	f043 0201 	orr.w	r2, r3, #1
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return error status */
    return HAL_ERROR;
 8004e74:	2301      	movs	r3, #1
 8004e76:	e058      	b.n	8004f2a <HAL_CORDIC_Calculate+0xea>
  }

  /* Check handle state is ready */
  if (hcordic->State == HAL_CORDIC_STATE_READY)
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8004e7e:	b2db      	uxtb	r3, r3
 8004e80:	2b01      	cmp	r3, #1
 8004e82:	d14b      	bne.n	8004f1c <HAL_CORDIC_Calculate+0xdc>
  {
    /* Reset CORDIC error code */
    hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	2200      	movs	r2, #0
 8004e88:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Change the CORDIC state */
    hcordic->State = HAL_CORDIC_STATE_BUSY;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	2202      	movs	r2, #2
 8004e8e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Get tick */
    tickstart = HAL_GetTick();
 8004e92:	f7fe fd13 	bl	80038bc <HAL_GetTick>
 8004e96:	61b8      	str	r0, [r7, #24]

    /* Write of input data in Write Data register, and increment input buffer pointer */
    CORDIC_WriteInDataIncrementPtr(hcordic, &p_tmp_in_buff);
 8004e98:	f107 0314 	add.w	r3, r7, #20
 8004e9c:	4619      	mov	r1, r3
 8004e9e:	68f8      	ldr	r0, [r7, #12]
 8004ea0:	f000 f847 	bl	8004f32 <CORDIC_WriteInDataIncrementPtr>

    /* Calculation is started.
       Provide next set of input data, until number of calculation is achieved */
    for (index = (NbCalc - 1U); index > 0U; index--)
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	3b01      	subs	r3, #1
 8004ea8:	61fb      	str	r3, [r7, #28]
 8004eaa:	e028      	b.n	8004efe <HAL_CORDIC_Calculate+0xbe>
    {
      /* Write of input data in Write Data register, and increment input buffer pointer */
      CORDIC_WriteInDataIncrementPtr(hcordic, &p_tmp_in_buff);
 8004eac:	f107 0314 	add.w	r3, r7, #20
 8004eb0:	4619      	mov	r1, r3
 8004eb2:	68f8      	ldr	r0, [r7, #12]
 8004eb4:	f000 f83d 	bl	8004f32 <CORDIC_WriteInDataIncrementPtr>

      /* Wait for RRDY flag to be raised */
      do
      {
        /* Check for the Timeout */
        if (Timeout != HAL_MAX_DELAY)
 8004eb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004eba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ebe:	d010      	beq.n	8004ee2 <HAL_CORDIC_Calculate+0xa2>
        {
          if ((HAL_GetTick() - tickstart) > Timeout)
 8004ec0:	f7fe fcfc 	bl	80038bc <HAL_GetTick>
 8004ec4:	4602      	mov	r2, r0
 8004ec6:	69bb      	ldr	r3, [r7, #24]
 8004ec8:	1ad3      	subs	r3, r2, r3
 8004eca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004ecc:	429a      	cmp	r2, r3
 8004ece:	d208      	bcs.n	8004ee2 <HAL_CORDIC_Calculate+0xa2>
          {
            /* Set CORDIC error code */
            hcordic->ErrorCode = HAL_CORDIC_ERROR_TIMEOUT;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	2204      	movs	r2, #4
 8004ed4:	625a      	str	r2, [r3, #36]	@ 0x24

            /* Change the CORDIC state */
            hcordic->State = HAL_CORDIC_STATE_READY;
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	2201      	movs	r2, #1
 8004eda:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

            /* Return function status */
            return HAL_ERROR;
 8004ede:	2301      	movs	r3, #1
 8004ee0:	e023      	b.n	8004f2a <HAL_CORDIC_Calculate+0xea>
          }
        }
      } while (HAL_IS_BIT_CLR(hcordic->Instance->CSR, CORDIC_CSR_RRDY));
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	dae5      	bge.n	8004eb8 <HAL_CORDIC_Calculate+0x78>

      /* Read output data from Read Data register, and increment output buffer pointer */
      CORDIC_ReadOutDataIncrementPtr(hcordic, &p_tmp_out_buff);
 8004eec:	f107 0310 	add.w	r3, r7, #16
 8004ef0:	4619      	mov	r1, r3
 8004ef2:	68f8      	ldr	r0, [r7, #12]
 8004ef4:	f000 f846 	bl	8004f84 <CORDIC_ReadOutDataIncrementPtr>
    for (index = (NbCalc - 1U); index > 0U; index--)
 8004ef8:	69fb      	ldr	r3, [r7, #28]
 8004efa:	3b01      	subs	r3, #1
 8004efc:	61fb      	str	r3, [r7, #28]
 8004efe:	69fb      	ldr	r3, [r7, #28]
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d1d3      	bne.n	8004eac <HAL_CORDIC_Calculate+0x6c>
    }

    /* Read output data from Read Data register, and increment output buffer pointer */
    CORDIC_ReadOutDataIncrementPtr(hcordic, &p_tmp_out_buff);
 8004f04:	f107 0310 	add.w	r3, r7, #16
 8004f08:	4619      	mov	r1, r3
 8004f0a:	68f8      	ldr	r0, [r7, #12]
 8004f0c:	f000 f83a 	bl	8004f84 <CORDIC_ReadOutDataIncrementPtr>

    /* Change the CORDIC state */
    hcordic->State = HAL_CORDIC_STATE_READY;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	2201      	movs	r2, #1
 8004f14:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Return function status */
    return HAL_OK;
 8004f18:	2300      	movs	r3, #0
 8004f1a:	e006      	b.n	8004f2a <HAL_CORDIC_Calculate+0xea>
  }
  else
  {
    /* Set CORDIC error code */
    hcordic->ErrorCode |= HAL_CORDIC_ERROR_NOT_READY;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f20:	f043 0202 	orr.w	r2, r3, #2
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_ERROR;
 8004f28:	2301      	movs	r3, #1
  }
}
 8004f2a:	4618      	mov	r0, r3
 8004f2c:	3720      	adds	r7, #32
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	bd80      	pop	{r7, pc}

08004f32 <CORDIC_WriteInDataIncrementPtr>:
  *         the configuration information for CORDIC module.
  * @param  ppInBuff Pointer to pointer to input buffer.
  * @retval none
  */
static void CORDIC_WriteInDataIncrementPtr(const CORDIC_HandleTypeDef *hcordic, const int32_t **ppInBuff)
{
 8004f32:	b480      	push	{r7}
 8004f34:	b083      	sub	sp, #12
 8004f36:	af00      	add	r7, sp, #0
 8004f38:	6078      	str	r0, [r7, #4]
 8004f3a:	6039      	str	r1, [r7, #0]
  /* First write of input data in the Write Data register */
  WRITE_REG(hcordic->Instance->WDATA, (uint32_t) **ppInBuff);
 8004f3c:	683b      	ldr	r3, [r7, #0]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	681a      	ldr	r2, [r3, #0]
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	605a      	str	r2, [r3, #4]

  /* Increment input data pointer */
  (*ppInBuff)++;
 8004f48:	683b      	ldr	r3, [r7, #0]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	1d1a      	adds	r2, r3, #4
 8004f4e:	683b      	ldr	r3, [r7, #0]
 8004f50:	601a      	str	r2, [r3, #0]

  /* Check if second write of input data is expected */
  if (HAL_IS_BIT_SET(hcordic->Instance->CSR, CORDIC_CSR_NARGS))
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004f5c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004f60:	d10a      	bne.n	8004f78 <CORDIC_WriteInDataIncrementPtr+0x46>
  {
    /* Second write of input data in the Write Data register */
    WRITE_REG(hcordic->Instance->WDATA, (uint32_t) **ppInBuff);
 8004f62:	683b      	ldr	r3, [r7, #0]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	681a      	ldr	r2, [r3, #0]
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	605a      	str	r2, [r3, #4]

    /* Increment input data pointer */
    (*ppInBuff)++;
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	1d1a      	adds	r2, r3, #4
 8004f74:	683b      	ldr	r3, [r7, #0]
 8004f76:	601a      	str	r2, [r3, #0]
  }
}
 8004f78:	bf00      	nop
 8004f7a:	370c      	adds	r7, #12
 8004f7c:	46bd      	mov	sp, r7
 8004f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f82:	4770      	bx	lr

08004f84 <CORDIC_ReadOutDataIncrementPtr>:
  *         the configuration information for CORDIC module.
  * @param  ppOutBuff Pointer to pointer to output buffer.
  * @retval none
  */
static void CORDIC_ReadOutDataIncrementPtr(const CORDIC_HandleTypeDef *hcordic, int32_t **ppOutBuff)
{
 8004f84:	b480      	push	{r7}
 8004f86:	b083      	sub	sp, #12
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
 8004f8c:	6039      	str	r1, [r7, #0]
  /* First read of output data from the Read Data register */
  **ppOutBuff = (int32_t)READ_REG(hcordic->Instance->RDATA);
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	689a      	ldr	r2, [r3, #8]
 8004f94:	683b      	ldr	r3, [r7, #0]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	601a      	str	r2, [r3, #0]

  /* Increment output data pointer */
  (*ppOutBuff)++;
 8004f9a:	683b      	ldr	r3, [r7, #0]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	1d1a      	adds	r2, r3, #4
 8004fa0:	683b      	ldr	r3, [r7, #0]
 8004fa2:	601a      	str	r2, [r3, #0]

  /* Check if second read of output data is expected */
  if (HAL_IS_BIT_SET(hcordic->Instance->CSR, CORDIC_CSR_NRES))
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004fae:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004fb2:	d10a      	bne.n	8004fca <CORDIC_ReadOutDataIncrementPtr+0x46>
  {
    /* Second read of output data from the Read Data register */
    **ppOutBuff = (int32_t)READ_REG(hcordic->Instance->RDATA);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	689a      	ldr	r2, [r3, #8]
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	601a      	str	r2, [r3, #0]

    /* Increment output data pointer */
    (*ppOutBuff)++;
 8004fc0:	683b      	ldr	r3, [r7, #0]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	1d1a      	adds	r2, r3, #4
 8004fc6:	683b      	ldr	r3, [r7, #0]
 8004fc8:	601a      	str	r2, [r3, #0]
  }
}
 8004fca:	bf00      	nop
 8004fcc:	370c      	adds	r7, #12
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd4:	4770      	bx	lr
	...

08004fd8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004fd8:	b480      	push	{r7}
 8004fda:	b085      	sub	sp, #20
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	f003 0307 	and.w	r3, r3, #7
 8004fe6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004fe8:	4b0c      	ldr	r3, [pc, #48]	@ (800501c <__NVIC_SetPriorityGrouping+0x44>)
 8004fea:	68db      	ldr	r3, [r3, #12]
 8004fec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004fee:	68ba      	ldr	r2, [r7, #8]
 8004ff0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004ff4:	4013      	ands	r3, r2
 8004ff6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004ffc:	68bb      	ldr	r3, [r7, #8]
 8004ffe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005000:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005004:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005008:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800500a:	4a04      	ldr	r2, [pc, #16]	@ (800501c <__NVIC_SetPriorityGrouping+0x44>)
 800500c:	68bb      	ldr	r3, [r7, #8]
 800500e:	60d3      	str	r3, [r2, #12]
}
 8005010:	bf00      	nop
 8005012:	3714      	adds	r7, #20
 8005014:	46bd      	mov	sp, r7
 8005016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501a:	4770      	bx	lr
 800501c:	e000ed00 	.word	0xe000ed00

08005020 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005020:	b480      	push	{r7}
 8005022:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005024:	4b04      	ldr	r3, [pc, #16]	@ (8005038 <__NVIC_GetPriorityGrouping+0x18>)
 8005026:	68db      	ldr	r3, [r3, #12]
 8005028:	0a1b      	lsrs	r3, r3, #8
 800502a:	f003 0307 	and.w	r3, r3, #7
}
 800502e:	4618      	mov	r0, r3
 8005030:	46bd      	mov	sp, r7
 8005032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005036:	4770      	bx	lr
 8005038:	e000ed00 	.word	0xe000ed00

0800503c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800503c:	b480      	push	{r7}
 800503e:	b083      	sub	sp, #12
 8005040:	af00      	add	r7, sp, #0
 8005042:	4603      	mov	r3, r0
 8005044:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005046:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800504a:	2b00      	cmp	r3, #0
 800504c:	db0b      	blt.n	8005066 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800504e:	79fb      	ldrb	r3, [r7, #7]
 8005050:	f003 021f 	and.w	r2, r3, #31
 8005054:	4907      	ldr	r1, [pc, #28]	@ (8005074 <__NVIC_EnableIRQ+0x38>)
 8005056:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800505a:	095b      	lsrs	r3, r3, #5
 800505c:	2001      	movs	r0, #1
 800505e:	fa00 f202 	lsl.w	r2, r0, r2
 8005062:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005066:	bf00      	nop
 8005068:	370c      	adds	r7, #12
 800506a:	46bd      	mov	sp, r7
 800506c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005070:	4770      	bx	lr
 8005072:	bf00      	nop
 8005074:	e000e100 	.word	0xe000e100

08005078 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005078:	b480      	push	{r7}
 800507a:	b083      	sub	sp, #12
 800507c:	af00      	add	r7, sp, #0
 800507e:	4603      	mov	r3, r0
 8005080:	6039      	str	r1, [r7, #0]
 8005082:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005084:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005088:	2b00      	cmp	r3, #0
 800508a:	db0a      	blt.n	80050a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	b2da      	uxtb	r2, r3
 8005090:	490c      	ldr	r1, [pc, #48]	@ (80050c4 <__NVIC_SetPriority+0x4c>)
 8005092:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005096:	0112      	lsls	r2, r2, #4
 8005098:	b2d2      	uxtb	r2, r2
 800509a:	440b      	add	r3, r1
 800509c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80050a0:	e00a      	b.n	80050b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80050a2:	683b      	ldr	r3, [r7, #0]
 80050a4:	b2da      	uxtb	r2, r3
 80050a6:	4908      	ldr	r1, [pc, #32]	@ (80050c8 <__NVIC_SetPriority+0x50>)
 80050a8:	79fb      	ldrb	r3, [r7, #7]
 80050aa:	f003 030f 	and.w	r3, r3, #15
 80050ae:	3b04      	subs	r3, #4
 80050b0:	0112      	lsls	r2, r2, #4
 80050b2:	b2d2      	uxtb	r2, r2
 80050b4:	440b      	add	r3, r1
 80050b6:	761a      	strb	r2, [r3, #24]
}
 80050b8:	bf00      	nop
 80050ba:	370c      	adds	r7, #12
 80050bc:	46bd      	mov	sp, r7
 80050be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c2:	4770      	bx	lr
 80050c4:	e000e100 	.word	0xe000e100
 80050c8:	e000ed00 	.word	0xe000ed00

080050cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80050cc:	b480      	push	{r7}
 80050ce:	b089      	sub	sp, #36	@ 0x24
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	60f8      	str	r0, [r7, #12]
 80050d4:	60b9      	str	r1, [r7, #8]
 80050d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	f003 0307 	and.w	r3, r3, #7
 80050de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80050e0:	69fb      	ldr	r3, [r7, #28]
 80050e2:	f1c3 0307 	rsb	r3, r3, #7
 80050e6:	2b04      	cmp	r3, #4
 80050e8:	bf28      	it	cs
 80050ea:	2304      	movcs	r3, #4
 80050ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80050ee:	69fb      	ldr	r3, [r7, #28]
 80050f0:	3304      	adds	r3, #4
 80050f2:	2b06      	cmp	r3, #6
 80050f4:	d902      	bls.n	80050fc <NVIC_EncodePriority+0x30>
 80050f6:	69fb      	ldr	r3, [r7, #28]
 80050f8:	3b03      	subs	r3, #3
 80050fa:	e000      	b.n	80050fe <NVIC_EncodePriority+0x32>
 80050fc:	2300      	movs	r3, #0
 80050fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005100:	f04f 32ff 	mov.w	r2, #4294967295
 8005104:	69bb      	ldr	r3, [r7, #24]
 8005106:	fa02 f303 	lsl.w	r3, r2, r3
 800510a:	43da      	mvns	r2, r3
 800510c:	68bb      	ldr	r3, [r7, #8]
 800510e:	401a      	ands	r2, r3
 8005110:	697b      	ldr	r3, [r7, #20]
 8005112:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005114:	f04f 31ff 	mov.w	r1, #4294967295
 8005118:	697b      	ldr	r3, [r7, #20]
 800511a:	fa01 f303 	lsl.w	r3, r1, r3
 800511e:	43d9      	mvns	r1, r3
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005124:	4313      	orrs	r3, r2
         );
}
 8005126:	4618      	mov	r0, r3
 8005128:	3724      	adds	r7, #36	@ 0x24
 800512a:	46bd      	mov	sp, r7
 800512c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005130:	4770      	bx	lr

08005132 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005132:	b580      	push	{r7, lr}
 8005134:	b082      	sub	sp, #8
 8005136:	af00      	add	r7, sp, #0
 8005138:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800513a:	6878      	ldr	r0, [r7, #4]
 800513c:	f7ff ff4c 	bl	8004fd8 <__NVIC_SetPriorityGrouping>
}
 8005140:	bf00      	nop
 8005142:	3708      	adds	r7, #8
 8005144:	46bd      	mov	sp, r7
 8005146:	bd80      	pop	{r7, pc}

08005148 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005148:	b580      	push	{r7, lr}
 800514a:	b086      	sub	sp, #24
 800514c:	af00      	add	r7, sp, #0
 800514e:	4603      	mov	r3, r0
 8005150:	60b9      	str	r1, [r7, #8]
 8005152:	607a      	str	r2, [r7, #4]
 8005154:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005156:	f7ff ff63 	bl	8005020 <__NVIC_GetPriorityGrouping>
 800515a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800515c:	687a      	ldr	r2, [r7, #4]
 800515e:	68b9      	ldr	r1, [r7, #8]
 8005160:	6978      	ldr	r0, [r7, #20]
 8005162:	f7ff ffb3 	bl	80050cc <NVIC_EncodePriority>
 8005166:	4602      	mov	r2, r0
 8005168:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800516c:	4611      	mov	r1, r2
 800516e:	4618      	mov	r0, r3
 8005170:	f7ff ff82 	bl	8005078 <__NVIC_SetPriority>
}
 8005174:	bf00      	nop
 8005176:	3718      	adds	r7, #24
 8005178:	46bd      	mov	sp, r7
 800517a:	bd80      	pop	{r7, pc}

0800517c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800517c:	b580      	push	{r7, lr}
 800517e:	b082      	sub	sp, #8
 8005180:	af00      	add	r7, sp, #0
 8005182:	4603      	mov	r3, r0
 8005184:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005186:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800518a:	4618      	mov	r0, r3
 800518c:	f7ff ff56 	bl	800503c <__NVIC_EnableIRQ>
}
 8005190:	bf00      	nop
 8005192:	3708      	adds	r7, #8
 8005194:	46bd      	mov	sp, r7
 8005196:	bd80      	pop	{r7, pc}

08005198 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005198:	b580      	push	{r7, lr}
 800519a:	b084      	sub	sp, #16
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d101      	bne.n	80051aa <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80051a6:	2301      	movs	r3, #1
 80051a8:	e08d      	b.n	80052c6 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	461a      	mov	r2, r3
 80051b0:	4b47      	ldr	r3, [pc, #284]	@ (80052d0 <HAL_DMA_Init+0x138>)
 80051b2:	429a      	cmp	r2, r3
 80051b4:	d80f      	bhi.n	80051d6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	461a      	mov	r2, r3
 80051bc:	4b45      	ldr	r3, [pc, #276]	@ (80052d4 <HAL_DMA_Init+0x13c>)
 80051be:	4413      	add	r3, r2
 80051c0:	4a45      	ldr	r2, [pc, #276]	@ (80052d8 <HAL_DMA_Init+0x140>)
 80051c2:	fba2 2303 	umull	r2, r3, r2, r3
 80051c6:	091b      	lsrs	r3, r3, #4
 80051c8:	009a      	lsls	r2, r3, #2
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	4a42      	ldr	r2, [pc, #264]	@ (80052dc <HAL_DMA_Init+0x144>)
 80051d2:	641a      	str	r2, [r3, #64]	@ 0x40
 80051d4:	e00e      	b.n	80051f4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	461a      	mov	r2, r3
 80051dc:	4b40      	ldr	r3, [pc, #256]	@ (80052e0 <HAL_DMA_Init+0x148>)
 80051de:	4413      	add	r3, r2
 80051e0:	4a3d      	ldr	r2, [pc, #244]	@ (80052d8 <HAL_DMA_Init+0x140>)
 80051e2:	fba2 2303 	umull	r2, r3, r2, r3
 80051e6:	091b      	lsrs	r3, r3, #4
 80051e8:	009a      	lsls	r2, r3, #2
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	4a3c      	ldr	r2, [pc, #240]	@ (80052e4 <HAL_DMA_Init+0x14c>)
 80051f2:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2202      	movs	r2, #2
 80051f8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800520a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800520e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8005218:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	691b      	ldr	r3, [r3, #16]
 800521e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005224:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	699b      	ldr	r3, [r3, #24]
 800522a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005230:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6a1b      	ldr	r3, [r3, #32]
 8005236:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8005238:	68fa      	ldr	r2, [r7, #12]
 800523a:	4313      	orrs	r3, r2
 800523c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	68fa      	ldr	r2, [r7, #12]
 8005244:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005246:	6878      	ldr	r0, [r7, #4]
 8005248:	f000 f9b6 	bl	80055b8 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	689b      	ldr	r3, [r3, #8]
 8005250:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005254:	d102      	bne.n	800525c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	2200      	movs	r2, #0
 800525a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	685a      	ldr	r2, [r3, #4]
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005264:	b2d2      	uxtb	r2, r2
 8005266:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800526c:	687a      	ldr	r2, [r7, #4]
 800526e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005270:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	685b      	ldr	r3, [r3, #4]
 8005276:	2b00      	cmp	r3, #0
 8005278:	d010      	beq.n	800529c <HAL_DMA_Init+0x104>
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	685b      	ldr	r3, [r3, #4]
 800527e:	2b04      	cmp	r3, #4
 8005280:	d80c      	bhi.n	800529c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8005282:	6878      	ldr	r0, [r7, #4]
 8005284:	f000 f9d6 	bl	8005634 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800528c:	2200      	movs	r2, #0
 800528e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005294:	687a      	ldr	r2, [r7, #4]
 8005296:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005298:	605a      	str	r2, [r3, #4]
 800529a:	e008      	b.n	80052ae <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2200      	movs	r2, #0
 80052a0:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	2200      	movs	r2, #0
 80052a6:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2200      	movs	r2, #0
 80052ac:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	2200      	movs	r2, #0
 80052b2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2201      	movs	r2, #1
 80052b8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2200      	movs	r2, #0
 80052c0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80052c4:	2300      	movs	r3, #0
}
 80052c6:	4618      	mov	r0, r3
 80052c8:	3710      	adds	r7, #16
 80052ca:	46bd      	mov	sp, r7
 80052cc:	bd80      	pop	{r7, pc}
 80052ce:	bf00      	nop
 80052d0:	40020407 	.word	0x40020407
 80052d4:	bffdfff8 	.word	0xbffdfff8
 80052d8:	cccccccd 	.word	0xcccccccd
 80052dc:	40020000 	.word	0x40020000
 80052e0:	bffdfbf8 	.word	0xbffdfbf8
 80052e4:	40020400 	.word	0x40020400

080052e8 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80052e8:	b580      	push	{r7, lr}
 80052ea:	b086      	sub	sp, #24
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	60f8      	str	r0, [r7, #12]
 80052f0:	60b9      	str	r1, [r7, #8]
 80052f2:	607a      	str	r2, [r7, #4]
 80052f4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80052f6:	2300      	movs	r3, #0
 80052f8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005300:	2b01      	cmp	r3, #1
 8005302:	d101      	bne.n	8005308 <HAL_DMA_Start_IT+0x20>
 8005304:	2302      	movs	r3, #2
 8005306:	e066      	b.n	80053d6 <HAL_DMA_Start_IT+0xee>
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	2201      	movs	r2, #1
 800530c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005316:	b2db      	uxtb	r3, r3
 8005318:	2b01      	cmp	r3, #1
 800531a:	d155      	bne.n	80053c8 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	2202      	movs	r2, #2
 8005320:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	2200      	movs	r2, #0
 8005328:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	681a      	ldr	r2, [r3, #0]
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f022 0201 	bic.w	r2, r2, #1
 8005338:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	687a      	ldr	r2, [r7, #4]
 800533e:	68b9      	ldr	r1, [r7, #8]
 8005340:	68f8      	ldr	r0, [r7, #12]
 8005342:	f000 f8fb 	bl	800553c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800534a:	2b00      	cmp	r3, #0
 800534c:	d008      	beq.n	8005360 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	681a      	ldr	r2, [r3, #0]
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f042 020e 	orr.w	r2, r2, #14
 800535c:	601a      	str	r2, [r3, #0]
 800535e:	e00f      	b.n	8005380 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	681a      	ldr	r2, [r3, #0]
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f022 0204 	bic.w	r2, r2, #4
 800536e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	681a      	ldr	r2, [r3, #0]
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f042 020a 	orr.w	r2, r2, #10
 800537e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800538a:	2b00      	cmp	r3, #0
 800538c:	d007      	beq.n	800539e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005392:	681a      	ldr	r2, [r3, #0]
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005398:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800539c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d007      	beq.n	80053b6 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053aa:	681a      	ldr	r2, [r3, #0]
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053b0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80053b4:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	681a      	ldr	r2, [r3, #0]
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f042 0201 	orr.w	r2, r2, #1
 80053c4:	601a      	str	r2, [r3, #0]
 80053c6:	e005      	b.n	80053d4 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	2200      	movs	r2, #0
 80053cc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80053d0:	2302      	movs	r3, #2
 80053d2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80053d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80053d6:	4618      	mov	r0, r3
 80053d8:	3718      	adds	r7, #24
 80053da:	46bd      	mov	sp, r7
 80053dc:	bd80      	pop	{r7, pc}

080053de <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80053de:	b580      	push	{r7, lr}
 80053e0:	b084      	sub	sp, #16
 80053e2:	af00      	add	r7, sp, #0
 80053e4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053fa:	f003 031f 	and.w	r3, r3, #31
 80053fe:	2204      	movs	r2, #4
 8005400:	409a      	lsls	r2, r3
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	4013      	ands	r3, r2
 8005406:	2b00      	cmp	r3, #0
 8005408:	d026      	beq.n	8005458 <HAL_DMA_IRQHandler+0x7a>
 800540a:	68bb      	ldr	r3, [r7, #8]
 800540c:	f003 0304 	and.w	r3, r3, #4
 8005410:	2b00      	cmp	r3, #0
 8005412:	d021      	beq.n	8005458 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f003 0320 	and.w	r3, r3, #32
 800541e:	2b00      	cmp	r3, #0
 8005420:	d107      	bne.n	8005432 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	681a      	ldr	r2, [r3, #0]
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f022 0204 	bic.w	r2, r2, #4
 8005430:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005436:	f003 021f 	and.w	r2, r3, #31
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800543e:	2104      	movs	r1, #4
 8005440:	fa01 f202 	lsl.w	r2, r1, r2
 8005444:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800544a:	2b00      	cmp	r3, #0
 800544c:	d071      	beq.n	8005532 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005452:	6878      	ldr	r0, [r7, #4]
 8005454:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8005456:	e06c      	b.n	8005532 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800545c:	f003 031f 	and.w	r3, r3, #31
 8005460:	2202      	movs	r2, #2
 8005462:	409a      	lsls	r2, r3
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	4013      	ands	r3, r2
 8005468:	2b00      	cmp	r3, #0
 800546a:	d02e      	beq.n	80054ca <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800546c:	68bb      	ldr	r3, [r7, #8]
 800546e:	f003 0302 	and.w	r3, r3, #2
 8005472:	2b00      	cmp	r3, #0
 8005474:	d029      	beq.n	80054ca <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f003 0320 	and.w	r3, r3, #32
 8005480:	2b00      	cmp	r3, #0
 8005482:	d10b      	bne.n	800549c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	681a      	ldr	r2, [r3, #0]
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	f022 020a 	bic.w	r2, r2, #10
 8005492:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2201      	movs	r2, #1
 8005498:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054a0:	f003 021f 	and.w	r2, r3, #31
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054a8:	2102      	movs	r1, #2
 80054aa:	fa01 f202 	lsl.w	r2, r1, r2
 80054ae:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2200      	movs	r2, #0
 80054b4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d038      	beq.n	8005532 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054c4:	6878      	ldr	r0, [r7, #4]
 80054c6:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80054c8:	e033      	b.n	8005532 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054ce:	f003 031f 	and.w	r3, r3, #31
 80054d2:	2208      	movs	r2, #8
 80054d4:	409a      	lsls	r2, r3
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	4013      	ands	r3, r2
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d02a      	beq.n	8005534 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80054de:	68bb      	ldr	r3, [r7, #8]
 80054e0:	f003 0308 	and.w	r3, r3, #8
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d025      	beq.n	8005534 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	681a      	ldr	r2, [r3, #0]
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f022 020e 	bic.w	r2, r2, #14
 80054f6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054fc:	f003 021f 	and.w	r2, r3, #31
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005504:	2101      	movs	r1, #1
 8005506:	fa01 f202 	lsl.w	r2, r1, r2
 800550a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2201      	movs	r2, #1
 8005510:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	2201      	movs	r2, #1
 8005516:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	2200      	movs	r2, #0
 800551e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005526:	2b00      	cmp	r3, #0
 8005528:	d004      	beq.n	8005534 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800552e:	6878      	ldr	r0, [r7, #4]
 8005530:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005532:	bf00      	nop
 8005534:	bf00      	nop
}
 8005536:	3710      	adds	r7, #16
 8005538:	46bd      	mov	sp, r7
 800553a:	bd80      	pop	{r7, pc}

0800553c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800553c:	b480      	push	{r7}
 800553e:	b085      	sub	sp, #20
 8005540:	af00      	add	r7, sp, #0
 8005542:	60f8      	str	r0, [r7, #12]
 8005544:	60b9      	str	r1, [r7, #8]
 8005546:	607a      	str	r2, [r7, #4]
 8005548:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800554e:	68fa      	ldr	r2, [r7, #12]
 8005550:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005552:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005558:	2b00      	cmp	r3, #0
 800555a:	d004      	beq.n	8005566 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005560:	68fa      	ldr	r2, [r7, #12]
 8005562:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005564:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800556a:	f003 021f 	and.w	r2, r3, #31
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005572:	2101      	movs	r1, #1
 8005574:	fa01 f202 	lsl.w	r2, r1, r2
 8005578:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	683a      	ldr	r2, [r7, #0]
 8005580:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	689b      	ldr	r3, [r3, #8]
 8005586:	2b10      	cmp	r3, #16
 8005588:	d108      	bne.n	800559c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	687a      	ldr	r2, [r7, #4]
 8005590:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	68ba      	ldr	r2, [r7, #8]
 8005598:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800559a:	e007      	b.n	80055ac <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	68ba      	ldr	r2, [r7, #8]
 80055a2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	687a      	ldr	r2, [r7, #4]
 80055aa:	60da      	str	r2, [r3, #12]
}
 80055ac:	bf00      	nop
 80055ae:	3714      	adds	r7, #20
 80055b0:	46bd      	mov	sp, r7
 80055b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b6:	4770      	bx	lr

080055b8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80055b8:	b480      	push	{r7}
 80055ba:	b087      	sub	sp, #28
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	461a      	mov	r2, r3
 80055c6:	4b16      	ldr	r3, [pc, #88]	@ (8005620 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80055c8:	429a      	cmp	r2, r3
 80055ca:	d802      	bhi.n	80055d2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80055cc:	4b15      	ldr	r3, [pc, #84]	@ (8005624 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80055ce:	617b      	str	r3, [r7, #20]
 80055d0:	e001      	b.n	80055d6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 80055d2:	4b15      	ldr	r3, [pc, #84]	@ (8005628 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80055d4:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80055d6:	697b      	ldr	r3, [r7, #20]
 80055d8:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	b2db      	uxtb	r3, r3
 80055e0:	3b08      	subs	r3, #8
 80055e2:	4a12      	ldr	r2, [pc, #72]	@ (800562c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80055e4:	fba2 2303 	umull	r2, r3, r2, r3
 80055e8:	091b      	lsrs	r3, r3, #4
 80055ea:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055f0:	089b      	lsrs	r3, r3, #2
 80055f2:	009a      	lsls	r2, r3, #2
 80055f4:	693b      	ldr	r3, [r7, #16]
 80055f6:	4413      	add	r3, r2
 80055f8:	461a      	mov	r2, r3
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	4a0b      	ldr	r2, [pc, #44]	@ (8005630 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8005602:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	f003 031f 	and.w	r3, r3, #31
 800560a:	2201      	movs	r2, #1
 800560c:	409a      	lsls	r2, r3
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005612:	bf00      	nop
 8005614:	371c      	adds	r7, #28
 8005616:	46bd      	mov	sp, r7
 8005618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561c:	4770      	bx	lr
 800561e:	bf00      	nop
 8005620:	40020407 	.word	0x40020407
 8005624:	40020800 	.word	0x40020800
 8005628:	40020820 	.word	0x40020820
 800562c:	cccccccd 	.word	0xcccccccd
 8005630:	40020880 	.word	0x40020880

08005634 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005634:	b480      	push	{r7}
 8005636:	b085      	sub	sp, #20
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	685b      	ldr	r3, [r3, #4]
 8005640:	b2db      	uxtb	r3, r3
 8005642:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005644:	68fa      	ldr	r2, [r7, #12]
 8005646:	4b0b      	ldr	r3, [pc, #44]	@ (8005674 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8005648:	4413      	add	r3, r2
 800564a:	009b      	lsls	r3, r3, #2
 800564c:	461a      	mov	r2, r3
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	4a08      	ldr	r2, [pc, #32]	@ (8005678 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8005656:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	3b01      	subs	r3, #1
 800565c:	f003 031f 	and.w	r3, r3, #31
 8005660:	2201      	movs	r2, #1
 8005662:	409a      	lsls	r2, r3
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8005668:	bf00      	nop
 800566a:	3714      	adds	r7, #20
 800566c:	46bd      	mov	sp, r7
 800566e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005672:	4770      	bx	lr
 8005674:	1000823f 	.word	0x1000823f
 8005678:	40020940 	.word	0x40020940

0800567c <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 800567c:	b480      	push	{r7}
 800567e:	b087      	sub	sp, #28
 8005680:	af00      	add	r7, sp, #0
 8005682:	60f8      	str	r0, [r7, #12]
 8005684:	460b      	mov	r3, r1
 8005686:	607a      	str	r2, [r7, #4]
 8005688:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800568a:	2300      	movs	r3, #0
 800568c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_EXTI_CB(CallbackID));

  switch (CallbackID)
 800568e:	7afb      	ldrb	r3, [r7, #11]
 8005690:	2b00      	cmp	r3, #0
 8005692:	d103      	bne.n	800569c <HAL_EXTI_RegisterCallback+0x20>
  {
    /* set common callback */
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	687a      	ldr	r2, [r7, #4]
 8005698:	605a      	str	r2, [r3, #4]
      break;
 800569a:	e005      	b.n	80056a8 <HAL_EXTI_RegisterCallback+0x2c>

    default:
      hexti->PendingCallback = NULL;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	2200      	movs	r2, #0
 80056a0:	605a      	str	r2, [r3, #4]
      status = HAL_ERROR;
 80056a2:	2301      	movs	r3, #1
 80056a4:	75fb      	strb	r3, [r7, #23]
      break;
 80056a6:	bf00      	nop
  }

  return status;
 80056a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80056aa:	4618      	mov	r0, r3
 80056ac:	371c      	adds	r7, #28
 80056ae:	46bd      	mov	sp, r7
 80056b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b4:	4770      	bx	lr

080056b6 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 80056b6:	b480      	push	{r7}
 80056b8:	b083      	sub	sp, #12
 80056ba:	af00      	add	r7, sp, #0
 80056bc:	6078      	str	r0, [r7, #4]
 80056be:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d101      	bne.n	80056ca <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 80056c6:	2301      	movs	r3, #1
 80056c8:	e003      	b.n	80056d2 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	683a      	ldr	r2, [r7, #0]
 80056ce:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 80056d0:	2300      	movs	r3, #0
  }
}
 80056d2:	4618      	mov	r0, r3
 80056d4:	370c      	adds	r7, #12
 80056d6:	46bd      	mov	sp, r7
 80056d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056dc:	4770      	bx	lr
	...

080056e0 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 80056e0:	b580      	push	{r7, lr}
 80056e2:	b086      	sub	sp, #24
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	0c1b      	lsrs	r3, r3, #16
 80056ee:	f003 0301 	and.w	r3, r3, #1
 80056f2:	617b      	str	r3, [r7, #20]
  /* compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f003 031f 	and.w	r3, r3, #31
 80056fc:	2201      	movs	r2, #1
 80056fe:	fa02 f303 	lsl.w	r3, r2, r3
 8005702:	613b      	str	r3, [r7, #16]

  /* Get pending bit  */
  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));
 8005704:	697b      	ldr	r3, [r7, #20]
 8005706:	015a      	lsls	r2, r3, #5
 8005708:	4b0c      	ldr	r3, [pc, #48]	@ (800573c <HAL_EXTI_IRQHandler+0x5c>)
 800570a:	4413      	add	r3, r2
 800570c:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	693a      	ldr	r2, [r7, #16]
 8005714:	4013      	ands	r3, r2
 8005716:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 8005718:	68bb      	ldr	r3, [r7, #8]
 800571a:	2b00      	cmp	r3, #0
 800571c:	d009      	beq.n	8005732 <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	693a      	ldr	r2, [r7, #16]
 8005722:	601a      	str	r2, [r3, #0]

    /* Call pending callback */
    if (hexti->PendingCallback != NULL)
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	685b      	ldr	r3, [r3, #4]
 8005728:	2b00      	cmp	r3, #0
 800572a:	d002      	beq.n	8005732 <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	685b      	ldr	r3, [r3, #4]
 8005730:	4798      	blx	r3
    }
  }
}
 8005732:	bf00      	nop
 8005734:	3718      	adds	r7, #24
 8005736:	46bd      	mov	sp, r7
 8005738:	bd80      	pop	{r7, pc}
 800573a:	bf00      	nop
 800573c:	40010414 	.word	0x40010414

08005740 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8005740:	b580      	push	{r7, lr}
 8005742:	b084      	sub	sp, #16
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2b00      	cmp	r3, #0
 800574c:	d101      	bne.n	8005752 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 800574e:	2301      	movs	r3, #1
 8005750:	e147      	b.n	80059e2 <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005758:	b2db      	uxtb	r3, r3
 800575a:	2b00      	cmp	r3, #0
 800575c:	d106      	bne.n	800576c <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	2200      	movs	r2, #0
 8005762:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8005766:	6878      	ldr	r0, [r7, #4]
 8005768:	f7fb f95c 	bl	8000a24 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	699a      	ldr	r2, [r3, #24]
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f022 0210 	bic.w	r2, r2, #16
 800577a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800577c:	f7fe f89e 	bl	80038bc <HAL_GetTick>
 8005780:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8005782:	e012      	b.n	80057aa <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8005784:	f7fe f89a 	bl	80038bc <HAL_GetTick>
 8005788:	4602      	mov	r2, r0
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	1ad3      	subs	r3, r2, r3
 800578e:	2b0a      	cmp	r3, #10
 8005790:	d90b      	bls.n	80057aa <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005796:	f043 0201 	orr.w	r2, r3, #1
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	2203      	movs	r2, #3
 80057a2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80057a6:	2301      	movs	r3, #1
 80057a8:	e11b      	b.n	80059e2 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	699b      	ldr	r3, [r3, #24]
 80057b0:	f003 0308 	and.w	r3, r3, #8
 80057b4:	2b08      	cmp	r3, #8
 80057b6:	d0e5      	beq.n	8005784 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	699a      	ldr	r2, [r3, #24]
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f042 0201 	orr.w	r2, r2, #1
 80057c6:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80057c8:	f7fe f878 	bl	80038bc <HAL_GetTick>
 80057cc:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80057ce:	e012      	b.n	80057f6 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80057d0:	f7fe f874 	bl	80038bc <HAL_GetTick>
 80057d4:	4602      	mov	r2, r0
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	1ad3      	subs	r3, r2, r3
 80057da:	2b0a      	cmp	r3, #10
 80057dc:	d90b      	bls.n	80057f6 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80057e2:	f043 0201 	orr.w	r2, r3, #1
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	2203      	movs	r2, #3
 80057ee:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80057f2:	2301      	movs	r3, #1
 80057f4:	e0f5      	b.n	80059e2 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	699b      	ldr	r3, [r3, #24]
 80057fc:	f003 0301 	and.w	r3, r3, #1
 8005800:	2b00      	cmp	r3, #0
 8005802:	d0e5      	beq.n	80057d0 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	699a      	ldr	r2, [r3, #24]
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f042 0202 	orr.w	r2, r2, #2
 8005812:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	4a74      	ldr	r2, [pc, #464]	@ (80059ec <HAL_FDCAN_Init+0x2ac>)
 800581a:	4293      	cmp	r3, r2
 800581c:	d103      	bne.n	8005826 <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 800581e:	4a74      	ldr	r2, [pc, #464]	@ (80059f0 <HAL_FDCAN_Init+0x2b0>)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	685b      	ldr	r3, [r3, #4]
 8005824:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	7c1b      	ldrb	r3, [r3, #16]
 800582a:	2b01      	cmp	r3, #1
 800582c:	d108      	bne.n	8005840 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	699a      	ldr	r2, [r3, #24]
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800583c:	619a      	str	r2, [r3, #24]
 800583e:	e007      	b.n	8005850 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	699a      	ldr	r2, [r3, #24]
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800584e:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	7c5b      	ldrb	r3, [r3, #17]
 8005854:	2b01      	cmp	r3, #1
 8005856:	d108      	bne.n	800586a <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	699a      	ldr	r2, [r3, #24]
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005866:	619a      	str	r2, [r3, #24]
 8005868:	e007      	b.n	800587a <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	699a      	ldr	r2, [r3, #24]
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005878:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	7c9b      	ldrb	r3, [r3, #18]
 800587e:	2b01      	cmp	r3, #1
 8005880:	d108      	bne.n	8005894 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	699a      	ldr	r2, [r3, #24]
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005890:	619a      	str	r2, [r3, #24]
 8005892:	e007      	b.n	80058a4 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	699a      	ldr	r2, [r3, #24]
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80058a2:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	699b      	ldr	r3, [r3, #24]
 80058aa:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	689a      	ldr	r2, [r3, #8]
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	430a      	orrs	r2, r1
 80058b8:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	699a      	ldr	r2, [r3, #24]
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 80058c8:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	691a      	ldr	r2, [r3, #16]
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f022 0210 	bic.w	r2, r2, #16
 80058d8:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	68db      	ldr	r3, [r3, #12]
 80058de:	2b01      	cmp	r3, #1
 80058e0:	d108      	bne.n	80058f4 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	699a      	ldr	r2, [r3, #24]
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f042 0204 	orr.w	r2, r2, #4
 80058f0:	619a      	str	r2, [r3, #24]
 80058f2:	e02c      	b.n	800594e <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	68db      	ldr	r3, [r3, #12]
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d028      	beq.n	800594e <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	68db      	ldr	r3, [r3, #12]
 8005900:	2b02      	cmp	r3, #2
 8005902:	d01c      	beq.n	800593e <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	699a      	ldr	r2, [r3, #24]
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005912:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	691a      	ldr	r2, [r3, #16]
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f042 0210 	orr.w	r2, r2, #16
 8005922:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	68db      	ldr	r3, [r3, #12]
 8005928:	2b03      	cmp	r3, #3
 800592a:	d110      	bne.n	800594e <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	699a      	ldr	r2, [r3, #24]
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f042 0220 	orr.w	r2, r2, #32
 800593a:	619a      	str	r2, [r3, #24]
 800593c:	e007      	b.n	800594e <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	699a      	ldr	r2, [r3, #24]
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	f042 0220 	orr.w	r2, r2, #32
 800594c:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	699b      	ldr	r3, [r3, #24]
 8005952:	3b01      	subs	r3, #1
 8005954:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	69db      	ldr	r3, [r3, #28]
 800595a:	3b01      	subs	r3, #1
 800595c:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800595e:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	6a1b      	ldr	r3, [r3, #32]
 8005964:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8005966:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	695b      	ldr	r3, [r3, #20]
 800596e:	3b01      	subs	r3, #1
 8005970:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8005976:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005978:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	689b      	ldr	r3, [r3, #8]
 800597e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005982:	d115      	bne.n	80059b0 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005988:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800598e:	3b01      	subs	r3, #1
 8005990:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005992:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005998:	3b01      	subs	r3, #1
 800599a:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800599c:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059a4:	3b01      	subs	r3, #1
 80059a6:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80059ac:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80059ae:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	430a      	orrs	r2, r1
 80059c2:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80059c6:	6878      	ldr	r0, [r7, #4]
 80059c8:	f000 fb14 	bl	8005ff4 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2200      	movs	r2, #0
 80059d0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	2200      	movs	r2, #0
 80059d6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	2201      	movs	r2, #1
 80059dc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 80059e0:	2300      	movs	r3, #0
}
 80059e2:	4618      	mov	r0, r3
 80059e4:	3710      	adds	r7, #16
 80059e6:	46bd      	mov	sp, r7
 80059e8:	bd80      	pop	{r7, pc}
 80059ea:	bf00      	nop
 80059ec:	40006400 	.word	0x40006400
 80059f0:	40006500 	.word	0x40006500

080059f4 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 80059f4:	b480      	push	{r7}
 80059f6:	b08b      	sub	sp, #44	@ 0x2c
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	60f8      	str	r0, [r7, #12]
 80059fc:	60b9      	str	r1, [r7, #8]
 80059fe:	607a      	str	r2, [r7, #4]
 8005a00:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 8005a02:	2300      	movs	r3, #0
 8005a04:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005a0c:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 8005a0e:	7efb      	ldrb	r3, [r7, #27]
 8005a10:	2b02      	cmp	r3, #2
 8005a12:	f040 80e8 	bne.w	8005be6 <HAL_FDCAN_GetRxMessage+0x1f2>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8005a16:	68bb      	ldr	r3, [r7, #8]
 8005a18:	2b40      	cmp	r3, #64	@ 0x40
 8005a1a:	d137      	bne.n	8005a8c <HAL_FDCAN_GetRxMessage+0x98>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a24:	f003 030f 	and.w	r3, r3, #15
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d107      	bne.n	8005a3c <HAL_FDCAN_GetRxMessage+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a30:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8005a38:	2301      	movs	r3, #1
 8005a3a:	e0db      	b.n	8005bf4 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a44:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005a48:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005a4c:	d10a      	bne.n	8005a64 <HAL_FDCAN_GetRxMessage+0x70>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005a56:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005a5a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005a5e:	d101      	bne.n	8005a64 <HAL_FDCAN_GetRxMessage+0x70>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8005a60:	2301      	movs	r3, #1
 8005a62:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a6c:	0a1b      	lsrs	r3, r3, #8
 8005a6e:	f003 0303 	and.w	r3, r3, #3
 8005a72:	69fa      	ldr	r2, [r7, #28]
 8005a74:	4413      	add	r3, r2
 8005a76:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 8005a7c:	69fa      	ldr	r2, [r7, #28]
 8005a7e:	4613      	mov	r3, r2
 8005a80:	00db      	lsls	r3, r3, #3
 8005a82:	4413      	add	r3, r2
 8005a84:	00db      	lsls	r3, r3, #3
 8005a86:	440b      	add	r3, r1
 8005a88:	627b      	str	r3, [r7, #36]	@ 0x24
 8005a8a:	e036      	b.n	8005afa <HAL_FDCAN_GetRxMessage+0x106>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005a94:	f003 030f 	and.w	r3, r3, #15
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d107      	bne.n	8005aac <HAL_FDCAN_GetRxMessage+0xb8>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005aa0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8005aa8:	2301      	movs	r3, #1
 8005aaa:	e0a3      	b.n	8005bf4 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005ab4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005ab8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005abc:	d10a      	bne.n	8005ad4 <HAL_FDCAN_GetRxMessage+0xe0>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ac6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005aca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005ace:	d101      	bne.n	8005ad4 <HAL_FDCAN_GetRxMessage+0xe0>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8005ad0:	2301      	movs	r3, #1
 8005ad2:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005adc:	0a1b      	lsrs	r3, r3, #8
 8005ade:	f003 0303 	and.w	r3, r3, #3
 8005ae2:	69fa      	ldr	r2, [r7, #28]
 8005ae4:	4413      	add	r3, r2
 8005ae6:	61fb      	str	r3, [r7, #28]
        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8005aec:	69fa      	ldr	r2, [r7, #28]
 8005aee:	4613      	mov	r3, r2
 8005af0:	00db      	lsls	r3, r3, #3
 8005af2:	4413      	add	r3, r2
 8005af4:	00db      	lsls	r3, r3, #3
 8005af6:	440b      	add	r3, r1
 8005af8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8005afa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	685b      	ldr	r3, [r3, #4]
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d107      	bne.n	8005b1e <HAL_FDCAN_GetRxMessage+0x12a>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8005b0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	0c9b      	lsrs	r3, r3, #18
 8005b14:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	601a      	str	r2, [r3, #0]
 8005b1c:	e005      	b.n	8005b2a <HAL_FDCAN_GetRxMessage+0x136>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8005b1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8005b2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8005b36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8005b42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b44:	3304      	adds	r3, #4
 8005b46:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8005b48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	b29a      	uxth	r2, r3
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8005b52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	0c1b      	lsrs	r3, r3, #16
 8005b58:	f003 020f 	and.w	r2, r3, #15
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8005b60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8005b6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8005b78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	0e1b      	lsrs	r3, r3, #24
 8005b7e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8005b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	0fda      	lsrs	r2, r3, #31
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8005b90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b92:	3304      	adds	r3, #4
 8005b94:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8005b96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b98:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8005b9a:	2300      	movs	r3, #0
 8005b9c:	623b      	str	r3, [r7, #32]
 8005b9e:	e00a      	b.n	8005bb6 <HAL_FDCAN_GetRxMessage+0x1c2>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8005ba0:	697a      	ldr	r2, [r7, #20]
 8005ba2:	6a3b      	ldr	r3, [r7, #32]
 8005ba4:	441a      	add	r2, r3
 8005ba6:	6839      	ldr	r1, [r7, #0]
 8005ba8:	6a3b      	ldr	r3, [r7, #32]
 8005baa:	440b      	add	r3, r1
 8005bac:	7812      	ldrb	r2, [r2, #0]
 8005bae:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8005bb0:	6a3b      	ldr	r3, [r7, #32]
 8005bb2:	3301      	adds	r3, #1
 8005bb4:	623b      	str	r3, [r7, #32]
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	68db      	ldr	r3, [r3, #12]
 8005bba:	4a11      	ldr	r2, [pc, #68]	@ (8005c00 <HAL_FDCAN_GetRxMessage+0x20c>)
 8005bbc:	5cd3      	ldrb	r3, [r2, r3]
 8005bbe:	461a      	mov	r2, r3
 8005bc0:	6a3b      	ldr	r3, [r7, #32]
 8005bc2:	4293      	cmp	r3, r2
 8005bc4:	d3ec      	bcc.n	8005ba0 <HAL_FDCAN_GetRxMessage+0x1ac>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8005bc6:	68bb      	ldr	r3, [r7, #8]
 8005bc8:	2b40      	cmp	r3, #64	@ 0x40
 8005bca:	d105      	bne.n	8005bd8 <HAL_FDCAN_GetRxMessage+0x1e4>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	69fa      	ldr	r2, [r7, #28]
 8005bd2:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 8005bd6:	e004      	b.n	8005be2 <HAL_FDCAN_GetRxMessage+0x1ee>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	69fa      	ldr	r2, [r7, #28]
 8005bde:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }

    /* Return function status */
    return HAL_OK;
 8005be2:	2300      	movs	r3, #0
 8005be4:	e006      	b.n	8005bf4 <HAL_FDCAN_GetRxMessage+0x200>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005bea:	f043 0208 	orr.w	r2, r3, #8
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8005bf2:	2301      	movs	r3, #1
  }
}
 8005bf4:	4618      	mov	r0, r3
 8005bf6:	372c      	adds	r7, #44	@ 0x2c
 8005bf8:	46bd      	mov	sp, r7
 8005bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfe:	4770      	bx	lr
 8005c00:	0800ca20 	.word	0x0800ca20

08005c04 <HAL_FDCAN_GetTxEvent>:
  *         the configuration information for the specified FDCAN.
  * @param  pTxEvent pointer to a FDCAN_TxEventFifoTypeDef structure.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetTxEvent(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxEventFifoTypeDef *pTxEvent)
{
 8005c04:	b480      	push	{r7}
 8005c06:	b087      	sub	sp, #28
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	6078      	str	r0, [r7, #4]
 8005c0c:	6039      	str	r1, [r7, #0]
  uint32_t *TxEventAddress;
  uint32_t GetIndex;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005c14:	75fb      	strb	r3, [r7, #23]

  if (state == HAL_FDCAN_STATE_BUSY)
 8005c16:	7dfb      	ldrb	r3, [r7, #23]
 8005c18:	2b02      	cmp	r3, #2
 8005c1a:	d16e      	bne.n	8005cfa <HAL_FDCAN_GetTxEvent+0xf6>
  {
    /* Check that the Tx event FIFO is not empty */
    if ((hfdcan->Instance->TXEFS & FDCAN_TXEFS_EFFL) == 0U)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005c24:	f003 0307 	and.w	r3, r3, #7
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d107      	bne.n	8005c3c <HAL_FDCAN_GetTxEvent+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c30:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8005c38:	2301      	movs	r3, #1
 8005c3a:	e065      	b.n	8005d08 <HAL_FDCAN_GetTxEvent+0x104>
    }

    /* Calculate Tx event FIFO element address */
    GetIndex = ((hfdcan->Instance->TXEFS & FDCAN_TXEFS_EFGI) >> FDCAN_TXEFS_EFGI_Pos);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005c44:	0a1b      	lsrs	r3, r3, #8
 8005c46:	f003 0303 	and.w	r3, r3, #3
 8005c4a:	613b      	str	r3, [r7, #16]
    TxEventAddress = (uint32_t *)(hfdcan->msgRam.TxEventFIFOSA + (GetIndex * SRAMCAN_TEF_SIZE));
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005c50:	693b      	ldr	r3, [r7, #16]
 8005c52:	00db      	lsls	r3, r3, #3
 8005c54:	4413      	add	r3, r2
 8005c56:	60fb      	str	r3, [r7, #12]

    /* Retrieve IdType */
    pTxEvent->IdType = *TxEventAddress & FDCAN_ELEMENT_MASK_XTD;
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8005c60:	683b      	ldr	r3, [r7, #0]
 8005c62:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pTxEvent->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8005c64:	683b      	ldr	r3, [r7, #0]
 8005c66:	685b      	ldr	r3, [r3, #4]
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d107      	bne.n	8005c7c <HAL_FDCAN_GetTxEvent+0x78>
    {
      pTxEvent->Identifier = ((*TxEventAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	0c9b      	lsrs	r3, r3, #18
 8005c72:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005c76:	683b      	ldr	r3, [r7, #0]
 8005c78:	601a      	str	r2, [r3, #0]
 8005c7a:	e005      	b.n	8005c88 <HAL_FDCAN_GetTxEvent+0x84>
    }
    else /* Extended ID element */
    {
      pTxEvent->Identifier = (*TxEventAddress & FDCAN_ELEMENT_MASK_EXTID);
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8005c84:	683b      	ldr	r3, [r7, #0]
 8005c86:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve TxFrameType */
    pTxEvent->TxFrameType = (*TxEventAddress & FDCAN_ELEMENT_MASK_RTR);
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8005c90:	683b      	ldr	r3, [r7, #0]
 8005c92:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pTxEvent->ErrorStateIndicator = (*TxEventAddress & FDCAN_ELEMENT_MASK_ESI);
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8005c9c:	683b      	ldr	r3, [r7, #0]
 8005c9e:	611a      	str	r2, [r3, #16]

    /* Increment TxEventAddress pointer to second word of Tx Event FIFO element */
    TxEventAddress++;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	3304      	adds	r3, #4
 8005ca4:	60fb      	str	r3, [r7, #12]

    /* Retrieve TxTimestamp */
    pTxEvent->TxTimestamp = (*TxEventAddress & FDCAN_ELEMENT_MASK_TS);
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	b29a      	uxth	r2, r3
 8005cac:	683b      	ldr	r3, [r7, #0]
 8005cae:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pTxEvent->DataLength = ((*TxEventAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	0c1b      	lsrs	r3, r3, #16
 8005cb6:	f003 020f 	and.w	r2, r3, #15
 8005cba:	683b      	ldr	r3, [r7, #0]
 8005cbc:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pTxEvent->BitRateSwitch = (*TxEventAddress & FDCAN_ELEMENT_MASK_BRS);
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 8005cc6:	683b      	ldr	r3, [r7, #0]
 8005cc8:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pTxEvent->FDFormat = (*TxEventAddress & FDCAN_ELEMENT_MASK_FDF);
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8005cd2:	683b      	ldr	r3, [r7, #0]
 8005cd4:	619a      	str	r2, [r3, #24]

    /* Retrieve EventType */
    pTxEvent->EventType = (*TxEventAddress & FDCAN_ELEMENT_MASK_ET);
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 8005cde:	683b      	ldr	r3, [r7, #0]
 8005ce0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Retrieve MessageMarker */
    pTxEvent->MessageMarker = ((*TxEventAddress & FDCAN_ELEMENT_MASK_MM) >> 24U);
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	0e1a      	lsrs	r2, r3, #24
 8005ce8:	683b      	ldr	r3, [r7, #0]
 8005cea:	621a      	str	r2, [r3, #32]

    /* Acknowledge the Tx Event FIFO that the oldest element is read so that it increments the GetIndex */
    hfdcan->Instance->TXEFA = GetIndex;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	693a      	ldr	r2, [r7, #16]
 8005cf2:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8

    /* Return function status */
    return HAL_OK;
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	e006      	b.n	8005d08 <HAL_FDCAN_GetTxEvent+0x104>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005cfe:	f043 0208 	orr.w	r2, r3, #8
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8005d06:	2301      	movs	r3, #1
  }
}
 8005d08:	4618      	mov	r0, r3
 8005d0a:	371c      	adds	r7, #28
 8005d0c:	46bd      	mov	sp, r7
 8005d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d12:	4770      	bx	lr

08005d14 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8005d14:	b580      	push	{r7, lr}
 8005d16:	b08c      	sub	sp, #48	@ 0x30
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d22:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8005d26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d2e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005d30:	4013      	ands	r3, r2
 8005d32:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d3a:	f003 0307 	and.w	r3, r3, #7
 8005d3e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d46:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005d48:	4013      	ands	r3, r2
 8005d4a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d52:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005d56:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d60:	4013      	ands	r3, r2
 8005d62:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d6a:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 8005d6e:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d76:	6a3a      	ldr	r2, [r7, #32]
 8005d78:	4013      	ands	r3, r2
 8005d7a:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d82:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8005d86:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d8e:	69fa      	ldr	r2, [r7, #28]
 8005d90:	4013      	ands	r3, r2
 8005d92:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d9a:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005da2:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8005da4:	697b      	ldr	r3, [r7, #20]
 8005da6:	099b      	lsrs	r3, r3, #6
 8005da8:	f003 0301 	and.w	r3, r3, #1
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d00c      	beq.n	8005dca <HAL_FDCAN_IRQHandler+0xb6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8005db0:	69bb      	ldr	r3, [r7, #24]
 8005db2:	099b      	lsrs	r3, r3, #6
 8005db4:	f003 0301 	and.w	r3, r3, #1
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d006      	beq.n	8005dca <HAL_FDCAN_IRQHandler+0xb6>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	2240      	movs	r2, #64	@ 0x40
 8005dc2:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8005dc4:	6878      	ldr	r0, [r7, #4]
 8005dc6:	f000 f901 	bl	8005fcc <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8005dca:	697b      	ldr	r3, [r7, #20]
 8005dcc:	0a1b      	lsrs	r3, r3, #8
 8005dce:	f003 0301 	and.w	r3, r3, #1
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d01a      	beq.n	8005e0c <HAL_FDCAN_IRQHandler+0xf8>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8005dd6:	69bb      	ldr	r3, [r7, #24]
 8005dd8:	0a1b      	lsrs	r3, r3, #8
 8005dda:	f003 0301 	and.w	r3, r3, #1
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d014      	beq.n	8005e0c <HAL_FDCAN_IRQHandler+0xf8>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005dea:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005df4:	693a      	ldr	r2, [r7, #16]
 8005df6:	4013      	ands	r3, r2
 8005df8:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005e02:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8005e04:	6939      	ldr	r1, [r7, #16]
 8005e06:	6878      	ldr	r0, [r7, #4]
 8005e08:	f000 f8c1 	bl	8005f8e <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8005e0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d007      	beq.n	8005e22 <HAL_FDCAN_IRQHandler+0x10e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005e18:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8005e1a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005e1c:	6878      	ldr	r0, [r7, #4]
 8005e1e:	f7fb fc97 	bl	8001750 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8005e22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d007      	beq.n	8005e38 <HAL_FDCAN_IRQHandler+0x124>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005e2e:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8005e30:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005e32:	6878      	ldr	r0, [r7, #4]
 8005e34:	f7fb fcb2 	bl	800179c <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8005e38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d007      	beq.n	8005e4e <HAL_FDCAN_IRQHandler+0x13a>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e44:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8005e46:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005e48:	6878      	ldr	r0, [r7, #4]
 8005e4a:	f7fb fd17 	bl	800187c <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8005e4e:	697b      	ldr	r3, [r7, #20]
 8005e50:	0a5b      	lsrs	r3, r3, #9
 8005e52:	f003 0301 	and.w	r3, r3, #1
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d00d      	beq.n	8005e76 <HAL_FDCAN_IRQHandler+0x162>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8005e5a:	69bb      	ldr	r3, [r7, #24]
 8005e5c:	0a5b      	lsrs	r3, r3, #9
 8005e5e:	f003 0301 	and.w	r3, r3, #1
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d007      	beq.n	8005e76 <HAL_FDCAN_IRQHandler+0x162>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005e6e:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8005e70:	6878      	ldr	r0, [r7, #4]
 8005e72:	f000 f882 	bl	8005f7a <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8005e76:	697b      	ldr	r3, [r7, #20]
 8005e78:	09db      	lsrs	r3, r3, #7
 8005e7a:	f003 0301 	and.w	r3, r3, #1
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d019      	beq.n	8005eb6 <HAL_FDCAN_IRQHandler+0x1a2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 8005e82:	69bb      	ldr	r3, [r7, #24]
 8005e84:	09db      	lsrs	r3, r3, #7
 8005e86:	f003 0301 	and.w	r3, r3, #1
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d013      	beq.n	8005eb6 <HAL_FDCAN_IRQHandler+0x1a2>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8005e96:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005ea0:	68fa      	ldr	r2, [r7, #12]
 8005ea2:	4013      	ands	r3, r2
 8005ea4:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	2280      	movs	r2, #128	@ 0x80
 8005eac:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8005eae:	68f9      	ldr	r1, [r7, #12]
 8005eb0:	6878      	ldr	r0, [r7, #4]
 8005eb2:	f7fb fc68 	bl	8001786 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8005eb6:	697b      	ldr	r3, [r7, #20]
 8005eb8:	0b5b      	lsrs	r3, r3, #13
 8005eba:	f003 0301 	and.w	r3, r3, #1
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d00d      	beq.n	8005ede <HAL_FDCAN_IRQHandler+0x1ca>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8005ec2:	69bb      	ldr	r3, [r7, #24]
 8005ec4:	0b5b      	lsrs	r3, r3, #13
 8005ec6:	f003 0301 	and.w	r3, r3, #1
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d007      	beq.n	8005ede <HAL_FDCAN_IRQHandler+0x1ca>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005ed6:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8005ed8:	6878      	ldr	r0, [r7, #4]
 8005eda:	f000 f863 	bl	8005fa4 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8005ede:	697b      	ldr	r3, [r7, #20]
 8005ee0:	0bdb      	lsrs	r3, r3, #15
 8005ee2:	f003 0301 	and.w	r3, r3, #1
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d00d      	beq.n	8005f06 <HAL_FDCAN_IRQHandler+0x1f2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8005eea:	69bb      	ldr	r3, [r7, #24]
 8005eec:	0bdb      	lsrs	r3, r3, #15
 8005eee:	f003 0301 	and.w	r3, r3, #1
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d007      	beq.n	8005f06 <HAL_FDCAN_IRQHandler+0x1f2>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8005efe:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8005f00:	6878      	ldr	r0, [r7, #4]
 8005f02:	f000 f859 	bl	8005fb8 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8005f06:	697b      	ldr	r3, [r7, #20]
 8005f08:	0b9b      	lsrs	r3, r3, #14
 8005f0a:	f003 0301 	and.w	r3, r3, #1
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d010      	beq.n	8005f34 <HAL_FDCAN_IRQHandler+0x220>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8005f12:	69bb      	ldr	r3, [r7, #24]
 8005f14:	0b9b      	lsrs	r3, r3, #14
 8005f16:	f003 0301 	and.w	r3, r3, #1
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d00a      	beq.n	8005f34 <HAL_FDCAN_IRQHandler+0x220>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005f26:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f2c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8005f34:	69fb      	ldr	r3, [r7, #28]
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d007      	beq.n	8005f4a <HAL_FDCAN_IRQHandler+0x236>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	69fa      	ldr	r2, [r7, #28]
 8005f40:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8005f42:	69f9      	ldr	r1, [r7, #28]
 8005f44:	6878      	ldr	r0, [r7, #4]
 8005f46:	f7fb fbe7 	bl	8001718 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8005f4a:	6a3b      	ldr	r3, [r7, #32]
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d009      	beq.n	8005f64 <HAL_FDCAN_IRQHandler+0x250>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	6a3a      	ldr	r2, [r7, #32]
 8005f56:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005f5c:	6a3b      	ldr	r3, [r7, #32]
 8005f5e:	431a      	orrs	r2, r3
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d002      	beq.n	8005f72 <HAL_FDCAN_IRQHandler+0x25e>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8005f6c:	6878      	ldr	r0, [r7, #4]
 8005f6e:	f000 f837 	bl	8005fe0 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8005f72:	bf00      	nop
 8005f74:	3730      	adds	r7, #48	@ 0x30
 8005f76:	46bd      	mov	sp, r7
 8005f78:	bd80      	pop	{r7, pc}

08005f7a <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005f7a:	b480      	push	{r7}
 8005f7c:	b083      	sub	sp, #12
 8005f7e:	af00      	add	r7, sp, #0
 8005f80:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8005f82:	bf00      	nop
 8005f84:	370c      	adds	r7, #12
 8005f86:	46bd      	mov	sp, r7
 8005f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8c:	4770      	bx	lr

08005f8e <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8005f8e:	b480      	push	{r7}
 8005f90:	b083      	sub	sp, #12
 8005f92:	af00      	add	r7, sp, #0
 8005f94:	6078      	str	r0, [r7, #4]
 8005f96:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8005f98:	bf00      	nop
 8005f9a:	370c      	adds	r7, #12
 8005f9c:	46bd      	mov	sp, r7
 8005f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa2:	4770      	bx	lr

08005fa4 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005fa4:	b480      	push	{r7}
 8005fa6:	b083      	sub	sp, #12
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8005fac:	bf00      	nop
 8005fae:	370c      	adds	r7, #12
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb6:	4770      	bx	lr

08005fb8 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005fb8:	b480      	push	{r7}
 8005fba:	b083      	sub	sp, #12
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8005fc0:	bf00      	nop
 8005fc2:	370c      	adds	r7, #12
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fca:	4770      	bx	lr

08005fcc <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005fcc:	b480      	push	{r7}
 8005fce:	b083      	sub	sp, #12
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8005fd4:	bf00      	nop
 8005fd6:	370c      	adds	r7, #12
 8005fd8:	46bd      	mov	sp, r7
 8005fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fde:	4770      	bx	lr

08005fe0 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005fe0:	b480      	push	{r7}
 8005fe2:	b083      	sub	sp, #12
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8005fe8:	bf00      	nop
 8005fea:	370c      	adds	r7, #12
 8005fec:	46bd      	mov	sp, r7
 8005fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff2:	4770      	bx	lr

08005ff4 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8005ff4:	b480      	push	{r7}
 8005ff6:	b085      	sub	sp, #20
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8005ffc:	4b27      	ldr	r3, [pc, #156]	@ (800609c <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 8005ffe:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	68ba      	ldr	r2, [r7, #8]
 8006004:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800600e:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006016:	041a      	lsls	r2, r3, #16
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	430a      	orrs	r2, r1
 800601e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8006022:	68bb      	ldr	r3, [r7, #8]
 8006024:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006034:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800603c:	061a      	lsls	r2, r3, #24
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	430a      	orrs	r2, r1
 8006044:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8006048:	68bb      	ldr	r3, [r7, #8]
 800604a:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8006052:	68bb      	ldr	r3, [r7, #8]
 8006054:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 800605c:	68bb      	ldr	r3, [r7, #8]
 800605e:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8006066:	68bb      	ldr	r3, [r7, #8]
 8006068:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8006070:	68bb      	ldr	r3, [r7, #8]
 8006072:	60fb      	str	r3, [r7, #12]
 8006074:	e005      	b.n	8006082 <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	2200      	movs	r2, #0
 800607a:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	3304      	adds	r3, #4
 8006080:	60fb      	str	r3, [r7, #12]
 8006082:	68bb      	ldr	r3, [r7, #8]
 8006084:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8006088:	68fa      	ldr	r2, [r7, #12]
 800608a:	429a      	cmp	r2, r3
 800608c:	d3f3      	bcc.n	8006076 <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 800608e:	bf00      	nop
 8006090:	bf00      	nop
 8006092:	3714      	adds	r7, #20
 8006094:	46bd      	mov	sp, r7
 8006096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609a:	4770      	bx	lr
 800609c:	4000a400 	.word	0x4000a400

080060a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80060a0:	b480      	push	{r7}
 80060a2:	b087      	sub	sp, #28
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	6078      	str	r0, [r7, #4]
 80060a8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80060aa:	2300      	movs	r3, #0
 80060ac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80060ae:	e15a      	b.n	8006366 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80060b0:	683b      	ldr	r3, [r7, #0]
 80060b2:	681a      	ldr	r2, [r3, #0]
 80060b4:	2101      	movs	r1, #1
 80060b6:	697b      	ldr	r3, [r7, #20]
 80060b8:	fa01 f303 	lsl.w	r3, r1, r3
 80060bc:	4013      	ands	r3, r2
 80060be:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	f000 814c 	beq.w	8006360 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80060c8:	683b      	ldr	r3, [r7, #0]
 80060ca:	685b      	ldr	r3, [r3, #4]
 80060cc:	f003 0303 	and.w	r3, r3, #3
 80060d0:	2b01      	cmp	r3, #1
 80060d2:	d005      	beq.n	80060e0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80060d4:	683b      	ldr	r3, [r7, #0]
 80060d6:	685b      	ldr	r3, [r3, #4]
 80060d8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80060dc:	2b02      	cmp	r3, #2
 80060de:	d130      	bne.n	8006142 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	689b      	ldr	r3, [r3, #8]
 80060e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80060e6:	697b      	ldr	r3, [r7, #20]
 80060e8:	005b      	lsls	r3, r3, #1
 80060ea:	2203      	movs	r2, #3
 80060ec:	fa02 f303 	lsl.w	r3, r2, r3
 80060f0:	43db      	mvns	r3, r3
 80060f2:	693a      	ldr	r2, [r7, #16]
 80060f4:	4013      	ands	r3, r2
 80060f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80060f8:	683b      	ldr	r3, [r7, #0]
 80060fa:	68da      	ldr	r2, [r3, #12]
 80060fc:	697b      	ldr	r3, [r7, #20]
 80060fe:	005b      	lsls	r3, r3, #1
 8006100:	fa02 f303 	lsl.w	r3, r2, r3
 8006104:	693a      	ldr	r2, [r7, #16]
 8006106:	4313      	orrs	r3, r2
 8006108:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	693a      	ldr	r2, [r7, #16]
 800610e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	685b      	ldr	r3, [r3, #4]
 8006114:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006116:	2201      	movs	r2, #1
 8006118:	697b      	ldr	r3, [r7, #20]
 800611a:	fa02 f303 	lsl.w	r3, r2, r3
 800611e:	43db      	mvns	r3, r3
 8006120:	693a      	ldr	r2, [r7, #16]
 8006122:	4013      	ands	r3, r2
 8006124:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006126:	683b      	ldr	r3, [r7, #0]
 8006128:	685b      	ldr	r3, [r3, #4]
 800612a:	091b      	lsrs	r3, r3, #4
 800612c:	f003 0201 	and.w	r2, r3, #1
 8006130:	697b      	ldr	r3, [r7, #20]
 8006132:	fa02 f303 	lsl.w	r3, r2, r3
 8006136:	693a      	ldr	r2, [r7, #16]
 8006138:	4313      	orrs	r3, r2
 800613a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	693a      	ldr	r2, [r7, #16]
 8006140:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006142:	683b      	ldr	r3, [r7, #0]
 8006144:	685b      	ldr	r3, [r3, #4]
 8006146:	f003 0303 	and.w	r3, r3, #3
 800614a:	2b03      	cmp	r3, #3
 800614c:	d017      	beq.n	800617e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	68db      	ldr	r3, [r3, #12]
 8006152:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006154:	697b      	ldr	r3, [r7, #20]
 8006156:	005b      	lsls	r3, r3, #1
 8006158:	2203      	movs	r2, #3
 800615a:	fa02 f303 	lsl.w	r3, r2, r3
 800615e:	43db      	mvns	r3, r3
 8006160:	693a      	ldr	r2, [r7, #16]
 8006162:	4013      	ands	r3, r2
 8006164:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006166:	683b      	ldr	r3, [r7, #0]
 8006168:	689a      	ldr	r2, [r3, #8]
 800616a:	697b      	ldr	r3, [r7, #20]
 800616c:	005b      	lsls	r3, r3, #1
 800616e:	fa02 f303 	lsl.w	r3, r2, r3
 8006172:	693a      	ldr	r2, [r7, #16]
 8006174:	4313      	orrs	r3, r2
 8006176:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	693a      	ldr	r2, [r7, #16]
 800617c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800617e:	683b      	ldr	r3, [r7, #0]
 8006180:	685b      	ldr	r3, [r3, #4]
 8006182:	f003 0303 	and.w	r3, r3, #3
 8006186:	2b02      	cmp	r3, #2
 8006188:	d123      	bne.n	80061d2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800618a:	697b      	ldr	r3, [r7, #20]
 800618c:	08da      	lsrs	r2, r3, #3
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	3208      	adds	r2, #8
 8006192:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006196:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006198:	697b      	ldr	r3, [r7, #20]
 800619a:	f003 0307 	and.w	r3, r3, #7
 800619e:	009b      	lsls	r3, r3, #2
 80061a0:	220f      	movs	r2, #15
 80061a2:	fa02 f303 	lsl.w	r3, r2, r3
 80061a6:	43db      	mvns	r3, r3
 80061a8:	693a      	ldr	r2, [r7, #16]
 80061aa:	4013      	ands	r3, r2
 80061ac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80061ae:	683b      	ldr	r3, [r7, #0]
 80061b0:	691a      	ldr	r2, [r3, #16]
 80061b2:	697b      	ldr	r3, [r7, #20]
 80061b4:	f003 0307 	and.w	r3, r3, #7
 80061b8:	009b      	lsls	r3, r3, #2
 80061ba:	fa02 f303 	lsl.w	r3, r2, r3
 80061be:	693a      	ldr	r2, [r7, #16]
 80061c0:	4313      	orrs	r3, r2
 80061c2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80061c4:	697b      	ldr	r3, [r7, #20]
 80061c6:	08da      	lsrs	r2, r3, #3
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	3208      	adds	r2, #8
 80061cc:	6939      	ldr	r1, [r7, #16]
 80061ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80061d8:	697b      	ldr	r3, [r7, #20]
 80061da:	005b      	lsls	r3, r3, #1
 80061dc:	2203      	movs	r2, #3
 80061de:	fa02 f303 	lsl.w	r3, r2, r3
 80061e2:	43db      	mvns	r3, r3
 80061e4:	693a      	ldr	r2, [r7, #16]
 80061e6:	4013      	ands	r3, r2
 80061e8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80061ea:	683b      	ldr	r3, [r7, #0]
 80061ec:	685b      	ldr	r3, [r3, #4]
 80061ee:	f003 0203 	and.w	r2, r3, #3
 80061f2:	697b      	ldr	r3, [r7, #20]
 80061f4:	005b      	lsls	r3, r3, #1
 80061f6:	fa02 f303 	lsl.w	r3, r2, r3
 80061fa:	693a      	ldr	r2, [r7, #16]
 80061fc:	4313      	orrs	r3, r2
 80061fe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	693a      	ldr	r2, [r7, #16]
 8006204:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006206:	683b      	ldr	r3, [r7, #0]
 8006208:	685b      	ldr	r3, [r3, #4]
 800620a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800620e:	2b00      	cmp	r3, #0
 8006210:	f000 80a6 	beq.w	8006360 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006214:	4b5b      	ldr	r3, [pc, #364]	@ (8006384 <HAL_GPIO_Init+0x2e4>)
 8006216:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006218:	4a5a      	ldr	r2, [pc, #360]	@ (8006384 <HAL_GPIO_Init+0x2e4>)
 800621a:	f043 0301 	orr.w	r3, r3, #1
 800621e:	6613      	str	r3, [r2, #96]	@ 0x60
 8006220:	4b58      	ldr	r3, [pc, #352]	@ (8006384 <HAL_GPIO_Init+0x2e4>)
 8006222:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006224:	f003 0301 	and.w	r3, r3, #1
 8006228:	60bb      	str	r3, [r7, #8]
 800622a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800622c:	4a56      	ldr	r2, [pc, #344]	@ (8006388 <HAL_GPIO_Init+0x2e8>)
 800622e:	697b      	ldr	r3, [r7, #20]
 8006230:	089b      	lsrs	r3, r3, #2
 8006232:	3302      	adds	r3, #2
 8006234:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006238:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800623a:	697b      	ldr	r3, [r7, #20]
 800623c:	f003 0303 	and.w	r3, r3, #3
 8006240:	009b      	lsls	r3, r3, #2
 8006242:	220f      	movs	r2, #15
 8006244:	fa02 f303 	lsl.w	r3, r2, r3
 8006248:	43db      	mvns	r3, r3
 800624a:	693a      	ldr	r2, [r7, #16]
 800624c:	4013      	ands	r3, r2
 800624e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8006256:	d01f      	beq.n	8006298 <HAL_GPIO_Init+0x1f8>
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	4a4c      	ldr	r2, [pc, #304]	@ (800638c <HAL_GPIO_Init+0x2ec>)
 800625c:	4293      	cmp	r3, r2
 800625e:	d019      	beq.n	8006294 <HAL_GPIO_Init+0x1f4>
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	4a4b      	ldr	r2, [pc, #300]	@ (8006390 <HAL_GPIO_Init+0x2f0>)
 8006264:	4293      	cmp	r3, r2
 8006266:	d013      	beq.n	8006290 <HAL_GPIO_Init+0x1f0>
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	4a4a      	ldr	r2, [pc, #296]	@ (8006394 <HAL_GPIO_Init+0x2f4>)
 800626c:	4293      	cmp	r3, r2
 800626e:	d00d      	beq.n	800628c <HAL_GPIO_Init+0x1ec>
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	4a49      	ldr	r2, [pc, #292]	@ (8006398 <HAL_GPIO_Init+0x2f8>)
 8006274:	4293      	cmp	r3, r2
 8006276:	d007      	beq.n	8006288 <HAL_GPIO_Init+0x1e8>
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	4a48      	ldr	r2, [pc, #288]	@ (800639c <HAL_GPIO_Init+0x2fc>)
 800627c:	4293      	cmp	r3, r2
 800627e:	d101      	bne.n	8006284 <HAL_GPIO_Init+0x1e4>
 8006280:	2305      	movs	r3, #5
 8006282:	e00a      	b.n	800629a <HAL_GPIO_Init+0x1fa>
 8006284:	2306      	movs	r3, #6
 8006286:	e008      	b.n	800629a <HAL_GPIO_Init+0x1fa>
 8006288:	2304      	movs	r3, #4
 800628a:	e006      	b.n	800629a <HAL_GPIO_Init+0x1fa>
 800628c:	2303      	movs	r3, #3
 800628e:	e004      	b.n	800629a <HAL_GPIO_Init+0x1fa>
 8006290:	2302      	movs	r3, #2
 8006292:	e002      	b.n	800629a <HAL_GPIO_Init+0x1fa>
 8006294:	2301      	movs	r3, #1
 8006296:	e000      	b.n	800629a <HAL_GPIO_Init+0x1fa>
 8006298:	2300      	movs	r3, #0
 800629a:	697a      	ldr	r2, [r7, #20]
 800629c:	f002 0203 	and.w	r2, r2, #3
 80062a0:	0092      	lsls	r2, r2, #2
 80062a2:	4093      	lsls	r3, r2
 80062a4:	693a      	ldr	r2, [r7, #16]
 80062a6:	4313      	orrs	r3, r2
 80062a8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80062aa:	4937      	ldr	r1, [pc, #220]	@ (8006388 <HAL_GPIO_Init+0x2e8>)
 80062ac:	697b      	ldr	r3, [r7, #20]
 80062ae:	089b      	lsrs	r3, r3, #2
 80062b0:	3302      	adds	r3, #2
 80062b2:	693a      	ldr	r2, [r7, #16]
 80062b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80062b8:	4b39      	ldr	r3, [pc, #228]	@ (80063a0 <HAL_GPIO_Init+0x300>)
 80062ba:	689b      	ldr	r3, [r3, #8]
 80062bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	43db      	mvns	r3, r3
 80062c2:	693a      	ldr	r2, [r7, #16]
 80062c4:	4013      	ands	r3, r2
 80062c6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80062c8:	683b      	ldr	r3, [r7, #0]
 80062ca:	685b      	ldr	r3, [r3, #4]
 80062cc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d003      	beq.n	80062dc <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80062d4:	693a      	ldr	r2, [r7, #16]
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	4313      	orrs	r3, r2
 80062da:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80062dc:	4a30      	ldr	r2, [pc, #192]	@ (80063a0 <HAL_GPIO_Init+0x300>)
 80062de:	693b      	ldr	r3, [r7, #16]
 80062e0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80062e2:	4b2f      	ldr	r3, [pc, #188]	@ (80063a0 <HAL_GPIO_Init+0x300>)
 80062e4:	68db      	ldr	r3, [r3, #12]
 80062e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	43db      	mvns	r3, r3
 80062ec:	693a      	ldr	r2, [r7, #16]
 80062ee:	4013      	ands	r3, r2
 80062f0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80062f2:	683b      	ldr	r3, [r7, #0]
 80062f4:	685b      	ldr	r3, [r3, #4]
 80062f6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d003      	beq.n	8006306 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80062fe:	693a      	ldr	r2, [r7, #16]
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	4313      	orrs	r3, r2
 8006304:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8006306:	4a26      	ldr	r2, [pc, #152]	@ (80063a0 <HAL_GPIO_Init+0x300>)
 8006308:	693b      	ldr	r3, [r7, #16]
 800630a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800630c:	4b24      	ldr	r3, [pc, #144]	@ (80063a0 <HAL_GPIO_Init+0x300>)
 800630e:	685b      	ldr	r3, [r3, #4]
 8006310:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	43db      	mvns	r3, r3
 8006316:	693a      	ldr	r2, [r7, #16]
 8006318:	4013      	ands	r3, r2
 800631a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800631c:	683b      	ldr	r3, [r7, #0]
 800631e:	685b      	ldr	r3, [r3, #4]
 8006320:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006324:	2b00      	cmp	r3, #0
 8006326:	d003      	beq.n	8006330 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8006328:	693a      	ldr	r2, [r7, #16]
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	4313      	orrs	r3, r2
 800632e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006330:	4a1b      	ldr	r2, [pc, #108]	@ (80063a0 <HAL_GPIO_Init+0x300>)
 8006332:	693b      	ldr	r3, [r7, #16]
 8006334:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8006336:	4b1a      	ldr	r3, [pc, #104]	@ (80063a0 <HAL_GPIO_Init+0x300>)
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	43db      	mvns	r3, r3
 8006340:	693a      	ldr	r2, [r7, #16]
 8006342:	4013      	ands	r3, r2
 8006344:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006346:	683b      	ldr	r3, [r7, #0]
 8006348:	685b      	ldr	r3, [r3, #4]
 800634a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800634e:	2b00      	cmp	r3, #0
 8006350:	d003      	beq.n	800635a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8006352:	693a      	ldr	r2, [r7, #16]
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	4313      	orrs	r3, r2
 8006358:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800635a:	4a11      	ldr	r2, [pc, #68]	@ (80063a0 <HAL_GPIO_Init+0x300>)
 800635c:	693b      	ldr	r3, [r7, #16]
 800635e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006360:	697b      	ldr	r3, [r7, #20]
 8006362:	3301      	adds	r3, #1
 8006364:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006366:	683b      	ldr	r3, [r7, #0]
 8006368:	681a      	ldr	r2, [r3, #0]
 800636a:	697b      	ldr	r3, [r7, #20]
 800636c:	fa22 f303 	lsr.w	r3, r2, r3
 8006370:	2b00      	cmp	r3, #0
 8006372:	f47f ae9d 	bne.w	80060b0 <HAL_GPIO_Init+0x10>
  }
}
 8006376:	bf00      	nop
 8006378:	bf00      	nop
 800637a:	371c      	adds	r7, #28
 800637c:	46bd      	mov	sp, r7
 800637e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006382:	4770      	bx	lr
 8006384:	40021000 	.word	0x40021000
 8006388:	40010000 	.word	0x40010000
 800638c:	48000400 	.word	0x48000400
 8006390:	48000800 	.word	0x48000800
 8006394:	48000c00 	.word	0x48000c00
 8006398:	48001000 	.word	0x48001000
 800639c:	48001400 	.word	0x48001400
 80063a0:	40010400 	.word	0x40010400

080063a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80063a4:	b480      	push	{r7}
 80063a6:	b083      	sub	sp, #12
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	6078      	str	r0, [r7, #4]
 80063ac:	460b      	mov	r3, r1
 80063ae:	807b      	strh	r3, [r7, #2]
 80063b0:	4613      	mov	r3, r2
 80063b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80063b4:	787b      	ldrb	r3, [r7, #1]
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d003      	beq.n	80063c2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80063ba:	887a      	ldrh	r2, [r7, #2]
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80063c0:	e002      	b.n	80063c8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80063c2:	887a      	ldrh	r2, [r7, #2]
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80063c8:	bf00      	nop
 80063ca:	370c      	adds	r7, #12
 80063cc:	46bd      	mov	sp, r7
 80063ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d2:	4770      	bx	lr

080063d4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80063d4:	b580      	push	{r7, lr}
 80063d6:	b082      	sub	sp, #8
 80063d8:	af00      	add	r7, sp, #0
 80063da:	4603      	mov	r3, r0
 80063dc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80063de:	4b08      	ldr	r3, [pc, #32]	@ (8006400 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80063e0:	695a      	ldr	r2, [r3, #20]
 80063e2:	88fb      	ldrh	r3, [r7, #6]
 80063e4:	4013      	ands	r3, r2
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d006      	beq.n	80063f8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80063ea:	4a05      	ldr	r2, [pc, #20]	@ (8006400 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80063ec:	88fb      	ldrh	r3, [r7, #6]
 80063ee:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80063f0:	88fb      	ldrh	r3, [r7, #6]
 80063f2:	4618      	mov	r0, r3
 80063f4:	f7fb fae8 	bl	80019c8 <HAL_GPIO_EXTI_Callback>
  }
}
 80063f8:	bf00      	nop
 80063fa:	3708      	adds	r7, #8
 80063fc:	46bd      	mov	sp, r7
 80063fe:	bd80      	pop	{r7, pc}
 8006400:	40010400 	.word	0x40010400

08006404 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006404:	b480      	push	{r7}
 8006406:	b085      	sub	sp, #20
 8006408:	af00      	add	r7, sp, #0
 800640a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	2b00      	cmp	r3, #0
 8006410:	d141      	bne.n	8006496 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006412:	4b4b      	ldr	r3, [pc, #300]	@ (8006540 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800641a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800641e:	d131      	bne.n	8006484 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006420:	4b47      	ldr	r3, [pc, #284]	@ (8006540 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006422:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006426:	4a46      	ldr	r2, [pc, #280]	@ (8006540 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006428:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800642c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006430:	4b43      	ldr	r3, [pc, #268]	@ (8006540 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006438:	4a41      	ldr	r2, [pc, #260]	@ (8006540 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800643a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800643e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006440:	4b40      	ldr	r3, [pc, #256]	@ (8006544 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	2232      	movs	r2, #50	@ 0x32
 8006446:	fb02 f303 	mul.w	r3, r2, r3
 800644a:	4a3f      	ldr	r2, [pc, #252]	@ (8006548 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800644c:	fba2 2303 	umull	r2, r3, r2, r3
 8006450:	0c9b      	lsrs	r3, r3, #18
 8006452:	3301      	adds	r3, #1
 8006454:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006456:	e002      	b.n	800645e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	3b01      	subs	r3, #1
 800645c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800645e:	4b38      	ldr	r3, [pc, #224]	@ (8006540 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006460:	695b      	ldr	r3, [r3, #20]
 8006462:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006466:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800646a:	d102      	bne.n	8006472 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	2b00      	cmp	r3, #0
 8006470:	d1f2      	bne.n	8006458 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006472:	4b33      	ldr	r3, [pc, #204]	@ (8006540 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006474:	695b      	ldr	r3, [r3, #20]
 8006476:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800647a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800647e:	d158      	bne.n	8006532 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006480:	2303      	movs	r3, #3
 8006482:	e057      	b.n	8006534 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006484:	4b2e      	ldr	r3, [pc, #184]	@ (8006540 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006486:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800648a:	4a2d      	ldr	r2, [pc, #180]	@ (8006540 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800648c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006490:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8006494:	e04d      	b.n	8006532 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800649c:	d141      	bne.n	8006522 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800649e:	4b28      	ldr	r3, [pc, #160]	@ (8006540 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80064a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80064aa:	d131      	bne.n	8006510 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80064ac:	4b24      	ldr	r3, [pc, #144]	@ (8006540 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80064ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80064b2:	4a23      	ldr	r2, [pc, #140]	@ (8006540 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80064b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80064b8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80064bc:	4b20      	ldr	r3, [pc, #128]	@ (8006540 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80064c4:	4a1e      	ldr	r2, [pc, #120]	@ (8006540 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80064c6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80064ca:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80064cc:	4b1d      	ldr	r3, [pc, #116]	@ (8006544 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	2232      	movs	r2, #50	@ 0x32
 80064d2:	fb02 f303 	mul.w	r3, r2, r3
 80064d6:	4a1c      	ldr	r2, [pc, #112]	@ (8006548 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80064d8:	fba2 2303 	umull	r2, r3, r2, r3
 80064dc:	0c9b      	lsrs	r3, r3, #18
 80064de:	3301      	adds	r3, #1
 80064e0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80064e2:	e002      	b.n	80064ea <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	3b01      	subs	r3, #1
 80064e8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80064ea:	4b15      	ldr	r3, [pc, #84]	@ (8006540 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80064ec:	695b      	ldr	r3, [r3, #20]
 80064ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80064f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80064f6:	d102      	bne.n	80064fe <HAL_PWREx_ControlVoltageScaling+0xfa>
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d1f2      	bne.n	80064e4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80064fe:	4b10      	ldr	r3, [pc, #64]	@ (8006540 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006500:	695b      	ldr	r3, [r3, #20]
 8006502:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006506:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800650a:	d112      	bne.n	8006532 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800650c:	2303      	movs	r3, #3
 800650e:	e011      	b.n	8006534 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006510:	4b0b      	ldr	r3, [pc, #44]	@ (8006540 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006512:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006516:	4a0a      	ldr	r2, [pc, #40]	@ (8006540 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006518:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800651c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8006520:	e007      	b.n	8006532 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006522:	4b07      	ldr	r3, [pc, #28]	@ (8006540 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800652a:	4a05      	ldr	r2, [pc, #20]	@ (8006540 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800652c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006530:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8006532:	2300      	movs	r3, #0
}
 8006534:	4618      	mov	r0, r3
 8006536:	3714      	adds	r7, #20
 8006538:	46bd      	mov	sp, r7
 800653a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800653e:	4770      	bx	lr
 8006540:	40007000 	.word	0x40007000
 8006544:	20000000 	.word	0x20000000
 8006548:	431bde83 	.word	0x431bde83

0800654c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800654c:	b480      	push	{r7}
 800654e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8006550:	4b05      	ldr	r3, [pc, #20]	@ (8006568 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8006552:	689b      	ldr	r3, [r3, #8]
 8006554:	4a04      	ldr	r2, [pc, #16]	@ (8006568 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8006556:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800655a:	6093      	str	r3, [r2, #8]
}
 800655c:	bf00      	nop
 800655e:	46bd      	mov	sp, r7
 8006560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006564:	4770      	bx	lr
 8006566:	bf00      	nop
 8006568:	40007000 	.word	0x40007000

0800656c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800656c:	b580      	push	{r7, lr}
 800656e:	b088      	sub	sp, #32
 8006570:	af00      	add	r7, sp, #0
 8006572:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	2b00      	cmp	r3, #0
 8006578:	d101      	bne.n	800657e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800657a:	2301      	movs	r3, #1
 800657c:	e2fe      	b.n	8006b7c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	f003 0301 	and.w	r3, r3, #1
 8006586:	2b00      	cmp	r3, #0
 8006588:	d075      	beq.n	8006676 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800658a:	4b97      	ldr	r3, [pc, #604]	@ (80067e8 <HAL_RCC_OscConfig+0x27c>)
 800658c:	689b      	ldr	r3, [r3, #8]
 800658e:	f003 030c 	and.w	r3, r3, #12
 8006592:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006594:	4b94      	ldr	r3, [pc, #592]	@ (80067e8 <HAL_RCC_OscConfig+0x27c>)
 8006596:	68db      	ldr	r3, [r3, #12]
 8006598:	f003 0303 	and.w	r3, r3, #3
 800659c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800659e:	69bb      	ldr	r3, [r7, #24]
 80065a0:	2b0c      	cmp	r3, #12
 80065a2:	d102      	bne.n	80065aa <HAL_RCC_OscConfig+0x3e>
 80065a4:	697b      	ldr	r3, [r7, #20]
 80065a6:	2b03      	cmp	r3, #3
 80065a8:	d002      	beq.n	80065b0 <HAL_RCC_OscConfig+0x44>
 80065aa:	69bb      	ldr	r3, [r7, #24]
 80065ac:	2b08      	cmp	r3, #8
 80065ae:	d10b      	bne.n	80065c8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80065b0:	4b8d      	ldr	r3, [pc, #564]	@ (80067e8 <HAL_RCC_OscConfig+0x27c>)
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d05b      	beq.n	8006674 <HAL_RCC_OscConfig+0x108>
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	685b      	ldr	r3, [r3, #4]
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d157      	bne.n	8006674 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80065c4:	2301      	movs	r3, #1
 80065c6:	e2d9      	b.n	8006b7c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	685b      	ldr	r3, [r3, #4]
 80065cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80065d0:	d106      	bne.n	80065e0 <HAL_RCC_OscConfig+0x74>
 80065d2:	4b85      	ldr	r3, [pc, #532]	@ (80067e8 <HAL_RCC_OscConfig+0x27c>)
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	4a84      	ldr	r2, [pc, #528]	@ (80067e8 <HAL_RCC_OscConfig+0x27c>)
 80065d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80065dc:	6013      	str	r3, [r2, #0]
 80065de:	e01d      	b.n	800661c <HAL_RCC_OscConfig+0xb0>
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	685b      	ldr	r3, [r3, #4]
 80065e4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80065e8:	d10c      	bne.n	8006604 <HAL_RCC_OscConfig+0x98>
 80065ea:	4b7f      	ldr	r3, [pc, #508]	@ (80067e8 <HAL_RCC_OscConfig+0x27c>)
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	4a7e      	ldr	r2, [pc, #504]	@ (80067e8 <HAL_RCC_OscConfig+0x27c>)
 80065f0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80065f4:	6013      	str	r3, [r2, #0]
 80065f6:	4b7c      	ldr	r3, [pc, #496]	@ (80067e8 <HAL_RCC_OscConfig+0x27c>)
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	4a7b      	ldr	r2, [pc, #492]	@ (80067e8 <HAL_RCC_OscConfig+0x27c>)
 80065fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006600:	6013      	str	r3, [r2, #0]
 8006602:	e00b      	b.n	800661c <HAL_RCC_OscConfig+0xb0>
 8006604:	4b78      	ldr	r3, [pc, #480]	@ (80067e8 <HAL_RCC_OscConfig+0x27c>)
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	4a77      	ldr	r2, [pc, #476]	@ (80067e8 <HAL_RCC_OscConfig+0x27c>)
 800660a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800660e:	6013      	str	r3, [r2, #0]
 8006610:	4b75      	ldr	r3, [pc, #468]	@ (80067e8 <HAL_RCC_OscConfig+0x27c>)
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	4a74      	ldr	r2, [pc, #464]	@ (80067e8 <HAL_RCC_OscConfig+0x27c>)
 8006616:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800661a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	685b      	ldr	r3, [r3, #4]
 8006620:	2b00      	cmp	r3, #0
 8006622:	d013      	beq.n	800664c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006624:	f7fd f94a 	bl	80038bc <HAL_GetTick>
 8006628:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800662a:	e008      	b.n	800663e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800662c:	f7fd f946 	bl	80038bc <HAL_GetTick>
 8006630:	4602      	mov	r2, r0
 8006632:	693b      	ldr	r3, [r7, #16]
 8006634:	1ad3      	subs	r3, r2, r3
 8006636:	2b64      	cmp	r3, #100	@ 0x64
 8006638:	d901      	bls.n	800663e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800663a:	2303      	movs	r3, #3
 800663c:	e29e      	b.n	8006b7c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800663e:	4b6a      	ldr	r3, [pc, #424]	@ (80067e8 <HAL_RCC_OscConfig+0x27c>)
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006646:	2b00      	cmp	r3, #0
 8006648:	d0f0      	beq.n	800662c <HAL_RCC_OscConfig+0xc0>
 800664a:	e014      	b.n	8006676 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800664c:	f7fd f936 	bl	80038bc <HAL_GetTick>
 8006650:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006652:	e008      	b.n	8006666 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006654:	f7fd f932 	bl	80038bc <HAL_GetTick>
 8006658:	4602      	mov	r2, r0
 800665a:	693b      	ldr	r3, [r7, #16]
 800665c:	1ad3      	subs	r3, r2, r3
 800665e:	2b64      	cmp	r3, #100	@ 0x64
 8006660:	d901      	bls.n	8006666 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006662:	2303      	movs	r3, #3
 8006664:	e28a      	b.n	8006b7c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006666:	4b60      	ldr	r3, [pc, #384]	@ (80067e8 <HAL_RCC_OscConfig+0x27c>)
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800666e:	2b00      	cmp	r3, #0
 8006670:	d1f0      	bne.n	8006654 <HAL_RCC_OscConfig+0xe8>
 8006672:	e000      	b.n	8006676 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006674:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	f003 0302 	and.w	r3, r3, #2
 800667e:	2b00      	cmp	r3, #0
 8006680:	d075      	beq.n	800676e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006682:	4b59      	ldr	r3, [pc, #356]	@ (80067e8 <HAL_RCC_OscConfig+0x27c>)
 8006684:	689b      	ldr	r3, [r3, #8]
 8006686:	f003 030c 	and.w	r3, r3, #12
 800668a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800668c:	4b56      	ldr	r3, [pc, #344]	@ (80067e8 <HAL_RCC_OscConfig+0x27c>)
 800668e:	68db      	ldr	r3, [r3, #12]
 8006690:	f003 0303 	and.w	r3, r3, #3
 8006694:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8006696:	69bb      	ldr	r3, [r7, #24]
 8006698:	2b0c      	cmp	r3, #12
 800669a:	d102      	bne.n	80066a2 <HAL_RCC_OscConfig+0x136>
 800669c:	697b      	ldr	r3, [r7, #20]
 800669e:	2b02      	cmp	r3, #2
 80066a0:	d002      	beq.n	80066a8 <HAL_RCC_OscConfig+0x13c>
 80066a2:	69bb      	ldr	r3, [r7, #24]
 80066a4:	2b04      	cmp	r3, #4
 80066a6:	d11f      	bne.n	80066e8 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80066a8:	4b4f      	ldr	r3, [pc, #316]	@ (80067e8 <HAL_RCC_OscConfig+0x27c>)
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d005      	beq.n	80066c0 <HAL_RCC_OscConfig+0x154>
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	68db      	ldr	r3, [r3, #12]
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d101      	bne.n	80066c0 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80066bc:	2301      	movs	r3, #1
 80066be:	e25d      	b.n	8006b7c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80066c0:	4b49      	ldr	r3, [pc, #292]	@ (80067e8 <HAL_RCC_OscConfig+0x27c>)
 80066c2:	685b      	ldr	r3, [r3, #4]
 80066c4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	691b      	ldr	r3, [r3, #16]
 80066cc:	061b      	lsls	r3, r3, #24
 80066ce:	4946      	ldr	r1, [pc, #280]	@ (80067e8 <HAL_RCC_OscConfig+0x27c>)
 80066d0:	4313      	orrs	r3, r2
 80066d2:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80066d4:	4b45      	ldr	r3, [pc, #276]	@ (80067ec <HAL_RCC_OscConfig+0x280>)
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	4618      	mov	r0, r3
 80066da:	f7fa fb83 	bl	8000de4 <HAL_InitTick>
 80066de:	4603      	mov	r3, r0
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d043      	beq.n	800676c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80066e4:	2301      	movs	r3, #1
 80066e6:	e249      	b.n	8006b7c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	68db      	ldr	r3, [r3, #12]
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d023      	beq.n	8006738 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80066f0:	4b3d      	ldr	r3, [pc, #244]	@ (80067e8 <HAL_RCC_OscConfig+0x27c>)
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	4a3c      	ldr	r2, [pc, #240]	@ (80067e8 <HAL_RCC_OscConfig+0x27c>)
 80066f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80066fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066fc:	f7fd f8de 	bl	80038bc <HAL_GetTick>
 8006700:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006702:	e008      	b.n	8006716 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006704:	f7fd f8da 	bl	80038bc <HAL_GetTick>
 8006708:	4602      	mov	r2, r0
 800670a:	693b      	ldr	r3, [r7, #16]
 800670c:	1ad3      	subs	r3, r2, r3
 800670e:	2b02      	cmp	r3, #2
 8006710:	d901      	bls.n	8006716 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8006712:	2303      	movs	r3, #3
 8006714:	e232      	b.n	8006b7c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006716:	4b34      	ldr	r3, [pc, #208]	@ (80067e8 <HAL_RCC_OscConfig+0x27c>)
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800671e:	2b00      	cmp	r3, #0
 8006720:	d0f0      	beq.n	8006704 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006722:	4b31      	ldr	r3, [pc, #196]	@ (80067e8 <HAL_RCC_OscConfig+0x27c>)
 8006724:	685b      	ldr	r3, [r3, #4]
 8006726:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	691b      	ldr	r3, [r3, #16]
 800672e:	061b      	lsls	r3, r3, #24
 8006730:	492d      	ldr	r1, [pc, #180]	@ (80067e8 <HAL_RCC_OscConfig+0x27c>)
 8006732:	4313      	orrs	r3, r2
 8006734:	604b      	str	r3, [r1, #4]
 8006736:	e01a      	b.n	800676e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006738:	4b2b      	ldr	r3, [pc, #172]	@ (80067e8 <HAL_RCC_OscConfig+0x27c>)
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	4a2a      	ldr	r2, [pc, #168]	@ (80067e8 <HAL_RCC_OscConfig+0x27c>)
 800673e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006742:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006744:	f7fd f8ba 	bl	80038bc <HAL_GetTick>
 8006748:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800674a:	e008      	b.n	800675e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800674c:	f7fd f8b6 	bl	80038bc <HAL_GetTick>
 8006750:	4602      	mov	r2, r0
 8006752:	693b      	ldr	r3, [r7, #16]
 8006754:	1ad3      	subs	r3, r2, r3
 8006756:	2b02      	cmp	r3, #2
 8006758:	d901      	bls.n	800675e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800675a:	2303      	movs	r3, #3
 800675c:	e20e      	b.n	8006b7c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800675e:	4b22      	ldr	r3, [pc, #136]	@ (80067e8 <HAL_RCC_OscConfig+0x27c>)
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006766:	2b00      	cmp	r3, #0
 8006768:	d1f0      	bne.n	800674c <HAL_RCC_OscConfig+0x1e0>
 800676a:	e000      	b.n	800676e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800676c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	f003 0308 	and.w	r3, r3, #8
 8006776:	2b00      	cmp	r3, #0
 8006778:	d041      	beq.n	80067fe <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	695b      	ldr	r3, [r3, #20]
 800677e:	2b00      	cmp	r3, #0
 8006780:	d01c      	beq.n	80067bc <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006782:	4b19      	ldr	r3, [pc, #100]	@ (80067e8 <HAL_RCC_OscConfig+0x27c>)
 8006784:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006788:	4a17      	ldr	r2, [pc, #92]	@ (80067e8 <HAL_RCC_OscConfig+0x27c>)
 800678a:	f043 0301 	orr.w	r3, r3, #1
 800678e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006792:	f7fd f893 	bl	80038bc <HAL_GetTick>
 8006796:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006798:	e008      	b.n	80067ac <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800679a:	f7fd f88f 	bl	80038bc <HAL_GetTick>
 800679e:	4602      	mov	r2, r0
 80067a0:	693b      	ldr	r3, [r7, #16]
 80067a2:	1ad3      	subs	r3, r2, r3
 80067a4:	2b02      	cmp	r3, #2
 80067a6:	d901      	bls.n	80067ac <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80067a8:	2303      	movs	r3, #3
 80067aa:	e1e7      	b.n	8006b7c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80067ac:	4b0e      	ldr	r3, [pc, #56]	@ (80067e8 <HAL_RCC_OscConfig+0x27c>)
 80067ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80067b2:	f003 0302 	and.w	r3, r3, #2
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d0ef      	beq.n	800679a <HAL_RCC_OscConfig+0x22e>
 80067ba:	e020      	b.n	80067fe <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80067bc:	4b0a      	ldr	r3, [pc, #40]	@ (80067e8 <HAL_RCC_OscConfig+0x27c>)
 80067be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80067c2:	4a09      	ldr	r2, [pc, #36]	@ (80067e8 <HAL_RCC_OscConfig+0x27c>)
 80067c4:	f023 0301 	bic.w	r3, r3, #1
 80067c8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80067cc:	f7fd f876 	bl	80038bc <HAL_GetTick>
 80067d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80067d2:	e00d      	b.n	80067f0 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80067d4:	f7fd f872 	bl	80038bc <HAL_GetTick>
 80067d8:	4602      	mov	r2, r0
 80067da:	693b      	ldr	r3, [r7, #16]
 80067dc:	1ad3      	subs	r3, r2, r3
 80067de:	2b02      	cmp	r3, #2
 80067e0:	d906      	bls.n	80067f0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80067e2:	2303      	movs	r3, #3
 80067e4:	e1ca      	b.n	8006b7c <HAL_RCC_OscConfig+0x610>
 80067e6:	bf00      	nop
 80067e8:	40021000 	.word	0x40021000
 80067ec:	2000024c 	.word	0x2000024c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80067f0:	4b8c      	ldr	r3, [pc, #560]	@ (8006a24 <HAL_RCC_OscConfig+0x4b8>)
 80067f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80067f6:	f003 0302 	and.w	r3, r3, #2
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d1ea      	bne.n	80067d4 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	f003 0304 	and.w	r3, r3, #4
 8006806:	2b00      	cmp	r3, #0
 8006808:	f000 80a6 	beq.w	8006958 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800680c:	2300      	movs	r3, #0
 800680e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006810:	4b84      	ldr	r3, [pc, #528]	@ (8006a24 <HAL_RCC_OscConfig+0x4b8>)
 8006812:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006814:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006818:	2b00      	cmp	r3, #0
 800681a:	d101      	bne.n	8006820 <HAL_RCC_OscConfig+0x2b4>
 800681c:	2301      	movs	r3, #1
 800681e:	e000      	b.n	8006822 <HAL_RCC_OscConfig+0x2b6>
 8006820:	2300      	movs	r3, #0
 8006822:	2b00      	cmp	r3, #0
 8006824:	d00d      	beq.n	8006842 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006826:	4b7f      	ldr	r3, [pc, #508]	@ (8006a24 <HAL_RCC_OscConfig+0x4b8>)
 8006828:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800682a:	4a7e      	ldr	r2, [pc, #504]	@ (8006a24 <HAL_RCC_OscConfig+0x4b8>)
 800682c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006830:	6593      	str	r3, [r2, #88]	@ 0x58
 8006832:	4b7c      	ldr	r3, [pc, #496]	@ (8006a24 <HAL_RCC_OscConfig+0x4b8>)
 8006834:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006836:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800683a:	60fb      	str	r3, [r7, #12]
 800683c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800683e:	2301      	movs	r3, #1
 8006840:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006842:	4b79      	ldr	r3, [pc, #484]	@ (8006a28 <HAL_RCC_OscConfig+0x4bc>)
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800684a:	2b00      	cmp	r3, #0
 800684c:	d118      	bne.n	8006880 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800684e:	4b76      	ldr	r3, [pc, #472]	@ (8006a28 <HAL_RCC_OscConfig+0x4bc>)
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	4a75      	ldr	r2, [pc, #468]	@ (8006a28 <HAL_RCC_OscConfig+0x4bc>)
 8006854:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006858:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800685a:	f7fd f82f 	bl	80038bc <HAL_GetTick>
 800685e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006860:	e008      	b.n	8006874 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006862:	f7fd f82b 	bl	80038bc <HAL_GetTick>
 8006866:	4602      	mov	r2, r0
 8006868:	693b      	ldr	r3, [r7, #16]
 800686a:	1ad3      	subs	r3, r2, r3
 800686c:	2b02      	cmp	r3, #2
 800686e:	d901      	bls.n	8006874 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8006870:	2303      	movs	r3, #3
 8006872:	e183      	b.n	8006b7c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006874:	4b6c      	ldr	r3, [pc, #432]	@ (8006a28 <HAL_RCC_OscConfig+0x4bc>)
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800687c:	2b00      	cmp	r3, #0
 800687e:	d0f0      	beq.n	8006862 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	689b      	ldr	r3, [r3, #8]
 8006884:	2b01      	cmp	r3, #1
 8006886:	d108      	bne.n	800689a <HAL_RCC_OscConfig+0x32e>
 8006888:	4b66      	ldr	r3, [pc, #408]	@ (8006a24 <HAL_RCC_OscConfig+0x4b8>)
 800688a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800688e:	4a65      	ldr	r2, [pc, #404]	@ (8006a24 <HAL_RCC_OscConfig+0x4b8>)
 8006890:	f043 0301 	orr.w	r3, r3, #1
 8006894:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006898:	e024      	b.n	80068e4 <HAL_RCC_OscConfig+0x378>
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	689b      	ldr	r3, [r3, #8]
 800689e:	2b05      	cmp	r3, #5
 80068a0:	d110      	bne.n	80068c4 <HAL_RCC_OscConfig+0x358>
 80068a2:	4b60      	ldr	r3, [pc, #384]	@ (8006a24 <HAL_RCC_OscConfig+0x4b8>)
 80068a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068a8:	4a5e      	ldr	r2, [pc, #376]	@ (8006a24 <HAL_RCC_OscConfig+0x4b8>)
 80068aa:	f043 0304 	orr.w	r3, r3, #4
 80068ae:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80068b2:	4b5c      	ldr	r3, [pc, #368]	@ (8006a24 <HAL_RCC_OscConfig+0x4b8>)
 80068b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068b8:	4a5a      	ldr	r2, [pc, #360]	@ (8006a24 <HAL_RCC_OscConfig+0x4b8>)
 80068ba:	f043 0301 	orr.w	r3, r3, #1
 80068be:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80068c2:	e00f      	b.n	80068e4 <HAL_RCC_OscConfig+0x378>
 80068c4:	4b57      	ldr	r3, [pc, #348]	@ (8006a24 <HAL_RCC_OscConfig+0x4b8>)
 80068c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068ca:	4a56      	ldr	r2, [pc, #344]	@ (8006a24 <HAL_RCC_OscConfig+0x4b8>)
 80068cc:	f023 0301 	bic.w	r3, r3, #1
 80068d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80068d4:	4b53      	ldr	r3, [pc, #332]	@ (8006a24 <HAL_RCC_OscConfig+0x4b8>)
 80068d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068da:	4a52      	ldr	r2, [pc, #328]	@ (8006a24 <HAL_RCC_OscConfig+0x4b8>)
 80068dc:	f023 0304 	bic.w	r3, r3, #4
 80068e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	689b      	ldr	r3, [r3, #8]
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d016      	beq.n	800691a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068ec:	f7fc ffe6 	bl	80038bc <HAL_GetTick>
 80068f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80068f2:	e00a      	b.n	800690a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80068f4:	f7fc ffe2 	bl	80038bc <HAL_GetTick>
 80068f8:	4602      	mov	r2, r0
 80068fa:	693b      	ldr	r3, [r7, #16]
 80068fc:	1ad3      	subs	r3, r2, r3
 80068fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006902:	4293      	cmp	r3, r2
 8006904:	d901      	bls.n	800690a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8006906:	2303      	movs	r3, #3
 8006908:	e138      	b.n	8006b7c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800690a:	4b46      	ldr	r3, [pc, #280]	@ (8006a24 <HAL_RCC_OscConfig+0x4b8>)
 800690c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006910:	f003 0302 	and.w	r3, r3, #2
 8006914:	2b00      	cmp	r3, #0
 8006916:	d0ed      	beq.n	80068f4 <HAL_RCC_OscConfig+0x388>
 8006918:	e015      	b.n	8006946 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800691a:	f7fc ffcf 	bl	80038bc <HAL_GetTick>
 800691e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006920:	e00a      	b.n	8006938 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006922:	f7fc ffcb 	bl	80038bc <HAL_GetTick>
 8006926:	4602      	mov	r2, r0
 8006928:	693b      	ldr	r3, [r7, #16]
 800692a:	1ad3      	subs	r3, r2, r3
 800692c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006930:	4293      	cmp	r3, r2
 8006932:	d901      	bls.n	8006938 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8006934:	2303      	movs	r3, #3
 8006936:	e121      	b.n	8006b7c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006938:	4b3a      	ldr	r3, [pc, #232]	@ (8006a24 <HAL_RCC_OscConfig+0x4b8>)
 800693a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800693e:	f003 0302 	and.w	r3, r3, #2
 8006942:	2b00      	cmp	r3, #0
 8006944:	d1ed      	bne.n	8006922 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006946:	7ffb      	ldrb	r3, [r7, #31]
 8006948:	2b01      	cmp	r3, #1
 800694a:	d105      	bne.n	8006958 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800694c:	4b35      	ldr	r3, [pc, #212]	@ (8006a24 <HAL_RCC_OscConfig+0x4b8>)
 800694e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006950:	4a34      	ldr	r2, [pc, #208]	@ (8006a24 <HAL_RCC_OscConfig+0x4b8>)
 8006952:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006956:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	f003 0320 	and.w	r3, r3, #32
 8006960:	2b00      	cmp	r3, #0
 8006962:	d03c      	beq.n	80069de <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	699b      	ldr	r3, [r3, #24]
 8006968:	2b00      	cmp	r3, #0
 800696a:	d01c      	beq.n	80069a6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800696c:	4b2d      	ldr	r3, [pc, #180]	@ (8006a24 <HAL_RCC_OscConfig+0x4b8>)
 800696e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006972:	4a2c      	ldr	r2, [pc, #176]	@ (8006a24 <HAL_RCC_OscConfig+0x4b8>)
 8006974:	f043 0301 	orr.w	r3, r3, #1
 8006978:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800697c:	f7fc ff9e 	bl	80038bc <HAL_GetTick>
 8006980:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006982:	e008      	b.n	8006996 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006984:	f7fc ff9a 	bl	80038bc <HAL_GetTick>
 8006988:	4602      	mov	r2, r0
 800698a:	693b      	ldr	r3, [r7, #16]
 800698c:	1ad3      	subs	r3, r2, r3
 800698e:	2b02      	cmp	r3, #2
 8006990:	d901      	bls.n	8006996 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8006992:	2303      	movs	r3, #3
 8006994:	e0f2      	b.n	8006b7c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006996:	4b23      	ldr	r3, [pc, #140]	@ (8006a24 <HAL_RCC_OscConfig+0x4b8>)
 8006998:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800699c:	f003 0302 	and.w	r3, r3, #2
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d0ef      	beq.n	8006984 <HAL_RCC_OscConfig+0x418>
 80069a4:	e01b      	b.n	80069de <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80069a6:	4b1f      	ldr	r3, [pc, #124]	@ (8006a24 <HAL_RCC_OscConfig+0x4b8>)
 80069a8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80069ac:	4a1d      	ldr	r2, [pc, #116]	@ (8006a24 <HAL_RCC_OscConfig+0x4b8>)
 80069ae:	f023 0301 	bic.w	r3, r3, #1
 80069b2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80069b6:	f7fc ff81 	bl	80038bc <HAL_GetTick>
 80069ba:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80069bc:	e008      	b.n	80069d0 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80069be:	f7fc ff7d 	bl	80038bc <HAL_GetTick>
 80069c2:	4602      	mov	r2, r0
 80069c4:	693b      	ldr	r3, [r7, #16]
 80069c6:	1ad3      	subs	r3, r2, r3
 80069c8:	2b02      	cmp	r3, #2
 80069ca:	d901      	bls.n	80069d0 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80069cc:	2303      	movs	r3, #3
 80069ce:	e0d5      	b.n	8006b7c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80069d0:	4b14      	ldr	r3, [pc, #80]	@ (8006a24 <HAL_RCC_OscConfig+0x4b8>)
 80069d2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80069d6:	f003 0302 	and.w	r3, r3, #2
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d1ef      	bne.n	80069be <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	69db      	ldr	r3, [r3, #28]
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	f000 80c9 	beq.w	8006b7a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80069e8:	4b0e      	ldr	r3, [pc, #56]	@ (8006a24 <HAL_RCC_OscConfig+0x4b8>)
 80069ea:	689b      	ldr	r3, [r3, #8]
 80069ec:	f003 030c 	and.w	r3, r3, #12
 80069f0:	2b0c      	cmp	r3, #12
 80069f2:	f000 8083 	beq.w	8006afc <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	69db      	ldr	r3, [r3, #28]
 80069fa:	2b02      	cmp	r3, #2
 80069fc:	d15e      	bne.n	8006abc <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80069fe:	4b09      	ldr	r3, [pc, #36]	@ (8006a24 <HAL_RCC_OscConfig+0x4b8>)
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	4a08      	ldr	r2, [pc, #32]	@ (8006a24 <HAL_RCC_OscConfig+0x4b8>)
 8006a04:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006a08:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a0a:	f7fc ff57 	bl	80038bc <HAL_GetTick>
 8006a0e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006a10:	e00c      	b.n	8006a2c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006a12:	f7fc ff53 	bl	80038bc <HAL_GetTick>
 8006a16:	4602      	mov	r2, r0
 8006a18:	693b      	ldr	r3, [r7, #16]
 8006a1a:	1ad3      	subs	r3, r2, r3
 8006a1c:	2b02      	cmp	r3, #2
 8006a1e:	d905      	bls.n	8006a2c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8006a20:	2303      	movs	r3, #3
 8006a22:	e0ab      	b.n	8006b7c <HAL_RCC_OscConfig+0x610>
 8006a24:	40021000 	.word	0x40021000
 8006a28:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006a2c:	4b55      	ldr	r3, [pc, #340]	@ (8006b84 <HAL_RCC_OscConfig+0x618>)
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d1ec      	bne.n	8006a12 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006a38:	4b52      	ldr	r3, [pc, #328]	@ (8006b84 <HAL_RCC_OscConfig+0x618>)
 8006a3a:	68da      	ldr	r2, [r3, #12]
 8006a3c:	4b52      	ldr	r3, [pc, #328]	@ (8006b88 <HAL_RCC_OscConfig+0x61c>)
 8006a3e:	4013      	ands	r3, r2
 8006a40:	687a      	ldr	r2, [r7, #4]
 8006a42:	6a11      	ldr	r1, [r2, #32]
 8006a44:	687a      	ldr	r2, [r7, #4]
 8006a46:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006a48:	3a01      	subs	r2, #1
 8006a4a:	0112      	lsls	r2, r2, #4
 8006a4c:	4311      	orrs	r1, r2
 8006a4e:	687a      	ldr	r2, [r7, #4]
 8006a50:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8006a52:	0212      	lsls	r2, r2, #8
 8006a54:	4311      	orrs	r1, r2
 8006a56:	687a      	ldr	r2, [r7, #4]
 8006a58:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006a5a:	0852      	lsrs	r2, r2, #1
 8006a5c:	3a01      	subs	r2, #1
 8006a5e:	0552      	lsls	r2, r2, #21
 8006a60:	4311      	orrs	r1, r2
 8006a62:	687a      	ldr	r2, [r7, #4]
 8006a64:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006a66:	0852      	lsrs	r2, r2, #1
 8006a68:	3a01      	subs	r2, #1
 8006a6a:	0652      	lsls	r2, r2, #25
 8006a6c:	4311      	orrs	r1, r2
 8006a6e:	687a      	ldr	r2, [r7, #4]
 8006a70:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006a72:	06d2      	lsls	r2, r2, #27
 8006a74:	430a      	orrs	r2, r1
 8006a76:	4943      	ldr	r1, [pc, #268]	@ (8006b84 <HAL_RCC_OscConfig+0x618>)
 8006a78:	4313      	orrs	r3, r2
 8006a7a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006a7c:	4b41      	ldr	r3, [pc, #260]	@ (8006b84 <HAL_RCC_OscConfig+0x618>)
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	4a40      	ldr	r2, [pc, #256]	@ (8006b84 <HAL_RCC_OscConfig+0x618>)
 8006a82:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006a86:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006a88:	4b3e      	ldr	r3, [pc, #248]	@ (8006b84 <HAL_RCC_OscConfig+0x618>)
 8006a8a:	68db      	ldr	r3, [r3, #12]
 8006a8c:	4a3d      	ldr	r2, [pc, #244]	@ (8006b84 <HAL_RCC_OscConfig+0x618>)
 8006a8e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006a92:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a94:	f7fc ff12 	bl	80038bc <HAL_GetTick>
 8006a98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006a9a:	e008      	b.n	8006aae <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006a9c:	f7fc ff0e 	bl	80038bc <HAL_GetTick>
 8006aa0:	4602      	mov	r2, r0
 8006aa2:	693b      	ldr	r3, [r7, #16]
 8006aa4:	1ad3      	subs	r3, r2, r3
 8006aa6:	2b02      	cmp	r3, #2
 8006aa8:	d901      	bls.n	8006aae <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8006aaa:	2303      	movs	r3, #3
 8006aac:	e066      	b.n	8006b7c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006aae:	4b35      	ldr	r3, [pc, #212]	@ (8006b84 <HAL_RCC_OscConfig+0x618>)
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d0f0      	beq.n	8006a9c <HAL_RCC_OscConfig+0x530>
 8006aba:	e05e      	b.n	8006b7a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006abc:	4b31      	ldr	r3, [pc, #196]	@ (8006b84 <HAL_RCC_OscConfig+0x618>)
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	4a30      	ldr	r2, [pc, #192]	@ (8006b84 <HAL_RCC_OscConfig+0x618>)
 8006ac2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006ac6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ac8:	f7fc fef8 	bl	80038bc <HAL_GetTick>
 8006acc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006ace:	e008      	b.n	8006ae2 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006ad0:	f7fc fef4 	bl	80038bc <HAL_GetTick>
 8006ad4:	4602      	mov	r2, r0
 8006ad6:	693b      	ldr	r3, [r7, #16]
 8006ad8:	1ad3      	subs	r3, r2, r3
 8006ada:	2b02      	cmp	r3, #2
 8006adc:	d901      	bls.n	8006ae2 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8006ade:	2303      	movs	r3, #3
 8006ae0:	e04c      	b.n	8006b7c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006ae2:	4b28      	ldr	r3, [pc, #160]	@ (8006b84 <HAL_RCC_OscConfig+0x618>)
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d1f0      	bne.n	8006ad0 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8006aee:	4b25      	ldr	r3, [pc, #148]	@ (8006b84 <HAL_RCC_OscConfig+0x618>)
 8006af0:	68da      	ldr	r2, [r3, #12]
 8006af2:	4924      	ldr	r1, [pc, #144]	@ (8006b84 <HAL_RCC_OscConfig+0x618>)
 8006af4:	4b25      	ldr	r3, [pc, #148]	@ (8006b8c <HAL_RCC_OscConfig+0x620>)
 8006af6:	4013      	ands	r3, r2
 8006af8:	60cb      	str	r3, [r1, #12]
 8006afa:	e03e      	b.n	8006b7a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	69db      	ldr	r3, [r3, #28]
 8006b00:	2b01      	cmp	r3, #1
 8006b02:	d101      	bne.n	8006b08 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8006b04:	2301      	movs	r3, #1
 8006b06:	e039      	b.n	8006b7c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8006b08:	4b1e      	ldr	r3, [pc, #120]	@ (8006b84 <HAL_RCC_OscConfig+0x618>)
 8006b0a:	68db      	ldr	r3, [r3, #12]
 8006b0c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006b0e:	697b      	ldr	r3, [r7, #20]
 8006b10:	f003 0203 	and.w	r2, r3, #3
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	6a1b      	ldr	r3, [r3, #32]
 8006b18:	429a      	cmp	r2, r3
 8006b1a:	d12c      	bne.n	8006b76 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006b1c:	697b      	ldr	r3, [r7, #20]
 8006b1e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b26:	3b01      	subs	r3, #1
 8006b28:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006b2a:	429a      	cmp	r2, r3
 8006b2c:	d123      	bne.n	8006b76 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006b2e:	697b      	ldr	r3, [r7, #20]
 8006b30:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b38:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006b3a:	429a      	cmp	r2, r3
 8006b3c:	d11b      	bne.n	8006b76 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006b3e:	697b      	ldr	r3, [r7, #20]
 8006b40:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b48:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006b4a:	429a      	cmp	r2, r3
 8006b4c:	d113      	bne.n	8006b76 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006b4e:	697b      	ldr	r3, [r7, #20]
 8006b50:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b58:	085b      	lsrs	r3, r3, #1
 8006b5a:	3b01      	subs	r3, #1
 8006b5c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006b5e:	429a      	cmp	r2, r3
 8006b60:	d109      	bne.n	8006b76 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006b62:	697b      	ldr	r3, [r7, #20]
 8006b64:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b6c:	085b      	lsrs	r3, r3, #1
 8006b6e:	3b01      	subs	r3, #1
 8006b70:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006b72:	429a      	cmp	r2, r3
 8006b74:	d001      	beq.n	8006b7a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8006b76:	2301      	movs	r3, #1
 8006b78:	e000      	b.n	8006b7c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8006b7a:	2300      	movs	r3, #0
}
 8006b7c:	4618      	mov	r0, r3
 8006b7e:	3720      	adds	r7, #32
 8006b80:	46bd      	mov	sp, r7
 8006b82:	bd80      	pop	{r7, pc}
 8006b84:	40021000 	.word	0x40021000
 8006b88:	019f800c 	.word	0x019f800c
 8006b8c:	feeefffc 	.word	0xfeeefffc

08006b90 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006b90:	b580      	push	{r7, lr}
 8006b92:	b086      	sub	sp, #24
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	6078      	str	r0, [r7, #4]
 8006b98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8006b9a:	2300      	movs	r3, #0
 8006b9c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d101      	bne.n	8006ba8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006ba4:	2301      	movs	r3, #1
 8006ba6:	e11e      	b.n	8006de6 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006ba8:	4b91      	ldr	r3, [pc, #580]	@ (8006df0 <HAL_RCC_ClockConfig+0x260>)
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	f003 030f 	and.w	r3, r3, #15
 8006bb0:	683a      	ldr	r2, [r7, #0]
 8006bb2:	429a      	cmp	r2, r3
 8006bb4:	d910      	bls.n	8006bd8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006bb6:	4b8e      	ldr	r3, [pc, #568]	@ (8006df0 <HAL_RCC_ClockConfig+0x260>)
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	f023 020f 	bic.w	r2, r3, #15
 8006bbe:	498c      	ldr	r1, [pc, #560]	@ (8006df0 <HAL_RCC_ClockConfig+0x260>)
 8006bc0:	683b      	ldr	r3, [r7, #0]
 8006bc2:	4313      	orrs	r3, r2
 8006bc4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006bc6:	4b8a      	ldr	r3, [pc, #552]	@ (8006df0 <HAL_RCC_ClockConfig+0x260>)
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	f003 030f 	and.w	r3, r3, #15
 8006bce:	683a      	ldr	r2, [r7, #0]
 8006bd0:	429a      	cmp	r2, r3
 8006bd2:	d001      	beq.n	8006bd8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006bd4:	2301      	movs	r3, #1
 8006bd6:	e106      	b.n	8006de6 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	f003 0301 	and.w	r3, r3, #1
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d073      	beq.n	8006ccc <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	685b      	ldr	r3, [r3, #4]
 8006be8:	2b03      	cmp	r3, #3
 8006bea:	d129      	bne.n	8006c40 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006bec:	4b81      	ldr	r3, [pc, #516]	@ (8006df4 <HAL_RCC_ClockConfig+0x264>)
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d101      	bne.n	8006bfc <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8006bf8:	2301      	movs	r3, #1
 8006bfa:	e0f4      	b.n	8006de6 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8006bfc:	f000 f9d0 	bl	8006fa0 <RCC_GetSysClockFreqFromPLLSource>
 8006c00:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8006c02:	693b      	ldr	r3, [r7, #16]
 8006c04:	4a7c      	ldr	r2, [pc, #496]	@ (8006df8 <HAL_RCC_ClockConfig+0x268>)
 8006c06:	4293      	cmp	r3, r2
 8006c08:	d93f      	bls.n	8006c8a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006c0a:	4b7a      	ldr	r3, [pc, #488]	@ (8006df4 <HAL_RCC_ClockConfig+0x264>)
 8006c0c:	689b      	ldr	r3, [r3, #8]
 8006c0e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d009      	beq.n	8006c2a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d033      	beq.n	8006c8a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d12f      	bne.n	8006c8a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006c2a:	4b72      	ldr	r3, [pc, #456]	@ (8006df4 <HAL_RCC_ClockConfig+0x264>)
 8006c2c:	689b      	ldr	r3, [r3, #8]
 8006c2e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006c32:	4a70      	ldr	r2, [pc, #448]	@ (8006df4 <HAL_RCC_ClockConfig+0x264>)
 8006c34:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006c38:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8006c3a:	2380      	movs	r3, #128	@ 0x80
 8006c3c:	617b      	str	r3, [r7, #20]
 8006c3e:	e024      	b.n	8006c8a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	685b      	ldr	r3, [r3, #4]
 8006c44:	2b02      	cmp	r3, #2
 8006c46:	d107      	bne.n	8006c58 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006c48:	4b6a      	ldr	r3, [pc, #424]	@ (8006df4 <HAL_RCC_ClockConfig+0x264>)
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d109      	bne.n	8006c68 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006c54:	2301      	movs	r3, #1
 8006c56:	e0c6      	b.n	8006de6 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006c58:	4b66      	ldr	r3, [pc, #408]	@ (8006df4 <HAL_RCC_ClockConfig+0x264>)
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d101      	bne.n	8006c68 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006c64:	2301      	movs	r3, #1
 8006c66:	e0be      	b.n	8006de6 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8006c68:	f000 f8ce 	bl	8006e08 <HAL_RCC_GetSysClockFreq>
 8006c6c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8006c6e:	693b      	ldr	r3, [r7, #16]
 8006c70:	4a61      	ldr	r2, [pc, #388]	@ (8006df8 <HAL_RCC_ClockConfig+0x268>)
 8006c72:	4293      	cmp	r3, r2
 8006c74:	d909      	bls.n	8006c8a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006c76:	4b5f      	ldr	r3, [pc, #380]	@ (8006df4 <HAL_RCC_ClockConfig+0x264>)
 8006c78:	689b      	ldr	r3, [r3, #8]
 8006c7a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006c7e:	4a5d      	ldr	r2, [pc, #372]	@ (8006df4 <HAL_RCC_ClockConfig+0x264>)
 8006c80:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006c84:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8006c86:	2380      	movs	r3, #128	@ 0x80
 8006c88:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006c8a:	4b5a      	ldr	r3, [pc, #360]	@ (8006df4 <HAL_RCC_ClockConfig+0x264>)
 8006c8c:	689b      	ldr	r3, [r3, #8]
 8006c8e:	f023 0203 	bic.w	r2, r3, #3
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	685b      	ldr	r3, [r3, #4]
 8006c96:	4957      	ldr	r1, [pc, #348]	@ (8006df4 <HAL_RCC_ClockConfig+0x264>)
 8006c98:	4313      	orrs	r3, r2
 8006c9a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006c9c:	f7fc fe0e 	bl	80038bc <HAL_GetTick>
 8006ca0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006ca2:	e00a      	b.n	8006cba <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006ca4:	f7fc fe0a 	bl	80038bc <HAL_GetTick>
 8006ca8:	4602      	mov	r2, r0
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	1ad3      	subs	r3, r2, r3
 8006cae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006cb2:	4293      	cmp	r3, r2
 8006cb4:	d901      	bls.n	8006cba <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8006cb6:	2303      	movs	r3, #3
 8006cb8:	e095      	b.n	8006de6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006cba:	4b4e      	ldr	r3, [pc, #312]	@ (8006df4 <HAL_RCC_ClockConfig+0x264>)
 8006cbc:	689b      	ldr	r3, [r3, #8]
 8006cbe:	f003 020c 	and.w	r2, r3, #12
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	685b      	ldr	r3, [r3, #4]
 8006cc6:	009b      	lsls	r3, r3, #2
 8006cc8:	429a      	cmp	r2, r3
 8006cca:	d1eb      	bne.n	8006ca4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	f003 0302 	and.w	r3, r3, #2
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d023      	beq.n	8006d20 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	f003 0304 	and.w	r3, r3, #4
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d005      	beq.n	8006cf0 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006ce4:	4b43      	ldr	r3, [pc, #268]	@ (8006df4 <HAL_RCC_ClockConfig+0x264>)
 8006ce6:	689b      	ldr	r3, [r3, #8]
 8006ce8:	4a42      	ldr	r2, [pc, #264]	@ (8006df4 <HAL_RCC_ClockConfig+0x264>)
 8006cea:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8006cee:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	f003 0308 	and.w	r3, r3, #8
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d007      	beq.n	8006d0c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8006cfc:	4b3d      	ldr	r3, [pc, #244]	@ (8006df4 <HAL_RCC_ClockConfig+0x264>)
 8006cfe:	689b      	ldr	r3, [r3, #8]
 8006d00:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006d04:	4a3b      	ldr	r2, [pc, #236]	@ (8006df4 <HAL_RCC_ClockConfig+0x264>)
 8006d06:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8006d0a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006d0c:	4b39      	ldr	r3, [pc, #228]	@ (8006df4 <HAL_RCC_ClockConfig+0x264>)
 8006d0e:	689b      	ldr	r3, [r3, #8]
 8006d10:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	689b      	ldr	r3, [r3, #8]
 8006d18:	4936      	ldr	r1, [pc, #216]	@ (8006df4 <HAL_RCC_ClockConfig+0x264>)
 8006d1a:	4313      	orrs	r3, r2
 8006d1c:	608b      	str	r3, [r1, #8]
 8006d1e:	e008      	b.n	8006d32 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8006d20:	697b      	ldr	r3, [r7, #20]
 8006d22:	2b80      	cmp	r3, #128	@ 0x80
 8006d24:	d105      	bne.n	8006d32 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8006d26:	4b33      	ldr	r3, [pc, #204]	@ (8006df4 <HAL_RCC_ClockConfig+0x264>)
 8006d28:	689b      	ldr	r3, [r3, #8]
 8006d2a:	4a32      	ldr	r2, [pc, #200]	@ (8006df4 <HAL_RCC_ClockConfig+0x264>)
 8006d2c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006d30:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006d32:	4b2f      	ldr	r3, [pc, #188]	@ (8006df0 <HAL_RCC_ClockConfig+0x260>)
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	f003 030f 	and.w	r3, r3, #15
 8006d3a:	683a      	ldr	r2, [r7, #0]
 8006d3c:	429a      	cmp	r2, r3
 8006d3e:	d21d      	bcs.n	8006d7c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d40:	4b2b      	ldr	r3, [pc, #172]	@ (8006df0 <HAL_RCC_ClockConfig+0x260>)
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	f023 020f 	bic.w	r2, r3, #15
 8006d48:	4929      	ldr	r1, [pc, #164]	@ (8006df0 <HAL_RCC_ClockConfig+0x260>)
 8006d4a:	683b      	ldr	r3, [r7, #0]
 8006d4c:	4313      	orrs	r3, r2
 8006d4e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006d50:	f7fc fdb4 	bl	80038bc <HAL_GetTick>
 8006d54:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006d56:	e00a      	b.n	8006d6e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006d58:	f7fc fdb0 	bl	80038bc <HAL_GetTick>
 8006d5c:	4602      	mov	r2, r0
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	1ad3      	subs	r3, r2, r3
 8006d62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006d66:	4293      	cmp	r3, r2
 8006d68:	d901      	bls.n	8006d6e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8006d6a:	2303      	movs	r3, #3
 8006d6c:	e03b      	b.n	8006de6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006d6e:	4b20      	ldr	r3, [pc, #128]	@ (8006df0 <HAL_RCC_ClockConfig+0x260>)
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	f003 030f 	and.w	r3, r3, #15
 8006d76:	683a      	ldr	r2, [r7, #0]
 8006d78:	429a      	cmp	r2, r3
 8006d7a:	d1ed      	bne.n	8006d58 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	f003 0304 	and.w	r3, r3, #4
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d008      	beq.n	8006d9a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006d88:	4b1a      	ldr	r3, [pc, #104]	@ (8006df4 <HAL_RCC_ClockConfig+0x264>)
 8006d8a:	689b      	ldr	r3, [r3, #8]
 8006d8c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	68db      	ldr	r3, [r3, #12]
 8006d94:	4917      	ldr	r1, [pc, #92]	@ (8006df4 <HAL_RCC_ClockConfig+0x264>)
 8006d96:	4313      	orrs	r3, r2
 8006d98:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	f003 0308 	and.w	r3, r3, #8
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d009      	beq.n	8006dba <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006da6:	4b13      	ldr	r3, [pc, #76]	@ (8006df4 <HAL_RCC_ClockConfig+0x264>)
 8006da8:	689b      	ldr	r3, [r3, #8]
 8006daa:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	691b      	ldr	r3, [r3, #16]
 8006db2:	00db      	lsls	r3, r3, #3
 8006db4:	490f      	ldr	r1, [pc, #60]	@ (8006df4 <HAL_RCC_ClockConfig+0x264>)
 8006db6:	4313      	orrs	r3, r2
 8006db8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006dba:	f000 f825 	bl	8006e08 <HAL_RCC_GetSysClockFreq>
 8006dbe:	4602      	mov	r2, r0
 8006dc0:	4b0c      	ldr	r3, [pc, #48]	@ (8006df4 <HAL_RCC_ClockConfig+0x264>)
 8006dc2:	689b      	ldr	r3, [r3, #8]
 8006dc4:	091b      	lsrs	r3, r3, #4
 8006dc6:	f003 030f 	and.w	r3, r3, #15
 8006dca:	490c      	ldr	r1, [pc, #48]	@ (8006dfc <HAL_RCC_ClockConfig+0x26c>)
 8006dcc:	5ccb      	ldrb	r3, [r1, r3]
 8006dce:	f003 031f 	and.w	r3, r3, #31
 8006dd2:	fa22 f303 	lsr.w	r3, r2, r3
 8006dd6:	4a0a      	ldr	r2, [pc, #40]	@ (8006e00 <HAL_RCC_ClockConfig+0x270>)
 8006dd8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8006dda:	4b0a      	ldr	r3, [pc, #40]	@ (8006e04 <HAL_RCC_ClockConfig+0x274>)
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	4618      	mov	r0, r3
 8006de0:	f7fa f800 	bl	8000de4 <HAL_InitTick>
 8006de4:	4603      	mov	r3, r0
}
 8006de6:	4618      	mov	r0, r3
 8006de8:	3718      	adds	r7, #24
 8006dea:	46bd      	mov	sp, r7
 8006dec:	bd80      	pop	{r7, pc}
 8006dee:	bf00      	nop
 8006df0:	40022000 	.word	0x40022000
 8006df4:	40021000 	.word	0x40021000
 8006df8:	04c4b400 	.word	0x04c4b400
 8006dfc:	0800c9a4 	.word	0x0800c9a4
 8006e00:	20000000 	.word	0x20000000
 8006e04:	2000024c 	.word	0x2000024c

08006e08 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006e08:	b480      	push	{r7}
 8006e0a:	b087      	sub	sp, #28
 8006e0c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8006e0e:	4b2c      	ldr	r3, [pc, #176]	@ (8006ec0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006e10:	689b      	ldr	r3, [r3, #8]
 8006e12:	f003 030c 	and.w	r3, r3, #12
 8006e16:	2b04      	cmp	r3, #4
 8006e18:	d102      	bne.n	8006e20 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006e1a:	4b2a      	ldr	r3, [pc, #168]	@ (8006ec4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006e1c:	613b      	str	r3, [r7, #16]
 8006e1e:	e047      	b.n	8006eb0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8006e20:	4b27      	ldr	r3, [pc, #156]	@ (8006ec0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006e22:	689b      	ldr	r3, [r3, #8]
 8006e24:	f003 030c 	and.w	r3, r3, #12
 8006e28:	2b08      	cmp	r3, #8
 8006e2a:	d102      	bne.n	8006e32 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006e2c:	4b26      	ldr	r3, [pc, #152]	@ (8006ec8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8006e2e:	613b      	str	r3, [r7, #16]
 8006e30:	e03e      	b.n	8006eb0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8006e32:	4b23      	ldr	r3, [pc, #140]	@ (8006ec0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006e34:	689b      	ldr	r3, [r3, #8]
 8006e36:	f003 030c 	and.w	r3, r3, #12
 8006e3a:	2b0c      	cmp	r3, #12
 8006e3c:	d136      	bne.n	8006eac <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006e3e:	4b20      	ldr	r3, [pc, #128]	@ (8006ec0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006e40:	68db      	ldr	r3, [r3, #12]
 8006e42:	f003 0303 	and.w	r3, r3, #3
 8006e46:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006e48:	4b1d      	ldr	r3, [pc, #116]	@ (8006ec0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006e4a:	68db      	ldr	r3, [r3, #12]
 8006e4c:	091b      	lsrs	r3, r3, #4
 8006e4e:	f003 030f 	and.w	r3, r3, #15
 8006e52:	3301      	adds	r3, #1
 8006e54:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	2b03      	cmp	r3, #3
 8006e5a:	d10c      	bne.n	8006e76 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006e5c:	4a1a      	ldr	r2, [pc, #104]	@ (8006ec8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8006e5e:	68bb      	ldr	r3, [r7, #8]
 8006e60:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e64:	4a16      	ldr	r2, [pc, #88]	@ (8006ec0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006e66:	68d2      	ldr	r2, [r2, #12]
 8006e68:	0a12      	lsrs	r2, r2, #8
 8006e6a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006e6e:	fb02 f303 	mul.w	r3, r2, r3
 8006e72:	617b      	str	r3, [r7, #20]
      break;
 8006e74:	e00c      	b.n	8006e90 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006e76:	4a13      	ldr	r2, [pc, #76]	@ (8006ec4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006e78:	68bb      	ldr	r3, [r7, #8]
 8006e7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e7e:	4a10      	ldr	r2, [pc, #64]	@ (8006ec0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006e80:	68d2      	ldr	r2, [r2, #12]
 8006e82:	0a12      	lsrs	r2, r2, #8
 8006e84:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006e88:	fb02 f303 	mul.w	r3, r2, r3
 8006e8c:	617b      	str	r3, [r7, #20]
      break;
 8006e8e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006e90:	4b0b      	ldr	r3, [pc, #44]	@ (8006ec0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006e92:	68db      	ldr	r3, [r3, #12]
 8006e94:	0e5b      	lsrs	r3, r3, #25
 8006e96:	f003 0303 	and.w	r3, r3, #3
 8006e9a:	3301      	adds	r3, #1
 8006e9c:	005b      	lsls	r3, r3, #1
 8006e9e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8006ea0:	697a      	ldr	r2, [r7, #20]
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ea8:	613b      	str	r3, [r7, #16]
 8006eaa:	e001      	b.n	8006eb0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8006eac:	2300      	movs	r3, #0
 8006eae:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8006eb0:	693b      	ldr	r3, [r7, #16]
}
 8006eb2:	4618      	mov	r0, r3
 8006eb4:	371c      	adds	r7, #28
 8006eb6:	46bd      	mov	sp, r7
 8006eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ebc:	4770      	bx	lr
 8006ebe:	bf00      	nop
 8006ec0:	40021000 	.word	0x40021000
 8006ec4:	00f42400 	.word	0x00f42400
 8006ec8:	016e3600 	.word	0x016e3600

08006ecc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006ecc:	b480      	push	{r7}
 8006ece:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006ed0:	4b03      	ldr	r3, [pc, #12]	@ (8006ee0 <HAL_RCC_GetHCLKFreq+0x14>)
 8006ed2:	681b      	ldr	r3, [r3, #0]
}
 8006ed4:	4618      	mov	r0, r3
 8006ed6:	46bd      	mov	sp, r7
 8006ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006edc:	4770      	bx	lr
 8006ede:	bf00      	nop
 8006ee0:	20000000 	.word	0x20000000

08006ee4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006ee4:	b580      	push	{r7, lr}
 8006ee6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006ee8:	f7ff fff0 	bl	8006ecc <HAL_RCC_GetHCLKFreq>
 8006eec:	4602      	mov	r2, r0
 8006eee:	4b06      	ldr	r3, [pc, #24]	@ (8006f08 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006ef0:	689b      	ldr	r3, [r3, #8]
 8006ef2:	0a1b      	lsrs	r3, r3, #8
 8006ef4:	f003 0307 	and.w	r3, r3, #7
 8006ef8:	4904      	ldr	r1, [pc, #16]	@ (8006f0c <HAL_RCC_GetPCLK1Freq+0x28>)
 8006efa:	5ccb      	ldrb	r3, [r1, r3]
 8006efc:	f003 031f 	and.w	r3, r3, #31
 8006f00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006f04:	4618      	mov	r0, r3
 8006f06:	bd80      	pop	{r7, pc}
 8006f08:	40021000 	.word	0x40021000
 8006f0c:	0800c9b4 	.word	0x0800c9b4

08006f10 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006f10:	b580      	push	{r7, lr}
 8006f12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006f14:	f7ff ffda 	bl	8006ecc <HAL_RCC_GetHCLKFreq>
 8006f18:	4602      	mov	r2, r0
 8006f1a:	4b06      	ldr	r3, [pc, #24]	@ (8006f34 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006f1c:	689b      	ldr	r3, [r3, #8]
 8006f1e:	0adb      	lsrs	r3, r3, #11
 8006f20:	f003 0307 	and.w	r3, r3, #7
 8006f24:	4904      	ldr	r1, [pc, #16]	@ (8006f38 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006f26:	5ccb      	ldrb	r3, [r1, r3]
 8006f28:	f003 031f 	and.w	r3, r3, #31
 8006f2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006f30:	4618      	mov	r0, r3
 8006f32:	bd80      	pop	{r7, pc}
 8006f34:	40021000 	.word	0x40021000
 8006f38:	0800c9b4 	.word	0x0800c9b4

08006f3c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006f3c:	b480      	push	{r7}
 8006f3e:	b083      	sub	sp, #12
 8006f40:	af00      	add	r7, sp, #0
 8006f42:	6078      	str	r0, [r7, #4]
 8006f44:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	220f      	movs	r2, #15
 8006f4a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8006f4c:	4b12      	ldr	r3, [pc, #72]	@ (8006f98 <HAL_RCC_GetClockConfig+0x5c>)
 8006f4e:	689b      	ldr	r3, [r3, #8]
 8006f50:	f003 0203 	and.w	r2, r3, #3
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8006f58:	4b0f      	ldr	r3, [pc, #60]	@ (8006f98 <HAL_RCC_GetClockConfig+0x5c>)
 8006f5a:	689b      	ldr	r3, [r3, #8]
 8006f5c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8006f64:	4b0c      	ldr	r3, [pc, #48]	@ (8006f98 <HAL_RCC_GetClockConfig+0x5c>)
 8006f66:	689b      	ldr	r3, [r3, #8]
 8006f68:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8006f70:	4b09      	ldr	r3, [pc, #36]	@ (8006f98 <HAL_RCC_GetClockConfig+0x5c>)
 8006f72:	689b      	ldr	r3, [r3, #8]
 8006f74:	08db      	lsrs	r3, r3, #3
 8006f76:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8006f7e:	4b07      	ldr	r3, [pc, #28]	@ (8006f9c <HAL_RCC_GetClockConfig+0x60>)
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	f003 020f 	and.w	r2, r3, #15
 8006f86:	683b      	ldr	r3, [r7, #0]
 8006f88:	601a      	str	r2, [r3, #0]
}
 8006f8a:	bf00      	nop
 8006f8c:	370c      	adds	r7, #12
 8006f8e:	46bd      	mov	sp, r7
 8006f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f94:	4770      	bx	lr
 8006f96:	bf00      	nop
 8006f98:	40021000 	.word	0x40021000
 8006f9c:	40022000 	.word	0x40022000

08006fa0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8006fa0:	b480      	push	{r7}
 8006fa2:	b087      	sub	sp, #28
 8006fa4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006fa6:	4b1e      	ldr	r3, [pc, #120]	@ (8007020 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006fa8:	68db      	ldr	r3, [r3, #12]
 8006faa:	f003 0303 	and.w	r3, r3, #3
 8006fae:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006fb0:	4b1b      	ldr	r3, [pc, #108]	@ (8007020 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006fb2:	68db      	ldr	r3, [r3, #12]
 8006fb4:	091b      	lsrs	r3, r3, #4
 8006fb6:	f003 030f 	and.w	r3, r3, #15
 8006fba:	3301      	adds	r3, #1
 8006fbc:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8006fbe:	693b      	ldr	r3, [r7, #16]
 8006fc0:	2b03      	cmp	r3, #3
 8006fc2:	d10c      	bne.n	8006fde <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006fc4:	4a17      	ldr	r2, [pc, #92]	@ (8007024 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fcc:	4a14      	ldr	r2, [pc, #80]	@ (8007020 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006fce:	68d2      	ldr	r2, [r2, #12]
 8006fd0:	0a12      	lsrs	r2, r2, #8
 8006fd2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006fd6:	fb02 f303 	mul.w	r3, r2, r3
 8006fda:	617b      	str	r3, [r7, #20]
    break;
 8006fdc:	e00c      	b.n	8006ff8 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006fde:	4a12      	ldr	r2, [pc, #72]	@ (8007028 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fe6:	4a0e      	ldr	r2, [pc, #56]	@ (8007020 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006fe8:	68d2      	ldr	r2, [r2, #12]
 8006fea:	0a12      	lsrs	r2, r2, #8
 8006fec:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006ff0:	fb02 f303 	mul.w	r3, r2, r3
 8006ff4:	617b      	str	r3, [r7, #20]
    break;
 8006ff6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006ff8:	4b09      	ldr	r3, [pc, #36]	@ (8007020 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006ffa:	68db      	ldr	r3, [r3, #12]
 8006ffc:	0e5b      	lsrs	r3, r3, #25
 8006ffe:	f003 0303 	and.w	r3, r3, #3
 8007002:	3301      	adds	r3, #1
 8007004:	005b      	lsls	r3, r3, #1
 8007006:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8007008:	697a      	ldr	r2, [r7, #20]
 800700a:	68bb      	ldr	r3, [r7, #8]
 800700c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007010:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8007012:	687b      	ldr	r3, [r7, #4]
}
 8007014:	4618      	mov	r0, r3
 8007016:	371c      	adds	r7, #28
 8007018:	46bd      	mov	sp, r7
 800701a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701e:	4770      	bx	lr
 8007020:	40021000 	.word	0x40021000
 8007024:	016e3600 	.word	0x016e3600
 8007028:	00f42400 	.word	0x00f42400

0800702c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800702c:	b580      	push	{r7, lr}
 800702e:	b086      	sub	sp, #24
 8007030:	af00      	add	r7, sp, #0
 8007032:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007034:	2300      	movs	r3, #0
 8007036:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007038:	2300      	movs	r3, #0
 800703a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007044:	2b00      	cmp	r3, #0
 8007046:	f000 8098 	beq.w	800717a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800704a:	2300      	movs	r3, #0
 800704c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800704e:	4b43      	ldr	r3, [pc, #268]	@ (800715c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007050:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007052:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007056:	2b00      	cmp	r3, #0
 8007058:	d10d      	bne.n	8007076 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800705a:	4b40      	ldr	r3, [pc, #256]	@ (800715c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800705c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800705e:	4a3f      	ldr	r2, [pc, #252]	@ (800715c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007060:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007064:	6593      	str	r3, [r2, #88]	@ 0x58
 8007066:	4b3d      	ldr	r3, [pc, #244]	@ (800715c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007068:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800706a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800706e:	60bb      	str	r3, [r7, #8]
 8007070:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007072:	2301      	movs	r3, #1
 8007074:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007076:	4b3a      	ldr	r3, [pc, #232]	@ (8007160 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	4a39      	ldr	r2, [pc, #228]	@ (8007160 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800707c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007080:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007082:	f7fc fc1b 	bl	80038bc <HAL_GetTick>
 8007086:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007088:	e009      	b.n	800709e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800708a:	f7fc fc17 	bl	80038bc <HAL_GetTick>
 800708e:	4602      	mov	r2, r0
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	1ad3      	subs	r3, r2, r3
 8007094:	2b02      	cmp	r3, #2
 8007096:	d902      	bls.n	800709e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8007098:	2303      	movs	r3, #3
 800709a:	74fb      	strb	r3, [r7, #19]
        break;
 800709c:	e005      	b.n	80070aa <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800709e:	4b30      	ldr	r3, [pc, #192]	@ (8007160 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d0ef      	beq.n	800708a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80070aa:	7cfb      	ldrb	r3, [r7, #19]
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d159      	bne.n	8007164 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80070b0:	4b2a      	ldr	r3, [pc, #168]	@ (800715c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80070b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80070ba:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80070bc:	697b      	ldr	r3, [r7, #20]
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d01e      	beq.n	8007100 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070c6:	697a      	ldr	r2, [r7, #20]
 80070c8:	429a      	cmp	r2, r3
 80070ca:	d019      	beq.n	8007100 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80070cc:	4b23      	ldr	r3, [pc, #140]	@ (800715c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80070ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070d2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80070d6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80070d8:	4b20      	ldr	r3, [pc, #128]	@ (800715c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80070da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070de:	4a1f      	ldr	r2, [pc, #124]	@ (800715c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80070e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80070e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80070e8:	4b1c      	ldr	r3, [pc, #112]	@ (800715c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80070ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070ee:	4a1b      	ldr	r2, [pc, #108]	@ (800715c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80070f0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80070f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80070f8:	4a18      	ldr	r2, [pc, #96]	@ (800715c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80070fa:	697b      	ldr	r3, [r7, #20]
 80070fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007100:	697b      	ldr	r3, [r7, #20]
 8007102:	f003 0301 	and.w	r3, r3, #1
 8007106:	2b00      	cmp	r3, #0
 8007108:	d016      	beq.n	8007138 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800710a:	f7fc fbd7 	bl	80038bc <HAL_GetTick>
 800710e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007110:	e00b      	b.n	800712a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007112:	f7fc fbd3 	bl	80038bc <HAL_GetTick>
 8007116:	4602      	mov	r2, r0
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	1ad3      	subs	r3, r2, r3
 800711c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007120:	4293      	cmp	r3, r2
 8007122:	d902      	bls.n	800712a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8007124:	2303      	movs	r3, #3
 8007126:	74fb      	strb	r3, [r7, #19]
            break;
 8007128:	e006      	b.n	8007138 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800712a:	4b0c      	ldr	r3, [pc, #48]	@ (800715c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800712c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007130:	f003 0302 	and.w	r3, r3, #2
 8007134:	2b00      	cmp	r3, #0
 8007136:	d0ec      	beq.n	8007112 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8007138:	7cfb      	ldrb	r3, [r7, #19]
 800713a:	2b00      	cmp	r3, #0
 800713c:	d10b      	bne.n	8007156 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800713e:	4b07      	ldr	r3, [pc, #28]	@ (800715c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007140:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007144:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800714c:	4903      	ldr	r1, [pc, #12]	@ (800715c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800714e:	4313      	orrs	r3, r2
 8007150:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8007154:	e008      	b.n	8007168 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007156:	7cfb      	ldrb	r3, [r7, #19]
 8007158:	74bb      	strb	r3, [r7, #18]
 800715a:	e005      	b.n	8007168 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800715c:	40021000 	.word	0x40021000
 8007160:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007164:	7cfb      	ldrb	r3, [r7, #19]
 8007166:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007168:	7c7b      	ldrb	r3, [r7, #17]
 800716a:	2b01      	cmp	r3, #1
 800716c:	d105      	bne.n	800717a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800716e:	4ba6      	ldr	r3, [pc, #664]	@ (8007408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007170:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007172:	4aa5      	ldr	r2, [pc, #660]	@ (8007408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007174:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007178:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	f003 0301 	and.w	r3, r3, #1
 8007182:	2b00      	cmp	r3, #0
 8007184:	d00a      	beq.n	800719c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007186:	4ba0      	ldr	r3, [pc, #640]	@ (8007408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007188:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800718c:	f023 0203 	bic.w	r2, r3, #3
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	685b      	ldr	r3, [r3, #4]
 8007194:	499c      	ldr	r1, [pc, #624]	@ (8007408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007196:	4313      	orrs	r3, r2
 8007198:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	f003 0302 	and.w	r3, r3, #2
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d00a      	beq.n	80071be <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80071a8:	4b97      	ldr	r3, [pc, #604]	@ (8007408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80071aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80071ae:	f023 020c 	bic.w	r2, r3, #12
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	689b      	ldr	r3, [r3, #8]
 80071b6:	4994      	ldr	r1, [pc, #592]	@ (8007408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80071b8:	4313      	orrs	r3, r2
 80071ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	f003 0304 	and.w	r3, r3, #4
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d00a      	beq.n	80071e0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80071ca:	4b8f      	ldr	r3, [pc, #572]	@ (8007408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80071cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80071d0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	68db      	ldr	r3, [r3, #12]
 80071d8:	498b      	ldr	r1, [pc, #556]	@ (8007408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80071da:	4313      	orrs	r3, r2
 80071dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	f003 0308 	and.w	r3, r3, #8
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d00a      	beq.n	8007202 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80071ec:	4b86      	ldr	r3, [pc, #536]	@ (8007408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80071ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80071f2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	691b      	ldr	r3, [r3, #16]
 80071fa:	4983      	ldr	r1, [pc, #524]	@ (8007408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80071fc:	4313      	orrs	r3, r2
 80071fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	f003 0320 	and.w	r3, r3, #32
 800720a:	2b00      	cmp	r3, #0
 800720c:	d00a      	beq.n	8007224 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800720e:	4b7e      	ldr	r3, [pc, #504]	@ (8007408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007210:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007214:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	695b      	ldr	r3, [r3, #20]
 800721c:	497a      	ldr	r1, [pc, #488]	@ (8007408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800721e:	4313      	orrs	r3, r2
 8007220:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800722c:	2b00      	cmp	r3, #0
 800722e:	d00a      	beq.n	8007246 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007230:	4b75      	ldr	r3, [pc, #468]	@ (8007408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007232:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007236:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	699b      	ldr	r3, [r3, #24]
 800723e:	4972      	ldr	r1, [pc, #456]	@ (8007408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007240:	4313      	orrs	r3, r2
 8007242:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800724e:	2b00      	cmp	r3, #0
 8007250:	d00a      	beq.n	8007268 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007252:	4b6d      	ldr	r3, [pc, #436]	@ (8007408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007254:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007258:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	69db      	ldr	r3, [r3, #28]
 8007260:	4969      	ldr	r1, [pc, #420]	@ (8007408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007262:	4313      	orrs	r3, r2
 8007264:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007270:	2b00      	cmp	r3, #0
 8007272:	d00a      	beq.n	800728a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007274:	4b64      	ldr	r3, [pc, #400]	@ (8007408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007276:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800727a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	6a1b      	ldr	r3, [r3, #32]
 8007282:	4961      	ldr	r1, [pc, #388]	@ (8007408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007284:	4313      	orrs	r3, r2
 8007286:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007292:	2b00      	cmp	r3, #0
 8007294:	d00a      	beq.n	80072ac <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007296:	4b5c      	ldr	r3, [pc, #368]	@ (8007408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007298:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800729c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072a4:	4958      	ldr	r1, [pc, #352]	@ (8007408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80072a6:	4313      	orrs	r3, r2
 80072a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d015      	beq.n	80072e4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80072b8:	4b53      	ldr	r3, [pc, #332]	@ (8007408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80072ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80072be:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072c6:	4950      	ldr	r1, [pc, #320]	@ (8007408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80072c8:	4313      	orrs	r3, r2
 80072ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072d2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80072d6:	d105      	bne.n	80072e4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80072d8:	4b4b      	ldr	r3, [pc, #300]	@ (8007408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80072da:	68db      	ldr	r3, [r3, #12]
 80072dc:	4a4a      	ldr	r2, [pc, #296]	@ (8007408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80072de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80072e2:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d015      	beq.n	800731c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80072f0:	4b45      	ldr	r3, [pc, #276]	@ (8007408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80072f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80072f6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072fe:	4942      	ldr	r1, [pc, #264]	@ (8007408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007300:	4313      	orrs	r3, r2
 8007302:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800730a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800730e:	d105      	bne.n	800731c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007310:	4b3d      	ldr	r3, [pc, #244]	@ (8007408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007312:	68db      	ldr	r3, [r3, #12]
 8007314:	4a3c      	ldr	r2, [pc, #240]	@ (8007408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007316:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800731a:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007324:	2b00      	cmp	r3, #0
 8007326:	d015      	beq.n	8007354 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007328:	4b37      	ldr	r3, [pc, #220]	@ (8007408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800732a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800732e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007336:	4934      	ldr	r1, [pc, #208]	@ (8007408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007338:	4313      	orrs	r3, r2
 800733a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007342:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007346:	d105      	bne.n	8007354 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007348:	4b2f      	ldr	r3, [pc, #188]	@ (8007408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800734a:	68db      	ldr	r3, [r3, #12]
 800734c:	4a2e      	ldr	r2, [pc, #184]	@ (8007408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800734e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007352:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800735c:	2b00      	cmp	r3, #0
 800735e:	d015      	beq.n	800738c <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007360:	4b29      	ldr	r3, [pc, #164]	@ (8007408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007362:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007366:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800736e:	4926      	ldr	r1, [pc, #152]	@ (8007408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007370:	4313      	orrs	r3, r2
 8007372:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800737a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800737e:	d105      	bne.n	800738c <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007380:	4b21      	ldr	r3, [pc, #132]	@ (8007408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007382:	68db      	ldr	r3, [r3, #12]
 8007384:	4a20      	ldr	r2, [pc, #128]	@ (8007408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007386:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800738a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007394:	2b00      	cmp	r3, #0
 8007396:	d015      	beq.n	80073c4 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007398:	4b1b      	ldr	r3, [pc, #108]	@ (8007408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800739a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800739e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073a6:	4918      	ldr	r1, [pc, #96]	@ (8007408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80073a8:	4313      	orrs	r3, r2
 80073aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073b2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80073b6:	d105      	bne.n	80073c4 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80073b8:	4b13      	ldr	r3, [pc, #76]	@ (8007408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80073ba:	68db      	ldr	r3, [r3, #12]
 80073bc:	4a12      	ldr	r2, [pc, #72]	@ (8007408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80073be:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80073c2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d015      	beq.n	80073fc <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80073d0:	4b0d      	ldr	r3, [pc, #52]	@ (8007408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80073d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80073d6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80073de:	490a      	ldr	r1, [pc, #40]	@ (8007408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80073e0:	4313      	orrs	r3, r2
 80073e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80073ea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80073ee:	d105      	bne.n	80073fc <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80073f0:	4b05      	ldr	r3, [pc, #20]	@ (8007408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80073f2:	68db      	ldr	r3, [r3, #12]
 80073f4:	4a04      	ldr	r2, [pc, #16]	@ (8007408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80073f6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80073fa:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80073fc:	7cbb      	ldrb	r3, [r7, #18]
}
 80073fe:	4618      	mov	r0, r3
 8007400:	3718      	adds	r7, #24
 8007402:	46bd      	mov	sp, r7
 8007404:	bd80      	pop	{r7, pc}
 8007406:	bf00      	nop
 8007408:	40021000 	.word	0x40021000

0800740c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800740c:	b580      	push	{r7, lr}
 800740e:	b082      	sub	sp, #8
 8007410:	af00      	add	r7, sp, #0
 8007412:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	2b00      	cmp	r3, #0
 8007418:	d101      	bne.n	800741e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800741a:	2301      	movs	r3, #1
 800741c:	e049      	b.n	80074b2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007424:	b2db      	uxtb	r3, r3
 8007426:	2b00      	cmp	r3, #0
 8007428:	d106      	bne.n	8007438 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	2200      	movs	r2, #0
 800742e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007432:	6878      	ldr	r0, [r7, #4]
 8007434:	f000 f841 	bl	80074ba <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	2202      	movs	r2, #2
 800743c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681a      	ldr	r2, [r3, #0]
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	3304      	adds	r3, #4
 8007448:	4619      	mov	r1, r3
 800744a:	4610      	mov	r0, r2
 800744c:	f000 fe56 	bl	80080fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	2201      	movs	r2, #1
 8007454:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	2201      	movs	r2, #1
 800745c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	2201      	movs	r2, #1
 8007464:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	2201      	movs	r2, #1
 800746c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	2201      	movs	r2, #1
 8007474:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	2201      	movs	r2, #1
 800747c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	2201      	movs	r2, #1
 8007484:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	2201      	movs	r2, #1
 800748c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	2201      	movs	r2, #1
 8007494:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	2201      	movs	r2, #1
 800749c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	2201      	movs	r2, #1
 80074a4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	2201      	movs	r2, #1
 80074ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80074b0:	2300      	movs	r3, #0
}
 80074b2:	4618      	mov	r0, r3
 80074b4:	3708      	adds	r7, #8
 80074b6:	46bd      	mov	sp, r7
 80074b8:	bd80      	pop	{r7, pc}

080074ba <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80074ba:	b480      	push	{r7}
 80074bc:	b083      	sub	sp, #12
 80074be:	af00      	add	r7, sp, #0
 80074c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80074c2:	bf00      	nop
 80074c4:	370c      	adds	r7, #12
 80074c6:	46bd      	mov	sp, r7
 80074c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074cc:	4770      	bx	lr
	...

080074d0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80074d0:	b480      	push	{r7}
 80074d2:	b085      	sub	sp, #20
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80074de:	b2db      	uxtb	r3, r3
 80074e0:	2b01      	cmp	r3, #1
 80074e2:	d001      	beq.n	80074e8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80074e4:	2301      	movs	r3, #1
 80074e6:	e042      	b.n	800756e <HAL_TIM_Base_Start+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	2202      	movs	r2, #2
 80074ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	4a21      	ldr	r2, [pc, #132]	@ (800757c <HAL_TIM_Base_Start+0xac>)
 80074f6:	4293      	cmp	r3, r2
 80074f8:	d018      	beq.n	800752c <HAL_TIM_Base_Start+0x5c>
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007502:	d013      	beq.n	800752c <HAL_TIM_Base_Start+0x5c>
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	4a1d      	ldr	r2, [pc, #116]	@ (8007580 <HAL_TIM_Base_Start+0xb0>)
 800750a:	4293      	cmp	r3, r2
 800750c:	d00e      	beq.n	800752c <HAL_TIM_Base_Start+0x5c>
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	4a1c      	ldr	r2, [pc, #112]	@ (8007584 <HAL_TIM_Base_Start+0xb4>)
 8007514:	4293      	cmp	r3, r2
 8007516:	d009      	beq.n	800752c <HAL_TIM_Base_Start+0x5c>
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	4a1a      	ldr	r2, [pc, #104]	@ (8007588 <HAL_TIM_Base_Start+0xb8>)
 800751e:	4293      	cmp	r3, r2
 8007520:	d004      	beq.n	800752c <HAL_TIM_Base_Start+0x5c>
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	4a19      	ldr	r2, [pc, #100]	@ (800758c <HAL_TIM_Base_Start+0xbc>)
 8007528:	4293      	cmp	r3, r2
 800752a:	d115      	bne.n	8007558 <HAL_TIM_Base_Start+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	689a      	ldr	r2, [r3, #8]
 8007532:	4b17      	ldr	r3, [pc, #92]	@ (8007590 <HAL_TIM_Base_Start+0xc0>)
 8007534:	4013      	ands	r3, r2
 8007536:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	2b06      	cmp	r3, #6
 800753c:	d015      	beq.n	800756a <HAL_TIM_Base_Start+0x9a>
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007544:	d011      	beq.n	800756a <HAL_TIM_Base_Start+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	681a      	ldr	r2, [r3, #0]
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	f042 0201 	orr.w	r2, r2, #1
 8007554:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007556:	e008      	b.n	800756a <HAL_TIM_Base_Start+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	681a      	ldr	r2, [r3, #0]
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	f042 0201 	orr.w	r2, r2, #1
 8007566:	601a      	str	r2, [r3, #0]
 8007568:	e000      	b.n	800756c <HAL_TIM_Base_Start+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800756a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800756c:	2300      	movs	r3, #0
}
 800756e:	4618      	mov	r0, r3
 8007570:	3714      	adds	r7, #20
 8007572:	46bd      	mov	sp, r7
 8007574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007578:	4770      	bx	lr
 800757a:	bf00      	nop
 800757c:	40012c00 	.word	0x40012c00
 8007580:	40000400 	.word	0x40000400
 8007584:	40000800 	.word	0x40000800
 8007588:	40013400 	.word	0x40013400
 800758c:	40014000 	.word	0x40014000
 8007590:	00010007 	.word	0x00010007

08007594 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007594:	b480      	push	{r7}
 8007596:	b085      	sub	sp, #20
 8007598:	af00      	add	r7, sp, #0
 800759a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80075a2:	b2db      	uxtb	r3, r3
 80075a4:	2b01      	cmp	r3, #1
 80075a6:	d001      	beq.n	80075ac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80075a8:	2301      	movs	r3, #1
 80075aa:	e04a      	b.n	8007642 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	2202      	movs	r2, #2
 80075b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	68da      	ldr	r2, [r3, #12]
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	f042 0201 	orr.w	r2, r2, #1
 80075c2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	4a21      	ldr	r2, [pc, #132]	@ (8007650 <HAL_TIM_Base_Start_IT+0xbc>)
 80075ca:	4293      	cmp	r3, r2
 80075cc:	d018      	beq.n	8007600 <HAL_TIM_Base_Start_IT+0x6c>
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80075d6:	d013      	beq.n	8007600 <HAL_TIM_Base_Start_IT+0x6c>
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	4a1d      	ldr	r2, [pc, #116]	@ (8007654 <HAL_TIM_Base_Start_IT+0xc0>)
 80075de:	4293      	cmp	r3, r2
 80075e0:	d00e      	beq.n	8007600 <HAL_TIM_Base_Start_IT+0x6c>
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	4a1c      	ldr	r2, [pc, #112]	@ (8007658 <HAL_TIM_Base_Start_IT+0xc4>)
 80075e8:	4293      	cmp	r3, r2
 80075ea:	d009      	beq.n	8007600 <HAL_TIM_Base_Start_IT+0x6c>
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	4a1a      	ldr	r2, [pc, #104]	@ (800765c <HAL_TIM_Base_Start_IT+0xc8>)
 80075f2:	4293      	cmp	r3, r2
 80075f4:	d004      	beq.n	8007600 <HAL_TIM_Base_Start_IT+0x6c>
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	4a19      	ldr	r2, [pc, #100]	@ (8007660 <HAL_TIM_Base_Start_IT+0xcc>)
 80075fc:	4293      	cmp	r3, r2
 80075fe:	d115      	bne.n	800762c <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	689a      	ldr	r2, [r3, #8]
 8007606:	4b17      	ldr	r3, [pc, #92]	@ (8007664 <HAL_TIM_Base_Start_IT+0xd0>)
 8007608:	4013      	ands	r3, r2
 800760a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	2b06      	cmp	r3, #6
 8007610:	d015      	beq.n	800763e <HAL_TIM_Base_Start_IT+0xaa>
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007618:	d011      	beq.n	800763e <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	681a      	ldr	r2, [r3, #0]
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	f042 0201 	orr.w	r2, r2, #1
 8007628:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800762a:	e008      	b.n	800763e <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	681a      	ldr	r2, [r3, #0]
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	f042 0201 	orr.w	r2, r2, #1
 800763a:	601a      	str	r2, [r3, #0]
 800763c:	e000      	b.n	8007640 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800763e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007640:	2300      	movs	r3, #0
}
 8007642:	4618      	mov	r0, r3
 8007644:	3714      	adds	r7, #20
 8007646:	46bd      	mov	sp, r7
 8007648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800764c:	4770      	bx	lr
 800764e:	bf00      	nop
 8007650:	40012c00 	.word	0x40012c00
 8007654:	40000400 	.word	0x40000400
 8007658:	40000800 	.word	0x40000800
 800765c:	40013400 	.word	0x40013400
 8007660:	40014000 	.word	0x40014000
 8007664:	00010007 	.word	0x00010007

08007668 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8007668:	b580      	push	{r7, lr}
 800766a:	b082      	sub	sp, #8
 800766c:	af00      	add	r7, sp, #0
 800766e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	2b00      	cmp	r3, #0
 8007674:	d101      	bne.n	800767a <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8007676:	2301      	movs	r3, #1
 8007678:	e049      	b.n	800770e <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007680:	b2db      	uxtb	r3, r3
 8007682:	2b00      	cmp	r3, #0
 8007684:	d106      	bne.n	8007694 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	2200      	movs	r2, #0
 800768a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800768e:	6878      	ldr	r0, [r7, #4]
 8007690:	f7f9 fe2e 	bl	80012f0 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	2202      	movs	r2, #2
 8007698:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681a      	ldr	r2, [r3, #0]
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	3304      	adds	r3, #4
 80076a4:	4619      	mov	r1, r3
 80076a6:	4610      	mov	r0, r2
 80076a8:	f000 fd28 	bl	80080fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	2201      	movs	r2, #1
 80076b0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	2201      	movs	r2, #1
 80076b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	2201      	movs	r2, #1
 80076c0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	2201      	movs	r2, #1
 80076c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	2201      	movs	r2, #1
 80076d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	2201      	movs	r2, #1
 80076d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	2201      	movs	r2, #1
 80076e0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	2201      	movs	r2, #1
 80076e8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	2201      	movs	r2, #1
 80076f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	2201      	movs	r2, #1
 80076f8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	2201      	movs	r2, #1
 8007700:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	2201      	movs	r2, #1
 8007708:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800770c:	2300      	movs	r3, #0
}
 800770e:	4618      	mov	r0, r3
 8007710:	3708      	adds	r7, #8
 8007712:	46bd      	mov	sp, r7
 8007714:	bd80      	pop	{r7, pc}

08007716 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007716:	b580      	push	{r7, lr}
 8007718:	b082      	sub	sp, #8
 800771a:	af00      	add	r7, sp, #0
 800771c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	2b00      	cmp	r3, #0
 8007722:	d101      	bne.n	8007728 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007724:	2301      	movs	r3, #1
 8007726:	e049      	b.n	80077bc <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800772e:	b2db      	uxtb	r3, r3
 8007730:	2b00      	cmp	r3, #0
 8007732:	d106      	bne.n	8007742 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	2200      	movs	r2, #0
 8007738:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800773c:	6878      	ldr	r0, [r7, #4]
 800773e:	f7f9 fdb1 	bl	80012a4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	2202      	movs	r2, #2
 8007746:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681a      	ldr	r2, [r3, #0]
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	3304      	adds	r3, #4
 8007752:	4619      	mov	r1, r3
 8007754:	4610      	mov	r0, r2
 8007756:	f000 fcd1 	bl	80080fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	2201      	movs	r2, #1
 800775e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	2201      	movs	r2, #1
 8007766:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	2201      	movs	r2, #1
 800776e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	2201      	movs	r2, #1
 8007776:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	2201      	movs	r2, #1
 800777e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	2201      	movs	r2, #1
 8007786:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	2201      	movs	r2, #1
 800778e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	2201      	movs	r2, #1
 8007796:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	2201      	movs	r2, #1
 800779e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	2201      	movs	r2, #1
 80077a6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	2201      	movs	r2, #1
 80077ae:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	2201      	movs	r2, #1
 80077b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80077ba:	2300      	movs	r3, #0
}
 80077bc:	4618      	mov	r0, r3
 80077be:	3708      	adds	r7, #8
 80077c0:	46bd      	mov	sp, r7
 80077c2:	bd80      	pop	{r7, pc}

080077c4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80077c4:	b580      	push	{r7, lr}
 80077c6:	b084      	sub	sp, #16
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	6078      	str	r0, [r7, #4]
 80077cc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80077ce:	683b      	ldr	r3, [r7, #0]
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d109      	bne.n	80077e8 <HAL_TIM_PWM_Start+0x24>
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80077da:	b2db      	uxtb	r3, r3
 80077dc:	2b01      	cmp	r3, #1
 80077de:	bf14      	ite	ne
 80077e0:	2301      	movne	r3, #1
 80077e2:	2300      	moveq	r3, #0
 80077e4:	b2db      	uxtb	r3, r3
 80077e6:	e03c      	b.n	8007862 <HAL_TIM_PWM_Start+0x9e>
 80077e8:	683b      	ldr	r3, [r7, #0]
 80077ea:	2b04      	cmp	r3, #4
 80077ec:	d109      	bne.n	8007802 <HAL_TIM_PWM_Start+0x3e>
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80077f4:	b2db      	uxtb	r3, r3
 80077f6:	2b01      	cmp	r3, #1
 80077f8:	bf14      	ite	ne
 80077fa:	2301      	movne	r3, #1
 80077fc:	2300      	moveq	r3, #0
 80077fe:	b2db      	uxtb	r3, r3
 8007800:	e02f      	b.n	8007862 <HAL_TIM_PWM_Start+0x9e>
 8007802:	683b      	ldr	r3, [r7, #0]
 8007804:	2b08      	cmp	r3, #8
 8007806:	d109      	bne.n	800781c <HAL_TIM_PWM_Start+0x58>
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800780e:	b2db      	uxtb	r3, r3
 8007810:	2b01      	cmp	r3, #1
 8007812:	bf14      	ite	ne
 8007814:	2301      	movne	r3, #1
 8007816:	2300      	moveq	r3, #0
 8007818:	b2db      	uxtb	r3, r3
 800781a:	e022      	b.n	8007862 <HAL_TIM_PWM_Start+0x9e>
 800781c:	683b      	ldr	r3, [r7, #0]
 800781e:	2b0c      	cmp	r3, #12
 8007820:	d109      	bne.n	8007836 <HAL_TIM_PWM_Start+0x72>
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007828:	b2db      	uxtb	r3, r3
 800782a:	2b01      	cmp	r3, #1
 800782c:	bf14      	ite	ne
 800782e:	2301      	movne	r3, #1
 8007830:	2300      	moveq	r3, #0
 8007832:	b2db      	uxtb	r3, r3
 8007834:	e015      	b.n	8007862 <HAL_TIM_PWM_Start+0x9e>
 8007836:	683b      	ldr	r3, [r7, #0]
 8007838:	2b10      	cmp	r3, #16
 800783a:	d109      	bne.n	8007850 <HAL_TIM_PWM_Start+0x8c>
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007842:	b2db      	uxtb	r3, r3
 8007844:	2b01      	cmp	r3, #1
 8007846:	bf14      	ite	ne
 8007848:	2301      	movne	r3, #1
 800784a:	2300      	moveq	r3, #0
 800784c:	b2db      	uxtb	r3, r3
 800784e:	e008      	b.n	8007862 <HAL_TIM_PWM_Start+0x9e>
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007856:	b2db      	uxtb	r3, r3
 8007858:	2b01      	cmp	r3, #1
 800785a:	bf14      	ite	ne
 800785c:	2301      	movne	r3, #1
 800785e:	2300      	moveq	r3, #0
 8007860:	b2db      	uxtb	r3, r3
 8007862:	2b00      	cmp	r3, #0
 8007864:	d001      	beq.n	800786a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8007866:	2301      	movs	r3, #1
 8007868:	e097      	b.n	800799a <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800786a:	683b      	ldr	r3, [r7, #0]
 800786c:	2b00      	cmp	r3, #0
 800786e:	d104      	bne.n	800787a <HAL_TIM_PWM_Start+0xb6>
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	2202      	movs	r2, #2
 8007874:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007878:	e023      	b.n	80078c2 <HAL_TIM_PWM_Start+0xfe>
 800787a:	683b      	ldr	r3, [r7, #0]
 800787c:	2b04      	cmp	r3, #4
 800787e:	d104      	bne.n	800788a <HAL_TIM_PWM_Start+0xc6>
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	2202      	movs	r2, #2
 8007884:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007888:	e01b      	b.n	80078c2 <HAL_TIM_PWM_Start+0xfe>
 800788a:	683b      	ldr	r3, [r7, #0]
 800788c:	2b08      	cmp	r3, #8
 800788e:	d104      	bne.n	800789a <HAL_TIM_PWM_Start+0xd6>
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	2202      	movs	r2, #2
 8007894:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007898:	e013      	b.n	80078c2 <HAL_TIM_PWM_Start+0xfe>
 800789a:	683b      	ldr	r3, [r7, #0]
 800789c:	2b0c      	cmp	r3, #12
 800789e:	d104      	bne.n	80078aa <HAL_TIM_PWM_Start+0xe6>
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	2202      	movs	r2, #2
 80078a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80078a8:	e00b      	b.n	80078c2 <HAL_TIM_PWM_Start+0xfe>
 80078aa:	683b      	ldr	r3, [r7, #0]
 80078ac:	2b10      	cmp	r3, #16
 80078ae:	d104      	bne.n	80078ba <HAL_TIM_PWM_Start+0xf6>
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	2202      	movs	r2, #2
 80078b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80078b8:	e003      	b.n	80078c2 <HAL_TIM_PWM_Start+0xfe>
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	2202      	movs	r2, #2
 80078be:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	2201      	movs	r2, #1
 80078c8:	6839      	ldr	r1, [r7, #0]
 80078ca:	4618      	mov	r0, r3
 80078cc:	f000 ffa8 	bl	8008820 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	4a33      	ldr	r2, [pc, #204]	@ (80079a4 <HAL_TIM_PWM_Start+0x1e0>)
 80078d6:	4293      	cmp	r3, r2
 80078d8:	d013      	beq.n	8007902 <HAL_TIM_PWM_Start+0x13e>
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	4a32      	ldr	r2, [pc, #200]	@ (80079a8 <HAL_TIM_PWM_Start+0x1e4>)
 80078e0:	4293      	cmp	r3, r2
 80078e2:	d00e      	beq.n	8007902 <HAL_TIM_PWM_Start+0x13e>
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	4a30      	ldr	r2, [pc, #192]	@ (80079ac <HAL_TIM_PWM_Start+0x1e8>)
 80078ea:	4293      	cmp	r3, r2
 80078ec:	d009      	beq.n	8007902 <HAL_TIM_PWM_Start+0x13e>
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	4a2f      	ldr	r2, [pc, #188]	@ (80079b0 <HAL_TIM_PWM_Start+0x1ec>)
 80078f4:	4293      	cmp	r3, r2
 80078f6:	d004      	beq.n	8007902 <HAL_TIM_PWM_Start+0x13e>
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	4a2d      	ldr	r2, [pc, #180]	@ (80079b4 <HAL_TIM_PWM_Start+0x1f0>)
 80078fe:	4293      	cmp	r3, r2
 8007900:	d101      	bne.n	8007906 <HAL_TIM_PWM_Start+0x142>
 8007902:	2301      	movs	r3, #1
 8007904:	e000      	b.n	8007908 <HAL_TIM_PWM_Start+0x144>
 8007906:	2300      	movs	r3, #0
 8007908:	2b00      	cmp	r3, #0
 800790a:	d007      	beq.n	800791c <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800791a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	4a20      	ldr	r2, [pc, #128]	@ (80079a4 <HAL_TIM_PWM_Start+0x1e0>)
 8007922:	4293      	cmp	r3, r2
 8007924:	d018      	beq.n	8007958 <HAL_TIM_PWM_Start+0x194>
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800792e:	d013      	beq.n	8007958 <HAL_TIM_PWM_Start+0x194>
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	4a20      	ldr	r2, [pc, #128]	@ (80079b8 <HAL_TIM_PWM_Start+0x1f4>)
 8007936:	4293      	cmp	r3, r2
 8007938:	d00e      	beq.n	8007958 <HAL_TIM_PWM_Start+0x194>
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	4a1f      	ldr	r2, [pc, #124]	@ (80079bc <HAL_TIM_PWM_Start+0x1f8>)
 8007940:	4293      	cmp	r3, r2
 8007942:	d009      	beq.n	8007958 <HAL_TIM_PWM_Start+0x194>
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	4a17      	ldr	r2, [pc, #92]	@ (80079a8 <HAL_TIM_PWM_Start+0x1e4>)
 800794a:	4293      	cmp	r3, r2
 800794c:	d004      	beq.n	8007958 <HAL_TIM_PWM_Start+0x194>
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	4a16      	ldr	r2, [pc, #88]	@ (80079ac <HAL_TIM_PWM_Start+0x1e8>)
 8007954:	4293      	cmp	r3, r2
 8007956:	d115      	bne.n	8007984 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	689a      	ldr	r2, [r3, #8]
 800795e:	4b18      	ldr	r3, [pc, #96]	@ (80079c0 <HAL_TIM_PWM_Start+0x1fc>)
 8007960:	4013      	ands	r3, r2
 8007962:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	2b06      	cmp	r3, #6
 8007968:	d015      	beq.n	8007996 <HAL_TIM_PWM_Start+0x1d2>
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007970:	d011      	beq.n	8007996 <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	681a      	ldr	r2, [r3, #0]
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	f042 0201 	orr.w	r2, r2, #1
 8007980:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007982:	e008      	b.n	8007996 <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	681a      	ldr	r2, [r3, #0]
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	f042 0201 	orr.w	r2, r2, #1
 8007992:	601a      	str	r2, [r3, #0]
 8007994:	e000      	b.n	8007998 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007996:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007998:	2300      	movs	r3, #0
}
 800799a:	4618      	mov	r0, r3
 800799c:	3710      	adds	r7, #16
 800799e:	46bd      	mov	sp, r7
 80079a0:	bd80      	pop	{r7, pc}
 80079a2:	bf00      	nop
 80079a4:	40012c00 	.word	0x40012c00
 80079a8:	40013400 	.word	0x40013400
 80079ac:	40014000 	.word	0x40014000
 80079b0:	40014400 	.word	0x40014400
 80079b4:	40014800 	.word	0x40014800
 80079b8:	40000400 	.word	0x40000400
 80079bc:	40000800 	.word	0x40000800
 80079c0:	00010007 	.word	0x00010007

080079c4 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80079c4:	b580      	push	{r7, lr}
 80079c6:	b082      	sub	sp, #8
 80079c8:	af00      	add	r7, sp, #0
 80079ca:	6078      	str	r0, [r7, #4]
 80079cc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	2200      	movs	r2, #0
 80079d4:	6839      	ldr	r1, [r7, #0]
 80079d6:	4618      	mov	r0, r3
 80079d8:	f000 ff22 	bl	8008820 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	4a3e      	ldr	r2, [pc, #248]	@ (8007adc <HAL_TIM_PWM_Stop+0x118>)
 80079e2:	4293      	cmp	r3, r2
 80079e4:	d013      	beq.n	8007a0e <HAL_TIM_PWM_Stop+0x4a>
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	4a3d      	ldr	r2, [pc, #244]	@ (8007ae0 <HAL_TIM_PWM_Stop+0x11c>)
 80079ec:	4293      	cmp	r3, r2
 80079ee:	d00e      	beq.n	8007a0e <HAL_TIM_PWM_Stop+0x4a>
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	4a3b      	ldr	r2, [pc, #236]	@ (8007ae4 <HAL_TIM_PWM_Stop+0x120>)
 80079f6:	4293      	cmp	r3, r2
 80079f8:	d009      	beq.n	8007a0e <HAL_TIM_PWM_Stop+0x4a>
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	4a3a      	ldr	r2, [pc, #232]	@ (8007ae8 <HAL_TIM_PWM_Stop+0x124>)
 8007a00:	4293      	cmp	r3, r2
 8007a02:	d004      	beq.n	8007a0e <HAL_TIM_PWM_Stop+0x4a>
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	4a38      	ldr	r2, [pc, #224]	@ (8007aec <HAL_TIM_PWM_Stop+0x128>)
 8007a0a:	4293      	cmp	r3, r2
 8007a0c:	d101      	bne.n	8007a12 <HAL_TIM_PWM_Stop+0x4e>
 8007a0e:	2301      	movs	r3, #1
 8007a10:	e000      	b.n	8007a14 <HAL_TIM_PWM_Stop+0x50>
 8007a12:	2300      	movs	r3, #0
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d017      	beq.n	8007a48 <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	6a1a      	ldr	r2, [r3, #32]
 8007a1e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007a22:	4013      	ands	r3, r2
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d10f      	bne.n	8007a48 <HAL_TIM_PWM_Stop+0x84>
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	6a1a      	ldr	r2, [r3, #32]
 8007a2e:	f244 4344 	movw	r3, #17476	@ 0x4444
 8007a32:	4013      	ands	r3, r2
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d107      	bne.n	8007a48 <HAL_TIM_PWM_Stop+0x84>
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007a46:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	6a1a      	ldr	r2, [r3, #32]
 8007a4e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007a52:	4013      	ands	r3, r2
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d10f      	bne.n	8007a78 <HAL_TIM_PWM_Stop+0xb4>
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	6a1a      	ldr	r2, [r3, #32]
 8007a5e:	f244 4344 	movw	r3, #17476	@ 0x4444
 8007a62:	4013      	ands	r3, r2
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d107      	bne.n	8007a78 <HAL_TIM_PWM_Stop+0xb4>
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	681a      	ldr	r2, [r3, #0]
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	f022 0201 	bic.w	r2, r2, #1
 8007a76:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007a78:	683b      	ldr	r3, [r7, #0]
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d104      	bne.n	8007a88 <HAL_TIM_PWM_Stop+0xc4>
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	2201      	movs	r2, #1
 8007a82:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007a86:	e023      	b.n	8007ad0 <HAL_TIM_PWM_Stop+0x10c>
 8007a88:	683b      	ldr	r3, [r7, #0]
 8007a8a:	2b04      	cmp	r3, #4
 8007a8c:	d104      	bne.n	8007a98 <HAL_TIM_PWM_Stop+0xd4>
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	2201      	movs	r2, #1
 8007a92:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007a96:	e01b      	b.n	8007ad0 <HAL_TIM_PWM_Stop+0x10c>
 8007a98:	683b      	ldr	r3, [r7, #0]
 8007a9a:	2b08      	cmp	r3, #8
 8007a9c:	d104      	bne.n	8007aa8 <HAL_TIM_PWM_Stop+0xe4>
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	2201      	movs	r2, #1
 8007aa2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007aa6:	e013      	b.n	8007ad0 <HAL_TIM_PWM_Stop+0x10c>
 8007aa8:	683b      	ldr	r3, [r7, #0]
 8007aaa:	2b0c      	cmp	r3, #12
 8007aac:	d104      	bne.n	8007ab8 <HAL_TIM_PWM_Stop+0xf4>
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	2201      	movs	r2, #1
 8007ab2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007ab6:	e00b      	b.n	8007ad0 <HAL_TIM_PWM_Stop+0x10c>
 8007ab8:	683b      	ldr	r3, [r7, #0]
 8007aba:	2b10      	cmp	r3, #16
 8007abc:	d104      	bne.n	8007ac8 <HAL_TIM_PWM_Stop+0x104>
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	2201      	movs	r2, #1
 8007ac2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007ac6:	e003      	b.n	8007ad0 <HAL_TIM_PWM_Stop+0x10c>
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	2201      	movs	r2, #1
 8007acc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 8007ad0:	2300      	movs	r3, #0
}
 8007ad2:	4618      	mov	r0, r3
 8007ad4:	3708      	adds	r7, #8
 8007ad6:	46bd      	mov	sp, r7
 8007ad8:	bd80      	pop	{r7, pc}
 8007ada:	bf00      	nop
 8007adc:	40012c00 	.word	0x40012c00
 8007ae0:	40013400 	.word	0x40013400
 8007ae4:	40014000 	.word	0x40014000
 8007ae8:	40014400 	.word	0x40014400
 8007aec:	40014800 	.word	0x40014800

08007af0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007af0:	b580      	push	{r7, lr}
 8007af2:	b084      	sub	sp, #16
 8007af4:	af00      	add	r7, sp, #0
 8007af6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	68db      	ldr	r3, [r3, #12]
 8007afe:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	691b      	ldr	r3, [r3, #16]
 8007b06:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007b08:	68bb      	ldr	r3, [r7, #8]
 8007b0a:	f003 0302 	and.w	r3, r3, #2
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d020      	beq.n	8007b54 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	f003 0302 	and.w	r3, r3, #2
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d01b      	beq.n	8007b54 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	f06f 0202 	mvn.w	r2, #2
 8007b24:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	2201      	movs	r2, #1
 8007b2a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	699b      	ldr	r3, [r3, #24]
 8007b32:	f003 0303 	and.w	r3, r3, #3
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d003      	beq.n	8007b42 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007b3a:	6878      	ldr	r0, [r7, #4]
 8007b3c:	f000 fac0 	bl	80080c0 <HAL_TIM_IC_CaptureCallback>
 8007b40:	e005      	b.n	8007b4e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b42:	6878      	ldr	r0, [r7, #4]
 8007b44:	f000 fab2 	bl	80080ac <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b48:	6878      	ldr	r0, [r7, #4]
 8007b4a:	f000 fac3 	bl	80080d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	2200      	movs	r2, #0
 8007b52:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007b54:	68bb      	ldr	r3, [r7, #8]
 8007b56:	f003 0304 	and.w	r3, r3, #4
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d020      	beq.n	8007ba0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	f003 0304 	and.w	r3, r3, #4
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d01b      	beq.n	8007ba0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	f06f 0204 	mvn.w	r2, #4
 8007b70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	2202      	movs	r2, #2
 8007b76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	699b      	ldr	r3, [r3, #24]
 8007b7e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d003      	beq.n	8007b8e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007b86:	6878      	ldr	r0, [r7, #4]
 8007b88:	f000 fa9a 	bl	80080c0 <HAL_TIM_IC_CaptureCallback>
 8007b8c:	e005      	b.n	8007b9a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b8e:	6878      	ldr	r0, [r7, #4]
 8007b90:	f000 fa8c 	bl	80080ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b94:	6878      	ldr	r0, [r7, #4]
 8007b96:	f000 fa9d 	bl	80080d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	2200      	movs	r2, #0
 8007b9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007ba0:	68bb      	ldr	r3, [r7, #8]
 8007ba2:	f003 0308 	and.w	r3, r3, #8
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d020      	beq.n	8007bec <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	f003 0308 	and.w	r3, r3, #8
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d01b      	beq.n	8007bec <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	f06f 0208 	mvn.w	r2, #8
 8007bbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	2204      	movs	r2, #4
 8007bc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	69db      	ldr	r3, [r3, #28]
 8007bca:	f003 0303 	and.w	r3, r3, #3
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d003      	beq.n	8007bda <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007bd2:	6878      	ldr	r0, [r7, #4]
 8007bd4:	f000 fa74 	bl	80080c0 <HAL_TIM_IC_CaptureCallback>
 8007bd8:	e005      	b.n	8007be6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007bda:	6878      	ldr	r0, [r7, #4]
 8007bdc:	f000 fa66 	bl	80080ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007be0:	6878      	ldr	r0, [r7, #4]
 8007be2:	f000 fa77 	bl	80080d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	2200      	movs	r2, #0
 8007bea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007bec:	68bb      	ldr	r3, [r7, #8]
 8007bee:	f003 0310 	and.w	r3, r3, #16
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d020      	beq.n	8007c38 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	f003 0310 	and.w	r3, r3, #16
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d01b      	beq.n	8007c38 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	f06f 0210 	mvn.w	r2, #16
 8007c08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	2208      	movs	r2, #8
 8007c0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	69db      	ldr	r3, [r3, #28]
 8007c16:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d003      	beq.n	8007c26 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007c1e:	6878      	ldr	r0, [r7, #4]
 8007c20:	f000 fa4e 	bl	80080c0 <HAL_TIM_IC_CaptureCallback>
 8007c24:	e005      	b.n	8007c32 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007c26:	6878      	ldr	r0, [r7, #4]
 8007c28:	f000 fa40 	bl	80080ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007c2c:	6878      	ldr	r0, [r7, #4]
 8007c2e:	f000 fa51 	bl	80080d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	2200      	movs	r2, #0
 8007c36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007c38:	68bb      	ldr	r3, [r7, #8]
 8007c3a:	f003 0301 	and.w	r3, r3, #1
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d00c      	beq.n	8007c5c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	f003 0301 	and.w	r3, r3, #1
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d007      	beq.n	8007c5c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	f06f 0201 	mvn.w	r2, #1
 8007c54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007c56:	6878      	ldr	r0, [r7, #4]
 8007c58:	f7f9 f880 	bl	8000d5c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007c5c:	68bb      	ldr	r3, [r7, #8]
 8007c5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d104      	bne.n	8007c70 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8007c66:	68bb      	ldr	r3, [r7, #8]
 8007c68:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d00c      	beq.n	8007c8a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d007      	beq.n	8007c8a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8007c82:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007c84:	6878      	ldr	r0, [r7, #4]
 8007c86:	f001 f82e 	bl	8008ce6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007c8a:	68bb      	ldr	r3, [r7, #8]
 8007c8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d00c      	beq.n	8007cae <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d007      	beq.n	8007cae <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007ca6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007ca8:	6878      	ldr	r0, [r7, #4]
 8007caa:	f001 f826 	bl	8008cfa <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007cae:	68bb      	ldr	r3, [r7, #8]
 8007cb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d00c      	beq.n	8007cd2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d007      	beq.n	8007cd2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007cca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007ccc:	6878      	ldr	r0, [r7, #4]
 8007cce:	f000 fa0b 	bl	80080e8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007cd2:	68bb      	ldr	r3, [r7, #8]
 8007cd4:	f003 0320 	and.w	r3, r3, #32
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d00c      	beq.n	8007cf6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	f003 0320 	and.w	r3, r3, #32
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d007      	beq.n	8007cf6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	f06f 0220 	mvn.w	r2, #32
 8007cee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007cf0:	6878      	ldr	r0, [r7, #4]
 8007cf2:	f000 ffee 	bl	8008cd2 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8007cf6:	68bb      	ldr	r3, [r7, #8]
 8007cf8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d00c      	beq.n	8007d1a <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d007      	beq.n	8007d1a <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8007d12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8007d14:	6878      	ldr	r0, [r7, #4]
 8007d16:	f000 fffa 	bl	8008d0e <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8007d1a:	68bb      	ldr	r3, [r7, #8]
 8007d1c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d00c      	beq.n	8007d3e <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d007      	beq.n	8007d3e <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8007d36:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8007d38:	6878      	ldr	r0, [r7, #4]
 8007d3a:	f000 fff2 	bl	8008d22 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8007d3e:	68bb      	ldr	r3, [r7, #8]
 8007d40:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d00c      	beq.n	8007d62 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d007      	beq.n	8007d62 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8007d5a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8007d5c:	6878      	ldr	r0, [r7, #4]
 8007d5e:	f000 ffea 	bl	8008d36 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8007d62:	68bb      	ldr	r3, [r7, #8]
 8007d64:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d00c      	beq.n	8007d86 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d007      	beq.n	8007d86 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8007d7e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8007d80:	6878      	ldr	r0, [r7, #4]
 8007d82:	f000 ffe2 	bl	8008d4a <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007d86:	bf00      	nop
 8007d88:	3710      	adds	r7, #16
 8007d8a:	46bd      	mov	sp, r7
 8007d8c:	bd80      	pop	{r7, pc}
	...

08007d90 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8007d90:	b580      	push	{r7, lr}
 8007d92:	b086      	sub	sp, #24
 8007d94:	af00      	add	r7, sp, #0
 8007d96:	60f8      	str	r0, [r7, #12]
 8007d98:	60b9      	str	r1, [r7, #8]
 8007d9a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007d9c:	2300      	movs	r3, #0
 8007d9e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_CHANNEL_MODE(sConfig->OCMode, Channel));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007da6:	2b01      	cmp	r3, #1
 8007da8:	d101      	bne.n	8007dae <HAL_TIM_OC_ConfigChannel+0x1e>
 8007daa:	2302      	movs	r3, #2
 8007dac:	e066      	b.n	8007e7c <HAL_TIM_OC_ConfigChannel+0xec>
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	2201      	movs	r2, #1
 8007db2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	2b14      	cmp	r3, #20
 8007dba:	d857      	bhi.n	8007e6c <HAL_TIM_OC_ConfigChannel+0xdc>
 8007dbc:	a201      	add	r2, pc, #4	@ (adr r2, 8007dc4 <HAL_TIM_OC_ConfigChannel+0x34>)
 8007dbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007dc2:	bf00      	nop
 8007dc4:	08007e19 	.word	0x08007e19
 8007dc8:	08007e6d 	.word	0x08007e6d
 8007dcc:	08007e6d 	.word	0x08007e6d
 8007dd0:	08007e6d 	.word	0x08007e6d
 8007dd4:	08007e27 	.word	0x08007e27
 8007dd8:	08007e6d 	.word	0x08007e6d
 8007ddc:	08007e6d 	.word	0x08007e6d
 8007de0:	08007e6d 	.word	0x08007e6d
 8007de4:	08007e35 	.word	0x08007e35
 8007de8:	08007e6d 	.word	0x08007e6d
 8007dec:	08007e6d 	.word	0x08007e6d
 8007df0:	08007e6d 	.word	0x08007e6d
 8007df4:	08007e43 	.word	0x08007e43
 8007df8:	08007e6d 	.word	0x08007e6d
 8007dfc:	08007e6d 	.word	0x08007e6d
 8007e00:	08007e6d 	.word	0x08007e6d
 8007e04:	08007e51 	.word	0x08007e51
 8007e08:	08007e6d 	.word	0x08007e6d
 8007e0c:	08007e6d 	.word	0x08007e6d
 8007e10:	08007e6d 	.word	0x08007e6d
 8007e14:	08007e5f 	.word	0x08007e5f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	68b9      	ldr	r1, [r7, #8]
 8007e1e:	4618      	mov	r0, r3
 8007e20:	f000 fa08 	bl	8008234 <TIM_OC1_SetConfig>
      break;
 8007e24:	e025      	b.n	8007e72 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	68b9      	ldr	r1, [r7, #8]
 8007e2c:	4618      	mov	r0, r3
 8007e2e:	f000 fa91 	bl	8008354 <TIM_OC2_SetConfig>
      break;
 8007e32:	e01e      	b.n	8007e72 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	68b9      	ldr	r1, [r7, #8]
 8007e3a:	4618      	mov	r0, r3
 8007e3c:	f000 fb14 	bl	8008468 <TIM_OC3_SetConfig>
      break;
 8007e40:	e017      	b.n	8007e72 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	68b9      	ldr	r1, [r7, #8]
 8007e48:	4618      	mov	r0, r3
 8007e4a:	f000 fb95 	bl	8008578 <TIM_OC4_SetConfig>
      break;
 8007e4e:	e010      	b.n	8007e72 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	68b9      	ldr	r1, [r7, #8]
 8007e56:	4618      	mov	r0, r3
 8007e58:	f000 fc18 	bl	800868c <TIM_OC5_SetConfig>
      break;
 8007e5c:	e009      	b.n	8007e72 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	68b9      	ldr	r1, [r7, #8]
 8007e64:	4618      	mov	r0, r3
 8007e66:	f000 fc75 	bl	8008754 <TIM_OC6_SetConfig>
      break;
 8007e6a:	e002      	b.n	8007e72 <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 8007e6c:	2301      	movs	r3, #1
 8007e6e:	75fb      	strb	r3, [r7, #23]
      break;
 8007e70:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	2200      	movs	r2, #0
 8007e76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007e7a:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e7c:	4618      	mov	r0, r3
 8007e7e:	3718      	adds	r7, #24
 8007e80:	46bd      	mov	sp, r7
 8007e82:	bd80      	pop	{r7, pc}

08007e84 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007e84:	b580      	push	{r7, lr}
 8007e86:	b086      	sub	sp, #24
 8007e88:	af00      	add	r7, sp, #0
 8007e8a:	60f8      	str	r0, [r7, #12]
 8007e8c:	60b9      	str	r1, [r7, #8]
 8007e8e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007e90:	2300      	movs	r3, #0
 8007e92:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007e9a:	2b01      	cmp	r3, #1
 8007e9c:	d101      	bne.n	8007ea2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007e9e:	2302      	movs	r3, #2
 8007ea0:	e0ff      	b.n	80080a2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	2201      	movs	r2, #1
 8007ea6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	2b14      	cmp	r3, #20
 8007eae:	f200 80f0 	bhi.w	8008092 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8007eb2:	a201      	add	r2, pc, #4	@ (adr r2, 8007eb8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007eb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007eb8:	08007f0d 	.word	0x08007f0d
 8007ebc:	08008093 	.word	0x08008093
 8007ec0:	08008093 	.word	0x08008093
 8007ec4:	08008093 	.word	0x08008093
 8007ec8:	08007f4d 	.word	0x08007f4d
 8007ecc:	08008093 	.word	0x08008093
 8007ed0:	08008093 	.word	0x08008093
 8007ed4:	08008093 	.word	0x08008093
 8007ed8:	08007f8f 	.word	0x08007f8f
 8007edc:	08008093 	.word	0x08008093
 8007ee0:	08008093 	.word	0x08008093
 8007ee4:	08008093 	.word	0x08008093
 8007ee8:	08007fcf 	.word	0x08007fcf
 8007eec:	08008093 	.word	0x08008093
 8007ef0:	08008093 	.word	0x08008093
 8007ef4:	08008093 	.word	0x08008093
 8007ef8:	08008011 	.word	0x08008011
 8007efc:	08008093 	.word	0x08008093
 8007f00:	08008093 	.word	0x08008093
 8007f04:	08008093 	.word	0x08008093
 8007f08:	08008051 	.word	0x08008051
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	68b9      	ldr	r1, [r7, #8]
 8007f12:	4618      	mov	r0, r3
 8007f14:	f000 f98e 	bl	8008234 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	699a      	ldr	r2, [r3, #24]
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	f042 0208 	orr.w	r2, r2, #8
 8007f26:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	699a      	ldr	r2, [r3, #24]
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	f022 0204 	bic.w	r2, r2, #4
 8007f36:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	6999      	ldr	r1, [r3, #24]
 8007f3e:	68bb      	ldr	r3, [r7, #8]
 8007f40:	691a      	ldr	r2, [r3, #16]
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	430a      	orrs	r2, r1
 8007f48:	619a      	str	r2, [r3, #24]
      break;
 8007f4a:	e0a5      	b.n	8008098 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	68b9      	ldr	r1, [r7, #8]
 8007f52:	4618      	mov	r0, r3
 8007f54:	f000 f9fe 	bl	8008354 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	699a      	ldr	r2, [r3, #24]
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007f66:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	699a      	ldr	r2, [r3, #24]
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007f76:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	6999      	ldr	r1, [r3, #24]
 8007f7e:	68bb      	ldr	r3, [r7, #8]
 8007f80:	691b      	ldr	r3, [r3, #16]
 8007f82:	021a      	lsls	r2, r3, #8
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	430a      	orrs	r2, r1
 8007f8a:	619a      	str	r2, [r3, #24]
      break;
 8007f8c:	e084      	b.n	8008098 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	68b9      	ldr	r1, [r7, #8]
 8007f94:	4618      	mov	r0, r3
 8007f96:	f000 fa67 	bl	8008468 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	69da      	ldr	r2, [r3, #28]
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	f042 0208 	orr.w	r2, r2, #8
 8007fa8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	69da      	ldr	r2, [r3, #28]
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	f022 0204 	bic.w	r2, r2, #4
 8007fb8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	69d9      	ldr	r1, [r3, #28]
 8007fc0:	68bb      	ldr	r3, [r7, #8]
 8007fc2:	691a      	ldr	r2, [r3, #16]
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	430a      	orrs	r2, r1
 8007fca:	61da      	str	r2, [r3, #28]
      break;
 8007fcc:	e064      	b.n	8008098 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	68b9      	ldr	r1, [r7, #8]
 8007fd4:	4618      	mov	r0, r3
 8007fd6:	f000 facf 	bl	8008578 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	69da      	ldr	r2, [r3, #28]
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007fe8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	69da      	ldr	r2, [r3, #28]
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007ff8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	69d9      	ldr	r1, [r3, #28]
 8008000:	68bb      	ldr	r3, [r7, #8]
 8008002:	691b      	ldr	r3, [r3, #16]
 8008004:	021a      	lsls	r2, r3, #8
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	430a      	orrs	r2, r1
 800800c:	61da      	str	r2, [r3, #28]
      break;
 800800e:	e043      	b.n	8008098 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	68b9      	ldr	r1, [r7, #8]
 8008016:	4618      	mov	r0, r3
 8008018:	f000 fb38 	bl	800868c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	f042 0208 	orr.w	r2, r2, #8
 800802a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	f022 0204 	bic.w	r2, r2, #4
 800803a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8008042:	68bb      	ldr	r3, [r7, #8]
 8008044:	691a      	ldr	r2, [r3, #16]
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	430a      	orrs	r2, r1
 800804c:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800804e:	e023      	b.n	8008098 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	68b9      	ldr	r1, [r7, #8]
 8008056:	4618      	mov	r0, r3
 8008058:	f000 fb7c 	bl	8008754 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800806a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800807a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8008082:	68bb      	ldr	r3, [r7, #8]
 8008084:	691b      	ldr	r3, [r3, #16]
 8008086:	021a      	lsls	r2, r3, #8
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	430a      	orrs	r2, r1
 800808e:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8008090:	e002      	b.n	8008098 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8008092:	2301      	movs	r3, #1
 8008094:	75fb      	strb	r3, [r7, #23]
      break;
 8008096:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	2200      	movs	r2, #0
 800809c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80080a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80080a2:	4618      	mov	r0, r3
 80080a4:	3718      	adds	r7, #24
 80080a6:	46bd      	mov	sp, r7
 80080a8:	bd80      	pop	{r7, pc}
 80080aa:	bf00      	nop

080080ac <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80080ac:	b480      	push	{r7}
 80080ae:	b083      	sub	sp, #12
 80080b0:	af00      	add	r7, sp, #0
 80080b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80080b4:	bf00      	nop
 80080b6:	370c      	adds	r7, #12
 80080b8:	46bd      	mov	sp, r7
 80080ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080be:	4770      	bx	lr

080080c0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80080c0:	b480      	push	{r7}
 80080c2:	b083      	sub	sp, #12
 80080c4:	af00      	add	r7, sp, #0
 80080c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80080c8:	bf00      	nop
 80080ca:	370c      	adds	r7, #12
 80080cc:	46bd      	mov	sp, r7
 80080ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d2:	4770      	bx	lr

080080d4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80080d4:	b480      	push	{r7}
 80080d6:	b083      	sub	sp, #12
 80080d8:	af00      	add	r7, sp, #0
 80080da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80080dc:	bf00      	nop
 80080de:	370c      	adds	r7, #12
 80080e0:	46bd      	mov	sp, r7
 80080e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e6:	4770      	bx	lr

080080e8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80080e8:	b480      	push	{r7}
 80080ea:	b083      	sub	sp, #12
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80080f0:	bf00      	nop
 80080f2:	370c      	adds	r7, #12
 80080f4:	46bd      	mov	sp, r7
 80080f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080fa:	4770      	bx	lr

080080fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80080fc:	b480      	push	{r7}
 80080fe:	b085      	sub	sp, #20
 8008100:	af00      	add	r7, sp, #0
 8008102:	6078      	str	r0, [r7, #4]
 8008104:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	4a42      	ldr	r2, [pc, #264]	@ (8008218 <TIM_Base_SetConfig+0x11c>)
 8008110:	4293      	cmp	r3, r2
 8008112:	d00f      	beq.n	8008134 <TIM_Base_SetConfig+0x38>
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800811a:	d00b      	beq.n	8008134 <TIM_Base_SetConfig+0x38>
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	4a3f      	ldr	r2, [pc, #252]	@ (800821c <TIM_Base_SetConfig+0x120>)
 8008120:	4293      	cmp	r3, r2
 8008122:	d007      	beq.n	8008134 <TIM_Base_SetConfig+0x38>
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	4a3e      	ldr	r2, [pc, #248]	@ (8008220 <TIM_Base_SetConfig+0x124>)
 8008128:	4293      	cmp	r3, r2
 800812a:	d003      	beq.n	8008134 <TIM_Base_SetConfig+0x38>
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	4a3d      	ldr	r2, [pc, #244]	@ (8008224 <TIM_Base_SetConfig+0x128>)
 8008130:	4293      	cmp	r3, r2
 8008132:	d108      	bne.n	8008146 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800813a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800813c:	683b      	ldr	r3, [r7, #0]
 800813e:	685b      	ldr	r3, [r3, #4]
 8008140:	68fa      	ldr	r2, [r7, #12]
 8008142:	4313      	orrs	r3, r2
 8008144:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	4a33      	ldr	r2, [pc, #204]	@ (8008218 <TIM_Base_SetConfig+0x11c>)
 800814a:	4293      	cmp	r3, r2
 800814c:	d01b      	beq.n	8008186 <TIM_Base_SetConfig+0x8a>
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008154:	d017      	beq.n	8008186 <TIM_Base_SetConfig+0x8a>
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	4a30      	ldr	r2, [pc, #192]	@ (800821c <TIM_Base_SetConfig+0x120>)
 800815a:	4293      	cmp	r3, r2
 800815c:	d013      	beq.n	8008186 <TIM_Base_SetConfig+0x8a>
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	4a2f      	ldr	r2, [pc, #188]	@ (8008220 <TIM_Base_SetConfig+0x124>)
 8008162:	4293      	cmp	r3, r2
 8008164:	d00f      	beq.n	8008186 <TIM_Base_SetConfig+0x8a>
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	4a2e      	ldr	r2, [pc, #184]	@ (8008224 <TIM_Base_SetConfig+0x128>)
 800816a:	4293      	cmp	r3, r2
 800816c:	d00b      	beq.n	8008186 <TIM_Base_SetConfig+0x8a>
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	4a2d      	ldr	r2, [pc, #180]	@ (8008228 <TIM_Base_SetConfig+0x12c>)
 8008172:	4293      	cmp	r3, r2
 8008174:	d007      	beq.n	8008186 <TIM_Base_SetConfig+0x8a>
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	4a2c      	ldr	r2, [pc, #176]	@ (800822c <TIM_Base_SetConfig+0x130>)
 800817a:	4293      	cmp	r3, r2
 800817c:	d003      	beq.n	8008186 <TIM_Base_SetConfig+0x8a>
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	4a2b      	ldr	r2, [pc, #172]	@ (8008230 <TIM_Base_SetConfig+0x134>)
 8008182:	4293      	cmp	r3, r2
 8008184:	d108      	bne.n	8008198 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800818c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800818e:	683b      	ldr	r3, [r7, #0]
 8008190:	68db      	ldr	r3, [r3, #12]
 8008192:	68fa      	ldr	r2, [r7, #12]
 8008194:	4313      	orrs	r3, r2
 8008196:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800819e:	683b      	ldr	r3, [r7, #0]
 80081a0:	695b      	ldr	r3, [r3, #20]
 80081a2:	4313      	orrs	r3, r2
 80081a4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	68fa      	ldr	r2, [r7, #12]
 80081aa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80081ac:	683b      	ldr	r3, [r7, #0]
 80081ae:	689a      	ldr	r2, [r3, #8]
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80081b4:	683b      	ldr	r3, [r7, #0]
 80081b6:	681a      	ldr	r2, [r3, #0]
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	4a16      	ldr	r2, [pc, #88]	@ (8008218 <TIM_Base_SetConfig+0x11c>)
 80081c0:	4293      	cmp	r3, r2
 80081c2:	d00f      	beq.n	80081e4 <TIM_Base_SetConfig+0xe8>
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	4a17      	ldr	r2, [pc, #92]	@ (8008224 <TIM_Base_SetConfig+0x128>)
 80081c8:	4293      	cmp	r3, r2
 80081ca:	d00b      	beq.n	80081e4 <TIM_Base_SetConfig+0xe8>
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	4a16      	ldr	r2, [pc, #88]	@ (8008228 <TIM_Base_SetConfig+0x12c>)
 80081d0:	4293      	cmp	r3, r2
 80081d2:	d007      	beq.n	80081e4 <TIM_Base_SetConfig+0xe8>
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	4a15      	ldr	r2, [pc, #84]	@ (800822c <TIM_Base_SetConfig+0x130>)
 80081d8:	4293      	cmp	r3, r2
 80081da:	d003      	beq.n	80081e4 <TIM_Base_SetConfig+0xe8>
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	4a14      	ldr	r2, [pc, #80]	@ (8008230 <TIM_Base_SetConfig+0x134>)
 80081e0:	4293      	cmp	r3, r2
 80081e2:	d103      	bne.n	80081ec <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80081e4:	683b      	ldr	r3, [r7, #0]
 80081e6:	691a      	ldr	r2, [r3, #16]
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	2201      	movs	r2, #1
 80081f0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	691b      	ldr	r3, [r3, #16]
 80081f6:	f003 0301 	and.w	r3, r3, #1
 80081fa:	2b01      	cmp	r3, #1
 80081fc:	d105      	bne.n	800820a <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	691b      	ldr	r3, [r3, #16]
 8008202:	f023 0201 	bic.w	r2, r3, #1
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	611a      	str	r2, [r3, #16]
  }
}
 800820a:	bf00      	nop
 800820c:	3714      	adds	r7, #20
 800820e:	46bd      	mov	sp, r7
 8008210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008214:	4770      	bx	lr
 8008216:	bf00      	nop
 8008218:	40012c00 	.word	0x40012c00
 800821c:	40000400 	.word	0x40000400
 8008220:	40000800 	.word	0x40000800
 8008224:	40013400 	.word	0x40013400
 8008228:	40014000 	.word	0x40014000
 800822c:	40014400 	.word	0x40014400
 8008230:	40014800 	.word	0x40014800

08008234 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008234:	b480      	push	{r7}
 8008236:	b087      	sub	sp, #28
 8008238:	af00      	add	r7, sp, #0
 800823a:	6078      	str	r0, [r7, #4]
 800823c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	6a1b      	ldr	r3, [r3, #32]
 8008242:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	6a1b      	ldr	r3, [r3, #32]
 8008248:	f023 0201 	bic.w	r2, r3, #1
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	685b      	ldr	r3, [r3, #4]
 8008254:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	699b      	ldr	r3, [r3, #24]
 800825a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008262:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008266:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	f023 0303 	bic.w	r3, r3, #3
 800826e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008270:	683b      	ldr	r3, [r7, #0]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	68fa      	ldr	r2, [r7, #12]
 8008276:	4313      	orrs	r3, r2
 8008278:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800827a:	697b      	ldr	r3, [r7, #20]
 800827c:	f023 0302 	bic.w	r3, r3, #2
 8008280:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008282:	683b      	ldr	r3, [r7, #0]
 8008284:	689b      	ldr	r3, [r3, #8]
 8008286:	697a      	ldr	r2, [r7, #20]
 8008288:	4313      	orrs	r3, r2
 800828a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	4a2c      	ldr	r2, [pc, #176]	@ (8008340 <TIM_OC1_SetConfig+0x10c>)
 8008290:	4293      	cmp	r3, r2
 8008292:	d00f      	beq.n	80082b4 <TIM_OC1_SetConfig+0x80>
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	4a2b      	ldr	r2, [pc, #172]	@ (8008344 <TIM_OC1_SetConfig+0x110>)
 8008298:	4293      	cmp	r3, r2
 800829a:	d00b      	beq.n	80082b4 <TIM_OC1_SetConfig+0x80>
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	4a2a      	ldr	r2, [pc, #168]	@ (8008348 <TIM_OC1_SetConfig+0x114>)
 80082a0:	4293      	cmp	r3, r2
 80082a2:	d007      	beq.n	80082b4 <TIM_OC1_SetConfig+0x80>
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	4a29      	ldr	r2, [pc, #164]	@ (800834c <TIM_OC1_SetConfig+0x118>)
 80082a8:	4293      	cmp	r3, r2
 80082aa:	d003      	beq.n	80082b4 <TIM_OC1_SetConfig+0x80>
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	4a28      	ldr	r2, [pc, #160]	@ (8008350 <TIM_OC1_SetConfig+0x11c>)
 80082b0:	4293      	cmp	r3, r2
 80082b2:	d10c      	bne.n	80082ce <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80082b4:	697b      	ldr	r3, [r7, #20]
 80082b6:	f023 0308 	bic.w	r3, r3, #8
 80082ba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80082bc:	683b      	ldr	r3, [r7, #0]
 80082be:	68db      	ldr	r3, [r3, #12]
 80082c0:	697a      	ldr	r2, [r7, #20]
 80082c2:	4313      	orrs	r3, r2
 80082c4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80082c6:	697b      	ldr	r3, [r7, #20]
 80082c8:	f023 0304 	bic.w	r3, r3, #4
 80082cc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	4a1b      	ldr	r2, [pc, #108]	@ (8008340 <TIM_OC1_SetConfig+0x10c>)
 80082d2:	4293      	cmp	r3, r2
 80082d4:	d00f      	beq.n	80082f6 <TIM_OC1_SetConfig+0xc2>
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	4a1a      	ldr	r2, [pc, #104]	@ (8008344 <TIM_OC1_SetConfig+0x110>)
 80082da:	4293      	cmp	r3, r2
 80082dc:	d00b      	beq.n	80082f6 <TIM_OC1_SetConfig+0xc2>
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	4a19      	ldr	r2, [pc, #100]	@ (8008348 <TIM_OC1_SetConfig+0x114>)
 80082e2:	4293      	cmp	r3, r2
 80082e4:	d007      	beq.n	80082f6 <TIM_OC1_SetConfig+0xc2>
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	4a18      	ldr	r2, [pc, #96]	@ (800834c <TIM_OC1_SetConfig+0x118>)
 80082ea:	4293      	cmp	r3, r2
 80082ec:	d003      	beq.n	80082f6 <TIM_OC1_SetConfig+0xc2>
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	4a17      	ldr	r2, [pc, #92]	@ (8008350 <TIM_OC1_SetConfig+0x11c>)
 80082f2:	4293      	cmp	r3, r2
 80082f4:	d111      	bne.n	800831a <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80082f6:	693b      	ldr	r3, [r7, #16]
 80082f8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80082fc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80082fe:	693b      	ldr	r3, [r7, #16]
 8008300:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008304:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008306:	683b      	ldr	r3, [r7, #0]
 8008308:	695b      	ldr	r3, [r3, #20]
 800830a:	693a      	ldr	r2, [r7, #16]
 800830c:	4313      	orrs	r3, r2
 800830e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008310:	683b      	ldr	r3, [r7, #0]
 8008312:	699b      	ldr	r3, [r3, #24]
 8008314:	693a      	ldr	r2, [r7, #16]
 8008316:	4313      	orrs	r3, r2
 8008318:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	693a      	ldr	r2, [r7, #16]
 800831e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	68fa      	ldr	r2, [r7, #12]
 8008324:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008326:	683b      	ldr	r3, [r7, #0]
 8008328:	685a      	ldr	r2, [r3, #4]
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	697a      	ldr	r2, [r7, #20]
 8008332:	621a      	str	r2, [r3, #32]
}
 8008334:	bf00      	nop
 8008336:	371c      	adds	r7, #28
 8008338:	46bd      	mov	sp, r7
 800833a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800833e:	4770      	bx	lr
 8008340:	40012c00 	.word	0x40012c00
 8008344:	40013400 	.word	0x40013400
 8008348:	40014000 	.word	0x40014000
 800834c:	40014400 	.word	0x40014400
 8008350:	40014800 	.word	0x40014800

08008354 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008354:	b480      	push	{r7}
 8008356:	b087      	sub	sp, #28
 8008358:	af00      	add	r7, sp, #0
 800835a:	6078      	str	r0, [r7, #4]
 800835c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	6a1b      	ldr	r3, [r3, #32]
 8008362:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	6a1b      	ldr	r3, [r3, #32]
 8008368:	f023 0210 	bic.w	r2, r3, #16
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	685b      	ldr	r3, [r3, #4]
 8008374:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	699b      	ldr	r3, [r3, #24]
 800837a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008382:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008386:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800838e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008390:	683b      	ldr	r3, [r7, #0]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	021b      	lsls	r3, r3, #8
 8008396:	68fa      	ldr	r2, [r7, #12]
 8008398:	4313      	orrs	r3, r2
 800839a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800839c:	697b      	ldr	r3, [r7, #20]
 800839e:	f023 0320 	bic.w	r3, r3, #32
 80083a2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80083a4:	683b      	ldr	r3, [r7, #0]
 80083a6:	689b      	ldr	r3, [r3, #8]
 80083a8:	011b      	lsls	r3, r3, #4
 80083aa:	697a      	ldr	r2, [r7, #20]
 80083ac:	4313      	orrs	r3, r2
 80083ae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	4a28      	ldr	r2, [pc, #160]	@ (8008454 <TIM_OC2_SetConfig+0x100>)
 80083b4:	4293      	cmp	r3, r2
 80083b6:	d003      	beq.n	80083c0 <TIM_OC2_SetConfig+0x6c>
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	4a27      	ldr	r2, [pc, #156]	@ (8008458 <TIM_OC2_SetConfig+0x104>)
 80083bc:	4293      	cmp	r3, r2
 80083be:	d10d      	bne.n	80083dc <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80083c0:	697b      	ldr	r3, [r7, #20]
 80083c2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80083c6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80083c8:	683b      	ldr	r3, [r7, #0]
 80083ca:	68db      	ldr	r3, [r3, #12]
 80083cc:	011b      	lsls	r3, r3, #4
 80083ce:	697a      	ldr	r2, [r7, #20]
 80083d0:	4313      	orrs	r3, r2
 80083d2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80083d4:	697b      	ldr	r3, [r7, #20]
 80083d6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80083da:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	4a1d      	ldr	r2, [pc, #116]	@ (8008454 <TIM_OC2_SetConfig+0x100>)
 80083e0:	4293      	cmp	r3, r2
 80083e2:	d00f      	beq.n	8008404 <TIM_OC2_SetConfig+0xb0>
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	4a1c      	ldr	r2, [pc, #112]	@ (8008458 <TIM_OC2_SetConfig+0x104>)
 80083e8:	4293      	cmp	r3, r2
 80083ea:	d00b      	beq.n	8008404 <TIM_OC2_SetConfig+0xb0>
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	4a1b      	ldr	r2, [pc, #108]	@ (800845c <TIM_OC2_SetConfig+0x108>)
 80083f0:	4293      	cmp	r3, r2
 80083f2:	d007      	beq.n	8008404 <TIM_OC2_SetConfig+0xb0>
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	4a1a      	ldr	r2, [pc, #104]	@ (8008460 <TIM_OC2_SetConfig+0x10c>)
 80083f8:	4293      	cmp	r3, r2
 80083fa:	d003      	beq.n	8008404 <TIM_OC2_SetConfig+0xb0>
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	4a19      	ldr	r2, [pc, #100]	@ (8008464 <TIM_OC2_SetConfig+0x110>)
 8008400:	4293      	cmp	r3, r2
 8008402:	d113      	bne.n	800842c <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008404:	693b      	ldr	r3, [r7, #16]
 8008406:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800840a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800840c:	693b      	ldr	r3, [r7, #16]
 800840e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008412:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008414:	683b      	ldr	r3, [r7, #0]
 8008416:	695b      	ldr	r3, [r3, #20]
 8008418:	009b      	lsls	r3, r3, #2
 800841a:	693a      	ldr	r2, [r7, #16]
 800841c:	4313      	orrs	r3, r2
 800841e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008420:	683b      	ldr	r3, [r7, #0]
 8008422:	699b      	ldr	r3, [r3, #24]
 8008424:	009b      	lsls	r3, r3, #2
 8008426:	693a      	ldr	r2, [r7, #16]
 8008428:	4313      	orrs	r3, r2
 800842a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	693a      	ldr	r2, [r7, #16]
 8008430:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	68fa      	ldr	r2, [r7, #12]
 8008436:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008438:	683b      	ldr	r3, [r7, #0]
 800843a:	685a      	ldr	r2, [r3, #4]
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	697a      	ldr	r2, [r7, #20]
 8008444:	621a      	str	r2, [r3, #32]
}
 8008446:	bf00      	nop
 8008448:	371c      	adds	r7, #28
 800844a:	46bd      	mov	sp, r7
 800844c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008450:	4770      	bx	lr
 8008452:	bf00      	nop
 8008454:	40012c00 	.word	0x40012c00
 8008458:	40013400 	.word	0x40013400
 800845c:	40014000 	.word	0x40014000
 8008460:	40014400 	.word	0x40014400
 8008464:	40014800 	.word	0x40014800

08008468 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008468:	b480      	push	{r7}
 800846a:	b087      	sub	sp, #28
 800846c:	af00      	add	r7, sp, #0
 800846e:	6078      	str	r0, [r7, #4]
 8008470:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	6a1b      	ldr	r3, [r3, #32]
 8008476:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	6a1b      	ldr	r3, [r3, #32]
 800847c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	685b      	ldr	r3, [r3, #4]
 8008488:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	69db      	ldr	r3, [r3, #28]
 800848e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008496:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800849a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	f023 0303 	bic.w	r3, r3, #3
 80084a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80084a4:	683b      	ldr	r3, [r7, #0]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	68fa      	ldr	r2, [r7, #12]
 80084aa:	4313      	orrs	r3, r2
 80084ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80084ae:	697b      	ldr	r3, [r7, #20]
 80084b0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80084b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80084b6:	683b      	ldr	r3, [r7, #0]
 80084b8:	689b      	ldr	r3, [r3, #8]
 80084ba:	021b      	lsls	r3, r3, #8
 80084bc:	697a      	ldr	r2, [r7, #20]
 80084be:	4313      	orrs	r3, r2
 80084c0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	4a27      	ldr	r2, [pc, #156]	@ (8008564 <TIM_OC3_SetConfig+0xfc>)
 80084c6:	4293      	cmp	r3, r2
 80084c8:	d003      	beq.n	80084d2 <TIM_OC3_SetConfig+0x6a>
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	4a26      	ldr	r2, [pc, #152]	@ (8008568 <TIM_OC3_SetConfig+0x100>)
 80084ce:	4293      	cmp	r3, r2
 80084d0:	d10d      	bne.n	80084ee <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80084d2:	697b      	ldr	r3, [r7, #20]
 80084d4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80084d8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80084da:	683b      	ldr	r3, [r7, #0]
 80084dc:	68db      	ldr	r3, [r3, #12]
 80084de:	021b      	lsls	r3, r3, #8
 80084e0:	697a      	ldr	r2, [r7, #20]
 80084e2:	4313      	orrs	r3, r2
 80084e4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80084e6:	697b      	ldr	r3, [r7, #20]
 80084e8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80084ec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	4a1c      	ldr	r2, [pc, #112]	@ (8008564 <TIM_OC3_SetConfig+0xfc>)
 80084f2:	4293      	cmp	r3, r2
 80084f4:	d00f      	beq.n	8008516 <TIM_OC3_SetConfig+0xae>
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	4a1b      	ldr	r2, [pc, #108]	@ (8008568 <TIM_OC3_SetConfig+0x100>)
 80084fa:	4293      	cmp	r3, r2
 80084fc:	d00b      	beq.n	8008516 <TIM_OC3_SetConfig+0xae>
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	4a1a      	ldr	r2, [pc, #104]	@ (800856c <TIM_OC3_SetConfig+0x104>)
 8008502:	4293      	cmp	r3, r2
 8008504:	d007      	beq.n	8008516 <TIM_OC3_SetConfig+0xae>
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	4a19      	ldr	r2, [pc, #100]	@ (8008570 <TIM_OC3_SetConfig+0x108>)
 800850a:	4293      	cmp	r3, r2
 800850c:	d003      	beq.n	8008516 <TIM_OC3_SetConfig+0xae>
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	4a18      	ldr	r2, [pc, #96]	@ (8008574 <TIM_OC3_SetConfig+0x10c>)
 8008512:	4293      	cmp	r3, r2
 8008514:	d113      	bne.n	800853e <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008516:	693b      	ldr	r3, [r7, #16]
 8008518:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800851c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800851e:	693b      	ldr	r3, [r7, #16]
 8008520:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008524:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008526:	683b      	ldr	r3, [r7, #0]
 8008528:	695b      	ldr	r3, [r3, #20]
 800852a:	011b      	lsls	r3, r3, #4
 800852c:	693a      	ldr	r2, [r7, #16]
 800852e:	4313      	orrs	r3, r2
 8008530:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008532:	683b      	ldr	r3, [r7, #0]
 8008534:	699b      	ldr	r3, [r3, #24]
 8008536:	011b      	lsls	r3, r3, #4
 8008538:	693a      	ldr	r2, [r7, #16]
 800853a:	4313      	orrs	r3, r2
 800853c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	693a      	ldr	r2, [r7, #16]
 8008542:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	68fa      	ldr	r2, [r7, #12]
 8008548:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800854a:	683b      	ldr	r3, [r7, #0]
 800854c:	685a      	ldr	r2, [r3, #4]
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	697a      	ldr	r2, [r7, #20]
 8008556:	621a      	str	r2, [r3, #32]
}
 8008558:	bf00      	nop
 800855a:	371c      	adds	r7, #28
 800855c:	46bd      	mov	sp, r7
 800855e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008562:	4770      	bx	lr
 8008564:	40012c00 	.word	0x40012c00
 8008568:	40013400 	.word	0x40013400
 800856c:	40014000 	.word	0x40014000
 8008570:	40014400 	.word	0x40014400
 8008574:	40014800 	.word	0x40014800

08008578 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008578:	b480      	push	{r7}
 800857a:	b087      	sub	sp, #28
 800857c:	af00      	add	r7, sp, #0
 800857e:	6078      	str	r0, [r7, #4]
 8008580:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	6a1b      	ldr	r3, [r3, #32]
 8008586:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	6a1b      	ldr	r3, [r3, #32]
 800858c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	685b      	ldr	r3, [r3, #4]
 8008598:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	69db      	ldr	r3, [r3, #28]
 800859e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80085a6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80085aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80085b2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80085b4:	683b      	ldr	r3, [r7, #0]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	021b      	lsls	r3, r3, #8
 80085ba:	68fa      	ldr	r2, [r7, #12]
 80085bc:	4313      	orrs	r3, r2
 80085be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80085c0:	697b      	ldr	r3, [r7, #20]
 80085c2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80085c6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80085c8:	683b      	ldr	r3, [r7, #0]
 80085ca:	689b      	ldr	r3, [r3, #8]
 80085cc:	031b      	lsls	r3, r3, #12
 80085ce:	697a      	ldr	r2, [r7, #20]
 80085d0:	4313      	orrs	r3, r2
 80085d2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	4a28      	ldr	r2, [pc, #160]	@ (8008678 <TIM_OC4_SetConfig+0x100>)
 80085d8:	4293      	cmp	r3, r2
 80085da:	d003      	beq.n	80085e4 <TIM_OC4_SetConfig+0x6c>
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	4a27      	ldr	r2, [pc, #156]	@ (800867c <TIM_OC4_SetConfig+0x104>)
 80085e0:	4293      	cmp	r3, r2
 80085e2:	d10d      	bne.n	8008600 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 80085e4:	697b      	ldr	r3, [r7, #20]
 80085e6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80085ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80085ec:	683b      	ldr	r3, [r7, #0]
 80085ee:	68db      	ldr	r3, [r3, #12]
 80085f0:	031b      	lsls	r3, r3, #12
 80085f2:	697a      	ldr	r2, [r7, #20]
 80085f4:	4313      	orrs	r3, r2
 80085f6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 80085f8:	697b      	ldr	r3, [r7, #20]
 80085fa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80085fe:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	4a1d      	ldr	r2, [pc, #116]	@ (8008678 <TIM_OC4_SetConfig+0x100>)
 8008604:	4293      	cmp	r3, r2
 8008606:	d00f      	beq.n	8008628 <TIM_OC4_SetConfig+0xb0>
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	4a1c      	ldr	r2, [pc, #112]	@ (800867c <TIM_OC4_SetConfig+0x104>)
 800860c:	4293      	cmp	r3, r2
 800860e:	d00b      	beq.n	8008628 <TIM_OC4_SetConfig+0xb0>
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	4a1b      	ldr	r2, [pc, #108]	@ (8008680 <TIM_OC4_SetConfig+0x108>)
 8008614:	4293      	cmp	r3, r2
 8008616:	d007      	beq.n	8008628 <TIM_OC4_SetConfig+0xb0>
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	4a1a      	ldr	r2, [pc, #104]	@ (8008684 <TIM_OC4_SetConfig+0x10c>)
 800861c:	4293      	cmp	r3, r2
 800861e:	d003      	beq.n	8008628 <TIM_OC4_SetConfig+0xb0>
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	4a19      	ldr	r2, [pc, #100]	@ (8008688 <TIM_OC4_SetConfig+0x110>)
 8008624:	4293      	cmp	r3, r2
 8008626:	d113      	bne.n	8008650 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008628:	693b      	ldr	r3, [r7, #16]
 800862a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800862e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8008630:	693b      	ldr	r3, [r7, #16]
 8008632:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008636:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008638:	683b      	ldr	r3, [r7, #0]
 800863a:	695b      	ldr	r3, [r3, #20]
 800863c:	019b      	lsls	r3, r3, #6
 800863e:	693a      	ldr	r2, [r7, #16]
 8008640:	4313      	orrs	r3, r2
 8008642:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8008644:	683b      	ldr	r3, [r7, #0]
 8008646:	699b      	ldr	r3, [r3, #24]
 8008648:	019b      	lsls	r3, r3, #6
 800864a:	693a      	ldr	r2, [r7, #16]
 800864c:	4313      	orrs	r3, r2
 800864e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	693a      	ldr	r2, [r7, #16]
 8008654:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	68fa      	ldr	r2, [r7, #12]
 800865a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800865c:	683b      	ldr	r3, [r7, #0]
 800865e:	685a      	ldr	r2, [r3, #4]
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	697a      	ldr	r2, [r7, #20]
 8008668:	621a      	str	r2, [r3, #32]
}
 800866a:	bf00      	nop
 800866c:	371c      	adds	r7, #28
 800866e:	46bd      	mov	sp, r7
 8008670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008674:	4770      	bx	lr
 8008676:	bf00      	nop
 8008678:	40012c00 	.word	0x40012c00
 800867c:	40013400 	.word	0x40013400
 8008680:	40014000 	.word	0x40014000
 8008684:	40014400 	.word	0x40014400
 8008688:	40014800 	.word	0x40014800

0800868c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800868c:	b480      	push	{r7}
 800868e:	b087      	sub	sp, #28
 8008690:	af00      	add	r7, sp, #0
 8008692:	6078      	str	r0, [r7, #4]
 8008694:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	6a1b      	ldr	r3, [r3, #32]
 800869a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	6a1b      	ldr	r3, [r3, #32]
 80086a0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	685b      	ldr	r3, [r3, #4]
 80086ac:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80086b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80086ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80086be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80086c0:	683b      	ldr	r3, [r7, #0]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	68fa      	ldr	r2, [r7, #12]
 80086c6:	4313      	orrs	r3, r2
 80086c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80086ca:	693b      	ldr	r3, [r7, #16]
 80086cc:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80086d0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80086d2:	683b      	ldr	r3, [r7, #0]
 80086d4:	689b      	ldr	r3, [r3, #8]
 80086d6:	041b      	lsls	r3, r3, #16
 80086d8:	693a      	ldr	r2, [r7, #16]
 80086da:	4313      	orrs	r3, r2
 80086dc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	4a17      	ldr	r2, [pc, #92]	@ (8008740 <TIM_OC5_SetConfig+0xb4>)
 80086e2:	4293      	cmp	r3, r2
 80086e4:	d00f      	beq.n	8008706 <TIM_OC5_SetConfig+0x7a>
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	4a16      	ldr	r2, [pc, #88]	@ (8008744 <TIM_OC5_SetConfig+0xb8>)
 80086ea:	4293      	cmp	r3, r2
 80086ec:	d00b      	beq.n	8008706 <TIM_OC5_SetConfig+0x7a>
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	4a15      	ldr	r2, [pc, #84]	@ (8008748 <TIM_OC5_SetConfig+0xbc>)
 80086f2:	4293      	cmp	r3, r2
 80086f4:	d007      	beq.n	8008706 <TIM_OC5_SetConfig+0x7a>
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	4a14      	ldr	r2, [pc, #80]	@ (800874c <TIM_OC5_SetConfig+0xc0>)
 80086fa:	4293      	cmp	r3, r2
 80086fc:	d003      	beq.n	8008706 <TIM_OC5_SetConfig+0x7a>
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	4a13      	ldr	r2, [pc, #76]	@ (8008750 <TIM_OC5_SetConfig+0xc4>)
 8008702:	4293      	cmp	r3, r2
 8008704:	d109      	bne.n	800871a <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8008706:	697b      	ldr	r3, [r7, #20]
 8008708:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800870c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800870e:	683b      	ldr	r3, [r7, #0]
 8008710:	695b      	ldr	r3, [r3, #20]
 8008712:	021b      	lsls	r3, r3, #8
 8008714:	697a      	ldr	r2, [r7, #20]
 8008716:	4313      	orrs	r3, r2
 8008718:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	697a      	ldr	r2, [r7, #20]
 800871e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	68fa      	ldr	r2, [r7, #12]
 8008724:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8008726:	683b      	ldr	r3, [r7, #0]
 8008728:	685a      	ldr	r2, [r3, #4]
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	693a      	ldr	r2, [r7, #16]
 8008732:	621a      	str	r2, [r3, #32]
}
 8008734:	bf00      	nop
 8008736:	371c      	adds	r7, #28
 8008738:	46bd      	mov	sp, r7
 800873a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800873e:	4770      	bx	lr
 8008740:	40012c00 	.word	0x40012c00
 8008744:	40013400 	.word	0x40013400
 8008748:	40014000 	.word	0x40014000
 800874c:	40014400 	.word	0x40014400
 8008750:	40014800 	.word	0x40014800

08008754 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008754:	b480      	push	{r7}
 8008756:	b087      	sub	sp, #28
 8008758:	af00      	add	r7, sp, #0
 800875a:	6078      	str	r0, [r7, #4]
 800875c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	6a1b      	ldr	r3, [r3, #32]
 8008762:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	6a1b      	ldr	r3, [r3, #32]
 8008768:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	685b      	ldr	r3, [r3, #4]
 8008774:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800877a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008782:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008786:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008788:	683b      	ldr	r3, [r7, #0]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	021b      	lsls	r3, r3, #8
 800878e:	68fa      	ldr	r2, [r7, #12]
 8008790:	4313      	orrs	r3, r2
 8008792:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008794:	693b      	ldr	r3, [r7, #16]
 8008796:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800879a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800879c:	683b      	ldr	r3, [r7, #0]
 800879e:	689b      	ldr	r3, [r3, #8]
 80087a0:	051b      	lsls	r3, r3, #20
 80087a2:	693a      	ldr	r2, [r7, #16]
 80087a4:	4313      	orrs	r3, r2
 80087a6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	4a18      	ldr	r2, [pc, #96]	@ (800880c <TIM_OC6_SetConfig+0xb8>)
 80087ac:	4293      	cmp	r3, r2
 80087ae:	d00f      	beq.n	80087d0 <TIM_OC6_SetConfig+0x7c>
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	4a17      	ldr	r2, [pc, #92]	@ (8008810 <TIM_OC6_SetConfig+0xbc>)
 80087b4:	4293      	cmp	r3, r2
 80087b6:	d00b      	beq.n	80087d0 <TIM_OC6_SetConfig+0x7c>
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	4a16      	ldr	r2, [pc, #88]	@ (8008814 <TIM_OC6_SetConfig+0xc0>)
 80087bc:	4293      	cmp	r3, r2
 80087be:	d007      	beq.n	80087d0 <TIM_OC6_SetConfig+0x7c>
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	4a15      	ldr	r2, [pc, #84]	@ (8008818 <TIM_OC6_SetConfig+0xc4>)
 80087c4:	4293      	cmp	r3, r2
 80087c6:	d003      	beq.n	80087d0 <TIM_OC6_SetConfig+0x7c>
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	4a14      	ldr	r2, [pc, #80]	@ (800881c <TIM_OC6_SetConfig+0xc8>)
 80087cc:	4293      	cmp	r3, r2
 80087ce:	d109      	bne.n	80087e4 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80087d0:	697b      	ldr	r3, [r7, #20]
 80087d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80087d6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80087d8:	683b      	ldr	r3, [r7, #0]
 80087da:	695b      	ldr	r3, [r3, #20]
 80087dc:	029b      	lsls	r3, r3, #10
 80087de:	697a      	ldr	r2, [r7, #20]
 80087e0:	4313      	orrs	r3, r2
 80087e2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	697a      	ldr	r2, [r7, #20]
 80087e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	68fa      	ldr	r2, [r7, #12]
 80087ee:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80087f0:	683b      	ldr	r3, [r7, #0]
 80087f2:	685a      	ldr	r2, [r3, #4]
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	693a      	ldr	r2, [r7, #16]
 80087fc:	621a      	str	r2, [r3, #32]
}
 80087fe:	bf00      	nop
 8008800:	371c      	adds	r7, #28
 8008802:	46bd      	mov	sp, r7
 8008804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008808:	4770      	bx	lr
 800880a:	bf00      	nop
 800880c:	40012c00 	.word	0x40012c00
 8008810:	40013400 	.word	0x40013400
 8008814:	40014000 	.word	0x40014000
 8008818:	40014400 	.word	0x40014400
 800881c:	40014800 	.word	0x40014800

08008820 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008820:	b480      	push	{r7}
 8008822:	b087      	sub	sp, #28
 8008824:	af00      	add	r7, sp, #0
 8008826:	60f8      	str	r0, [r7, #12]
 8008828:	60b9      	str	r1, [r7, #8]
 800882a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800882c:	68bb      	ldr	r3, [r7, #8]
 800882e:	f003 031f 	and.w	r3, r3, #31
 8008832:	2201      	movs	r2, #1
 8008834:	fa02 f303 	lsl.w	r3, r2, r3
 8008838:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	6a1a      	ldr	r2, [r3, #32]
 800883e:	697b      	ldr	r3, [r7, #20]
 8008840:	43db      	mvns	r3, r3
 8008842:	401a      	ands	r2, r3
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	6a1a      	ldr	r2, [r3, #32]
 800884c:	68bb      	ldr	r3, [r7, #8]
 800884e:	f003 031f 	and.w	r3, r3, #31
 8008852:	6879      	ldr	r1, [r7, #4]
 8008854:	fa01 f303 	lsl.w	r3, r1, r3
 8008858:	431a      	orrs	r2, r3
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	621a      	str	r2, [r3, #32]
}
 800885e:	bf00      	nop
 8008860:	371c      	adds	r7, #28
 8008862:	46bd      	mov	sp, r7
 8008864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008868:	4770      	bx	lr
	...

0800886c <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800886c:	b580      	push	{r7, lr}
 800886e:	b084      	sub	sp, #16
 8008870:	af00      	add	r7, sp, #0
 8008872:	6078      	str	r0, [r7, #4]
 8008874:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008876:	683b      	ldr	r3, [r7, #0]
 8008878:	2b00      	cmp	r3, #0
 800887a:	d109      	bne.n	8008890 <HAL_TIMEx_PWMN_Start+0x24>
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008882:	b2db      	uxtb	r3, r3
 8008884:	2b01      	cmp	r3, #1
 8008886:	bf14      	ite	ne
 8008888:	2301      	movne	r3, #1
 800888a:	2300      	moveq	r3, #0
 800888c:	b2db      	uxtb	r3, r3
 800888e:	e022      	b.n	80088d6 <HAL_TIMEx_PWMN_Start+0x6a>
 8008890:	683b      	ldr	r3, [r7, #0]
 8008892:	2b04      	cmp	r3, #4
 8008894:	d109      	bne.n	80088aa <HAL_TIMEx_PWMN_Start+0x3e>
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800889c:	b2db      	uxtb	r3, r3
 800889e:	2b01      	cmp	r3, #1
 80088a0:	bf14      	ite	ne
 80088a2:	2301      	movne	r3, #1
 80088a4:	2300      	moveq	r3, #0
 80088a6:	b2db      	uxtb	r3, r3
 80088a8:	e015      	b.n	80088d6 <HAL_TIMEx_PWMN_Start+0x6a>
 80088aa:	683b      	ldr	r3, [r7, #0]
 80088ac:	2b08      	cmp	r3, #8
 80088ae:	d109      	bne.n	80088c4 <HAL_TIMEx_PWMN_Start+0x58>
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80088b6:	b2db      	uxtb	r3, r3
 80088b8:	2b01      	cmp	r3, #1
 80088ba:	bf14      	ite	ne
 80088bc:	2301      	movne	r3, #1
 80088be:	2300      	moveq	r3, #0
 80088c0:	b2db      	uxtb	r3, r3
 80088c2:	e008      	b.n	80088d6 <HAL_TIMEx_PWMN_Start+0x6a>
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 80088ca:	b2db      	uxtb	r3, r3
 80088cc:	2b01      	cmp	r3, #1
 80088ce:	bf14      	ite	ne
 80088d0:	2301      	movne	r3, #1
 80088d2:	2300      	moveq	r3, #0
 80088d4:	b2db      	uxtb	r3, r3
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d001      	beq.n	80088de <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 80088da:	2301      	movs	r3, #1
 80088dc:	e069      	b.n	80089b2 <HAL_TIMEx_PWMN_Start+0x146>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80088de:	683b      	ldr	r3, [r7, #0]
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d104      	bne.n	80088ee <HAL_TIMEx_PWMN_Start+0x82>
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	2202      	movs	r2, #2
 80088e8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80088ec:	e013      	b.n	8008916 <HAL_TIMEx_PWMN_Start+0xaa>
 80088ee:	683b      	ldr	r3, [r7, #0]
 80088f0:	2b04      	cmp	r3, #4
 80088f2:	d104      	bne.n	80088fe <HAL_TIMEx_PWMN_Start+0x92>
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	2202      	movs	r2, #2
 80088f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80088fc:	e00b      	b.n	8008916 <HAL_TIMEx_PWMN_Start+0xaa>
 80088fe:	683b      	ldr	r3, [r7, #0]
 8008900:	2b08      	cmp	r3, #8
 8008902:	d104      	bne.n	800890e <HAL_TIMEx_PWMN_Start+0xa2>
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	2202      	movs	r2, #2
 8008908:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800890c:	e003      	b.n	8008916 <HAL_TIMEx_PWMN_Start+0xaa>
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	2202      	movs	r2, #2
 8008912:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	2204      	movs	r2, #4
 800891c:	6839      	ldr	r1, [r7, #0]
 800891e:	4618      	mov	r0, r3
 8008920:	f000 fa1d 	bl	8008d5e <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008932:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	4a20      	ldr	r2, [pc, #128]	@ (80089bc <HAL_TIMEx_PWMN_Start+0x150>)
 800893a:	4293      	cmp	r3, r2
 800893c:	d018      	beq.n	8008970 <HAL_TIMEx_PWMN_Start+0x104>
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008946:	d013      	beq.n	8008970 <HAL_TIMEx_PWMN_Start+0x104>
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	4a1c      	ldr	r2, [pc, #112]	@ (80089c0 <HAL_TIMEx_PWMN_Start+0x154>)
 800894e:	4293      	cmp	r3, r2
 8008950:	d00e      	beq.n	8008970 <HAL_TIMEx_PWMN_Start+0x104>
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	4a1b      	ldr	r2, [pc, #108]	@ (80089c4 <HAL_TIMEx_PWMN_Start+0x158>)
 8008958:	4293      	cmp	r3, r2
 800895a:	d009      	beq.n	8008970 <HAL_TIMEx_PWMN_Start+0x104>
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	4a19      	ldr	r2, [pc, #100]	@ (80089c8 <HAL_TIMEx_PWMN_Start+0x15c>)
 8008962:	4293      	cmp	r3, r2
 8008964:	d004      	beq.n	8008970 <HAL_TIMEx_PWMN_Start+0x104>
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	4a18      	ldr	r2, [pc, #96]	@ (80089cc <HAL_TIMEx_PWMN_Start+0x160>)
 800896c:	4293      	cmp	r3, r2
 800896e:	d115      	bne.n	800899c <HAL_TIMEx_PWMN_Start+0x130>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	689a      	ldr	r2, [r3, #8]
 8008976:	4b16      	ldr	r3, [pc, #88]	@ (80089d0 <HAL_TIMEx_PWMN_Start+0x164>)
 8008978:	4013      	ands	r3, r2
 800897a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	2b06      	cmp	r3, #6
 8008980:	d015      	beq.n	80089ae <HAL_TIMEx_PWMN_Start+0x142>
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008988:	d011      	beq.n	80089ae <HAL_TIMEx_PWMN_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	681a      	ldr	r2, [r3, #0]
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	f042 0201 	orr.w	r2, r2, #1
 8008998:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800899a:	e008      	b.n	80089ae <HAL_TIMEx_PWMN_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	681a      	ldr	r2, [r3, #0]
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	f042 0201 	orr.w	r2, r2, #1
 80089aa:	601a      	str	r2, [r3, #0]
 80089ac:	e000      	b.n	80089b0 <HAL_TIMEx_PWMN_Start+0x144>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80089ae:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80089b0:	2300      	movs	r3, #0
}
 80089b2:	4618      	mov	r0, r3
 80089b4:	3710      	adds	r7, #16
 80089b6:	46bd      	mov	sp, r7
 80089b8:	bd80      	pop	{r7, pc}
 80089ba:	bf00      	nop
 80089bc:	40012c00 	.word	0x40012c00
 80089c0:	40000400 	.word	0x40000400
 80089c4:	40000800 	.word	0x40000800
 80089c8:	40013400 	.word	0x40013400
 80089cc:	40014000 	.word	0x40014000
 80089d0:	00010007 	.word	0x00010007

080089d4 <HAL_TIMEx_PWMN_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80089d4:	b580      	push	{r7, lr}
 80089d6:	b082      	sub	sp, #8
 80089d8:	af00      	add	r7, sp, #0
 80089da:	6078      	str	r0, [r7, #4]
 80089dc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	2200      	movs	r2, #0
 80089e4:	6839      	ldr	r1, [r7, #0]
 80089e6:	4618      	mov	r0, r3
 80089e8:	f000 f9b9 	bl	8008d5e <TIM_CCxNChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	6a1a      	ldr	r2, [r3, #32]
 80089f2:	f241 1311 	movw	r3, #4369	@ 0x1111
 80089f6:	4013      	ands	r3, r2
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d10f      	bne.n	8008a1c <HAL_TIMEx_PWMN_Stop+0x48>
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	6a1a      	ldr	r2, [r3, #32]
 8008a02:	f244 4344 	movw	r3, #17476	@ 0x4444
 8008a06:	4013      	ands	r3, r2
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d107      	bne.n	8008a1c <HAL_TIMEx_PWMN_Stop+0x48>
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008a1a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	6a1a      	ldr	r2, [r3, #32]
 8008a22:	f241 1311 	movw	r3, #4369	@ 0x1111
 8008a26:	4013      	ands	r3, r2
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d10f      	bne.n	8008a4c <HAL_TIMEx_PWMN_Stop+0x78>
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	6a1a      	ldr	r2, [r3, #32]
 8008a32:	f244 4344 	movw	r3, #17476	@ 0x4444
 8008a36:	4013      	ands	r3, r2
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d107      	bne.n	8008a4c <HAL_TIMEx_PWMN_Stop+0x78>
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	681a      	ldr	r2, [r3, #0]
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	f022 0201 	bic.w	r2, r2, #1
 8008a4a:	601a      	str	r2, [r3, #0]

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8008a4c:	683b      	ldr	r3, [r7, #0]
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d104      	bne.n	8008a5c <HAL_TIMEx_PWMN_Stop+0x88>
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	2201      	movs	r2, #1
 8008a56:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008a5a:	e013      	b.n	8008a84 <HAL_TIMEx_PWMN_Stop+0xb0>
 8008a5c:	683b      	ldr	r3, [r7, #0]
 8008a5e:	2b04      	cmp	r3, #4
 8008a60:	d104      	bne.n	8008a6c <HAL_TIMEx_PWMN_Stop+0x98>
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	2201      	movs	r2, #1
 8008a66:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008a6a:	e00b      	b.n	8008a84 <HAL_TIMEx_PWMN_Stop+0xb0>
 8008a6c:	683b      	ldr	r3, [r7, #0]
 8008a6e:	2b08      	cmp	r3, #8
 8008a70:	d104      	bne.n	8008a7c <HAL_TIMEx_PWMN_Stop+0xa8>
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	2201      	movs	r2, #1
 8008a76:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008a7a:	e003      	b.n	8008a84 <HAL_TIMEx_PWMN_Stop+0xb0>
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	2201      	movs	r2, #1
 8008a80:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Return function status */
  return HAL_OK;
 8008a84:	2300      	movs	r3, #0
}
 8008a86:	4618      	mov	r0, r3
 8008a88:	3708      	adds	r7, #8
 8008a8a:	46bd      	mov	sp, r7
 8008a8c:	bd80      	pop	{r7, pc}
	...

08008a90 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008a90:	b480      	push	{r7}
 8008a92:	b085      	sub	sp, #20
 8008a94:	af00      	add	r7, sp, #0
 8008a96:	6078      	str	r0, [r7, #4]
 8008a98:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008aa0:	2b01      	cmp	r3, #1
 8008aa2:	d101      	bne.n	8008aa8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008aa4:	2302      	movs	r3, #2
 8008aa6:	e065      	b.n	8008b74 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	2201      	movs	r2, #1
 8008aac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	2202      	movs	r2, #2
 8008ab4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	685b      	ldr	r3, [r3, #4]
 8008abe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	689b      	ldr	r3, [r3, #8]
 8008ac6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	4a2c      	ldr	r2, [pc, #176]	@ (8008b80 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008ace:	4293      	cmp	r3, r2
 8008ad0:	d004      	beq.n	8008adc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	4a2b      	ldr	r2, [pc, #172]	@ (8008b84 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008ad8:	4293      	cmp	r3, r2
 8008ada:	d108      	bne.n	8008aee <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8008ae2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008ae4:	683b      	ldr	r3, [r7, #0]
 8008ae6:	685b      	ldr	r3, [r3, #4]
 8008ae8:	68fa      	ldr	r2, [r7, #12]
 8008aea:	4313      	orrs	r3, r2
 8008aec:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8008af4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008af8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008afa:	683b      	ldr	r3, [r7, #0]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	68fa      	ldr	r2, [r7, #12]
 8008b00:	4313      	orrs	r3, r2
 8008b02:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	68fa      	ldr	r2, [r7, #12]
 8008b0a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	4a1b      	ldr	r2, [pc, #108]	@ (8008b80 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008b12:	4293      	cmp	r3, r2
 8008b14:	d018      	beq.n	8008b48 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008b1e:	d013      	beq.n	8008b48 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	4a18      	ldr	r2, [pc, #96]	@ (8008b88 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8008b26:	4293      	cmp	r3, r2
 8008b28:	d00e      	beq.n	8008b48 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	4a17      	ldr	r2, [pc, #92]	@ (8008b8c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008b30:	4293      	cmp	r3, r2
 8008b32:	d009      	beq.n	8008b48 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	4a12      	ldr	r2, [pc, #72]	@ (8008b84 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008b3a:	4293      	cmp	r3, r2
 8008b3c:	d004      	beq.n	8008b48 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	4a13      	ldr	r2, [pc, #76]	@ (8008b90 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008b44:	4293      	cmp	r3, r2
 8008b46:	d10c      	bne.n	8008b62 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008b48:	68bb      	ldr	r3, [r7, #8]
 8008b4a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008b4e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008b50:	683b      	ldr	r3, [r7, #0]
 8008b52:	689b      	ldr	r3, [r3, #8]
 8008b54:	68ba      	ldr	r2, [r7, #8]
 8008b56:	4313      	orrs	r3, r2
 8008b58:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	68ba      	ldr	r2, [r7, #8]
 8008b60:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	2201      	movs	r2, #1
 8008b66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	2200      	movs	r2, #0
 8008b6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008b72:	2300      	movs	r3, #0
}
 8008b74:	4618      	mov	r0, r3
 8008b76:	3714      	adds	r7, #20
 8008b78:	46bd      	mov	sp, r7
 8008b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b7e:	4770      	bx	lr
 8008b80:	40012c00 	.word	0x40012c00
 8008b84:	40013400 	.word	0x40013400
 8008b88:	40000400 	.word	0x40000400
 8008b8c:	40000800 	.word	0x40000800
 8008b90:	40014000 	.word	0x40014000

08008b94 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008b94:	b480      	push	{r7}
 8008b96:	b085      	sub	sp, #20
 8008b98:	af00      	add	r7, sp, #0
 8008b9a:	6078      	str	r0, [r7, #4]
 8008b9c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008b9e:	2300      	movs	r3, #0
 8008ba0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008ba8:	2b01      	cmp	r3, #1
 8008baa:	d101      	bne.n	8008bb0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008bac:	2302      	movs	r3, #2
 8008bae:	e073      	b.n	8008c98 <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	2201      	movs	r2, #1
 8008bb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8008bbe:	683b      	ldr	r3, [r7, #0]
 8008bc0:	68db      	ldr	r3, [r3, #12]
 8008bc2:	4313      	orrs	r3, r2
 8008bc4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008bcc:	683b      	ldr	r3, [r7, #0]
 8008bce:	689b      	ldr	r3, [r3, #8]
 8008bd0:	4313      	orrs	r3, r2
 8008bd2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8008bda:	683b      	ldr	r3, [r7, #0]
 8008bdc:	685b      	ldr	r3, [r3, #4]
 8008bde:	4313      	orrs	r3, r2
 8008be0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8008be8:	683b      	ldr	r3, [r7, #0]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	4313      	orrs	r3, r2
 8008bee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008bf6:	683b      	ldr	r3, [r7, #0]
 8008bf8:	691b      	ldr	r3, [r3, #16]
 8008bfa:	4313      	orrs	r3, r2
 8008bfc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8008c04:	683b      	ldr	r3, [r7, #0]
 8008c06:	695b      	ldr	r3, [r3, #20]
 8008c08:	4313      	orrs	r3, r2
 8008c0a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8008c12:	683b      	ldr	r3, [r7, #0]
 8008c14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c16:	4313      	orrs	r3, r2
 8008c18:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8008c20:	683b      	ldr	r3, [r7, #0]
 8008c22:	699b      	ldr	r3, [r3, #24]
 8008c24:	041b      	lsls	r3, r3, #16
 8008c26:	4313      	orrs	r3, r2
 8008c28:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8008c30:	683b      	ldr	r3, [r7, #0]
 8008c32:	69db      	ldr	r3, [r3, #28]
 8008c34:	4313      	orrs	r3, r2
 8008c36:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	4a19      	ldr	r2, [pc, #100]	@ (8008ca4 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 8008c3e:	4293      	cmp	r3, r2
 8008c40:	d004      	beq.n	8008c4c <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	4a18      	ldr	r2, [pc, #96]	@ (8008ca8 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 8008c48:	4293      	cmp	r3, r2
 8008c4a:	d11c      	bne.n	8008c86 <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8008c52:	683b      	ldr	r3, [r7, #0]
 8008c54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c56:	051b      	lsls	r3, r3, #20
 8008c58:	4313      	orrs	r3, r2
 8008c5a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8008c62:	683b      	ldr	r3, [r7, #0]
 8008c64:	6a1b      	ldr	r3, [r3, #32]
 8008c66:	4313      	orrs	r3, r2
 8008c68:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8008c70:	683b      	ldr	r3, [r7, #0]
 8008c72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c74:	4313      	orrs	r3, r2
 8008c76:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8008c7e:	683b      	ldr	r3, [r7, #0]
 8008c80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c82:	4313      	orrs	r3, r2
 8008c84:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	68fa      	ldr	r2, [r7, #12]
 8008c8c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	2200      	movs	r2, #0
 8008c92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008c96:	2300      	movs	r3, #0
}
 8008c98:	4618      	mov	r0, r3
 8008c9a:	3714      	adds	r7, #20
 8008c9c:	46bd      	mov	sp, r7
 8008c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca2:	4770      	bx	lr
 8008ca4:	40012c00 	.word	0x40012c00
 8008ca8:	40013400 	.word	0x40013400

08008cac <HAL_TIMEx_EnableDeadTimePreload>:
  * @brief  Enable deadtime preload
  * @param  htim TIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_EnableDeadTimePreload(TIM_HandleTypeDef *htim)
{
 8008cac:	b480      	push	{r7}
 8008cae:	b083      	sub	sp, #12
 8008cb0:	af00      	add	r7, sp, #0
 8008cb2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));

  SET_BIT(htim->Instance->DTR2, TIM_DTR2_DTPE);
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8008cc2:	655a      	str	r2, [r3, #84]	@ 0x54
  return HAL_OK;
 8008cc4:	2300      	movs	r3, #0
}
 8008cc6:	4618      	mov	r0, r3
 8008cc8:	370c      	adds	r7, #12
 8008cca:	46bd      	mov	sp, r7
 8008ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd0:	4770      	bx	lr

08008cd2 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008cd2:	b480      	push	{r7}
 8008cd4:	b083      	sub	sp, #12
 8008cd6:	af00      	add	r7, sp, #0
 8008cd8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008cda:	bf00      	nop
 8008cdc:	370c      	adds	r7, #12
 8008cde:	46bd      	mov	sp, r7
 8008ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce4:	4770      	bx	lr

08008ce6 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008ce6:	b480      	push	{r7}
 8008ce8:	b083      	sub	sp, #12
 8008cea:	af00      	add	r7, sp, #0
 8008cec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008cee:	bf00      	nop
 8008cf0:	370c      	adds	r7, #12
 8008cf2:	46bd      	mov	sp, r7
 8008cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cf8:	4770      	bx	lr

08008cfa <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008cfa:	b480      	push	{r7}
 8008cfc:	b083      	sub	sp, #12
 8008cfe:	af00      	add	r7, sp, #0
 8008d00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008d02:	bf00      	nop
 8008d04:	370c      	adds	r7, #12
 8008d06:	46bd      	mov	sp, r7
 8008d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d0c:	4770      	bx	lr

08008d0e <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8008d0e:	b480      	push	{r7}
 8008d10:	b083      	sub	sp, #12
 8008d12:	af00      	add	r7, sp, #0
 8008d14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8008d16:	bf00      	nop
 8008d18:	370c      	adds	r7, #12
 8008d1a:	46bd      	mov	sp, r7
 8008d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d20:	4770      	bx	lr

08008d22 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8008d22:	b480      	push	{r7}
 8008d24:	b083      	sub	sp, #12
 8008d26:	af00      	add	r7, sp, #0
 8008d28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8008d2a:	bf00      	nop
 8008d2c:	370c      	adds	r7, #12
 8008d2e:	46bd      	mov	sp, r7
 8008d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d34:	4770      	bx	lr

08008d36 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8008d36:	b480      	push	{r7}
 8008d38:	b083      	sub	sp, #12
 8008d3a:	af00      	add	r7, sp, #0
 8008d3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8008d3e:	bf00      	nop
 8008d40:	370c      	adds	r7, #12
 8008d42:	46bd      	mov	sp, r7
 8008d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d48:	4770      	bx	lr

08008d4a <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8008d4a:	b480      	push	{r7}
 8008d4c:	b083      	sub	sp, #12
 8008d4e:	af00      	add	r7, sp, #0
 8008d50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8008d52:	bf00      	nop
 8008d54:	370c      	adds	r7, #12
 8008d56:	46bd      	mov	sp, r7
 8008d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d5c:	4770      	bx	lr

08008d5e <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8008d5e:	b480      	push	{r7}
 8008d60:	b087      	sub	sp, #28
 8008d62:	af00      	add	r7, sp, #0
 8008d64:	60f8      	str	r0, [r7, #12]
 8008d66:	60b9      	str	r1, [r7, #8]
 8008d68:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 8008d6a:	68bb      	ldr	r3, [r7, #8]
 8008d6c:	f003 030f 	and.w	r3, r3, #15
 8008d70:	2204      	movs	r2, #4
 8008d72:	fa02 f303 	lsl.w	r3, r2, r3
 8008d76:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	6a1a      	ldr	r2, [r3, #32]
 8008d7c:	697b      	ldr	r3, [r7, #20]
 8008d7e:	43db      	mvns	r3, r3
 8008d80:	401a      	ands	r2, r3
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	6a1a      	ldr	r2, [r3, #32]
 8008d8a:	68bb      	ldr	r3, [r7, #8]
 8008d8c:	f003 030f 	and.w	r3, r3, #15
 8008d90:	6879      	ldr	r1, [r7, #4]
 8008d92:	fa01 f303 	lsl.w	r3, r1, r3
 8008d96:	431a      	orrs	r2, r3
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	621a      	str	r2, [r3, #32]
}
 8008d9c:	bf00      	nop
 8008d9e:	371c      	adds	r7, #28
 8008da0:	46bd      	mov	sp, r7
 8008da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da6:	4770      	bx	lr

08008da8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008da8:	b580      	push	{r7, lr}
 8008daa:	b082      	sub	sp, #8
 8008dac:	af00      	add	r7, sp, #0
 8008dae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d101      	bne.n	8008dba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008db6:	2301      	movs	r3, #1
 8008db8:	e042      	b.n	8008e40 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d106      	bne.n	8008dd2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	2200      	movs	r2, #0
 8008dc8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008dcc:	6878      	ldr	r0, [r7, #4]
 8008dce:	f000 f83b 	bl	8008e48 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	2224      	movs	r2, #36	@ 0x24
 8008dd6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	681a      	ldr	r2, [r3, #0]
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	f022 0201 	bic.w	r2, r2, #1
 8008de8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d002      	beq.n	8008df8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8008df2:	6878      	ldr	r0, [r7, #4]
 8008df4:	f000 fafe 	bl	80093f4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008df8:	6878      	ldr	r0, [r7, #4]
 8008dfa:	f000 f82f 	bl	8008e5c <UART_SetConfig>
 8008dfe:	4603      	mov	r3, r0
 8008e00:	2b01      	cmp	r3, #1
 8008e02:	d101      	bne.n	8008e08 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8008e04:	2301      	movs	r3, #1
 8008e06:	e01b      	b.n	8008e40 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	685a      	ldr	r2, [r3, #4]
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008e16:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	689a      	ldr	r2, [r3, #8]
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008e26:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	681a      	ldr	r2, [r3, #0]
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	f042 0201 	orr.w	r2, r2, #1
 8008e36:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008e38:	6878      	ldr	r0, [r7, #4]
 8008e3a:	f000 fb7d 	bl	8009538 <UART_CheckIdleState>
 8008e3e:	4603      	mov	r3, r0
}
 8008e40:	4618      	mov	r0, r3
 8008e42:	3708      	adds	r7, #8
 8008e44:	46bd      	mov	sp, r7
 8008e46:	bd80      	pop	{r7, pc}

08008e48 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8008e48:	b480      	push	{r7}
 8008e4a:	b083      	sub	sp, #12
 8008e4c:	af00      	add	r7, sp, #0
 8008e4e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8008e50:	bf00      	nop
 8008e52:	370c      	adds	r7, #12
 8008e54:	46bd      	mov	sp, r7
 8008e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e5a:	4770      	bx	lr

08008e5c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008e5c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008e60:	b08c      	sub	sp, #48	@ 0x30
 8008e62:	af00      	add	r7, sp, #0
 8008e64:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008e66:	2300      	movs	r3, #0
 8008e68:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008e6c:	697b      	ldr	r3, [r7, #20]
 8008e6e:	689a      	ldr	r2, [r3, #8]
 8008e70:	697b      	ldr	r3, [r7, #20]
 8008e72:	691b      	ldr	r3, [r3, #16]
 8008e74:	431a      	orrs	r2, r3
 8008e76:	697b      	ldr	r3, [r7, #20]
 8008e78:	695b      	ldr	r3, [r3, #20]
 8008e7a:	431a      	orrs	r2, r3
 8008e7c:	697b      	ldr	r3, [r7, #20]
 8008e7e:	69db      	ldr	r3, [r3, #28]
 8008e80:	4313      	orrs	r3, r2
 8008e82:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008e84:	697b      	ldr	r3, [r7, #20]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	681a      	ldr	r2, [r3, #0]
 8008e8a:	4bab      	ldr	r3, [pc, #684]	@ (8009138 <UART_SetConfig+0x2dc>)
 8008e8c:	4013      	ands	r3, r2
 8008e8e:	697a      	ldr	r2, [r7, #20]
 8008e90:	6812      	ldr	r2, [r2, #0]
 8008e92:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008e94:	430b      	orrs	r3, r1
 8008e96:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008e98:	697b      	ldr	r3, [r7, #20]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	685b      	ldr	r3, [r3, #4]
 8008e9e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008ea2:	697b      	ldr	r3, [r7, #20]
 8008ea4:	68da      	ldr	r2, [r3, #12]
 8008ea6:	697b      	ldr	r3, [r7, #20]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	430a      	orrs	r2, r1
 8008eac:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008eae:	697b      	ldr	r3, [r7, #20]
 8008eb0:	699b      	ldr	r3, [r3, #24]
 8008eb2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008eb4:	697b      	ldr	r3, [r7, #20]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	4aa0      	ldr	r2, [pc, #640]	@ (800913c <UART_SetConfig+0x2e0>)
 8008eba:	4293      	cmp	r3, r2
 8008ebc:	d004      	beq.n	8008ec8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008ebe:	697b      	ldr	r3, [r7, #20]
 8008ec0:	6a1b      	ldr	r3, [r3, #32]
 8008ec2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008ec4:	4313      	orrs	r3, r2
 8008ec6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008ec8:	697b      	ldr	r3, [r7, #20]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	689b      	ldr	r3, [r3, #8]
 8008ece:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8008ed2:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8008ed6:	697a      	ldr	r2, [r7, #20]
 8008ed8:	6812      	ldr	r2, [r2, #0]
 8008eda:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008edc:	430b      	orrs	r3, r1
 8008ede:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008ee0:	697b      	ldr	r3, [r7, #20]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ee6:	f023 010f 	bic.w	r1, r3, #15
 8008eea:	697b      	ldr	r3, [r7, #20]
 8008eec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008eee:	697b      	ldr	r3, [r7, #20]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	430a      	orrs	r2, r1
 8008ef4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008ef6:	697b      	ldr	r3, [r7, #20]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	4a91      	ldr	r2, [pc, #580]	@ (8009140 <UART_SetConfig+0x2e4>)
 8008efc:	4293      	cmp	r3, r2
 8008efe:	d125      	bne.n	8008f4c <UART_SetConfig+0xf0>
 8008f00:	4b90      	ldr	r3, [pc, #576]	@ (8009144 <UART_SetConfig+0x2e8>)
 8008f02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008f06:	f003 0303 	and.w	r3, r3, #3
 8008f0a:	2b03      	cmp	r3, #3
 8008f0c:	d81a      	bhi.n	8008f44 <UART_SetConfig+0xe8>
 8008f0e:	a201      	add	r2, pc, #4	@ (adr r2, 8008f14 <UART_SetConfig+0xb8>)
 8008f10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f14:	08008f25 	.word	0x08008f25
 8008f18:	08008f35 	.word	0x08008f35
 8008f1c:	08008f2d 	.word	0x08008f2d
 8008f20:	08008f3d 	.word	0x08008f3d
 8008f24:	2301      	movs	r3, #1
 8008f26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f2a:	e0d6      	b.n	80090da <UART_SetConfig+0x27e>
 8008f2c:	2302      	movs	r3, #2
 8008f2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f32:	e0d2      	b.n	80090da <UART_SetConfig+0x27e>
 8008f34:	2304      	movs	r3, #4
 8008f36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f3a:	e0ce      	b.n	80090da <UART_SetConfig+0x27e>
 8008f3c:	2308      	movs	r3, #8
 8008f3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f42:	e0ca      	b.n	80090da <UART_SetConfig+0x27e>
 8008f44:	2310      	movs	r3, #16
 8008f46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f4a:	e0c6      	b.n	80090da <UART_SetConfig+0x27e>
 8008f4c:	697b      	ldr	r3, [r7, #20]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	4a7d      	ldr	r2, [pc, #500]	@ (8009148 <UART_SetConfig+0x2ec>)
 8008f52:	4293      	cmp	r3, r2
 8008f54:	d138      	bne.n	8008fc8 <UART_SetConfig+0x16c>
 8008f56:	4b7b      	ldr	r3, [pc, #492]	@ (8009144 <UART_SetConfig+0x2e8>)
 8008f58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008f5c:	f003 030c 	and.w	r3, r3, #12
 8008f60:	2b0c      	cmp	r3, #12
 8008f62:	d82d      	bhi.n	8008fc0 <UART_SetConfig+0x164>
 8008f64:	a201      	add	r2, pc, #4	@ (adr r2, 8008f6c <UART_SetConfig+0x110>)
 8008f66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f6a:	bf00      	nop
 8008f6c:	08008fa1 	.word	0x08008fa1
 8008f70:	08008fc1 	.word	0x08008fc1
 8008f74:	08008fc1 	.word	0x08008fc1
 8008f78:	08008fc1 	.word	0x08008fc1
 8008f7c:	08008fb1 	.word	0x08008fb1
 8008f80:	08008fc1 	.word	0x08008fc1
 8008f84:	08008fc1 	.word	0x08008fc1
 8008f88:	08008fc1 	.word	0x08008fc1
 8008f8c:	08008fa9 	.word	0x08008fa9
 8008f90:	08008fc1 	.word	0x08008fc1
 8008f94:	08008fc1 	.word	0x08008fc1
 8008f98:	08008fc1 	.word	0x08008fc1
 8008f9c:	08008fb9 	.word	0x08008fb9
 8008fa0:	2300      	movs	r3, #0
 8008fa2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008fa6:	e098      	b.n	80090da <UART_SetConfig+0x27e>
 8008fa8:	2302      	movs	r3, #2
 8008faa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008fae:	e094      	b.n	80090da <UART_SetConfig+0x27e>
 8008fb0:	2304      	movs	r3, #4
 8008fb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008fb6:	e090      	b.n	80090da <UART_SetConfig+0x27e>
 8008fb8:	2308      	movs	r3, #8
 8008fba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008fbe:	e08c      	b.n	80090da <UART_SetConfig+0x27e>
 8008fc0:	2310      	movs	r3, #16
 8008fc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008fc6:	e088      	b.n	80090da <UART_SetConfig+0x27e>
 8008fc8:	697b      	ldr	r3, [r7, #20]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	4a5f      	ldr	r2, [pc, #380]	@ (800914c <UART_SetConfig+0x2f0>)
 8008fce:	4293      	cmp	r3, r2
 8008fd0:	d125      	bne.n	800901e <UART_SetConfig+0x1c2>
 8008fd2:	4b5c      	ldr	r3, [pc, #368]	@ (8009144 <UART_SetConfig+0x2e8>)
 8008fd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008fd8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008fdc:	2b30      	cmp	r3, #48	@ 0x30
 8008fde:	d016      	beq.n	800900e <UART_SetConfig+0x1b2>
 8008fe0:	2b30      	cmp	r3, #48	@ 0x30
 8008fe2:	d818      	bhi.n	8009016 <UART_SetConfig+0x1ba>
 8008fe4:	2b20      	cmp	r3, #32
 8008fe6:	d00a      	beq.n	8008ffe <UART_SetConfig+0x1a2>
 8008fe8:	2b20      	cmp	r3, #32
 8008fea:	d814      	bhi.n	8009016 <UART_SetConfig+0x1ba>
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d002      	beq.n	8008ff6 <UART_SetConfig+0x19a>
 8008ff0:	2b10      	cmp	r3, #16
 8008ff2:	d008      	beq.n	8009006 <UART_SetConfig+0x1aa>
 8008ff4:	e00f      	b.n	8009016 <UART_SetConfig+0x1ba>
 8008ff6:	2300      	movs	r3, #0
 8008ff8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008ffc:	e06d      	b.n	80090da <UART_SetConfig+0x27e>
 8008ffe:	2302      	movs	r3, #2
 8009000:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009004:	e069      	b.n	80090da <UART_SetConfig+0x27e>
 8009006:	2304      	movs	r3, #4
 8009008:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800900c:	e065      	b.n	80090da <UART_SetConfig+0x27e>
 800900e:	2308      	movs	r3, #8
 8009010:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009014:	e061      	b.n	80090da <UART_SetConfig+0x27e>
 8009016:	2310      	movs	r3, #16
 8009018:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800901c:	e05d      	b.n	80090da <UART_SetConfig+0x27e>
 800901e:	697b      	ldr	r3, [r7, #20]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	4a4b      	ldr	r2, [pc, #300]	@ (8009150 <UART_SetConfig+0x2f4>)
 8009024:	4293      	cmp	r3, r2
 8009026:	d125      	bne.n	8009074 <UART_SetConfig+0x218>
 8009028:	4b46      	ldr	r3, [pc, #280]	@ (8009144 <UART_SetConfig+0x2e8>)
 800902a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800902e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8009032:	2bc0      	cmp	r3, #192	@ 0xc0
 8009034:	d016      	beq.n	8009064 <UART_SetConfig+0x208>
 8009036:	2bc0      	cmp	r3, #192	@ 0xc0
 8009038:	d818      	bhi.n	800906c <UART_SetConfig+0x210>
 800903a:	2b80      	cmp	r3, #128	@ 0x80
 800903c:	d00a      	beq.n	8009054 <UART_SetConfig+0x1f8>
 800903e:	2b80      	cmp	r3, #128	@ 0x80
 8009040:	d814      	bhi.n	800906c <UART_SetConfig+0x210>
 8009042:	2b00      	cmp	r3, #0
 8009044:	d002      	beq.n	800904c <UART_SetConfig+0x1f0>
 8009046:	2b40      	cmp	r3, #64	@ 0x40
 8009048:	d008      	beq.n	800905c <UART_SetConfig+0x200>
 800904a:	e00f      	b.n	800906c <UART_SetConfig+0x210>
 800904c:	2300      	movs	r3, #0
 800904e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009052:	e042      	b.n	80090da <UART_SetConfig+0x27e>
 8009054:	2302      	movs	r3, #2
 8009056:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800905a:	e03e      	b.n	80090da <UART_SetConfig+0x27e>
 800905c:	2304      	movs	r3, #4
 800905e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009062:	e03a      	b.n	80090da <UART_SetConfig+0x27e>
 8009064:	2308      	movs	r3, #8
 8009066:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800906a:	e036      	b.n	80090da <UART_SetConfig+0x27e>
 800906c:	2310      	movs	r3, #16
 800906e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009072:	e032      	b.n	80090da <UART_SetConfig+0x27e>
 8009074:	697b      	ldr	r3, [r7, #20]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	4a30      	ldr	r2, [pc, #192]	@ (800913c <UART_SetConfig+0x2e0>)
 800907a:	4293      	cmp	r3, r2
 800907c:	d12a      	bne.n	80090d4 <UART_SetConfig+0x278>
 800907e:	4b31      	ldr	r3, [pc, #196]	@ (8009144 <UART_SetConfig+0x2e8>)
 8009080:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009084:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8009088:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800908c:	d01a      	beq.n	80090c4 <UART_SetConfig+0x268>
 800908e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009092:	d81b      	bhi.n	80090cc <UART_SetConfig+0x270>
 8009094:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009098:	d00c      	beq.n	80090b4 <UART_SetConfig+0x258>
 800909a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800909e:	d815      	bhi.n	80090cc <UART_SetConfig+0x270>
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d003      	beq.n	80090ac <UART_SetConfig+0x250>
 80090a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80090a8:	d008      	beq.n	80090bc <UART_SetConfig+0x260>
 80090aa:	e00f      	b.n	80090cc <UART_SetConfig+0x270>
 80090ac:	2300      	movs	r3, #0
 80090ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090b2:	e012      	b.n	80090da <UART_SetConfig+0x27e>
 80090b4:	2302      	movs	r3, #2
 80090b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090ba:	e00e      	b.n	80090da <UART_SetConfig+0x27e>
 80090bc:	2304      	movs	r3, #4
 80090be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090c2:	e00a      	b.n	80090da <UART_SetConfig+0x27e>
 80090c4:	2308      	movs	r3, #8
 80090c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090ca:	e006      	b.n	80090da <UART_SetConfig+0x27e>
 80090cc:	2310      	movs	r3, #16
 80090ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090d2:	e002      	b.n	80090da <UART_SetConfig+0x27e>
 80090d4:	2310      	movs	r3, #16
 80090d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80090da:	697b      	ldr	r3, [r7, #20]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	4a17      	ldr	r2, [pc, #92]	@ (800913c <UART_SetConfig+0x2e0>)
 80090e0:	4293      	cmp	r3, r2
 80090e2:	f040 80a8 	bne.w	8009236 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80090e6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80090ea:	2b08      	cmp	r3, #8
 80090ec:	d834      	bhi.n	8009158 <UART_SetConfig+0x2fc>
 80090ee:	a201      	add	r2, pc, #4	@ (adr r2, 80090f4 <UART_SetConfig+0x298>)
 80090f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090f4:	08009119 	.word	0x08009119
 80090f8:	08009159 	.word	0x08009159
 80090fc:	08009121 	.word	0x08009121
 8009100:	08009159 	.word	0x08009159
 8009104:	08009127 	.word	0x08009127
 8009108:	08009159 	.word	0x08009159
 800910c:	08009159 	.word	0x08009159
 8009110:	08009159 	.word	0x08009159
 8009114:	0800912f 	.word	0x0800912f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009118:	f7fd fee4 	bl	8006ee4 <HAL_RCC_GetPCLK1Freq>
 800911c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800911e:	e021      	b.n	8009164 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009120:	4b0c      	ldr	r3, [pc, #48]	@ (8009154 <UART_SetConfig+0x2f8>)
 8009122:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009124:	e01e      	b.n	8009164 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009126:	f7fd fe6f 	bl	8006e08 <HAL_RCC_GetSysClockFreq>
 800912a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800912c:	e01a      	b.n	8009164 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800912e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009132:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009134:	e016      	b.n	8009164 <UART_SetConfig+0x308>
 8009136:	bf00      	nop
 8009138:	cfff69f3 	.word	0xcfff69f3
 800913c:	40008000 	.word	0x40008000
 8009140:	40013800 	.word	0x40013800
 8009144:	40021000 	.word	0x40021000
 8009148:	40004400 	.word	0x40004400
 800914c:	40004800 	.word	0x40004800
 8009150:	40004c00 	.word	0x40004c00
 8009154:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8009158:	2300      	movs	r3, #0
 800915a:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800915c:	2301      	movs	r3, #1
 800915e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009162:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009164:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009166:	2b00      	cmp	r3, #0
 8009168:	f000 812a 	beq.w	80093c0 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800916c:	697b      	ldr	r3, [r7, #20]
 800916e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009170:	4a9e      	ldr	r2, [pc, #632]	@ (80093ec <UART_SetConfig+0x590>)
 8009172:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009176:	461a      	mov	r2, r3
 8009178:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800917a:	fbb3 f3f2 	udiv	r3, r3, r2
 800917e:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009180:	697b      	ldr	r3, [r7, #20]
 8009182:	685a      	ldr	r2, [r3, #4]
 8009184:	4613      	mov	r3, r2
 8009186:	005b      	lsls	r3, r3, #1
 8009188:	4413      	add	r3, r2
 800918a:	69ba      	ldr	r2, [r7, #24]
 800918c:	429a      	cmp	r2, r3
 800918e:	d305      	bcc.n	800919c <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009190:	697b      	ldr	r3, [r7, #20]
 8009192:	685b      	ldr	r3, [r3, #4]
 8009194:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009196:	69ba      	ldr	r2, [r7, #24]
 8009198:	429a      	cmp	r2, r3
 800919a:	d903      	bls.n	80091a4 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800919c:	2301      	movs	r3, #1
 800919e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80091a2:	e10d      	b.n	80093c0 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80091a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091a6:	2200      	movs	r2, #0
 80091a8:	60bb      	str	r3, [r7, #8]
 80091aa:	60fa      	str	r2, [r7, #12]
 80091ac:	697b      	ldr	r3, [r7, #20]
 80091ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091b0:	4a8e      	ldr	r2, [pc, #568]	@ (80093ec <UART_SetConfig+0x590>)
 80091b2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80091b6:	b29b      	uxth	r3, r3
 80091b8:	2200      	movs	r2, #0
 80091ba:	603b      	str	r3, [r7, #0]
 80091bc:	607a      	str	r2, [r7, #4]
 80091be:	e9d7 2300 	ldrd	r2, r3, [r7]
 80091c2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80091c6:	f7f7 f82b 	bl	8000220 <__aeabi_uldivmod>
 80091ca:	4602      	mov	r2, r0
 80091cc:	460b      	mov	r3, r1
 80091ce:	4610      	mov	r0, r2
 80091d0:	4619      	mov	r1, r3
 80091d2:	f04f 0200 	mov.w	r2, #0
 80091d6:	f04f 0300 	mov.w	r3, #0
 80091da:	020b      	lsls	r3, r1, #8
 80091dc:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80091e0:	0202      	lsls	r2, r0, #8
 80091e2:	6979      	ldr	r1, [r7, #20]
 80091e4:	6849      	ldr	r1, [r1, #4]
 80091e6:	0849      	lsrs	r1, r1, #1
 80091e8:	2000      	movs	r0, #0
 80091ea:	460c      	mov	r4, r1
 80091ec:	4605      	mov	r5, r0
 80091ee:	eb12 0804 	adds.w	r8, r2, r4
 80091f2:	eb43 0905 	adc.w	r9, r3, r5
 80091f6:	697b      	ldr	r3, [r7, #20]
 80091f8:	685b      	ldr	r3, [r3, #4]
 80091fa:	2200      	movs	r2, #0
 80091fc:	469a      	mov	sl, r3
 80091fe:	4693      	mov	fp, r2
 8009200:	4652      	mov	r2, sl
 8009202:	465b      	mov	r3, fp
 8009204:	4640      	mov	r0, r8
 8009206:	4649      	mov	r1, r9
 8009208:	f7f7 f80a 	bl	8000220 <__aeabi_uldivmod>
 800920c:	4602      	mov	r2, r0
 800920e:	460b      	mov	r3, r1
 8009210:	4613      	mov	r3, r2
 8009212:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009214:	6a3b      	ldr	r3, [r7, #32]
 8009216:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800921a:	d308      	bcc.n	800922e <UART_SetConfig+0x3d2>
 800921c:	6a3b      	ldr	r3, [r7, #32]
 800921e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009222:	d204      	bcs.n	800922e <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8009224:	697b      	ldr	r3, [r7, #20]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	6a3a      	ldr	r2, [r7, #32]
 800922a:	60da      	str	r2, [r3, #12]
 800922c:	e0c8      	b.n	80093c0 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800922e:	2301      	movs	r3, #1
 8009230:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009234:	e0c4      	b.n	80093c0 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009236:	697b      	ldr	r3, [r7, #20]
 8009238:	69db      	ldr	r3, [r3, #28]
 800923a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800923e:	d167      	bne.n	8009310 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8009240:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009244:	2b08      	cmp	r3, #8
 8009246:	d828      	bhi.n	800929a <UART_SetConfig+0x43e>
 8009248:	a201      	add	r2, pc, #4	@ (adr r2, 8009250 <UART_SetConfig+0x3f4>)
 800924a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800924e:	bf00      	nop
 8009250:	08009275 	.word	0x08009275
 8009254:	0800927d 	.word	0x0800927d
 8009258:	08009285 	.word	0x08009285
 800925c:	0800929b 	.word	0x0800929b
 8009260:	0800928b 	.word	0x0800928b
 8009264:	0800929b 	.word	0x0800929b
 8009268:	0800929b 	.word	0x0800929b
 800926c:	0800929b 	.word	0x0800929b
 8009270:	08009293 	.word	0x08009293
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009274:	f7fd fe36 	bl	8006ee4 <HAL_RCC_GetPCLK1Freq>
 8009278:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800927a:	e014      	b.n	80092a6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800927c:	f7fd fe48 	bl	8006f10 <HAL_RCC_GetPCLK2Freq>
 8009280:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009282:	e010      	b.n	80092a6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009284:	4b5a      	ldr	r3, [pc, #360]	@ (80093f0 <UART_SetConfig+0x594>)
 8009286:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009288:	e00d      	b.n	80092a6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800928a:	f7fd fdbd 	bl	8006e08 <HAL_RCC_GetSysClockFreq>
 800928e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009290:	e009      	b.n	80092a6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009292:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009296:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009298:	e005      	b.n	80092a6 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800929a:	2300      	movs	r3, #0
 800929c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800929e:	2301      	movs	r3, #1
 80092a0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80092a4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80092a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	f000 8089 	beq.w	80093c0 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80092ae:	697b      	ldr	r3, [r7, #20]
 80092b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092b2:	4a4e      	ldr	r2, [pc, #312]	@ (80093ec <UART_SetConfig+0x590>)
 80092b4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80092b8:	461a      	mov	r2, r3
 80092ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092bc:	fbb3 f3f2 	udiv	r3, r3, r2
 80092c0:	005a      	lsls	r2, r3, #1
 80092c2:	697b      	ldr	r3, [r7, #20]
 80092c4:	685b      	ldr	r3, [r3, #4]
 80092c6:	085b      	lsrs	r3, r3, #1
 80092c8:	441a      	add	r2, r3
 80092ca:	697b      	ldr	r3, [r7, #20]
 80092cc:	685b      	ldr	r3, [r3, #4]
 80092ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80092d2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80092d4:	6a3b      	ldr	r3, [r7, #32]
 80092d6:	2b0f      	cmp	r3, #15
 80092d8:	d916      	bls.n	8009308 <UART_SetConfig+0x4ac>
 80092da:	6a3b      	ldr	r3, [r7, #32]
 80092dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80092e0:	d212      	bcs.n	8009308 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80092e2:	6a3b      	ldr	r3, [r7, #32]
 80092e4:	b29b      	uxth	r3, r3
 80092e6:	f023 030f 	bic.w	r3, r3, #15
 80092ea:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80092ec:	6a3b      	ldr	r3, [r7, #32]
 80092ee:	085b      	lsrs	r3, r3, #1
 80092f0:	b29b      	uxth	r3, r3
 80092f2:	f003 0307 	and.w	r3, r3, #7
 80092f6:	b29a      	uxth	r2, r3
 80092f8:	8bfb      	ldrh	r3, [r7, #30]
 80092fa:	4313      	orrs	r3, r2
 80092fc:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80092fe:	697b      	ldr	r3, [r7, #20]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	8bfa      	ldrh	r2, [r7, #30]
 8009304:	60da      	str	r2, [r3, #12]
 8009306:	e05b      	b.n	80093c0 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8009308:	2301      	movs	r3, #1
 800930a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800930e:	e057      	b.n	80093c0 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009310:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009314:	2b08      	cmp	r3, #8
 8009316:	d828      	bhi.n	800936a <UART_SetConfig+0x50e>
 8009318:	a201      	add	r2, pc, #4	@ (adr r2, 8009320 <UART_SetConfig+0x4c4>)
 800931a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800931e:	bf00      	nop
 8009320:	08009345 	.word	0x08009345
 8009324:	0800934d 	.word	0x0800934d
 8009328:	08009355 	.word	0x08009355
 800932c:	0800936b 	.word	0x0800936b
 8009330:	0800935b 	.word	0x0800935b
 8009334:	0800936b 	.word	0x0800936b
 8009338:	0800936b 	.word	0x0800936b
 800933c:	0800936b 	.word	0x0800936b
 8009340:	08009363 	.word	0x08009363
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009344:	f7fd fdce 	bl	8006ee4 <HAL_RCC_GetPCLK1Freq>
 8009348:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800934a:	e014      	b.n	8009376 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800934c:	f7fd fde0 	bl	8006f10 <HAL_RCC_GetPCLK2Freq>
 8009350:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009352:	e010      	b.n	8009376 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009354:	4b26      	ldr	r3, [pc, #152]	@ (80093f0 <UART_SetConfig+0x594>)
 8009356:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009358:	e00d      	b.n	8009376 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800935a:	f7fd fd55 	bl	8006e08 <HAL_RCC_GetSysClockFreq>
 800935e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009360:	e009      	b.n	8009376 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009362:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009366:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009368:	e005      	b.n	8009376 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800936a:	2300      	movs	r3, #0
 800936c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800936e:	2301      	movs	r3, #1
 8009370:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009374:	bf00      	nop
    }

    if (pclk != 0U)
 8009376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009378:	2b00      	cmp	r3, #0
 800937a:	d021      	beq.n	80093c0 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800937c:	697b      	ldr	r3, [r7, #20]
 800937e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009380:	4a1a      	ldr	r2, [pc, #104]	@ (80093ec <UART_SetConfig+0x590>)
 8009382:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009386:	461a      	mov	r2, r3
 8009388:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800938a:	fbb3 f2f2 	udiv	r2, r3, r2
 800938e:	697b      	ldr	r3, [r7, #20]
 8009390:	685b      	ldr	r3, [r3, #4]
 8009392:	085b      	lsrs	r3, r3, #1
 8009394:	441a      	add	r2, r3
 8009396:	697b      	ldr	r3, [r7, #20]
 8009398:	685b      	ldr	r3, [r3, #4]
 800939a:	fbb2 f3f3 	udiv	r3, r2, r3
 800939e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80093a0:	6a3b      	ldr	r3, [r7, #32]
 80093a2:	2b0f      	cmp	r3, #15
 80093a4:	d909      	bls.n	80093ba <UART_SetConfig+0x55e>
 80093a6:	6a3b      	ldr	r3, [r7, #32]
 80093a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80093ac:	d205      	bcs.n	80093ba <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80093ae:	6a3b      	ldr	r3, [r7, #32]
 80093b0:	b29a      	uxth	r2, r3
 80093b2:	697b      	ldr	r3, [r7, #20]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	60da      	str	r2, [r3, #12]
 80093b8:	e002      	b.n	80093c0 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80093ba:	2301      	movs	r3, #1
 80093bc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80093c0:	697b      	ldr	r3, [r7, #20]
 80093c2:	2201      	movs	r2, #1
 80093c4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80093c8:	697b      	ldr	r3, [r7, #20]
 80093ca:	2201      	movs	r2, #1
 80093cc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80093d0:	697b      	ldr	r3, [r7, #20]
 80093d2:	2200      	movs	r2, #0
 80093d4:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80093d6:	697b      	ldr	r3, [r7, #20]
 80093d8:	2200      	movs	r2, #0
 80093da:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80093dc:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80093e0:	4618      	mov	r0, r3
 80093e2:	3730      	adds	r7, #48	@ 0x30
 80093e4:	46bd      	mov	sp, r7
 80093e6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80093ea:	bf00      	nop
 80093ec:	0800ca30 	.word	0x0800ca30
 80093f0:	00f42400 	.word	0x00f42400

080093f4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80093f4:	b480      	push	{r7}
 80093f6:	b083      	sub	sp, #12
 80093f8:	af00      	add	r7, sp, #0
 80093fa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009400:	f003 0308 	and.w	r3, r3, #8
 8009404:	2b00      	cmp	r3, #0
 8009406:	d00a      	beq.n	800941e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	685b      	ldr	r3, [r3, #4]
 800940e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	430a      	orrs	r2, r1
 800941c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009422:	f003 0301 	and.w	r3, r3, #1
 8009426:	2b00      	cmp	r3, #0
 8009428:	d00a      	beq.n	8009440 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	685b      	ldr	r3, [r3, #4]
 8009430:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	430a      	orrs	r2, r1
 800943e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009444:	f003 0302 	and.w	r3, r3, #2
 8009448:	2b00      	cmp	r3, #0
 800944a:	d00a      	beq.n	8009462 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	685b      	ldr	r3, [r3, #4]
 8009452:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	430a      	orrs	r2, r1
 8009460:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009466:	f003 0304 	and.w	r3, r3, #4
 800946a:	2b00      	cmp	r3, #0
 800946c:	d00a      	beq.n	8009484 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	685b      	ldr	r3, [r3, #4]
 8009474:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	430a      	orrs	r2, r1
 8009482:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009488:	f003 0310 	and.w	r3, r3, #16
 800948c:	2b00      	cmp	r3, #0
 800948e:	d00a      	beq.n	80094a6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	689b      	ldr	r3, [r3, #8]
 8009496:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	430a      	orrs	r2, r1
 80094a4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094aa:	f003 0320 	and.w	r3, r3, #32
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d00a      	beq.n	80094c8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	689b      	ldr	r3, [r3, #8]
 80094b8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	430a      	orrs	r2, r1
 80094c6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d01a      	beq.n	800950a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	685b      	ldr	r3, [r3, #4]
 80094da:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	430a      	orrs	r2, r1
 80094e8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80094ee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80094f2:	d10a      	bne.n	800950a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	685b      	ldr	r3, [r3, #4]
 80094fa:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	430a      	orrs	r2, r1
 8009508:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800950e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009512:	2b00      	cmp	r3, #0
 8009514:	d00a      	beq.n	800952c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	685b      	ldr	r3, [r3, #4]
 800951c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	430a      	orrs	r2, r1
 800952a:	605a      	str	r2, [r3, #4]
  }
}
 800952c:	bf00      	nop
 800952e:	370c      	adds	r7, #12
 8009530:	46bd      	mov	sp, r7
 8009532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009536:	4770      	bx	lr

08009538 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009538:	b580      	push	{r7, lr}
 800953a:	b098      	sub	sp, #96	@ 0x60
 800953c:	af02      	add	r7, sp, #8
 800953e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	2200      	movs	r2, #0
 8009544:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009548:	f7fa f9b8 	bl	80038bc <HAL_GetTick>
 800954c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	f003 0308 	and.w	r3, r3, #8
 8009558:	2b08      	cmp	r3, #8
 800955a:	d12f      	bne.n	80095bc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800955c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009560:	9300      	str	r3, [sp, #0]
 8009562:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009564:	2200      	movs	r2, #0
 8009566:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800956a:	6878      	ldr	r0, [r7, #4]
 800956c:	f000 f88e 	bl	800968c <UART_WaitOnFlagUntilTimeout>
 8009570:	4603      	mov	r3, r0
 8009572:	2b00      	cmp	r3, #0
 8009574:	d022      	beq.n	80095bc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800957c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800957e:	e853 3f00 	ldrex	r3, [r3]
 8009582:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009584:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009586:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800958a:	653b      	str	r3, [r7, #80]	@ 0x50
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	461a      	mov	r2, r3
 8009592:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009594:	647b      	str	r3, [r7, #68]	@ 0x44
 8009596:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009598:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800959a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800959c:	e841 2300 	strex	r3, r2, [r1]
 80095a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80095a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d1e6      	bne.n	8009576 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	2220      	movs	r2, #32
 80095ac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	2200      	movs	r2, #0
 80095b4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80095b8:	2303      	movs	r3, #3
 80095ba:	e063      	b.n	8009684 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	f003 0304 	and.w	r3, r3, #4
 80095c6:	2b04      	cmp	r3, #4
 80095c8:	d149      	bne.n	800965e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80095ca:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80095ce:	9300      	str	r3, [sp, #0]
 80095d0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80095d2:	2200      	movs	r2, #0
 80095d4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80095d8:	6878      	ldr	r0, [r7, #4]
 80095da:	f000 f857 	bl	800968c <UART_WaitOnFlagUntilTimeout>
 80095de:	4603      	mov	r3, r0
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d03c      	beq.n	800965e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095ec:	e853 3f00 	ldrex	r3, [r3]
 80095f0:	623b      	str	r3, [r7, #32]
   return(result);
 80095f2:	6a3b      	ldr	r3, [r7, #32]
 80095f4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80095f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	461a      	mov	r2, r3
 8009600:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009602:	633b      	str	r3, [r7, #48]	@ 0x30
 8009604:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009606:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009608:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800960a:	e841 2300 	strex	r3, r2, [r1]
 800960e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009610:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009612:	2b00      	cmp	r3, #0
 8009614:	d1e6      	bne.n	80095e4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	3308      	adds	r3, #8
 800961c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800961e:	693b      	ldr	r3, [r7, #16]
 8009620:	e853 3f00 	ldrex	r3, [r3]
 8009624:	60fb      	str	r3, [r7, #12]
   return(result);
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	f023 0301 	bic.w	r3, r3, #1
 800962c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	3308      	adds	r3, #8
 8009634:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009636:	61fa      	str	r2, [r7, #28]
 8009638:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800963a:	69b9      	ldr	r1, [r7, #24]
 800963c:	69fa      	ldr	r2, [r7, #28]
 800963e:	e841 2300 	strex	r3, r2, [r1]
 8009642:	617b      	str	r3, [r7, #20]
   return(result);
 8009644:	697b      	ldr	r3, [r7, #20]
 8009646:	2b00      	cmp	r3, #0
 8009648:	d1e5      	bne.n	8009616 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	2220      	movs	r2, #32
 800964e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	2200      	movs	r2, #0
 8009656:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800965a:	2303      	movs	r3, #3
 800965c:	e012      	b.n	8009684 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	2220      	movs	r2, #32
 8009662:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	2220      	movs	r2, #32
 800966a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	2200      	movs	r2, #0
 8009672:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	2200      	movs	r2, #0
 8009678:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	2200      	movs	r2, #0
 800967e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009682:	2300      	movs	r3, #0
}
 8009684:	4618      	mov	r0, r3
 8009686:	3758      	adds	r7, #88	@ 0x58
 8009688:	46bd      	mov	sp, r7
 800968a:	bd80      	pop	{r7, pc}

0800968c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800968c:	b580      	push	{r7, lr}
 800968e:	b084      	sub	sp, #16
 8009690:	af00      	add	r7, sp, #0
 8009692:	60f8      	str	r0, [r7, #12]
 8009694:	60b9      	str	r1, [r7, #8]
 8009696:	603b      	str	r3, [r7, #0]
 8009698:	4613      	mov	r3, r2
 800969a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800969c:	e04f      	b.n	800973e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800969e:	69bb      	ldr	r3, [r7, #24]
 80096a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80096a4:	d04b      	beq.n	800973e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80096a6:	f7fa f909 	bl	80038bc <HAL_GetTick>
 80096aa:	4602      	mov	r2, r0
 80096ac:	683b      	ldr	r3, [r7, #0]
 80096ae:	1ad3      	subs	r3, r2, r3
 80096b0:	69ba      	ldr	r2, [r7, #24]
 80096b2:	429a      	cmp	r2, r3
 80096b4:	d302      	bcc.n	80096bc <UART_WaitOnFlagUntilTimeout+0x30>
 80096b6:	69bb      	ldr	r3, [r7, #24]
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d101      	bne.n	80096c0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80096bc:	2303      	movs	r3, #3
 80096be:	e04e      	b.n	800975e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80096c0:	68fb      	ldr	r3, [r7, #12]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	f003 0304 	and.w	r3, r3, #4
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d037      	beq.n	800973e <UART_WaitOnFlagUntilTimeout+0xb2>
 80096ce:	68bb      	ldr	r3, [r7, #8]
 80096d0:	2b80      	cmp	r3, #128	@ 0x80
 80096d2:	d034      	beq.n	800973e <UART_WaitOnFlagUntilTimeout+0xb2>
 80096d4:	68bb      	ldr	r3, [r7, #8]
 80096d6:	2b40      	cmp	r3, #64	@ 0x40
 80096d8:	d031      	beq.n	800973e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	69db      	ldr	r3, [r3, #28]
 80096e0:	f003 0308 	and.w	r3, r3, #8
 80096e4:	2b08      	cmp	r3, #8
 80096e6:	d110      	bne.n	800970a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	2208      	movs	r2, #8
 80096ee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80096f0:	68f8      	ldr	r0, [r7, #12]
 80096f2:	f000 f838 	bl	8009766 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	2208      	movs	r2, #8
 80096fa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	2200      	movs	r2, #0
 8009702:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8009706:	2301      	movs	r3, #1
 8009708:	e029      	b.n	800975e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	69db      	ldr	r3, [r3, #28]
 8009710:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009714:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009718:	d111      	bne.n	800973e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009722:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009724:	68f8      	ldr	r0, [r7, #12]
 8009726:	f000 f81e 	bl	8009766 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	2220      	movs	r2, #32
 800972e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	2200      	movs	r2, #0
 8009736:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800973a:	2303      	movs	r3, #3
 800973c:	e00f      	b.n	800975e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	69da      	ldr	r2, [r3, #28]
 8009744:	68bb      	ldr	r3, [r7, #8]
 8009746:	4013      	ands	r3, r2
 8009748:	68ba      	ldr	r2, [r7, #8]
 800974a:	429a      	cmp	r2, r3
 800974c:	bf0c      	ite	eq
 800974e:	2301      	moveq	r3, #1
 8009750:	2300      	movne	r3, #0
 8009752:	b2db      	uxtb	r3, r3
 8009754:	461a      	mov	r2, r3
 8009756:	79fb      	ldrb	r3, [r7, #7]
 8009758:	429a      	cmp	r2, r3
 800975a:	d0a0      	beq.n	800969e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800975c:	2300      	movs	r3, #0
}
 800975e:	4618      	mov	r0, r3
 8009760:	3710      	adds	r7, #16
 8009762:	46bd      	mov	sp, r7
 8009764:	bd80      	pop	{r7, pc}

08009766 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009766:	b480      	push	{r7}
 8009768:	b095      	sub	sp, #84	@ 0x54
 800976a:	af00      	add	r7, sp, #0
 800976c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009774:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009776:	e853 3f00 	ldrex	r3, [r3]
 800977a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800977c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800977e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009782:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	461a      	mov	r2, r3
 800978a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800978c:	643b      	str	r3, [r7, #64]	@ 0x40
 800978e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009790:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009792:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009794:	e841 2300 	strex	r3, r2, [r1]
 8009798:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800979a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800979c:	2b00      	cmp	r3, #0
 800979e:	d1e6      	bne.n	800976e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	3308      	adds	r3, #8
 80097a6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097a8:	6a3b      	ldr	r3, [r7, #32]
 80097aa:	e853 3f00 	ldrex	r3, [r3]
 80097ae:	61fb      	str	r3, [r7, #28]
   return(result);
 80097b0:	69fb      	ldr	r3, [r7, #28]
 80097b2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80097b6:	f023 0301 	bic.w	r3, r3, #1
 80097ba:	64bb      	str	r3, [r7, #72]	@ 0x48
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	3308      	adds	r3, #8
 80097c2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80097c4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80097c6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097c8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80097ca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80097cc:	e841 2300 	strex	r3, r2, [r1]
 80097d0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80097d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d1e3      	bne.n	80097a0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80097dc:	2b01      	cmp	r3, #1
 80097de:	d118      	bne.n	8009812 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	e853 3f00 	ldrex	r3, [r3]
 80097ec:	60bb      	str	r3, [r7, #8]
   return(result);
 80097ee:	68bb      	ldr	r3, [r7, #8]
 80097f0:	f023 0310 	bic.w	r3, r3, #16
 80097f4:	647b      	str	r3, [r7, #68]	@ 0x44
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	461a      	mov	r2, r3
 80097fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80097fe:	61bb      	str	r3, [r7, #24]
 8009800:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009802:	6979      	ldr	r1, [r7, #20]
 8009804:	69ba      	ldr	r2, [r7, #24]
 8009806:	e841 2300 	strex	r3, r2, [r1]
 800980a:	613b      	str	r3, [r7, #16]
   return(result);
 800980c:	693b      	ldr	r3, [r7, #16]
 800980e:	2b00      	cmp	r3, #0
 8009810:	d1e6      	bne.n	80097e0 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	2220      	movs	r2, #32
 8009816:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	2200      	movs	r2, #0
 800981e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	2200      	movs	r2, #0
 8009824:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009826:	bf00      	nop
 8009828:	3754      	adds	r7, #84	@ 0x54
 800982a:	46bd      	mov	sp, r7
 800982c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009830:	4770      	bx	lr
	...

08009834 <__NVIC_SetPriority>:
 8009834:	b480      	push	{r7}
 8009836:	b083      	sub	sp, #12
 8009838:	af00      	add	r7, sp, #0
 800983a:	4603      	mov	r3, r0
 800983c:	6039      	str	r1, [r7, #0]
 800983e:	71fb      	strb	r3, [r7, #7]
 8009840:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009844:	2b00      	cmp	r3, #0
 8009846:	db0a      	blt.n	800985e <__NVIC_SetPriority+0x2a>
 8009848:	683b      	ldr	r3, [r7, #0]
 800984a:	b2da      	uxtb	r2, r3
 800984c:	490c      	ldr	r1, [pc, #48]	@ (8009880 <__NVIC_SetPriority+0x4c>)
 800984e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009852:	0112      	lsls	r2, r2, #4
 8009854:	b2d2      	uxtb	r2, r2
 8009856:	440b      	add	r3, r1
 8009858:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
 800985c:	e00a      	b.n	8009874 <__NVIC_SetPriority+0x40>
 800985e:	683b      	ldr	r3, [r7, #0]
 8009860:	b2da      	uxtb	r2, r3
 8009862:	4908      	ldr	r1, [pc, #32]	@ (8009884 <__NVIC_SetPriority+0x50>)
 8009864:	79fb      	ldrb	r3, [r7, #7]
 8009866:	f003 030f 	and.w	r3, r3, #15
 800986a:	3b04      	subs	r3, #4
 800986c:	0112      	lsls	r2, r2, #4
 800986e:	b2d2      	uxtb	r2, r2
 8009870:	440b      	add	r3, r1
 8009872:	761a      	strb	r2, [r3, #24]
 8009874:	bf00      	nop
 8009876:	370c      	adds	r7, #12
 8009878:	46bd      	mov	sp, r7
 800987a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800987e:	4770      	bx	lr
 8009880:	e000e100 	.word	0xe000e100
 8009884:	e000ed00 	.word	0xe000ed00

08009888 <SysTick_Handler>:
 8009888:	b580      	push	{r7, lr}
 800988a:	af00      	add	r7, sp, #0
 800988c:	4b05      	ldr	r3, [pc, #20]	@ (80098a4 <SysTick_Handler+0x1c>)
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	f001 fe94 	bl	800b5bc <xTaskGetSchedulerState>
 8009894:	4603      	mov	r3, r0
 8009896:	2b01      	cmp	r3, #1
 8009898:	d001      	beq.n	800989e <SysTick_Handler+0x16>
 800989a:	f002 fc8d 	bl	800c1b8 <xPortSysTickHandler>
 800989e:	bf00      	nop
 80098a0:	bd80      	pop	{r7, pc}
 80098a2:	bf00      	nop
 80098a4:	e000e010 	.word	0xe000e010

080098a8 <SVC_Setup>:
 80098a8:	b580      	push	{r7, lr}
 80098aa:	af00      	add	r7, sp, #0
 80098ac:	2100      	movs	r1, #0
 80098ae:	f06f 0004 	mvn.w	r0, #4
 80098b2:	f7ff ffbf 	bl	8009834 <__NVIC_SetPriority>
 80098b6:	bf00      	nop
 80098b8:	bd80      	pop	{r7, pc}
	...

080098bc <osKernelInitialize>:
 80098bc:	b480      	push	{r7}
 80098be:	b083      	sub	sp, #12
 80098c0:	af00      	add	r7, sp, #0
 80098c2:	f3ef 8305 	mrs	r3, IPSR
 80098c6:	603b      	str	r3, [r7, #0]
 80098c8:	683b      	ldr	r3, [r7, #0]
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d003      	beq.n	80098d6 <osKernelInitialize+0x1a>
 80098ce:	f06f 0305 	mvn.w	r3, #5
 80098d2:	607b      	str	r3, [r7, #4]
 80098d4:	e00c      	b.n	80098f0 <osKernelInitialize+0x34>
 80098d6:	4b0a      	ldr	r3, [pc, #40]	@ (8009900 <osKernelInitialize+0x44>)
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d105      	bne.n	80098ea <osKernelInitialize+0x2e>
 80098de:	4b08      	ldr	r3, [pc, #32]	@ (8009900 <osKernelInitialize+0x44>)
 80098e0:	2201      	movs	r2, #1
 80098e2:	601a      	str	r2, [r3, #0]
 80098e4:	2300      	movs	r3, #0
 80098e6:	607b      	str	r3, [r7, #4]
 80098e8:	e002      	b.n	80098f0 <osKernelInitialize+0x34>
 80098ea:	f04f 33ff 	mov.w	r3, #4294967295
 80098ee:	607b      	str	r3, [r7, #4]
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	4618      	mov	r0, r3
 80098f4:	370c      	adds	r7, #12
 80098f6:	46bd      	mov	sp, r7
 80098f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098fc:	4770      	bx	lr
 80098fe:	bf00      	nop
 8009900:	20000a60 	.word	0x20000a60

08009904 <osKernelStart>:
 8009904:	b580      	push	{r7, lr}
 8009906:	b082      	sub	sp, #8
 8009908:	af00      	add	r7, sp, #0
 800990a:	f3ef 8305 	mrs	r3, IPSR
 800990e:	603b      	str	r3, [r7, #0]
 8009910:	683b      	ldr	r3, [r7, #0]
 8009912:	2b00      	cmp	r3, #0
 8009914:	d003      	beq.n	800991e <osKernelStart+0x1a>
 8009916:	f06f 0305 	mvn.w	r3, #5
 800991a:	607b      	str	r3, [r7, #4]
 800991c:	e010      	b.n	8009940 <osKernelStart+0x3c>
 800991e:	4b0b      	ldr	r3, [pc, #44]	@ (800994c <osKernelStart+0x48>)
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	2b01      	cmp	r3, #1
 8009924:	d109      	bne.n	800993a <osKernelStart+0x36>
 8009926:	f7ff ffbf 	bl	80098a8 <SVC_Setup>
 800992a:	4b08      	ldr	r3, [pc, #32]	@ (800994c <osKernelStart+0x48>)
 800992c:	2202      	movs	r2, #2
 800992e:	601a      	str	r2, [r3, #0]
 8009930:	f001 f9ce 	bl	800acd0 <vTaskStartScheduler>
 8009934:	2300      	movs	r3, #0
 8009936:	607b      	str	r3, [r7, #4]
 8009938:	e002      	b.n	8009940 <osKernelStart+0x3c>
 800993a:	f04f 33ff 	mov.w	r3, #4294967295
 800993e:	607b      	str	r3, [r7, #4]
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	4618      	mov	r0, r3
 8009944:	3708      	adds	r7, #8
 8009946:	46bd      	mov	sp, r7
 8009948:	bd80      	pop	{r7, pc}
 800994a:	bf00      	nop
 800994c:	20000a60 	.word	0x20000a60

08009950 <osKernelGetTickCount>:
 8009950:	b580      	push	{r7, lr}
 8009952:	b082      	sub	sp, #8
 8009954:	af00      	add	r7, sp, #0
 8009956:	f3ef 8305 	mrs	r3, IPSR
 800995a:	603b      	str	r3, [r7, #0]
 800995c:	683b      	ldr	r3, [r7, #0]
 800995e:	2b00      	cmp	r3, #0
 8009960:	d003      	beq.n	800996a <osKernelGetTickCount+0x1a>
 8009962:	f001 fae1 	bl	800af28 <xTaskGetTickCountFromISR>
 8009966:	6078      	str	r0, [r7, #4]
 8009968:	e002      	b.n	8009970 <osKernelGetTickCount+0x20>
 800996a:	f001 facd 	bl	800af08 <xTaskGetTickCount>
 800996e:	6078      	str	r0, [r7, #4]
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	4618      	mov	r0, r3
 8009974:	3708      	adds	r7, #8
 8009976:	46bd      	mov	sp, r7
 8009978:	bd80      	pop	{r7, pc}

0800997a <osThreadNew>:
 800997a:	b580      	push	{r7, lr}
 800997c:	b08e      	sub	sp, #56	@ 0x38
 800997e:	af04      	add	r7, sp, #16
 8009980:	60f8      	str	r0, [r7, #12]
 8009982:	60b9      	str	r1, [r7, #8]
 8009984:	607a      	str	r2, [r7, #4]
 8009986:	2300      	movs	r3, #0
 8009988:	613b      	str	r3, [r7, #16]
 800998a:	f3ef 8305 	mrs	r3, IPSR
 800998e:	617b      	str	r3, [r7, #20]
 8009990:	697b      	ldr	r3, [r7, #20]
 8009992:	2b00      	cmp	r3, #0
 8009994:	d17e      	bne.n	8009a94 <osThreadNew+0x11a>
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	2b00      	cmp	r3, #0
 800999a:	d07b      	beq.n	8009a94 <osThreadNew+0x11a>
 800999c:	2380      	movs	r3, #128	@ 0x80
 800999e:	623b      	str	r3, [r7, #32]
 80099a0:	2318      	movs	r3, #24
 80099a2:	61fb      	str	r3, [r7, #28]
 80099a4:	2300      	movs	r3, #0
 80099a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80099a8:	f04f 33ff 	mov.w	r3, #4294967295
 80099ac:	61bb      	str	r3, [r7, #24]
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d045      	beq.n	8009a40 <osThreadNew+0xc6>
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d002      	beq.n	80099c2 <osThreadNew+0x48>
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	627b      	str	r3, [r7, #36]	@ 0x24
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	699b      	ldr	r3, [r3, #24]
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d002      	beq.n	80099d0 <osThreadNew+0x56>
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	699b      	ldr	r3, [r3, #24]
 80099ce:	61fb      	str	r3, [r7, #28]
 80099d0:	69fb      	ldr	r3, [r7, #28]
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d008      	beq.n	80099e8 <osThreadNew+0x6e>
 80099d6:	69fb      	ldr	r3, [r7, #28]
 80099d8:	2b38      	cmp	r3, #56	@ 0x38
 80099da:	d805      	bhi.n	80099e8 <osThreadNew+0x6e>
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	685b      	ldr	r3, [r3, #4]
 80099e0:	f003 0301 	and.w	r3, r3, #1
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d001      	beq.n	80099ec <osThreadNew+0x72>
 80099e8:	2300      	movs	r3, #0
 80099ea:	e054      	b.n	8009a96 <osThreadNew+0x11c>
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	695b      	ldr	r3, [r3, #20]
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	d003      	beq.n	80099fc <osThreadNew+0x82>
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	695b      	ldr	r3, [r3, #20]
 80099f8:	089b      	lsrs	r3, r3, #2
 80099fa:	623b      	str	r3, [r7, #32]
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	689b      	ldr	r3, [r3, #8]
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d00e      	beq.n	8009a22 <osThreadNew+0xa8>
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	68db      	ldr	r3, [r3, #12]
 8009a08:	2ba7      	cmp	r3, #167	@ 0xa7
 8009a0a:	d90a      	bls.n	8009a22 <osThreadNew+0xa8>
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	691b      	ldr	r3, [r3, #16]
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	d006      	beq.n	8009a22 <osThreadNew+0xa8>
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	695b      	ldr	r3, [r3, #20]
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d002      	beq.n	8009a22 <osThreadNew+0xa8>
 8009a1c:	2301      	movs	r3, #1
 8009a1e:	61bb      	str	r3, [r7, #24]
 8009a20:	e010      	b.n	8009a44 <osThreadNew+0xca>
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	689b      	ldr	r3, [r3, #8]
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	d10c      	bne.n	8009a44 <osThreadNew+0xca>
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	68db      	ldr	r3, [r3, #12]
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d108      	bne.n	8009a44 <osThreadNew+0xca>
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	691b      	ldr	r3, [r3, #16]
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d104      	bne.n	8009a44 <osThreadNew+0xca>
 8009a3a:	2300      	movs	r3, #0
 8009a3c:	61bb      	str	r3, [r7, #24]
 8009a3e:	e001      	b.n	8009a44 <osThreadNew+0xca>
 8009a40:	2300      	movs	r3, #0
 8009a42:	61bb      	str	r3, [r7, #24]
 8009a44:	69bb      	ldr	r3, [r7, #24]
 8009a46:	2b01      	cmp	r3, #1
 8009a48:	d110      	bne.n	8009a6c <osThreadNew+0xf2>
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	691b      	ldr	r3, [r3, #16]
 8009a4e:	687a      	ldr	r2, [r7, #4]
 8009a50:	6892      	ldr	r2, [r2, #8]
 8009a52:	9202      	str	r2, [sp, #8]
 8009a54:	9301      	str	r3, [sp, #4]
 8009a56:	69fb      	ldr	r3, [r7, #28]
 8009a58:	9300      	str	r3, [sp, #0]
 8009a5a:	68bb      	ldr	r3, [r7, #8]
 8009a5c:	6a3a      	ldr	r2, [r7, #32]
 8009a5e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009a60:	68f8      	ldr	r0, [r7, #12]
 8009a62:	f000 fe4d 	bl	800a700 <xTaskCreateStatic>
 8009a66:	4603      	mov	r3, r0
 8009a68:	613b      	str	r3, [r7, #16]
 8009a6a:	e013      	b.n	8009a94 <osThreadNew+0x11a>
 8009a6c:	69bb      	ldr	r3, [r7, #24]
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d110      	bne.n	8009a94 <osThreadNew+0x11a>
 8009a72:	6a3b      	ldr	r3, [r7, #32]
 8009a74:	b29a      	uxth	r2, r3
 8009a76:	f107 0310 	add.w	r3, r7, #16
 8009a7a:	9301      	str	r3, [sp, #4]
 8009a7c:	69fb      	ldr	r3, [r7, #28]
 8009a7e:	9300      	str	r3, [sp, #0]
 8009a80:	68bb      	ldr	r3, [r7, #8]
 8009a82:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009a84:	68f8      	ldr	r0, [r7, #12]
 8009a86:	f000 fe9b 	bl	800a7c0 <xTaskCreate>
 8009a8a:	4603      	mov	r3, r0
 8009a8c:	2b01      	cmp	r3, #1
 8009a8e:	d001      	beq.n	8009a94 <osThreadNew+0x11a>
 8009a90:	2300      	movs	r3, #0
 8009a92:	613b      	str	r3, [r7, #16]
 8009a94:	693b      	ldr	r3, [r7, #16]
 8009a96:	4618      	mov	r0, r3
 8009a98:	3728      	adds	r7, #40	@ 0x28
 8009a9a:	46bd      	mov	sp, r7
 8009a9c:	bd80      	pop	{r7, pc}

08009a9e <osThreadExit>:
 8009a9e:	b580      	push	{r7, lr}
 8009aa0:	af00      	add	r7, sp, #0
 8009aa2:	2000      	movs	r0, #0
 8009aa4:	f000 ffea 	bl	800aa7c <vTaskDelete>
 8009aa8:	bf00      	nop
 8009aaa:	e7fd      	b.n	8009aa8 <osThreadExit+0xa>

08009aac <osDelay>:
 8009aac:	b580      	push	{r7, lr}
 8009aae:	b084      	sub	sp, #16
 8009ab0:	af00      	add	r7, sp, #0
 8009ab2:	6078      	str	r0, [r7, #4]
 8009ab4:	f3ef 8305 	mrs	r3, IPSR
 8009ab8:	60bb      	str	r3, [r7, #8]
 8009aba:	68bb      	ldr	r3, [r7, #8]
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d003      	beq.n	8009ac8 <osDelay+0x1c>
 8009ac0:	f06f 0305 	mvn.w	r3, #5
 8009ac4:	60fb      	str	r3, [r7, #12]
 8009ac6:	e007      	b.n	8009ad8 <osDelay+0x2c>
 8009ac8:	2300      	movs	r3, #0
 8009aca:	60fb      	str	r3, [r7, #12]
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d002      	beq.n	8009ad8 <osDelay+0x2c>
 8009ad2:	6878      	ldr	r0, [r7, #4]
 8009ad4:	f001 f8c6 	bl	800ac64 <vTaskDelay>
 8009ad8:	68fb      	ldr	r3, [r7, #12]
 8009ada:	4618      	mov	r0, r3
 8009adc:	3710      	adds	r7, #16
 8009ade:	46bd      	mov	sp, r7
 8009ae0:	bd80      	pop	{r7, pc}

08009ae2 <osDelayUntil>:
 8009ae2:	b580      	push	{r7, lr}
 8009ae4:	b086      	sub	sp, #24
 8009ae6:	af00      	add	r7, sp, #0
 8009ae8:	6078      	str	r0, [r7, #4]
 8009aea:	f3ef 8305 	mrs	r3, IPSR
 8009aee:	60fb      	str	r3, [r7, #12]
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	d003      	beq.n	8009afe <osDelayUntil+0x1c>
 8009af6:	f06f 0305 	mvn.w	r3, #5
 8009afa:	617b      	str	r3, [r7, #20]
 8009afc:	e019      	b.n	8009b32 <osDelayUntil+0x50>
 8009afe:	2300      	movs	r3, #0
 8009b00:	617b      	str	r3, [r7, #20]
 8009b02:	f001 fa01 	bl	800af08 <xTaskGetTickCount>
 8009b06:	4603      	mov	r3, r0
 8009b08:	60bb      	str	r3, [r7, #8]
 8009b0a:	68bb      	ldr	r3, [r7, #8]
 8009b0c:	687a      	ldr	r2, [r7, #4]
 8009b0e:	1ad3      	subs	r3, r2, r3
 8009b10:	613b      	str	r3, [r7, #16]
 8009b12:	693b      	ldr	r3, [r7, #16]
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d009      	beq.n	8009b2c <osDelayUntil+0x4a>
 8009b18:	693b      	ldr	r3, [r7, #16]
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	db06      	blt.n	8009b2c <osDelayUntil+0x4a>
 8009b1e:	f107 0308 	add.w	r3, r7, #8
 8009b22:	6939      	ldr	r1, [r7, #16]
 8009b24:	4618      	mov	r0, r3
 8009b26:	f001 f81d 	bl	800ab64 <vTaskDelayUntil>
 8009b2a:	e002      	b.n	8009b32 <osDelayUntil+0x50>
 8009b2c:	f06f 0303 	mvn.w	r3, #3
 8009b30:	617b      	str	r3, [r7, #20]
 8009b32:	697b      	ldr	r3, [r7, #20]
 8009b34:	4618      	mov	r0, r3
 8009b36:	3718      	adds	r7, #24
 8009b38:	46bd      	mov	sp, r7
 8009b3a:	bd80      	pop	{r7, pc}

08009b3c <vApplicationGetIdleTaskMemory>:
 8009b3c:	b480      	push	{r7}
 8009b3e:	b085      	sub	sp, #20
 8009b40:	af00      	add	r7, sp, #0
 8009b42:	60f8      	str	r0, [r7, #12]
 8009b44:	60b9      	str	r1, [r7, #8]
 8009b46:	607a      	str	r2, [r7, #4]
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	4a07      	ldr	r2, [pc, #28]	@ (8009b68 <vApplicationGetIdleTaskMemory+0x2c>)
 8009b4c:	601a      	str	r2, [r3, #0]
 8009b4e:	68bb      	ldr	r3, [r7, #8]
 8009b50:	4a06      	ldr	r2, [pc, #24]	@ (8009b6c <vApplicationGetIdleTaskMemory+0x30>)
 8009b52:	601a      	str	r2, [r3, #0]
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	2280      	movs	r2, #128	@ 0x80
 8009b58:	601a      	str	r2, [r3, #0]
 8009b5a:	bf00      	nop
 8009b5c:	3714      	adds	r7, #20
 8009b5e:	46bd      	mov	sp, r7
 8009b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b64:	4770      	bx	lr
 8009b66:	bf00      	nop
 8009b68:	20000a64 	.word	0x20000a64
 8009b6c:	20000b0c 	.word	0x20000b0c

08009b70 <vApplicationGetTimerTaskMemory>:
 8009b70:	b480      	push	{r7}
 8009b72:	b085      	sub	sp, #20
 8009b74:	af00      	add	r7, sp, #0
 8009b76:	60f8      	str	r0, [r7, #12]
 8009b78:	60b9      	str	r1, [r7, #8]
 8009b7a:	607a      	str	r2, [r7, #4]
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	4a07      	ldr	r2, [pc, #28]	@ (8009b9c <vApplicationGetTimerTaskMemory+0x2c>)
 8009b80:	601a      	str	r2, [r3, #0]
 8009b82:	68bb      	ldr	r3, [r7, #8]
 8009b84:	4a06      	ldr	r2, [pc, #24]	@ (8009ba0 <vApplicationGetTimerTaskMemory+0x30>)
 8009b86:	601a      	str	r2, [r3, #0]
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009b8e:	601a      	str	r2, [r3, #0]
 8009b90:	bf00      	nop
 8009b92:	3714      	adds	r7, #20
 8009b94:	46bd      	mov	sp, r7
 8009b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b9a:	4770      	bx	lr
 8009b9c:	20000d0c 	.word	0x20000d0c
 8009ba0:	20000db4 	.word	0x20000db4

08009ba4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009ba4:	b480      	push	{r7}
 8009ba6:	b083      	sub	sp, #12
 8009ba8:	af00      	add	r7, sp, #0
 8009baa:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	f103 0208 	add.w	r2, r3, #8
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	f04f 32ff 	mov.w	r2, #4294967295
 8009bbc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	f103 0208 	add.w	r2, r3, #8
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	f103 0208 	add.w	r2, r3, #8
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	2200      	movs	r2, #0
 8009bd6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009bd8:	bf00      	nop
 8009bda:	370c      	adds	r7, #12
 8009bdc:	46bd      	mov	sp, r7
 8009bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009be2:	4770      	bx	lr

08009be4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009be4:	b480      	push	{r7}
 8009be6:	b083      	sub	sp, #12
 8009be8:	af00      	add	r7, sp, #0
 8009bea:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	2200      	movs	r2, #0
 8009bf0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009bf2:	bf00      	nop
 8009bf4:	370c      	adds	r7, #12
 8009bf6:	46bd      	mov	sp, r7
 8009bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bfc:	4770      	bx	lr

08009bfe <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009bfe:	b480      	push	{r7}
 8009c00:	b085      	sub	sp, #20
 8009c02:	af00      	add	r7, sp, #0
 8009c04:	6078      	str	r0, [r7, #4]
 8009c06:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	685b      	ldr	r3, [r3, #4]
 8009c0c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009c0e:	683b      	ldr	r3, [r7, #0]
 8009c10:	68fa      	ldr	r2, [r7, #12]
 8009c12:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	689a      	ldr	r2, [r3, #8]
 8009c18:	683b      	ldr	r3, [r7, #0]
 8009c1a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	689b      	ldr	r3, [r3, #8]
 8009c20:	683a      	ldr	r2, [r7, #0]
 8009c22:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	683a      	ldr	r2, [r7, #0]
 8009c28:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009c2a:	683b      	ldr	r3, [r7, #0]
 8009c2c:	687a      	ldr	r2, [r7, #4]
 8009c2e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	1c5a      	adds	r2, r3, #1
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	601a      	str	r2, [r3, #0]
}
 8009c3a:	bf00      	nop
 8009c3c:	3714      	adds	r7, #20
 8009c3e:	46bd      	mov	sp, r7
 8009c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c44:	4770      	bx	lr

08009c46 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009c46:	b480      	push	{r7}
 8009c48:	b085      	sub	sp, #20
 8009c4a:	af00      	add	r7, sp, #0
 8009c4c:	6078      	str	r0, [r7, #4]
 8009c4e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009c50:	683b      	ldr	r3, [r7, #0]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009c56:	68bb      	ldr	r3, [r7, #8]
 8009c58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c5c:	d103      	bne.n	8009c66 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	691b      	ldr	r3, [r3, #16]
 8009c62:	60fb      	str	r3, [r7, #12]
 8009c64:	e00c      	b.n	8009c80 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	3308      	adds	r3, #8
 8009c6a:	60fb      	str	r3, [r7, #12]
 8009c6c:	e002      	b.n	8009c74 <vListInsert+0x2e>
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	685b      	ldr	r3, [r3, #4]
 8009c72:	60fb      	str	r3, [r7, #12]
 8009c74:	68fb      	ldr	r3, [r7, #12]
 8009c76:	685b      	ldr	r3, [r3, #4]
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	68ba      	ldr	r2, [r7, #8]
 8009c7c:	429a      	cmp	r2, r3
 8009c7e:	d2f6      	bcs.n	8009c6e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	685a      	ldr	r2, [r3, #4]
 8009c84:	683b      	ldr	r3, [r7, #0]
 8009c86:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009c88:	683b      	ldr	r3, [r7, #0]
 8009c8a:	685b      	ldr	r3, [r3, #4]
 8009c8c:	683a      	ldr	r2, [r7, #0]
 8009c8e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009c90:	683b      	ldr	r3, [r7, #0]
 8009c92:	68fa      	ldr	r2, [r7, #12]
 8009c94:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	683a      	ldr	r2, [r7, #0]
 8009c9a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009c9c:	683b      	ldr	r3, [r7, #0]
 8009c9e:	687a      	ldr	r2, [r7, #4]
 8009ca0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	1c5a      	adds	r2, r3, #1
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	601a      	str	r2, [r3, #0]
}
 8009cac:	bf00      	nop
 8009cae:	3714      	adds	r7, #20
 8009cb0:	46bd      	mov	sp, r7
 8009cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cb6:	4770      	bx	lr

08009cb8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009cb8:	b480      	push	{r7}
 8009cba:	b085      	sub	sp, #20
 8009cbc:	af00      	add	r7, sp, #0
 8009cbe:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	691b      	ldr	r3, [r3, #16]
 8009cc4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	685b      	ldr	r3, [r3, #4]
 8009cca:	687a      	ldr	r2, [r7, #4]
 8009ccc:	6892      	ldr	r2, [r2, #8]
 8009cce:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	689b      	ldr	r3, [r3, #8]
 8009cd4:	687a      	ldr	r2, [r7, #4]
 8009cd6:	6852      	ldr	r2, [r2, #4]
 8009cd8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	685b      	ldr	r3, [r3, #4]
 8009cde:	687a      	ldr	r2, [r7, #4]
 8009ce0:	429a      	cmp	r2, r3
 8009ce2:	d103      	bne.n	8009cec <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	689a      	ldr	r2, [r3, #8]
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	2200      	movs	r2, #0
 8009cf0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	1e5a      	subs	r2, r3, #1
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009cfc:	68fb      	ldr	r3, [r7, #12]
 8009cfe:	681b      	ldr	r3, [r3, #0]
}
 8009d00:	4618      	mov	r0, r3
 8009d02:	3714      	adds	r7, #20
 8009d04:	46bd      	mov	sp, r7
 8009d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d0a:	4770      	bx	lr

08009d0c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009d0c:	b580      	push	{r7, lr}
 8009d0e:	b084      	sub	sp, #16
 8009d10:	af00      	add	r7, sp, #0
 8009d12:	6078      	str	r0, [r7, #4]
 8009d14:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	d10b      	bne.n	8009d38 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009d20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d24:	f383 8811 	msr	BASEPRI, r3
 8009d28:	f3bf 8f6f 	isb	sy
 8009d2c:	f3bf 8f4f 	dsb	sy
 8009d30:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8009d32:	bf00      	nop
 8009d34:	bf00      	nop
 8009d36:	e7fd      	b.n	8009d34 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8009d38:	f002 f9ae 	bl	800c098 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	681a      	ldr	r2, [r3, #0]
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d44:	68f9      	ldr	r1, [r7, #12]
 8009d46:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8009d48:	fb01 f303 	mul.w	r3, r1, r3
 8009d4c:	441a      	add	r2, r3
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	2200      	movs	r2, #0
 8009d56:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	681a      	ldr	r2, [r3, #0]
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	681a      	ldr	r2, [r3, #0]
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d68:	3b01      	subs	r3, #1
 8009d6a:	68f9      	ldr	r1, [r7, #12]
 8009d6c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8009d6e:	fb01 f303 	mul.w	r3, r1, r3
 8009d72:	441a      	add	r2, r3
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	22ff      	movs	r2, #255	@ 0xff
 8009d7c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	22ff      	movs	r2, #255	@ 0xff
 8009d84:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8009d88:	683b      	ldr	r3, [r7, #0]
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d114      	bne.n	8009db8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	691b      	ldr	r3, [r3, #16]
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	d01a      	beq.n	8009dcc <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	3310      	adds	r3, #16
 8009d9a:	4618      	mov	r0, r3
 8009d9c:	f001 fa48 	bl	800b230 <xTaskRemoveFromEventList>
 8009da0:	4603      	mov	r3, r0
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d012      	beq.n	8009dcc <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009da6:	4b0d      	ldr	r3, [pc, #52]	@ (8009ddc <xQueueGenericReset+0xd0>)
 8009da8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009dac:	601a      	str	r2, [r3, #0]
 8009dae:	f3bf 8f4f 	dsb	sy
 8009db2:	f3bf 8f6f 	isb	sy
 8009db6:	e009      	b.n	8009dcc <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	3310      	adds	r3, #16
 8009dbc:	4618      	mov	r0, r3
 8009dbe:	f7ff fef1 	bl	8009ba4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	3324      	adds	r3, #36	@ 0x24
 8009dc6:	4618      	mov	r0, r3
 8009dc8:	f7ff feec 	bl	8009ba4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009dcc:	f002 f996 	bl	800c0fc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009dd0:	2301      	movs	r3, #1
}
 8009dd2:	4618      	mov	r0, r3
 8009dd4:	3710      	adds	r7, #16
 8009dd6:	46bd      	mov	sp, r7
 8009dd8:	bd80      	pop	{r7, pc}
 8009dda:	bf00      	nop
 8009ddc:	e000ed04 	.word	0xe000ed04

08009de0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8009de0:	b580      	push	{r7, lr}
 8009de2:	b08e      	sub	sp, #56	@ 0x38
 8009de4:	af02      	add	r7, sp, #8
 8009de6:	60f8      	str	r0, [r7, #12]
 8009de8:	60b9      	str	r1, [r7, #8]
 8009dea:	607a      	str	r2, [r7, #4]
 8009dec:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d10b      	bne.n	8009e0c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8009df4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009df8:	f383 8811 	msr	BASEPRI, r3
 8009dfc:	f3bf 8f6f 	isb	sy
 8009e00:	f3bf 8f4f 	dsb	sy
 8009e04:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009e06:	bf00      	nop
 8009e08:	bf00      	nop
 8009e0a:	e7fd      	b.n	8009e08 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8009e0c:	683b      	ldr	r3, [r7, #0]
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d10b      	bne.n	8009e2a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8009e12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e16:	f383 8811 	msr	BASEPRI, r3
 8009e1a:	f3bf 8f6f 	isb	sy
 8009e1e:	f3bf 8f4f 	dsb	sy
 8009e22:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009e24:	bf00      	nop
 8009e26:	bf00      	nop
 8009e28:	e7fd      	b.n	8009e26 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d002      	beq.n	8009e36 <xQueueGenericCreateStatic+0x56>
 8009e30:	68bb      	ldr	r3, [r7, #8]
 8009e32:	2b00      	cmp	r3, #0
 8009e34:	d001      	beq.n	8009e3a <xQueueGenericCreateStatic+0x5a>
 8009e36:	2301      	movs	r3, #1
 8009e38:	e000      	b.n	8009e3c <xQueueGenericCreateStatic+0x5c>
 8009e3a:	2300      	movs	r3, #0
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	d10b      	bne.n	8009e58 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8009e40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e44:	f383 8811 	msr	BASEPRI, r3
 8009e48:	f3bf 8f6f 	isb	sy
 8009e4c:	f3bf 8f4f 	dsb	sy
 8009e50:	623b      	str	r3, [r7, #32]
}
 8009e52:	bf00      	nop
 8009e54:	bf00      	nop
 8009e56:	e7fd      	b.n	8009e54 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d102      	bne.n	8009e64 <xQueueGenericCreateStatic+0x84>
 8009e5e:	68bb      	ldr	r3, [r7, #8]
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d101      	bne.n	8009e68 <xQueueGenericCreateStatic+0x88>
 8009e64:	2301      	movs	r3, #1
 8009e66:	e000      	b.n	8009e6a <xQueueGenericCreateStatic+0x8a>
 8009e68:	2300      	movs	r3, #0
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d10b      	bne.n	8009e86 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8009e6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e72:	f383 8811 	msr	BASEPRI, r3
 8009e76:	f3bf 8f6f 	isb	sy
 8009e7a:	f3bf 8f4f 	dsb	sy
 8009e7e:	61fb      	str	r3, [r7, #28]
}
 8009e80:	bf00      	nop
 8009e82:	bf00      	nop
 8009e84:	e7fd      	b.n	8009e82 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8009e86:	2350      	movs	r3, #80	@ 0x50
 8009e88:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8009e8a:	697b      	ldr	r3, [r7, #20]
 8009e8c:	2b50      	cmp	r3, #80	@ 0x50
 8009e8e:	d00b      	beq.n	8009ea8 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8009e90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e94:	f383 8811 	msr	BASEPRI, r3
 8009e98:	f3bf 8f6f 	isb	sy
 8009e9c:	f3bf 8f4f 	dsb	sy
 8009ea0:	61bb      	str	r3, [r7, #24]
}
 8009ea2:	bf00      	nop
 8009ea4:	bf00      	nop
 8009ea6:	e7fd      	b.n	8009ea4 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009ea8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009eaa:	683b      	ldr	r3, [r7, #0]
 8009eac:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8009eae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	d00d      	beq.n	8009ed0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8009eb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009eb6:	2201      	movs	r2, #1
 8009eb8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009ebc:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8009ec0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ec2:	9300      	str	r3, [sp, #0]
 8009ec4:	4613      	mov	r3, r2
 8009ec6:	687a      	ldr	r2, [r7, #4]
 8009ec8:	68b9      	ldr	r1, [r7, #8]
 8009eca:	68f8      	ldr	r0, [r7, #12]
 8009ecc:	f000 f805 	bl	8009eda <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009ed0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8009ed2:	4618      	mov	r0, r3
 8009ed4:	3730      	adds	r7, #48	@ 0x30
 8009ed6:	46bd      	mov	sp, r7
 8009ed8:	bd80      	pop	{r7, pc}

08009eda <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009eda:	b580      	push	{r7, lr}
 8009edc:	b084      	sub	sp, #16
 8009ede:	af00      	add	r7, sp, #0
 8009ee0:	60f8      	str	r0, [r7, #12]
 8009ee2:	60b9      	str	r1, [r7, #8]
 8009ee4:	607a      	str	r2, [r7, #4]
 8009ee6:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009ee8:	68bb      	ldr	r3, [r7, #8]
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	d103      	bne.n	8009ef6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009eee:	69bb      	ldr	r3, [r7, #24]
 8009ef0:	69ba      	ldr	r2, [r7, #24]
 8009ef2:	601a      	str	r2, [r3, #0]
 8009ef4:	e002      	b.n	8009efc <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009ef6:	69bb      	ldr	r3, [r7, #24]
 8009ef8:	687a      	ldr	r2, [r7, #4]
 8009efa:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009efc:	69bb      	ldr	r3, [r7, #24]
 8009efe:	68fa      	ldr	r2, [r7, #12]
 8009f00:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009f02:	69bb      	ldr	r3, [r7, #24]
 8009f04:	68ba      	ldr	r2, [r7, #8]
 8009f06:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009f08:	2101      	movs	r1, #1
 8009f0a:	69b8      	ldr	r0, [r7, #24]
 8009f0c:	f7ff fefe 	bl	8009d0c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8009f10:	69bb      	ldr	r3, [r7, #24]
 8009f12:	78fa      	ldrb	r2, [r7, #3]
 8009f14:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009f18:	bf00      	nop
 8009f1a:	3710      	adds	r7, #16
 8009f1c:	46bd      	mov	sp, r7
 8009f1e:	bd80      	pop	{r7, pc}

08009f20 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009f20:	b580      	push	{r7, lr}
 8009f22:	b08e      	sub	sp, #56	@ 0x38
 8009f24:	af00      	add	r7, sp, #0
 8009f26:	60f8      	str	r0, [r7, #12]
 8009f28:	60b9      	str	r1, [r7, #8]
 8009f2a:	607a      	str	r2, [r7, #4]
 8009f2c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009f2e:	2300      	movs	r3, #0
 8009f30:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009f32:	68fb      	ldr	r3, [r7, #12]
 8009f34:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8009f36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	d10b      	bne.n	8009f54 <xQueueGenericSend+0x34>
	__asm volatile
 8009f3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f40:	f383 8811 	msr	BASEPRI, r3
 8009f44:	f3bf 8f6f 	isb	sy
 8009f48:	f3bf 8f4f 	dsb	sy
 8009f4c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009f4e:	bf00      	nop
 8009f50:	bf00      	nop
 8009f52:	e7fd      	b.n	8009f50 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009f54:	68bb      	ldr	r3, [r7, #8]
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d103      	bne.n	8009f62 <xQueueGenericSend+0x42>
 8009f5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d101      	bne.n	8009f66 <xQueueGenericSend+0x46>
 8009f62:	2301      	movs	r3, #1
 8009f64:	e000      	b.n	8009f68 <xQueueGenericSend+0x48>
 8009f66:	2300      	movs	r3, #0
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d10b      	bne.n	8009f84 <xQueueGenericSend+0x64>
	__asm volatile
 8009f6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f70:	f383 8811 	msr	BASEPRI, r3
 8009f74:	f3bf 8f6f 	isb	sy
 8009f78:	f3bf 8f4f 	dsb	sy
 8009f7c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009f7e:	bf00      	nop
 8009f80:	bf00      	nop
 8009f82:	e7fd      	b.n	8009f80 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009f84:	683b      	ldr	r3, [r7, #0]
 8009f86:	2b02      	cmp	r3, #2
 8009f88:	d103      	bne.n	8009f92 <xQueueGenericSend+0x72>
 8009f8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009f8e:	2b01      	cmp	r3, #1
 8009f90:	d101      	bne.n	8009f96 <xQueueGenericSend+0x76>
 8009f92:	2301      	movs	r3, #1
 8009f94:	e000      	b.n	8009f98 <xQueueGenericSend+0x78>
 8009f96:	2300      	movs	r3, #0
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	d10b      	bne.n	8009fb4 <xQueueGenericSend+0x94>
	__asm volatile
 8009f9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fa0:	f383 8811 	msr	BASEPRI, r3
 8009fa4:	f3bf 8f6f 	isb	sy
 8009fa8:	f3bf 8f4f 	dsb	sy
 8009fac:	623b      	str	r3, [r7, #32]
}
 8009fae:	bf00      	nop
 8009fb0:	bf00      	nop
 8009fb2:	e7fd      	b.n	8009fb0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009fb4:	f001 fb02 	bl	800b5bc <xTaskGetSchedulerState>
 8009fb8:	4603      	mov	r3, r0
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	d102      	bne.n	8009fc4 <xQueueGenericSend+0xa4>
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d101      	bne.n	8009fc8 <xQueueGenericSend+0xa8>
 8009fc4:	2301      	movs	r3, #1
 8009fc6:	e000      	b.n	8009fca <xQueueGenericSend+0xaa>
 8009fc8:	2300      	movs	r3, #0
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d10b      	bne.n	8009fe6 <xQueueGenericSend+0xc6>
	__asm volatile
 8009fce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fd2:	f383 8811 	msr	BASEPRI, r3
 8009fd6:	f3bf 8f6f 	isb	sy
 8009fda:	f3bf 8f4f 	dsb	sy
 8009fde:	61fb      	str	r3, [r7, #28]
}
 8009fe0:	bf00      	nop
 8009fe2:	bf00      	nop
 8009fe4:	e7fd      	b.n	8009fe2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009fe6:	f002 f857 	bl	800c098 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009fea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009fee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ff0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009ff2:	429a      	cmp	r2, r3
 8009ff4:	d302      	bcc.n	8009ffc <xQueueGenericSend+0xdc>
 8009ff6:	683b      	ldr	r3, [r7, #0]
 8009ff8:	2b02      	cmp	r3, #2
 8009ffa:	d129      	bne.n	800a050 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009ffc:	683a      	ldr	r2, [r7, #0]
 8009ffe:	68b9      	ldr	r1, [r7, #8]
 800a000:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a002:	f000 fa0f 	bl	800a424 <prvCopyDataToQueue>
 800a006:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a008:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a00a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a00c:	2b00      	cmp	r3, #0
 800a00e:	d010      	beq.n	800a032 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a010:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a012:	3324      	adds	r3, #36	@ 0x24
 800a014:	4618      	mov	r0, r3
 800a016:	f001 f90b 	bl	800b230 <xTaskRemoveFromEventList>
 800a01a:	4603      	mov	r3, r0
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	d013      	beq.n	800a048 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800a020:	4b3f      	ldr	r3, [pc, #252]	@ (800a120 <xQueueGenericSend+0x200>)
 800a022:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a026:	601a      	str	r2, [r3, #0]
 800a028:	f3bf 8f4f 	dsb	sy
 800a02c:	f3bf 8f6f 	isb	sy
 800a030:	e00a      	b.n	800a048 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800a032:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a034:	2b00      	cmp	r3, #0
 800a036:	d007      	beq.n	800a048 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800a038:	4b39      	ldr	r3, [pc, #228]	@ (800a120 <xQueueGenericSend+0x200>)
 800a03a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a03e:	601a      	str	r2, [r3, #0]
 800a040:	f3bf 8f4f 	dsb	sy
 800a044:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800a048:	f002 f858 	bl	800c0fc <vPortExitCritical>
				return pdPASS;
 800a04c:	2301      	movs	r3, #1
 800a04e:	e063      	b.n	800a118 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	2b00      	cmp	r3, #0
 800a054:	d103      	bne.n	800a05e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a056:	f002 f851 	bl	800c0fc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800a05a:	2300      	movs	r3, #0
 800a05c:	e05c      	b.n	800a118 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a05e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a060:	2b00      	cmp	r3, #0
 800a062:	d106      	bne.n	800a072 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a064:	f107 0314 	add.w	r3, r7, #20
 800a068:	4618      	mov	r0, r3
 800a06a:	f001 f945 	bl	800b2f8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a06e:	2301      	movs	r3, #1
 800a070:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a072:	f002 f843 	bl	800c0fc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a076:	f000 fe9b 	bl	800adb0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a07a:	f002 f80d 	bl	800c098 <vPortEnterCritical>
 800a07e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a080:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a084:	b25b      	sxtb	r3, r3
 800a086:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a08a:	d103      	bne.n	800a094 <xQueueGenericSend+0x174>
 800a08c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a08e:	2200      	movs	r2, #0
 800a090:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a094:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a096:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a09a:	b25b      	sxtb	r3, r3
 800a09c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a0a0:	d103      	bne.n	800a0aa <xQueueGenericSend+0x18a>
 800a0a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0a4:	2200      	movs	r2, #0
 800a0a6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a0aa:	f002 f827 	bl	800c0fc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a0ae:	1d3a      	adds	r2, r7, #4
 800a0b0:	f107 0314 	add.w	r3, r7, #20
 800a0b4:	4611      	mov	r1, r2
 800a0b6:	4618      	mov	r0, r3
 800a0b8:	f001 f934 	bl	800b324 <xTaskCheckForTimeOut>
 800a0bc:	4603      	mov	r3, r0
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d124      	bne.n	800a10c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800a0c2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a0c4:	f000 faa6 	bl	800a614 <prvIsQueueFull>
 800a0c8:	4603      	mov	r3, r0
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d018      	beq.n	800a100 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800a0ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0d0:	3310      	adds	r3, #16
 800a0d2:	687a      	ldr	r2, [r7, #4]
 800a0d4:	4611      	mov	r1, r2
 800a0d6:	4618      	mov	r0, r3
 800a0d8:	f001 f858 	bl	800b18c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800a0dc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a0de:	f000 fa31 	bl	800a544 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800a0e2:	f000 fe73 	bl	800adcc <xTaskResumeAll>
 800a0e6:	4603      	mov	r3, r0
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	f47f af7c 	bne.w	8009fe6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800a0ee:	4b0c      	ldr	r3, [pc, #48]	@ (800a120 <xQueueGenericSend+0x200>)
 800a0f0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a0f4:	601a      	str	r2, [r3, #0]
 800a0f6:	f3bf 8f4f 	dsb	sy
 800a0fa:	f3bf 8f6f 	isb	sy
 800a0fe:	e772      	b.n	8009fe6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800a100:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a102:	f000 fa1f 	bl	800a544 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a106:	f000 fe61 	bl	800adcc <xTaskResumeAll>
 800a10a:	e76c      	b.n	8009fe6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800a10c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a10e:	f000 fa19 	bl	800a544 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a112:	f000 fe5b 	bl	800adcc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800a116:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800a118:	4618      	mov	r0, r3
 800a11a:	3738      	adds	r7, #56	@ 0x38
 800a11c:	46bd      	mov	sp, r7
 800a11e:	bd80      	pop	{r7, pc}
 800a120:	e000ed04 	.word	0xe000ed04

0800a124 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800a124:	b580      	push	{r7, lr}
 800a126:	b090      	sub	sp, #64	@ 0x40
 800a128:	af00      	add	r7, sp, #0
 800a12a:	60f8      	str	r0, [r7, #12]
 800a12c:	60b9      	str	r1, [r7, #8]
 800a12e:	607a      	str	r2, [r7, #4]
 800a130:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800a136:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d10b      	bne.n	800a154 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800a13c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a140:	f383 8811 	msr	BASEPRI, r3
 800a144:	f3bf 8f6f 	isb	sy
 800a148:	f3bf 8f4f 	dsb	sy
 800a14c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800a14e:	bf00      	nop
 800a150:	bf00      	nop
 800a152:	e7fd      	b.n	800a150 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a154:	68bb      	ldr	r3, [r7, #8]
 800a156:	2b00      	cmp	r3, #0
 800a158:	d103      	bne.n	800a162 <xQueueGenericSendFromISR+0x3e>
 800a15a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a15c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a15e:	2b00      	cmp	r3, #0
 800a160:	d101      	bne.n	800a166 <xQueueGenericSendFromISR+0x42>
 800a162:	2301      	movs	r3, #1
 800a164:	e000      	b.n	800a168 <xQueueGenericSendFromISR+0x44>
 800a166:	2300      	movs	r3, #0
 800a168:	2b00      	cmp	r3, #0
 800a16a:	d10b      	bne.n	800a184 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800a16c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a170:	f383 8811 	msr	BASEPRI, r3
 800a174:	f3bf 8f6f 	isb	sy
 800a178:	f3bf 8f4f 	dsb	sy
 800a17c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a17e:	bf00      	nop
 800a180:	bf00      	nop
 800a182:	e7fd      	b.n	800a180 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a184:	683b      	ldr	r3, [r7, #0]
 800a186:	2b02      	cmp	r3, #2
 800a188:	d103      	bne.n	800a192 <xQueueGenericSendFromISR+0x6e>
 800a18a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a18c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a18e:	2b01      	cmp	r3, #1
 800a190:	d101      	bne.n	800a196 <xQueueGenericSendFromISR+0x72>
 800a192:	2301      	movs	r3, #1
 800a194:	e000      	b.n	800a198 <xQueueGenericSendFromISR+0x74>
 800a196:	2300      	movs	r3, #0
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d10b      	bne.n	800a1b4 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800a19c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1a0:	f383 8811 	msr	BASEPRI, r3
 800a1a4:	f3bf 8f6f 	isb	sy
 800a1a8:	f3bf 8f4f 	dsb	sy
 800a1ac:	623b      	str	r3, [r7, #32]
}
 800a1ae:	bf00      	nop
 800a1b0:	bf00      	nop
 800a1b2:	e7fd      	b.n	800a1b0 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a1b4:	f002 f850 	bl	800c258 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800a1b8:	f3ef 8211 	mrs	r2, BASEPRI
 800a1bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1c0:	f383 8811 	msr	BASEPRI, r3
 800a1c4:	f3bf 8f6f 	isb	sy
 800a1c8:	f3bf 8f4f 	dsb	sy
 800a1cc:	61fa      	str	r2, [r7, #28]
 800a1ce:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800a1d0:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a1d2:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a1d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a1d6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a1d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a1da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a1dc:	429a      	cmp	r2, r3
 800a1de:	d302      	bcc.n	800a1e6 <xQueueGenericSendFromISR+0xc2>
 800a1e0:	683b      	ldr	r3, [r7, #0]
 800a1e2:	2b02      	cmp	r3, #2
 800a1e4:	d12f      	bne.n	800a246 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a1e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a1e8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a1ec:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a1f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a1f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a1f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a1f6:	683a      	ldr	r2, [r7, #0]
 800a1f8:	68b9      	ldr	r1, [r7, #8]
 800a1fa:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800a1fc:	f000 f912 	bl	800a424 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a200:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800a204:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a208:	d112      	bne.n	800a230 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a20a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a20c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d016      	beq.n	800a240 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a212:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a214:	3324      	adds	r3, #36	@ 0x24
 800a216:	4618      	mov	r0, r3
 800a218:	f001 f80a 	bl	800b230 <xTaskRemoveFromEventList>
 800a21c:	4603      	mov	r3, r0
 800a21e:	2b00      	cmp	r3, #0
 800a220:	d00e      	beq.n	800a240 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	2b00      	cmp	r3, #0
 800a226:	d00b      	beq.n	800a240 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	2201      	movs	r2, #1
 800a22c:	601a      	str	r2, [r3, #0]
 800a22e:	e007      	b.n	800a240 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a230:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800a234:	3301      	adds	r3, #1
 800a236:	b2db      	uxtb	r3, r3
 800a238:	b25a      	sxtb	r2, r3
 800a23a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a23c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800a240:	2301      	movs	r3, #1
 800a242:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800a244:	e001      	b.n	800a24a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a246:	2300      	movs	r3, #0
 800a248:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a24a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a24c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a24e:	697b      	ldr	r3, [r7, #20]
 800a250:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a254:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a256:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800a258:	4618      	mov	r0, r3
 800a25a:	3740      	adds	r7, #64	@ 0x40
 800a25c:	46bd      	mov	sp, r7
 800a25e:	bd80      	pop	{r7, pc}

0800a260 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800a260:	b580      	push	{r7, lr}
 800a262:	b08c      	sub	sp, #48	@ 0x30
 800a264:	af00      	add	r7, sp, #0
 800a266:	60f8      	str	r0, [r7, #12]
 800a268:	60b9      	str	r1, [r7, #8]
 800a26a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800a26c:	2300      	movs	r3, #0
 800a26e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a274:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a276:	2b00      	cmp	r3, #0
 800a278:	d10b      	bne.n	800a292 <xQueueReceive+0x32>
	__asm volatile
 800a27a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a27e:	f383 8811 	msr	BASEPRI, r3
 800a282:	f3bf 8f6f 	isb	sy
 800a286:	f3bf 8f4f 	dsb	sy
 800a28a:	623b      	str	r3, [r7, #32]
}
 800a28c:	bf00      	nop
 800a28e:	bf00      	nop
 800a290:	e7fd      	b.n	800a28e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a292:	68bb      	ldr	r3, [r7, #8]
 800a294:	2b00      	cmp	r3, #0
 800a296:	d103      	bne.n	800a2a0 <xQueueReceive+0x40>
 800a298:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a29a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	d101      	bne.n	800a2a4 <xQueueReceive+0x44>
 800a2a0:	2301      	movs	r3, #1
 800a2a2:	e000      	b.n	800a2a6 <xQueueReceive+0x46>
 800a2a4:	2300      	movs	r3, #0
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	d10b      	bne.n	800a2c2 <xQueueReceive+0x62>
	__asm volatile
 800a2aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2ae:	f383 8811 	msr	BASEPRI, r3
 800a2b2:	f3bf 8f6f 	isb	sy
 800a2b6:	f3bf 8f4f 	dsb	sy
 800a2ba:	61fb      	str	r3, [r7, #28]
}
 800a2bc:	bf00      	nop
 800a2be:	bf00      	nop
 800a2c0:	e7fd      	b.n	800a2be <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a2c2:	f001 f97b 	bl	800b5bc <xTaskGetSchedulerState>
 800a2c6:	4603      	mov	r3, r0
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	d102      	bne.n	800a2d2 <xQueueReceive+0x72>
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d101      	bne.n	800a2d6 <xQueueReceive+0x76>
 800a2d2:	2301      	movs	r3, #1
 800a2d4:	e000      	b.n	800a2d8 <xQueueReceive+0x78>
 800a2d6:	2300      	movs	r3, #0
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	d10b      	bne.n	800a2f4 <xQueueReceive+0x94>
	__asm volatile
 800a2dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2e0:	f383 8811 	msr	BASEPRI, r3
 800a2e4:	f3bf 8f6f 	isb	sy
 800a2e8:	f3bf 8f4f 	dsb	sy
 800a2ec:	61bb      	str	r3, [r7, #24]
}
 800a2ee:	bf00      	nop
 800a2f0:	bf00      	nop
 800a2f2:	e7fd      	b.n	800a2f0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a2f4:	f001 fed0 	bl	800c098 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a2f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a2fc:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a2fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a300:	2b00      	cmp	r3, #0
 800a302:	d01f      	beq.n	800a344 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a304:	68b9      	ldr	r1, [r7, #8]
 800a306:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a308:	f000 f8f6 	bl	800a4f8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a30c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a30e:	1e5a      	subs	r2, r3, #1
 800a310:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a312:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a314:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a316:	691b      	ldr	r3, [r3, #16]
 800a318:	2b00      	cmp	r3, #0
 800a31a:	d00f      	beq.n	800a33c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a31c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a31e:	3310      	adds	r3, #16
 800a320:	4618      	mov	r0, r3
 800a322:	f000 ff85 	bl	800b230 <xTaskRemoveFromEventList>
 800a326:	4603      	mov	r3, r0
 800a328:	2b00      	cmp	r3, #0
 800a32a:	d007      	beq.n	800a33c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a32c:	4b3c      	ldr	r3, [pc, #240]	@ (800a420 <xQueueReceive+0x1c0>)
 800a32e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a332:	601a      	str	r2, [r3, #0]
 800a334:	f3bf 8f4f 	dsb	sy
 800a338:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a33c:	f001 fede 	bl	800c0fc <vPortExitCritical>
				return pdPASS;
 800a340:	2301      	movs	r3, #1
 800a342:	e069      	b.n	800a418 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	2b00      	cmp	r3, #0
 800a348:	d103      	bne.n	800a352 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a34a:	f001 fed7 	bl	800c0fc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a34e:	2300      	movs	r3, #0
 800a350:	e062      	b.n	800a418 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a352:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a354:	2b00      	cmp	r3, #0
 800a356:	d106      	bne.n	800a366 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a358:	f107 0310 	add.w	r3, r7, #16
 800a35c:	4618      	mov	r0, r3
 800a35e:	f000 ffcb 	bl	800b2f8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a362:	2301      	movs	r3, #1
 800a364:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a366:	f001 fec9 	bl	800c0fc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a36a:	f000 fd21 	bl	800adb0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a36e:	f001 fe93 	bl	800c098 <vPortEnterCritical>
 800a372:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a374:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a378:	b25b      	sxtb	r3, r3
 800a37a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a37e:	d103      	bne.n	800a388 <xQueueReceive+0x128>
 800a380:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a382:	2200      	movs	r2, #0
 800a384:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a388:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a38a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a38e:	b25b      	sxtb	r3, r3
 800a390:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a394:	d103      	bne.n	800a39e <xQueueReceive+0x13e>
 800a396:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a398:	2200      	movs	r2, #0
 800a39a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a39e:	f001 fead 	bl	800c0fc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a3a2:	1d3a      	adds	r2, r7, #4
 800a3a4:	f107 0310 	add.w	r3, r7, #16
 800a3a8:	4611      	mov	r1, r2
 800a3aa:	4618      	mov	r0, r3
 800a3ac:	f000 ffba 	bl	800b324 <xTaskCheckForTimeOut>
 800a3b0:	4603      	mov	r3, r0
 800a3b2:	2b00      	cmp	r3, #0
 800a3b4:	d123      	bne.n	800a3fe <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a3b6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a3b8:	f000 f916 	bl	800a5e8 <prvIsQueueEmpty>
 800a3bc:	4603      	mov	r3, r0
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	d017      	beq.n	800a3f2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a3c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3c4:	3324      	adds	r3, #36	@ 0x24
 800a3c6:	687a      	ldr	r2, [r7, #4]
 800a3c8:	4611      	mov	r1, r2
 800a3ca:	4618      	mov	r0, r3
 800a3cc:	f000 fede 	bl	800b18c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a3d0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a3d2:	f000 f8b7 	bl	800a544 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a3d6:	f000 fcf9 	bl	800adcc <xTaskResumeAll>
 800a3da:	4603      	mov	r3, r0
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d189      	bne.n	800a2f4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800a3e0:	4b0f      	ldr	r3, [pc, #60]	@ (800a420 <xQueueReceive+0x1c0>)
 800a3e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a3e6:	601a      	str	r2, [r3, #0]
 800a3e8:	f3bf 8f4f 	dsb	sy
 800a3ec:	f3bf 8f6f 	isb	sy
 800a3f0:	e780      	b.n	800a2f4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800a3f2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a3f4:	f000 f8a6 	bl	800a544 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a3f8:	f000 fce8 	bl	800adcc <xTaskResumeAll>
 800a3fc:	e77a      	b.n	800a2f4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800a3fe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a400:	f000 f8a0 	bl	800a544 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a404:	f000 fce2 	bl	800adcc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a408:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a40a:	f000 f8ed 	bl	800a5e8 <prvIsQueueEmpty>
 800a40e:	4603      	mov	r3, r0
 800a410:	2b00      	cmp	r3, #0
 800a412:	f43f af6f 	beq.w	800a2f4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a416:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a418:	4618      	mov	r0, r3
 800a41a:	3730      	adds	r7, #48	@ 0x30
 800a41c:	46bd      	mov	sp, r7
 800a41e:	bd80      	pop	{r7, pc}
 800a420:	e000ed04 	.word	0xe000ed04

0800a424 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800a424:	b580      	push	{r7, lr}
 800a426:	b086      	sub	sp, #24
 800a428:	af00      	add	r7, sp, #0
 800a42a:	60f8      	str	r0, [r7, #12]
 800a42c:	60b9      	str	r1, [r7, #8]
 800a42e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800a430:	2300      	movs	r3, #0
 800a432:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a438:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a43a:	68fb      	ldr	r3, [r7, #12]
 800a43c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a43e:	2b00      	cmp	r3, #0
 800a440:	d10d      	bne.n	800a45e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	2b00      	cmp	r3, #0
 800a448:	d14d      	bne.n	800a4e6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	689b      	ldr	r3, [r3, #8]
 800a44e:	4618      	mov	r0, r3
 800a450:	f001 f8d2 	bl	800b5f8 <xTaskPriorityDisinherit>
 800a454:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	2200      	movs	r2, #0
 800a45a:	609a      	str	r2, [r3, #8]
 800a45c:	e043      	b.n	800a4e6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	2b00      	cmp	r3, #0
 800a462:	d119      	bne.n	800a498 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	6858      	ldr	r0, [r3, #4]
 800a468:	68fb      	ldr	r3, [r7, #12]
 800a46a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a46c:	461a      	mov	r2, r3
 800a46e:	68b9      	ldr	r1, [r7, #8]
 800a470:	f002 f9b4 	bl	800c7dc <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	685a      	ldr	r2, [r3, #4]
 800a478:	68fb      	ldr	r3, [r7, #12]
 800a47a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a47c:	441a      	add	r2, r3
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a482:	68fb      	ldr	r3, [r7, #12]
 800a484:	685a      	ldr	r2, [r3, #4]
 800a486:	68fb      	ldr	r3, [r7, #12]
 800a488:	689b      	ldr	r3, [r3, #8]
 800a48a:	429a      	cmp	r2, r3
 800a48c:	d32b      	bcc.n	800a4e6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a48e:	68fb      	ldr	r3, [r7, #12]
 800a490:	681a      	ldr	r2, [r3, #0]
 800a492:	68fb      	ldr	r3, [r7, #12]
 800a494:	605a      	str	r2, [r3, #4]
 800a496:	e026      	b.n	800a4e6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800a498:	68fb      	ldr	r3, [r7, #12]
 800a49a:	68d8      	ldr	r0, [r3, #12]
 800a49c:	68fb      	ldr	r3, [r7, #12]
 800a49e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a4a0:	461a      	mov	r2, r3
 800a4a2:	68b9      	ldr	r1, [r7, #8]
 800a4a4:	f002 f99a 	bl	800c7dc <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	68da      	ldr	r2, [r3, #12]
 800a4ac:	68fb      	ldr	r3, [r7, #12]
 800a4ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a4b0:	425b      	negs	r3, r3
 800a4b2:	441a      	add	r2, r3
 800a4b4:	68fb      	ldr	r3, [r7, #12]
 800a4b6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a4b8:	68fb      	ldr	r3, [r7, #12]
 800a4ba:	68da      	ldr	r2, [r3, #12]
 800a4bc:	68fb      	ldr	r3, [r7, #12]
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	429a      	cmp	r2, r3
 800a4c2:	d207      	bcs.n	800a4d4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800a4c4:	68fb      	ldr	r3, [r7, #12]
 800a4c6:	689a      	ldr	r2, [r3, #8]
 800a4c8:	68fb      	ldr	r3, [r7, #12]
 800a4ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a4cc:	425b      	negs	r3, r3
 800a4ce:	441a      	add	r2, r3
 800a4d0:	68fb      	ldr	r3, [r7, #12]
 800a4d2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	2b02      	cmp	r3, #2
 800a4d8:	d105      	bne.n	800a4e6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a4da:	693b      	ldr	r3, [r7, #16]
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	d002      	beq.n	800a4e6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800a4e0:	693b      	ldr	r3, [r7, #16]
 800a4e2:	3b01      	subs	r3, #1
 800a4e4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a4e6:	693b      	ldr	r3, [r7, #16]
 800a4e8:	1c5a      	adds	r2, r3, #1
 800a4ea:	68fb      	ldr	r3, [r7, #12]
 800a4ec:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800a4ee:	697b      	ldr	r3, [r7, #20]
}
 800a4f0:	4618      	mov	r0, r3
 800a4f2:	3718      	adds	r7, #24
 800a4f4:	46bd      	mov	sp, r7
 800a4f6:	bd80      	pop	{r7, pc}

0800a4f8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800a4f8:	b580      	push	{r7, lr}
 800a4fa:	b082      	sub	sp, #8
 800a4fc:	af00      	add	r7, sp, #0
 800a4fe:	6078      	str	r0, [r7, #4]
 800a500:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a506:	2b00      	cmp	r3, #0
 800a508:	d018      	beq.n	800a53c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	68da      	ldr	r2, [r3, #12]
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a512:	441a      	add	r2, r3
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	68da      	ldr	r2, [r3, #12]
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	689b      	ldr	r3, [r3, #8]
 800a520:	429a      	cmp	r2, r3
 800a522:	d303      	bcc.n	800a52c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	681a      	ldr	r2, [r3, #0]
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	68d9      	ldr	r1, [r3, #12]
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a534:	461a      	mov	r2, r3
 800a536:	6838      	ldr	r0, [r7, #0]
 800a538:	f002 f950 	bl	800c7dc <memcpy>
	}
}
 800a53c:	bf00      	nop
 800a53e:	3708      	adds	r7, #8
 800a540:	46bd      	mov	sp, r7
 800a542:	bd80      	pop	{r7, pc}

0800a544 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a544:	b580      	push	{r7, lr}
 800a546:	b084      	sub	sp, #16
 800a548:	af00      	add	r7, sp, #0
 800a54a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a54c:	f001 fda4 	bl	800c098 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a556:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a558:	e011      	b.n	800a57e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a55e:	2b00      	cmp	r3, #0
 800a560:	d012      	beq.n	800a588 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	3324      	adds	r3, #36	@ 0x24
 800a566:	4618      	mov	r0, r3
 800a568:	f000 fe62 	bl	800b230 <xTaskRemoveFromEventList>
 800a56c:	4603      	mov	r3, r0
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d001      	beq.n	800a576 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a572:	f000 ff3b 	bl	800b3ec <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a576:	7bfb      	ldrb	r3, [r7, #15]
 800a578:	3b01      	subs	r3, #1
 800a57a:	b2db      	uxtb	r3, r3
 800a57c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a57e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a582:	2b00      	cmp	r3, #0
 800a584:	dce9      	bgt.n	800a55a <prvUnlockQueue+0x16>
 800a586:	e000      	b.n	800a58a <prvUnlockQueue+0x46>
					break;
 800a588:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	22ff      	movs	r2, #255	@ 0xff
 800a58e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800a592:	f001 fdb3 	bl	800c0fc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a596:	f001 fd7f 	bl	800c098 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a5a0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a5a2:	e011      	b.n	800a5c8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	691b      	ldr	r3, [r3, #16]
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	d012      	beq.n	800a5d2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	3310      	adds	r3, #16
 800a5b0:	4618      	mov	r0, r3
 800a5b2:	f000 fe3d 	bl	800b230 <xTaskRemoveFromEventList>
 800a5b6:	4603      	mov	r3, r0
 800a5b8:	2b00      	cmp	r3, #0
 800a5ba:	d001      	beq.n	800a5c0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a5bc:	f000 ff16 	bl	800b3ec <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a5c0:	7bbb      	ldrb	r3, [r7, #14]
 800a5c2:	3b01      	subs	r3, #1
 800a5c4:	b2db      	uxtb	r3, r3
 800a5c6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a5c8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	dce9      	bgt.n	800a5a4 <prvUnlockQueue+0x60>
 800a5d0:	e000      	b.n	800a5d4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a5d2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	22ff      	movs	r2, #255	@ 0xff
 800a5d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800a5dc:	f001 fd8e 	bl	800c0fc <vPortExitCritical>
}
 800a5e0:	bf00      	nop
 800a5e2:	3710      	adds	r7, #16
 800a5e4:	46bd      	mov	sp, r7
 800a5e6:	bd80      	pop	{r7, pc}

0800a5e8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a5e8:	b580      	push	{r7, lr}
 800a5ea:	b084      	sub	sp, #16
 800a5ec:	af00      	add	r7, sp, #0
 800a5ee:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a5f0:	f001 fd52 	bl	800c098 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	d102      	bne.n	800a602 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a5fc:	2301      	movs	r3, #1
 800a5fe:	60fb      	str	r3, [r7, #12]
 800a600:	e001      	b.n	800a606 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a602:	2300      	movs	r3, #0
 800a604:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a606:	f001 fd79 	bl	800c0fc <vPortExitCritical>

	return xReturn;
 800a60a:	68fb      	ldr	r3, [r7, #12]
}
 800a60c:	4618      	mov	r0, r3
 800a60e:	3710      	adds	r7, #16
 800a610:	46bd      	mov	sp, r7
 800a612:	bd80      	pop	{r7, pc}

0800a614 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a614:	b580      	push	{r7, lr}
 800a616:	b084      	sub	sp, #16
 800a618:	af00      	add	r7, sp, #0
 800a61a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a61c:	f001 fd3c 	bl	800c098 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a628:	429a      	cmp	r2, r3
 800a62a:	d102      	bne.n	800a632 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a62c:	2301      	movs	r3, #1
 800a62e:	60fb      	str	r3, [r7, #12]
 800a630:	e001      	b.n	800a636 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a632:	2300      	movs	r3, #0
 800a634:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a636:	f001 fd61 	bl	800c0fc <vPortExitCritical>

	return xReturn;
 800a63a:	68fb      	ldr	r3, [r7, #12]
}
 800a63c:	4618      	mov	r0, r3
 800a63e:	3710      	adds	r7, #16
 800a640:	46bd      	mov	sp, r7
 800a642:	bd80      	pop	{r7, pc}

0800a644 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800a644:	b480      	push	{r7}
 800a646:	b085      	sub	sp, #20
 800a648:	af00      	add	r7, sp, #0
 800a64a:	6078      	str	r0, [r7, #4]
 800a64c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a64e:	2300      	movs	r3, #0
 800a650:	60fb      	str	r3, [r7, #12]
 800a652:	e014      	b.n	800a67e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800a654:	4a0f      	ldr	r2, [pc, #60]	@ (800a694 <vQueueAddToRegistry+0x50>)
 800a656:	68fb      	ldr	r3, [r7, #12]
 800a658:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d10b      	bne.n	800a678 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800a660:	490c      	ldr	r1, [pc, #48]	@ (800a694 <vQueueAddToRegistry+0x50>)
 800a662:	68fb      	ldr	r3, [r7, #12]
 800a664:	683a      	ldr	r2, [r7, #0]
 800a666:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800a66a:	4a0a      	ldr	r2, [pc, #40]	@ (800a694 <vQueueAddToRegistry+0x50>)
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	00db      	lsls	r3, r3, #3
 800a670:	4413      	add	r3, r2
 800a672:	687a      	ldr	r2, [r7, #4]
 800a674:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800a676:	e006      	b.n	800a686 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a678:	68fb      	ldr	r3, [r7, #12]
 800a67a:	3301      	adds	r3, #1
 800a67c:	60fb      	str	r3, [r7, #12]
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	2b07      	cmp	r3, #7
 800a682:	d9e7      	bls.n	800a654 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a684:	bf00      	nop
 800a686:	bf00      	nop
 800a688:	3714      	adds	r7, #20
 800a68a:	46bd      	mov	sp, r7
 800a68c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a690:	4770      	bx	lr
 800a692:	bf00      	nop
 800a694:	200011b4 	.word	0x200011b4

0800a698 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a698:	b580      	push	{r7, lr}
 800a69a:	b086      	sub	sp, #24
 800a69c:	af00      	add	r7, sp, #0
 800a69e:	60f8      	str	r0, [r7, #12]
 800a6a0:	60b9      	str	r1, [r7, #8]
 800a6a2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800a6a4:	68fb      	ldr	r3, [r7, #12]
 800a6a6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800a6a8:	f001 fcf6 	bl	800c098 <vPortEnterCritical>
 800a6ac:	697b      	ldr	r3, [r7, #20]
 800a6ae:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a6b2:	b25b      	sxtb	r3, r3
 800a6b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a6b8:	d103      	bne.n	800a6c2 <vQueueWaitForMessageRestricted+0x2a>
 800a6ba:	697b      	ldr	r3, [r7, #20]
 800a6bc:	2200      	movs	r2, #0
 800a6be:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a6c2:	697b      	ldr	r3, [r7, #20]
 800a6c4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a6c8:	b25b      	sxtb	r3, r3
 800a6ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a6ce:	d103      	bne.n	800a6d8 <vQueueWaitForMessageRestricted+0x40>
 800a6d0:	697b      	ldr	r3, [r7, #20]
 800a6d2:	2200      	movs	r2, #0
 800a6d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a6d8:	f001 fd10 	bl	800c0fc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800a6dc:	697b      	ldr	r3, [r7, #20]
 800a6de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a6e0:	2b00      	cmp	r3, #0
 800a6e2:	d106      	bne.n	800a6f2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800a6e4:	697b      	ldr	r3, [r7, #20]
 800a6e6:	3324      	adds	r3, #36	@ 0x24
 800a6e8:	687a      	ldr	r2, [r7, #4]
 800a6ea:	68b9      	ldr	r1, [r7, #8]
 800a6ec:	4618      	mov	r0, r3
 800a6ee:	f000 fd73 	bl	800b1d8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800a6f2:	6978      	ldr	r0, [r7, #20]
 800a6f4:	f7ff ff26 	bl	800a544 <prvUnlockQueue>
	}
 800a6f8:	bf00      	nop
 800a6fa:	3718      	adds	r7, #24
 800a6fc:	46bd      	mov	sp, r7
 800a6fe:	bd80      	pop	{r7, pc}

0800a700 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a700:	b580      	push	{r7, lr}
 800a702:	b08e      	sub	sp, #56	@ 0x38
 800a704:	af04      	add	r7, sp, #16
 800a706:	60f8      	str	r0, [r7, #12]
 800a708:	60b9      	str	r1, [r7, #8]
 800a70a:	607a      	str	r2, [r7, #4]
 800a70c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a70e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a710:	2b00      	cmp	r3, #0
 800a712:	d10b      	bne.n	800a72c <xTaskCreateStatic+0x2c>
	__asm volatile
 800a714:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a718:	f383 8811 	msr	BASEPRI, r3
 800a71c:	f3bf 8f6f 	isb	sy
 800a720:	f3bf 8f4f 	dsb	sy
 800a724:	623b      	str	r3, [r7, #32]
}
 800a726:	bf00      	nop
 800a728:	bf00      	nop
 800a72a:	e7fd      	b.n	800a728 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800a72c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a72e:	2b00      	cmp	r3, #0
 800a730:	d10b      	bne.n	800a74a <xTaskCreateStatic+0x4a>
	__asm volatile
 800a732:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a736:	f383 8811 	msr	BASEPRI, r3
 800a73a:	f3bf 8f6f 	isb	sy
 800a73e:	f3bf 8f4f 	dsb	sy
 800a742:	61fb      	str	r3, [r7, #28]
}
 800a744:	bf00      	nop
 800a746:	bf00      	nop
 800a748:	e7fd      	b.n	800a746 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a74a:	23a8      	movs	r3, #168	@ 0xa8
 800a74c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a74e:	693b      	ldr	r3, [r7, #16]
 800a750:	2ba8      	cmp	r3, #168	@ 0xa8
 800a752:	d00b      	beq.n	800a76c <xTaskCreateStatic+0x6c>
	__asm volatile
 800a754:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a758:	f383 8811 	msr	BASEPRI, r3
 800a75c:	f3bf 8f6f 	isb	sy
 800a760:	f3bf 8f4f 	dsb	sy
 800a764:	61bb      	str	r3, [r7, #24]
}
 800a766:	bf00      	nop
 800a768:	bf00      	nop
 800a76a:	e7fd      	b.n	800a768 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a76c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a76e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a770:	2b00      	cmp	r3, #0
 800a772:	d01e      	beq.n	800a7b2 <xTaskCreateStatic+0xb2>
 800a774:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a776:	2b00      	cmp	r3, #0
 800a778:	d01b      	beq.n	800a7b2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a77a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a77c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a77e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a780:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a782:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a786:	2202      	movs	r2, #2
 800a788:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a78c:	2300      	movs	r3, #0
 800a78e:	9303      	str	r3, [sp, #12]
 800a790:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a792:	9302      	str	r3, [sp, #8]
 800a794:	f107 0314 	add.w	r3, r7, #20
 800a798:	9301      	str	r3, [sp, #4]
 800a79a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a79c:	9300      	str	r3, [sp, #0]
 800a79e:	683b      	ldr	r3, [r7, #0]
 800a7a0:	687a      	ldr	r2, [r7, #4]
 800a7a2:	68b9      	ldr	r1, [r7, #8]
 800a7a4:	68f8      	ldr	r0, [r7, #12]
 800a7a6:	f000 f851 	bl	800a84c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a7aa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a7ac:	f000 f8f6 	bl	800a99c <prvAddNewTaskToReadyList>
 800a7b0:	e001      	b.n	800a7b6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800a7b2:	2300      	movs	r3, #0
 800a7b4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a7b6:	697b      	ldr	r3, [r7, #20]
	}
 800a7b8:	4618      	mov	r0, r3
 800a7ba:	3728      	adds	r7, #40	@ 0x28
 800a7bc:	46bd      	mov	sp, r7
 800a7be:	bd80      	pop	{r7, pc}

0800a7c0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a7c0:	b580      	push	{r7, lr}
 800a7c2:	b08c      	sub	sp, #48	@ 0x30
 800a7c4:	af04      	add	r7, sp, #16
 800a7c6:	60f8      	str	r0, [r7, #12]
 800a7c8:	60b9      	str	r1, [r7, #8]
 800a7ca:	603b      	str	r3, [r7, #0]
 800a7cc:	4613      	mov	r3, r2
 800a7ce:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a7d0:	88fb      	ldrh	r3, [r7, #6]
 800a7d2:	009b      	lsls	r3, r3, #2
 800a7d4:	4618      	mov	r0, r3
 800a7d6:	f001 fd81 	bl	800c2dc <pvPortMalloc>
 800a7da:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a7dc:	697b      	ldr	r3, [r7, #20]
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d00e      	beq.n	800a800 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a7e2:	20a8      	movs	r0, #168	@ 0xa8
 800a7e4:	f001 fd7a 	bl	800c2dc <pvPortMalloc>
 800a7e8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a7ea:	69fb      	ldr	r3, [r7, #28]
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	d003      	beq.n	800a7f8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a7f0:	69fb      	ldr	r3, [r7, #28]
 800a7f2:	697a      	ldr	r2, [r7, #20]
 800a7f4:	631a      	str	r2, [r3, #48]	@ 0x30
 800a7f6:	e005      	b.n	800a804 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a7f8:	6978      	ldr	r0, [r7, #20]
 800a7fa:	f001 fe3d 	bl	800c478 <vPortFree>
 800a7fe:	e001      	b.n	800a804 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a800:	2300      	movs	r3, #0
 800a802:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a804:	69fb      	ldr	r3, [r7, #28]
 800a806:	2b00      	cmp	r3, #0
 800a808:	d017      	beq.n	800a83a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a80a:	69fb      	ldr	r3, [r7, #28]
 800a80c:	2200      	movs	r2, #0
 800a80e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a812:	88fa      	ldrh	r2, [r7, #6]
 800a814:	2300      	movs	r3, #0
 800a816:	9303      	str	r3, [sp, #12]
 800a818:	69fb      	ldr	r3, [r7, #28]
 800a81a:	9302      	str	r3, [sp, #8]
 800a81c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a81e:	9301      	str	r3, [sp, #4]
 800a820:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a822:	9300      	str	r3, [sp, #0]
 800a824:	683b      	ldr	r3, [r7, #0]
 800a826:	68b9      	ldr	r1, [r7, #8]
 800a828:	68f8      	ldr	r0, [r7, #12]
 800a82a:	f000 f80f 	bl	800a84c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a82e:	69f8      	ldr	r0, [r7, #28]
 800a830:	f000 f8b4 	bl	800a99c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a834:	2301      	movs	r3, #1
 800a836:	61bb      	str	r3, [r7, #24]
 800a838:	e002      	b.n	800a840 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a83a:	f04f 33ff 	mov.w	r3, #4294967295
 800a83e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a840:	69bb      	ldr	r3, [r7, #24]
	}
 800a842:	4618      	mov	r0, r3
 800a844:	3720      	adds	r7, #32
 800a846:	46bd      	mov	sp, r7
 800a848:	bd80      	pop	{r7, pc}
	...

0800a84c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a84c:	b580      	push	{r7, lr}
 800a84e:	b088      	sub	sp, #32
 800a850:	af00      	add	r7, sp, #0
 800a852:	60f8      	str	r0, [r7, #12]
 800a854:	60b9      	str	r1, [r7, #8]
 800a856:	607a      	str	r2, [r7, #4]
 800a858:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800a85a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a85c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	009b      	lsls	r3, r3, #2
 800a862:	461a      	mov	r2, r3
 800a864:	21a5      	movs	r1, #165	@ 0xa5
 800a866:	f001 ff27 	bl	800c6b8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a86a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a86c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a874:	3b01      	subs	r3, #1
 800a876:	009b      	lsls	r3, r3, #2
 800a878:	4413      	add	r3, r2
 800a87a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a87c:	69bb      	ldr	r3, [r7, #24]
 800a87e:	f023 0307 	bic.w	r3, r3, #7
 800a882:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a884:	69bb      	ldr	r3, [r7, #24]
 800a886:	f003 0307 	and.w	r3, r3, #7
 800a88a:	2b00      	cmp	r3, #0
 800a88c:	d00b      	beq.n	800a8a6 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800a88e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a892:	f383 8811 	msr	BASEPRI, r3
 800a896:	f3bf 8f6f 	isb	sy
 800a89a:	f3bf 8f4f 	dsb	sy
 800a89e:	617b      	str	r3, [r7, #20]
}
 800a8a0:	bf00      	nop
 800a8a2:	bf00      	nop
 800a8a4:	e7fd      	b.n	800a8a2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a8a6:	68bb      	ldr	r3, [r7, #8]
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	d01f      	beq.n	800a8ec <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a8ac:	2300      	movs	r3, #0
 800a8ae:	61fb      	str	r3, [r7, #28]
 800a8b0:	e012      	b.n	800a8d8 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a8b2:	68ba      	ldr	r2, [r7, #8]
 800a8b4:	69fb      	ldr	r3, [r7, #28]
 800a8b6:	4413      	add	r3, r2
 800a8b8:	7819      	ldrb	r1, [r3, #0]
 800a8ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a8bc:	69fb      	ldr	r3, [r7, #28]
 800a8be:	4413      	add	r3, r2
 800a8c0:	3334      	adds	r3, #52	@ 0x34
 800a8c2:	460a      	mov	r2, r1
 800a8c4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a8c6:	68ba      	ldr	r2, [r7, #8]
 800a8c8:	69fb      	ldr	r3, [r7, #28]
 800a8ca:	4413      	add	r3, r2
 800a8cc:	781b      	ldrb	r3, [r3, #0]
 800a8ce:	2b00      	cmp	r3, #0
 800a8d0:	d006      	beq.n	800a8e0 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a8d2:	69fb      	ldr	r3, [r7, #28]
 800a8d4:	3301      	adds	r3, #1
 800a8d6:	61fb      	str	r3, [r7, #28]
 800a8d8:	69fb      	ldr	r3, [r7, #28]
 800a8da:	2b0f      	cmp	r3, #15
 800a8dc:	d9e9      	bls.n	800a8b2 <prvInitialiseNewTask+0x66>
 800a8de:	e000      	b.n	800a8e2 <prvInitialiseNewTask+0x96>
			{
				break;
 800a8e0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a8e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8e4:	2200      	movs	r2, #0
 800a8e6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a8ea:	e003      	b.n	800a8f4 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a8ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8ee:	2200      	movs	r2, #0
 800a8f0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a8f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8f6:	2b37      	cmp	r3, #55	@ 0x37
 800a8f8:	d901      	bls.n	800a8fe <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a8fa:	2337      	movs	r3, #55	@ 0x37
 800a8fc:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a8fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a900:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a902:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a904:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a906:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a908:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800a90a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a90c:	2200      	movs	r2, #0
 800a90e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a910:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a912:	3304      	adds	r3, #4
 800a914:	4618      	mov	r0, r3
 800a916:	f7ff f965 	bl	8009be4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a91a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a91c:	3318      	adds	r3, #24
 800a91e:	4618      	mov	r0, r3
 800a920:	f7ff f960 	bl	8009be4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a924:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a926:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a928:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a92a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a92c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a930:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a932:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a934:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a936:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a938:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a93a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a93c:	2200      	movs	r2, #0
 800a93e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a942:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a944:	2200      	movs	r2, #0
 800a946:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800a94a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a94c:	3354      	adds	r3, #84	@ 0x54
 800a94e:	224c      	movs	r2, #76	@ 0x4c
 800a950:	2100      	movs	r1, #0
 800a952:	4618      	mov	r0, r3
 800a954:	f001 feb0 	bl	800c6b8 <memset>
 800a958:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a95a:	4a0d      	ldr	r2, [pc, #52]	@ (800a990 <prvInitialiseNewTask+0x144>)
 800a95c:	659a      	str	r2, [r3, #88]	@ 0x58
 800a95e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a960:	4a0c      	ldr	r2, [pc, #48]	@ (800a994 <prvInitialiseNewTask+0x148>)
 800a962:	65da      	str	r2, [r3, #92]	@ 0x5c
 800a964:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a966:	4a0c      	ldr	r2, [pc, #48]	@ (800a998 <prvInitialiseNewTask+0x14c>)
 800a968:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a96a:	683a      	ldr	r2, [r7, #0]
 800a96c:	68f9      	ldr	r1, [r7, #12]
 800a96e:	69b8      	ldr	r0, [r7, #24]
 800a970:	f001 fa60 	bl	800be34 <pxPortInitialiseStack>
 800a974:	4602      	mov	r2, r0
 800a976:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a978:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a97a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	d002      	beq.n	800a986 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a980:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a982:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a984:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a986:	bf00      	nop
 800a988:	3720      	adds	r7, #32
 800a98a:	46bd      	mov	sp, r7
 800a98c:	bd80      	pop	{r7, pc}
 800a98e:	bf00      	nop
 800a990:	20002448 	.word	0x20002448
 800a994:	200024b0 	.word	0x200024b0
 800a998:	20002518 	.word	0x20002518

0800a99c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a99c:	b580      	push	{r7, lr}
 800a99e:	b082      	sub	sp, #8
 800a9a0:	af00      	add	r7, sp, #0
 800a9a2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a9a4:	f001 fb78 	bl	800c098 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a9a8:	4b2d      	ldr	r3, [pc, #180]	@ (800aa60 <prvAddNewTaskToReadyList+0xc4>)
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	3301      	adds	r3, #1
 800a9ae:	4a2c      	ldr	r2, [pc, #176]	@ (800aa60 <prvAddNewTaskToReadyList+0xc4>)
 800a9b0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a9b2:	4b2c      	ldr	r3, [pc, #176]	@ (800aa64 <prvAddNewTaskToReadyList+0xc8>)
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	d109      	bne.n	800a9ce <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a9ba:	4a2a      	ldr	r2, [pc, #168]	@ (800aa64 <prvAddNewTaskToReadyList+0xc8>)
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a9c0:	4b27      	ldr	r3, [pc, #156]	@ (800aa60 <prvAddNewTaskToReadyList+0xc4>)
 800a9c2:	681b      	ldr	r3, [r3, #0]
 800a9c4:	2b01      	cmp	r3, #1
 800a9c6:	d110      	bne.n	800a9ea <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a9c8:	f000 fd34 	bl	800b434 <prvInitialiseTaskLists>
 800a9cc:	e00d      	b.n	800a9ea <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a9ce:	4b26      	ldr	r3, [pc, #152]	@ (800aa68 <prvAddNewTaskToReadyList+0xcc>)
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	2b00      	cmp	r3, #0
 800a9d4:	d109      	bne.n	800a9ea <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a9d6:	4b23      	ldr	r3, [pc, #140]	@ (800aa64 <prvAddNewTaskToReadyList+0xc8>)
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a9e0:	429a      	cmp	r2, r3
 800a9e2:	d802      	bhi.n	800a9ea <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a9e4:	4a1f      	ldr	r2, [pc, #124]	@ (800aa64 <prvAddNewTaskToReadyList+0xc8>)
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a9ea:	4b20      	ldr	r3, [pc, #128]	@ (800aa6c <prvAddNewTaskToReadyList+0xd0>)
 800a9ec:	681b      	ldr	r3, [r3, #0]
 800a9ee:	3301      	adds	r3, #1
 800a9f0:	4a1e      	ldr	r2, [pc, #120]	@ (800aa6c <prvAddNewTaskToReadyList+0xd0>)
 800a9f2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800a9f4:	4b1d      	ldr	r3, [pc, #116]	@ (800aa6c <prvAddNewTaskToReadyList+0xd0>)
 800a9f6:	681a      	ldr	r2, [r3, #0]
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aa00:	4b1b      	ldr	r3, [pc, #108]	@ (800aa70 <prvAddNewTaskToReadyList+0xd4>)
 800aa02:	681b      	ldr	r3, [r3, #0]
 800aa04:	429a      	cmp	r2, r3
 800aa06:	d903      	bls.n	800aa10 <prvAddNewTaskToReadyList+0x74>
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa0c:	4a18      	ldr	r2, [pc, #96]	@ (800aa70 <prvAddNewTaskToReadyList+0xd4>)
 800aa0e:	6013      	str	r3, [r2, #0]
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aa14:	4613      	mov	r3, r2
 800aa16:	009b      	lsls	r3, r3, #2
 800aa18:	4413      	add	r3, r2
 800aa1a:	009b      	lsls	r3, r3, #2
 800aa1c:	4a15      	ldr	r2, [pc, #84]	@ (800aa74 <prvAddNewTaskToReadyList+0xd8>)
 800aa1e:	441a      	add	r2, r3
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	3304      	adds	r3, #4
 800aa24:	4619      	mov	r1, r3
 800aa26:	4610      	mov	r0, r2
 800aa28:	f7ff f8e9 	bl	8009bfe <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800aa2c:	f001 fb66 	bl	800c0fc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800aa30:	4b0d      	ldr	r3, [pc, #52]	@ (800aa68 <prvAddNewTaskToReadyList+0xcc>)
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	d00e      	beq.n	800aa56 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800aa38:	4b0a      	ldr	r3, [pc, #40]	@ (800aa64 <prvAddNewTaskToReadyList+0xc8>)
 800aa3a:	681b      	ldr	r3, [r3, #0]
 800aa3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa42:	429a      	cmp	r2, r3
 800aa44:	d207      	bcs.n	800aa56 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800aa46:	4b0c      	ldr	r3, [pc, #48]	@ (800aa78 <prvAddNewTaskToReadyList+0xdc>)
 800aa48:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aa4c:	601a      	str	r2, [r3, #0]
 800aa4e:	f3bf 8f4f 	dsb	sy
 800aa52:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800aa56:	bf00      	nop
 800aa58:	3708      	adds	r7, #8
 800aa5a:	46bd      	mov	sp, r7
 800aa5c:	bd80      	pop	{r7, pc}
 800aa5e:	bf00      	nop
 800aa60:	200016c8 	.word	0x200016c8
 800aa64:	200011f4 	.word	0x200011f4
 800aa68:	200016d4 	.word	0x200016d4
 800aa6c:	200016e4 	.word	0x200016e4
 800aa70:	200016d0 	.word	0x200016d0
 800aa74:	200011f8 	.word	0x200011f8
 800aa78:	e000ed04 	.word	0xe000ed04

0800aa7c <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 800aa7c:	b580      	push	{r7, lr}
 800aa7e:	b084      	sub	sp, #16
 800aa80:	af00      	add	r7, sp, #0
 800aa82:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800aa84:	f001 fb08 	bl	800c098 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	2b00      	cmp	r3, #0
 800aa8c:	d102      	bne.n	800aa94 <vTaskDelete+0x18>
 800aa8e:	4b2d      	ldr	r3, [pc, #180]	@ (800ab44 <vTaskDelete+0xc8>)
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	e000      	b.n	800aa96 <vTaskDelete+0x1a>
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800aa98:	68fb      	ldr	r3, [r7, #12]
 800aa9a:	3304      	adds	r3, #4
 800aa9c:	4618      	mov	r0, r3
 800aa9e:	f7ff f90b 	bl	8009cb8 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800aaa2:	68fb      	ldr	r3, [r7, #12]
 800aaa4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aaa6:	2b00      	cmp	r3, #0
 800aaa8:	d004      	beq.n	800aab4 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800aaaa:	68fb      	ldr	r3, [r7, #12]
 800aaac:	3318      	adds	r3, #24
 800aaae:	4618      	mov	r0, r3
 800aab0:	f7ff f902 	bl	8009cb8 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 800aab4:	4b24      	ldr	r3, [pc, #144]	@ (800ab48 <vTaskDelete+0xcc>)
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	3301      	adds	r3, #1
 800aaba:	4a23      	ldr	r2, [pc, #140]	@ (800ab48 <vTaskDelete+0xcc>)
 800aabc:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 800aabe:	4b21      	ldr	r3, [pc, #132]	@ (800ab44 <vTaskDelete+0xc8>)
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	68fa      	ldr	r2, [r7, #12]
 800aac4:	429a      	cmp	r2, r3
 800aac6:	d10b      	bne.n	800aae0 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800aac8:	68fb      	ldr	r3, [r7, #12]
 800aaca:	3304      	adds	r3, #4
 800aacc:	4619      	mov	r1, r3
 800aace:	481f      	ldr	r0, [pc, #124]	@ (800ab4c <vTaskDelete+0xd0>)
 800aad0:	f7ff f895 	bl	8009bfe <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 800aad4:	4b1e      	ldr	r3, [pc, #120]	@ (800ab50 <vTaskDelete+0xd4>)
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	3301      	adds	r3, #1
 800aada:	4a1d      	ldr	r2, [pc, #116]	@ (800ab50 <vTaskDelete+0xd4>)
 800aadc:	6013      	str	r3, [r2, #0]
 800aade:	e009      	b.n	800aaf4 <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 800aae0:	4b1c      	ldr	r3, [pc, #112]	@ (800ab54 <vTaskDelete+0xd8>)
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	3b01      	subs	r3, #1
 800aae6:	4a1b      	ldr	r2, [pc, #108]	@ (800ab54 <vTaskDelete+0xd8>)
 800aae8:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 800aaea:	68f8      	ldr	r0, [r7, #12]
 800aaec:	f000 fd10 	bl	800b510 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 800aaf0:	f000 fd44 	bl	800b57c <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 800aaf4:	f001 fb02 	bl	800c0fc <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 800aaf8:	4b17      	ldr	r3, [pc, #92]	@ (800ab58 <vTaskDelete+0xdc>)
 800aafa:	681b      	ldr	r3, [r3, #0]
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	d01c      	beq.n	800ab3a <vTaskDelete+0xbe>
		{
			if( pxTCB == pxCurrentTCB )
 800ab00:	4b10      	ldr	r3, [pc, #64]	@ (800ab44 <vTaskDelete+0xc8>)
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	68fa      	ldr	r2, [r7, #12]
 800ab06:	429a      	cmp	r2, r3
 800ab08:	d117      	bne.n	800ab3a <vTaskDelete+0xbe>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 800ab0a:	4b14      	ldr	r3, [pc, #80]	@ (800ab5c <vTaskDelete+0xe0>)
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	d00b      	beq.n	800ab2a <vTaskDelete+0xae>
	__asm volatile
 800ab12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab16:	f383 8811 	msr	BASEPRI, r3
 800ab1a:	f3bf 8f6f 	isb	sy
 800ab1e:	f3bf 8f4f 	dsb	sy
 800ab22:	60bb      	str	r3, [r7, #8]
}
 800ab24:	bf00      	nop
 800ab26:	bf00      	nop
 800ab28:	e7fd      	b.n	800ab26 <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 800ab2a:	4b0d      	ldr	r3, [pc, #52]	@ (800ab60 <vTaskDelete+0xe4>)
 800ab2c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ab30:	601a      	str	r2, [r3, #0]
 800ab32:	f3bf 8f4f 	dsb	sy
 800ab36:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800ab3a:	bf00      	nop
 800ab3c:	3710      	adds	r7, #16
 800ab3e:	46bd      	mov	sp, r7
 800ab40:	bd80      	pop	{r7, pc}
 800ab42:	bf00      	nop
 800ab44:	200011f4 	.word	0x200011f4
 800ab48:	200016e4 	.word	0x200016e4
 800ab4c:	2000169c 	.word	0x2000169c
 800ab50:	200016b0 	.word	0x200016b0
 800ab54:	200016c8 	.word	0x200016c8
 800ab58:	200016d4 	.word	0x200016d4
 800ab5c:	200016f0 	.word	0x200016f0
 800ab60:	e000ed04 	.word	0xe000ed04

0800ab64 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800ab64:	b580      	push	{r7, lr}
 800ab66:	b08a      	sub	sp, #40	@ 0x28
 800ab68:	af00      	add	r7, sp, #0
 800ab6a:	6078      	str	r0, [r7, #4]
 800ab6c:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800ab6e:	2300      	movs	r3, #0
 800ab70:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	2b00      	cmp	r3, #0
 800ab76:	d10b      	bne.n	800ab90 <vTaskDelayUntil+0x2c>
	__asm volatile
 800ab78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab7c:	f383 8811 	msr	BASEPRI, r3
 800ab80:	f3bf 8f6f 	isb	sy
 800ab84:	f3bf 8f4f 	dsb	sy
 800ab88:	617b      	str	r3, [r7, #20]
}
 800ab8a:	bf00      	nop
 800ab8c:	bf00      	nop
 800ab8e:	e7fd      	b.n	800ab8c <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 800ab90:	683b      	ldr	r3, [r7, #0]
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	d10b      	bne.n	800abae <vTaskDelayUntil+0x4a>
	__asm volatile
 800ab96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab9a:	f383 8811 	msr	BASEPRI, r3
 800ab9e:	f3bf 8f6f 	isb	sy
 800aba2:	f3bf 8f4f 	dsb	sy
 800aba6:	613b      	str	r3, [r7, #16]
}
 800aba8:	bf00      	nop
 800abaa:	bf00      	nop
 800abac:	e7fd      	b.n	800abaa <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 800abae:	4b2a      	ldr	r3, [pc, #168]	@ (800ac58 <vTaskDelayUntil+0xf4>)
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	d00b      	beq.n	800abce <vTaskDelayUntil+0x6a>
	__asm volatile
 800abb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abba:	f383 8811 	msr	BASEPRI, r3
 800abbe:	f3bf 8f6f 	isb	sy
 800abc2:	f3bf 8f4f 	dsb	sy
 800abc6:	60fb      	str	r3, [r7, #12]
}
 800abc8:	bf00      	nop
 800abca:	bf00      	nop
 800abcc:	e7fd      	b.n	800abca <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 800abce:	f000 f8ef 	bl	800adb0 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800abd2:	4b22      	ldr	r3, [pc, #136]	@ (800ac5c <vTaskDelayUntil+0xf8>)
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	681b      	ldr	r3, [r3, #0]
 800abdc:	683a      	ldr	r2, [r7, #0]
 800abde:	4413      	add	r3, r2
 800abe0:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	681b      	ldr	r3, [r3, #0]
 800abe6:	6a3a      	ldr	r2, [r7, #32]
 800abe8:	429a      	cmp	r2, r3
 800abea:	d20b      	bcs.n	800ac04 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	69fa      	ldr	r2, [r7, #28]
 800abf2:	429a      	cmp	r2, r3
 800abf4:	d211      	bcs.n	800ac1a <vTaskDelayUntil+0xb6>
 800abf6:	69fa      	ldr	r2, [r7, #28]
 800abf8:	6a3b      	ldr	r3, [r7, #32]
 800abfa:	429a      	cmp	r2, r3
 800abfc:	d90d      	bls.n	800ac1a <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 800abfe:	2301      	movs	r3, #1
 800ac00:	627b      	str	r3, [r7, #36]	@ 0x24
 800ac02:	e00a      	b.n	800ac1a <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	681b      	ldr	r3, [r3, #0]
 800ac08:	69fa      	ldr	r2, [r7, #28]
 800ac0a:	429a      	cmp	r2, r3
 800ac0c:	d303      	bcc.n	800ac16 <vTaskDelayUntil+0xb2>
 800ac0e:	69fa      	ldr	r2, [r7, #28]
 800ac10:	6a3b      	ldr	r3, [r7, #32]
 800ac12:	429a      	cmp	r2, r3
 800ac14:	d901      	bls.n	800ac1a <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 800ac16:	2301      	movs	r3, #1
 800ac18:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	69fa      	ldr	r2, [r7, #28]
 800ac1e:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800ac20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac22:	2b00      	cmp	r3, #0
 800ac24:	d006      	beq.n	800ac34 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800ac26:	69fa      	ldr	r2, [r7, #28]
 800ac28:	6a3b      	ldr	r3, [r7, #32]
 800ac2a:	1ad3      	subs	r3, r2, r3
 800ac2c:	2100      	movs	r1, #0
 800ac2e:	4618      	mov	r0, r3
 800ac30:	f000 fd52 	bl	800b6d8 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800ac34:	f000 f8ca 	bl	800adcc <xTaskResumeAll>
 800ac38:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800ac3a:	69bb      	ldr	r3, [r7, #24]
 800ac3c:	2b00      	cmp	r3, #0
 800ac3e:	d107      	bne.n	800ac50 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 800ac40:	4b07      	ldr	r3, [pc, #28]	@ (800ac60 <vTaskDelayUntil+0xfc>)
 800ac42:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ac46:	601a      	str	r2, [r3, #0]
 800ac48:	f3bf 8f4f 	dsb	sy
 800ac4c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ac50:	bf00      	nop
 800ac52:	3728      	adds	r7, #40	@ 0x28
 800ac54:	46bd      	mov	sp, r7
 800ac56:	bd80      	pop	{r7, pc}
 800ac58:	200016f0 	.word	0x200016f0
 800ac5c:	200016cc 	.word	0x200016cc
 800ac60:	e000ed04 	.word	0xe000ed04

0800ac64 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800ac64:	b580      	push	{r7, lr}
 800ac66:	b084      	sub	sp, #16
 800ac68:	af00      	add	r7, sp, #0
 800ac6a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800ac6c:	2300      	movs	r3, #0
 800ac6e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	d018      	beq.n	800aca8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800ac76:	4b14      	ldr	r3, [pc, #80]	@ (800acc8 <vTaskDelay+0x64>)
 800ac78:	681b      	ldr	r3, [r3, #0]
 800ac7a:	2b00      	cmp	r3, #0
 800ac7c:	d00b      	beq.n	800ac96 <vTaskDelay+0x32>
	__asm volatile
 800ac7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac82:	f383 8811 	msr	BASEPRI, r3
 800ac86:	f3bf 8f6f 	isb	sy
 800ac8a:	f3bf 8f4f 	dsb	sy
 800ac8e:	60bb      	str	r3, [r7, #8]
}
 800ac90:	bf00      	nop
 800ac92:	bf00      	nop
 800ac94:	e7fd      	b.n	800ac92 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800ac96:	f000 f88b 	bl	800adb0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800ac9a:	2100      	movs	r1, #0
 800ac9c:	6878      	ldr	r0, [r7, #4]
 800ac9e:	f000 fd1b 	bl	800b6d8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800aca2:	f000 f893 	bl	800adcc <xTaskResumeAll>
 800aca6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800aca8:	68fb      	ldr	r3, [r7, #12]
 800acaa:	2b00      	cmp	r3, #0
 800acac:	d107      	bne.n	800acbe <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800acae:	4b07      	ldr	r3, [pc, #28]	@ (800accc <vTaskDelay+0x68>)
 800acb0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800acb4:	601a      	str	r2, [r3, #0]
 800acb6:	f3bf 8f4f 	dsb	sy
 800acba:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800acbe:	bf00      	nop
 800acc0:	3710      	adds	r7, #16
 800acc2:	46bd      	mov	sp, r7
 800acc4:	bd80      	pop	{r7, pc}
 800acc6:	bf00      	nop
 800acc8:	200016f0 	.word	0x200016f0
 800accc:	e000ed04 	.word	0xe000ed04

0800acd0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800acd0:	b580      	push	{r7, lr}
 800acd2:	b08a      	sub	sp, #40	@ 0x28
 800acd4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800acd6:	2300      	movs	r3, #0
 800acd8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800acda:	2300      	movs	r3, #0
 800acdc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800acde:	463a      	mov	r2, r7
 800ace0:	1d39      	adds	r1, r7, #4
 800ace2:	f107 0308 	add.w	r3, r7, #8
 800ace6:	4618      	mov	r0, r3
 800ace8:	f7fe ff28 	bl	8009b3c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800acec:	6839      	ldr	r1, [r7, #0]
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	68ba      	ldr	r2, [r7, #8]
 800acf2:	9202      	str	r2, [sp, #8]
 800acf4:	9301      	str	r3, [sp, #4]
 800acf6:	2300      	movs	r3, #0
 800acf8:	9300      	str	r3, [sp, #0]
 800acfa:	2300      	movs	r3, #0
 800acfc:	460a      	mov	r2, r1
 800acfe:	4924      	ldr	r1, [pc, #144]	@ (800ad90 <vTaskStartScheduler+0xc0>)
 800ad00:	4824      	ldr	r0, [pc, #144]	@ (800ad94 <vTaskStartScheduler+0xc4>)
 800ad02:	f7ff fcfd 	bl	800a700 <xTaskCreateStatic>
 800ad06:	4603      	mov	r3, r0
 800ad08:	4a23      	ldr	r2, [pc, #140]	@ (800ad98 <vTaskStartScheduler+0xc8>)
 800ad0a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800ad0c:	4b22      	ldr	r3, [pc, #136]	@ (800ad98 <vTaskStartScheduler+0xc8>)
 800ad0e:	681b      	ldr	r3, [r3, #0]
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	d002      	beq.n	800ad1a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800ad14:	2301      	movs	r3, #1
 800ad16:	617b      	str	r3, [r7, #20]
 800ad18:	e001      	b.n	800ad1e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800ad1a:	2300      	movs	r3, #0
 800ad1c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800ad1e:	697b      	ldr	r3, [r7, #20]
 800ad20:	2b01      	cmp	r3, #1
 800ad22:	d102      	bne.n	800ad2a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800ad24:	f000 fd2c 	bl	800b780 <xTimerCreateTimerTask>
 800ad28:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800ad2a:	697b      	ldr	r3, [r7, #20]
 800ad2c:	2b01      	cmp	r3, #1
 800ad2e:	d11b      	bne.n	800ad68 <vTaskStartScheduler+0x98>
	__asm volatile
 800ad30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad34:	f383 8811 	msr	BASEPRI, r3
 800ad38:	f3bf 8f6f 	isb	sy
 800ad3c:	f3bf 8f4f 	dsb	sy
 800ad40:	613b      	str	r3, [r7, #16]
}
 800ad42:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800ad44:	4b15      	ldr	r3, [pc, #84]	@ (800ad9c <vTaskStartScheduler+0xcc>)
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	3354      	adds	r3, #84	@ 0x54
 800ad4a:	4a15      	ldr	r2, [pc, #84]	@ (800ada0 <vTaskStartScheduler+0xd0>)
 800ad4c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800ad4e:	4b15      	ldr	r3, [pc, #84]	@ (800ada4 <vTaskStartScheduler+0xd4>)
 800ad50:	f04f 32ff 	mov.w	r2, #4294967295
 800ad54:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800ad56:	4b14      	ldr	r3, [pc, #80]	@ (800ada8 <vTaskStartScheduler+0xd8>)
 800ad58:	2201      	movs	r2, #1
 800ad5a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800ad5c:	4b13      	ldr	r3, [pc, #76]	@ (800adac <vTaskStartScheduler+0xdc>)
 800ad5e:	2200      	movs	r2, #0
 800ad60:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800ad62:	f001 f8f5 	bl	800bf50 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800ad66:	e00f      	b.n	800ad88 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800ad68:	697b      	ldr	r3, [r7, #20]
 800ad6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad6e:	d10b      	bne.n	800ad88 <vTaskStartScheduler+0xb8>
	__asm volatile
 800ad70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad74:	f383 8811 	msr	BASEPRI, r3
 800ad78:	f3bf 8f6f 	isb	sy
 800ad7c:	f3bf 8f4f 	dsb	sy
 800ad80:	60fb      	str	r3, [r7, #12]
}
 800ad82:	bf00      	nop
 800ad84:	bf00      	nop
 800ad86:	e7fd      	b.n	800ad84 <vTaskStartScheduler+0xb4>
}
 800ad88:	bf00      	nop
 800ad8a:	3718      	adds	r7, #24
 800ad8c:	46bd      	mov	sp, r7
 800ad8e:	bd80      	pop	{r7, pc}
 800ad90:	0800c920 	.word	0x0800c920
 800ad94:	0800b405 	.word	0x0800b405
 800ad98:	200016ec 	.word	0x200016ec
 800ad9c:	200011f4 	.word	0x200011f4
 800ada0:	20000258 	.word	0x20000258
 800ada4:	200016e8 	.word	0x200016e8
 800ada8:	200016d4 	.word	0x200016d4
 800adac:	200016cc 	.word	0x200016cc

0800adb0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800adb0:	b480      	push	{r7}
 800adb2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800adb4:	4b04      	ldr	r3, [pc, #16]	@ (800adc8 <vTaskSuspendAll+0x18>)
 800adb6:	681b      	ldr	r3, [r3, #0]
 800adb8:	3301      	adds	r3, #1
 800adba:	4a03      	ldr	r2, [pc, #12]	@ (800adc8 <vTaskSuspendAll+0x18>)
 800adbc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800adbe:	bf00      	nop
 800adc0:	46bd      	mov	sp, r7
 800adc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adc6:	4770      	bx	lr
 800adc8:	200016f0 	.word	0x200016f0

0800adcc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800adcc:	b580      	push	{r7, lr}
 800adce:	b084      	sub	sp, #16
 800add0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800add2:	2300      	movs	r3, #0
 800add4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800add6:	2300      	movs	r3, #0
 800add8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800adda:	4b42      	ldr	r3, [pc, #264]	@ (800aee4 <xTaskResumeAll+0x118>)
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	2b00      	cmp	r3, #0
 800ade0:	d10b      	bne.n	800adfa <xTaskResumeAll+0x2e>
	__asm volatile
 800ade2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ade6:	f383 8811 	msr	BASEPRI, r3
 800adea:	f3bf 8f6f 	isb	sy
 800adee:	f3bf 8f4f 	dsb	sy
 800adf2:	603b      	str	r3, [r7, #0]
}
 800adf4:	bf00      	nop
 800adf6:	bf00      	nop
 800adf8:	e7fd      	b.n	800adf6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800adfa:	f001 f94d 	bl	800c098 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800adfe:	4b39      	ldr	r3, [pc, #228]	@ (800aee4 <xTaskResumeAll+0x118>)
 800ae00:	681b      	ldr	r3, [r3, #0]
 800ae02:	3b01      	subs	r3, #1
 800ae04:	4a37      	ldr	r2, [pc, #220]	@ (800aee4 <xTaskResumeAll+0x118>)
 800ae06:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ae08:	4b36      	ldr	r3, [pc, #216]	@ (800aee4 <xTaskResumeAll+0x118>)
 800ae0a:	681b      	ldr	r3, [r3, #0]
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	d162      	bne.n	800aed6 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800ae10:	4b35      	ldr	r3, [pc, #212]	@ (800aee8 <xTaskResumeAll+0x11c>)
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	2b00      	cmp	r3, #0
 800ae16:	d05e      	beq.n	800aed6 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ae18:	e02f      	b.n	800ae7a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ae1a:	4b34      	ldr	r3, [pc, #208]	@ (800aeec <xTaskResumeAll+0x120>)
 800ae1c:	68db      	ldr	r3, [r3, #12]
 800ae1e:	68db      	ldr	r3, [r3, #12]
 800ae20:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	3318      	adds	r3, #24
 800ae26:	4618      	mov	r0, r3
 800ae28:	f7fe ff46 	bl	8009cb8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ae2c:	68fb      	ldr	r3, [r7, #12]
 800ae2e:	3304      	adds	r3, #4
 800ae30:	4618      	mov	r0, r3
 800ae32:	f7fe ff41 	bl	8009cb8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800ae36:	68fb      	ldr	r3, [r7, #12]
 800ae38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ae3a:	4b2d      	ldr	r3, [pc, #180]	@ (800aef0 <xTaskResumeAll+0x124>)
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	429a      	cmp	r2, r3
 800ae40:	d903      	bls.n	800ae4a <xTaskResumeAll+0x7e>
 800ae42:	68fb      	ldr	r3, [r7, #12]
 800ae44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae46:	4a2a      	ldr	r2, [pc, #168]	@ (800aef0 <xTaskResumeAll+0x124>)
 800ae48:	6013      	str	r3, [r2, #0]
 800ae4a:	68fb      	ldr	r3, [r7, #12]
 800ae4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ae4e:	4613      	mov	r3, r2
 800ae50:	009b      	lsls	r3, r3, #2
 800ae52:	4413      	add	r3, r2
 800ae54:	009b      	lsls	r3, r3, #2
 800ae56:	4a27      	ldr	r2, [pc, #156]	@ (800aef4 <xTaskResumeAll+0x128>)
 800ae58:	441a      	add	r2, r3
 800ae5a:	68fb      	ldr	r3, [r7, #12]
 800ae5c:	3304      	adds	r3, #4
 800ae5e:	4619      	mov	r1, r3
 800ae60:	4610      	mov	r0, r2
 800ae62:	f7fe fecc 	bl	8009bfe <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ae66:	68fb      	ldr	r3, [r7, #12]
 800ae68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ae6a:	4b23      	ldr	r3, [pc, #140]	@ (800aef8 <xTaskResumeAll+0x12c>)
 800ae6c:	681b      	ldr	r3, [r3, #0]
 800ae6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae70:	429a      	cmp	r2, r3
 800ae72:	d302      	bcc.n	800ae7a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800ae74:	4b21      	ldr	r3, [pc, #132]	@ (800aefc <xTaskResumeAll+0x130>)
 800ae76:	2201      	movs	r2, #1
 800ae78:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ae7a:	4b1c      	ldr	r3, [pc, #112]	@ (800aeec <xTaskResumeAll+0x120>)
 800ae7c:	681b      	ldr	r3, [r3, #0]
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	d1cb      	bne.n	800ae1a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800ae82:	68fb      	ldr	r3, [r7, #12]
 800ae84:	2b00      	cmp	r3, #0
 800ae86:	d001      	beq.n	800ae8c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800ae88:	f000 fb78 	bl	800b57c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800ae8c:	4b1c      	ldr	r3, [pc, #112]	@ (800af00 <xTaskResumeAll+0x134>)
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	d010      	beq.n	800aeba <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800ae98:	f000 f858 	bl	800af4c <xTaskIncrementTick>
 800ae9c:	4603      	mov	r3, r0
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	d002      	beq.n	800aea8 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800aea2:	4b16      	ldr	r3, [pc, #88]	@ (800aefc <xTaskResumeAll+0x130>)
 800aea4:	2201      	movs	r2, #1
 800aea6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	3b01      	subs	r3, #1
 800aeac:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	2b00      	cmp	r3, #0
 800aeb2:	d1f1      	bne.n	800ae98 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800aeb4:	4b12      	ldr	r3, [pc, #72]	@ (800af00 <xTaskResumeAll+0x134>)
 800aeb6:	2200      	movs	r2, #0
 800aeb8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800aeba:	4b10      	ldr	r3, [pc, #64]	@ (800aefc <xTaskResumeAll+0x130>)
 800aebc:	681b      	ldr	r3, [r3, #0]
 800aebe:	2b00      	cmp	r3, #0
 800aec0:	d009      	beq.n	800aed6 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800aec2:	2301      	movs	r3, #1
 800aec4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800aec6:	4b0f      	ldr	r3, [pc, #60]	@ (800af04 <xTaskResumeAll+0x138>)
 800aec8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aecc:	601a      	str	r2, [r3, #0]
 800aece:	f3bf 8f4f 	dsb	sy
 800aed2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800aed6:	f001 f911 	bl	800c0fc <vPortExitCritical>

	return xAlreadyYielded;
 800aeda:	68bb      	ldr	r3, [r7, #8]
}
 800aedc:	4618      	mov	r0, r3
 800aede:	3710      	adds	r7, #16
 800aee0:	46bd      	mov	sp, r7
 800aee2:	bd80      	pop	{r7, pc}
 800aee4:	200016f0 	.word	0x200016f0
 800aee8:	200016c8 	.word	0x200016c8
 800aeec:	20001688 	.word	0x20001688
 800aef0:	200016d0 	.word	0x200016d0
 800aef4:	200011f8 	.word	0x200011f8
 800aef8:	200011f4 	.word	0x200011f4
 800aefc:	200016dc 	.word	0x200016dc
 800af00:	200016d8 	.word	0x200016d8
 800af04:	e000ed04 	.word	0xe000ed04

0800af08 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800af08:	b480      	push	{r7}
 800af0a:	b083      	sub	sp, #12
 800af0c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800af0e:	4b05      	ldr	r3, [pc, #20]	@ (800af24 <xTaskGetTickCount+0x1c>)
 800af10:	681b      	ldr	r3, [r3, #0]
 800af12:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800af14:	687b      	ldr	r3, [r7, #4]
}
 800af16:	4618      	mov	r0, r3
 800af18:	370c      	adds	r7, #12
 800af1a:	46bd      	mov	sp, r7
 800af1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af20:	4770      	bx	lr
 800af22:	bf00      	nop
 800af24:	200016cc 	.word	0x200016cc

0800af28 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800af28:	b580      	push	{r7, lr}
 800af2a:	b082      	sub	sp, #8
 800af2c:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800af2e:	f001 f993 	bl	800c258 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800af32:	2300      	movs	r3, #0
 800af34:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800af36:	4b04      	ldr	r3, [pc, #16]	@ (800af48 <xTaskGetTickCountFromISR+0x20>)
 800af38:	681b      	ldr	r3, [r3, #0]
 800af3a:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800af3c:	683b      	ldr	r3, [r7, #0]
}
 800af3e:	4618      	mov	r0, r3
 800af40:	3708      	adds	r7, #8
 800af42:	46bd      	mov	sp, r7
 800af44:	bd80      	pop	{r7, pc}
 800af46:	bf00      	nop
 800af48:	200016cc 	.word	0x200016cc

0800af4c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800af4c:	b580      	push	{r7, lr}
 800af4e:	b086      	sub	sp, #24
 800af50:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800af52:	2300      	movs	r3, #0
 800af54:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800af56:	4b4f      	ldr	r3, [pc, #316]	@ (800b094 <xTaskIncrementTick+0x148>)
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	f040 8090 	bne.w	800b080 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800af60:	4b4d      	ldr	r3, [pc, #308]	@ (800b098 <xTaskIncrementTick+0x14c>)
 800af62:	681b      	ldr	r3, [r3, #0]
 800af64:	3301      	adds	r3, #1
 800af66:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800af68:	4a4b      	ldr	r2, [pc, #300]	@ (800b098 <xTaskIncrementTick+0x14c>)
 800af6a:	693b      	ldr	r3, [r7, #16]
 800af6c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800af6e:	693b      	ldr	r3, [r7, #16]
 800af70:	2b00      	cmp	r3, #0
 800af72:	d121      	bne.n	800afb8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800af74:	4b49      	ldr	r3, [pc, #292]	@ (800b09c <xTaskIncrementTick+0x150>)
 800af76:	681b      	ldr	r3, [r3, #0]
 800af78:	681b      	ldr	r3, [r3, #0]
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	d00b      	beq.n	800af96 <xTaskIncrementTick+0x4a>
	__asm volatile
 800af7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af82:	f383 8811 	msr	BASEPRI, r3
 800af86:	f3bf 8f6f 	isb	sy
 800af8a:	f3bf 8f4f 	dsb	sy
 800af8e:	603b      	str	r3, [r7, #0]
}
 800af90:	bf00      	nop
 800af92:	bf00      	nop
 800af94:	e7fd      	b.n	800af92 <xTaskIncrementTick+0x46>
 800af96:	4b41      	ldr	r3, [pc, #260]	@ (800b09c <xTaskIncrementTick+0x150>)
 800af98:	681b      	ldr	r3, [r3, #0]
 800af9a:	60fb      	str	r3, [r7, #12]
 800af9c:	4b40      	ldr	r3, [pc, #256]	@ (800b0a0 <xTaskIncrementTick+0x154>)
 800af9e:	681b      	ldr	r3, [r3, #0]
 800afa0:	4a3e      	ldr	r2, [pc, #248]	@ (800b09c <xTaskIncrementTick+0x150>)
 800afa2:	6013      	str	r3, [r2, #0]
 800afa4:	4a3e      	ldr	r2, [pc, #248]	@ (800b0a0 <xTaskIncrementTick+0x154>)
 800afa6:	68fb      	ldr	r3, [r7, #12]
 800afa8:	6013      	str	r3, [r2, #0]
 800afaa:	4b3e      	ldr	r3, [pc, #248]	@ (800b0a4 <xTaskIncrementTick+0x158>)
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	3301      	adds	r3, #1
 800afb0:	4a3c      	ldr	r2, [pc, #240]	@ (800b0a4 <xTaskIncrementTick+0x158>)
 800afb2:	6013      	str	r3, [r2, #0]
 800afb4:	f000 fae2 	bl	800b57c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800afb8:	4b3b      	ldr	r3, [pc, #236]	@ (800b0a8 <xTaskIncrementTick+0x15c>)
 800afba:	681b      	ldr	r3, [r3, #0]
 800afbc:	693a      	ldr	r2, [r7, #16]
 800afbe:	429a      	cmp	r2, r3
 800afc0:	d349      	bcc.n	800b056 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800afc2:	4b36      	ldr	r3, [pc, #216]	@ (800b09c <xTaskIncrementTick+0x150>)
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	681b      	ldr	r3, [r3, #0]
 800afc8:	2b00      	cmp	r3, #0
 800afca:	d104      	bne.n	800afd6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800afcc:	4b36      	ldr	r3, [pc, #216]	@ (800b0a8 <xTaskIncrementTick+0x15c>)
 800afce:	f04f 32ff 	mov.w	r2, #4294967295
 800afd2:	601a      	str	r2, [r3, #0]
					break;
 800afd4:	e03f      	b.n	800b056 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800afd6:	4b31      	ldr	r3, [pc, #196]	@ (800b09c <xTaskIncrementTick+0x150>)
 800afd8:	681b      	ldr	r3, [r3, #0]
 800afda:	68db      	ldr	r3, [r3, #12]
 800afdc:	68db      	ldr	r3, [r3, #12]
 800afde:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800afe0:	68bb      	ldr	r3, [r7, #8]
 800afe2:	685b      	ldr	r3, [r3, #4]
 800afe4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800afe6:	693a      	ldr	r2, [r7, #16]
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	429a      	cmp	r2, r3
 800afec:	d203      	bcs.n	800aff6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800afee:	4a2e      	ldr	r2, [pc, #184]	@ (800b0a8 <xTaskIncrementTick+0x15c>)
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800aff4:	e02f      	b.n	800b056 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800aff6:	68bb      	ldr	r3, [r7, #8]
 800aff8:	3304      	adds	r3, #4
 800affa:	4618      	mov	r0, r3
 800affc:	f7fe fe5c 	bl	8009cb8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b000:	68bb      	ldr	r3, [r7, #8]
 800b002:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b004:	2b00      	cmp	r3, #0
 800b006:	d004      	beq.n	800b012 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b008:	68bb      	ldr	r3, [r7, #8]
 800b00a:	3318      	adds	r3, #24
 800b00c:	4618      	mov	r0, r3
 800b00e:	f7fe fe53 	bl	8009cb8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b012:	68bb      	ldr	r3, [r7, #8]
 800b014:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b016:	4b25      	ldr	r3, [pc, #148]	@ (800b0ac <xTaskIncrementTick+0x160>)
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	429a      	cmp	r2, r3
 800b01c:	d903      	bls.n	800b026 <xTaskIncrementTick+0xda>
 800b01e:	68bb      	ldr	r3, [r7, #8]
 800b020:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b022:	4a22      	ldr	r2, [pc, #136]	@ (800b0ac <xTaskIncrementTick+0x160>)
 800b024:	6013      	str	r3, [r2, #0]
 800b026:	68bb      	ldr	r3, [r7, #8]
 800b028:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b02a:	4613      	mov	r3, r2
 800b02c:	009b      	lsls	r3, r3, #2
 800b02e:	4413      	add	r3, r2
 800b030:	009b      	lsls	r3, r3, #2
 800b032:	4a1f      	ldr	r2, [pc, #124]	@ (800b0b0 <xTaskIncrementTick+0x164>)
 800b034:	441a      	add	r2, r3
 800b036:	68bb      	ldr	r3, [r7, #8]
 800b038:	3304      	adds	r3, #4
 800b03a:	4619      	mov	r1, r3
 800b03c:	4610      	mov	r0, r2
 800b03e:	f7fe fdde 	bl	8009bfe <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b042:	68bb      	ldr	r3, [r7, #8]
 800b044:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b046:	4b1b      	ldr	r3, [pc, #108]	@ (800b0b4 <xTaskIncrementTick+0x168>)
 800b048:	681b      	ldr	r3, [r3, #0]
 800b04a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b04c:	429a      	cmp	r2, r3
 800b04e:	d3b8      	bcc.n	800afc2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800b050:	2301      	movs	r3, #1
 800b052:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b054:	e7b5      	b.n	800afc2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b056:	4b17      	ldr	r3, [pc, #92]	@ (800b0b4 <xTaskIncrementTick+0x168>)
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b05c:	4914      	ldr	r1, [pc, #80]	@ (800b0b0 <xTaskIncrementTick+0x164>)
 800b05e:	4613      	mov	r3, r2
 800b060:	009b      	lsls	r3, r3, #2
 800b062:	4413      	add	r3, r2
 800b064:	009b      	lsls	r3, r3, #2
 800b066:	440b      	add	r3, r1
 800b068:	681b      	ldr	r3, [r3, #0]
 800b06a:	2b01      	cmp	r3, #1
 800b06c:	d901      	bls.n	800b072 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800b06e:	2301      	movs	r3, #1
 800b070:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800b072:	4b11      	ldr	r3, [pc, #68]	@ (800b0b8 <xTaskIncrementTick+0x16c>)
 800b074:	681b      	ldr	r3, [r3, #0]
 800b076:	2b00      	cmp	r3, #0
 800b078:	d007      	beq.n	800b08a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800b07a:	2301      	movs	r3, #1
 800b07c:	617b      	str	r3, [r7, #20]
 800b07e:	e004      	b.n	800b08a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800b080:	4b0e      	ldr	r3, [pc, #56]	@ (800b0bc <xTaskIncrementTick+0x170>)
 800b082:	681b      	ldr	r3, [r3, #0]
 800b084:	3301      	adds	r3, #1
 800b086:	4a0d      	ldr	r2, [pc, #52]	@ (800b0bc <xTaskIncrementTick+0x170>)
 800b088:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800b08a:	697b      	ldr	r3, [r7, #20]
}
 800b08c:	4618      	mov	r0, r3
 800b08e:	3718      	adds	r7, #24
 800b090:	46bd      	mov	sp, r7
 800b092:	bd80      	pop	{r7, pc}
 800b094:	200016f0 	.word	0x200016f0
 800b098:	200016cc 	.word	0x200016cc
 800b09c:	20001680 	.word	0x20001680
 800b0a0:	20001684 	.word	0x20001684
 800b0a4:	200016e0 	.word	0x200016e0
 800b0a8:	200016e8 	.word	0x200016e8
 800b0ac:	200016d0 	.word	0x200016d0
 800b0b0:	200011f8 	.word	0x200011f8
 800b0b4:	200011f4 	.word	0x200011f4
 800b0b8:	200016dc 	.word	0x200016dc
 800b0bc:	200016d8 	.word	0x200016d8

0800b0c0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b0c0:	b480      	push	{r7}
 800b0c2:	b085      	sub	sp, #20
 800b0c4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b0c6:	4b2b      	ldr	r3, [pc, #172]	@ (800b174 <vTaskSwitchContext+0xb4>)
 800b0c8:	681b      	ldr	r3, [r3, #0]
 800b0ca:	2b00      	cmp	r3, #0
 800b0cc:	d003      	beq.n	800b0d6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b0ce:	4b2a      	ldr	r3, [pc, #168]	@ (800b178 <vTaskSwitchContext+0xb8>)
 800b0d0:	2201      	movs	r2, #1
 800b0d2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b0d4:	e047      	b.n	800b166 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800b0d6:	4b28      	ldr	r3, [pc, #160]	@ (800b178 <vTaskSwitchContext+0xb8>)
 800b0d8:	2200      	movs	r2, #0
 800b0da:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b0dc:	4b27      	ldr	r3, [pc, #156]	@ (800b17c <vTaskSwitchContext+0xbc>)
 800b0de:	681b      	ldr	r3, [r3, #0]
 800b0e0:	60fb      	str	r3, [r7, #12]
 800b0e2:	e011      	b.n	800b108 <vTaskSwitchContext+0x48>
 800b0e4:	68fb      	ldr	r3, [r7, #12]
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	d10b      	bne.n	800b102 <vTaskSwitchContext+0x42>
	__asm volatile
 800b0ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0ee:	f383 8811 	msr	BASEPRI, r3
 800b0f2:	f3bf 8f6f 	isb	sy
 800b0f6:	f3bf 8f4f 	dsb	sy
 800b0fa:	607b      	str	r3, [r7, #4]
}
 800b0fc:	bf00      	nop
 800b0fe:	bf00      	nop
 800b100:	e7fd      	b.n	800b0fe <vTaskSwitchContext+0x3e>
 800b102:	68fb      	ldr	r3, [r7, #12]
 800b104:	3b01      	subs	r3, #1
 800b106:	60fb      	str	r3, [r7, #12]
 800b108:	491d      	ldr	r1, [pc, #116]	@ (800b180 <vTaskSwitchContext+0xc0>)
 800b10a:	68fa      	ldr	r2, [r7, #12]
 800b10c:	4613      	mov	r3, r2
 800b10e:	009b      	lsls	r3, r3, #2
 800b110:	4413      	add	r3, r2
 800b112:	009b      	lsls	r3, r3, #2
 800b114:	440b      	add	r3, r1
 800b116:	681b      	ldr	r3, [r3, #0]
 800b118:	2b00      	cmp	r3, #0
 800b11a:	d0e3      	beq.n	800b0e4 <vTaskSwitchContext+0x24>
 800b11c:	68fa      	ldr	r2, [r7, #12]
 800b11e:	4613      	mov	r3, r2
 800b120:	009b      	lsls	r3, r3, #2
 800b122:	4413      	add	r3, r2
 800b124:	009b      	lsls	r3, r3, #2
 800b126:	4a16      	ldr	r2, [pc, #88]	@ (800b180 <vTaskSwitchContext+0xc0>)
 800b128:	4413      	add	r3, r2
 800b12a:	60bb      	str	r3, [r7, #8]
 800b12c:	68bb      	ldr	r3, [r7, #8]
 800b12e:	685b      	ldr	r3, [r3, #4]
 800b130:	685a      	ldr	r2, [r3, #4]
 800b132:	68bb      	ldr	r3, [r7, #8]
 800b134:	605a      	str	r2, [r3, #4]
 800b136:	68bb      	ldr	r3, [r7, #8]
 800b138:	685a      	ldr	r2, [r3, #4]
 800b13a:	68bb      	ldr	r3, [r7, #8]
 800b13c:	3308      	adds	r3, #8
 800b13e:	429a      	cmp	r2, r3
 800b140:	d104      	bne.n	800b14c <vTaskSwitchContext+0x8c>
 800b142:	68bb      	ldr	r3, [r7, #8]
 800b144:	685b      	ldr	r3, [r3, #4]
 800b146:	685a      	ldr	r2, [r3, #4]
 800b148:	68bb      	ldr	r3, [r7, #8]
 800b14a:	605a      	str	r2, [r3, #4]
 800b14c:	68bb      	ldr	r3, [r7, #8]
 800b14e:	685b      	ldr	r3, [r3, #4]
 800b150:	68db      	ldr	r3, [r3, #12]
 800b152:	4a0c      	ldr	r2, [pc, #48]	@ (800b184 <vTaskSwitchContext+0xc4>)
 800b154:	6013      	str	r3, [r2, #0]
 800b156:	4a09      	ldr	r2, [pc, #36]	@ (800b17c <vTaskSwitchContext+0xbc>)
 800b158:	68fb      	ldr	r3, [r7, #12]
 800b15a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b15c:	4b09      	ldr	r3, [pc, #36]	@ (800b184 <vTaskSwitchContext+0xc4>)
 800b15e:	681b      	ldr	r3, [r3, #0]
 800b160:	3354      	adds	r3, #84	@ 0x54
 800b162:	4a09      	ldr	r2, [pc, #36]	@ (800b188 <vTaskSwitchContext+0xc8>)
 800b164:	6013      	str	r3, [r2, #0]
}
 800b166:	bf00      	nop
 800b168:	3714      	adds	r7, #20
 800b16a:	46bd      	mov	sp, r7
 800b16c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b170:	4770      	bx	lr
 800b172:	bf00      	nop
 800b174:	200016f0 	.word	0x200016f0
 800b178:	200016dc 	.word	0x200016dc
 800b17c:	200016d0 	.word	0x200016d0
 800b180:	200011f8 	.word	0x200011f8
 800b184:	200011f4 	.word	0x200011f4
 800b188:	20000258 	.word	0x20000258

0800b18c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b18c:	b580      	push	{r7, lr}
 800b18e:	b084      	sub	sp, #16
 800b190:	af00      	add	r7, sp, #0
 800b192:	6078      	str	r0, [r7, #4]
 800b194:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	2b00      	cmp	r3, #0
 800b19a:	d10b      	bne.n	800b1b4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800b19c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1a0:	f383 8811 	msr	BASEPRI, r3
 800b1a4:	f3bf 8f6f 	isb	sy
 800b1a8:	f3bf 8f4f 	dsb	sy
 800b1ac:	60fb      	str	r3, [r7, #12]
}
 800b1ae:	bf00      	nop
 800b1b0:	bf00      	nop
 800b1b2:	e7fd      	b.n	800b1b0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b1b4:	4b07      	ldr	r3, [pc, #28]	@ (800b1d4 <vTaskPlaceOnEventList+0x48>)
 800b1b6:	681b      	ldr	r3, [r3, #0]
 800b1b8:	3318      	adds	r3, #24
 800b1ba:	4619      	mov	r1, r3
 800b1bc:	6878      	ldr	r0, [r7, #4]
 800b1be:	f7fe fd42 	bl	8009c46 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b1c2:	2101      	movs	r1, #1
 800b1c4:	6838      	ldr	r0, [r7, #0]
 800b1c6:	f000 fa87 	bl	800b6d8 <prvAddCurrentTaskToDelayedList>
}
 800b1ca:	bf00      	nop
 800b1cc:	3710      	adds	r7, #16
 800b1ce:	46bd      	mov	sp, r7
 800b1d0:	bd80      	pop	{r7, pc}
 800b1d2:	bf00      	nop
 800b1d4:	200011f4 	.word	0x200011f4

0800b1d8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b1d8:	b580      	push	{r7, lr}
 800b1da:	b086      	sub	sp, #24
 800b1dc:	af00      	add	r7, sp, #0
 800b1de:	60f8      	str	r0, [r7, #12]
 800b1e0:	60b9      	str	r1, [r7, #8]
 800b1e2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800b1e4:	68fb      	ldr	r3, [r7, #12]
 800b1e6:	2b00      	cmp	r3, #0
 800b1e8:	d10b      	bne.n	800b202 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800b1ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1ee:	f383 8811 	msr	BASEPRI, r3
 800b1f2:	f3bf 8f6f 	isb	sy
 800b1f6:	f3bf 8f4f 	dsb	sy
 800b1fa:	617b      	str	r3, [r7, #20]
}
 800b1fc:	bf00      	nop
 800b1fe:	bf00      	nop
 800b200:	e7fd      	b.n	800b1fe <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b202:	4b0a      	ldr	r3, [pc, #40]	@ (800b22c <vTaskPlaceOnEventListRestricted+0x54>)
 800b204:	681b      	ldr	r3, [r3, #0]
 800b206:	3318      	adds	r3, #24
 800b208:	4619      	mov	r1, r3
 800b20a:	68f8      	ldr	r0, [r7, #12]
 800b20c:	f7fe fcf7 	bl	8009bfe <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	2b00      	cmp	r3, #0
 800b214:	d002      	beq.n	800b21c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800b216:	f04f 33ff 	mov.w	r3, #4294967295
 800b21a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800b21c:	6879      	ldr	r1, [r7, #4]
 800b21e:	68b8      	ldr	r0, [r7, #8]
 800b220:	f000 fa5a 	bl	800b6d8 <prvAddCurrentTaskToDelayedList>
	}
 800b224:	bf00      	nop
 800b226:	3718      	adds	r7, #24
 800b228:	46bd      	mov	sp, r7
 800b22a:	bd80      	pop	{r7, pc}
 800b22c:	200011f4 	.word	0x200011f4

0800b230 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b230:	b580      	push	{r7, lr}
 800b232:	b086      	sub	sp, #24
 800b234:	af00      	add	r7, sp, #0
 800b236:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	68db      	ldr	r3, [r3, #12]
 800b23c:	68db      	ldr	r3, [r3, #12]
 800b23e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800b240:	693b      	ldr	r3, [r7, #16]
 800b242:	2b00      	cmp	r3, #0
 800b244:	d10b      	bne.n	800b25e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800b246:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b24a:	f383 8811 	msr	BASEPRI, r3
 800b24e:	f3bf 8f6f 	isb	sy
 800b252:	f3bf 8f4f 	dsb	sy
 800b256:	60fb      	str	r3, [r7, #12]
}
 800b258:	bf00      	nop
 800b25a:	bf00      	nop
 800b25c:	e7fd      	b.n	800b25a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800b25e:	693b      	ldr	r3, [r7, #16]
 800b260:	3318      	adds	r3, #24
 800b262:	4618      	mov	r0, r3
 800b264:	f7fe fd28 	bl	8009cb8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b268:	4b1d      	ldr	r3, [pc, #116]	@ (800b2e0 <xTaskRemoveFromEventList+0xb0>)
 800b26a:	681b      	ldr	r3, [r3, #0]
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	d11d      	bne.n	800b2ac <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b270:	693b      	ldr	r3, [r7, #16]
 800b272:	3304      	adds	r3, #4
 800b274:	4618      	mov	r0, r3
 800b276:	f7fe fd1f 	bl	8009cb8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b27a:	693b      	ldr	r3, [r7, #16]
 800b27c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b27e:	4b19      	ldr	r3, [pc, #100]	@ (800b2e4 <xTaskRemoveFromEventList+0xb4>)
 800b280:	681b      	ldr	r3, [r3, #0]
 800b282:	429a      	cmp	r2, r3
 800b284:	d903      	bls.n	800b28e <xTaskRemoveFromEventList+0x5e>
 800b286:	693b      	ldr	r3, [r7, #16]
 800b288:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b28a:	4a16      	ldr	r2, [pc, #88]	@ (800b2e4 <xTaskRemoveFromEventList+0xb4>)
 800b28c:	6013      	str	r3, [r2, #0]
 800b28e:	693b      	ldr	r3, [r7, #16]
 800b290:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b292:	4613      	mov	r3, r2
 800b294:	009b      	lsls	r3, r3, #2
 800b296:	4413      	add	r3, r2
 800b298:	009b      	lsls	r3, r3, #2
 800b29a:	4a13      	ldr	r2, [pc, #76]	@ (800b2e8 <xTaskRemoveFromEventList+0xb8>)
 800b29c:	441a      	add	r2, r3
 800b29e:	693b      	ldr	r3, [r7, #16]
 800b2a0:	3304      	adds	r3, #4
 800b2a2:	4619      	mov	r1, r3
 800b2a4:	4610      	mov	r0, r2
 800b2a6:	f7fe fcaa 	bl	8009bfe <vListInsertEnd>
 800b2aa:	e005      	b.n	800b2b8 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b2ac:	693b      	ldr	r3, [r7, #16]
 800b2ae:	3318      	adds	r3, #24
 800b2b0:	4619      	mov	r1, r3
 800b2b2:	480e      	ldr	r0, [pc, #56]	@ (800b2ec <xTaskRemoveFromEventList+0xbc>)
 800b2b4:	f7fe fca3 	bl	8009bfe <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b2b8:	693b      	ldr	r3, [r7, #16]
 800b2ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b2bc:	4b0c      	ldr	r3, [pc, #48]	@ (800b2f0 <xTaskRemoveFromEventList+0xc0>)
 800b2be:	681b      	ldr	r3, [r3, #0]
 800b2c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b2c2:	429a      	cmp	r2, r3
 800b2c4:	d905      	bls.n	800b2d2 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b2c6:	2301      	movs	r3, #1
 800b2c8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b2ca:	4b0a      	ldr	r3, [pc, #40]	@ (800b2f4 <xTaskRemoveFromEventList+0xc4>)
 800b2cc:	2201      	movs	r2, #1
 800b2ce:	601a      	str	r2, [r3, #0]
 800b2d0:	e001      	b.n	800b2d6 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800b2d2:	2300      	movs	r3, #0
 800b2d4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800b2d6:	697b      	ldr	r3, [r7, #20]
}
 800b2d8:	4618      	mov	r0, r3
 800b2da:	3718      	adds	r7, #24
 800b2dc:	46bd      	mov	sp, r7
 800b2de:	bd80      	pop	{r7, pc}
 800b2e0:	200016f0 	.word	0x200016f0
 800b2e4:	200016d0 	.word	0x200016d0
 800b2e8:	200011f8 	.word	0x200011f8
 800b2ec:	20001688 	.word	0x20001688
 800b2f0:	200011f4 	.word	0x200011f4
 800b2f4:	200016dc 	.word	0x200016dc

0800b2f8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b2f8:	b480      	push	{r7}
 800b2fa:	b083      	sub	sp, #12
 800b2fc:	af00      	add	r7, sp, #0
 800b2fe:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b300:	4b06      	ldr	r3, [pc, #24]	@ (800b31c <vTaskInternalSetTimeOutState+0x24>)
 800b302:	681a      	ldr	r2, [r3, #0]
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800b308:	4b05      	ldr	r3, [pc, #20]	@ (800b320 <vTaskInternalSetTimeOutState+0x28>)
 800b30a:	681a      	ldr	r2, [r3, #0]
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	605a      	str	r2, [r3, #4]
}
 800b310:	bf00      	nop
 800b312:	370c      	adds	r7, #12
 800b314:	46bd      	mov	sp, r7
 800b316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b31a:	4770      	bx	lr
 800b31c:	200016e0 	.word	0x200016e0
 800b320:	200016cc 	.word	0x200016cc

0800b324 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800b324:	b580      	push	{r7, lr}
 800b326:	b088      	sub	sp, #32
 800b328:	af00      	add	r7, sp, #0
 800b32a:	6078      	str	r0, [r7, #4]
 800b32c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	2b00      	cmp	r3, #0
 800b332:	d10b      	bne.n	800b34c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800b334:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b338:	f383 8811 	msr	BASEPRI, r3
 800b33c:	f3bf 8f6f 	isb	sy
 800b340:	f3bf 8f4f 	dsb	sy
 800b344:	613b      	str	r3, [r7, #16]
}
 800b346:	bf00      	nop
 800b348:	bf00      	nop
 800b34a:	e7fd      	b.n	800b348 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800b34c:	683b      	ldr	r3, [r7, #0]
 800b34e:	2b00      	cmp	r3, #0
 800b350:	d10b      	bne.n	800b36a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800b352:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b356:	f383 8811 	msr	BASEPRI, r3
 800b35a:	f3bf 8f6f 	isb	sy
 800b35e:	f3bf 8f4f 	dsb	sy
 800b362:	60fb      	str	r3, [r7, #12]
}
 800b364:	bf00      	nop
 800b366:	bf00      	nop
 800b368:	e7fd      	b.n	800b366 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800b36a:	f000 fe95 	bl	800c098 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b36e:	4b1d      	ldr	r3, [pc, #116]	@ (800b3e4 <xTaskCheckForTimeOut+0xc0>)
 800b370:	681b      	ldr	r3, [r3, #0]
 800b372:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	685b      	ldr	r3, [r3, #4]
 800b378:	69ba      	ldr	r2, [r7, #24]
 800b37a:	1ad3      	subs	r3, r2, r3
 800b37c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800b37e:	683b      	ldr	r3, [r7, #0]
 800b380:	681b      	ldr	r3, [r3, #0]
 800b382:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b386:	d102      	bne.n	800b38e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b388:	2300      	movs	r3, #0
 800b38a:	61fb      	str	r3, [r7, #28]
 800b38c:	e023      	b.n	800b3d6 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	681a      	ldr	r2, [r3, #0]
 800b392:	4b15      	ldr	r3, [pc, #84]	@ (800b3e8 <xTaskCheckForTimeOut+0xc4>)
 800b394:	681b      	ldr	r3, [r3, #0]
 800b396:	429a      	cmp	r2, r3
 800b398:	d007      	beq.n	800b3aa <xTaskCheckForTimeOut+0x86>
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	685b      	ldr	r3, [r3, #4]
 800b39e:	69ba      	ldr	r2, [r7, #24]
 800b3a0:	429a      	cmp	r2, r3
 800b3a2:	d302      	bcc.n	800b3aa <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b3a4:	2301      	movs	r3, #1
 800b3a6:	61fb      	str	r3, [r7, #28]
 800b3a8:	e015      	b.n	800b3d6 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b3aa:	683b      	ldr	r3, [r7, #0]
 800b3ac:	681b      	ldr	r3, [r3, #0]
 800b3ae:	697a      	ldr	r2, [r7, #20]
 800b3b0:	429a      	cmp	r2, r3
 800b3b2:	d20b      	bcs.n	800b3cc <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800b3b4:	683b      	ldr	r3, [r7, #0]
 800b3b6:	681a      	ldr	r2, [r3, #0]
 800b3b8:	697b      	ldr	r3, [r7, #20]
 800b3ba:	1ad2      	subs	r2, r2, r3
 800b3bc:	683b      	ldr	r3, [r7, #0]
 800b3be:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800b3c0:	6878      	ldr	r0, [r7, #4]
 800b3c2:	f7ff ff99 	bl	800b2f8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800b3c6:	2300      	movs	r3, #0
 800b3c8:	61fb      	str	r3, [r7, #28]
 800b3ca:	e004      	b.n	800b3d6 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800b3cc:	683b      	ldr	r3, [r7, #0]
 800b3ce:	2200      	movs	r2, #0
 800b3d0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800b3d2:	2301      	movs	r3, #1
 800b3d4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800b3d6:	f000 fe91 	bl	800c0fc <vPortExitCritical>

	return xReturn;
 800b3da:	69fb      	ldr	r3, [r7, #28]
}
 800b3dc:	4618      	mov	r0, r3
 800b3de:	3720      	adds	r7, #32
 800b3e0:	46bd      	mov	sp, r7
 800b3e2:	bd80      	pop	{r7, pc}
 800b3e4:	200016cc 	.word	0x200016cc
 800b3e8:	200016e0 	.word	0x200016e0

0800b3ec <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b3ec:	b480      	push	{r7}
 800b3ee:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b3f0:	4b03      	ldr	r3, [pc, #12]	@ (800b400 <vTaskMissedYield+0x14>)
 800b3f2:	2201      	movs	r2, #1
 800b3f4:	601a      	str	r2, [r3, #0]
}
 800b3f6:	bf00      	nop
 800b3f8:	46bd      	mov	sp, r7
 800b3fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3fe:	4770      	bx	lr
 800b400:	200016dc 	.word	0x200016dc

0800b404 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b404:	b580      	push	{r7, lr}
 800b406:	b082      	sub	sp, #8
 800b408:	af00      	add	r7, sp, #0
 800b40a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b40c:	f000 f852 	bl	800b4b4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b410:	4b06      	ldr	r3, [pc, #24]	@ (800b42c <prvIdleTask+0x28>)
 800b412:	681b      	ldr	r3, [r3, #0]
 800b414:	2b01      	cmp	r3, #1
 800b416:	d9f9      	bls.n	800b40c <prvIdleTask+0x8>
			{
				taskYIELD();
 800b418:	4b05      	ldr	r3, [pc, #20]	@ (800b430 <prvIdleTask+0x2c>)
 800b41a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b41e:	601a      	str	r2, [r3, #0]
 800b420:	f3bf 8f4f 	dsb	sy
 800b424:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800b428:	e7f0      	b.n	800b40c <prvIdleTask+0x8>
 800b42a:	bf00      	nop
 800b42c:	200011f8 	.word	0x200011f8
 800b430:	e000ed04 	.word	0xe000ed04

0800b434 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b434:	b580      	push	{r7, lr}
 800b436:	b082      	sub	sp, #8
 800b438:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b43a:	2300      	movs	r3, #0
 800b43c:	607b      	str	r3, [r7, #4]
 800b43e:	e00c      	b.n	800b45a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b440:	687a      	ldr	r2, [r7, #4]
 800b442:	4613      	mov	r3, r2
 800b444:	009b      	lsls	r3, r3, #2
 800b446:	4413      	add	r3, r2
 800b448:	009b      	lsls	r3, r3, #2
 800b44a:	4a12      	ldr	r2, [pc, #72]	@ (800b494 <prvInitialiseTaskLists+0x60>)
 800b44c:	4413      	add	r3, r2
 800b44e:	4618      	mov	r0, r3
 800b450:	f7fe fba8 	bl	8009ba4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	3301      	adds	r3, #1
 800b458:	607b      	str	r3, [r7, #4]
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	2b37      	cmp	r3, #55	@ 0x37
 800b45e:	d9ef      	bls.n	800b440 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b460:	480d      	ldr	r0, [pc, #52]	@ (800b498 <prvInitialiseTaskLists+0x64>)
 800b462:	f7fe fb9f 	bl	8009ba4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b466:	480d      	ldr	r0, [pc, #52]	@ (800b49c <prvInitialiseTaskLists+0x68>)
 800b468:	f7fe fb9c 	bl	8009ba4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b46c:	480c      	ldr	r0, [pc, #48]	@ (800b4a0 <prvInitialiseTaskLists+0x6c>)
 800b46e:	f7fe fb99 	bl	8009ba4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b472:	480c      	ldr	r0, [pc, #48]	@ (800b4a4 <prvInitialiseTaskLists+0x70>)
 800b474:	f7fe fb96 	bl	8009ba4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b478:	480b      	ldr	r0, [pc, #44]	@ (800b4a8 <prvInitialiseTaskLists+0x74>)
 800b47a:	f7fe fb93 	bl	8009ba4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b47e:	4b0b      	ldr	r3, [pc, #44]	@ (800b4ac <prvInitialiseTaskLists+0x78>)
 800b480:	4a05      	ldr	r2, [pc, #20]	@ (800b498 <prvInitialiseTaskLists+0x64>)
 800b482:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b484:	4b0a      	ldr	r3, [pc, #40]	@ (800b4b0 <prvInitialiseTaskLists+0x7c>)
 800b486:	4a05      	ldr	r2, [pc, #20]	@ (800b49c <prvInitialiseTaskLists+0x68>)
 800b488:	601a      	str	r2, [r3, #0]
}
 800b48a:	bf00      	nop
 800b48c:	3708      	adds	r7, #8
 800b48e:	46bd      	mov	sp, r7
 800b490:	bd80      	pop	{r7, pc}
 800b492:	bf00      	nop
 800b494:	200011f8 	.word	0x200011f8
 800b498:	20001658 	.word	0x20001658
 800b49c:	2000166c 	.word	0x2000166c
 800b4a0:	20001688 	.word	0x20001688
 800b4a4:	2000169c 	.word	0x2000169c
 800b4a8:	200016b4 	.word	0x200016b4
 800b4ac:	20001680 	.word	0x20001680
 800b4b0:	20001684 	.word	0x20001684

0800b4b4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b4b4:	b580      	push	{r7, lr}
 800b4b6:	b082      	sub	sp, #8
 800b4b8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b4ba:	e019      	b.n	800b4f0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b4bc:	f000 fdec 	bl	800c098 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b4c0:	4b10      	ldr	r3, [pc, #64]	@ (800b504 <prvCheckTasksWaitingTermination+0x50>)
 800b4c2:	68db      	ldr	r3, [r3, #12]
 800b4c4:	68db      	ldr	r3, [r3, #12]
 800b4c6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	3304      	adds	r3, #4
 800b4cc:	4618      	mov	r0, r3
 800b4ce:	f7fe fbf3 	bl	8009cb8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b4d2:	4b0d      	ldr	r3, [pc, #52]	@ (800b508 <prvCheckTasksWaitingTermination+0x54>)
 800b4d4:	681b      	ldr	r3, [r3, #0]
 800b4d6:	3b01      	subs	r3, #1
 800b4d8:	4a0b      	ldr	r2, [pc, #44]	@ (800b508 <prvCheckTasksWaitingTermination+0x54>)
 800b4da:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b4dc:	4b0b      	ldr	r3, [pc, #44]	@ (800b50c <prvCheckTasksWaitingTermination+0x58>)
 800b4de:	681b      	ldr	r3, [r3, #0]
 800b4e0:	3b01      	subs	r3, #1
 800b4e2:	4a0a      	ldr	r2, [pc, #40]	@ (800b50c <prvCheckTasksWaitingTermination+0x58>)
 800b4e4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b4e6:	f000 fe09 	bl	800c0fc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b4ea:	6878      	ldr	r0, [r7, #4]
 800b4ec:	f000 f810 	bl	800b510 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b4f0:	4b06      	ldr	r3, [pc, #24]	@ (800b50c <prvCheckTasksWaitingTermination+0x58>)
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	2b00      	cmp	r3, #0
 800b4f6:	d1e1      	bne.n	800b4bc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b4f8:	bf00      	nop
 800b4fa:	bf00      	nop
 800b4fc:	3708      	adds	r7, #8
 800b4fe:	46bd      	mov	sp, r7
 800b500:	bd80      	pop	{r7, pc}
 800b502:	bf00      	nop
 800b504:	2000169c 	.word	0x2000169c
 800b508:	200016c8 	.word	0x200016c8
 800b50c:	200016b0 	.word	0x200016b0

0800b510 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b510:	b580      	push	{r7, lr}
 800b512:	b084      	sub	sp, #16
 800b514:	af00      	add	r7, sp, #0
 800b516:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	3354      	adds	r3, #84	@ 0x54
 800b51c:	4618      	mov	r0, r3
 800b51e:	f001 f8d3 	bl	800c6c8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800b528:	2b00      	cmp	r3, #0
 800b52a:	d108      	bne.n	800b53e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b530:	4618      	mov	r0, r3
 800b532:	f000 ffa1 	bl	800c478 <vPortFree>
				vPortFree( pxTCB );
 800b536:	6878      	ldr	r0, [r7, #4]
 800b538:	f000 ff9e 	bl	800c478 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b53c:	e019      	b.n	800b572 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800b544:	2b01      	cmp	r3, #1
 800b546:	d103      	bne.n	800b550 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800b548:	6878      	ldr	r0, [r7, #4]
 800b54a:	f000 ff95 	bl	800c478 <vPortFree>
	}
 800b54e:	e010      	b.n	800b572 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800b556:	2b02      	cmp	r3, #2
 800b558:	d00b      	beq.n	800b572 <prvDeleteTCB+0x62>
	__asm volatile
 800b55a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b55e:	f383 8811 	msr	BASEPRI, r3
 800b562:	f3bf 8f6f 	isb	sy
 800b566:	f3bf 8f4f 	dsb	sy
 800b56a:	60fb      	str	r3, [r7, #12]
}
 800b56c:	bf00      	nop
 800b56e:	bf00      	nop
 800b570:	e7fd      	b.n	800b56e <prvDeleteTCB+0x5e>
	}
 800b572:	bf00      	nop
 800b574:	3710      	adds	r7, #16
 800b576:	46bd      	mov	sp, r7
 800b578:	bd80      	pop	{r7, pc}
	...

0800b57c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b57c:	b480      	push	{r7}
 800b57e:	b083      	sub	sp, #12
 800b580:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b582:	4b0c      	ldr	r3, [pc, #48]	@ (800b5b4 <prvResetNextTaskUnblockTime+0x38>)
 800b584:	681b      	ldr	r3, [r3, #0]
 800b586:	681b      	ldr	r3, [r3, #0]
 800b588:	2b00      	cmp	r3, #0
 800b58a:	d104      	bne.n	800b596 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b58c:	4b0a      	ldr	r3, [pc, #40]	@ (800b5b8 <prvResetNextTaskUnblockTime+0x3c>)
 800b58e:	f04f 32ff 	mov.w	r2, #4294967295
 800b592:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b594:	e008      	b.n	800b5a8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b596:	4b07      	ldr	r3, [pc, #28]	@ (800b5b4 <prvResetNextTaskUnblockTime+0x38>)
 800b598:	681b      	ldr	r3, [r3, #0]
 800b59a:	68db      	ldr	r3, [r3, #12]
 800b59c:	68db      	ldr	r3, [r3, #12]
 800b59e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	685b      	ldr	r3, [r3, #4]
 800b5a4:	4a04      	ldr	r2, [pc, #16]	@ (800b5b8 <prvResetNextTaskUnblockTime+0x3c>)
 800b5a6:	6013      	str	r3, [r2, #0]
}
 800b5a8:	bf00      	nop
 800b5aa:	370c      	adds	r7, #12
 800b5ac:	46bd      	mov	sp, r7
 800b5ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5b2:	4770      	bx	lr
 800b5b4:	20001680 	.word	0x20001680
 800b5b8:	200016e8 	.word	0x200016e8

0800b5bc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b5bc:	b480      	push	{r7}
 800b5be:	b083      	sub	sp, #12
 800b5c0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b5c2:	4b0b      	ldr	r3, [pc, #44]	@ (800b5f0 <xTaskGetSchedulerState+0x34>)
 800b5c4:	681b      	ldr	r3, [r3, #0]
 800b5c6:	2b00      	cmp	r3, #0
 800b5c8:	d102      	bne.n	800b5d0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b5ca:	2301      	movs	r3, #1
 800b5cc:	607b      	str	r3, [r7, #4]
 800b5ce:	e008      	b.n	800b5e2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b5d0:	4b08      	ldr	r3, [pc, #32]	@ (800b5f4 <xTaskGetSchedulerState+0x38>)
 800b5d2:	681b      	ldr	r3, [r3, #0]
 800b5d4:	2b00      	cmp	r3, #0
 800b5d6:	d102      	bne.n	800b5de <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b5d8:	2302      	movs	r3, #2
 800b5da:	607b      	str	r3, [r7, #4]
 800b5dc:	e001      	b.n	800b5e2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b5de:	2300      	movs	r3, #0
 800b5e0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b5e2:	687b      	ldr	r3, [r7, #4]
	}
 800b5e4:	4618      	mov	r0, r3
 800b5e6:	370c      	adds	r7, #12
 800b5e8:	46bd      	mov	sp, r7
 800b5ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ee:	4770      	bx	lr
 800b5f0:	200016d4 	.word	0x200016d4
 800b5f4:	200016f0 	.word	0x200016f0

0800b5f8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b5f8:	b580      	push	{r7, lr}
 800b5fa:	b086      	sub	sp, #24
 800b5fc:	af00      	add	r7, sp, #0
 800b5fe:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b604:	2300      	movs	r3, #0
 800b606:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	2b00      	cmp	r3, #0
 800b60c:	d058      	beq.n	800b6c0 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b60e:	4b2f      	ldr	r3, [pc, #188]	@ (800b6cc <xTaskPriorityDisinherit+0xd4>)
 800b610:	681b      	ldr	r3, [r3, #0]
 800b612:	693a      	ldr	r2, [r7, #16]
 800b614:	429a      	cmp	r2, r3
 800b616:	d00b      	beq.n	800b630 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800b618:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b61c:	f383 8811 	msr	BASEPRI, r3
 800b620:	f3bf 8f6f 	isb	sy
 800b624:	f3bf 8f4f 	dsb	sy
 800b628:	60fb      	str	r3, [r7, #12]
}
 800b62a:	bf00      	nop
 800b62c:	bf00      	nop
 800b62e:	e7fd      	b.n	800b62c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800b630:	693b      	ldr	r3, [r7, #16]
 800b632:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b634:	2b00      	cmp	r3, #0
 800b636:	d10b      	bne.n	800b650 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800b638:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b63c:	f383 8811 	msr	BASEPRI, r3
 800b640:	f3bf 8f6f 	isb	sy
 800b644:	f3bf 8f4f 	dsb	sy
 800b648:	60bb      	str	r3, [r7, #8]
}
 800b64a:	bf00      	nop
 800b64c:	bf00      	nop
 800b64e:	e7fd      	b.n	800b64c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800b650:	693b      	ldr	r3, [r7, #16]
 800b652:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b654:	1e5a      	subs	r2, r3, #1
 800b656:	693b      	ldr	r3, [r7, #16]
 800b658:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b65a:	693b      	ldr	r3, [r7, #16]
 800b65c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b65e:	693b      	ldr	r3, [r7, #16]
 800b660:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b662:	429a      	cmp	r2, r3
 800b664:	d02c      	beq.n	800b6c0 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b666:	693b      	ldr	r3, [r7, #16]
 800b668:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b66a:	2b00      	cmp	r3, #0
 800b66c:	d128      	bne.n	800b6c0 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b66e:	693b      	ldr	r3, [r7, #16]
 800b670:	3304      	adds	r3, #4
 800b672:	4618      	mov	r0, r3
 800b674:	f7fe fb20 	bl	8009cb8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b678:	693b      	ldr	r3, [r7, #16]
 800b67a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b67c:	693b      	ldr	r3, [r7, #16]
 800b67e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b680:	693b      	ldr	r3, [r7, #16]
 800b682:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b684:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b688:	693b      	ldr	r3, [r7, #16]
 800b68a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b68c:	693b      	ldr	r3, [r7, #16]
 800b68e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b690:	4b0f      	ldr	r3, [pc, #60]	@ (800b6d0 <xTaskPriorityDisinherit+0xd8>)
 800b692:	681b      	ldr	r3, [r3, #0]
 800b694:	429a      	cmp	r2, r3
 800b696:	d903      	bls.n	800b6a0 <xTaskPriorityDisinherit+0xa8>
 800b698:	693b      	ldr	r3, [r7, #16]
 800b69a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b69c:	4a0c      	ldr	r2, [pc, #48]	@ (800b6d0 <xTaskPriorityDisinherit+0xd8>)
 800b69e:	6013      	str	r3, [r2, #0]
 800b6a0:	693b      	ldr	r3, [r7, #16]
 800b6a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b6a4:	4613      	mov	r3, r2
 800b6a6:	009b      	lsls	r3, r3, #2
 800b6a8:	4413      	add	r3, r2
 800b6aa:	009b      	lsls	r3, r3, #2
 800b6ac:	4a09      	ldr	r2, [pc, #36]	@ (800b6d4 <xTaskPriorityDisinherit+0xdc>)
 800b6ae:	441a      	add	r2, r3
 800b6b0:	693b      	ldr	r3, [r7, #16]
 800b6b2:	3304      	adds	r3, #4
 800b6b4:	4619      	mov	r1, r3
 800b6b6:	4610      	mov	r0, r2
 800b6b8:	f7fe faa1 	bl	8009bfe <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b6bc:	2301      	movs	r3, #1
 800b6be:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b6c0:	697b      	ldr	r3, [r7, #20]
	}
 800b6c2:	4618      	mov	r0, r3
 800b6c4:	3718      	adds	r7, #24
 800b6c6:	46bd      	mov	sp, r7
 800b6c8:	bd80      	pop	{r7, pc}
 800b6ca:	bf00      	nop
 800b6cc:	200011f4 	.word	0x200011f4
 800b6d0:	200016d0 	.word	0x200016d0
 800b6d4:	200011f8 	.word	0x200011f8

0800b6d8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b6d8:	b580      	push	{r7, lr}
 800b6da:	b084      	sub	sp, #16
 800b6dc:	af00      	add	r7, sp, #0
 800b6de:	6078      	str	r0, [r7, #4]
 800b6e0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b6e2:	4b21      	ldr	r3, [pc, #132]	@ (800b768 <prvAddCurrentTaskToDelayedList+0x90>)
 800b6e4:	681b      	ldr	r3, [r3, #0]
 800b6e6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b6e8:	4b20      	ldr	r3, [pc, #128]	@ (800b76c <prvAddCurrentTaskToDelayedList+0x94>)
 800b6ea:	681b      	ldr	r3, [r3, #0]
 800b6ec:	3304      	adds	r3, #4
 800b6ee:	4618      	mov	r0, r3
 800b6f0:	f7fe fae2 	bl	8009cb8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b6fa:	d10a      	bne.n	800b712 <prvAddCurrentTaskToDelayedList+0x3a>
 800b6fc:	683b      	ldr	r3, [r7, #0]
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	d007      	beq.n	800b712 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b702:	4b1a      	ldr	r3, [pc, #104]	@ (800b76c <prvAddCurrentTaskToDelayedList+0x94>)
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	3304      	adds	r3, #4
 800b708:	4619      	mov	r1, r3
 800b70a:	4819      	ldr	r0, [pc, #100]	@ (800b770 <prvAddCurrentTaskToDelayedList+0x98>)
 800b70c:	f7fe fa77 	bl	8009bfe <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b710:	e026      	b.n	800b760 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b712:	68fa      	ldr	r2, [r7, #12]
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	4413      	add	r3, r2
 800b718:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b71a:	4b14      	ldr	r3, [pc, #80]	@ (800b76c <prvAddCurrentTaskToDelayedList+0x94>)
 800b71c:	681b      	ldr	r3, [r3, #0]
 800b71e:	68ba      	ldr	r2, [r7, #8]
 800b720:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b722:	68ba      	ldr	r2, [r7, #8]
 800b724:	68fb      	ldr	r3, [r7, #12]
 800b726:	429a      	cmp	r2, r3
 800b728:	d209      	bcs.n	800b73e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b72a:	4b12      	ldr	r3, [pc, #72]	@ (800b774 <prvAddCurrentTaskToDelayedList+0x9c>)
 800b72c:	681a      	ldr	r2, [r3, #0]
 800b72e:	4b0f      	ldr	r3, [pc, #60]	@ (800b76c <prvAddCurrentTaskToDelayedList+0x94>)
 800b730:	681b      	ldr	r3, [r3, #0]
 800b732:	3304      	adds	r3, #4
 800b734:	4619      	mov	r1, r3
 800b736:	4610      	mov	r0, r2
 800b738:	f7fe fa85 	bl	8009c46 <vListInsert>
}
 800b73c:	e010      	b.n	800b760 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b73e:	4b0e      	ldr	r3, [pc, #56]	@ (800b778 <prvAddCurrentTaskToDelayedList+0xa0>)
 800b740:	681a      	ldr	r2, [r3, #0]
 800b742:	4b0a      	ldr	r3, [pc, #40]	@ (800b76c <prvAddCurrentTaskToDelayedList+0x94>)
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	3304      	adds	r3, #4
 800b748:	4619      	mov	r1, r3
 800b74a:	4610      	mov	r0, r2
 800b74c:	f7fe fa7b 	bl	8009c46 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b750:	4b0a      	ldr	r3, [pc, #40]	@ (800b77c <prvAddCurrentTaskToDelayedList+0xa4>)
 800b752:	681b      	ldr	r3, [r3, #0]
 800b754:	68ba      	ldr	r2, [r7, #8]
 800b756:	429a      	cmp	r2, r3
 800b758:	d202      	bcs.n	800b760 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800b75a:	4a08      	ldr	r2, [pc, #32]	@ (800b77c <prvAddCurrentTaskToDelayedList+0xa4>)
 800b75c:	68bb      	ldr	r3, [r7, #8]
 800b75e:	6013      	str	r3, [r2, #0]
}
 800b760:	bf00      	nop
 800b762:	3710      	adds	r7, #16
 800b764:	46bd      	mov	sp, r7
 800b766:	bd80      	pop	{r7, pc}
 800b768:	200016cc 	.word	0x200016cc
 800b76c:	200011f4 	.word	0x200011f4
 800b770:	200016b4 	.word	0x200016b4
 800b774:	20001684 	.word	0x20001684
 800b778:	20001680 	.word	0x20001680
 800b77c:	200016e8 	.word	0x200016e8

0800b780 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800b780:	b580      	push	{r7, lr}
 800b782:	b08a      	sub	sp, #40	@ 0x28
 800b784:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800b786:	2300      	movs	r3, #0
 800b788:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800b78a:	f000 fb13 	bl	800bdb4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800b78e:	4b1d      	ldr	r3, [pc, #116]	@ (800b804 <xTimerCreateTimerTask+0x84>)
 800b790:	681b      	ldr	r3, [r3, #0]
 800b792:	2b00      	cmp	r3, #0
 800b794:	d021      	beq.n	800b7da <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800b796:	2300      	movs	r3, #0
 800b798:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800b79a:	2300      	movs	r3, #0
 800b79c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800b79e:	1d3a      	adds	r2, r7, #4
 800b7a0:	f107 0108 	add.w	r1, r7, #8
 800b7a4:	f107 030c 	add.w	r3, r7, #12
 800b7a8:	4618      	mov	r0, r3
 800b7aa:	f7fe f9e1 	bl	8009b70 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800b7ae:	6879      	ldr	r1, [r7, #4]
 800b7b0:	68bb      	ldr	r3, [r7, #8]
 800b7b2:	68fa      	ldr	r2, [r7, #12]
 800b7b4:	9202      	str	r2, [sp, #8]
 800b7b6:	9301      	str	r3, [sp, #4]
 800b7b8:	2302      	movs	r3, #2
 800b7ba:	9300      	str	r3, [sp, #0]
 800b7bc:	2300      	movs	r3, #0
 800b7be:	460a      	mov	r2, r1
 800b7c0:	4911      	ldr	r1, [pc, #68]	@ (800b808 <xTimerCreateTimerTask+0x88>)
 800b7c2:	4812      	ldr	r0, [pc, #72]	@ (800b80c <xTimerCreateTimerTask+0x8c>)
 800b7c4:	f7fe ff9c 	bl	800a700 <xTaskCreateStatic>
 800b7c8:	4603      	mov	r3, r0
 800b7ca:	4a11      	ldr	r2, [pc, #68]	@ (800b810 <xTimerCreateTimerTask+0x90>)
 800b7cc:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800b7ce:	4b10      	ldr	r3, [pc, #64]	@ (800b810 <xTimerCreateTimerTask+0x90>)
 800b7d0:	681b      	ldr	r3, [r3, #0]
 800b7d2:	2b00      	cmp	r3, #0
 800b7d4:	d001      	beq.n	800b7da <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800b7d6:	2301      	movs	r3, #1
 800b7d8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800b7da:	697b      	ldr	r3, [r7, #20]
 800b7dc:	2b00      	cmp	r3, #0
 800b7de:	d10b      	bne.n	800b7f8 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800b7e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b7e4:	f383 8811 	msr	BASEPRI, r3
 800b7e8:	f3bf 8f6f 	isb	sy
 800b7ec:	f3bf 8f4f 	dsb	sy
 800b7f0:	613b      	str	r3, [r7, #16]
}
 800b7f2:	bf00      	nop
 800b7f4:	bf00      	nop
 800b7f6:	e7fd      	b.n	800b7f4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800b7f8:	697b      	ldr	r3, [r7, #20]
}
 800b7fa:	4618      	mov	r0, r3
 800b7fc:	3718      	adds	r7, #24
 800b7fe:	46bd      	mov	sp, r7
 800b800:	bd80      	pop	{r7, pc}
 800b802:	bf00      	nop
 800b804:	20001724 	.word	0x20001724
 800b808:	0800c928 	.word	0x0800c928
 800b80c:	0800b94d 	.word	0x0800b94d
 800b810:	20001728 	.word	0x20001728

0800b814 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800b814:	b580      	push	{r7, lr}
 800b816:	b08a      	sub	sp, #40	@ 0x28
 800b818:	af00      	add	r7, sp, #0
 800b81a:	60f8      	str	r0, [r7, #12]
 800b81c:	60b9      	str	r1, [r7, #8]
 800b81e:	607a      	str	r2, [r7, #4]
 800b820:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800b822:	2300      	movs	r3, #0
 800b824:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800b826:	68fb      	ldr	r3, [r7, #12]
 800b828:	2b00      	cmp	r3, #0
 800b82a:	d10b      	bne.n	800b844 <xTimerGenericCommand+0x30>
	__asm volatile
 800b82c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b830:	f383 8811 	msr	BASEPRI, r3
 800b834:	f3bf 8f6f 	isb	sy
 800b838:	f3bf 8f4f 	dsb	sy
 800b83c:	623b      	str	r3, [r7, #32]
}
 800b83e:	bf00      	nop
 800b840:	bf00      	nop
 800b842:	e7fd      	b.n	800b840 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800b844:	4b19      	ldr	r3, [pc, #100]	@ (800b8ac <xTimerGenericCommand+0x98>)
 800b846:	681b      	ldr	r3, [r3, #0]
 800b848:	2b00      	cmp	r3, #0
 800b84a:	d02a      	beq.n	800b8a2 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800b84c:	68bb      	ldr	r3, [r7, #8]
 800b84e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800b854:	68fb      	ldr	r3, [r7, #12]
 800b856:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800b858:	68bb      	ldr	r3, [r7, #8]
 800b85a:	2b05      	cmp	r3, #5
 800b85c:	dc18      	bgt.n	800b890 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800b85e:	f7ff fead 	bl	800b5bc <xTaskGetSchedulerState>
 800b862:	4603      	mov	r3, r0
 800b864:	2b02      	cmp	r3, #2
 800b866:	d109      	bne.n	800b87c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800b868:	4b10      	ldr	r3, [pc, #64]	@ (800b8ac <xTimerGenericCommand+0x98>)
 800b86a:	6818      	ldr	r0, [r3, #0]
 800b86c:	f107 0110 	add.w	r1, r7, #16
 800b870:	2300      	movs	r3, #0
 800b872:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b874:	f7fe fb54 	bl	8009f20 <xQueueGenericSend>
 800b878:	6278      	str	r0, [r7, #36]	@ 0x24
 800b87a:	e012      	b.n	800b8a2 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800b87c:	4b0b      	ldr	r3, [pc, #44]	@ (800b8ac <xTimerGenericCommand+0x98>)
 800b87e:	6818      	ldr	r0, [r3, #0]
 800b880:	f107 0110 	add.w	r1, r7, #16
 800b884:	2300      	movs	r3, #0
 800b886:	2200      	movs	r2, #0
 800b888:	f7fe fb4a 	bl	8009f20 <xQueueGenericSend>
 800b88c:	6278      	str	r0, [r7, #36]	@ 0x24
 800b88e:	e008      	b.n	800b8a2 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800b890:	4b06      	ldr	r3, [pc, #24]	@ (800b8ac <xTimerGenericCommand+0x98>)
 800b892:	6818      	ldr	r0, [r3, #0]
 800b894:	f107 0110 	add.w	r1, r7, #16
 800b898:	2300      	movs	r3, #0
 800b89a:	683a      	ldr	r2, [r7, #0]
 800b89c:	f7fe fc42 	bl	800a124 <xQueueGenericSendFromISR>
 800b8a0:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800b8a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800b8a4:	4618      	mov	r0, r3
 800b8a6:	3728      	adds	r7, #40	@ 0x28
 800b8a8:	46bd      	mov	sp, r7
 800b8aa:	bd80      	pop	{r7, pc}
 800b8ac:	20001724 	.word	0x20001724

0800b8b0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800b8b0:	b580      	push	{r7, lr}
 800b8b2:	b088      	sub	sp, #32
 800b8b4:	af02      	add	r7, sp, #8
 800b8b6:	6078      	str	r0, [r7, #4]
 800b8b8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b8ba:	4b23      	ldr	r3, [pc, #140]	@ (800b948 <prvProcessExpiredTimer+0x98>)
 800b8bc:	681b      	ldr	r3, [r3, #0]
 800b8be:	68db      	ldr	r3, [r3, #12]
 800b8c0:	68db      	ldr	r3, [r3, #12]
 800b8c2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b8c4:	697b      	ldr	r3, [r7, #20]
 800b8c6:	3304      	adds	r3, #4
 800b8c8:	4618      	mov	r0, r3
 800b8ca:	f7fe f9f5 	bl	8009cb8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b8ce:	697b      	ldr	r3, [r7, #20]
 800b8d0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b8d4:	f003 0304 	and.w	r3, r3, #4
 800b8d8:	2b00      	cmp	r3, #0
 800b8da:	d023      	beq.n	800b924 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800b8dc:	697b      	ldr	r3, [r7, #20]
 800b8de:	699a      	ldr	r2, [r3, #24]
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	18d1      	adds	r1, r2, r3
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	683a      	ldr	r2, [r7, #0]
 800b8e8:	6978      	ldr	r0, [r7, #20]
 800b8ea:	f000 f8d5 	bl	800ba98 <prvInsertTimerInActiveList>
 800b8ee:	4603      	mov	r3, r0
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	d020      	beq.n	800b936 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b8f4:	2300      	movs	r3, #0
 800b8f6:	9300      	str	r3, [sp, #0]
 800b8f8:	2300      	movs	r3, #0
 800b8fa:	687a      	ldr	r2, [r7, #4]
 800b8fc:	2100      	movs	r1, #0
 800b8fe:	6978      	ldr	r0, [r7, #20]
 800b900:	f7ff ff88 	bl	800b814 <xTimerGenericCommand>
 800b904:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800b906:	693b      	ldr	r3, [r7, #16]
 800b908:	2b00      	cmp	r3, #0
 800b90a:	d114      	bne.n	800b936 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800b90c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b910:	f383 8811 	msr	BASEPRI, r3
 800b914:	f3bf 8f6f 	isb	sy
 800b918:	f3bf 8f4f 	dsb	sy
 800b91c:	60fb      	str	r3, [r7, #12]
}
 800b91e:	bf00      	nop
 800b920:	bf00      	nop
 800b922:	e7fd      	b.n	800b920 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b924:	697b      	ldr	r3, [r7, #20]
 800b926:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b92a:	f023 0301 	bic.w	r3, r3, #1
 800b92e:	b2da      	uxtb	r2, r3
 800b930:	697b      	ldr	r3, [r7, #20]
 800b932:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b936:	697b      	ldr	r3, [r7, #20]
 800b938:	6a1b      	ldr	r3, [r3, #32]
 800b93a:	6978      	ldr	r0, [r7, #20]
 800b93c:	4798      	blx	r3
}
 800b93e:	bf00      	nop
 800b940:	3718      	adds	r7, #24
 800b942:	46bd      	mov	sp, r7
 800b944:	bd80      	pop	{r7, pc}
 800b946:	bf00      	nop
 800b948:	2000171c 	.word	0x2000171c

0800b94c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800b94c:	b580      	push	{r7, lr}
 800b94e:	b084      	sub	sp, #16
 800b950:	af00      	add	r7, sp, #0
 800b952:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b954:	f107 0308 	add.w	r3, r7, #8
 800b958:	4618      	mov	r0, r3
 800b95a:	f000 f859 	bl	800ba10 <prvGetNextExpireTime>
 800b95e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800b960:	68bb      	ldr	r3, [r7, #8]
 800b962:	4619      	mov	r1, r3
 800b964:	68f8      	ldr	r0, [r7, #12]
 800b966:	f000 f805 	bl	800b974 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800b96a:	f000 f8d7 	bl	800bb1c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b96e:	bf00      	nop
 800b970:	e7f0      	b.n	800b954 <prvTimerTask+0x8>
	...

0800b974 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800b974:	b580      	push	{r7, lr}
 800b976:	b084      	sub	sp, #16
 800b978:	af00      	add	r7, sp, #0
 800b97a:	6078      	str	r0, [r7, #4]
 800b97c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800b97e:	f7ff fa17 	bl	800adb0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b982:	f107 0308 	add.w	r3, r7, #8
 800b986:	4618      	mov	r0, r3
 800b988:	f000 f866 	bl	800ba58 <prvSampleTimeNow>
 800b98c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800b98e:	68bb      	ldr	r3, [r7, #8]
 800b990:	2b00      	cmp	r3, #0
 800b992:	d130      	bne.n	800b9f6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800b994:	683b      	ldr	r3, [r7, #0]
 800b996:	2b00      	cmp	r3, #0
 800b998:	d10a      	bne.n	800b9b0 <prvProcessTimerOrBlockTask+0x3c>
 800b99a:	687a      	ldr	r2, [r7, #4]
 800b99c:	68fb      	ldr	r3, [r7, #12]
 800b99e:	429a      	cmp	r2, r3
 800b9a0:	d806      	bhi.n	800b9b0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800b9a2:	f7ff fa13 	bl	800adcc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800b9a6:	68f9      	ldr	r1, [r7, #12]
 800b9a8:	6878      	ldr	r0, [r7, #4]
 800b9aa:	f7ff ff81 	bl	800b8b0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800b9ae:	e024      	b.n	800b9fa <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800b9b0:	683b      	ldr	r3, [r7, #0]
 800b9b2:	2b00      	cmp	r3, #0
 800b9b4:	d008      	beq.n	800b9c8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800b9b6:	4b13      	ldr	r3, [pc, #76]	@ (800ba04 <prvProcessTimerOrBlockTask+0x90>)
 800b9b8:	681b      	ldr	r3, [r3, #0]
 800b9ba:	681b      	ldr	r3, [r3, #0]
 800b9bc:	2b00      	cmp	r3, #0
 800b9be:	d101      	bne.n	800b9c4 <prvProcessTimerOrBlockTask+0x50>
 800b9c0:	2301      	movs	r3, #1
 800b9c2:	e000      	b.n	800b9c6 <prvProcessTimerOrBlockTask+0x52>
 800b9c4:	2300      	movs	r3, #0
 800b9c6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800b9c8:	4b0f      	ldr	r3, [pc, #60]	@ (800ba08 <prvProcessTimerOrBlockTask+0x94>)
 800b9ca:	6818      	ldr	r0, [r3, #0]
 800b9cc:	687a      	ldr	r2, [r7, #4]
 800b9ce:	68fb      	ldr	r3, [r7, #12]
 800b9d0:	1ad3      	subs	r3, r2, r3
 800b9d2:	683a      	ldr	r2, [r7, #0]
 800b9d4:	4619      	mov	r1, r3
 800b9d6:	f7fe fe5f 	bl	800a698 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800b9da:	f7ff f9f7 	bl	800adcc <xTaskResumeAll>
 800b9de:	4603      	mov	r3, r0
 800b9e0:	2b00      	cmp	r3, #0
 800b9e2:	d10a      	bne.n	800b9fa <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800b9e4:	4b09      	ldr	r3, [pc, #36]	@ (800ba0c <prvProcessTimerOrBlockTask+0x98>)
 800b9e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b9ea:	601a      	str	r2, [r3, #0]
 800b9ec:	f3bf 8f4f 	dsb	sy
 800b9f0:	f3bf 8f6f 	isb	sy
}
 800b9f4:	e001      	b.n	800b9fa <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800b9f6:	f7ff f9e9 	bl	800adcc <xTaskResumeAll>
}
 800b9fa:	bf00      	nop
 800b9fc:	3710      	adds	r7, #16
 800b9fe:	46bd      	mov	sp, r7
 800ba00:	bd80      	pop	{r7, pc}
 800ba02:	bf00      	nop
 800ba04:	20001720 	.word	0x20001720
 800ba08:	20001724 	.word	0x20001724
 800ba0c:	e000ed04 	.word	0xe000ed04

0800ba10 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800ba10:	b480      	push	{r7}
 800ba12:	b085      	sub	sp, #20
 800ba14:	af00      	add	r7, sp, #0
 800ba16:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800ba18:	4b0e      	ldr	r3, [pc, #56]	@ (800ba54 <prvGetNextExpireTime+0x44>)
 800ba1a:	681b      	ldr	r3, [r3, #0]
 800ba1c:	681b      	ldr	r3, [r3, #0]
 800ba1e:	2b00      	cmp	r3, #0
 800ba20:	d101      	bne.n	800ba26 <prvGetNextExpireTime+0x16>
 800ba22:	2201      	movs	r2, #1
 800ba24:	e000      	b.n	800ba28 <prvGetNextExpireTime+0x18>
 800ba26:	2200      	movs	r2, #0
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	681b      	ldr	r3, [r3, #0]
 800ba30:	2b00      	cmp	r3, #0
 800ba32:	d105      	bne.n	800ba40 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ba34:	4b07      	ldr	r3, [pc, #28]	@ (800ba54 <prvGetNextExpireTime+0x44>)
 800ba36:	681b      	ldr	r3, [r3, #0]
 800ba38:	68db      	ldr	r3, [r3, #12]
 800ba3a:	681b      	ldr	r3, [r3, #0]
 800ba3c:	60fb      	str	r3, [r7, #12]
 800ba3e:	e001      	b.n	800ba44 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800ba40:	2300      	movs	r3, #0
 800ba42:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800ba44:	68fb      	ldr	r3, [r7, #12]
}
 800ba46:	4618      	mov	r0, r3
 800ba48:	3714      	adds	r7, #20
 800ba4a:	46bd      	mov	sp, r7
 800ba4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba50:	4770      	bx	lr
 800ba52:	bf00      	nop
 800ba54:	2000171c 	.word	0x2000171c

0800ba58 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800ba58:	b580      	push	{r7, lr}
 800ba5a:	b084      	sub	sp, #16
 800ba5c:	af00      	add	r7, sp, #0
 800ba5e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800ba60:	f7ff fa52 	bl	800af08 <xTaskGetTickCount>
 800ba64:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800ba66:	4b0b      	ldr	r3, [pc, #44]	@ (800ba94 <prvSampleTimeNow+0x3c>)
 800ba68:	681b      	ldr	r3, [r3, #0]
 800ba6a:	68fa      	ldr	r2, [r7, #12]
 800ba6c:	429a      	cmp	r2, r3
 800ba6e:	d205      	bcs.n	800ba7c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800ba70:	f000 f93a 	bl	800bce8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	2201      	movs	r2, #1
 800ba78:	601a      	str	r2, [r3, #0]
 800ba7a:	e002      	b.n	800ba82 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	2200      	movs	r2, #0
 800ba80:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800ba82:	4a04      	ldr	r2, [pc, #16]	@ (800ba94 <prvSampleTimeNow+0x3c>)
 800ba84:	68fb      	ldr	r3, [r7, #12]
 800ba86:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800ba88:	68fb      	ldr	r3, [r7, #12]
}
 800ba8a:	4618      	mov	r0, r3
 800ba8c:	3710      	adds	r7, #16
 800ba8e:	46bd      	mov	sp, r7
 800ba90:	bd80      	pop	{r7, pc}
 800ba92:	bf00      	nop
 800ba94:	2000172c 	.word	0x2000172c

0800ba98 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800ba98:	b580      	push	{r7, lr}
 800ba9a:	b086      	sub	sp, #24
 800ba9c:	af00      	add	r7, sp, #0
 800ba9e:	60f8      	str	r0, [r7, #12]
 800baa0:	60b9      	str	r1, [r7, #8]
 800baa2:	607a      	str	r2, [r7, #4]
 800baa4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800baa6:	2300      	movs	r3, #0
 800baa8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800baaa:	68fb      	ldr	r3, [r7, #12]
 800baac:	68ba      	ldr	r2, [r7, #8]
 800baae:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800bab0:	68fb      	ldr	r3, [r7, #12]
 800bab2:	68fa      	ldr	r2, [r7, #12]
 800bab4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800bab6:	68ba      	ldr	r2, [r7, #8]
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	429a      	cmp	r2, r3
 800babc:	d812      	bhi.n	800bae4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800babe:	687a      	ldr	r2, [r7, #4]
 800bac0:	683b      	ldr	r3, [r7, #0]
 800bac2:	1ad2      	subs	r2, r2, r3
 800bac4:	68fb      	ldr	r3, [r7, #12]
 800bac6:	699b      	ldr	r3, [r3, #24]
 800bac8:	429a      	cmp	r2, r3
 800baca:	d302      	bcc.n	800bad2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800bacc:	2301      	movs	r3, #1
 800bace:	617b      	str	r3, [r7, #20]
 800bad0:	e01b      	b.n	800bb0a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800bad2:	4b10      	ldr	r3, [pc, #64]	@ (800bb14 <prvInsertTimerInActiveList+0x7c>)
 800bad4:	681a      	ldr	r2, [r3, #0]
 800bad6:	68fb      	ldr	r3, [r7, #12]
 800bad8:	3304      	adds	r3, #4
 800bada:	4619      	mov	r1, r3
 800badc:	4610      	mov	r0, r2
 800bade:	f7fe f8b2 	bl	8009c46 <vListInsert>
 800bae2:	e012      	b.n	800bb0a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800bae4:	687a      	ldr	r2, [r7, #4]
 800bae6:	683b      	ldr	r3, [r7, #0]
 800bae8:	429a      	cmp	r2, r3
 800baea:	d206      	bcs.n	800bafa <prvInsertTimerInActiveList+0x62>
 800baec:	68ba      	ldr	r2, [r7, #8]
 800baee:	683b      	ldr	r3, [r7, #0]
 800baf0:	429a      	cmp	r2, r3
 800baf2:	d302      	bcc.n	800bafa <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800baf4:	2301      	movs	r3, #1
 800baf6:	617b      	str	r3, [r7, #20]
 800baf8:	e007      	b.n	800bb0a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800bafa:	4b07      	ldr	r3, [pc, #28]	@ (800bb18 <prvInsertTimerInActiveList+0x80>)
 800bafc:	681a      	ldr	r2, [r3, #0]
 800bafe:	68fb      	ldr	r3, [r7, #12]
 800bb00:	3304      	adds	r3, #4
 800bb02:	4619      	mov	r1, r3
 800bb04:	4610      	mov	r0, r2
 800bb06:	f7fe f89e 	bl	8009c46 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800bb0a:	697b      	ldr	r3, [r7, #20]
}
 800bb0c:	4618      	mov	r0, r3
 800bb0e:	3718      	adds	r7, #24
 800bb10:	46bd      	mov	sp, r7
 800bb12:	bd80      	pop	{r7, pc}
 800bb14:	20001720 	.word	0x20001720
 800bb18:	2000171c 	.word	0x2000171c

0800bb1c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800bb1c:	b580      	push	{r7, lr}
 800bb1e:	b08e      	sub	sp, #56	@ 0x38
 800bb20:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800bb22:	e0ce      	b.n	800bcc2 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	2b00      	cmp	r3, #0
 800bb28:	da19      	bge.n	800bb5e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800bb2a:	1d3b      	adds	r3, r7, #4
 800bb2c:	3304      	adds	r3, #4
 800bb2e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800bb30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb32:	2b00      	cmp	r3, #0
 800bb34:	d10b      	bne.n	800bb4e <prvProcessReceivedCommands+0x32>
	__asm volatile
 800bb36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb3a:	f383 8811 	msr	BASEPRI, r3
 800bb3e:	f3bf 8f6f 	isb	sy
 800bb42:	f3bf 8f4f 	dsb	sy
 800bb46:	61fb      	str	r3, [r7, #28]
}
 800bb48:	bf00      	nop
 800bb4a:	bf00      	nop
 800bb4c:	e7fd      	b.n	800bb4a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800bb4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb50:	681b      	ldr	r3, [r3, #0]
 800bb52:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bb54:	6850      	ldr	r0, [r2, #4]
 800bb56:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bb58:	6892      	ldr	r2, [r2, #8]
 800bb5a:	4611      	mov	r1, r2
 800bb5c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	2b00      	cmp	r3, #0
 800bb62:	f2c0 80ae 	blt.w	800bcc2 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800bb66:	68fb      	ldr	r3, [r7, #12]
 800bb68:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800bb6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb6c:	695b      	ldr	r3, [r3, #20]
 800bb6e:	2b00      	cmp	r3, #0
 800bb70:	d004      	beq.n	800bb7c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bb72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb74:	3304      	adds	r3, #4
 800bb76:	4618      	mov	r0, r3
 800bb78:	f7fe f89e 	bl	8009cb8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800bb7c:	463b      	mov	r3, r7
 800bb7e:	4618      	mov	r0, r3
 800bb80:	f7ff ff6a 	bl	800ba58 <prvSampleTimeNow>
 800bb84:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	2b09      	cmp	r3, #9
 800bb8a:	f200 8097 	bhi.w	800bcbc <prvProcessReceivedCommands+0x1a0>
 800bb8e:	a201      	add	r2, pc, #4	@ (adr r2, 800bb94 <prvProcessReceivedCommands+0x78>)
 800bb90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb94:	0800bbbd 	.word	0x0800bbbd
 800bb98:	0800bbbd 	.word	0x0800bbbd
 800bb9c:	0800bbbd 	.word	0x0800bbbd
 800bba0:	0800bc33 	.word	0x0800bc33
 800bba4:	0800bc47 	.word	0x0800bc47
 800bba8:	0800bc93 	.word	0x0800bc93
 800bbac:	0800bbbd 	.word	0x0800bbbd
 800bbb0:	0800bbbd 	.word	0x0800bbbd
 800bbb4:	0800bc33 	.word	0x0800bc33
 800bbb8:	0800bc47 	.word	0x0800bc47
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800bbbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bbbe:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bbc2:	f043 0301 	orr.w	r3, r3, #1
 800bbc6:	b2da      	uxtb	r2, r3
 800bbc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bbca:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800bbce:	68ba      	ldr	r2, [r7, #8]
 800bbd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bbd2:	699b      	ldr	r3, [r3, #24]
 800bbd4:	18d1      	adds	r1, r2, r3
 800bbd6:	68bb      	ldr	r3, [r7, #8]
 800bbd8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bbda:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bbdc:	f7ff ff5c 	bl	800ba98 <prvInsertTimerInActiveList>
 800bbe0:	4603      	mov	r3, r0
 800bbe2:	2b00      	cmp	r3, #0
 800bbe4:	d06c      	beq.n	800bcc0 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bbe6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bbe8:	6a1b      	ldr	r3, [r3, #32]
 800bbea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bbec:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800bbee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bbf0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bbf4:	f003 0304 	and.w	r3, r3, #4
 800bbf8:	2b00      	cmp	r3, #0
 800bbfa:	d061      	beq.n	800bcc0 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800bbfc:	68ba      	ldr	r2, [r7, #8]
 800bbfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc00:	699b      	ldr	r3, [r3, #24]
 800bc02:	441a      	add	r2, r3
 800bc04:	2300      	movs	r3, #0
 800bc06:	9300      	str	r3, [sp, #0]
 800bc08:	2300      	movs	r3, #0
 800bc0a:	2100      	movs	r1, #0
 800bc0c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bc0e:	f7ff fe01 	bl	800b814 <xTimerGenericCommand>
 800bc12:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800bc14:	6a3b      	ldr	r3, [r7, #32]
 800bc16:	2b00      	cmp	r3, #0
 800bc18:	d152      	bne.n	800bcc0 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800bc1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc1e:	f383 8811 	msr	BASEPRI, r3
 800bc22:	f3bf 8f6f 	isb	sy
 800bc26:	f3bf 8f4f 	dsb	sy
 800bc2a:	61bb      	str	r3, [r7, #24]
}
 800bc2c:	bf00      	nop
 800bc2e:	bf00      	nop
 800bc30:	e7fd      	b.n	800bc2e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bc32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc34:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bc38:	f023 0301 	bic.w	r3, r3, #1
 800bc3c:	b2da      	uxtb	r2, r3
 800bc3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc40:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800bc44:	e03d      	b.n	800bcc2 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800bc46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc48:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bc4c:	f043 0301 	orr.w	r3, r3, #1
 800bc50:	b2da      	uxtb	r2, r3
 800bc52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc54:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800bc58:	68ba      	ldr	r2, [r7, #8]
 800bc5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc5c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800bc5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc60:	699b      	ldr	r3, [r3, #24]
 800bc62:	2b00      	cmp	r3, #0
 800bc64:	d10b      	bne.n	800bc7e <prvProcessReceivedCommands+0x162>
	__asm volatile
 800bc66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc6a:	f383 8811 	msr	BASEPRI, r3
 800bc6e:	f3bf 8f6f 	isb	sy
 800bc72:	f3bf 8f4f 	dsb	sy
 800bc76:	617b      	str	r3, [r7, #20]
}
 800bc78:	bf00      	nop
 800bc7a:	bf00      	nop
 800bc7c:	e7fd      	b.n	800bc7a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800bc7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc80:	699a      	ldr	r2, [r3, #24]
 800bc82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc84:	18d1      	adds	r1, r2, r3
 800bc86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bc8a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bc8c:	f7ff ff04 	bl	800ba98 <prvInsertTimerInActiveList>
					break;
 800bc90:	e017      	b.n	800bcc2 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800bc92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc94:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bc98:	f003 0302 	and.w	r3, r3, #2
 800bc9c:	2b00      	cmp	r3, #0
 800bc9e:	d103      	bne.n	800bca8 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800bca0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bca2:	f000 fbe9 	bl	800c478 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800bca6:	e00c      	b.n	800bcc2 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bca8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bcaa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bcae:	f023 0301 	bic.w	r3, r3, #1
 800bcb2:	b2da      	uxtb	r2, r3
 800bcb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bcb6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800bcba:	e002      	b.n	800bcc2 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800bcbc:	bf00      	nop
 800bcbe:	e000      	b.n	800bcc2 <prvProcessReceivedCommands+0x1a6>
					break;
 800bcc0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800bcc2:	4b08      	ldr	r3, [pc, #32]	@ (800bce4 <prvProcessReceivedCommands+0x1c8>)
 800bcc4:	681b      	ldr	r3, [r3, #0]
 800bcc6:	1d39      	adds	r1, r7, #4
 800bcc8:	2200      	movs	r2, #0
 800bcca:	4618      	mov	r0, r3
 800bccc:	f7fe fac8 	bl	800a260 <xQueueReceive>
 800bcd0:	4603      	mov	r3, r0
 800bcd2:	2b00      	cmp	r3, #0
 800bcd4:	f47f af26 	bne.w	800bb24 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800bcd8:	bf00      	nop
 800bcda:	bf00      	nop
 800bcdc:	3730      	adds	r7, #48	@ 0x30
 800bcde:	46bd      	mov	sp, r7
 800bce0:	bd80      	pop	{r7, pc}
 800bce2:	bf00      	nop
 800bce4:	20001724 	.word	0x20001724

0800bce8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800bce8:	b580      	push	{r7, lr}
 800bcea:	b088      	sub	sp, #32
 800bcec:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800bcee:	e049      	b.n	800bd84 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800bcf0:	4b2e      	ldr	r3, [pc, #184]	@ (800bdac <prvSwitchTimerLists+0xc4>)
 800bcf2:	681b      	ldr	r3, [r3, #0]
 800bcf4:	68db      	ldr	r3, [r3, #12]
 800bcf6:	681b      	ldr	r3, [r3, #0]
 800bcf8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bcfa:	4b2c      	ldr	r3, [pc, #176]	@ (800bdac <prvSwitchTimerLists+0xc4>)
 800bcfc:	681b      	ldr	r3, [r3, #0]
 800bcfe:	68db      	ldr	r3, [r3, #12]
 800bd00:	68db      	ldr	r3, [r3, #12]
 800bd02:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bd04:	68fb      	ldr	r3, [r7, #12]
 800bd06:	3304      	adds	r3, #4
 800bd08:	4618      	mov	r0, r3
 800bd0a:	f7fd ffd5 	bl	8009cb8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bd0e:	68fb      	ldr	r3, [r7, #12]
 800bd10:	6a1b      	ldr	r3, [r3, #32]
 800bd12:	68f8      	ldr	r0, [r7, #12]
 800bd14:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800bd16:	68fb      	ldr	r3, [r7, #12]
 800bd18:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bd1c:	f003 0304 	and.w	r3, r3, #4
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	d02f      	beq.n	800bd84 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800bd24:	68fb      	ldr	r3, [r7, #12]
 800bd26:	699b      	ldr	r3, [r3, #24]
 800bd28:	693a      	ldr	r2, [r7, #16]
 800bd2a:	4413      	add	r3, r2
 800bd2c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800bd2e:	68ba      	ldr	r2, [r7, #8]
 800bd30:	693b      	ldr	r3, [r7, #16]
 800bd32:	429a      	cmp	r2, r3
 800bd34:	d90e      	bls.n	800bd54 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800bd36:	68fb      	ldr	r3, [r7, #12]
 800bd38:	68ba      	ldr	r2, [r7, #8]
 800bd3a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800bd3c:	68fb      	ldr	r3, [r7, #12]
 800bd3e:	68fa      	ldr	r2, [r7, #12]
 800bd40:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800bd42:	4b1a      	ldr	r3, [pc, #104]	@ (800bdac <prvSwitchTimerLists+0xc4>)
 800bd44:	681a      	ldr	r2, [r3, #0]
 800bd46:	68fb      	ldr	r3, [r7, #12]
 800bd48:	3304      	adds	r3, #4
 800bd4a:	4619      	mov	r1, r3
 800bd4c:	4610      	mov	r0, r2
 800bd4e:	f7fd ff7a 	bl	8009c46 <vListInsert>
 800bd52:	e017      	b.n	800bd84 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800bd54:	2300      	movs	r3, #0
 800bd56:	9300      	str	r3, [sp, #0]
 800bd58:	2300      	movs	r3, #0
 800bd5a:	693a      	ldr	r2, [r7, #16]
 800bd5c:	2100      	movs	r1, #0
 800bd5e:	68f8      	ldr	r0, [r7, #12]
 800bd60:	f7ff fd58 	bl	800b814 <xTimerGenericCommand>
 800bd64:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	2b00      	cmp	r3, #0
 800bd6a:	d10b      	bne.n	800bd84 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800bd6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd70:	f383 8811 	msr	BASEPRI, r3
 800bd74:	f3bf 8f6f 	isb	sy
 800bd78:	f3bf 8f4f 	dsb	sy
 800bd7c:	603b      	str	r3, [r7, #0]
}
 800bd7e:	bf00      	nop
 800bd80:	bf00      	nop
 800bd82:	e7fd      	b.n	800bd80 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800bd84:	4b09      	ldr	r3, [pc, #36]	@ (800bdac <prvSwitchTimerLists+0xc4>)
 800bd86:	681b      	ldr	r3, [r3, #0]
 800bd88:	681b      	ldr	r3, [r3, #0]
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	d1b0      	bne.n	800bcf0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800bd8e:	4b07      	ldr	r3, [pc, #28]	@ (800bdac <prvSwitchTimerLists+0xc4>)
 800bd90:	681b      	ldr	r3, [r3, #0]
 800bd92:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800bd94:	4b06      	ldr	r3, [pc, #24]	@ (800bdb0 <prvSwitchTimerLists+0xc8>)
 800bd96:	681b      	ldr	r3, [r3, #0]
 800bd98:	4a04      	ldr	r2, [pc, #16]	@ (800bdac <prvSwitchTimerLists+0xc4>)
 800bd9a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800bd9c:	4a04      	ldr	r2, [pc, #16]	@ (800bdb0 <prvSwitchTimerLists+0xc8>)
 800bd9e:	697b      	ldr	r3, [r7, #20]
 800bda0:	6013      	str	r3, [r2, #0]
}
 800bda2:	bf00      	nop
 800bda4:	3718      	adds	r7, #24
 800bda6:	46bd      	mov	sp, r7
 800bda8:	bd80      	pop	{r7, pc}
 800bdaa:	bf00      	nop
 800bdac:	2000171c 	.word	0x2000171c
 800bdb0:	20001720 	.word	0x20001720

0800bdb4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800bdb4:	b580      	push	{r7, lr}
 800bdb6:	b082      	sub	sp, #8
 800bdb8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800bdba:	f000 f96d 	bl	800c098 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800bdbe:	4b15      	ldr	r3, [pc, #84]	@ (800be14 <prvCheckForValidListAndQueue+0x60>)
 800bdc0:	681b      	ldr	r3, [r3, #0]
 800bdc2:	2b00      	cmp	r3, #0
 800bdc4:	d120      	bne.n	800be08 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800bdc6:	4814      	ldr	r0, [pc, #80]	@ (800be18 <prvCheckForValidListAndQueue+0x64>)
 800bdc8:	f7fd feec 	bl	8009ba4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800bdcc:	4813      	ldr	r0, [pc, #76]	@ (800be1c <prvCheckForValidListAndQueue+0x68>)
 800bdce:	f7fd fee9 	bl	8009ba4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800bdd2:	4b13      	ldr	r3, [pc, #76]	@ (800be20 <prvCheckForValidListAndQueue+0x6c>)
 800bdd4:	4a10      	ldr	r2, [pc, #64]	@ (800be18 <prvCheckForValidListAndQueue+0x64>)
 800bdd6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800bdd8:	4b12      	ldr	r3, [pc, #72]	@ (800be24 <prvCheckForValidListAndQueue+0x70>)
 800bdda:	4a10      	ldr	r2, [pc, #64]	@ (800be1c <prvCheckForValidListAndQueue+0x68>)
 800bddc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800bdde:	2300      	movs	r3, #0
 800bde0:	9300      	str	r3, [sp, #0]
 800bde2:	4b11      	ldr	r3, [pc, #68]	@ (800be28 <prvCheckForValidListAndQueue+0x74>)
 800bde4:	4a11      	ldr	r2, [pc, #68]	@ (800be2c <prvCheckForValidListAndQueue+0x78>)
 800bde6:	2110      	movs	r1, #16
 800bde8:	200a      	movs	r0, #10
 800bdea:	f7fd fff9 	bl	8009de0 <xQueueGenericCreateStatic>
 800bdee:	4603      	mov	r3, r0
 800bdf0:	4a08      	ldr	r2, [pc, #32]	@ (800be14 <prvCheckForValidListAndQueue+0x60>)
 800bdf2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800bdf4:	4b07      	ldr	r3, [pc, #28]	@ (800be14 <prvCheckForValidListAndQueue+0x60>)
 800bdf6:	681b      	ldr	r3, [r3, #0]
 800bdf8:	2b00      	cmp	r3, #0
 800bdfa:	d005      	beq.n	800be08 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800bdfc:	4b05      	ldr	r3, [pc, #20]	@ (800be14 <prvCheckForValidListAndQueue+0x60>)
 800bdfe:	681b      	ldr	r3, [r3, #0]
 800be00:	490b      	ldr	r1, [pc, #44]	@ (800be30 <prvCheckForValidListAndQueue+0x7c>)
 800be02:	4618      	mov	r0, r3
 800be04:	f7fe fc1e 	bl	800a644 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800be08:	f000 f978 	bl	800c0fc <vPortExitCritical>
}
 800be0c:	bf00      	nop
 800be0e:	46bd      	mov	sp, r7
 800be10:	bd80      	pop	{r7, pc}
 800be12:	bf00      	nop
 800be14:	20001724 	.word	0x20001724
 800be18:	200016f4 	.word	0x200016f4
 800be1c:	20001708 	.word	0x20001708
 800be20:	2000171c 	.word	0x2000171c
 800be24:	20001720 	.word	0x20001720
 800be28:	200017d0 	.word	0x200017d0
 800be2c:	20001730 	.word	0x20001730
 800be30:	0800c930 	.word	0x0800c930

0800be34 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800be34:	b480      	push	{r7}
 800be36:	b085      	sub	sp, #20
 800be38:	af00      	add	r7, sp, #0
 800be3a:	60f8      	str	r0, [r7, #12]
 800be3c:	60b9      	str	r1, [r7, #8]
 800be3e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800be40:	68fb      	ldr	r3, [r7, #12]
 800be42:	3b04      	subs	r3, #4
 800be44:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800be4c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800be4e:	68fb      	ldr	r3, [r7, #12]
 800be50:	3b04      	subs	r3, #4
 800be52:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800be54:	68bb      	ldr	r3, [r7, #8]
 800be56:	f023 0201 	bic.w	r2, r3, #1
 800be5a:	68fb      	ldr	r3, [r7, #12]
 800be5c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800be5e:	68fb      	ldr	r3, [r7, #12]
 800be60:	3b04      	subs	r3, #4
 800be62:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800be64:	4a0c      	ldr	r2, [pc, #48]	@ (800be98 <pxPortInitialiseStack+0x64>)
 800be66:	68fb      	ldr	r3, [r7, #12]
 800be68:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800be6a:	68fb      	ldr	r3, [r7, #12]
 800be6c:	3b14      	subs	r3, #20
 800be6e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800be70:	687a      	ldr	r2, [r7, #4]
 800be72:	68fb      	ldr	r3, [r7, #12]
 800be74:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800be76:	68fb      	ldr	r3, [r7, #12]
 800be78:	3b04      	subs	r3, #4
 800be7a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800be7c:	68fb      	ldr	r3, [r7, #12]
 800be7e:	f06f 0202 	mvn.w	r2, #2
 800be82:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800be84:	68fb      	ldr	r3, [r7, #12]
 800be86:	3b20      	subs	r3, #32
 800be88:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800be8a:	68fb      	ldr	r3, [r7, #12]
}
 800be8c:	4618      	mov	r0, r3
 800be8e:	3714      	adds	r7, #20
 800be90:	46bd      	mov	sp, r7
 800be92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be96:	4770      	bx	lr
 800be98:	0800be9d 	.word	0x0800be9d

0800be9c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800be9c:	b480      	push	{r7}
 800be9e:	b085      	sub	sp, #20
 800bea0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800bea2:	2300      	movs	r3, #0
 800bea4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800bea6:	4b13      	ldr	r3, [pc, #76]	@ (800bef4 <prvTaskExitError+0x58>)
 800bea8:	681b      	ldr	r3, [r3, #0]
 800beaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800beae:	d00b      	beq.n	800bec8 <prvTaskExitError+0x2c>
	__asm volatile
 800beb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800beb4:	f383 8811 	msr	BASEPRI, r3
 800beb8:	f3bf 8f6f 	isb	sy
 800bebc:	f3bf 8f4f 	dsb	sy
 800bec0:	60fb      	str	r3, [r7, #12]
}
 800bec2:	bf00      	nop
 800bec4:	bf00      	nop
 800bec6:	e7fd      	b.n	800bec4 <prvTaskExitError+0x28>
	__asm volatile
 800bec8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800becc:	f383 8811 	msr	BASEPRI, r3
 800bed0:	f3bf 8f6f 	isb	sy
 800bed4:	f3bf 8f4f 	dsb	sy
 800bed8:	60bb      	str	r3, [r7, #8]
}
 800beda:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800bedc:	bf00      	nop
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	2b00      	cmp	r3, #0
 800bee2:	d0fc      	beq.n	800bede <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800bee4:	bf00      	nop
 800bee6:	bf00      	nop
 800bee8:	3714      	adds	r7, #20
 800beea:	46bd      	mov	sp, r7
 800beec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bef0:	4770      	bx	lr
 800bef2:	bf00      	nop
 800bef4:	20000254 	.word	0x20000254
	...

0800bf00 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800bf00:	4b07      	ldr	r3, [pc, #28]	@ (800bf20 <pxCurrentTCBConst2>)
 800bf02:	6819      	ldr	r1, [r3, #0]
 800bf04:	6808      	ldr	r0, [r1, #0]
 800bf06:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf0a:	f380 8809 	msr	PSP, r0
 800bf0e:	f3bf 8f6f 	isb	sy
 800bf12:	f04f 0000 	mov.w	r0, #0
 800bf16:	f380 8811 	msr	BASEPRI, r0
 800bf1a:	4770      	bx	lr
 800bf1c:	f3af 8000 	nop.w

0800bf20 <pxCurrentTCBConst2>:
 800bf20:	200011f4 	.word	0x200011f4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800bf24:	bf00      	nop
 800bf26:	bf00      	nop

0800bf28 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800bf28:	4808      	ldr	r0, [pc, #32]	@ (800bf4c <prvPortStartFirstTask+0x24>)
 800bf2a:	6800      	ldr	r0, [r0, #0]
 800bf2c:	6800      	ldr	r0, [r0, #0]
 800bf2e:	f380 8808 	msr	MSP, r0
 800bf32:	f04f 0000 	mov.w	r0, #0
 800bf36:	f380 8814 	msr	CONTROL, r0
 800bf3a:	b662      	cpsie	i
 800bf3c:	b661      	cpsie	f
 800bf3e:	f3bf 8f4f 	dsb	sy
 800bf42:	f3bf 8f6f 	isb	sy
 800bf46:	df00      	svc	0
 800bf48:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800bf4a:	bf00      	nop
 800bf4c:	e000ed08 	.word	0xe000ed08

0800bf50 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800bf50:	b580      	push	{r7, lr}
 800bf52:	b086      	sub	sp, #24
 800bf54:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800bf56:	4b47      	ldr	r3, [pc, #284]	@ (800c074 <xPortStartScheduler+0x124>)
 800bf58:	681b      	ldr	r3, [r3, #0]
 800bf5a:	4a47      	ldr	r2, [pc, #284]	@ (800c078 <xPortStartScheduler+0x128>)
 800bf5c:	4293      	cmp	r3, r2
 800bf5e:	d10b      	bne.n	800bf78 <xPortStartScheduler+0x28>
	__asm volatile
 800bf60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf64:	f383 8811 	msr	BASEPRI, r3
 800bf68:	f3bf 8f6f 	isb	sy
 800bf6c:	f3bf 8f4f 	dsb	sy
 800bf70:	60fb      	str	r3, [r7, #12]
}
 800bf72:	bf00      	nop
 800bf74:	bf00      	nop
 800bf76:	e7fd      	b.n	800bf74 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800bf78:	4b3e      	ldr	r3, [pc, #248]	@ (800c074 <xPortStartScheduler+0x124>)
 800bf7a:	681b      	ldr	r3, [r3, #0]
 800bf7c:	4a3f      	ldr	r2, [pc, #252]	@ (800c07c <xPortStartScheduler+0x12c>)
 800bf7e:	4293      	cmp	r3, r2
 800bf80:	d10b      	bne.n	800bf9a <xPortStartScheduler+0x4a>
	__asm volatile
 800bf82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf86:	f383 8811 	msr	BASEPRI, r3
 800bf8a:	f3bf 8f6f 	isb	sy
 800bf8e:	f3bf 8f4f 	dsb	sy
 800bf92:	613b      	str	r3, [r7, #16]
}
 800bf94:	bf00      	nop
 800bf96:	bf00      	nop
 800bf98:	e7fd      	b.n	800bf96 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800bf9a:	4b39      	ldr	r3, [pc, #228]	@ (800c080 <xPortStartScheduler+0x130>)
 800bf9c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800bf9e:	697b      	ldr	r3, [r7, #20]
 800bfa0:	781b      	ldrb	r3, [r3, #0]
 800bfa2:	b2db      	uxtb	r3, r3
 800bfa4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800bfa6:	697b      	ldr	r3, [r7, #20]
 800bfa8:	22ff      	movs	r2, #255	@ 0xff
 800bfaa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800bfac:	697b      	ldr	r3, [r7, #20]
 800bfae:	781b      	ldrb	r3, [r3, #0]
 800bfb0:	b2db      	uxtb	r3, r3
 800bfb2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800bfb4:	78fb      	ldrb	r3, [r7, #3]
 800bfb6:	b2db      	uxtb	r3, r3
 800bfb8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800bfbc:	b2da      	uxtb	r2, r3
 800bfbe:	4b31      	ldr	r3, [pc, #196]	@ (800c084 <xPortStartScheduler+0x134>)
 800bfc0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800bfc2:	4b31      	ldr	r3, [pc, #196]	@ (800c088 <xPortStartScheduler+0x138>)
 800bfc4:	2207      	movs	r2, #7
 800bfc6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bfc8:	e009      	b.n	800bfde <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800bfca:	4b2f      	ldr	r3, [pc, #188]	@ (800c088 <xPortStartScheduler+0x138>)
 800bfcc:	681b      	ldr	r3, [r3, #0]
 800bfce:	3b01      	subs	r3, #1
 800bfd0:	4a2d      	ldr	r2, [pc, #180]	@ (800c088 <xPortStartScheduler+0x138>)
 800bfd2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800bfd4:	78fb      	ldrb	r3, [r7, #3]
 800bfd6:	b2db      	uxtb	r3, r3
 800bfd8:	005b      	lsls	r3, r3, #1
 800bfda:	b2db      	uxtb	r3, r3
 800bfdc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bfde:	78fb      	ldrb	r3, [r7, #3]
 800bfe0:	b2db      	uxtb	r3, r3
 800bfe2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bfe6:	2b80      	cmp	r3, #128	@ 0x80
 800bfe8:	d0ef      	beq.n	800bfca <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800bfea:	4b27      	ldr	r3, [pc, #156]	@ (800c088 <xPortStartScheduler+0x138>)
 800bfec:	681b      	ldr	r3, [r3, #0]
 800bfee:	f1c3 0307 	rsb	r3, r3, #7
 800bff2:	2b04      	cmp	r3, #4
 800bff4:	d00b      	beq.n	800c00e <xPortStartScheduler+0xbe>
	__asm volatile
 800bff6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bffa:	f383 8811 	msr	BASEPRI, r3
 800bffe:	f3bf 8f6f 	isb	sy
 800c002:	f3bf 8f4f 	dsb	sy
 800c006:	60bb      	str	r3, [r7, #8]
}
 800c008:	bf00      	nop
 800c00a:	bf00      	nop
 800c00c:	e7fd      	b.n	800c00a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c00e:	4b1e      	ldr	r3, [pc, #120]	@ (800c088 <xPortStartScheduler+0x138>)
 800c010:	681b      	ldr	r3, [r3, #0]
 800c012:	021b      	lsls	r3, r3, #8
 800c014:	4a1c      	ldr	r2, [pc, #112]	@ (800c088 <xPortStartScheduler+0x138>)
 800c016:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c018:	4b1b      	ldr	r3, [pc, #108]	@ (800c088 <xPortStartScheduler+0x138>)
 800c01a:	681b      	ldr	r3, [r3, #0]
 800c01c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800c020:	4a19      	ldr	r2, [pc, #100]	@ (800c088 <xPortStartScheduler+0x138>)
 800c022:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	b2da      	uxtb	r2, r3
 800c028:	697b      	ldr	r3, [r7, #20]
 800c02a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c02c:	4b17      	ldr	r3, [pc, #92]	@ (800c08c <xPortStartScheduler+0x13c>)
 800c02e:	681b      	ldr	r3, [r3, #0]
 800c030:	4a16      	ldr	r2, [pc, #88]	@ (800c08c <xPortStartScheduler+0x13c>)
 800c032:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800c036:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c038:	4b14      	ldr	r3, [pc, #80]	@ (800c08c <xPortStartScheduler+0x13c>)
 800c03a:	681b      	ldr	r3, [r3, #0]
 800c03c:	4a13      	ldr	r2, [pc, #76]	@ (800c08c <xPortStartScheduler+0x13c>)
 800c03e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800c042:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800c044:	f000 f8da 	bl	800c1fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c048:	4b11      	ldr	r3, [pc, #68]	@ (800c090 <xPortStartScheduler+0x140>)
 800c04a:	2200      	movs	r2, #0
 800c04c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800c04e:	f000 f8f9 	bl	800c244 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800c052:	4b10      	ldr	r3, [pc, #64]	@ (800c094 <xPortStartScheduler+0x144>)
 800c054:	681b      	ldr	r3, [r3, #0]
 800c056:	4a0f      	ldr	r2, [pc, #60]	@ (800c094 <xPortStartScheduler+0x144>)
 800c058:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800c05c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800c05e:	f7ff ff63 	bl	800bf28 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800c062:	f7ff f82d 	bl	800b0c0 <vTaskSwitchContext>
	prvTaskExitError();
 800c066:	f7ff ff19 	bl	800be9c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800c06a:	2300      	movs	r3, #0
}
 800c06c:	4618      	mov	r0, r3
 800c06e:	3718      	adds	r7, #24
 800c070:	46bd      	mov	sp, r7
 800c072:	bd80      	pop	{r7, pc}
 800c074:	e000ed00 	.word	0xe000ed00
 800c078:	410fc271 	.word	0x410fc271
 800c07c:	410fc270 	.word	0x410fc270
 800c080:	e000e400 	.word	0xe000e400
 800c084:	20001820 	.word	0x20001820
 800c088:	20001824 	.word	0x20001824
 800c08c:	e000ed20 	.word	0xe000ed20
 800c090:	20000254 	.word	0x20000254
 800c094:	e000ef34 	.word	0xe000ef34

0800c098 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c098:	b480      	push	{r7}
 800c09a:	b083      	sub	sp, #12
 800c09c:	af00      	add	r7, sp, #0
	__asm volatile
 800c09e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c0a2:	f383 8811 	msr	BASEPRI, r3
 800c0a6:	f3bf 8f6f 	isb	sy
 800c0aa:	f3bf 8f4f 	dsb	sy
 800c0ae:	607b      	str	r3, [r7, #4]
}
 800c0b0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800c0b2:	4b10      	ldr	r3, [pc, #64]	@ (800c0f4 <vPortEnterCritical+0x5c>)
 800c0b4:	681b      	ldr	r3, [r3, #0]
 800c0b6:	3301      	adds	r3, #1
 800c0b8:	4a0e      	ldr	r2, [pc, #56]	@ (800c0f4 <vPortEnterCritical+0x5c>)
 800c0ba:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800c0bc:	4b0d      	ldr	r3, [pc, #52]	@ (800c0f4 <vPortEnterCritical+0x5c>)
 800c0be:	681b      	ldr	r3, [r3, #0]
 800c0c0:	2b01      	cmp	r3, #1
 800c0c2:	d110      	bne.n	800c0e6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c0c4:	4b0c      	ldr	r3, [pc, #48]	@ (800c0f8 <vPortEnterCritical+0x60>)
 800c0c6:	681b      	ldr	r3, [r3, #0]
 800c0c8:	b2db      	uxtb	r3, r3
 800c0ca:	2b00      	cmp	r3, #0
 800c0cc:	d00b      	beq.n	800c0e6 <vPortEnterCritical+0x4e>
	__asm volatile
 800c0ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c0d2:	f383 8811 	msr	BASEPRI, r3
 800c0d6:	f3bf 8f6f 	isb	sy
 800c0da:	f3bf 8f4f 	dsb	sy
 800c0de:	603b      	str	r3, [r7, #0]
}
 800c0e0:	bf00      	nop
 800c0e2:	bf00      	nop
 800c0e4:	e7fd      	b.n	800c0e2 <vPortEnterCritical+0x4a>
	}
}
 800c0e6:	bf00      	nop
 800c0e8:	370c      	adds	r7, #12
 800c0ea:	46bd      	mov	sp, r7
 800c0ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0f0:	4770      	bx	lr
 800c0f2:	bf00      	nop
 800c0f4:	20000254 	.word	0x20000254
 800c0f8:	e000ed04 	.word	0xe000ed04

0800c0fc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c0fc:	b480      	push	{r7}
 800c0fe:	b083      	sub	sp, #12
 800c100:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800c102:	4b12      	ldr	r3, [pc, #72]	@ (800c14c <vPortExitCritical+0x50>)
 800c104:	681b      	ldr	r3, [r3, #0]
 800c106:	2b00      	cmp	r3, #0
 800c108:	d10b      	bne.n	800c122 <vPortExitCritical+0x26>
	__asm volatile
 800c10a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c10e:	f383 8811 	msr	BASEPRI, r3
 800c112:	f3bf 8f6f 	isb	sy
 800c116:	f3bf 8f4f 	dsb	sy
 800c11a:	607b      	str	r3, [r7, #4]
}
 800c11c:	bf00      	nop
 800c11e:	bf00      	nop
 800c120:	e7fd      	b.n	800c11e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800c122:	4b0a      	ldr	r3, [pc, #40]	@ (800c14c <vPortExitCritical+0x50>)
 800c124:	681b      	ldr	r3, [r3, #0]
 800c126:	3b01      	subs	r3, #1
 800c128:	4a08      	ldr	r2, [pc, #32]	@ (800c14c <vPortExitCritical+0x50>)
 800c12a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800c12c:	4b07      	ldr	r3, [pc, #28]	@ (800c14c <vPortExitCritical+0x50>)
 800c12e:	681b      	ldr	r3, [r3, #0]
 800c130:	2b00      	cmp	r3, #0
 800c132:	d105      	bne.n	800c140 <vPortExitCritical+0x44>
 800c134:	2300      	movs	r3, #0
 800c136:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c138:	683b      	ldr	r3, [r7, #0]
 800c13a:	f383 8811 	msr	BASEPRI, r3
}
 800c13e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800c140:	bf00      	nop
 800c142:	370c      	adds	r7, #12
 800c144:	46bd      	mov	sp, r7
 800c146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c14a:	4770      	bx	lr
 800c14c:	20000254 	.word	0x20000254

0800c150 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c150:	f3ef 8009 	mrs	r0, PSP
 800c154:	f3bf 8f6f 	isb	sy
 800c158:	4b15      	ldr	r3, [pc, #84]	@ (800c1b0 <pxCurrentTCBConst>)
 800c15a:	681a      	ldr	r2, [r3, #0]
 800c15c:	f01e 0f10 	tst.w	lr, #16
 800c160:	bf08      	it	eq
 800c162:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800c166:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c16a:	6010      	str	r0, [r2, #0]
 800c16c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800c170:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800c174:	f380 8811 	msr	BASEPRI, r0
 800c178:	f3bf 8f4f 	dsb	sy
 800c17c:	f3bf 8f6f 	isb	sy
 800c180:	f7fe ff9e 	bl	800b0c0 <vTaskSwitchContext>
 800c184:	f04f 0000 	mov.w	r0, #0
 800c188:	f380 8811 	msr	BASEPRI, r0
 800c18c:	bc09      	pop	{r0, r3}
 800c18e:	6819      	ldr	r1, [r3, #0]
 800c190:	6808      	ldr	r0, [r1, #0]
 800c192:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c196:	f01e 0f10 	tst.w	lr, #16
 800c19a:	bf08      	it	eq
 800c19c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800c1a0:	f380 8809 	msr	PSP, r0
 800c1a4:	f3bf 8f6f 	isb	sy
 800c1a8:	4770      	bx	lr
 800c1aa:	bf00      	nop
 800c1ac:	f3af 8000 	nop.w

0800c1b0 <pxCurrentTCBConst>:
 800c1b0:	200011f4 	.word	0x200011f4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800c1b4:	bf00      	nop
 800c1b6:	bf00      	nop

0800c1b8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c1b8:	b580      	push	{r7, lr}
 800c1ba:	b082      	sub	sp, #8
 800c1bc:	af00      	add	r7, sp, #0
	__asm volatile
 800c1be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c1c2:	f383 8811 	msr	BASEPRI, r3
 800c1c6:	f3bf 8f6f 	isb	sy
 800c1ca:	f3bf 8f4f 	dsb	sy
 800c1ce:	607b      	str	r3, [r7, #4]
}
 800c1d0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c1d2:	f7fe febb 	bl	800af4c <xTaskIncrementTick>
 800c1d6:	4603      	mov	r3, r0
 800c1d8:	2b00      	cmp	r3, #0
 800c1da:	d003      	beq.n	800c1e4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c1dc:	4b06      	ldr	r3, [pc, #24]	@ (800c1f8 <xPortSysTickHandler+0x40>)
 800c1de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c1e2:	601a      	str	r2, [r3, #0]
 800c1e4:	2300      	movs	r3, #0
 800c1e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c1e8:	683b      	ldr	r3, [r7, #0]
 800c1ea:	f383 8811 	msr	BASEPRI, r3
}
 800c1ee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800c1f0:	bf00      	nop
 800c1f2:	3708      	adds	r7, #8
 800c1f4:	46bd      	mov	sp, r7
 800c1f6:	bd80      	pop	{r7, pc}
 800c1f8:	e000ed04 	.word	0xe000ed04

0800c1fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800c1fc:	b480      	push	{r7}
 800c1fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c200:	4b0b      	ldr	r3, [pc, #44]	@ (800c230 <vPortSetupTimerInterrupt+0x34>)
 800c202:	2200      	movs	r2, #0
 800c204:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c206:	4b0b      	ldr	r3, [pc, #44]	@ (800c234 <vPortSetupTimerInterrupt+0x38>)
 800c208:	2200      	movs	r2, #0
 800c20a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c20c:	4b0a      	ldr	r3, [pc, #40]	@ (800c238 <vPortSetupTimerInterrupt+0x3c>)
 800c20e:	681b      	ldr	r3, [r3, #0]
 800c210:	4a0a      	ldr	r2, [pc, #40]	@ (800c23c <vPortSetupTimerInterrupt+0x40>)
 800c212:	fba2 2303 	umull	r2, r3, r2, r3
 800c216:	099b      	lsrs	r3, r3, #6
 800c218:	4a09      	ldr	r2, [pc, #36]	@ (800c240 <vPortSetupTimerInterrupt+0x44>)
 800c21a:	3b01      	subs	r3, #1
 800c21c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c21e:	4b04      	ldr	r3, [pc, #16]	@ (800c230 <vPortSetupTimerInterrupt+0x34>)
 800c220:	2207      	movs	r2, #7
 800c222:	601a      	str	r2, [r3, #0]
}
 800c224:	bf00      	nop
 800c226:	46bd      	mov	sp, r7
 800c228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c22c:	4770      	bx	lr
 800c22e:	bf00      	nop
 800c230:	e000e010 	.word	0xe000e010
 800c234:	e000e018 	.word	0xe000e018
 800c238:	20000000 	.word	0x20000000
 800c23c:	10624dd3 	.word	0x10624dd3
 800c240:	e000e014 	.word	0xe000e014

0800c244 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800c244:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800c254 <vPortEnableVFP+0x10>
 800c248:	6801      	ldr	r1, [r0, #0]
 800c24a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800c24e:	6001      	str	r1, [r0, #0]
 800c250:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800c252:	bf00      	nop
 800c254:	e000ed88 	.word	0xe000ed88

0800c258 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800c258:	b480      	push	{r7}
 800c25a:	b085      	sub	sp, #20
 800c25c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800c25e:	f3ef 8305 	mrs	r3, IPSR
 800c262:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c264:	68fb      	ldr	r3, [r7, #12]
 800c266:	2b0f      	cmp	r3, #15
 800c268:	d915      	bls.n	800c296 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c26a:	4a18      	ldr	r2, [pc, #96]	@ (800c2cc <vPortValidateInterruptPriority+0x74>)
 800c26c:	68fb      	ldr	r3, [r7, #12]
 800c26e:	4413      	add	r3, r2
 800c270:	781b      	ldrb	r3, [r3, #0]
 800c272:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c274:	4b16      	ldr	r3, [pc, #88]	@ (800c2d0 <vPortValidateInterruptPriority+0x78>)
 800c276:	781b      	ldrb	r3, [r3, #0]
 800c278:	7afa      	ldrb	r2, [r7, #11]
 800c27a:	429a      	cmp	r2, r3
 800c27c:	d20b      	bcs.n	800c296 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800c27e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c282:	f383 8811 	msr	BASEPRI, r3
 800c286:	f3bf 8f6f 	isb	sy
 800c28a:	f3bf 8f4f 	dsb	sy
 800c28e:	607b      	str	r3, [r7, #4]
}
 800c290:	bf00      	nop
 800c292:	bf00      	nop
 800c294:	e7fd      	b.n	800c292 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c296:	4b0f      	ldr	r3, [pc, #60]	@ (800c2d4 <vPortValidateInterruptPriority+0x7c>)
 800c298:	681b      	ldr	r3, [r3, #0]
 800c29a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800c29e:	4b0e      	ldr	r3, [pc, #56]	@ (800c2d8 <vPortValidateInterruptPriority+0x80>)
 800c2a0:	681b      	ldr	r3, [r3, #0]
 800c2a2:	429a      	cmp	r2, r3
 800c2a4:	d90b      	bls.n	800c2be <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800c2a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c2aa:	f383 8811 	msr	BASEPRI, r3
 800c2ae:	f3bf 8f6f 	isb	sy
 800c2b2:	f3bf 8f4f 	dsb	sy
 800c2b6:	603b      	str	r3, [r7, #0]
}
 800c2b8:	bf00      	nop
 800c2ba:	bf00      	nop
 800c2bc:	e7fd      	b.n	800c2ba <vPortValidateInterruptPriority+0x62>
	}
 800c2be:	bf00      	nop
 800c2c0:	3714      	adds	r7, #20
 800c2c2:	46bd      	mov	sp, r7
 800c2c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2c8:	4770      	bx	lr
 800c2ca:	bf00      	nop
 800c2cc:	e000e3f0 	.word	0xe000e3f0
 800c2d0:	20001820 	.word	0x20001820
 800c2d4:	e000ed0c 	.word	0xe000ed0c
 800c2d8:	20001824 	.word	0x20001824

0800c2dc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800c2dc:	b580      	push	{r7, lr}
 800c2de:	b08a      	sub	sp, #40	@ 0x28
 800c2e0:	af00      	add	r7, sp, #0
 800c2e2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800c2e4:	2300      	movs	r3, #0
 800c2e6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800c2e8:	f7fe fd62 	bl	800adb0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800c2ec:	4b5c      	ldr	r3, [pc, #368]	@ (800c460 <pvPortMalloc+0x184>)
 800c2ee:	681b      	ldr	r3, [r3, #0]
 800c2f0:	2b00      	cmp	r3, #0
 800c2f2:	d101      	bne.n	800c2f8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800c2f4:	f000 f924 	bl	800c540 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c2f8:	4b5a      	ldr	r3, [pc, #360]	@ (800c464 <pvPortMalloc+0x188>)
 800c2fa:	681a      	ldr	r2, [r3, #0]
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	4013      	ands	r3, r2
 800c300:	2b00      	cmp	r3, #0
 800c302:	f040 8095 	bne.w	800c430 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	2b00      	cmp	r3, #0
 800c30a:	d01e      	beq.n	800c34a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800c30c:	2208      	movs	r2, #8
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	4413      	add	r3, r2
 800c312:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	f003 0307 	and.w	r3, r3, #7
 800c31a:	2b00      	cmp	r3, #0
 800c31c:	d015      	beq.n	800c34a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	f023 0307 	bic.w	r3, r3, #7
 800c324:	3308      	adds	r3, #8
 800c326:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	f003 0307 	and.w	r3, r3, #7
 800c32e:	2b00      	cmp	r3, #0
 800c330:	d00b      	beq.n	800c34a <pvPortMalloc+0x6e>
	__asm volatile
 800c332:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c336:	f383 8811 	msr	BASEPRI, r3
 800c33a:	f3bf 8f6f 	isb	sy
 800c33e:	f3bf 8f4f 	dsb	sy
 800c342:	617b      	str	r3, [r7, #20]
}
 800c344:	bf00      	nop
 800c346:	bf00      	nop
 800c348:	e7fd      	b.n	800c346 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	2b00      	cmp	r3, #0
 800c34e:	d06f      	beq.n	800c430 <pvPortMalloc+0x154>
 800c350:	4b45      	ldr	r3, [pc, #276]	@ (800c468 <pvPortMalloc+0x18c>)
 800c352:	681b      	ldr	r3, [r3, #0]
 800c354:	687a      	ldr	r2, [r7, #4]
 800c356:	429a      	cmp	r2, r3
 800c358:	d86a      	bhi.n	800c430 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800c35a:	4b44      	ldr	r3, [pc, #272]	@ (800c46c <pvPortMalloc+0x190>)
 800c35c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800c35e:	4b43      	ldr	r3, [pc, #268]	@ (800c46c <pvPortMalloc+0x190>)
 800c360:	681b      	ldr	r3, [r3, #0]
 800c362:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c364:	e004      	b.n	800c370 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800c366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c368:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800c36a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c36c:	681b      	ldr	r3, [r3, #0]
 800c36e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c370:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c372:	685b      	ldr	r3, [r3, #4]
 800c374:	687a      	ldr	r2, [r7, #4]
 800c376:	429a      	cmp	r2, r3
 800c378:	d903      	bls.n	800c382 <pvPortMalloc+0xa6>
 800c37a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c37c:	681b      	ldr	r3, [r3, #0]
 800c37e:	2b00      	cmp	r3, #0
 800c380:	d1f1      	bne.n	800c366 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c382:	4b37      	ldr	r3, [pc, #220]	@ (800c460 <pvPortMalloc+0x184>)
 800c384:	681b      	ldr	r3, [r3, #0]
 800c386:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c388:	429a      	cmp	r2, r3
 800c38a:	d051      	beq.n	800c430 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c38c:	6a3b      	ldr	r3, [r7, #32]
 800c38e:	681b      	ldr	r3, [r3, #0]
 800c390:	2208      	movs	r2, #8
 800c392:	4413      	add	r3, r2
 800c394:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c398:	681a      	ldr	r2, [r3, #0]
 800c39a:	6a3b      	ldr	r3, [r7, #32]
 800c39c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c39e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3a0:	685a      	ldr	r2, [r3, #4]
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	1ad2      	subs	r2, r2, r3
 800c3a6:	2308      	movs	r3, #8
 800c3a8:	005b      	lsls	r3, r3, #1
 800c3aa:	429a      	cmp	r2, r3
 800c3ac:	d920      	bls.n	800c3f0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c3ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	4413      	add	r3, r2
 800c3b4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c3b6:	69bb      	ldr	r3, [r7, #24]
 800c3b8:	f003 0307 	and.w	r3, r3, #7
 800c3bc:	2b00      	cmp	r3, #0
 800c3be:	d00b      	beq.n	800c3d8 <pvPortMalloc+0xfc>
	__asm volatile
 800c3c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c3c4:	f383 8811 	msr	BASEPRI, r3
 800c3c8:	f3bf 8f6f 	isb	sy
 800c3cc:	f3bf 8f4f 	dsb	sy
 800c3d0:	613b      	str	r3, [r7, #16]
}
 800c3d2:	bf00      	nop
 800c3d4:	bf00      	nop
 800c3d6:	e7fd      	b.n	800c3d4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c3d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3da:	685a      	ldr	r2, [r3, #4]
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	1ad2      	subs	r2, r2, r3
 800c3e0:	69bb      	ldr	r3, [r7, #24]
 800c3e2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c3e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3e6:	687a      	ldr	r2, [r7, #4]
 800c3e8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c3ea:	69b8      	ldr	r0, [r7, #24]
 800c3ec:	f000 f90a 	bl	800c604 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c3f0:	4b1d      	ldr	r3, [pc, #116]	@ (800c468 <pvPortMalloc+0x18c>)
 800c3f2:	681a      	ldr	r2, [r3, #0]
 800c3f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3f6:	685b      	ldr	r3, [r3, #4]
 800c3f8:	1ad3      	subs	r3, r2, r3
 800c3fa:	4a1b      	ldr	r2, [pc, #108]	@ (800c468 <pvPortMalloc+0x18c>)
 800c3fc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c3fe:	4b1a      	ldr	r3, [pc, #104]	@ (800c468 <pvPortMalloc+0x18c>)
 800c400:	681a      	ldr	r2, [r3, #0]
 800c402:	4b1b      	ldr	r3, [pc, #108]	@ (800c470 <pvPortMalloc+0x194>)
 800c404:	681b      	ldr	r3, [r3, #0]
 800c406:	429a      	cmp	r2, r3
 800c408:	d203      	bcs.n	800c412 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c40a:	4b17      	ldr	r3, [pc, #92]	@ (800c468 <pvPortMalloc+0x18c>)
 800c40c:	681b      	ldr	r3, [r3, #0]
 800c40e:	4a18      	ldr	r2, [pc, #96]	@ (800c470 <pvPortMalloc+0x194>)
 800c410:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c414:	685a      	ldr	r2, [r3, #4]
 800c416:	4b13      	ldr	r3, [pc, #76]	@ (800c464 <pvPortMalloc+0x188>)
 800c418:	681b      	ldr	r3, [r3, #0]
 800c41a:	431a      	orrs	r2, r3
 800c41c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c41e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c420:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c422:	2200      	movs	r2, #0
 800c424:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800c426:	4b13      	ldr	r3, [pc, #76]	@ (800c474 <pvPortMalloc+0x198>)
 800c428:	681b      	ldr	r3, [r3, #0]
 800c42a:	3301      	adds	r3, #1
 800c42c:	4a11      	ldr	r2, [pc, #68]	@ (800c474 <pvPortMalloc+0x198>)
 800c42e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c430:	f7fe fccc 	bl	800adcc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c434:	69fb      	ldr	r3, [r7, #28]
 800c436:	f003 0307 	and.w	r3, r3, #7
 800c43a:	2b00      	cmp	r3, #0
 800c43c:	d00b      	beq.n	800c456 <pvPortMalloc+0x17a>
	__asm volatile
 800c43e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c442:	f383 8811 	msr	BASEPRI, r3
 800c446:	f3bf 8f6f 	isb	sy
 800c44a:	f3bf 8f4f 	dsb	sy
 800c44e:	60fb      	str	r3, [r7, #12]
}
 800c450:	bf00      	nop
 800c452:	bf00      	nop
 800c454:	e7fd      	b.n	800c452 <pvPortMalloc+0x176>
	return pvReturn;
 800c456:	69fb      	ldr	r3, [r7, #28]
}
 800c458:	4618      	mov	r0, r3
 800c45a:	3728      	adds	r7, #40	@ 0x28
 800c45c:	46bd      	mov	sp, r7
 800c45e:	bd80      	pop	{r7, pc}
 800c460:	20002430 	.word	0x20002430
 800c464:	20002444 	.word	0x20002444
 800c468:	20002434 	.word	0x20002434
 800c46c:	20002428 	.word	0x20002428
 800c470:	20002438 	.word	0x20002438
 800c474:	2000243c 	.word	0x2000243c

0800c478 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c478:	b580      	push	{r7, lr}
 800c47a:	b086      	sub	sp, #24
 800c47c:	af00      	add	r7, sp, #0
 800c47e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c480:	687b      	ldr	r3, [r7, #4]
 800c482:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c484:	687b      	ldr	r3, [r7, #4]
 800c486:	2b00      	cmp	r3, #0
 800c488:	d04f      	beq.n	800c52a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c48a:	2308      	movs	r3, #8
 800c48c:	425b      	negs	r3, r3
 800c48e:	697a      	ldr	r2, [r7, #20]
 800c490:	4413      	add	r3, r2
 800c492:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c494:	697b      	ldr	r3, [r7, #20]
 800c496:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c498:	693b      	ldr	r3, [r7, #16]
 800c49a:	685a      	ldr	r2, [r3, #4]
 800c49c:	4b25      	ldr	r3, [pc, #148]	@ (800c534 <vPortFree+0xbc>)
 800c49e:	681b      	ldr	r3, [r3, #0]
 800c4a0:	4013      	ands	r3, r2
 800c4a2:	2b00      	cmp	r3, #0
 800c4a4:	d10b      	bne.n	800c4be <vPortFree+0x46>
	__asm volatile
 800c4a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c4aa:	f383 8811 	msr	BASEPRI, r3
 800c4ae:	f3bf 8f6f 	isb	sy
 800c4b2:	f3bf 8f4f 	dsb	sy
 800c4b6:	60fb      	str	r3, [r7, #12]
}
 800c4b8:	bf00      	nop
 800c4ba:	bf00      	nop
 800c4bc:	e7fd      	b.n	800c4ba <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c4be:	693b      	ldr	r3, [r7, #16]
 800c4c0:	681b      	ldr	r3, [r3, #0]
 800c4c2:	2b00      	cmp	r3, #0
 800c4c4:	d00b      	beq.n	800c4de <vPortFree+0x66>
	__asm volatile
 800c4c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c4ca:	f383 8811 	msr	BASEPRI, r3
 800c4ce:	f3bf 8f6f 	isb	sy
 800c4d2:	f3bf 8f4f 	dsb	sy
 800c4d6:	60bb      	str	r3, [r7, #8]
}
 800c4d8:	bf00      	nop
 800c4da:	bf00      	nop
 800c4dc:	e7fd      	b.n	800c4da <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c4de:	693b      	ldr	r3, [r7, #16]
 800c4e0:	685a      	ldr	r2, [r3, #4]
 800c4e2:	4b14      	ldr	r3, [pc, #80]	@ (800c534 <vPortFree+0xbc>)
 800c4e4:	681b      	ldr	r3, [r3, #0]
 800c4e6:	4013      	ands	r3, r2
 800c4e8:	2b00      	cmp	r3, #0
 800c4ea:	d01e      	beq.n	800c52a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c4ec:	693b      	ldr	r3, [r7, #16]
 800c4ee:	681b      	ldr	r3, [r3, #0]
 800c4f0:	2b00      	cmp	r3, #0
 800c4f2:	d11a      	bne.n	800c52a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c4f4:	693b      	ldr	r3, [r7, #16]
 800c4f6:	685a      	ldr	r2, [r3, #4]
 800c4f8:	4b0e      	ldr	r3, [pc, #56]	@ (800c534 <vPortFree+0xbc>)
 800c4fa:	681b      	ldr	r3, [r3, #0]
 800c4fc:	43db      	mvns	r3, r3
 800c4fe:	401a      	ands	r2, r3
 800c500:	693b      	ldr	r3, [r7, #16]
 800c502:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c504:	f7fe fc54 	bl	800adb0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c508:	693b      	ldr	r3, [r7, #16]
 800c50a:	685a      	ldr	r2, [r3, #4]
 800c50c:	4b0a      	ldr	r3, [pc, #40]	@ (800c538 <vPortFree+0xc0>)
 800c50e:	681b      	ldr	r3, [r3, #0]
 800c510:	4413      	add	r3, r2
 800c512:	4a09      	ldr	r2, [pc, #36]	@ (800c538 <vPortFree+0xc0>)
 800c514:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c516:	6938      	ldr	r0, [r7, #16]
 800c518:	f000 f874 	bl	800c604 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800c51c:	4b07      	ldr	r3, [pc, #28]	@ (800c53c <vPortFree+0xc4>)
 800c51e:	681b      	ldr	r3, [r3, #0]
 800c520:	3301      	adds	r3, #1
 800c522:	4a06      	ldr	r2, [pc, #24]	@ (800c53c <vPortFree+0xc4>)
 800c524:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800c526:	f7fe fc51 	bl	800adcc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c52a:	bf00      	nop
 800c52c:	3718      	adds	r7, #24
 800c52e:	46bd      	mov	sp, r7
 800c530:	bd80      	pop	{r7, pc}
 800c532:	bf00      	nop
 800c534:	20002444 	.word	0x20002444
 800c538:	20002434 	.word	0x20002434
 800c53c:	20002440 	.word	0x20002440

0800c540 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c540:	b480      	push	{r7}
 800c542:	b085      	sub	sp, #20
 800c544:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c546:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800c54a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c54c:	4b27      	ldr	r3, [pc, #156]	@ (800c5ec <prvHeapInit+0xac>)
 800c54e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c550:	68fb      	ldr	r3, [r7, #12]
 800c552:	f003 0307 	and.w	r3, r3, #7
 800c556:	2b00      	cmp	r3, #0
 800c558:	d00c      	beq.n	800c574 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c55a:	68fb      	ldr	r3, [r7, #12]
 800c55c:	3307      	adds	r3, #7
 800c55e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c560:	68fb      	ldr	r3, [r7, #12]
 800c562:	f023 0307 	bic.w	r3, r3, #7
 800c566:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c568:	68ba      	ldr	r2, [r7, #8]
 800c56a:	68fb      	ldr	r3, [r7, #12]
 800c56c:	1ad3      	subs	r3, r2, r3
 800c56e:	4a1f      	ldr	r2, [pc, #124]	@ (800c5ec <prvHeapInit+0xac>)
 800c570:	4413      	add	r3, r2
 800c572:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c574:	68fb      	ldr	r3, [r7, #12]
 800c576:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c578:	4a1d      	ldr	r2, [pc, #116]	@ (800c5f0 <prvHeapInit+0xb0>)
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c57e:	4b1c      	ldr	r3, [pc, #112]	@ (800c5f0 <prvHeapInit+0xb0>)
 800c580:	2200      	movs	r2, #0
 800c582:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	68ba      	ldr	r2, [r7, #8]
 800c588:	4413      	add	r3, r2
 800c58a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c58c:	2208      	movs	r2, #8
 800c58e:	68fb      	ldr	r3, [r7, #12]
 800c590:	1a9b      	subs	r3, r3, r2
 800c592:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c594:	68fb      	ldr	r3, [r7, #12]
 800c596:	f023 0307 	bic.w	r3, r3, #7
 800c59a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c59c:	68fb      	ldr	r3, [r7, #12]
 800c59e:	4a15      	ldr	r2, [pc, #84]	@ (800c5f4 <prvHeapInit+0xb4>)
 800c5a0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c5a2:	4b14      	ldr	r3, [pc, #80]	@ (800c5f4 <prvHeapInit+0xb4>)
 800c5a4:	681b      	ldr	r3, [r3, #0]
 800c5a6:	2200      	movs	r2, #0
 800c5a8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c5aa:	4b12      	ldr	r3, [pc, #72]	@ (800c5f4 <prvHeapInit+0xb4>)
 800c5ac:	681b      	ldr	r3, [r3, #0]
 800c5ae:	2200      	movs	r2, #0
 800c5b0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c5b6:	683b      	ldr	r3, [r7, #0]
 800c5b8:	68fa      	ldr	r2, [r7, #12]
 800c5ba:	1ad2      	subs	r2, r2, r3
 800c5bc:	683b      	ldr	r3, [r7, #0]
 800c5be:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c5c0:	4b0c      	ldr	r3, [pc, #48]	@ (800c5f4 <prvHeapInit+0xb4>)
 800c5c2:	681a      	ldr	r2, [r3, #0]
 800c5c4:	683b      	ldr	r3, [r7, #0]
 800c5c6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c5c8:	683b      	ldr	r3, [r7, #0]
 800c5ca:	685b      	ldr	r3, [r3, #4]
 800c5cc:	4a0a      	ldr	r2, [pc, #40]	@ (800c5f8 <prvHeapInit+0xb8>)
 800c5ce:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c5d0:	683b      	ldr	r3, [r7, #0]
 800c5d2:	685b      	ldr	r3, [r3, #4]
 800c5d4:	4a09      	ldr	r2, [pc, #36]	@ (800c5fc <prvHeapInit+0xbc>)
 800c5d6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c5d8:	4b09      	ldr	r3, [pc, #36]	@ (800c600 <prvHeapInit+0xc0>)
 800c5da:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800c5de:	601a      	str	r2, [r3, #0]
}
 800c5e0:	bf00      	nop
 800c5e2:	3714      	adds	r7, #20
 800c5e4:	46bd      	mov	sp, r7
 800c5e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5ea:	4770      	bx	lr
 800c5ec:	20001828 	.word	0x20001828
 800c5f0:	20002428 	.word	0x20002428
 800c5f4:	20002430 	.word	0x20002430
 800c5f8:	20002438 	.word	0x20002438
 800c5fc:	20002434 	.word	0x20002434
 800c600:	20002444 	.word	0x20002444

0800c604 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c604:	b480      	push	{r7}
 800c606:	b085      	sub	sp, #20
 800c608:	af00      	add	r7, sp, #0
 800c60a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c60c:	4b28      	ldr	r3, [pc, #160]	@ (800c6b0 <prvInsertBlockIntoFreeList+0xac>)
 800c60e:	60fb      	str	r3, [r7, #12]
 800c610:	e002      	b.n	800c618 <prvInsertBlockIntoFreeList+0x14>
 800c612:	68fb      	ldr	r3, [r7, #12]
 800c614:	681b      	ldr	r3, [r3, #0]
 800c616:	60fb      	str	r3, [r7, #12]
 800c618:	68fb      	ldr	r3, [r7, #12]
 800c61a:	681b      	ldr	r3, [r3, #0]
 800c61c:	687a      	ldr	r2, [r7, #4]
 800c61e:	429a      	cmp	r2, r3
 800c620:	d8f7      	bhi.n	800c612 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c622:	68fb      	ldr	r3, [r7, #12]
 800c624:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c626:	68fb      	ldr	r3, [r7, #12]
 800c628:	685b      	ldr	r3, [r3, #4]
 800c62a:	68ba      	ldr	r2, [r7, #8]
 800c62c:	4413      	add	r3, r2
 800c62e:	687a      	ldr	r2, [r7, #4]
 800c630:	429a      	cmp	r2, r3
 800c632:	d108      	bne.n	800c646 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c634:	68fb      	ldr	r3, [r7, #12]
 800c636:	685a      	ldr	r2, [r3, #4]
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	685b      	ldr	r3, [r3, #4]
 800c63c:	441a      	add	r2, r3
 800c63e:	68fb      	ldr	r3, [r7, #12]
 800c640:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c642:	68fb      	ldr	r3, [r7, #12]
 800c644:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	685b      	ldr	r3, [r3, #4]
 800c64e:	68ba      	ldr	r2, [r7, #8]
 800c650:	441a      	add	r2, r3
 800c652:	68fb      	ldr	r3, [r7, #12]
 800c654:	681b      	ldr	r3, [r3, #0]
 800c656:	429a      	cmp	r2, r3
 800c658:	d118      	bne.n	800c68c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c65a:	68fb      	ldr	r3, [r7, #12]
 800c65c:	681a      	ldr	r2, [r3, #0]
 800c65e:	4b15      	ldr	r3, [pc, #84]	@ (800c6b4 <prvInsertBlockIntoFreeList+0xb0>)
 800c660:	681b      	ldr	r3, [r3, #0]
 800c662:	429a      	cmp	r2, r3
 800c664:	d00d      	beq.n	800c682 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	685a      	ldr	r2, [r3, #4]
 800c66a:	68fb      	ldr	r3, [r7, #12]
 800c66c:	681b      	ldr	r3, [r3, #0]
 800c66e:	685b      	ldr	r3, [r3, #4]
 800c670:	441a      	add	r2, r3
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c676:	68fb      	ldr	r3, [r7, #12]
 800c678:	681b      	ldr	r3, [r3, #0]
 800c67a:	681a      	ldr	r2, [r3, #0]
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	601a      	str	r2, [r3, #0]
 800c680:	e008      	b.n	800c694 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c682:	4b0c      	ldr	r3, [pc, #48]	@ (800c6b4 <prvInsertBlockIntoFreeList+0xb0>)
 800c684:	681a      	ldr	r2, [r3, #0]
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	601a      	str	r2, [r3, #0]
 800c68a:	e003      	b.n	800c694 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c68c:	68fb      	ldr	r3, [r7, #12]
 800c68e:	681a      	ldr	r2, [r3, #0]
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c694:	68fa      	ldr	r2, [r7, #12]
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	429a      	cmp	r2, r3
 800c69a:	d002      	beq.n	800c6a2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c69c:	68fb      	ldr	r3, [r7, #12]
 800c69e:	687a      	ldr	r2, [r7, #4]
 800c6a0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c6a2:	bf00      	nop
 800c6a4:	3714      	adds	r7, #20
 800c6a6:	46bd      	mov	sp, r7
 800c6a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6ac:	4770      	bx	lr
 800c6ae:	bf00      	nop
 800c6b0:	20002428 	.word	0x20002428
 800c6b4:	20002430 	.word	0x20002430

0800c6b8 <memset>:
 800c6b8:	4402      	add	r2, r0
 800c6ba:	4603      	mov	r3, r0
 800c6bc:	4293      	cmp	r3, r2
 800c6be:	d100      	bne.n	800c6c2 <memset+0xa>
 800c6c0:	4770      	bx	lr
 800c6c2:	f803 1b01 	strb.w	r1, [r3], #1
 800c6c6:	e7f9      	b.n	800c6bc <memset+0x4>

0800c6c8 <_reclaim_reent>:
 800c6c8:	4b2d      	ldr	r3, [pc, #180]	@ (800c780 <_reclaim_reent+0xb8>)
 800c6ca:	681b      	ldr	r3, [r3, #0]
 800c6cc:	4283      	cmp	r3, r0
 800c6ce:	b570      	push	{r4, r5, r6, lr}
 800c6d0:	4604      	mov	r4, r0
 800c6d2:	d053      	beq.n	800c77c <_reclaim_reent+0xb4>
 800c6d4:	69c3      	ldr	r3, [r0, #28]
 800c6d6:	b31b      	cbz	r3, 800c720 <_reclaim_reent+0x58>
 800c6d8:	68db      	ldr	r3, [r3, #12]
 800c6da:	b163      	cbz	r3, 800c6f6 <_reclaim_reent+0x2e>
 800c6dc:	2500      	movs	r5, #0
 800c6de:	69e3      	ldr	r3, [r4, #28]
 800c6e0:	68db      	ldr	r3, [r3, #12]
 800c6e2:	5959      	ldr	r1, [r3, r5]
 800c6e4:	b9b1      	cbnz	r1, 800c714 <_reclaim_reent+0x4c>
 800c6e6:	3504      	adds	r5, #4
 800c6e8:	2d80      	cmp	r5, #128	@ 0x80
 800c6ea:	d1f8      	bne.n	800c6de <_reclaim_reent+0x16>
 800c6ec:	69e3      	ldr	r3, [r4, #28]
 800c6ee:	4620      	mov	r0, r4
 800c6f0:	68d9      	ldr	r1, [r3, #12]
 800c6f2:	f000 f881 	bl	800c7f8 <_free_r>
 800c6f6:	69e3      	ldr	r3, [r4, #28]
 800c6f8:	6819      	ldr	r1, [r3, #0]
 800c6fa:	b111      	cbz	r1, 800c702 <_reclaim_reent+0x3a>
 800c6fc:	4620      	mov	r0, r4
 800c6fe:	f000 f87b 	bl	800c7f8 <_free_r>
 800c702:	69e3      	ldr	r3, [r4, #28]
 800c704:	689d      	ldr	r5, [r3, #8]
 800c706:	b15d      	cbz	r5, 800c720 <_reclaim_reent+0x58>
 800c708:	4629      	mov	r1, r5
 800c70a:	4620      	mov	r0, r4
 800c70c:	682d      	ldr	r5, [r5, #0]
 800c70e:	f000 f873 	bl	800c7f8 <_free_r>
 800c712:	e7f8      	b.n	800c706 <_reclaim_reent+0x3e>
 800c714:	680e      	ldr	r6, [r1, #0]
 800c716:	4620      	mov	r0, r4
 800c718:	f000 f86e 	bl	800c7f8 <_free_r>
 800c71c:	4631      	mov	r1, r6
 800c71e:	e7e1      	b.n	800c6e4 <_reclaim_reent+0x1c>
 800c720:	6961      	ldr	r1, [r4, #20]
 800c722:	b111      	cbz	r1, 800c72a <_reclaim_reent+0x62>
 800c724:	4620      	mov	r0, r4
 800c726:	f000 f867 	bl	800c7f8 <_free_r>
 800c72a:	69e1      	ldr	r1, [r4, #28]
 800c72c:	b111      	cbz	r1, 800c734 <_reclaim_reent+0x6c>
 800c72e:	4620      	mov	r0, r4
 800c730:	f000 f862 	bl	800c7f8 <_free_r>
 800c734:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800c736:	b111      	cbz	r1, 800c73e <_reclaim_reent+0x76>
 800c738:	4620      	mov	r0, r4
 800c73a:	f000 f85d 	bl	800c7f8 <_free_r>
 800c73e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c740:	b111      	cbz	r1, 800c748 <_reclaim_reent+0x80>
 800c742:	4620      	mov	r0, r4
 800c744:	f000 f858 	bl	800c7f8 <_free_r>
 800c748:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800c74a:	b111      	cbz	r1, 800c752 <_reclaim_reent+0x8a>
 800c74c:	4620      	mov	r0, r4
 800c74e:	f000 f853 	bl	800c7f8 <_free_r>
 800c752:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800c754:	b111      	cbz	r1, 800c75c <_reclaim_reent+0x94>
 800c756:	4620      	mov	r0, r4
 800c758:	f000 f84e 	bl	800c7f8 <_free_r>
 800c75c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800c75e:	b111      	cbz	r1, 800c766 <_reclaim_reent+0x9e>
 800c760:	4620      	mov	r0, r4
 800c762:	f000 f849 	bl	800c7f8 <_free_r>
 800c766:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800c768:	b111      	cbz	r1, 800c770 <_reclaim_reent+0xa8>
 800c76a:	4620      	mov	r0, r4
 800c76c:	f000 f844 	bl	800c7f8 <_free_r>
 800c770:	6a23      	ldr	r3, [r4, #32]
 800c772:	b11b      	cbz	r3, 800c77c <_reclaim_reent+0xb4>
 800c774:	4620      	mov	r0, r4
 800c776:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800c77a:	4718      	bx	r3
 800c77c:	bd70      	pop	{r4, r5, r6, pc}
 800c77e:	bf00      	nop
 800c780:	20000258 	.word	0x20000258

0800c784 <__errno>:
 800c784:	4b01      	ldr	r3, [pc, #4]	@ (800c78c <__errno+0x8>)
 800c786:	6818      	ldr	r0, [r3, #0]
 800c788:	4770      	bx	lr
 800c78a:	bf00      	nop
 800c78c:	20000258 	.word	0x20000258

0800c790 <__libc_init_array>:
 800c790:	b570      	push	{r4, r5, r6, lr}
 800c792:	4d0d      	ldr	r5, [pc, #52]	@ (800c7c8 <__libc_init_array+0x38>)
 800c794:	4c0d      	ldr	r4, [pc, #52]	@ (800c7cc <__libc_init_array+0x3c>)
 800c796:	1b64      	subs	r4, r4, r5
 800c798:	10a4      	asrs	r4, r4, #2
 800c79a:	2600      	movs	r6, #0
 800c79c:	42a6      	cmp	r6, r4
 800c79e:	d109      	bne.n	800c7b4 <__libc_init_array+0x24>
 800c7a0:	4d0b      	ldr	r5, [pc, #44]	@ (800c7d0 <__libc_init_array+0x40>)
 800c7a2:	4c0c      	ldr	r4, [pc, #48]	@ (800c7d4 <__libc_init_array+0x44>)
 800c7a4:	f000 f8a0 	bl	800c8e8 <_init>
 800c7a8:	1b64      	subs	r4, r4, r5
 800c7aa:	10a4      	asrs	r4, r4, #2
 800c7ac:	2600      	movs	r6, #0
 800c7ae:	42a6      	cmp	r6, r4
 800c7b0:	d105      	bne.n	800c7be <__libc_init_array+0x2e>
 800c7b2:	bd70      	pop	{r4, r5, r6, pc}
 800c7b4:	f855 3b04 	ldr.w	r3, [r5], #4
 800c7b8:	4798      	blx	r3
 800c7ba:	3601      	adds	r6, #1
 800c7bc:	e7ee      	b.n	800c79c <__libc_init_array+0xc>
 800c7be:	f855 3b04 	ldr.w	r3, [r5], #4
 800c7c2:	4798      	blx	r3
 800c7c4:	3601      	adds	r6, #1
 800c7c6:	e7f2      	b.n	800c7ae <__libc_init_array+0x1e>
 800c7c8:	0800ca50 	.word	0x0800ca50
 800c7cc:	0800ca50 	.word	0x0800ca50
 800c7d0:	0800ca50 	.word	0x0800ca50
 800c7d4:	0800ca54 	.word	0x0800ca54

0800c7d8 <__retarget_lock_acquire_recursive>:
 800c7d8:	4770      	bx	lr

0800c7da <__retarget_lock_release_recursive>:
 800c7da:	4770      	bx	lr

0800c7dc <memcpy>:
 800c7dc:	440a      	add	r2, r1
 800c7de:	4291      	cmp	r1, r2
 800c7e0:	f100 33ff 	add.w	r3, r0, #4294967295
 800c7e4:	d100      	bne.n	800c7e8 <memcpy+0xc>
 800c7e6:	4770      	bx	lr
 800c7e8:	b510      	push	{r4, lr}
 800c7ea:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c7ee:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c7f2:	4291      	cmp	r1, r2
 800c7f4:	d1f9      	bne.n	800c7ea <memcpy+0xe>
 800c7f6:	bd10      	pop	{r4, pc}

0800c7f8 <_free_r>:
 800c7f8:	b538      	push	{r3, r4, r5, lr}
 800c7fa:	4605      	mov	r5, r0
 800c7fc:	2900      	cmp	r1, #0
 800c7fe:	d041      	beq.n	800c884 <_free_r+0x8c>
 800c800:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c804:	1f0c      	subs	r4, r1, #4
 800c806:	2b00      	cmp	r3, #0
 800c808:	bfb8      	it	lt
 800c80a:	18e4      	addlt	r4, r4, r3
 800c80c:	f000 f83e 	bl	800c88c <__malloc_lock>
 800c810:	4a1d      	ldr	r2, [pc, #116]	@ (800c888 <_free_r+0x90>)
 800c812:	6813      	ldr	r3, [r2, #0]
 800c814:	b933      	cbnz	r3, 800c824 <_free_r+0x2c>
 800c816:	6063      	str	r3, [r4, #4]
 800c818:	6014      	str	r4, [r2, #0]
 800c81a:	4628      	mov	r0, r5
 800c81c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c820:	f000 b83a 	b.w	800c898 <__malloc_unlock>
 800c824:	42a3      	cmp	r3, r4
 800c826:	d908      	bls.n	800c83a <_free_r+0x42>
 800c828:	6820      	ldr	r0, [r4, #0]
 800c82a:	1821      	adds	r1, r4, r0
 800c82c:	428b      	cmp	r3, r1
 800c82e:	bf01      	itttt	eq
 800c830:	6819      	ldreq	r1, [r3, #0]
 800c832:	685b      	ldreq	r3, [r3, #4]
 800c834:	1809      	addeq	r1, r1, r0
 800c836:	6021      	streq	r1, [r4, #0]
 800c838:	e7ed      	b.n	800c816 <_free_r+0x1e>
 800c83a:	461a      	mov	r2, r3
 800c83c:	685b      	ldr	r3, [r3, #4]
 800c83e:	b10b      	cbz	r3, 800c844 <_free_r+0x4c>
 800c840:	42a3      	cmp	r3, r4
 800c842:	d9fa      	bls.n	800c83a <_free_r+0x42>
 800c844:	6811      	ldr	r1, [r2, #0]
 800c846:	1850      	adds	r0, r2, r1
 800c848:	42a0      	cmp	r0, r4
 800c84a:	d10b      	bne.n	800c864 <_free_r+0x6c>
 800c84c:	6820      	ldr	r0, [r4, #0]
 800c84e:	4401      	add	r1, r0
 800c850:	1850      	adds	r0, r2, r1
 800c852:	4283      	cmp	r3, r0
 800c854:	6011      	str	r1, [r2, #0]
 800c856:	d1e0      	bne.n	800c81a <_free_r+0x22>
 800c858:	6818      	ldr	r0, [r3, #0]
 800c85a:	685b      	ldr	r3, [r3, #4]
 800c85c:	6053      	str	r3, [r2, #4]
 800c85e:	4408      	add	r0, r1
 800c860:	6010      	str	r0, [r2, #0]
 800c862:	e7da      	b.n	800c81a <_free_r+0x22>
 800c864:	d902      	bls.n	800c86c <_free_r+0x74>
 800c866:	230c      	movs	r3, #12
 800c868:	602b      	str	r3, [r5, #0]
 800c86a:	e7d6      	b.n	800c81a <_free_r+0x22>
 800c86c:	6820      	ldr	r0, [r4, #0]
 800c86e:	1821      	adds	r1, r4, r0
 800c870:	428b      	cmp	r3, r1
 800c872:	bf04      	itt	eq
 800c874:	6819      	ldreq	r1, [r3, #0]
 800c876:	685b      	ldreq	r3, [r3, #4]
 800c878:	6063      	str	r3, [r4, #4]
 800c87a:	bf04      	itt	eq
 800c87c:	1809      	addeq	r1, r1, r0
 800c87e:	6021      	streq	r1, [r4, #0]
 800c880:	6054      	str	r4, [r2, #4]
 800c882:	e7ca      	b.n	800c81a <_free_r+0x22>
 800c884:	bd38      	pop	{r3, r4, r5, pc}
 800c886:	bf00      	nop
 800c888:	20002584 	.word	0x20002584

0800c88c <__malloc_lock>:
 800c88c:	4801      	ldr	r0, [pc, #4]	@ (800c894 <__malloc_lock+0x8>)
 800c88e:	f7ff bfa3 	b.w	800c7d8 <__retarget_lock_acquire_recursive>
 800c892:	bf00      	nop
 800c894:	20002580 	.word	0x20002580

0800c898 <__malloc_unlock>:
 800c898:	4801      	ldr	r0, [pc, #4]	@ (800c8a0 <__malloc_unlock+0x8>)
 800c89a:	f7ff bf9e 	b.w	800c7da <__retarget_lock_release_recursive>
 800c89e:	bf00      	nop
 800c8a0:	20002580 	.word	0x20002580

0800c8a4 <sqrtf>:
 800c8a4:	b508      	push	{r3, lr}
 800c8a6:	ed2d 8b02 	vpush	{d8}
 800c8aa:	eeb0 8a40 	vmov.f32	s16, s0
 800c8ae:	f000 f817 	bl	800c8e0 <__ieee754_sqrtf>
 800c8b2:	eeb4 8a48 	vcmp.f32	s16, s16
 800c8b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c8ba:	d60c      	bvs.n	800c8d6 <sqrtf+0x32>
 800c8bc:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800c8dc <sqrtf+0x38>
 800c8c0:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800c8c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c8c8:	d505      	bpl.n	800c8d6 <sqrtf+0x32>
 800c8ca:	f7ff ff5b 	bl	800c784 <__errno>
 800c8ce:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800c8d2:	2321      	movs	r3, #33	@ 0x21
 800c8d4:	6003      	str	r3, [r0, #0]
 800c8d6:	ecbd 8b02 	vpop	{d8}
 800c8da:	bd08      	pop	{r3, pc}
 800c8dc:	00000000 	.word	0x00000000

0800c8e0 <__ieee754_sqrtf>:
 800c8e0:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800c8e4:	4770      	bx	lr
	...

0800c8e8 <_init>:
 800c8e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c8ea:	bf00      	nop
 800c8ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c8ee:	bc08      	pop	{r3}
 800c8f0:	469e      	mov	lr, r3
 800c8f2:	4770      	bx	lr

0800c8f4 <_fini>:
 800c8f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c8f6:	bf00      	nop
 800c8f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c8fa:	bc08      	pop	{r3}
 800c8fc:	469e      	mov	lr, r3
 800c8fe:	4770      	bx	lr
