#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x274d0c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x275c410 .scope module, "tb" "tb" 3 104;
 .timescale -12 -12;
L_0x274b280 .functor NOT 1, L_0x27a58d0, C4<0>, C4<0>, C4<0>;
L_0x274b4e0 .functor XOR 1, L_0x27a5580, L_0x27a5620, C4<0>, C4<0>;
L_0x274bc20 .functor XOR 1, L_0x274b4e0, L_0x27a5760, C4<0>, C4<0>;
v0x2794380_0 .net *"_ivl_10", 0 0, L_0x27a5760;  1 drivers
v0x2794480_0 .net *"_ivl_12", 0 0, L_0x274bc20;  1 drivers
v0x2794560_0 .net *"_ivl_2", 0 0, L_0x27a54e0;  1 drivers
v0x2794620_0 .net *"_ivl_4", 0 0, L_0x27a5580;  1 drivers
v0x2794700_0 .net *"_ivl_6", 0 0, L_0x27a5620;  1 drivers
v0x2794830_0 .net *"_ivl_8", 0 0, L_0x274b4e0;  1 drivers
v0x2794910_0 .var "clk", 0 0;
v0x27949b0_0 .net "j", 0 0, v0x2793030_0;  1 drivers
v0x2794a50_0 .net "k", 0 0, v0x2793130_0;  1 drivers
v0x2794b80_0 .net "out_dut", 0 0, v0x2793de0_0;  1 drivers
v0x2794c20_0 .net "out_ref", 0 0, L_0x27a5350;  1 drivers
v0x2794cc0_0 .net "reset", 0 0, v0x2793200_0;  1 drivers
v0x2794d60_0 .var/2u "stats1", 159 0;
v0x2794e00_0 .var/2u "strobe", 0 0;
v0x2794ec0_0 .net "tb_match", 0 0, L_0x27a58d0;  1 drivers
v0x2794f60_0 .net "tb_mismatch", 0 0, L_0x274b280;  1 drivers
v0x2795000_0 .net "wavedrom_enable", 0 0, v0x2793390_0;  1 drivers
v0x27950a0_0 .net "wavedrom_title", 511 0, v0x2793430_0;  1 drivers
L_0x27a54e0 .concat [ 1 0 0 0], L_0x27a5350;
L_0x27a5580 .concat [ 1 0 0 0], L_0x27a5350;
L_0x27a5620 .concat [ 1 0 0 0], v0x2793de0_0;
L_0x27a5760 .concat [ 1 0 0 0], L_0x27a5350;
L_0x27a58d0 .cmp/eeq 1, L_0x27a54e0, L_0x274bc20;
S_0x275c5a0 .scope module, "good1" "reference_module" 3 147, 3 4 0, S_0x275c410;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "j";
    .port_info 2 /INPUT 1 "k";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "out";
P_0x276eb40 .param/l "A" 0 3 11, +C4<00000000000000000000000000000000>;
P_0x276eb80 .param/l "B" 0 3 11, +C4<00000000000000000000000000000001>;
v0x274eb40_0 .net *"_ivl_0", 31 0, L_0x27951a0;  1 drivers
L_0x7f43bd23e018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x274b0b0_0 .net *"_ivl_3", 30 0, L_0x7f43bd23e018;  1 drivers
L_0x7f43bd23e060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x274b2f0_0 .net/2u *"_ivl_4", 31 0, L_0x7f43bd23e060;  1 drivers
v0x274b5b0_0 .net "clk", 0 0, v0x2794910_0;  1 drivers
v0x274bd70_0 .net "j", 0 0, v0x2793030_0;  alias, 1 drivers
v0x274c230_0 .net "k", 0 0, v0x2793130_0;  alias, 1 drivers
v0x274f5e0_0 .var "next", 0 0;
v0x2791b80_0 .net "out", 0 0, L_0x27a5350;  alias, 1 drivers
v0x2791c40_0 .net "reset", 0 0, v0x2793200_0;  alias, 1 drivers
v0x2791d90_0 .var "state", 0 0;
E_0x275a120 .event posedge, v0x274b5b0_0;
E_0x2759ed0 .event anyedge, v0x2791d90_0, v0x274bd70_0, v0x274c230_0;
L_0x27951a0 .concat [ 1 31 0 0], v0x2791d90_0, L_0x7f43bd23e018;
L_0x27a5350 .cmp/eq 32, L_0x27951a0, L_0x7f43bd23e060;
S_0x2791ef0 .scope module, "stim1" "stimulus_gen" 3 141, 3 33 0, S_0x275c410;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "j";
    .port_info 2 /OUTPUT 1 "k";
    .port_info 3 /OUTPUT 1 "reset";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
    .port_info 6 /INPUT 1 "tb_match";
v0x2792e70_0 .net "clk", 0 0, v0x2794910_0;  alias, 1 drivers
v0x2792f60_0 .var "d", 23 0;
v0x2793030_0 .var "j", 0 0;
v0x2793130_0 .var "k", 0 0;
v0x2793200_0 .var "reset", 0 0;
v0x27932f0_0 .net "tb_match", 0 0, L_0x27a58d0;  alias, 1 drivers
v0x2793390_0 .var "wavedrom_enable", 0 0;
v0x2793430_0 .var "wavedrom_title", 511 0;
E_0x27429f0/0 .event negedge, v0x274b5b0_0;
E_0x27429f0/1 .event posedge, v0x274b5b0_0;
E_0x27429f0 .event/or E_0x27429f0/0, E_0x27429f0/1;
S_0x27921b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 91, 3 91 0, S_0x2791ef0;
 .timescale -12 -12;
v0x27923b0_0 .var/2s "i", 31 0;
S_0x27924b0 .scope task, "reset_test" "reset_test" 3 42, 3 42 0, S_0x2791ef0;
 .timescale -12 -12;
v0x27926d0_0 .var/2u "arfail", 0 0;
v0x27927b0_0 .var "async", 0 0;
v0x2792870_0 .var/2u "datafail", 0 0;
v0x2792910_0 .var/2u "srfail", 0 0;
E_0x2773c50 .event negedge, v0x274b5b0_0;
TD_tb.stim1.reset_test ;
    %wait E_0x275a120;
    %wait E_0x275a120;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2793200_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x275a120;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x2773c50;
    %load/vec4 v0x27932f0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x2792870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2793200_0, 0;
    %wait E_0x275a120;
    %load/vec4 v0x27932f0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x27926d0_0, 0, 1;
    %wait E_0x275a120;
    %load/vec4 v0x27932f0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x2792910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2793200_0, 0;
    %load/vec4 v0x2792910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 56 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x27926d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x27927b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x2792870_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x27927b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 58 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x27929d0 .scope task, "wavedrom_start" "wavedrom_start" 3 69, 3 69 0, S_0x2791ef0;
 .timescale -12 -12;
v0x2792bb0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2792c90 .scope task, "wavedrom_stop" "wavedrom_stop" 3 72, 3 72 0, S_0x2791ef0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x27935b0 .scope module, "top_module1" "top_module" 3 154, 4 1 0, S_0x275c410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "j";
    .port_info 2 /INPUT 1 "k";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "out";
P_0x27937c0 .param/l "OFF" 1 4 9, C4<0>;
P_0x2793800 .param/l "ON" 1 4 9, C4<1>;
v0x2793a30_0 .net "clk", 0 0, v0x2794910_0;  alias, 1 drivers
v0x2793b40_0 .net "j", 0 0, v0x2793030_0;  alias, 1 drivers
v0x2793c50_0 .net "k", 0 0, v0x2793130_0;  alias, 1 drivers
v0x2793d40_0 .var "next_state", 0 0;
v0x2793de0_0 .var "out", 0 0;
v0x2793ed0_0 .net "reset", 0 0, v0x2793200_0;  alias, 1 drivers
v0x2793fc0_0 .var "state", 0 0;
E_0x275a640 .event anyedge, v0x2793fc0_0, v0x274bd70_0, v0x274c230_0;
S_0x2794120 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 163, 3 163 0, S_0x275c410;
 .timescale -12 -12;
E_0x2794300 .event anyedge, v0x2794e00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2794e00_0;
    %nor/r;
    %assign/vec4 v0x2794e00_0, 0;
    %wait E_0x2794300;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2791ef0;
T_4 ;
    %pushi/vec4 1387519, 0, 24;
    %store/vec4 v0x2792f60_0, 0, 24;
    %end;
    .thread T_4, $init;
    .scope S_0x2791ef0;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2793200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2793030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2793130_0, 0;
    %wait E_0x275a120;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2793200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2793030_0, 0;
    %wait E_0x275a120;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2793030_0, 0;
    %pushi/vec4 0, 0, 32;
    %pad/s 1;
    %store/vec4 v0x27927b0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x27924b0;
    %join;
    %fork t_1, S_0x27921b0;
    %jmp t_0;
    .scope S_0x27921b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27923b0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x27923b0_0;
    %cmpi/s 12, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x275a120;
    %load/vec4 v0x2792f60_0;
    %pushi/vec4 22, 0, 34;
    %load/vec4 v0x27923b0_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %pad/s 34;
    %sub;
    %part/s 2;
    %split/vec4 1;
    %assign/vec4 v0x2793030_0, 0;
    %assign/vec4 v0x2793130_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27923b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x27923b0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x2791ef0;
t_0 %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2792c90;
    %join;
    %pushi/vec4 200, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27429f0;
    %vpi_func 3 95 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x2793130_0, 0;
    %assign/vec4 v0x2793030_0, 0;
    %vpi_func 3 96 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x2793200_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 99 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x275c5a0;
T_6 ;
Ewait_0 .event/or E_0x2759ed0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x2791d90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %jmp T_6.2;
T_6.0 ;
    %load/vec4 v0x274bd70_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.3, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.4, 8;
T_6.3 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.4, 8;
 ; End of false expr.
    %blend;
T_6.4;
    %pad/s 1;
    %store/vec4 v0x274f5e0_0, 0, 1;
    %jmp T_6.2;
T_6.1 ;
    %load/vec4 v0x274c230_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.5, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_6.6, 8;
T_6.5 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_6.6, 8;
 ; End of false expr.
    %blend;
T_6.6;
    %pad/s 1;
    %store/vec4 v0x274f5e0_0, 0, 1;
    %jmp T_6.2;
T_6.2 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x275c5a0;
T_7 ;
    %wait E_0x275a120;
    %load/vec4 v0x2791c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2791d90_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x274f5e0_0;
    %assign/vec4 v0x2791d90_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x27935b0;
T_8 ;
    %wait E_0x275a120;
    %load/vec4 v0x2793ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2793fc0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x2793d40_0;
    %assign/vec4 v0x2793fc0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x27935b0;
T_9 ;
    %wait E_0x275a640;
    %load/vec4 v0x2793fc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2793d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2793de0_0, 0, 1;
    %jmp T_9.3;
T_9.0 ;
    %load/vec4 v0x2793b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2793d40_0, 0, 1;
    %jmp T_9.5;
T_9.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2793d40_0, 0, 1;
T_9.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2793de0_0, 0, 1;
    %jmp T_9.3;
T_9.1 ;
    %load/vec4 v0x2793c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2793d40_0, 0, 1;
    %jmp T_9.7;
T_9.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2793d40_0, 0, 1;
T_9.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2793de0_0, 0, 1;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x275c410;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2794910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2794e00_0, 0, 1;
    %end;
    .thread T_10, $init;
    .scope S_0x275c410;
T_11 ;
T_11.0 ;
    %delay 5, 0;
    %load/vec4 v0x2794910_0;
    %inv;
    %store/vec4 v0x2794910_0, 0, 1;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_0x275c410;
T_12 ;
    %vpi_call/w 3 133 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 134 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2792e70_0, v0x2794f60_0, v0x2794910_0, v0x27949b0_0, v0x2794a50_0, v0x2794cc0_0, v0x2794c20_0, v0x2794b80_0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x275c410;
T_13 ;
    %load/vec4 v0x2794d60_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x2794d60_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2794d60_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 172 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.1;
T_13.0 ;
    %vpi_call/w 3 173 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_13.1 ;
    %load/vec4 v0x2794d60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2794d60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 175 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 176 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2794d60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2794d60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 177 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_13, $final;
    .scope S_0x275c410;
T_14 ;
    %wait E_0x27429f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2794d60_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2794d60_0, 4, 32;
    %load/vec4 v0x2794ec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x2794d60_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %vpi_func 3 188 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2794d60_0, 4, 32;
T_14.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2794d60_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2794d60_0, 4, 32;
T_14.0 ;
    %load/vec4 v0x2794c20_0;
    %load/vec4 v0x2794c20_0;
    %load/vec4 v0x2794b80_0;
    %xor;
    %load/vec4 v0x2794c20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.4, 6;
    %load/vec4 v0x2794d60_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %vpi_func 3 192 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2794d60_0, 4, 32;
T_14.6 ;
    %load/vec4 v0x2794d60_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2794d60_0, 4, 32;
T_14.4 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/fsm2s/fsm2s_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/fsm2s/iter0/response53/top_module.sv";
