
---------- Begin Simulation Statistics ----------
final_tick                                   42439000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 241386                       # Simulator instruction rate (inst/s)
host_mem_usage                                 652824                       # Number of bytes of host memory used
host_op_rate                                   278413                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.04                       # Real time elapsed on the host
host_tick_rate                              969868377                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       10506                       # Number of instructions simulated
sim_ops                                         12164                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000042                       # Number of seconds simulated
sim_ticks                                    42439000                       # Number of ticks simulated
system.cpu.Branches                              2040                       # Number of branches fetched
system.cpu.committedInsts                       10506                       # Number of instructions committed
system.cpu.committedOps                         12164                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                            84878                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               84877.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads                43435                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                4842                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts         1428                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                         380                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses                 10712                       # Number of integer alu accesses
system.cpu.num_int_insts                        10712                       # number of integer instructions
system.cpu.num_int_register_reads               17639                       # number of times the integer registers were read
system.cpu.num_int_register_writes               6836                       # number of times the integer registers were written
system.cpu.num_load_insts                        2198                       # Number of load instructions
system.cpu.num_mem_refs                          4399                       # number of memory refs
system.cpu.num_store_insts                       2201                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                  22                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  4                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                      7887     63.91%     63.91% # Class of executed instruction
system.cpu.op_class::IntMult                       50      0.41%     64.32% # Class of executed instruction
system.cpu.op_class::IntDiv                         4      0.03%     64.35% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     64.35% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     64.35% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     64.35% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     64.35% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     64.35% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     64.35% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     64.35% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     64.35% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     64.35% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     64.35% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     64.35% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     64.35% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     64.35% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     64.35% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     64.35% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     64.35% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     64.35% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     64.35% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     64.35% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     64.35% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     64.35% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     64.35% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     64.35% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     64.35% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     64.35% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     64.35% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     64.35% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     64.35% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     64.35% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     64.35% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     64.35% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     64.35% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     64.35% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     64.35% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     64.35% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     64.35% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     64.35% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     64.35% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     64.35% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     64.35% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     64.35% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     64.35% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     64.35% # Class of executed instruction
system.cpu.op_class::MemRead                     2198     17.81%     82.16% # Class of executed instruction
system.cpu.op_class::MemWrite                    2201     17.84%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                      12340                       # Class of executed instruction
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          109                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           605                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data         4039                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             4039                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         4055                       # number of overall hits
system.cpu.dcache.overall_hits::total            4055                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          121                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            121                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          128                       # number of overall misses
system.cpu.dcache.overall_misses::total           128                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      6929500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      6929500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      6929500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      6929500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         4160                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         4160                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         4183                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         4183                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029087                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029087                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030600                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030600                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57268.595041                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57268.595041                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 54136.718750                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54136.718750                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          120                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          120                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          126                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          126                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      6770500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      6770500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      7149500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      7149500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.028846                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.028846                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030122                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030122                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 56420.833333                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56420.833333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 56742.063492                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56742.063492                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         2004                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2004                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           67                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            67                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      3750000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      3750000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         2071                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2071                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032352                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.032352                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 55970.149254                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55970.149254                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           66                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      3645000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      3645000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.031869                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.031869                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 55227.272727                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55227.272727                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         2035                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           2035                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           54                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           54                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      3179500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      3179500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         2089                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         2089                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.025850                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025850                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58879.629630                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58879.629630                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           54                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           54                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      3125500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3125500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.025850                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025850                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57879.629630                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57879.629630                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           16                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            16                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           23                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           23                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.304348                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.304348                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       379000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       379000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.260870                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.260870                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 63166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 63166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           33                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           33                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        51000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        51000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.029412                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.029412                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        51000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        51000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        50000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        50000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.029412                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.029412                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        50000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        50000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     42439000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            86.191523                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                4249                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               127                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             33.456693                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            148000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    86.191523                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.084171                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.084171                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          127                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          118                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.124023                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              8629                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             8629                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     42439000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     42439000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     42439000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        10302                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            10302                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        10302                       # number of overall hits
system.cpu.icache.overall_hits::total           10302                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          377                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            377                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          377                       # number of overall misses
system.cpu.icache.overall_misses::total           377                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     19867500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     19867500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     19867500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     19867500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        10679                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        10679                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        10679                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        10679                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.035303                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.035303                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.035303                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.035303                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 52698.938992                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52698.938992                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 52698.938992                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52698.938992                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          101                       # number of writebacks
system.cpu.icache.writebacks::total               101                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          377                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          377                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          377                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          377                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     19490500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     19490500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     19490500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     19490500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.035303                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.035303                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.035303                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.035303                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 51698.938992                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 51698.938992                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 51698.938992                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51698.938992                       # average overall mshr miss latency
system.cpu.icache.replacements                    101                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        10302                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           10302                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          377                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           377                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     19867500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     19867500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        10679                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        10679                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.035303                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.035303                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 52698.938992                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52698.938992                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          377                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          377                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     19490500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     19490500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.035303                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.035303                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 51698.938992                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51698.938992                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     42439000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           160.913596                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               10679                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               377                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             28.326260                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   160.913596                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.314284                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.314284                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          276                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          220                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.539062                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             21735                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            21735                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     42439000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     42439000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     42439000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     42439000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples        53.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       325.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       127.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000039818250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            2                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            2                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1010                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 32                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         504                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         97                       # Number of write requests accepted
system.mem_ctrls.readBursts                       504                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       97                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     52                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    44                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      10.59                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   504                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   97                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     221.500000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    148.330712                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    232.638131                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             1     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-399            1     50.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             2                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             17                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.970563                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.414214                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1     50.00%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1     50.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             2                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    3328                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                   32256                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 6208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    760.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    146.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                      42382000                       # Total gap between requests
system.mem_ctrls.avgGap                      70519.13                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        20800                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data         8128                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks         2176                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 490115224.204151868820                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 191521949.150545507669                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 51273592.685972809792                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          377                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data          127                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks           97                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst      8196250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data      3202250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks    280582000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     21740.72                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     25214.57                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2892597.94                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        24128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data         8128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total         32256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        24128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        24128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          377                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data          127                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total            504                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    568533660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    191521949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        760055609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    568533660                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    568533660                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    568533660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    191521949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       760055609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                  452                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                  34                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0           60                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1            1                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2           22                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3           32                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4            7                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5           64                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6           39                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7           15                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8           27                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9           14                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10           11                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11           69                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12           40                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13           45                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            3                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            5                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            3                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            6                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            3                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            1                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            9                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                 2923500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               2260000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           11398500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 6467.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           25217.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                 352                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                 28                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            77.88                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           82.35                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples           95                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   305.178947                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   210.271323                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   276.530402                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           22     23.16%     23.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           26     27.37%     50.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           22     23.16%     73.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511            7      7.37%     81.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639            3      3.16%     84.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767            4      4.21%     88.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            3      3.16%     91.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            2      2.11%     93.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151            6      6.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total           95                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                 28928                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten               2176                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              681.637173                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               51.273593                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.73                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               78.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     42439000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy          357000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy          170775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy        1713600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy         78300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy     16343610                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy      2533920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy      24270405                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   571.889182                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE      6445750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF      1300000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     34693250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy          399840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy          189750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy        1513680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy         99180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy     14564070                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy      4032480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy      23872200                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   562.506185                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE     10347750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF      1300000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     30791250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     42439000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                450                       # Transaction distribution
system.membus.trans_dist::WritebackClean          101                       # Transaction distribution
system.membus.trans_dist::ReadExReq                54                       # Transaction distribution
system.membus.trans_dist::ReadExResp               54                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            377                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            73                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port          855                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port          254                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   1109                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port        30592                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port         8128                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   38720                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               504                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.023810                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.152607                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     492     97.62%     97.62% # Request fanout histogram
system.membus.snoop_fanout::1                      12      2.38%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 504                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     42439000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             1018000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1989750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.7                       # Layer utilization (%)
system.membus.respLayer2.occupancy             677000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
