Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o I:/PRJ/VHDL/ISE/q921test2/q718_isim_beh.exe -prj I:/PRJ/VHDL/ISE/q921test2/q718_beh.prj work.q718 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "I:/PRJ/VHDL/ISE/q921test2/../../9.2.1.vhd" into library work
Parsing VHDL file "I:/PRJ/VHDL/ISE/q921test2/../../9.2.1_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture q921_arch of entity q921 [q921_default]
Compiling architecture q718_arch of entity q718
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable I:/PRJ/VHDL/ISE/q921test2/q718_isim_beh.exe
Fuse Memory Usage: 29568 KB
Fuse CPU Usage: 374 ms
