package ofdm

import chisel3._
import chisel3.experimental._
import chisel3.util._
import java.io._



class CrcBlackBox extends BlackBox {
  val io = IO(new Bundle {
    val clk = Input(Clock())
    val rst = Input(Bool())
    val crc_en = Input(Bool())
    val data_in = Input(UInt(8.W))
    val crc_out = Output(UInt(32.W))
  })
  override def desiredName = "crc"
}

class CrcModel extends Module with Config{
  val io = IO(new Bundle {
    val crcen = Input(Bool())
    val data = Input(UInt(8.W))
    val rst = Input(Bool())
    val crc = Output(UInt(32.W))
  })
  val crc = Module(new CrcBlackBox)
  crc.io.clk := clock
  crc.io.rst := reset.asBool || io.rst
  crc.io.crc_en := io.crcen
  crc.io.data_in := io.data
  io.crc := crc.io.crc_out
}

class ramModel(addrwidth:Int, datawidth : Int,datanum : Int = 0) extends BlackBox {
  val io = IO(new Bundle {
    val clka = Input(Clock())
    //val reset = Input(Bool())
    val addra = Input(UInt(addrwidth.W))
    val dina = Input(UInt(datawidth.W))
    val wea = Input(Bool())

    val clkb = Input(Clock())
    val addrb = Input(UInt(addrwidth.W))
    val doutb = Output(UInt(datawidth.W))
    //val read  = Flipped(new RamRead(addrwidth,datawidth) )
    //val write = Flipped(new RamWrite(addrwidth,datawidth))
  })
  
  override def desiredName = s"ramModel_${addrwidth}_${datanum}_${datawidth}"
}
class SramModel(addrwidth:Int, datawidth : Int, Type : Int = 0) extends Module with Config{
  val io = IO(new Bundle {
    val read  = Flipped(new RamRead(addrwidth,datawidth) )
    //val write = Flipped(new RamWrite(addrwidth,datawidth))
  })
  // 创建同步SRAM，参数为存储单元的数量和数据宽度
  if(Type == 0){
    // 提取非-1的元素作为ROM的数据
    val rom = SyncReadMem(MaxfifoNum, UInt(datawidth.W))
    //for (i <- 0 until nonNegativeCount) {
    //  rom.write(i.U, romData(i))
    //}
    io.read.rdData := ( (rom.read(io.read.rdAddr)))
   
  }
}
class DualSramModel(addrwidth:Int, datawidth : Int, datanum : Int) extends Module with Config{
  val io = IO(new Bundle {
    val read  = Flipped(new RamRead(addrwidth,datawidth) )
    val write = Flipped(new RamWrite(addrwidth,datawidth))
  })
  // 创建同步SRAM，参数为存储单元的数量和数据宽度
  val num = datanum //scala.math.pow(2,addrwidth).toInt
  val sram = SyncReadMem(num, UInt(datawidth.W))

  // 写入数据
  when(io.write.wren) {
    sram.write(io.write.wrAddr, io.write.wrData)
  }
  // 读取数据
  io.read.rdData := sram.read(io.read.rdAddr)
  io.read.rdValid := RegNext(io.read.rden)
  io.write.wrValid := io.write.wren
}

class ramblackbox(addrwidth:Int, datawidth : Int, datanum : Int = 0,useip : Boolean = true ) extends Module with Config{
  val io = IO(new Bundle {
    val read  = Flipped(new RamRead(addrwidth,datawidth) )
    val write = Flipped(new RamWrite(addrwidth,datawidth))
  })
  
  if(USEIP && useip){

    val ram = Module(new ramModel(addrwidth,datawidth,datanum))
    ram.io.clka := clock
    ram.io.clkb := clock

    ram.io.addra := io.write.wrAddr
    ram.io.dina := io.write.wrData
    ram.io.wea := io.write.wren
    ram.io.addrb := io.read.rdAddr
    io.read.rdData := ram.io.doutb
  }else {
    val ram = Module(new DualSramModel(addrwidth,datawidth,datanum))
    io.read <> ram.io.read
    io.write <> ram.io.write
  }
  io.read.rdValid := RegNext(io.read.rden)
  io.write.wrValid := io.write.wren
}

class romModel(addrwidth:Int, datawidth : Int) extends BlackBox {
  val io = IO(new Bundle {
    val clock = Input(Clock())
    val reset = Input(Bool())
    val read  = Flipped(new RamRead(addrwidth,datawidth) )
  })
  override def desiredName = s"romModel_${addrwidth}_${datawidth}"
}
class romblackbox(addrwidth:Int, datawidth : Int, Type : Int = 0) extends Module with Config{
  val io = IO(new Bundle {
    val read  = Flipped(new RamRead(addrwidth,datawidth) )
  })
    val rom = Module(new SramModel(addrwidth,datawidth,Type))
    io.read <> rom.io.read
}
  

