--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/d/v/dvtran/Documents/6.111/finalproject/bobateam/sound_module/sound_module.ise
-intstyle ise -v 3 -s 4 -xml lab5 lab5.ncd -o lab5.twr lab5.pcf -ucf labkit.ucf

Design file:              lab5.ncd
Physical constraint file: lab5.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ac97_bit_clock
-------------+------------+------------+--------------------+--------+
             |  Setup to  |  Hold to   |                    | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
-------------+------------+------------+--------------------+--------+
ac97_sdata_in|   -0.781(F)|    1.330(F)|analyzer1_clock_OBUF|   0.000|
-------------+------------+------------+--------------------+--------+

Setup/Hold to clock clock_27mhz
--------------+------------+------------+------------------+--------+
              |  Setup to  |  Hold to   |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
button0       |    0.234(R)|    0.315(R)|clock_27mhz_BUFGP |   0.000|
button1       |   -0.500(R)|    1.049(R)|clock_27mhz_BUFGP |   0.000|
button2       |   -0.463(R)|    1.012(R)|clock_27mhz_BUFGP |   0.000|
button3       |   -0.516(R)|    0.788(R)|clock_27mhz_BUFGP |   0.000|
button_down   |   -0.767(R)|    1.316(R)|clock_27mhz_BUFGP |   0.000|
button_enter  |    0.112(R)|    0.160(R)|clock_27mhz_BUFGP |   0.000|
button_left   |    0.637(R)|   -0.088(R)|clock_27mhz_BUFGP |   0.000|
button_right  |   -0.083(R)|    0.632(R)|clock_27mhz_BUFGP |   0.000|
button_up     |   -0.038(R)|    0.587(R)|clock_27mhz_BUFGP |   0.000|
flash_data<0> |    0.360(R)|   -0.088(R)|clock_27mhz_BUFGP |   0.000|
flash_data<1> |    1.461(R)|   -1.189(R)|clock_27mhz_BUFGP |   0.000|
flash_data<2> |   -0.460(R)|    0.732(R)|clock_27mhz_BUFGP |   0.000|
flash_data<3> |   -0.166(R)|    0.438(R)|clock_27mhz_BUFGP |   0.000|
flash_data<4> |    0.450(R)|   -0.178(R)|clock_27mhz_BUFGP |   0.000|
flash_data<5> |    0.702(R)|   -0.430(R)|clock_27mhz_BUFGP |   0.000|
flash_data<6> |    1.072(R)|   -0.800(R)|clock_27mhz_BUFGP |   0.000|
flash_data<7> |    1.326(R)|   -1.054(R)|clock_27mhz_BUFGP |   0.000|
flash_data<8> |    0.156(R)|    0.116(R)|clock_27mhz_BUFGP |   0.000|
flash_data<9> |    0.827(R)|   -0.555(R)|clock_27mhz_BUFGP |   0.000|
flash_data<10>|   -0.191(R)|    0.463(R)|clock_27mhz_BUFGP |   0.000|
flash_data<11>|   -0.041(R)|    0.313(R)|clock_27mhz_BUFGP |   0.000|
flash_data<12>|   -0.108(R)|    0.380(R)|clock_27mhz_BUFGP |   0.000|
flash_data<13>|   -0.026(R)|    0.298(R)|clock_27mhz_BUFGP |   0.000|
flash_data<14>|    0.285(R)|   -0.013(R)|clock_27mhz_BUFGP |   0.000|
flash_data<15>|    1.146(R)|   -0.874(R)|clock_27mhz_BUFGP |   0.000|
flash_sts     |    1.167(R)|    0.188(R)|clock_27mhz_BUFGP |   0.000|
switch<7>     |   -0.833(R)|    1.105(R)|clock_27mhz_BUFGP |   0.000|
--------------+------------+------------+------------------+--------+

Clock ac97_bit_clock to Pad
------------------+------------+--------------------+--------+
                  | clk (edge) |                    | Clock  |
Destination       |   to PAD   |Internal Clock(s)   | Phase  |
------------------+------------+--------------------+--------+
ac97_sdata_out    |   14.136(R)|analyzer1_clock_OBUF|   0.000|
ac97_synch        |   12.664(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<1> |   18.464(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<3> |   18.030(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<8> |   15.237(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<9> |   15.305(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<10>|   14.128(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<11>|   14.171(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<12>|   14.367(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<13>|   16.003(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<14>|   14.563(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<15>|   14.508(F)|analyzer1_clock_OBUF|   0.000|
------------------+------------+--------------------+--------+

Clock clock_27mhz to Pad
-----------------+------------+------------------+--------+
                 | clk (edge) |                  | Clock  |
Destination      |   to PAD   |Internal Clock(s) | Phase  |
-----------------+------------+------------------+--------+
analyzer1_data<0>|   13.484(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_clock  |   19.266(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<0>|   10.623(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<1>|   10.396(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<2>|   10.465(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<3>|   10.859(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<4>|   11.381(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<5>|   11.995(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<6>|   11.631(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<7>|   12.048(R)|clock_27mhz_BUFGP |   0.000|
audio_reset_b    |   12.442(R)|clock_27mhz_BUFGP |   0.000|
disp_clock       |    8.014(R)|clock_27mhz_BUFGP |   0.000|
flash_address<1> |   11.484(R)|clock_27mhz_BUFGP |   0.000|
flash_address<2> |    9.392(R)|clock_27mhz_BUFGP |   0.000|
flash_address<3> |    9.747(R)|clock_27mhz_BUFGP |   0.000|
flash_address<4> |    9.440(R)|clock_27mhz_BUFGP |   0.000|
flash_address<5> |    9.837(R)|clock_27mhz_BUFGP |   0.000|
flash_address<6> |    9.830(R)|clock_27mhz_BUFGP |   0.000|
flash_address<7> |   10.149(R)|clock_27mhz_BUFGP |   0.000|
flash_address<8> |    9.536(R)|clock_27mhz_BUFGP |   0.000|
flash_address<9> |   10.213(R)|clock_27mhz_BUFGP |   0.000|
flash_address<10>|    9.767(R)|clock_27mhz_BUFGP |   0.000|
flash_address<11>|   10.318(R)|clock_27mhz_BUFGP |   0.000|
flash_address<12>|    9.508(R)|clock_27mhz_BUFGP |   0.000|
flash_address<13>|    9.797(R)|clock_27mhz_BUFGP |   0.000|
flash_address<14>|    9.509(R)|clock_27mhz_BUFGP |   0.000|
flash_address<15>|   10.169(R)|clock_27mhz_BUFGP |   0.000|
flash_address<16>|    9.847(R)|clock_27mhz_BUFGP |   0.000|
flash_address<17>|    9.881(R)|clock_27mhz_BUFGP |   0.000|
flash_address<18>|    9.590(R)|clock_27mhz_BUFGP |   0.000|
flash_address<19>|    9.690(R)|clock_27mhz_BUFGP |   0.000|
flash_address<20>|   10.415(R)|clock_27mhz_BUFGP |   0.000|
flash_address<21>|   10.302(R)|clock_27mhz_BUFGP |   0.000|
flash_address<22>|   10.684(R)|clock_27mhz_BUFGP |   0.000|
flash_address<23>|    9.678(R)|clock_27mhz_BUFGP |   0.000|
flash_ce_b       |   11.584(R)|clock_27mhz_BUFGP |   0.000|
flash_data<0>    |    9.684(R)|clock_27mhz_BUFGP |   0.000|
flash_data<1>    |   10.622(R)|clock_27mhz_BUFGP |   0.000|
flash_data<2>    |   10.642(R)|clock_27mhz_BUFGP |   0.000|
flash_data<3>    |   10.646(R)|clock_27mhz_BUFGP |   0.000|
flash_data<4>    |   10.633(R)|clock_27mhz_BUFGP |   0.000|
flash_data<5>    |   10.632(R)|clock_27mhz_BUFGP |   0.000|
flash_data<6>    |   10.643(R)|clock_27mhz_BUFGP |   0.000|
flash_data<7>    |   10.644(R)|clock_27mhz_BUFGP |   0.000|
flash_data<8>    |   10.608(R)|clock_27mhz_BUFGP |   0.000|
flash_data<9>    |   11.536(R)|clock_27mhz_BUFGP |   0.000|
flash_data<10>   |   10.001(R)|clock_27mhz_BUFGP |   0.000|
flash_data<11>   |   10.007(R)|clock_27mhz_BUFGP |   0.000|
flash_data<12>   |    9.696(R)|clock_27mhz_BUFGP |   0.000|
flash_data<13>   |   10.323(R)|clock_27mhz_BUFGP |   0.000|
flash_data<14>   |   10.325(R)|clock_27mhz_BUFGP |   0.000|
flash_data<15>   |   11.863(R)|clock_27mhz_BUFGP |   0.000|
flash_oe_b       |    8.854(R)|clock_27mhz_BUFGP |   0.000|
flash_we_b       |    9.543(R)|clock_27mhz_BUFGP |   0.000|
led<7>           |   10.009(R)|clock_27mhz_BUFGP |   0.000|
-----------------+------------+------------------+--------+

Clock to Setup on destination clock ac97_bit_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    9.050|         |   11.677|    3.322|
clock_27mhz    |    3.550|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    4.346|         |         |         |
clock_27mhz    |   15.003|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-----------------+---------+
Source Pad     |Destination Pad  |  Delay  |
---------------+-----------------+---------+
ac97_bit_clock |analyzer1_clock  |   17.015|
ac97_sdata_in  |analyzer1_data<2>|   14.662|
button0        |led<0>           |   10.008|
button1        |led<2>           |   10.322|
button2        |led<5>           |    9.080|
button_down    |led<1>           |   10.083|
button_left    |led<4>           |    9.907|
button_right   |led<3>           |    9.973|
button_up      |led<6>           |    9.006|
---------------+-----------------+---------+


Analysis completed Sun Nov 26 22:48:57 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 372 MB



