;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-124
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DAT #0, #0
	DJN 0, 1
	SUB 0, 0
	DAT #0, #0
	CMP 0, 7
	CMP 0, 7
	SUB 0, 0
	JMZ <110, 0
	JMZ @121, 103
	SLT 8, 0
	JMZ <-127, 100
	JMZ 0, #-20
	SUB 0, 0
	CMP #121, 103
	SUB 0, 1
	SUB 0, 0
	DAT <121, #103
	JMZ 0, #-20
	DAT #0, #0
	SUB -100, -140
	SUB @127, 106
	SUB @121, 103
	SLT #121, -103
	DJN -1, @-10
	JMZ 0, 0
	SUB <0, @401
	SUB 0, 7
	JMZ 0, #401
	SLT 0, 4
	JMZ 0, 1
	MOV -7, <-20
	DAT <121, #103
	DAT <121, #103
	DJN -1, @-10
	SLT 210, 30
	DJN -1, @-20
	DJN -1, @-20
	JMZ 0, 0
	DJN -1, @-20
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	SLT 210, 34
	JMZ <-127, 100
	SPL 0, <332
	ADD 270, 60
	ADD 270, 60
	DJN -1, @-20
