{:input (genetic.crossover/dumb-crossover 638830805 (genetic.representation/genetic-representation "../tmp3/58089.483E472F.blif") (genetic.representation/genetic-representation "../tmp3/58400.B24FC9C1.blif")), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\nmodule presynth(wire0_3_5, wire1_5, wire6_10, wire7_10);\n  wire \\:missing_edge ;\n  input wire0_3_5;\n  wire wire0_3_5;\n  wire \\wire10_:missing ;\n  wire wire1_3;\n  wire wire1_4;\n  input wire1_5;\n  wire wire1_5;\n  wire \\wire5_:missing ;\n  input wire6_10;\n  wire wire6_10;\n  input wire7_10;\n  wire wire7_10;\n  wire wire9;\n  wire \\wire:missing_4 ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 4'h8 >> { wire1_3, wire0_3_5 };\n  assign \\wire:missing_4  = 4'he >> { wire1_4, \\wire:missing_edge  };\n  assign \\wire5_:missing  = 4'h8 >> { wire1_5, wire0_3_5 };\n  assign \\wire10_:missing  = 4'h8 >> { wire7_10, wire6_10 };\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\n  assign wire9 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\n(* src = \"/dev/shm/fuzzmount37B880B5/C7AF31E3.v:3.1-28.10\" *)\nmodule postsynth(wire0_3_5, wire1_5, wire6_10, wire7_10);\n  (* src = \"/dev/shm/fuzzmount37B880B5/C7AF31E3.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C7AF31E3.v:5.9-5.18\" *)\n  input wire0_3_5;\n  wire wire0_3_5;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C7AF31E3.v:10.9-10.16\" *)\n  input wire1_5;\n  wire wire1_5;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C7AF31E3.v:13.9-13.17\" *)\n  input wire6_10;\n  wire wire6_10;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C7AF31E3.v:15.9-15.17\" *)\n  input wire7_10;\n  wire wire7_10;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C7AF31E3.v:17.8-17.13\" *)\n  wire wire9;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C7AF31E3.v:19.8-19.26\" *)\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire9 = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 1, :out "SBY 16:55:35 [/tmp/tmpg3qdaz3h] Copy '/dev/shm/fuzzmount37B880B5/top.v' to '/tmp/tmpg3qdaz3h/src/top.v'.\nSBY 16:55:35 [/tmp/tmpg3qdaz3h] Copy '/dev/shm/fuzzmount37B880B5/C7AF31E3.v' to '/tmp/tmpg3qdaz3h/src/C7AF31E3.v'.\nSBY 16:55:35 [/tmp/tmpg3qdaz3h] Copy '/dev/shm/fuzzmount37B880B5/C7AF31E3.post.v' to '/tmp/tmpg3qdaz3h/src/C7AF31E3.post.v'.\nSBY 16:55:35 [/tmp/tmpg3qdaz3h] engine_0: abc pdr\nSBY 16:55:35 [/tmp/tmpg3qdaz3h] base: starting process \"cd /tmp/tmpg3qdaz3h/src; /vagrant/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 16:55:44 [/tmp/tmpg3qdaz3h] base: finished (returncode=0)\nSBY 16:55:44 [/tmp/tmpg3qdaz3h] aig: starting process \"cd /tmp/tmpg3qdaz3h/model; /vagrant/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY ---- Keyboard interrupt or external termination signal ----\nSBY 16:55:50 [/tmp/tmpg3qdaz3h] aig: terminating process\n", :err ""}}}