PS_design_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/PS_design/ip/PS_design_processing_system7_0_0/sim/PS_design_processing_system7_0_0.v,incdir="$ref_dir/../../../../XC7Z020_210_ES_AXI_GPIO.srcs/sources_1/bd/PS_design/ipshared/2527/hdl"incdir="$ref_dir/../../../../XC7Z020_210_ES_AXI_GPIO.srcs/sources_1/bd/PS_design/ipshared/7e3a/hdl"incdir="../../../../XC7Z020_210_ES_AXI_GPIO.srcs/sources_1/bd/PS_design/ipshared/2527/hdl"incdir="../../../../XC7Z020_210_ES_AXI_GPIO.srcs/sources_1/bd/PS_design/ipshared/7e3a/hdl"
PS_design_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/PS_design/ip/PS_design_axi_gpio_0_0/sim/PS_design_axi_gpio_0_0.vhd,incdir="$ref_dir/../../../../XC7Z020_210_ES_AXI_GPIO.srcs/sources_1/bd/PS_design/ipshared/2527/hdl"incdir="$ref_dir/../../../../XC7Z020_210_ES_AXI_GPIO.srcs/sources_1/bd/PS_design/ipshared/7e3a/hdl"incdir="../../../../XC7Z020_210_ES_AXI_GPIO.srcs/sources_1/bd/PS_design/ipshared/2527/hdl"incdir="../../../../XC7Z020_210_ES_AXI_GPIO.srcs/sources_1/bd/PS_design/ipshared/7e3a/hdl"
PS_design_rst_ps7_0_50M_0.vhd,vhdl,xil_defaultlib,../../../bd/PS_design/ip/PS_design_rst_ps7_0_50M_0/sim/PS_design_rst_ps7_0_50M_0.vhd,incdir="$ref_dir/../../../../XC7Z020_210_ES_AXI_GPIO.srcs/sources_1/bd/PS_design/ipshared/2527/hdl"incdir="$ref_dir/../../../../XC7Z020_210_ES_AXI_GPIO.srcs/sources_1/bd/PS_design/ipshared/7e3a/hdl"incdir="../../../../XC7Z020_210_ES_AXI_GPIO.srcs/sources_1/bd/PS_design/ipshared/2527/hdl"incdir="../../../../XC7Z020_210_ES_AXI_GPIO.srcs/sources_1/bd/PS_design/ipshared/7e3a/hdl"
PS_design_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/PS_design/ip/PS_design_auto_pc_0/sim/PS_design_auto_pc_0.v,incdir="$ref_dir/../../../../XC7Z020_210_ES_AXI_GPIO.srcs/sources_1/bd/PS_design/ipshared/2527/hdl"incdir="$ref_dir/../../../../XC7Z020_210_ES_AXI_GPIO.srcs/sources_1/bd/PS_design/ipshared/7e3a/hdl"incdir="../../../../XC7Z020_210_ES_AXI_GPIO.srcs/sources_1/bd/PS_design/ipshared/2527/hdl"incdir="../../../../XC7Z020_210_ES_AXI_GPIO.srcs/sources_1/bd/PS_design/ipshared/7e3a/hdl"
PS_design.v,verilog,xil_defaultlib,../../../bd/PS_design/hdl/PS_design.v,incdir="$ref_dir/../../../../XC7Z020_210_ES_AXI_GPIO.srcs/sources_1/bd/PS_design/ipshared/2527/hdl"incdir="$ref_dir/../../../../XC7Z020_210_ES_AXI_GPIO.srcs/sources_1/bd/PS_design/ipshared/7e3a/hdl"incdir="../../../../XC7Z020_210_ES_AXI_GPIO.srcs/sources_1/bd/PS_design/ipshared/2527/hdl"incdir="../../../../XC7Z020_210_ES_AXI_GPIO.srcs/sources_1/bd/PS_design/ipshared/7e3a/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
