ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"gd32f4xx_pmu.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c"
  20              		.section	.text.pmu_deinit,"ax",%progbits
  21              		.align	1
  22              		.global	pmu_deinit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	pmu_deinit:
  28              	.LFB116:
   1:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** /*!
   2:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \file    gd32f4xx_pmu.c
   3:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \brief   PMU driver
   4:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
   5:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \version 2016-08-15, V1.0.0, firmware for GD32F4xx
   6:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \version 2018-12-12, V2.0.0, firmware for GD32F4xx
   7:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F4xx
   8:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \version 2022-03-09, V3.0.0, firmware for GD32F4xx
   9:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** */
  10:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
  11:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** /*
  12:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     Copyright (c) 2022, GigaDevice Semiconductor Inc.
  13:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
  14:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     Redistribution and use in source and binary forms, with or without modification,
  15:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** are permitted provided that the following conditions are met:
  16:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
  17:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     1. Redistributions of source code must retain the above copyright notice, this
  18:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****        list of conditions and the following disclaimer.
  19:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  20:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****        this list of conditions and the following disclaimer in the documentation
  21:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****        and/or other materials provided with the distribution.
  22:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  23:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****        may be used to endorse or promote products derived from this software without
  24:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****        specific prior written permission.
  25:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
  26:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  28:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  29:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  30:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s 			page 2


  31:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  32:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  33:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  34:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  35:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** OF SUCH DAMAGE.
  36:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** */
  37:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
  38:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** #include "gd32f4xx_pmu.h"
  39:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** #include "core_cm4.h"
  40:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
  41:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** /*!
  42:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \brief      reset PMU registers
  43:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[in]  none
  44:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[out] none
  45:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \retval     none
  46:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** */
  47:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** void pmu_deinit(void)
  48:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** {
  29              		.loc 1 48 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
  49:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     /* reset PMU */
  50:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     rcu_periph_reset_enable(RCU_PMURST);
  38              		.loc 1 50 5 view .LVU1
  39 0002 40F61C00 		movw	r0, #2076
  40 0006 FFF7FEFF 		bl	rcu_periph_reset_enable
  41              	.LVL0:
  51:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     rcu_periph_reset_disable(RCU_PMURST);
  42              		.loc 1 51 5 view .LVU2
  43 000a 40F61C00 		movw	r0, #2076
  44 000e FFF7FEFF 		bl	rcu_periph_reset_disable
  45              	.LVL1:
  52:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** }
  46              		.loc 1 52 1 is_stmt 0 view .LVU3
  47 0012 08BD     		pop	{r3, pc}
  48              		.cfi_endproc
  49              	.LFE116:
  51              		.section	.text.pmu_lvd_select,"ax",%progbits
  52              		.align	1
  53              		.global	pmu_lvd_select
  54              		.syntax unified
  55              		.thumb
  56              		.thumb_func
  58              	pmu_lvd_select:
  59              	.LVL2:
  60              	.LFB117:
  53:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
  54:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** /*!
  55:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \brief      select low voltage detector threshold
  56:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[in]  lvdt_n:
  57:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_LVDT_0: voltage threshold is 2.1V
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s 			page 3


  58:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_LVDT_1: voltage threshold is 2.3V
  59:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_LVDT_2: voltage threshold is 2.4V
  60:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_LVDT_3: voltage threshold is 2.6V
  61:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_LVDT_4: voltage threshold is 2.7V
  62:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_LVDT_5: voltage threshold is 2.9V
  63:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_LVDT_6: voltage threshold is 3.0V
  64:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_LVDT_7: voltage threshold is 3.1V
  65:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[out] none
  66:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \retval     none
  67:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** */
  68:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** void pmu_lvd_select(uint32_t lvdt_n)
  69:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** {
  61              		.loc 1 69 1 is_stmt 1 view -0
  62              		.cfi_startproc
  63              		@ args = 0, pretend = 0, frame = 0
  64              		@ frame_needed = 0, uses_anonymous_args = 0
  65              		@ link register save eliminated.
  70:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     /* disable LVD */
  71:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     PMU_CTL &= ~PMU_CTL_LVDEN;
  66              		.loc 1 71 5 view .LVU5
  67 0000 084B     		ldr	r3, .L4
  68 0002 1A68     		ldr	r2, [r3]
  69              		.loc 1 71 13 is_stmt 0 view .LVU6
  70 0004 22F01002 		bic	r2, r2, #16
  71 0008 1A60     		str	r2, [r3]
  72:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     /* clear LVDT bits */
  73:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     PMU_CTL &= ~PMU_CTL_LVDT;
  72              		.loc 1 73 5 is_stmt 1 view .LVU7
  73 000a 1A68     		ldr	r2, [r3]
  74              		.loc 1 73 13 is_stmt 0 view .LVU8
  75 000c 22F0E002 		bic	r2, r2, #224
  76 0010 1A60     		str	r2, [r3]
  74:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     /* set LVDT bits according to pmu_lvdt_n */
  75:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     PMU_CTL |= lvdt_n;
  77              		.loc 1 75 5 is_stmt 1 view .LVU9
  78 0012 1A68     		ldr	r2, [r3]
  79              		.loc 1 75 13 is_stmt 0 view .LVU10
  80 0014 0243     		orrs	r2, r2, r0
  81 0016 1A60     		str	r2, [r3]
  76:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     /* enable LVD */
  77:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     PMU_CTL |= PMU_CTL_LVDEN;
  82              		.loc 1 77 5 is_stmt 1 view .LVU11
  83 0018 1A68     		ldr	r2, [r3]
  84              		.loc 1 77 13 is_stmt 0 view .LVU12
  85 001a 42F01002 		orr	r2, r2, #16
  86 001e 1A60     		str	r2, [r3]
  78:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** }
  87              		.loc 1 78 1 view .LVU13
  88 0020 7047     		bx	lr
  89              	.L5:
  90 0022 00BF     		.align	2
  91              	.L4:
  92 0024 00700040 		.word	1073770496
  93              		.cfi_endproc
  94              	.LFE117:
  96              		.section	.text.pmu_lvd_disable,"ax",%progbits
  97              		.align	1
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s 			page 4


  98              		.global	pmu_lvd_disable
  99              		.syntax unified
 100              		.thumb
 101              		.thumb_func
 103              	pmu_lvd_disable:
 104              	.LFB118:
  79:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
  80:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** /*!
  81:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \brief      disable PMU lvd
  82:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[in]  none
  83:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[out] none
  84:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \retval     none
  85:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** */
  86:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** void pmu_lvd_disable(void)
  87:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** {
 105              		.loc 1 87 1 is_stmt 1 view -0
 106              		.cfi_startproc
 107              		@ args = 0, pretend = 0, frame = 0
 108              		@ frame_needed = 0, uses_anonymous_args = 0
 109              		@ link register save eliminated.
  88:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     /* disable LVD */
  89:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     PMU_CTL &= ~PMU_CTL_LVDEN;
 110              		.loc 1 89 5 view .LVU15
 111 0000 024A     		ldr	r2, .L7
 112 0002 1368     		ldr	r3, [r2]
 113              		.loc 1 89 13 is_stmt 0 view .LVU16
 114 0004 23F01003 		bic	r3, r3, #16
 115 0008 1360     		str	r3, [r2]
  90:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** }
 116              		.loc 1 90 1 view .LVU17
 117 000a 7047     		bx	lr
 118              	.L8:
 119              		.align	2
 120              	.L7:
 121 000c 00700040 		.word	1073770496
 122              		.cfi_endproc
 123              	.LFE118:
 125              		.section	.text.pmu_ldo_output_select,"ax",%progbits
 126              		.align	1
 127              		.global	pmu_ldo_output_select
 128              		.syntax unified
 129              		.thumb
 130              		.thumb_func
 132              	pmu_ldo_output_select:
 133              	.LVL3:
 134              	.LFB119:
  91:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
  92:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** /*!
  93:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \brief      select LDO output voltage
  94:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****                 this bit set by software when the main PLL closed, before closing PLL, change the s
  95:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[in]  ldo_output:
  96:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_LDOVS_LOW: low-driver mode enable in deep-sleep mode
  97:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_LDOVS_MID: mid-driver mode disable in deep-sleep mode
  98:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_LDOVS_HIGH: high-driver mode disable in deep-sleep mode
  99:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[out] none
 100:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \retval     none
 101:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** */
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s 			page 5


 102:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** void pmu_ldo_output_select(uint32_t ldo_output)
 103:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** {
 135              		.loc 1 103 1 is_stmt 1 view -0
 136              		.cfi_startproc
 137              		@ args = 0, pretend = 0, frame = 0
 138              		@ frame_needed = 0, uses_anonymous_args = 0
 139              		@ link register save eliminated.
 104:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     PMU_CTL &= ~PMU_CTL_LDOVS;
 140              		.loc 1 104 5 view .LVU19
 141 0000 044B     		ldr	r3, .L10
 142 0002 1A68     		ldr	r2, [r3]
 143              		.loc 1 104 13 is_stmt 0 view .LVU20
 144 0004 22F44042 		bic	r2, r2, #49152
 145 0008 1A60     		str	r2, [r3]
 105:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     PMU_CTL |= ldo_output;
 146              		.loc 1 105 5 is_stmt 1 view .LVU21
 147 000a 1A68     		ldr	r2, [r3]
 148              		.loc 1 105 13 is_stmt 0 view .LVU22
 149 000c 0243     		orrs	r2, r2, r0
 150 000e 1A60     		str	r2, [r3]
 106:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** }
 151              		.loc 1 106 1 view .LVU23
 152 0010 7047     		bx	lr
 153              	.L11:
 154 0012 00BF     		.align	2
 155              	.L10:
 156 0014 00700040 		.word	1073770496
 157              		.cfi_endproc
 158              	.LFE119:
 160              		.section	.text.pmu_highdriver_mode_enable,"ax",%progbits
 161              		.align	1
 162              		.global	pmu_highdriver_mode_enable
 163              		.syntax unified
 164              		.thumb
 165              		.thumb_func
 167              	pmu_highdriver_mode_enable:
 168              	.LFB120:
 107:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
 108:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** /*!
 109:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \brief      enable high-driver mode
 110:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****                 this bit set by software only when IRC16M or HXTAL used as system clock
 111:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[in]  none
 112:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[out] none
 113:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \retval     none
 114:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** */
 115:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** void pmu_highdriver_mode_enable(void)
 116:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** {
 169              		.loc 1 116 1 is_stmt 1 view -0
 170              		.cfi_startproc
 171              		@ args = 0, pretend = 0, frame = 0
 172              		@ frame_needed = 0, uses_anonymous_args = 0
 173              		@ link register save eliminated.
 117:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     PMU_CTL |= PMU_CTL_HDEN;
 174              		.loc 1 117 5 view .LVU25
 175 0000 024A     		ldr	r2, .L13
 176 0002 1368     		ldr	r3, [r2]
 177              		.loc 1 117 13 is_stmt 0 view .LVU26
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s 			page 6


 178 0004 43F48033 		orr	r3, r3, #65536
 179 0008 1360     		str	r3, [r2]
 118:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** }
 180              		.loc 1 118 1 view .LVU27
 181 000a 7047     		bx	lr
 182              	.L14:
 183              		.align	2
 184              	.L13:
 185 000c 00700040 		.word	1073770496
 186              		.cfi_endproc
 187              	.LFE120:
 189              		.section	.text.pmu_highdriver_mode_disable,"ax",%progbits
 190              		.align	1
 191              		.global	pmu_highdriver_mode_disable
 192              		.syntax unified
 193              		.thumb
 194              		.thumb_func
 196              	pmu_highdriver_mode_disable:
 197              	.LFB121:
 119:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
 120:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** /*!
 121:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \brief      disable high-driver mode
 122:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[in]  none
 123:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[out] none
 124:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \retval     none
 125:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** */
 126:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** void pmu_highdriver_mode_disable(void)
 127:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** {
 198              		.loc 1 127 1 is_stmt 1 view -0
 199              		.cfi_startproc
 200              		@ args = 0, pretend = 0, frame = 0
 201              		@ frame_needed = 0, uses_anonymous_args = 0
 202              		@ link register save eliminated.
 128:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     PMU_CTL &= ~PMU_CTL_HDEN;
 203              		.loc 1 128 5 view .LVU29
 204 0000 024A     		ldr	r2, .L16
 205 0002 1368     		ldr	r3, [r2]
 206              		.loc 1 128 13 is_stmt 0 view .LVU30
 207 0004 23F48033 		bic	r3, r3, #65536
 208 0008 1360     		str	r3, [r2]
 129:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** }
 209              		.loc 1 129 1 view .LVU31
 210 000a 7047     		bx	lr
 211              	.L17:
 212              		.align	2
 213              	.L16:
 214 000c 00700040 		.word	1073770496
 215              		.cfi_endproc
 216              	.LFE121:
 218              		.section	.text.pmu_lowdriver_mode_enable,"ax",%progbits
 219              		.align	1
 220              		.global	pmu_lowdriver_mode_enable
 221              		.syntax unified
 222              		.thumb
 223              		.thumb_func
 225              	pmu_lowdriver_mode_enable:
 226              	.LFB123:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s 			page 7


 130:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
 131:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** /*!
 132:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \brief      switch high-driver mode
 133:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****                 this bit set by software only when IRC16M or HXTAL used as system clock
 134:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[in]  highdr_switch:
 135:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_HIGHDR_SWITCH_NONE: disable high-driver mode switch
 136:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_HIGHDR_SWITCH_EN: enable high-driver mode switch
 137:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[out] none
 138:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \retval     none
 139:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** */
 140:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** void pmu_highdriver_switch_select(uint32_t highdr_switch)
 141:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** {
 142:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     /* wait for HDRF flag set */
 143:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     while(SET != pmu_flag_get(PMU_FLAG_HDRF)) {
 144:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     }
 145:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     PMU_CTL &= ~PMU_CTL_HDS;
 146:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     PMU_CTL |= highdr_switch;
 147:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** }
 148:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
 149:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** /*!
 150:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \brief      enable low-driver mode in deep-sleep
 151:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[in]  none
 152:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[out] none
 153:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \retval     none
 154:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** */
 155:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** void pmu_lowdriver_mode_enable(void)
 156:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** {
 227              		.loc 1 156 1 is_stmt 1 view -0
 228              		.cfi_startproc
 229              		@ args = 0, pretend = 0, frame = 0
 230              		@ frame_needed = 0, uses_anonymous_args = 0
 231              		@ link register save eliminated.
 157:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     PMU_CTL |= PMU_CTL_LDEN;
 232              		.loc 1 157 5 view .LVU33
 233 0000 024A     		ldr	r2, .L19
 234 0002 1368     		ldr	r3, [r2]
 235              		.loc 1 157 13 is_stmt 0 view .LVU34
 236 0004 43F44023 		orr	r3, r3, #786432
 237 0008 1360     		str	r3, [r2]
 158:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** }
 238              		.loc 1 158 1 view .LVU35
 239 000a 7047     		bx	lr
 240              	.L20:
 241              		.align	2
 242              	.L19:
 243 000c 00700040 		.word	1073770496
 244              		.cfi_endproc
 245              	.LFE123:
 247              		.section	.text.pmu_lowdriver_mode_disable,"ax",%progbits
 248              		.align	1
 249              		.global	pmu_lowdriver_mode_disable
 250              		.syntax unified
 251              		.thumb
 252              		.thumb_func
 254              	pmu_lowdriver_mode_disable:
 255              	.LFB124:
 159:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s 			page 8


 160:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** /*!
 161:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \brief      disable low-driver mode in deep-sleep
 162:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[in]  none
 163:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[out] none
 164:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \retval     none
 165:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** */
 166:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** void pmu_lowdriver_mode_disable(void)
 167:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** {
 256              		.loc 1 167 1 is_stmt 1 view -0
 257              		.cfi_startproc
 258              		@ args = 0, pretend = 0, frame = 0
 259              		@ frame_needed = 0, uses_anonymous_args = 0
 260              		@ link register save eliminated.
 168:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     PMU_CTL &= ~PMU_CTL_LDEN;
 261              		.loc 1 168 5 view .LVU37
 262 0000 024A     		ldr	r2, .L22
 263 0002 1368     		ldr	r3, [r2]
 264              		.loc 1 168 13 is_stmt 0 view .LVU38
 265 0004 23F44023 		bic	r3, r3, #786432
 266 0008 1360     		str	r3, [r2]
 169:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** }
 267              		.loc 1 169 1 view .LVU39
 268 000a 7047     		bx	lr
 269              	.L23:
 270              		.align	2
 271              	.L22:
 272 000c 00700040 		.word	1073770496
 273              		.cfi_endproc
 274              	.LFE124:
 276              		.section	.text.pmu_lowpower_driver_config,"ax",%progbits
 277              		.align	1
 278              		.global	pmu_lowpower_driver_config
 279              		.syntax unified
 280              		.thumb
 281              		.thumb_func
 283              	pmu_lowpower_driver_config:
 284              	.LVL4:
 285              	.LFB125:
 170:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
 171:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** /*!
 172:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \brief      in deep-sleep mode, driver mode when use low power LDO
 173:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[in]  mode:
 174:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_NORMALDR_LOWPWR:  normal driver when use low power LDO
 175:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_LOWDR_LOWPWR:  low-driver mode enabled when LDEN is 11 and use low power LDO
 176:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[out] none
 177:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \retval     none
 178:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** */
 179:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** void pmu_lowpower_driver_config(uint32_t mode)
 180:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** {
 286              		.loc 1 180 1 is_stmt 1 view -0
 287              		.cfi_startproc
 288              		@ args = 0, pretend = 0, frame = 0
 289              		@ frame_needed = 0, uses_anonymous_args = 0
 290              		@ link register save eliminated.
 181:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     PMU_CTL &= ~PMU_CTL_LDLP;
 291              		.loc 1 181 5 view .LVU41
 292 0000 044B     		ldr	r3, .L25
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s 			page 9


 293 0002 1A68     		ldr	r2, [r3]
 294              		.loc 1 181 13 is_stmt 0 view .LVU42
 295 0004 22F48062 		bic	r2, r2, #1024
 296 0008 1A60     		str	r2, [r3]
 182:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     PMU_CTL |= mode;
 297              		.loc 1 182 5 is_stmt 1 view .LVU43
 298 000a 1A68     		ldr	r2, [r3]
 299              		.loc 1 182 13 is_stmt 0 view .LVU44
 300 000c 0243     		orrs	r2, r2, r0
 301 000e 1A60     		str	r2, [r3]
 183:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** }
 302              		.loc 1 183 1 view .LVU45
 303 0010 7047     		bx	lr
 304              	.L26:
 305 0012 00BF     		.align	2
 306              	.L25:
 307 0014 00700040 		.word	1073770496
 308              		.cfi_endproc
 309              	.LFE125:
 311              		.section	.text.pmu_normalpower_driver_config,"ax",%progbits
 312              		.align	1
 313              		.global	pmu_normalpower_driver_config
 314              		.syntax unified
 315              		.thumb
 316              		.thumb_func
 318              	pmu_normalpower_driver_config:
 319              	.LVL5:
 320              	.LFB126:
 184:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
 185:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** /*!
 186:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \brief      in deep-sleep mode, driver mode when use normal power LDO
 187:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[in]  mode:
 188:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_NORMALDR_NORMALPWR: normal driver when use normal power LDO
 189:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_LOWDR_NORMALPWR: low-driver mode enabled when LDEN is 11 and use normal power
 190:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[out] none
 191:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \retval     none
 192:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** */
 193:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** void pmu_normalpower_driver_config(uint32_t mode)
 194:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** {
 321              		.loc 1 194 1 is_stmt 1 view -0
 322              		.cfi_startproc
 323              		@ args = 0, pretend = 0, frame = 0
 324              		@ frame_needed = 0, uses_anonymous_args = 0
 325              		@ link register save eliminated.
 195:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     PMU_CTL &= ~PMU_CTL_LDNP;
 326              		.loc 1 195 5 view .LVU47
 327 0000 044B     		ldr	r3, .L28
 328 0002 1A68     		ldr	r2, [r3]
 329              		.loc 1 195 13 is_stmt 0 view .LVU48
 330 0004 22F40062 		bic	r2, r2, #2048
 331 0008 1A60     		str	r2, [r3]
 196:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     PMU_CTL |= mode;
 332              		.loc 1 196 5 is_stmt 1 view .LVU49
 333 000a 1A68     		ldr	r2, [r3]
 334              		.loc 1 196 13 is_stmt 0 view .LVU50
 335 000c 0243     		orrs	r2, r2, r0
 336 000e 1A60     		str	r2, [r3]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s 			page 10


 197:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** }
 337              		.loc 1 197 1 view .LVU51
 338 0010 7047     		bx	lr
 339              	.L29:
 340 0012 00BF     		.align	2
 341              	.L28:
 342 0014 00700040 		.word	1073770496
 343              		.cfi_endproc
 344              	.LFE126:
 346              		.section	.text.pmu_to_sleepmode,"ax",%progbits
 347              		.align	1
 348              		.global	pmu_to_sleepmode
 349              		.syntax unified
 350              		.thumb
 351              		.thumb_func
 353              	pmu_to_sleepmode:
 354              	.LVL6:
 355              	.LFB127:
 198:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
 199:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** /*!
 200:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \brief      PMU work in sleep mode
 201:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[in]  sleepmodecmd:
 202:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        WFI_CMD: use WFI command
 203:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        WFE_CMD: use WFE command
 204:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[out] none
 205:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \retval     none
 206:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** */
 207:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** void pmu_to_sleepmode(uint8_t sleepmodecmd)
 208:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** {
 356              		.loc 1 208 1 is_stmt 1 view -0
 357              		.cfi_startproc
 358              		@ args = 0, pretend = 0, frame = 0
 359              		@ frame_needed = 0, uses_anonymous_args = 0
 360              		@ link register save eliminated.
 209:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     /* clear sleepdeep bit of Cortex-M4 system control register */
 210:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     SCB->SCR &= ~((uint32_t)SCB_SCR_SLEEPDEEP_Msk);
 361              		.loc 1 210 5 view .LVU53
 362              		.loc 1 210 8 is_stmt 0 view .LVU54
 363 0000 044A     		ldr	r2, .L33
 364 0002 1369     		ldr	r3, [r2, #16]
 365              		.loc 1 210 14 view .LVU55
 366 0004 23F00403 		bic	r3, r3, #4
 367 0008 1361     		str	r3, [r2, #16]
 211:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
 212:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     /* select WFI or WFE command to enter sleep mode */
 213:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     if(WFI_CMD == sleepmodecmd) {
 368              		.loc 1 213 5 is_stmt 1 view .LVU56
 369              		.loc 1 213 7 is_stmt 0 view .LVU57
 370 000a 08B9     		cbnz	r0, .L31
 214:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****         __WFI();
 371              		.loc 1 214 9 is_stmt 1 view .LVU58
 372              	.LBB16:
 373              	.LBI16:
 374              		.file 2 "../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h"
   1:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** /**************************************************************************//**
   2:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****  * @file     core_cmInstr.h
   3:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****  * @brief    CMSIS Cortex-M Core Instruction Access Header File
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s 			page 11


   4:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****  * @version  V3.01
   5:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****  * @date     06. March 2012
   6:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****  *
   7:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****  * @note
   8:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****  * Copyright (C) 2009-2012 ARM Limited. All rights reserved.
   9:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****  *
  10:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****  * @par
  11:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M
  12:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****  * processor based microcontrollers.  This file can be freely distributed
  13:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****  * within development tools that are supporting such ARM based processors.
  14:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****  *
  15:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****  * @par
  16:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****  *
  22:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****  ******************************************************************************/
  23:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
  24:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** #ifndef __CORE_CMINSTR_H
  25:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** #define __CORE_CMINSTR_H
  26:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
  27:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
  28:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** /* ##########################  Core Instruction Access  ######################### */
  29:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
  30:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****   Access to dedicated instructions
  31:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****   @{
  32:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** */
  33:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
  34:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** #if   defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/
  35:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** /* ARM armcc specific functions */
  36:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
  37:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** #if (__ARMCC_VERSION < 400677)
  38:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****   #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
  39:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** #endif
  40:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
  41:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
  42:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** /** \brief  No Operation
  43:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
  44:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
  45:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****  */
  46:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** #define __NOP                             __nop
  47:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
  48:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
  49:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** /** \brief  Wait For Interrupt
  50:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
  51:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
  52:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     until one of a number of events occurs.
  53:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****  */
  54:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** #define __WFI                             __wfi
  55:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
  56:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
  57:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** /** \brief  Wait For Event
  58:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
  59:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
  60:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s 			page 12


  61:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****  */
  62:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** #define __WFE                             __wfe
  63:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
  64:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
  65:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** /** \brief  Send Event
  66:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
  67:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
  68:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****  */
  69:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** #define __SEV                             __sev
  70:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
  71:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
  72:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
  73:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
  74:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor,
  75:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or
  76:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     memory, after the instruction has been completed.
  77:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****  */
  78:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** #define __ISB()                           __isb(0xF)
  79:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
  80:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
  81:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
  82:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
  83:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier.
  84:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
  85:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****  */
  86:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** #define __DSB()                           __dsb(0xF)
  87:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
  88:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
  89:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** /** \brief  Data Memory Barrier
  90:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
  91:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before
  92:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
  93:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****  */
  94:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** #define __DMB()                           __dmb(0xF)
  95:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
  96:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
  97:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** /** \brief  Reverse byte order (32 bit)
  98:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
  99:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     This function reverses the byte order in integer value.
 100:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 101:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     \param [in]    value  Value to reverse
 102:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     \return               Reversed value
 103:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****  */
 104:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** #define __REV                             __rev
 105:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 106:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 107:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** /** \brief  Reverse byte order (16 bit)
 108:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 109:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     This function reverses the byte order in two unsigned short values.
 110:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 111:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     \param [in]    value  Value to reverse
 112:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     \return               Reversed value
 113:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****  */
 114:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** __attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value)
 115:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** {
 116:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****   rev16 r0, r0
 117:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****   bx lr
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s 			page 13


 118:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** }
 119:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 120:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 121:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** /** \brief  Reverse byte order in signed short value
 122:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 123:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     This function reverses the byte order in a signed short value with sign extension to integer.
 124:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 125:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     \param [in]    value  Value to reverse
 126:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     \return               Reversed value
 127:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****  */
 128:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** __attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(int32_t value)
 129:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** {
 130:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****   revsh r0, r0
 131:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****   bx lr
 132:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** }
 133:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 134:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 135:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** /** \brief  Rotate Right in unsigned value (32 bit)
 136:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 137:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     This function Rotate Right (immediate) provides the value of the contents of a register rotated
 138:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 139:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     \param [in]    value  Value to rotate
 140:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     \param [in]    value  Number of Bits to rotate
 141:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     \return               Rotated value
 142:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****  */
 143:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** #define __ROR                             __ror
 144:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 145:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 146:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** #if       (__CORTEX_M >= 0x03)
 147:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 148:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** /** \brief  Reverse bit order of value
 149:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 150:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     This function reverses the bit order of the given value.
 151:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 152:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     \param [in]    value  Value to reverse
 153:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     \return               Reversed value
 154:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****  */
 155:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** #define __RBIT                            __rbit
 156:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 157:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 158:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** /** \brief  LDR Exclusive (8 bit)
 159:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 160:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     This function performs a exclusive LDR command for 8 bit value.
 161:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 162:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 163:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     \return             value of type uint8_t at (*ptr)
 164:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****  */
 165:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** #define __LDREXB(ptr)                     ((uint8_t ) __ldrex(ptr))
 166:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 167:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 168:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** /** \brief  LDR Exclusive (16 bit)
 169:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 170:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     This function performs a exclusive LDR command for 16 bit values.
 171:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 172:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 173:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     \return        value of type uint16_t at (*ptr)
 174:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****  */
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s 			page 14


 175:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** #define __LDREXH(ptr)                     ((uint16_t) __ldrex(ptr))
 176:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 177:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 178:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** /** \brief  LDR Exclusive (32 bit)
 179:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 180:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     This function performs a exclusive LDR command for 32 bit values.
 181:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 182:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 183:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     \return        value of type uint32_t at (*ptr)
 184:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****  */
 185:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** #define __LDREXW(ptr)                     ((uint32_t ) __ldrex(ptr))
 186:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 187:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 188:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** /** \brief  STR Exclusive (8 bit)
 189:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 190:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     This function performs a exclusive STR command for 8 bit values.
 191:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 192:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     \param [in]  value  Value to store
 193:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 194:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     \return          0  Function succeeded
 195:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     \return          1  Function failed
 196:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****  */
 197:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 198:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 199:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 200:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** /** \brief  STR Exclusive (16 bit)
 201:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 202:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     This function performs a exclusive STR command for 16 bit values.
 203:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 204:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     \param [in]  value  Value to store
 205:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 206:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     \return          0  Function succeeded
 207:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     \return          1  Function failed
 208:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****  */
 209:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 210:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 211:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 212:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** /** \brief  STR Exclusive (32 bit)
 213:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 214:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     This function performs a exclusive STR command for 32 bit values.
 215:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 216:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     \param [in]  value  Value to store
 217:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 218:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     \return          0  Function succeeded
 219:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     \return          1  Function failed
 220:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****  */
 221:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 222:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 223:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 224:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** /** \brief  Remove the exclusive lock
 225:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 226:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     This function removes the exclusive lock which is created by LDREX.
 227:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 228:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****  */
 229:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** #define __CLREX                           __clrex
 230:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 231:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s 			page 15


 232:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** /** \brief  Signed Saturate
 233:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 234:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     This function saturates a signed value.
 235:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 236:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 237:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (1..32)
 238:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     \return             Saturated value
 239:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****  */
 240:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** #define __SSAT                            __ssat
 241:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 242:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 243:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** /** \brief  Unsigned Saturate
 244:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 245:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     This function saturates an unsigned value.
 246:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 247:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 248:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (0..31)
 249:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     \return             Saturated value
 250:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****  */
 251:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** #define __USAT                            __usat
 252:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 253:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 254:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** /** \brief  Count leading zeros
 255:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 256:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     This function counts the number of leading zeros of a data value.
 257:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 258:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     \param [in]  value  Value to count the leading zeros
 259:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     \return             number of leading zeros in value
 260:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****  */
 261:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** #define __CLZ                             __clz
 262:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 263:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** #endif /* (__CORTEX_M >= 0x03) */
 264:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 265:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 266:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 267:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** #elif defined ( __ICCARM__ ) /*------------------ ICC Compiler -------------------*/
 268:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** /* IAR iccarm specific functions */
 269:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 270:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** #include <cmsis_iar.h>
 271:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 272:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 273:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** #elif defined ( __TMS470__ ) /*---------------- TI CCS Compiler ------------------*/
 274:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** /* TI CCS specific functions */
 275:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 276:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** #include <cmsis_ccs.h>
 277:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 278:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 279:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** #elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/
 280:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** /* GNU gcc specific functions */
 281:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 282:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** /** \brief  No Operation
 283:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 284:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
 285:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****  */
 286:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
 287:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** {
 288:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****   __ASM volatile ("nop");
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s 			page 16


 289:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** }
 290:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 291:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 292:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** /** \brief  Wait For Interrupt
 293:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 294:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
 295:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     until one of a number of events occurs.
 296:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****  */
 297:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(void)
 375              		.loc 2 297 57 view .LVU59
 376              	.LBB17:
 298:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** {
 299:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****   __ASM volatile ("wfi");
 377              		.loc 2 299 3 view .LVU60
 378              		.syntax unified
 379              	@ 299 "../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h" 1
 380 000c 30BF     		wfi
 381              	@ 0 "" 2
 300:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** }
 382              		.loc 2 300 1 is_stmt 0 view .LVU61
 383              		.thumb
 384              		.syntax unified
 385 000e 7047     		bx	lr
 386              	.L31:
 387              	.LBE17:
 388              	.LBE16:
 215:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     } else {
 216:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****         __WFE();
 389              		.loc 1 216 9 is_stmt 1 view .LVU62
 390              	.LBB18:
 391              	.LBI18:
 301:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 302:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 303:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** /** \brief  Wait For Event
 304:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 305:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
 306:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
 307:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****  */
 308:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __WFE(void)
 392              		.loc 2 308 57 view .LVU63
 393              	.LBB19:
 309:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** {
 310:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****   __ASM volatile ("wfe");
 394              		.loc 2 310 3 view .LVU64
 395              		.syntax unified
 396              	@ 310 "../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h" 1
 397 0010 20BF     		wfe
 398              	@ 0 "" 2
 399              		.thumb
 400              		.syntax unified
 401              	.LBE19:
 402              	.LBE18:
 217:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     }
 218:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** }
 403              		.loc 1 218 1 is_stmt 0 view .LVU65
 404 0012 7047     		bx	lr
 405              	.L34:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s 			page 17


 406              		.align	2
 407              	.L33:
 408 0014 00ED00E0 		.word	-536810240
 409              		.cfi_endproc
 410              	.LFE127:
 412              		.section	.text.pmu_to_deepsleepmode,"ax",%progbits
 413              		.align	1
 414              		.global	pmu_to_deepsleepmode
 415              		.syntax unified
 416              		.thumb
 417              		.thumb_func
 419              	pmu_to_deepsleepmode:
 420              	.LVL7:
 421              	.LFB128:
 219:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
 220:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** /*!
 221:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \brief      PMU work in deep-sleep mode
 222:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[in]  ldo
 223:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_LDO_NORMAL: LDO normal work when pmu enter deep-sleep mode
 224:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_LDO_LOWPOWER: LDO work at low power mode when pmu enter deep-sleep mode
 225:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[in]  lowdrive:
 226:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****                 only one parameter can be selected which is shown as below:
 227:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_LOWDRIVER_DISABLE: Low-driver mode disable in deep-sleep mode
 228:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_LOWDRIVER_ENABLE: Low-driver mode enable in deep-sleep mode
 229:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[in]  deepsleepmodecmd:
 230:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        WFI_CMD: use WFI command
 231:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        WFE_CMD: use WFE command
 232:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[out] none
 233:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \retval     none
 234:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** */
 235:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** void pmu_to_deepsleepmode(uint32_t ldo, uint32_t lowdrive, uint8_t deepsleepmodecmd)
 236:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** {
 422              		.loc 1 236 1 is_stmt 1 view -0
 423              		.cfi_startproc
 424              		@ args = 0, pretend = 0, frame = 0
 425              		@ frame_needed = 0, uses_anonymous_args = 0
 426              		@ link register save eliminated.
 427              		.loc 1 236 1 is_stmt 0 view .LVU67
 428 0000 30B4     		push	{r4, r5}
 429              	.LCFI1:
 430              		.cfi_def_cfa_offset 8
 431              		.cfi_offset 4, -8
 432              		.cfi_offset 5, -4
 237:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     static uint32_t reg_snap[4];
 433              		.loc 1 237 5 is_stmt 1 view .LVU68
 238:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     /* clear stbmod and ldolp bits */
 239:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     PMU_CTL &= ~((uint32_t)(PMU_CTL_STBMOD | PMU_CTL_LDOLP | PMU_CTL_LDEN | PMU_CTL_LDNP | PMU_CTL_
 434              		.loc 1 239 5 view .LVU69
 435 0002 2C4B     		ldr	r3, .L42
 436 0004 1D68     		ldr	r5, [r3]
 437              		.loc 1 239 13 is_stmt 0 view .LVU70
 438 0006 2C4C     		ldr	r4, .L42+4
 439 0008 2C40     		ands	r4, r4, r5
 440 000a 1C60     		str	r4, [r3]
 240:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
 241:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     /* set ldolp bit according to pmu_ldo */
 242:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     PMU_CTL |= ldo;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s 			page 18


 441              		.loc 1 242 5 is_stmt 1 view .LVU71
 442 000c 1C68     		ldr	r4, [r3]
 443              		.loc 1 242 13 is_stmt 0 view .LVU72
 444 000e 0443     		orrs	r4, r4, r0
 445 0010 1C60     		str	r4, [r3]
 243:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
 244:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     /* configure low drive mode in deep-sleep mode */
 245:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     if(PMU_LOWDRIVER_ENABLE == lowdrive) {
 446              		.loc 1 245 5 is_stmt 1 view .LVU73
 447              		.loc 1 245 7 is_stmt 0 view .LVU74
 448 0012 B1F5402F 		cmp	r1, #786432
 449 0016 37D0     		beq	.L41
 450              	.LVL8:
 451              	.L36:
 246:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****         if(PMU_LDO_NORMAL == ldo) {
 247:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****             PMU_CTL |= (uint32_t)(PMU_CTL_LDEN | PMU_CTL_LDNP);
 248:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****         } else {
 249:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****             PMU_CTL |= (uint32_t)(PMU_CTL_LDEN | PMU_CTL_LDLP);
 250:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****         }
 251:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     }
 252:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     /* set sleepdeep bit of Cortex-M4 system control register */
 253:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
 452              		.loc 1 253 5 is_stmt 1 view .LVU75
 453              		.loc 1 253 8 is_stmt 0 view .LVU76
 454 0018 2849     		ldr	r1, .L42+8
 455 001a 0B69     		ldr	r3, [r1, #16]
 456              		.loc 1 253 14 view .LVU77
 457 001c 43F00403 		orr	r3, r3, #4
 458 0020 0B61     		str	r3, [r1, #16]
 254:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
 255:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     reg_snap[0] = REG32(0xE000E010U);
 459              		.loc 1 255 5 is_stmt 1 view .LVU78
 460              		.loc 1 255 19 is_stmt 0 view .LVU79
 461 0022 4FF0E023 		mov	r3, #-536813568
 462 0026 1869     		ldr	r0, [r3, #16]
 463              	.LVL9:
 464              		.loc 1 255 17 view .LVU80
 465 0028 2549     		ldr	r1, .L42+12
 466 002a 0860     		str	r0, [r1]
 256:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     reg_snap[1] = REG32(0xE000E100U);
 467              		.loc 1 256 5 is_stmt 1 view .LVU81
 468              		.loc 1 256 19 is_stmt 0 view .LVU82
 469 002c D3F80001 		ldr	r0, [r3, #256]
 470              		.loc 1 256 17 view .LVU83
 471 0030 4860     		str	r0, [r1, #4]
 257:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     reg_snap[2] = REG32(0xE000E104U);
 472              		.loc 1 257 5 is_stmt 1 view .LVU84
 473              		.loc 1 257 19 is_stmt 0 view .LVU85
 474 0032 D3F80401 		ldr	r0, [r3, #260]
 475              		.loc 1 257 17 view .LVU86
 476 0036 8860     		str	r0, [r1, #8]
 258:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     reg_snap[3] = REG32(0xE000E108U);
 477              		.loc 1 258 5 is_stmt 1 view .LVU87
 478              		.loc 1 258 19 is_stmt 0 view .LVU88
 479 0038 D3F80801 		ldr	r0, [r3, #264]
 480              		.loc 1 258 17 view .LVU89
 481 003c C860     		str	r0, [r1, #12]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s 			page 19


 259:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
 260:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     REG32(0xE000E010U) &= 0x00010004U;
 482              		.loc 1 260 5 is_stmt 1 view .LVU90
 483 003e 1869     		ldr	r0, [r3, #16]
 484              		.loc 1 260 24 is_stmt 0 view .LVU91
 485 0040 2049     		ldr	r1, .L42+16
 486 0042 0140     		ands	r1, r1, r0
 487 0044 1961     		str	r1, [r3, #16]
 261:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     REG32(0xE000E180U)  = 0XFF7FF831U;
 488              		.loc 1 261 5 is_stmt 1 view .LVU92
 489              		.loc 1 261 25 is_stmt 0 view .LVU93
 490 0046 2049     		ldr	r1, .L42+20
 491 0048 C3F88011 		str	r1, [r3, #384]
 262:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     REG32(0xE000E184U)  = 0XBFFFF8FFU;
 492              		.loc 1 262 5 is_stmt 1 view .LVU94
 493              		.loc 1 262 25 is_stmt 0 view .LVU95
 494 004c 1F49     		ldr	r1, .L42+24
 495 004e C3F88411 		str	r1, [r3, #388]
 263:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     REG32(0xE000E188U)  = 0xFFFFEFFFU;
 496              		.loc 1 263 5 is_stmt 1 view .LVU96
 497              		.loc 1 263 25 is_stmt 0 view .LVU97
 498 0052 6FF48051 		mvn	r1, #4096
 499 0056 C3F88811 		str	r1, [r3, #392]
 264:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
 265:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     /* select WFI or WFE command to enter deep-sleep mode */
 266:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     if(WFI_CMD == deepsleepmodecmd) {
 500              		.loc 1 266 5 is_stmt 1 view .LVU98
 501              		.loc 1 266 7 is_stmt 0 view .LVU99
 502 005a 32BB     		cbnz	r2, .L38
 267:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****         __WFI();
 503              		.loc 1 267 9 is_stmt 1 view .LVU100
 504              	.LBB20:
 505              	.LBI20:
 297:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** {
 506              		.loc 2 297 57 view .LVU101
 507              	.LBB21:
 299:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** }
 508              		.loc 2 299 3 view .LVU102
 509              		.syntax unified
 510              	@ 299 "../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h" 1
 511 005c 30BF     		wfi
 512              	@ 0 "" 2
 513              		.thumb
 514              		.syntax unified
 515              	.L39:
 516              	.LBE21:
 517              	.LBE20:
 268:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     } else {
 269:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****         __SEV();
 270:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****         __WFE();
 271:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****         __WFE();
 272:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     }
 273:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
 274:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     REG32(0xE000E010U) = reg_snap[0];
 518              		.loc 1 274 5 view .LVU103
 519              		.loc 1 274 34 is_stmt 0 view .LVU104
 520 005e 184A     		ldr	r2, .L42+12
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s 			page 20


 521              	.LVL10:
 522              		.loc 1 274 34 view .LVU105
 523 0060 1168     		ldr	r1, [r2]
 524              		.loc 1 274 24 view .LVU106
 525 0062 4FF0E023 		mov	r3, #-536813568
 526 0066 1961     		str	r1, [r3, #16]
 275:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     REG32(0xE000E100U) = reg_snap[1];
 527              		.loc 1 275 5 is_stmt 1 view .LVU107
 528              		.loc 1 275 34 is_stmt 0 view .LVU108
 529 0068 5168     		ldr	r1, [r2, #4]
 530              		.loc 1 275 24 view .LVU109
 531 006a C3F80011 		str	r1, [r3, #256]
 276:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     REG32(0xE000E104U) = reg_snap[2];
 532              		.loc 1 276 5 is_stmt 1 view .LVU110
 533              		.loc 1 276 34 is_stmt 0 view .LVU111
 534 006e 9168     		ldr	r1, [r2, #8]
 535              		.loc 1 276 24 view .LVU112
 536 0070 C3F80411 		str	r1, [r3, #260]
 277:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     REG32(0xE000E108U) = reg_snap[3];
 537              		.loc 1 277 5 is_stmt 1 view .LVU113
 538              		.loc 1 277 34 is_stmt 0 view .LVU114
 539 0074 D268     		ldr	r2, [r2, #12]
 540              		.loc 1 277 24 view .LVU115
 541 0076 C3F80821 		str	r2, [r3, #264]
 278:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
 279:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     /* reset sleepdeep bit of Cortex-M4 system control register */
 280:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     SCB->SCR &= ~((uint32_t)SCB_SCR_SLEEPDEEP_Msk);
 542              		.loc 1 280 5 is_stmt 1 view .LVU116
 543              		.loc 1 280 8 is_stmt 0 view .LVU117
 544 007a 104A     		ldr	r2, .L42+8
 545 007c 1369     		ldr	r3, [r2, #16]
 546              		.loc 1 280 14 view .LVU118
 547 007e 23F00403 		bic	r3, r3, #4
 548 0082 1361     		str	r3, [r2, #16]
 281:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** }
 549              		.loc 1 281 1 view .LVU119
 550 0084 30BC     		pop	{r4, r5}
 551              	.LCFI2:
 552              		.cfi_remember_state
 553              		.cfi_restore 5
 554              		.cfi_restore 4
 555              		.cfi_def_cfa_offset 0
 556 0086 7047     		bx	lr
 557              	.LVL11:
 558              	.L41:
 559              	.LCFI3:
 560              		.cfi_restore_state
 246:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****             PMU_CTL |= (uint32_t)(PMU_CTL_LDEN | PMU_CTL_LDNP);
 561              		.loc 1 246 9 is_stmt 1 view .LVU120
 246:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****             PMU_CTL |= (uint32_t)(PMU_CTL_LDEN | PMU_CTL_LDNP);
 562              		.loc 1 246 11 is_stmt 0 view .LVU121
 563 0088 38B9     		cbnz	r0, .L37
 247:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****         } else {
 564              		.loc 1 247 13 is_stmt 1 view .LVU122
 565 008a 1946     		mov	r1, r3
 566              	.LVL12:
 247:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****         } else {
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s 			page 21


 567              		.loc 1 247 13 is_stmt 0 view .LVU123
 568 008c 1B68     		ldr	r3, [r3]
 247:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****         } else {
 569              		.loc 1 247 21 view .LVU124
 570 008e 43F44023 		orr	r3, r3, #786432
 571 0092 43F40063 		orr	r3, r3, #2048
 572 0096 0B60     		str	r3, [r1]
 573 0098 BEE7     		b	.L36
 574              	.LVL13:
 575              	.L37:
 249:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****         }
 576              		.loc 1 249 13 is_stmt 1 view .LVU125
 577 009a 0649     		ldr	r1, .L42
 578              	.LVL14:
 249:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****         }
 579              		.loc 1 249 13 is_stmt 0 view .LVU126
 580 009c 0B68     		ldr	r3, [r1]
 249:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****         }
 581              		.loc 1 249 21 view .LVU127
 582 009e 43F44023 		orr	r3, r3, #786432
 583 00a2 43F48063 		orr	r3, r3, #1024
 584 00a6 0B60     		str	r3, [r1]
 585 00a8 B6E7     		b	.L36
 586              	.LVL15:
 587              	.L38:
 269:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****         __WFE();
 588              		.loc 1 269 9 is_stmt 1 view .LVU128
 589              	.LBB22:
 590              	.LBI22:
 311:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** }
 312:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 313:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 314:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** /** \brief  Send Event
 315:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 316:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 317:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****  */
 318:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __SEV(void)
 591              		.loc 2 318 57 view .LVU129
 592              	.LBB23:
 319:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** {
 320:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h ****   __ASM volatile ("sev");
 593              		.loc 2 320 3 view .LVU130
 594              		.syntax unified
 595              	@ 320 "../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h" 1
 596 00aa 40BF     		sev
 597              	@ 0 "" 2
 598              		.thumb
 599              		.syntax unified
 600              	.LBE23:
 601              	.LBE22:
 270:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****         __WFE();
 602              		.loc 1 270 9 view .LVU131
 603              	.LBB24:
 604              	.LBI24:
 308:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** {
 605              		.loc 2 308 57 view .LVU132
 606              	.LBB25:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s 			page 22


 310:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** }
 607              		.loc 2 310 3 view .LVU133
 608              		.syntax unified
 609              	@ 310 "../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h" 1
 610 00ac 20BF     		wfe
 611              	@ 0 "" 2
 612              		.thumb
 613              		.syntax unified
 614              	.LBE25:
 615              	.LBE24:
 271:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     }
 616              		.loc 1 271 9 view .LVU134
 617              	.LBB26:
 618              	.LBI26:
 308:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** {
 619              		.loc 2 308 57 view .LVU135
 620              	.LBB27:
 310:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** }
 621              		.loc 2 310 3 view .LVU136
 622              		.syntax unified
 623              	@ 310 "../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h" 1
 624 00ae 20BF     		wfe
 625              	@ 0 "" 2
 311:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** 
 626              		.loc 2 311 1 is_stmt 0 view .LVU137
 627              		.thumb
 628              		.syntax unified
 629 00b0 D5E7     		b	.L39
 630              	.L43:
 631 00b2 00BF     		.align	2
 632              	.L42:
 633 00b4 00700040 		.word	1073770496
 634 00b8 FCF3F3FF 		.word	-789508
 635 00bc 00ED00E0 		.word	-536810240
 636 00c0 00000000 		.word	reg_snap.0
 637 00c4 04000100 		.word	65540
 638 00c8 31F87FFF 		.word	-8390607
 639 00cc FFF8FFBF 		.word	-1073743617
 640              	.LBE27:
 641              	.LBE26:
 642              		.cfi_endproc
 643              	.LFE128:
 645              		.section	.text.pmu_to_standbymode,"ax",%progbits
 646              		.align	1
 647              		.global	pmu_to_standbymode
 648              		.syntax unified
 649              		.thumb
 650              		.thumb_func
 652              	pmu_to_standbymode:
 653              	.LFB129:
 282:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
 283:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** /*!
 284:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \brief      pmu work in standby mode
 285:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[in]  none
 286:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[out] none
 287:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \retval     none
 288:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** */
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s 			page 23


 289:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** void pmu_to_standbymode(void)
 290:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** {
 654              		.loc 1 290 1 is_stmt 1 view -0
 655              		.cfi_startproc
 656              		@ args = 0, pretend = 0, frame = 0
 657              		@ frame_needed = 0, uses_anonymous_args = 0
 658              		@ link register save eliminated.
 291:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     /* set stbmod bit */
 292:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     PMU_CTL |= PMU_CTL_STBMOD;
 659              		.loc 1 292 5 view .LVU139
 660 0000 104B     		ldr	r3, .L45
 661 0002 1A68     		ldr	r2, [r3]
 662              		.loc 1 292 13 is_stmt 0 view .LVU140
 663 0004 42F00202 		orr	r2, r2, #2
 664 0008 1A60     		str	r2, [r3]
 293:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
 294:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     /* reset wakeup flag */
 295:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     PMU_CTL |= PMU_CTL_WURST;
 665              		.loc 1 295 5 is_stmt 1 view .LVU141
 666 000a 1A68     		ldr	r2, [r3]
 667              		.loc 1 295 13 is_stmt 0 view .LVU142
 668 000c 42F00402 		orr	r2, r2, #4
 669 0010 1A60     		str	r2, [r3]
 296:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
 297:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     /* set sleepdeep bit of Cortex-M4 system control register */
 298:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
 670              		.loc 1 298 5 is_stmt 1 view .LVU143
 671              		.loc 1 298 8 is_stmt 0 view .LVU144
 672 0012 0D4A     		ldr	r2, .L45+4
 673 0014 1369     		ldr	r3, [r2, #16]
 674              		.loc 1 298 14 view .LVU145
 675 0016 43F00403 		orr	r3, r3, #4
 676 001a 1361     		str	r3, [r2, #16]
 299:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
 300:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     REG32(0xE000E010U) &= 0x00010004U;
 677              		.loc 1 300 5 is_stmt 1 view .LVU146
 678 001c 4FF0E023 		mov	r3, #-536813568
 679 0020 1969     		ldr	r1, [r3, #16]
 680              		.loc 1 300 24 is_stmt 0 view .LVU147
 681 0022 0A4A     		ldr	r2, .L45+8
 682 0024 0A40     		ands	r2, r2, r1
 683 0026 1A61     		str	r2, [r3, #16]
 301:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     REG32(0xE000E180U)  = 0XFFFFFFF7U;
 684              		.loc 1 301 5 is_stmt 1 view .LVU148
 685              		.loc 1 301 25 is_stmt 0 view .LVU149
 686 0028 6FF00802 		mvn	r2, #8
 687 002c C3F88021 		str	r2, [r3, #384]
 302:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     REG32(0xE000E184U)  = 0XFFFFFDFFU;
 688              		.loc 1 302 5 is_stmt 1 view .LVU150
 689              		.loc 1 302 25 is_stmt 0 view .LVU151
 690 0030 6FF40072 		mvn	r2, #512
 691 0034 C3F88421 		str	r2, [r3, #388]
 303:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     REG32(0xE000E188U)  = 0xFFFFFFFFU;
 692              		.loc 1 303 5 is_stmt 1 view .LVU152
 693              		.loc 1 303 25 is_stmt 0 view .LVU153
 694 0038 4FF0FF32 		mov	r2, #-1
 695 003c C3F88821 		str	r2, [r3, #392]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s 			page 24


 304:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
 305:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     /* select WFI command to enter standby mode */
 306:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     __WFI();
 696              		.loc 1 306 5 is_stmt 1 view .LVU154
 697              	.LBB28:
 698              	.LBI28:
 297:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** {
 699              		.loc 2 297 57 view .LVU155
 700              	.LBB29:
 299:../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h **** }
 701              		.loc 2 299 3 view .LVU156
 702              		.syntax unified
 703              	@ 299 "../../../GD32F4xx_Firmware_Library/CMSIS/core_cmInstr.h" 1
 704 0040 30BF     		wfi
 705              	@ 0 "" 2
 706              		.thumb
 707              		.syntax unified
 708              	.LBE29:
 709              	.LBE28:
 307:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** }
 710              		.loc 1 307 1 is_stmt 0 view .LVU157
 711 0042 7047     		bx	lr
 712              	.L46:
 713              		.align	2
 714              	.L45:
 715 0044 00700040 		.word	1073770496
 716 0048 00ED00E0 		.word	-536810240
 717 004c 04000100 		.word	65540
 718              		.cfi_endproc
 719              	.LFE129:
 721              		.section	.text.pmu_wakeup_pin_enable,"ax",%progbits
 722              		.align	1
 723              		.global	pmu_wakeup_pin_enable
 724              		.syntax unified
 725              		.thumb
 726              		.thumb_func
 728              	pmu_wakeup_pin_enable:
 729              	.LFB130:
 308:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
 309:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** /*!
 310:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \brief      enable PMU wakeup pin
 311:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[in]  none
 312:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[out] none
 313:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \retval     none
 314:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** */
 315:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** void pmu_wakeup_pin_enable(void)
 316:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** {
 730              		.loc 1 316 1 is_stmt 1 view -0
 731              		.cfi_startproc
 732              		@ args = 0, pretend = 0, frame = 0
 733              		@ frame_needed = 0, uses_anonymous_args = 0
 734              		@ link register save eliminated.
 317:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     PMU_CS |= PMU_CS_WUPEN;
 735              		.loc 1 317 5 view .LVU159
 736 0000 024A     		ldr	r2, .L48
 737 0002 5368     		ldr	r3, [r2, #4]
 738              		.loc 1 317 12 is_stmt 0 view .LVU160
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s 			page 25


 739 0004 43F48073 		orr	r3, r3, #256
 740 0008 5360     		str	r3, [r2, #4]
 318:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** }
 741              		.loc 1 318 1 view .LVU161
 742 000a 7047     		bx	lr
 743              	.L49:
 744              		.align	2
 745              	.L48:
 746 000c 00700040 		.word	1073770496
 747              		.cfi_endproc
 748              	.LFE130:
 750              		.section	.text.pmu_wakeup_pin_disable,"ax",%progbits
 751              		.align	1
 752              		.global	pmu_wakeup_pin_disable
 753              		.syntax unified
 754              		.thumb
 755              		.thumb_func
 757              	pmu_wakeup_pin_disable:
 758              	.LFB131:
 319:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
 320:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** /*!
 321:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \brief      disable PMU wakeup pin
 322:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[in]  none
 323:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[out] none
 324:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \retval     none
 325:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** */
 326:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** void pmu_wakeup_pin_disable(void)
 327:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** {
 759              		.loc 1 327 1 is_stmt 1 view -0
 760              		.cfi_startproc
 761              		@ args = 0, pretend = 0, frame = 0
 762              		@ frame_needed = 0, uses_anonymous_args = 0
 763              		@ link register save eliminated.
 328:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     PMU_CS &= ~PMU_CS_WUPEN;
 764              		.loc 1 328 5 view .LVU163
 765 0000 024A     		ldr	r2, .L51
 766 0002 5368     		ldr	r3, [r2, #4]
 767              		.loc 1 328 12 is_stmt 0 view .LVU164
 768 0004 23F48073 		bic	r3, r3, #256
 769 0008 5360     		str	r3, [r2, #4]
 329:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** }
 770              		.loc 1 329 1 view .LVU165
 771 000a 7047     		bx	lr
 772              	.L52:
 773              		.align	2
 774              	.L51:
 775 000c 00700040 		.word	1073770496
 776              		.cfi_endproc
 777              	.LFE131:
 779              		.section	.text.pmu_backup_ldo_config,"ax",%progbits
 780              		.align	1
 781              		.global	pmu_backup_ldo_config
 782              		.syntax unified
 783              		.thumb
 784              		.thumb_func
 786              	pmu_backup_ldo_config:
 787              	.LVL16:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s 			page 26


 788              	.LFB132:
 330:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
 331:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** /*!
 332:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \brief      backup SRAM LDO on
 333:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[in]  bkp_ldo:
 334:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_BLDOON_OFF: backup SRAM LDO closed
 335:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_BLDOON_ON: open the backup SRAM LDO
 336:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[out] none
 337:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \retval     none
 338:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** */
 339:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** void pmu_backup_ldo_config(uint32_t bkp_ldo)
 340:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** {
 789              		.loc 1 340 1 is_stmt 1 view -0
 790              		.cfi_startproc
 791              		@ args = 0, pretend = 0, frame = 0
 792              		@ frame_needed = 0, uses_anonymous_args = 0
 793              		@ link register save eliminated.
 341:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     PMU_CS &= ~PMU_CS_BLDOON;
 794              		.loc 1 341 5 view .LVU167
 795 0000 044B     		ldr	r3, .L54
 796 0002 5A68     		ldr	r2, [r3, #4]
 797              		.loc 1 341 12 is_stmt 0 view .LVU168
 798 0004 22F40072 		bic	r2, r2, #512
 799 0008 5A60     		str	r2, [r3, #4]
 342:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     PMU_CS |= bkp_ldo;
 800              		.loc 1 342 5 is_stmt 1 view .LVU169
 801 000a 5A68     		ldr	r2, [r3, #4]
 802              		.loc 1 342 12 is_stmt 0 view .LVU170
 803 000c 0243     		orrs	r2, r2, r0
 804 000e 5A60     		str	r2, [r3, #4]
 343:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** }
 805              		.loc 1 343 1 view .LVU171
 806 0010 7047     		bx	lr
 807              	.L55:
 808 0012 00BF     		.align	2
 809              	.L54:
 810 0014 00700040 		.word	1073770496
 811              		.cfi_endproc
 812              	.LFE132:
 814              		.section	.text.pmu_backup_write_enable,"ax",%progbits
 815              		.align	1
 816              		.global	pmu_backup_write_enable
 817              		.syntax unified
 818              		.thumb
 819              		.thumb_func
 821              	pmu_backup_write_enable:
 822              	.LFB133:
 344:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
 345:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** /*!
 346:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \brief      enable write access to the registers in backup domain
 347:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[in]  none
 348:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[out] none
 349:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \retval     none
 350:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** */
 351:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** void pmu_backup_write_enable(void)
 352:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** {
 823              		.loc 1 352 1 is_stmt 1 view -0
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s 			page 27


 824              		.cfi_startproc
 825              		@ args = 0, pretend = 0, frame = 0
 826              		@ frame_needed = 0, uses_anonymous_args = 0
 827              		@ link register save eliminated.
 353:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     PMU_CTL |= PMU_CTL_BKPWEN;
 828              		.loc 1 353 5 view .LVU173
 829 0000 024A     		ldr	r2, .L57
 830 0002 1368     		ldr	r3, [r2]
 831              		.loc 1 353 13 is_stmt 0 view .LVU174
 832 0004 43F48073 		orr	r3, r3, #256
 833 0008 1360     		str	r3, [r2]
 354:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** }
 834              		.loc 1 354 1 view .LVU175
 835 000a 7047     		bx	lr
 836              	.L58:
 837              		.align	2
 838              	.L57:
 839 000c 00700040 		.word	1073770496
 840              		.cfi_endproc
 841              	.LFE133:
 843              		.section	.text.pmu_backup_write_disable,"ax",%progbits
 844              		.align	1
 845              		.global	pmu_backup_write_disable
 846              		.syntax unified
 847              		.thumb
 848              		.thumb_func
 850              	pmu_backup_write_disable:
 851              	.LFB134:
 355:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
 356:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** /*!
 357:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \brief      disable write access to the registers in backup domain
 358:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[in]  none
 359:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[out] none
 360:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \retval     none
 361:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** */
 362:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** void pmu_backup_write_disable(void)
 363:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** {
 852              		.loc 1 363 1 is_stmt 1 view -0
 853              		.cfi_startproc
 854              		@ args = 0, pretend = 0, frame = 0
 855              		@ frame_needed = 0, uses_anonymous_args = 0
 856              		@ link register save eliminated.
 364:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     PMU_CTL &= ~PMU_CTL_BKPWEN;
 857              		.loc 1 364 5 view .LVU177
 858 0000 024A     		ldr	r2, .L60
 859 0002 1368     		ldr	r3, [r2]
 860              		.loc 1 364 13 is_stmt 0 view .LVU178
 861 0004 23F48073 		bic	r3, r3, #256
 862 0008 1360     		str	r3, [r2]
 365:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** }
 863              		.loc 1 365 1 view .LVU179
 864 000a 7047     		bx	lr
 865              	.L61:
 866              		.align	2
 867              	.L60:
 868 000c 00700040 		.word	1073770496
 869              		.cfi_endproc
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s 			page 28


 870              	.LFE134:
 872              		.section	.text.pmu_flag_get,"ax",%progbits
 873              		.align	1
 874              		.global	pmu_flag_get
 875              		.syntax unified
 876              		.thumb
 877              		.thumb_func
 879              	pmu_flag_get:
 880              	.LVL17:
 881              	.LFB135:
 366:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
 367:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** /*!
 368:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \brief      get flag state
 369:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[in]  flag:
 370:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_FLAG_WAKEUP: wakeup flag
 371:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_FLAG_STANDBY: standby flag
 372:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_FLAG_LVD: lvd flag
 373:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_FLAG_BLDORF: backup SRAM LDO ready flag
 374:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_FLAG_LDOVSRF: LDO voltage select ready flag
 375:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_FLAG_HDRF: high-driver ready flag
 376:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_FLAG_HDSRF: high-driver switch ready flag
 377:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_FLAG_LDRF: low-driver mode ready flag
 378:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[out] none
 379:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \retval     FlagStatus: SET or RESET
 380:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** */
 381:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** FlagStatus pmu_flag_get(uint32_t flag)
 382:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** {
 882              		.loc 1 382 1 is_stmt 1 view -0
 883              		.cfi_startproc
 884              		@ args = 0, pretend = 0, frame = 0
 885              		@ frame_needed = 0, uses_anonymous_args = 0
 886              		@ link register save eliminated.
 383:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     if(PMU_CS & flag) {
 887              		.loc 1 383 5 view .LVU181
 888              		.loc 1 383 8 is_stmt 0 view .LVU182
 889 0000 034B     		ldr	r3, .L65
 890 0002 5B68     		ldr	r3, [r3, #4]
 891              		.loc 1 383 7 view .LVU183
 892 0004 0342     		tst	r3, r0
 893 0006 01D0     		beq	.L64
 384:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****         return SET;
 894              		.loc 1 384 16 view .LVU184
 895 0008 0120     		movs	r0, #1
 896              	.LVL18:
 897              		.loc 1 384 16 view .LVU185
 898 000a 7047     		bx	lr
 899              	.LVL19:
 900              	.L64:
 385:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     } else {
 386:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****         return RESET;
 901              		.loc 1 386 16 view .LVU186
 902 000c 0020     		movs	r0, #0
 903              	.LVL20:
 387:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     }
 388:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** }
 904              		.loc 1 388 1 view .LVU187
 905 000e 7047     		bx	lr
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s 			page 29


 906              	.L66:
 907              		.align	2
 908              	.L65:
 909 0010 00700040 		.word	1073770496
 910              		.cfi_endproc
 911              	.LFE135:
 913              		.section	.text.pmu_highdriver_switch_select,"ax",%progbits
 914              		.align	1
 915              		.global	pmu_highdriver_switch_select
 916              		.syntax unified
 917              		.thumb
 918              		.thumb_func
 920              	pmu_highdriver_switch_select:
 921              	.LVL21:
 922              	.LFB122:
 141:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     /* wait for HDRF flag set */
 923              		.loc 1 141 1 is_stmt 1 view -0
 924              		.cfi_startproc
 925              		@ args = 0, pretend = 0, frame = 0
 926              		@ frame_needed = 0, uses_anonymous_args = 0
 141:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     /* wait for HDRF flag set */
 927              		.loc 1 141 1 is_stmt 0 view .LVU189
 928 0000 10B5     		push	{r4, lr}
 929              	.LCFI4:
 930              		.cfi_def_cfa_offset 8
 931              		.cfi_offset 4, -8
 932              		.cfi_offset 14, -4
 933 0002 0446     		mov	r4, r0
 143:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     }
 934              		.loc 1 143 5 is_stmt 1 view .LVU190
 935              	.LVL22:
 936              	.L68:
 144:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     PMU_CTL &= ~PMU_CTL_HDS;
 937              		.loc 1 144 5 discriminator 1 view .LVU191
 143:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     }
 938              		.loc 1 143 15 discriminator 1 view .LVU192
 143:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     }
 939              		.loc 1 143 18 is_stmt 0 discriminator 1 view .LVU193
 940 0004 4FF48030 		mov	r0, #65536
 941 0008 FFF7FEFF 		bl	pmu_flag_get
 942              	.LVL23:
 143:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     }
 943              		.loc 1 143 15 discriminator 1 view .LVU194
 944 000c 0128     		cmp	r0, #1
 945 000e F9D1     		bne	.L68
 145:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     PMU_CTL |= highdr_switch;
 946              		.loc 1 145 5 is_stmt 1 view .LVU195
 947 0010 044B     		ldr	r3, .L70
 948 0012 1A68     		ldr	r2, [r3]
 145:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     PMU_CTL |= highdr_switch;
 949              		.loc 1 145 13 is_stmt 0 view .LVU196
 950 0014 22F40032 		bic	r2, r2, #131072
 951 0018 1A60     		str	r2, [r3]
 146:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** }
 952              		.loc 1 146 5 is_stmt 1 view .LVU197
 953 001a 1A68     		ldr	r2, [r3]
 146:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** }
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s 			page 30


 954              		.loc 1 146 13 is_stmt 0 view .LVU198
 955 001c 2243     		orrs	r2, r2, r4
 956 001e 1A60     		str	r2, [r3]
 147:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
 957              		.loc 1 147 1 view .LVU199
 958 0020 10BD     		pop	{r4, pc}
 959              	.LVL24:
 960              	.L71:
 147:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
 961              		.loc 1 147 1 view .LVU200
 962 0022 00BF     		.align	2
 963              	.L70:
 964 0024 00700040 		.word	1073770496
 965              		.cfi_endproc
 966              	.LFE122:
 968              		.section	.text.pmu_flag_clear,"ax",%progbits
 969              		.align	1
 970              		.global	pmu_flag_clear
 971              		.syntax unified
 972              		.thumb
 973              		.thumb_func
 975              	pmu_flag_clear:
 976              	.LVL25:
 977              	.LFB136:
 389:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
 390:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** /*!
 391:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \brief      clear flag bit
 392:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[in]  flag:
 393:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_FLAG_RESET_WAKEUP: reset wakeup flag
 394:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_FLAG_RESET_STANDBY: reset standby flag
 395:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[out] none
 396:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \retval     none
 397:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** */
 398:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** void pmu_flag_clear(uint32_t flag)
 399:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** {
 978              		.loc 1 399 1 is_stmt 1 view -0
 979              		.cfi_startproc
 980              		@ args = 0, pretend = 0, frame = 0
 981              		@ frame_needed = 0, uses_anonymous_args = 0
 982              		@ link register save eliminated.
 400:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     switch(flag) {
 983              		.loc 1 400 5 view .LVU202
 984 0000 10B1     		cbz	r0, .L73
 985 0002 0128     		cmp	r0, #1
 986 0004 06D0     		beq	.L74
 987 0006 7047     		bx	lr
 988              	.L73:
 401:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     case PMU_FLAG_RESET_WAKEUP:
 402:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****         /* reset wakeup flag */
 403:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****         PMU_CTL |= PMU_CTL_WURST;
 989              		.loc 1 403 9 view .LVU203
 990 0008 054A     		ldr	r2, .L76
 991 000a 1368     		ldr	r3, [r2]
 992              		.loc 1 403 17 is_stmt 0 view .LVU204
 993 000c 43F00403 		orr	r3, r3, #4
 994 0010 1360     		str	r3, [r2]
 404:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****         break;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s 			page 31


 995              		.loc 1 404 9 is_stmt 1 view .LVU205
 996 0012 7047     		bx	lr
 997              	.L74:
 405:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     case PMU_FLAG_RESET_STANDBY:
 406:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****         /* reset standby flag */
 407:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****         PMU_CTL |= PMU_CTL_STBRST;
 998              		.loc 1 407 9 view .LVU206
 999 0014 024A     		ldr	r2, .L76
 1000 0016 1368     		ldr	r3, [r2]
 1001              		.loc 1 407 17 is_stmt 0 view .LVU207
 1002 0018 43F00803 		orr	r3, r3, #8
 1003 001c 1360     		str	r3, [r2]
 408:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****         break;
 1004              		.loc 1 408 9 is_stmt 1 view .LVU208
 409:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     default :
 410:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****         break;
 411:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     }
 412:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** }
 1005              		.loc 1 412 1 is_stmt 0 view .LVU209
 1006 001e 7047     		bx	lr
 1007              	.L77:
 1008              		.align	2
 1009              	.L76:
 1010 0020 00700040 		.word	1073770496
 1011              		.cfi_endproc
 1012              	.LFE136:
 1014              		.section	.bss.reg_snap.0,"aw",%nobits
 1015              		.align	2
 1018              	reg_snap.0:
 1019 0000 00000000 		.space	16
 1019      00000000 
 1019      00000000 
 1019      00000000 
 1020              		.text
 1021              	.Letext0:
 1022              		.file 3 "/Applications/ArmGNUToolchain/12.2.mpacbti-rel1/arm-none-eabi/arm-none-eabi/include/machi
 1023              		.file 4 "/Applications/ArmGNUToolchain/12.2.mpacbti-rel1/arm-none-eabi/arm-none-eabi/include/sys/_
 1024              		.file 5 "../../../GD32F4xx_Firmware_Library/CMSIS/core_cm4.h"
 1025              		.file 6 "../../../GD32F4xx_Firmware_Library/CMSIS/GD/GD32F4xx/Include/gd32f4xx.h"
 1026              		.file 7 "../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Include/gd32f4xx_rcu.h"
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s 			page 32


DEFINED SYMBOLS
                            *ABS*:00000000 gd32f4xx_pmu.c
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:21     .text.pmu_deinit:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:27     .text.pmu_deinit:00000000 pmu_deinit
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:52     .text.pmu_lvd_select:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:58     .text.pmu_lvd_select:00000000 pmu_lvd_select
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:92     .text.pmu_lvd_select:00000024 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:97     .text.pmu_lvd_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:103    .text.pmu_lvd_disable:00000000 pmu_lvd_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:121    .text.pmu_lvd_disable:0000000c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:126    .text.pmu_ldo_output_select:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:132    .text.pmu_ldo_output_select:00000000 pmu_ldo_output_select
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:156    .text.pmu_ldo_output_select:00000014 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:161    .text.pmu_highdriver_mode_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:167    .text.pmu_highdriver_mode_enable:00000000 pmu_highdriver_mode_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:185    .text.pmu_highdriver_mode_enable:0000000c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:190    .text.pmu_highdriver_mode_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:196    .text.pmu_highdriver_mode_disable:00000000 pmu_highdriver_mode_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:214    .text.pmu_highdriver_mode_disable:0000000c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:219    .text.pmu_lowdriver_mode_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:225    .text.pmu_lowdriver_mode_enable:00000000 pmu_lowdriver_mode_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:243    .text.pmu_lowdriver_mode_enable:0000000c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:248    .text.pmu_lowdriver_mode_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:254    .text.pmu_lowdriver_mode_disable:00000000 pmu_lowdriver_mode_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:272    .text.pmu_lowdriver_mode_disable:0000000c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:277    .text.pmu_lowpower_driver_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:283    .text.pmu_lowpower_driver_config:00000000 pmu_lowpower_driver_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:307    .text.pmu_lowpower_driver_config:00000014 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:312    .text.pmu_normalpower_driver_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:318    .text.pmu_normalpower_driver_config:00000000 pmu_normalpower_driver_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:342    .text.pmu_normalpower_driver_config:00000014 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:347    .text.pmu_to_sleepmode:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:353    .text.pmu_to_sleepmode:00000000 pmu_to_sleepmode
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:408    .text.pmu_to_sleepmode:00000014 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:413    .text.pmu_to_deepsleepmode:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:419    .text.pmu_to_deepsleepmode:00000000 pmu_to_deepsleepmode
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:633    .text.pmu_to_deepsleepmode:000000b4 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:1018   .bss.reg_snap.0:00000000 reg_snap.0
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:646    .text.pmu_to_standbymode:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:652    .text.pmu_to_standbymode:00000000 pmu_to_standbymode
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:715    .text.pmu_to_standbymode:00000044 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:722    .text.pmu_wakeup_pin_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:728    .text.pmu_wakeup_pin_enable:00000000 pmu_wakeup_pin_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:746    .text.pmu_wakeup_pin_enable:0000000c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:751    .text.pmu_wakeup_pin_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:757    .text.pmu_wakeup_pin_disable:00000000 pmu_wakeup_pin_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:775    .text.pmu_wakeup_pin_disable:0000000c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:780    .text.pmu_backup_ldo_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:786    .text.pmu_backup_ldo_config:00000000 pmu_backup_ldo_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:810    .text.pmu_backup_ldo_config:00000014 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:815    .text.pmu_backup_write_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:821    .text.pmu_backup_write_enable:00000000 pmu_backup_write_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:839    .text.pmu_backup_write_enable:0000000c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:844    .text.pmu_backup_write_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:850    .text.pmu_backup_write_disable:00000000 pmu_backup_write_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:868    .text.pmu_backup_write_disable:0000000c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:873    .text.pmu_flag_get:00000000 $t
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s 			page 33


/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:879    .text.pmu_flag_get:00000000 pmu_flag_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:909    .text.pmu_flag_get:00000010 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:914    .text.pmu_highdriver_switch_select:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:920    .text.pmu_highdriver_switch_select:00000000 pmu_highdriver_switch_select
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:964    .text.pmu_highdriver_switch_select:00000024 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:969    .text.pmu_flag_clear:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:975    .text.pmu_flag_clear:00000000 pmu_flag_clear
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:1010   .text.pmu_flag_clear:00000020 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccf181jx.s:1015   .bss.reg_snap.0:00000000 $d

UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
