Information: Updating design information... (UID-85)
Warning: Design 'vsdcaravel' contains 7 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Timing loop detected. (OPT-150)
	chip_core/housekeeping/wbbd_sck_reg/clocked_on chip_core/housekeeping/wbbd_sck_reg/Q chip_core/housekeeping/C19857/DATA1_0 chip_core/housekeeping/C19857/Z_0 chip_core/housekeeping/pll_ena_reg/clocked_on chip_core/housekeeping/pll_ena_reg/Q chip_core/pll/I_2/A chip_core/pll/I_2/Z chip_core/pll/C48/B chip_core/pll/C48/Z chip_core/pll/ringosc/iss/dummyinv0/I chip_core/pll/ringosc/iss/dummyinv0/ZN chip_core/pll/ringosc/iss/reseten0/EN chip_core/pll/ringosc/iss/reseten0/ZN chip_core/pll/ringosc/ibufp00/I chip_core/pll/ringosc/ibufp00/ZN chip_core/pll/ringosc/ibufp01/I chip_core/pll/ringosc/ibufp01/ZN chip_core/pll/pll_control/tval_reg[2]/clocked_on chip_core/pll/pll_control/tval_reg[2]/Q chip_core/pll/pll_control/C292/A chip_core/pll/pll_control/C292/Z chip_core/pll/pll_control/I_0/A chip_core/pll/pll_control/I_0/Z chip_core/pll/pll_control/B_0/A chip_core/pll/pll_control/B_0/Z chip_core/pll/pll_control/C483/CONTROL1_0 chip_core/pll/pll_control/C483/Z_5 chip_core/pll/C45/DATA1_5 chip_core/pll/C45/Z_5 chip_core/pll/ringosc/dstage[5].id/delayenb0/EN chip_core/pll/ringosc/dstage[5].id/delayenb0/ZN chip_core/pll/ringosc/ibufp10/I chip_core/pll/ringosc/ibufp10/ZN chip_core/pll/ringosc/ibufp11/I chip_core/pll/ringosc/ibufp11/ZN chip_core/pll/clockp_buffer_1/I chip_core/pll/clockp_buffer_1/Z chip_core/clock_ctrl/divider/odd_0/I_8/A chip_core/clock_ctrl/divider/odd_0/I_8/Z chip_core/clock_ctrl/divider/odd_0/out_counter2_reg/clocked_on chip_core/clock_ctrl/divider/odd_0/out_counter2_reg/Q chip_core/clock_ctrl/divider/odd_0/C160/A chip_core/clock_ctrl/divider/odd_0/C160/Z chip_core/clock_ctrl/divider/C32/A chip_core/clock_ctrl/divider/C32/Z chip_core/clock_ctrl/divider/C31/A chip_core/clock_ctrl/divider/C31/Z chip_core/clock_ctrl/divider/C30/A chip_core/clock_ctrl/divider/C30/Z chip_core/clock_ctrl/C53/DATA1_0 chip_core/clock_ctrl/C53/Z_0 
Information: Timing loop detected. (OPT-150)
	chip_core/housekeeping/wbbd_busy_reg/clocked_on chip_core/housekeeping/wbbd_busy_reg/Q chip_core/housekeeping/B_62/A chip_core/housekeeping/B_62/Z chip_core/housekeeping/C19857/CONTROL1_0 chip_core/housekeeping/C19857/Z_0 chip_core/housekeeping/pll_ena_reg/clocked_on chip_core/housekeeping/pll_ena_reg/Q chip_core/pll/I_2/A chip_core/pll/I_2/Z chip_core/pll/C48/B chip_core/pll/C48/Z chip_core/pll/ringosc/iss/dummyinv0/I chip_core/pll/ringosc/iss/dummyinv0/ZN chip_core/pll/ringosc/iss/reseten0/EN chip_core/pll/ringosc/iss/reseten0/ZN chip_core/pll/ringosc/ibufp00/I chip_core/pll/ringosc/ibufp00/ZN chip_core/pll/ringosc/ibufp01/I chip_core/pll/ringosc/ibufp01/ZN chip_core/pll/pll_control/tval_reg[2]/clocked_on chip_core/pll/pll_control/tval_reg[2]/Q chip_core/pll/pll_control/C292/A chip_core/pll/pll_control/C292/Z chip_core/pll/pll_control/I_0/A chip_core/pll/pll_control/I_0/Z chip_core/pll/pll_control/B_0/A chip_core/pll/pll_control/B_0/Z chip_core/pll/pll_control/C483/CONTROL1_0 chip_core/pll/pll_control/C483/Z_5 chip_core/pll/C45/DATA1_5 chip_core/pll/C45/Z_5 chip_core/pll/ringosc/dstage[5].id/delayenb0/EN chip_core/pll/ringosc/dstage[5].id/delayenb0/ZN chip_core/pll/ringosc/ibufp10/I chip_core/pll/ringosc/ibufp10/ZN chip_core/pll/ringosc/ibufp11/I chip_core/pll/ringosc/ibufp11/ZN chip_core/pll/clockp_buffer_1/I chip_core/pll/clockp_buffer_1/Z chip_core/clock_ctrl/divider/odd_0/I_8/A chip_core/clock_ctrl/divider/odd_0/I_8/Z chip_core/clock_ctrl/divider/odd_0/out_counter2_reg/clocked_on chip_core/clock_ctrl/divider/odd_0/out_counter2_reg/Q chip_core/clock_ctrl/divider/odd_0/C160/A chip_core/clock_ctrl/divider/odd_0/C160/Z chip_core/clock_ctrl/divider/C32/A chip_core/clock_ctrl/divider/C32/Z chip_core/clock_ctrl/divider/C31/A chip_core/clock_ctrl/divider/C31/Z chip_core/clock_ctrl/divider/C30/A chip_core/clock_ctrl/divider/C30/Z chip_core/clock_ctrl/C53/DATA1_0 chip_core/clock_ctrl/C53/Z_0 
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'chip_core/pll/C48'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'chip_core/housekeeping/C19985'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'chip_core/housekeeping/C19985'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Z' on cell 'chip_core/pll/ringosc/iss/ctrlen0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[11].id/delayenb0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[11].id/delayenb0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[10].id/delayenb0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[10].id/delayenb0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[9].id/delayenb0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[9].id/delayenb0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[8].id/delayenb0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[8].id/delayenb0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[7].id/delayenb0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[7].id/delayenb0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[6].id/delayenb0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[6].id/delayenb0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[6].id/delayenb0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[6].id/delayenb1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[6].id/delayenb1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[7].id/delayenb1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[7].id/delayenb1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[8].id/delayenb1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[8].id/delayenb1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[9].id/delayenb1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[9].id/delayenb1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[10].id/delayenb1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[10].id/delayenb1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'chip_core/clock_ctrl/divider/C32'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'chip_core/clock_ctrl/divider/C29'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'chip_core/clock_ctrl/divider/C29'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[6].id/delayen0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[6].id/delayen0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[6].id/delayenb1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[6].id/delayen1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[6].id/delayen1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[7].id/delayen0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[7].id/delayen0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[7].id/delayen1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[7].id/delayen1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[8].id/delayen0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[8].id/delayen0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[8].id/delayen1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[8].id/delayen1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[9].id/delayen0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[9].id/delayen0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[9].id/delayen1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[9].id/delayen1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[10].id/delayen0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[10].id/delayen0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[10].id/delayen1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[10].id/delayen1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'chip_core/clock_ctrl/divider/C33'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[6].id/delayen1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[11].id/delayen0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[11].id/delayen0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[11].id/delayenb1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[11].id/delayenb1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/iss/delayen0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/iss/delayen0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/iss/delayenb1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/iss/delayenb1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[11].id/delayen1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[11].id/delayen1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/iss/delayen1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/iss/delayen1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[5].id/delayenb0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[5].id/delayenb0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[4].id/delayenb0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[4].id/delayenb0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[3].id/delayenb0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[3].id/delayenb0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[2].id/delayenb0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[2].id/delayenb0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[1].id/delayenb0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[1].id/delayenb0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[0].id/delayenb0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[0].id/delayenb0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[0].id/delayen0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[0].id/delayen0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[0].id/delayenb1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[0].id/delayenb1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[0].id/delayen1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[0].id/delayen1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[1].id/delayen0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[1].id/delayen0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[1].id/delayenb1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[1].id/delayenb1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[1].id/delayen1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[1].id/delayen1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[2].id/delayen0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[2].id/delayen0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[2].id/delayenb1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[2].id/delayenb1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[2].id/delayen1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[2].id/delayen1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[3].id/delayen0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[3].id/delayen0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[3].id/delayenb1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[3].id/delayenb1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[3].id/delayen1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[3].id/delayen1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[4].id/delayen0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[4].id/delayen0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[4].id/delayenb1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[4].id/delayenb1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[4].id/delayen1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[4].id/delayen1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[5].id/delayen0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[5].id/delayen0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[5].id/delayenb1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[5].id/delayenb1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[5].id/delayen1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[5].id/delayen1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'chip_core/clock_ctrl/divider2/C32'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'chip_core/clock_ctrl/divider2/C29'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'chip_core/clock_ctrl/divider2/C29'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'chip_core/clock_ctrl/divider2/C33'
         to break a timing loop. (OPT-314)
 
****************************************
Report : design
Design : vsdcaravel
Version: T-2022.03-SP5
Date   : Sun Dec 14 14:22:07 2025
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    gtech (File: /home/Synopsys/tools/syn/T-2022.03-SP5/libraries/syn/gtech.db)
    tsl18fs120_scl_ff (File: /home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ff/tsl18fs120_scl_ff.db)

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : tsl18cio250_min
    Library : tsl18cio250_min
    Process :   0.80
    Temperature : -40.00
    Voltage :   1.98
    Interconnect Model : best_case_tree

Wire Loading Model:

    Selected from the default (area not fully known).

Name           :   ForQA
Location       :   tsl18cio250_min
Resistance     :   0.000228
Capacitance    :   0.0002
Area           :   0.01
Slope          :   135
Fanout   Length   Points Average Cap Std Deviation
--------------------------------------------------------------
     1    20.60
     2    41.00
     3    65.40
     4   117.00
     5   144.25
     6   178.10
     7   192.50
     8   308.00
     9   317.00
    10   395.00
    11   503.00
    12   564.00
    13   572.00
    14   597.00
    15   630.00
    16   656.00
    17   708.00
    18   813.00
    19   927.00
    20  1062.00



Wire Loading Model Mode: enclosed.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.

Information: This design contains unmapped logic. (RPT-7)
Information: This design contains black box (unknown) components. (RPT-8)
1
Error: unknown option '-unresolved' (CMD-010)
