
sporadic_s_board_fw.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000129f0  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000750  08012b90  08012b90  00022b90  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080132e0  080132e0  000301f4  2**0
                  CONTENTS
  4 .ARM          00000008  080132e0  080132e0  000232e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080132e8  080132e8  000301f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080132e8  080132e8  000232e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080132ec  080132ec  000232ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  080132f0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000043c  200001f8  080134e4  000301f8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000634  080134e4  00030634  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e9e0  00000000  00000000  00030224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000429c  00000000  00000000  0004ec04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001aa0  00000000  00000000  00052ea0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000018e0  00000000  00000000  00054940  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d2aa  00000000  00000000  00056220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00022fb3  00000000  00000000  000734ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009ba7e  00000000  00000000  0009647d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00131efb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000086bc  00000000  00000000  00131f4c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001f8 	.word	0x200001f8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08012b78 	.word	0x08012b78

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001fc 	.word	0x200001fc
 80001dc:	08012b78 	.word	0x08012b78

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c6c:	f000 b974 	b.w	8000f58 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	4604      	mov	r4, r0
 8000c90:	468e      	mov	lr, r1
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d14d      	bne.n	8000d32 <__udivmoddi4+0xaa>
 8000c96:	428a      	cmp	r2, r1
 8000c98:	4694      	mov	ip, r2
 8000c9a:	d969      	bls.n	8000d70 <__udivmoddi4+0xe8>
 8000c9c:	fab2 f282 	clz	r2, r2
 8000ca0:	b152      	cbz	r2, 8000cb8 <__udivmoddi4+0x30>
 8000ca2:	fa01 f302 	lsl.w	r3, r1, r2
 8000ca6:	f1c2 0120 	rsb	r1, r2, #32
 8000caa:	fa20 f101 	lsr.w	r1, r0, r1
 8000cae:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cb2:	ea41 0e03 	orr.w	lr, r1, r3
 8000cb6:	4094      	lsls	r4, r2
 8000cb8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cbc:	0c21      	lsrs	r1, r4, #16
 8000cbe:	fbbe f6f8 	udiv	r6, lr, r8
 8000cc2:	fa1f f78c 	uxth.w	r7, ip
 8000cc6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cca:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cce:	fb06 f107 	mul.w	r1, r6, r7
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	d90a      	bls.n	8000cec <__udivmoddi4+0x64>
 8000cd6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cda:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000cde:	f080 811f 	bcs.w	8000f20 <__udivmoddi4+0x298>
 8000ce2:	4299      	cmp	r1, r3
 8000ce4:	f240 811c 	bls.w	8000f20 <__udivmoddi4+0x298>
 8000ce8:	3e02      	subs	r6, #2
 8000cea:	4463      	add	r3, ip
 8000cec:	1a5b      	subs	r3, r3, r1
 8000cee:	b2a4      	uxth	r4, r4
 8000cf0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cf4:	fb08 3310 	mls	r3, r8, r0, r3
 8000cf8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cfc:	fb00 f707 	mul.w	r7, r0, r7
 8000d00:	42a7      	cmp	r7, r4
 8000d02:	d90a      	bls.n	8000d1a <__udivmoddi4+0x92>
 8000d04:	eb1c 0404 	adds.w	r4, ip, r4
 8000d08:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d0c:	f080 810a 	bcs.w	8000f24 <__udivmoddi4+0x29c>
 8000d10:	42a7      	cmp	r7, r4
 8000d12:	f240 8107 	bls.w	8000f24 <__udivmoddi4+0x29c>
 8000d16:	4464      	add	r4, ip
 8000d18:	3802      	subs	r0, #2
 8000d1a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d1e:	1be4      	subs	r4, r4, r7
 8000d20:	2600      	movs	r6, #0
 8000d22:	b11d      	cbz	r5, 8000d2c <__udivmoddi4+0xa4>
 8000d24:	40d4      	lsrs	r4, r2
 8000d26:	2300      	movs	r3, #0
 8000d28:	e9c5 4300 	strd	r4, r3, [r5]
 8000d2c:	4631      	mov	r1, r6
 8000d2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d32:	428b      	cmp	r3, r1
 8000d34:	d909      	bls.n	8000d4a <__udivmoddi4+0xc2>
 8000d36:	2d00      	cmp	r5, #0
 8000d38:	f000 80ef 	beq.w	8000f1a <__udivmoddi4+0x292>
 8000d3c:	2600      	movs	r6, #0
 8000d3e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d42:	4630      	mov	r0, r6
 8000d44:	4631      	mov	r1, r6
 8000d46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d4a:	fab3 f683 	clz	r6, r3
 8000d4e:	2e00      	cmp	r6, #0
 8000d50:	d14a      	bne.n	8000de8 <__udivmoddi4+0x160>
 8000d52:	428b      	cmp	r3, r1
 8000d54:	d302      	bcc.n	8000d5c <__udivmoddi4+0xd4>
 8000d56:	4282      	cmp	r2, r0
 8000d58:	f200 80f9 	bhi.w	8000f4e <__udivmoddi4+0x2c6>
 8000d5c:	1a84      	subs	r4, r0, r2
 8000d5e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d62:	2001      	movs	r0, #1
 8000d64:	469e      	mov	lr, r3
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	d0e0      	beq.n	8000d2c <__udivmoddi4+0xa4>
 8000d6a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d6e:	e7dd      	b.n	8000d2c <__udivmoddi4+0xa4>
 8000d70:	b902      	cbnz	r2, 8000d74 <__udivmoddi4+0xec>
 8000d72:	deff      	udf	#255	; 0xff
 8000d74:	fab2 f282 	clz	r2, r2
 8000d78:	2a00      	cmp	r2, #0
 8000d7a:	f040 8092 	bne.w	8000ea2 <__udivmoddi4+0x21a>
 8000d7e:	eba1 010c 	sub.w	r1, r1, ip
 8000d82:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d86:	fa1f fe8c 	uxth.w	lr, ip
 8000d8a:	2601      	movs	r6, #1
 8000d8c:	0c20      	lsrs	r0, r4, #16
 8000d8e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d92:	fb07 1113 	mls	r1, r7, r3, r1
 8000d96:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d9a:	fb0e f003 	mul.w	r0, lr, r3
 8000d9e:	4288      	cmp	r0, r1
 8000da0:	d908      	bls.n	8000db4 <__udivmoddi4+0x12c>
 8000da2:	eb1c 0101 	adds.w	r1, ip, r1
 8000da6:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000daa:	d202      	bcs.n	8000db2 <__udivmoddi4+0x12a>
 8000dac:	4288      	cmp	r0, r1
 8000dae:	f200 80cb 	bhi.w	8000f48 <__udivmoddi4+0x2c0>
 8000db2:	4643      	mov	r3, r8
 8000db4:	1a09      	subs	r1, r1, r0
 8000db6:	b2a4      	uxth	r4, r4
 8000db8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dbc:	fb07 1110 	mls	r1, r7, r0, r1
 8000dc0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000dc4:	fb0e fe00 	mul.w	lr, lr, r0
 8000dc8:	45a6      	cmp	lr, r4
 8000dca:	d908      	bls.n	8000dde <__udivmoddi4+0x156>
 8000dcc:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd0:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000dd4:	d202      	bcs.n	8000ddc <__udivmoddi4+0x154>
 8000dd6:	45a6      	cmp	lr, r4
 8000dd8:	f200 80bb 	bhi.w	8000f52 <__udivmoddi4+0x2ca>
 8000ddc:	4608      	mov	r0, r1
 8000dde:	eba4 040e 	sub.w	r4, r4, lr
 8000de2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000de6:	e79c      	b.n	8000d22 <__udivmoddi4+0x9a>
 8000de8:	f1c6 0720 	rsb	r7, r6, #32
 8000dec:	40b3      	lsls	r3, r6
 8000dee:	fa22 fc07 	lsr.w	ip, r2, r7
 8000df2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000df6:	fa20 f407 	lsr.w	r4, r0, r7
 8000dfa:	fa01 f306 	lsl.w	r3, r1, r6
 8000dfe:	431c      	orrs	r4, r3
 8000e00:	40f9      	lsrs	r1, r7
 8000e02:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e06:	fa00 f306 	lsl.w	r3, r0, r6
 8000e0a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e0e:	0c20      	lsrs	r0, r4, #16
 8000e10:	fa1f fe8c 	uxth.w	lr, ip
 8000e14:	fb09 1118 	mls	r1, r9, r8, r1
 8000e18:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e1c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e20:	4288      	cmp	r0, r1
 8000e22:	fa02 f206 	lsl.w	r2, r2, r6
 8000e26:	d90b      	bls.n	8000e40 <__udivmoddi4+0x1b8>
 8000e28:	eb1c 0101 	adds.w	r1, ip, r1
 8000e2c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000e30:	f080 8088 	bcs.w	8000f44 <__udivmoddi4+0x2bc>
 8000e34:	4288      	cmp	r0, r1
 8000e36:	f240 8085 	bls.w	8000f44 <__udivmoddi4+0x2bc>
 8000e3a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e3e:	4461      	add	r1, ip
 8000e40:	1a09      	subs	r1, r1, r0
 8000e42:	b2a4      	uxth	r4, r4
 8000e44:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e48:	fb09 1110 	mls	r1, r9, r0, r1
 8000e4c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e50:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e54:	458e      	cmp	lr, r1
 8000e56:	d908      	bls.n	8000e6a <__udivmoddi4+0x1e2>
 8000e58:	eb1c 0101 	adds.w	r1, ip, r1
 8000e5c:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000e60:	d26c      	bcs.n	8000f3c <__udivmoddi4+0x2b4>
 8000e62:	458e      	cmp	lr, r1
 8000e64:	d96a      	bls.n	8000f3c <__udivmoddi4+0x2b4>
 8000e66:	3802      	subs	r0, #2
 8000e68:	4461      	add	r1, ip
 8000e6a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e6e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e72:	eba1 010e 	sub.w	r1, r1, lr
 8000e76:	42a1      	cmp	r1, r4
 8000e78:	46c8      	mov	r8, r9
 8000e7a:	46a6      	mov	lr, r4
 8000e7c:	d356      	bcc.n	8000f2c <__udivmoddi4+0x2a4>
 8000e7e:	d053      	beq.n	8000f28 <__udivmoddi4+0x2a0>
 8000e80:	b15d      	cbz	r5, 8000e9a <__udivmoddi4+0x212>
 8000e82:	ebb3 0208 	subs.w	r2, r3, r8
 8000e86:	eb61 010e 	sbc.w	r1, r1, lr
 8000e8a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e8e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e92:	40f1      	lsrs	r1, r6
 8000e94:	431f      	orrs	r7, r3
 8000e96:	e9c5 7100 	strd	r7, r1, [r5]
 8000e9a:	2600      	movs	r6, #0
 8000e9c:	4631      	mov	r1, r6
 8000e9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ea2:	f1c2 0320 	rsb	r3, r2, #32
 8000ea6:	40d8      	lsrs	r0, r3
 8000ea8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000eac:	fa21 f303 	lsr.w	r3, r1, r3
 8000eb0:	4091      	lsls	r1, r2
 8000eb2:	4301      	orrs	r1, r0
 8000eb4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eb8:	fa1f fe8c 	uxth.w	lr, ip
 8000ebc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ec0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ec4:	0c0b      	lsrs	r3, r1, #16
 8000ec6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eca:	fb00 f60e 	mul.w	r6, r0, lr
 8000ece:	429e      	cmp	r6, r3
 8000ed0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ed4:	d908      	bls.n	8000ee8 <__udivmoddi4+0x260>
 8000ed6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eda:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000ede:	d22f      	bcs.n	8000f40 <__udivmoddi4+0x2b8>
 8000ee0:	429e      	cmp	r6, r3
 8000ee2:	d92d      	bls.n	8000f40 <__udivmoddi4+0x2b8>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	4463      	add	r3, ip
 8000ee8:	1b9b      	subs	r3, r3, r6
 8000eea:	b289      	uxth	r1, r1
 8000eec:	fbb3 f6f7 	udiv	r6, r3, r7
 8000ef0:	fb07 3316 	mls	r3, r7, r6, r3
 8000ef4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef8:	fb06 f30e 	mul.w	r3, r6, lr
 8000efc:	428b      	cmp	r3, r1
 8000efe:	d908      	bls.n	8000f12 <__udivmoddi4+0x28a>
 8000f00:	eb1c 0101 	adds.w	r1, ip, r1
 8000f04:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000f08:	d216      	bcs.n	8000f38 <__udivmoddi4+0x2b0>
 8000f0a:	428b      	cmp	r3, r1
 8000f0c:	d914      	bls.n	8000f38 <__udivmoddi4+0x2b0>
 8000f0e:	3e02      	subs	r6, #2
 8000f10:	4461      	add	r1, ip
 8000f12:	1ac9      	subs	r1, r1, r3
 8000f14:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f18:	e738      	b.n	8000d8c <__udivmoddi4+0x104>
 8000f1a:	462e      	mov	r6, r5
 8000f1c:	4628      	mov	r0, r5
 8000f1e:	e705      	b.n	8000d2c <__udivmoddi4+0xa4>
 8000f20:	4606      	mov	r6, r0
 8000f22:	e6e3      	b.n	8000cec <__udivmoddi4+0x64>
 8000f24:	4618      	mov	r0, r3
 8000f26:	e6f8      	b.n	8000d1a <__udivmoddi4+0x92>
 8000f28:	454b      	cmp	r3, r9
 8000f2a:	d2a9      	bcs.n	8000e80 <__udivmoddi4+0x1f8>
 8000f2c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f30:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f34:	3801      	subs	r0, #1
 8000f36:	e7a3      	b.n	8000e80 <__udivmoddi4+0x1f8>
 8000f38:	4646      	mov	r6, r8
 8000f3a:	e7ea      	b.n	8000f12 <__udivmoddi4+0x28a>
 8000f3c:	4620      	mov	r0, r4
 8000f3e:	e794      	b.n	8000e6a <__udivmoddi4+0x1e2>
 8000f40:	4640      	mov	r0, r8
 8000f42:	e7d1      	b.n	8000ee8 <__udivmoddi4+0x260>
 8000f44:	46d0      	mov	r8, sl
 8000f46:	e77b      	b.n	8000e40 <__udivmoddi4+0x1b8>
 8000f48:	3b02      	subs	r3, #2
 8000f4a:	4461      	add	r1, ip
 8000f4c:	e732      	b.n	8000db4 <__udivmoddi4+0x12c>
 8000f4e:	4630      	mov	r0, r6
 8000f50:	e709      	b.n	8000d66 <__udivmoddi4+0xde>
 8000f52:	4464      	add	r4, ip
 8000f54:	3802      	subs	r0, #2
 8000f56:	e742      	b.n	8000dde <__udivmoddi4+0x156>

08000f58 <__aeabi_idiv0>:
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop

08000f5c <ADXL_init>:
#include "string.h"
I2C_HandleTypeDef *_adxl_i2c;
readings *_adxl_data;
uint16_t scale = 0;
uint8_t _adxl_timeout = 10;
uint8_t ADXL_init(I2C_HandleTypeDef *i2c, readings *data) {
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b082      	sub	sp, #8
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
 8000f64:	6039      	str	r1, [r7, #0]
	_adxl_i2c = i2c;
 8000f66:	4a18      	ldr	r2, [pc, #96]	; (8000fc8 <ADXL_init+0x6c>)
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	6013      	str	r3, [r2, #0]
	_adxl_data = data;
 8000f6c:	4a17      	ldr	r2, [pc, #92]	; (8000fcc <ADXL_init+0x70>)
 8000f6e:	683b      	ldr	r3, [r7, #0]
 8000f70:	6013      	str	r3, [r2, #0]
	log_s_wnl("ADXL345 started---");
 8000f72:	4817      	ldr	r0, [pc, #92]	; (8000fd0 <ADXL_init+0x74>)
 8000f74:	f000 fd0a 	bl	800198c <log_s_wnl>
	if (ADXL_ReadReg(ADXL345_DEVID) == 0xE5) {
 8000f78:	2000      	movs	r0, #0
 8000f7a:	f000 f84f 	bl	800101c <ADXL_ReadReg>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	2be5      	cmp	r3, #229	; 0xe5
 8000f82:	d114      	bne.n	8000fae <ADXL_init+0x52>
		log_s_int("ok with id",ADXL_ReadReg(ADXL345_DEVID));
 8000f84:	2000      	movs	r0, #0
 8000f86:	f000 f849 	bl	800101c <ADXL_ReadReg>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	4811      	ldr	r0, [pc, #68]	; (8000fd4 <ADXL_init+0x78>)
 8000f90:	f000 fd14 	bl	80019bc <log_s_int>
	} else {
		log_s_int("ERROR with id", ADXL_ReadReg(ADXL345_DEVID));
		return 1;
	}
	_adxl_data->adxl345.scale = 2 * (1 << (7 - ADXL_get_range()));
 8000f94:	f000 f882 	bl	800109c <ADXL_get_range>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	f1c3 0307 	rsb	r3, r3, #7
 8000f9e:	2202      	movs	r2, #2
 8000fa0:	409a      	lsls	r2, r3
 8000fa2:	4b0a      	ldr	r3, [pc, #40]	; (8000fcc <ADXL_init+0x70>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	b292      	uxth	r2, r2
 8000fa8:	82da      	strh	r2, [r3, #22]
	return 0;
 8000faa:	2300      	movs	r3, #0
 8000fac:	e008      	b.n	8000fc0 <ADXL_init+0x64>
		log_s_int("ERROR with id", ADXL_ReadReg(ADXL345_DEVID));
 8000fae:	2000      	movs	r0, #0
 8000fb0:	f000 f834 	bl	800101c <ADXL_ReadReg>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	4619      	mov	r1, r3
 8000fb8:	4807      	ldr	r0, [pc, #28]	; (8000fd8 <ADXL_init+0x7c>)
 8000fba:	f000 fcff 	bl	80019bc <log_s_int>
		return 1;
 8000fbe:	2301      	movs	r3, #1
}
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	3708      	adds	r7, #8
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bd80      	pop	{r7, pc}
 8000fc8:	20000214 	.word	0x20000214
 8000fcc:	20000218 	.word	0x20000218
 8000fd0:	08012b90 	.word	0x08012b90
 8000fd4:	08012ba4 	.word	0x08012ba4
 8000fd8:	08012bb0 	.word	0x08012bb0

08000fdc <ADXL_WriteReg>:

void ADXL_WriteReg(uint8_t reg, uint8_t cmd) {
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b086      	sub	sp, #24
 8000fe0:	af02      	add	r7, sp, #8
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	460a      	mov	r2, r1
 8000fe6:	71fb      	strb	r3, [r7, #7]
 8000fe8:	4613      	mov	r3, r2
 8000fea:	71bb      	strb	r3, [r7, #6]
	uint8_t arr[2] = { reg, cmd };
 8000fec:	79fb      	ldrb	r3, [r7, #7]
 8000fee:	733b      	strb	r3, [r7, #12]
 8000ff0:	79bb      	ldrb	r3, [r7, #6]
 8000ff2:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(_adxl_i2c, ADXL_ADDR << 1, arr, 2, _adxl_timeout);
 8000ff4:	4b07      	ldr	r3, [pc, #28]	; (8001014 <ADXL_WriteReg+0x38>)
 8000ff6:	6818      	ldr	r0, [r3, #0]
 8000ff8:	4b07      	ldr	r3, [pc, #28]	; (8001018 <ADXL_WriteReg+0x3c>)
 8000ffa:	781b      	ldrb	r3, [r3, #0]
 8000ffc:	f107 020c 	add.w	r2, r7, #12
 8001000:	9300      	str	r3, [sp, #0]
 8001002:	2302      	movs	r3, #2
 8001004:	21a6      	movs	r1, #166	; 0xa6
 8001006:	f005 f8e1 	bl	80061cc <HAL_I2C_Master_Transmit>
}
 800100a:	bf00      	nop
 800100c:	3710      	adds	r7, #16
 800100e:	46bd      	mov	sp, r7
 8001010:	bd80      	pop	{r7, pc}
 8001012:	bf00      	nop
 8001014:	20000214 	.word	0x20000214
 8001018:	20000000 	.word	0x20000000

0800101c <ADXL_ReadReg>:

uint8_t ADXL_ReadReg(uint8_t reg) {
 800101c:	b580      	push	{r7, lr}
 800101e:	b086      	sub	sp, #24
 8001020:	af02      	add	r7, sp, #8
 8001022:	4603      	mov	r3, r0
 8001024:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Master_Transmit(_adxl_i2c, ADXL_ADDR << 1, &reg, 1, _adxl_timeout);
 8001026:	4b0d      	ldr	r3, [pc, #52]	; (800105c <ADXL_ReadReg+0x40>)
 8001028:	6818      	ldr	r0, [r3, #0]
 800102a:	4b0d      	ldr	r3, [pc, #52]	; (8001060 <ADXL_ReadReg+0x44>)
 800102c:	781b      	ldrb	r3, [r3, #0]
 800102e:	1dfa      	adds	r2, r7, #7
 8001030:	9300      	str	r3, [sp, #0]
 8001032:	2301      	movs	r3, #1
 8001034:	21a6      	movs	r1, #166	; 0xa6
 8001036:	f005 f8c9 	bl	80061cc <HAL_I2C_Master_Transmit>
	uint8_t result;
	HAL_I2C_Master_Receive(_adxl_i2c, ADXL_ADDR << 1, &result, 1,
 800103a:	4b08      	ldr	r3, [pc, #32]	; (800105c <ADXL_ReadReg+0x40>)
 800103c:	6818      	ldr	r0, [r3, #0]
 800103e:	4b08      	ldr	r3, [pc, #32]	; (8001060 <ADXL_ReadReg+0x44>)
 8001040:	781b      	ldrb	r3, [r3, #0]
 8001042:	f107 020f 	add.w	r2, r7, #15
 8001046:	9300      	str	r3, [sp, #0]
 8001048:	2301      	movs	r3, #1
 800104a:	21a6      	movs	r1, #166	; 0xa6
 800104c:	f005 f9bc 	bl	80063c8 <HAL_I2C_Master_Receive>
			_adxl_timeout);
	return result;
 8001050:	7bfb      	ldrb	r3, [r7, #15]
	/*uint8_t result;
	 HAL_I2C_Mem_Read (_adxl_i2c, ADXL_ADDR<<1, reg, 1, (uint8_t *)result, 1, 100);
	 return result;*/
}
 8001052:	4618      	mov	r0, r3
 8001054:	3710      	adds	r7, #16
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}
 800105a:	bf00      	nop
 800105c:	20000214 	.word	0x20000214
 8001060:	20000000 	.word	0x20000000

08001064 <ADXL_set_range>:
void ADXL_set_range(ADXLRANGE rng) {
 8001064:	b580      	push	{r7, lr}
 8001066:	b082      	sub	sp, #8
 8001068:	af00      	add	r7, sp, #0
 800106a:	4603      	mov	r3, r0
 800106c:	71fb      	strb	r3, [r7, #7]
	ADXL_WriteReg(ADXL345_REG_DATA_FORMAT,
			(ADXL_ReadReg(ADXL345_REG_DATA_FORMAT) & !0x3) | rng);
 800106e:	2031      	movs	r0, #49	; 0x31
 8001070:	f7ff ffd4 	bl	800101c <ADXL_ReadReg>
	ADXL_WriteReg(ADXL345_REG_DATA_FORMAT,
 8001074:	79fb      	ldrb	r3, [r7, #7]
 8001076:	4619      	mov	r1, r3
 8001078:	2031      	movs	r0, #49	; 0x31
 800107a:	f7ff ffaf 	bl	8000fdc <ADXL_WriteReg>
	_adxl_data->adxl345.scale = 2 * (1 << (7 - rng));
 800107e:	79fb      	ldrb	r3, [r7, #7]
 8001080:	f1c3 0307 	rsb	r3, r3, #7
 8001084:	2202      	movs	r2, #2
 8001086:	409a      	lsls	r2, r3
 8001088:	4b03      	ldr	r3, [pc, #12]	; (8001098 <ADXL_set_range+0x34>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	b292      	uxth	r2, r2
 800108e:	82da      	strh	r2, [r3, #22]
}
 8001090:	bf00      	nop
 8001092:	3708      	adds	r7, #8
 8001094:	46bd      	mov	sp, r7
 8001096:	bd80      	pop	{r7, pc}
 8001098:	20000218 	.word	0x20000218

0800109c <ADXL_get_range>:

uint8_t ADXL_get_range() {
 800109c:	b580      	push	{r7, lr}
 800109e:	af00      	add	r7, sp, #0
	return ADXL_ReadReg(ADXL345_REG_DATA_FORMAT) % 4;
 80010a0:	2031      	movs	r0, #49	; 0x31
 80010a2:	f7ff ffbb 	bl	800101c <ADXL_ReadReg>
 80010a6:	4603      	mov	r3, r0
 80010a8:	f003 0303 	and.w	r3, r3, #3
 80010ac:	b2db      	uxtb	r3, r3
}
 80010ae:	4618      	mov	r0, r3
 80010b0:	bd80      	pop	{r7, pc}

080010b2 <ADXL_set_rate>:

void ADXL_set_rate(ADXLBITRATE rate) {
 80010b2:	b580      	push	{r7, lr}
 80010b4:	b082      	sub	sp, #8
 80010b6:	af00      	add	r7, sp, #0
 80010b8:	4603      	mov	r3, r0
 80010ba:	71fb      	strb	r3, [r7, #7]
	ADXL_WriteReg(ADXL345_REG_BW_RATE,
			(ADXL_ReadReg(ADXL345_REG_DATA_FORMAT) & !0b111) | rate);
 80010bc:	2031      	movs	r0, #49	; 0x31
 80010be:	f7ff ffad 	bl	800101c <ADXL_ReadReg>
	ADXL_WriteReg(ADXL345_REG_BW_RATE,
 80010c2:	79fb      	ldrb	r3, [r7, #7]
 80010c4:	4619      	mov	r1, r3
 80010c6:	202c      	movs	r0, #44	; 0x2c
 80010c8:	f7ff ff88 	bl	8000fdc <ADXL_WriteReg>
}
 80010cc:	bf00      	nop
 80010ce:	3708      	adds	r7, #8
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}

080010d4 <ADXL_power>:
	case HZ3200:
		return 3200;
	}
}

void ADXL_power(uint8_t pw) {
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b082      	sub	sp, #8
 80010d8:	af00      	add	r7, sp, #0
 80010da:	4603      	mov	r3, r0
 80010dc:	71fb      	strb	r3, [r7, #7]
	if (pw == 1) {
 80010de:	79fb      	ldrb	r3, [r7, #7]
 80010e0:	2b01      	cmp	r3, #1
 80010e2:	d10b      	bne.n	80010fc <ADXL_power+0x28>
		ADXL_WriteReg(ADXL345_REG_POWER_CTL, ADXL_ReadReg(
 80010e4:	202d      	movs	r0, #45	; 0x2d
 80010e6:	f7ff ff99 	bl	800101c <ADXL_ReadReg>
 80010ea:	4603      	mov	r3, r0
 80010ec:	f043 0308 	orr.w	r3, r3, #8
 80010f0:	b2db      	uxtb	r3, r3
 80010f2:	4619      	mov	r1, r3
 80010f4:	202d      	movs	r0, #45	; 0x2d
 80010f6:	f7ff ff71 	bl	8000fdc <ADXL_WriteReg>
		ADXL345_REG_POWER_CTL) | ADXL345_BIT_PWR_REG_MEASURE);
	} else {
		ADXL_WriteReg(ADXL345_REG_POWER_CTL, ADXL_ReadReg(
		ADXL345_REG_POWER_CTL) & !ADXL345_BIT_PWR_REG_MEASURE);
	}
}
 80010fa:	e006      	b.n	800110a <ADXL_power+0x36>
		ADXL_WriteReg(ADXL345_REG_POWER_CTL, ADXL_ReadReg(
 80010fc:	202d      	movs	r0, #45	; 0x2d
 80010fe:	f7ff ff8d 	bl	800101c <ADXL_ReadReg>
 8001102:	2100      	movs	r1, #0
 8001104:	202d      	movs	r0, #45	; 0x2d
 8001106:	f7ff ff69 	bl	8000fdc <ADXL_WriteReg>
}
 800110a:	bf00      	nop
 800110c:	3708      	adds	r7, #8
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}

08001112 <ADXL_full_res>:
void ADXL_full_res(uint8_t res) {
 8001112:	b580      	push	{r7, lr}
 8001114:	b082      	sub	sp, #8
 8001116:	af00      	add	r7, sp, #0
 8001118:	4603      	mov	r3, r0
 800111a:	71fb      	strb	r3, [r7, #7]
	if (res == 1) {
 800111c:	79fb      	ldrb	r3, [r7, #7]
 800111e:	2b01      	cmp	r3, #1
 8001120:	d108      	bne.n	8001134 <ADXL_full_res+0x22>
		ADXL_WriteReg(ADXL345_REG_DATA_FORMAT,
 8001122:	2031      	movs	r0, #49	; 0x31
 8001124:	f7ff ff7a 	bl	800101c <ADXL_ReadReg>
 8001128:	4603      	mov	r3, r0
 800112a:	4619      	mov	r1, r3
 800112c:	2031      	movs	r0, #49	; 0x31
 800112e:	f7ff ff55 	bl	8000fdc <ADXL_WriteReg>
				ADXL_ReadReg(ADXL345_REG_DATA_FORMAT) | ADXL345_BIT_FULL_RES_SET);
	} else {
		ADXL_WriteReg(ADXL345_REG_DATA_FORMAT, ADXL_ReadReg(
		ADXL345_REG_DATA_FORMAT) & !ADXL345_BIT_FULL_RES_SET);
	}
}
 8001132:	e00a      	b.n	800114a <ADXL_full_res+0x38>
		ADXL_WriteReg(ADXL345_REG_DATA_FORMAT, ADXL_ReadReg(
 8001134:	2031      	movs	r0, #49	; 0x31
 8001136:	f7ff ff71 	bl	800101c <ADXL_ReadReg>
 800113a:	4603      	mov	r3, r0
 800113c:	f003 0301 	and.w	r3, r3, #1
 8001140:	b2db      	uxtb	r3, r3
 8001142:	4619      	mov	r1, r3
 8001144:	2031      	movs	r0, #49	; 0x31
 8001146:	f7ff ff49 	bl	8000fdc <ADXL_WriteReg>
}
 800114a:	bf00      	nop
 800114c:	3708      	adds	r7, #8
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
	...

08001154 <ADXL_get_data>:

void ADXL_get_data() {
 8001154:	b580      	push	{r7, lr}
 8001156:	b086      	sub	sp, #24
 8001158:	af04      	add	r7, sp, #16
	uint8_t data_rec[6];
	HAL_I2C_Mem_Read(_adxl_i2c, ADXL_ADDR << 1, 0x32, 1, (uint8_t*) data_rec, 6,
 800115a:	4b18      	ldr	r3, [pc, #96]	; (80011bc <ADXL_get_data+0x68>)
 800115c:	6818      	ldr	r0, [r3, #0]
 800115e:	4b18      	ldr	r3, [pc, #96]	; (80011c0 <ADXL_get_data+0x6c>)
 8001160:	781b      	ldrb	r3, [r3, #0]
 8001162:	9302      	str	r3, [sp, #8]
 8001164:	2306      	movs	r3, #6
 8001166:	9301      	str	r3, [sp, #4]
 8001168:	463b      	mov	r3, r7
 800116a:	9300      	str	r3, [sp, #0]
 800116c:	2301      	movs	r3, #1
 800116e:	2232      	movs	r2, #50	; 0x32
 8001170:	21a6      	movs	r1, #166	; 0xa6
 8001172:	f005 fc49 	bl	8006a08 <HAL_I2C_Mem_Read>
			_adxl_timeout);
	_adxl_data->adxl345.ax = ((data_rec[1] << 8) | data_rec[0]);
 8001176:	787b      	ldrb	r3, [r7, #1]
 8001178:	021b      	lsls	r3, r3, #8
 800117a:	b219      	sxth	r1, r3
 800117c:	783b      	ldrb	r3, [r7, #0]
 800117e:	b21a      	sxth	r2, r3
 8001180:	4b10      	ldr	r3, [pc, #64]	; (80011c4 <ADXL_get_data+0x70>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	430a      	orrs	r2, r1
 8001186:	b212      	sxth	r2, r2
 8001188:	821a      	strh	r2, [r3, #16]
	_adxl_data->adxl345.ay = ((data_rec[3] << 8) | data_rec[2]);
 800118a:	78fb      	ldrb	r3, [r7, #3]
 800118c:	021b      	lsls	r3, r3, #8
 800118e:	b219      	sxth	r1, r3
 8001190:	78bb      	ldrb	r3, [r7, #2]
 8001192:	b21a      	sxth	r2, r3
 8001194:	4b0b      	ldr	r3, [pc, #44]	; (80011c4 <ADXL_get_data+0x70>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	430a      	orrs	r2, r1
 800119a:	b212      	sxth	r2, r2
 800119c:	825a      	strh	r2, [r3, #18]
	_adxl_data->adxl345.az = ((data_rec[5] << 8) | data_rec[4]);
 800119e:	797b      	ldrb	r3, [r7, #5]
 80011a0:	021b      	lsls	r3, r3, #8
 80011a2:	b219      	sxth	r1, r3
 80011a4:	793b      	ldrb	r3, [r7, #4]
 80011a6:	b21a      	sxth	r2, r3
 80011a8:	4b06      	ldr	r3, [pc, #24]	; (80011c4 <ADXL_get_data+0x70>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	430a      	orrs	r2, r1
 80011ae:	b212      	sxth	r2, r2
 80011b0:	829a      	strh	r2, [r3, #20]
}
 80011b2:	bf00      	nop
 80011b4:	3708      	adds	r7, #8
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	20000214 	.word	0x20000214
 80011c0:	20000000 	.word	0x20000000
 80011c4:	20000218 	.word	0x20000218

080011c8 <adxl_check_connection>:
uint8_t adxl_check_connection(){
 80011c8:	b580      	push	{r7, lr}
 80011ca:	af00      	add	r7, sp, #0
	return ADXL_ReadReg(ADXL345_DEVID) == 0xE5;
 80011cc:	2000      	movs	r0, #0
 80011ce:	f7ff ff25 	bl	800101c <ADXL_ReadReg>
 80011d2:	4603      	mov	r3, r0
 80011d4:	2be5      	cmp	r3, #229	; 0xe5
 80011d6:	bf0c      	ite	eq
 80011d8:	2301      	moveq	r3, #1
 80011da:	2300      	movne	r3, #0
 80011dc:	b2db      	uxtb	r3, r3
}
 80011de:	4618      	mov	r0, r3
 80011e0:	bd80      	pop	{r7, pc}
	...

080011e4 <BMP180_init>:
		0xb7, 0xb9, 0xbb, 0xbd, 0xbf };

BMP180_SETTINGS _calib_data;
BMP180_REGS _regs;

uint8_t BMP180_init(I2C_HandleTypeDef *i2c, readings *data) {
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b082      	sub	sp, #8
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
 80011ec:	6039      	str	r1, [r7, #0]
	_bmp_i2c = i2c;
 80011ee:	4a0e      	ldr	r2, [pc, #56]	; (8001228 <BMP180_init+0x44>)
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	6013      	str	r3, [r2, #0]
	_bmp_data = data;
 80011f4:	4a0d      	ldr	r2, [pc, #52]	; (800122c <BMP180_init+0x48>)
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	6013      	str	r3, [r2, #0]
	log_s_wnl("BMP180 started---");
 80011fa:	480d      	ldr	r0, [pc, #52]	; (8001230 <BMP180_init+0x4c>)
 80011fc:	f000 fbc6 	bl	800198c <log_s_wnl>
	if (BMP180_ReadReg(BMP180_GET_ID_REG) == BMP180_CHIP_ID) {
 8001200:	20d0      	movs	r0, #208	; 0xd0
 8001202:	f000 f83b 	bl	800127c <BMP180_ReadReg>
 8001206:	4603      	mov	r3, r0
 8001208:	2b55      	cmp	r3, #85	; 0x55
 800120a:	d104      	bne.n	8001216 <BMP180_init+0x32>
		log_s("ok");
 800120c:	4809      	ldr	r0, [pc, #36]	; (8001234 <BMP180_init+0x50>)
 800120e:	f000 fb9b 	bl	8001948 <log_s>
	} else {
		log_s("ERROR");
		return 1;
	}
	return 0;
 8001212:	2300      	movs	r3, #0
 8001214:	e003      	b.n	800121e <BMP180_init+0x3a>
		log_s("ERROR");
 8001216:	4808      	ldr	r0, [pc, #32]	; (8001238 <BMP180_init+0x54>)
 8001218:	f000 fb96 	bl	8001948 <log_s>
		return 1;
 800121c:	2301      	movs	r3, #1
}
 800121e:	4618      	mov	r0, r3
 8001220:	3708      	adds	r7, #8
 8001222:	46bd      	mov	sp, r7
 8001224:	bd80      	pop	{r7, pc}
 8001226:	bf00      	nop
 8001228:	2000021c 	.word	0x2000021c
 800122c:	20000220 	.word	0x20000220
 8001230:	08012bc0 	.word	0x08012bc0
 8001234:	08012bd4 	.word	0x08012bd4
 8001238:	08012bd8 	.word	0x08012bd8

0800123c <BMP180_WriteReg>:

void BMP180_WriteReg(uint8_t reg, uint8_t cmd) {
 800123c:	b580      	push	{r7, lr}
 800123e:	b086      	sub	sp, #24
 8001240:	af02      	add	r7, sp, #8
 8001242:	4603      	mov	r3, r0
 8001244:	460a      	mov	r2, r1
 8001246:	71fb      	strb	r3, [r7, #7]
 8001248:	4613      	mov	r3, r2
 800124a:	71bb      	strb	r3, [r7, #6]
	uint8_t arr[2] = { reg, cmd };
 800124c:	79fb      	ldrb	r3, [r7, #7]
 800124e:	733b      	strb	r3, [r7, #12]
 8001250:	79bb      	ldrb	r3, [r7, #6]
 8001252:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(_bmp_i2c, BMP180_ADDR << 1, arr, 2, _bmp_timeout);
 8001254:	4b07      	ldr	r3, [pc, #28]	; (8001274 <BMP180_WriteReg+0x38>)
 8001256:	6818      	ldr	r0, [r3, #0]
 8001258:	4b07      	ldr	r3, [pc, #28]	; (8001278 <BMP180_WriteReg+0x3c>)
 800125a:	781b      	ldrb	r3, [r3, #0]
 800125c:	f107 020c 	add.w	r2, r7, #12
 8001260:	9300      	str	r3, [sp, #0]
 8001262:	2302      	movs	r3, #2
 8001264:	21ee      	movs	r1, #238	; 0xee
 8001266:	f004 ffb1 	bl	80061cc <HAL_I2C_Master_Transmit>
}
 800126a:	bf00      	nop
 800126c:	3710      	adds	r7, #16
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	2000021c 	.word	0x2000021c
 8001278:	20000001 	.word	0x20000001

0800127c <BMP180_ReadReg>:

uint8_t BMP180_ReadReg(uint8_t reg) {
 800127c:	b580      	push	{r7, lr}
 800127e:	b086      	sub	sp, #24
 8001280:	af02      	add	r7, sp, #8
 8001282:	4603      	mov	r3, r0
 8001284:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Master_Transmit(_bmp_i2c, BMP180_ADDR << 1, &reg, 1, _bmp_timeout);
 8001286:	4b0d      	ldr	r3, [pc, #52]	; (80012bc <BMP180_ReadReg+0x40>)
 8001288:	6818      	ldr	r0, [r3, #0]
 800128a:	4b0d      	ldr	r3, [pc, #52]	; (80012c0 <BMP180_ReadReg+0x44>)
 800128c:	781b      	ldrb	r3, [r3, #0]
 800128e:	1dfa      	adds	r2, r7, #7
 8001290:	9300      	str	r3, [sp, #0]
 8001292:	2301      	movs	r3, #1
 8001294:	21ee      	movs	r1, #238	; 0xee
 8001296:	f004 ff99 	bl	80061cc <HAL_I2C_Master_Transmit>
	uint8_t result;
	HAL_I2C_Master_Receive(_bmp_i2c, BMP180_ADDR << 1, &result, 1,
 800129a:	4b08      	ldr	r3, [pc, #32]	; (80012bc <BMP180_ReadReg+0x40>)
 800129c:	6818      	ldr	r0, [r3, #0]
 800129e:	4b08      	ldr	r3, [pc, #32]	; (80012c0 <BMP180_ReadReg+0x44>)
 80012a0:	781b      	ldrb	r3, [r3, #0]
 80012a2:	f107 020f 	add.w	r2, r7, #15
 80012a6:	9300      	str	r3, [sp, #0]
 80012a8:	2301      	movs	r3, #1
 80012aa:	21ee      	movs	r1, #238	; 0xee
 80012ac:	f005 f88c 	bl	80063c8 <HAL_I2C_Master_Receive>
			_bmp_timeout);
	return result;
 80012b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80012b2:	4618      	mov	r0, r3
 80012b4:	3710      	adds	r7, #16
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	2000021c 	.word	0x2000021c
 80012c0:	20000001 	.word	0x20000001

080012c4 <BMP180_set_oss>:

int16_t _raw_t;
uint32_t _raw_p;

uint8_t _oss = 0;
void BMP180_set_oss(uint8_t oss) {
 80012c4:	b480      	push	{r7}
 80012c6:	b083      	sub	sp, #12
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	4603      	mov	r3, r0
 80012cc:	71fb      	strb	r3, [r7, #7]
	_oss = oss;
 80012ce:	4a04      	ldr	r2, [pc, #16]	; (80012e0 <BMP180_set_oss+0x1c>)
 80012d0:	79fb      	ldrb	r3, [r7, #7]
 80012d2:	7013      	strb	r3, [r2, #0]
}
 80012d4:	bf00      	nop
 80012d6:	370c      	adds	r7, #12
 80012d8:	46bd      	mov	sp, r7
 80012da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012de:	4770      	bx	lr
 80012e0:	20000240 	.word	0x20000240

080012e4 <_oss_delay>:

void _oss_delay() {
 80012e4:	b580      	push	{r7, lr}
 80012e6:	af00      	add	r7, sp, #0
	if (_oss == 0) {
 80012e8:	4b10      	ldr	r3, [pc, #64]	; (800132c <_oss_delay+0x48>)
 80012ea:	781b      	ldrb	r3, [r3, #0]
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d103      	bne.n	80012f8 <_oss_delay+0x14>
		HAL_Delay(5);
 80012f0:	2005      	movs	r0, #5
 80012f2:	f004 fa39 	bl	8005768 <HAL_Delay>
	} else if (_oss == 2) {
		HAL_Delay(14);
	} else if (_oss == 3) {
		HAL_Delay(26);
	}
}
 80012f6:	e016      	b.n	8001326 <_oss_delay+0x42>
	} else if (_oss == 1) {
 80012f8:	4b0c      	ldr	r3, [pc, #48]	; (800132c <_oss_delay+0x48>)
 80012fa:	781b      	ldrb	r3, [r3, #0]
 80012fc:	2b01      	cmp	r3, #1
 80012fe:	d103      	bne.n	8001308 <_oss_delay+0x24>
		HAL_Delay(8);
 8001300:	2008      	movs	r0, #8
 8001302:	f004 fa31 	bl	8005768 <HAL_Delay>
}
 8001306:	e00e      	b.n	8001326 <_oss_delay+0x42>
	} else if (_oss == 2) {
 8001308:	4b08      	ldr	r3, [pc, #32]	; (800132c <_oss_delay+0x48>)
 800130a:	781b      	ldrb	r3, [r3, #0]
 800130c:	2b02      	cmp	r3, #2
 800130e:	d103      	bne.n	8001318 <_oss_delay+0x34>
		HAL_Delay(14);
 8001310:	200e      	movs	r0, #14
 8001312:	f004 fa29 	bl	8005768 <HAL_Delay>
}
 8001316:	e006      	b.n	8001326 <_oss_delay+0x42>
	} else if (_oss == 3) {
 8001318:	4b04      	ldr	r3, [pc, #16]	; (800132c <_oss_delay+0x48>)
 800131a:	781b      	ldrb	r3, [r3, #0]
 800131c:	2b03      	cmp	r3, #3
 800131e:	d102      	bne.n	8001326 <_oss_delay+0x42>
		HAL_Delay(26);
 8001320:	201a      	movs	r0, #26
 8001322:	f004 fa21 	bl	8005768 <HAL_Delay>
}
 8001326:	bf00      	nop
 8001328:	bd80      	pop	{r7, pc}
 800132a:	bf00      	nop
 800132c:	20000240 	.word	0x20000240

08001330 <BMP180_get_calibration_coefficients>:

void BMP180_get_calibration_coefficients() {
 8001330:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001332:	f5ad 7d57 	sub.w	sp, sp, #860	; 0x35c
 8001336:	af0a      	add	r7, sp, #40	; 0x28
	_calib_data.AC1 = (BMP180_ReadReg(BMP180_AC1_MSB) << 8)
 8001338:	20aa      	movs	r0, #170	; 0xaa
 800133a:	f7ff ff9f 	bl	800127c <BMP180_ReadReg>
 800133e:	4603      	mov	r3, r0
 8001340:	021b      	lsls	r3, r3, #8
			| BMP180_ReadReg(BMP180_AC1_LSB);
 8001342:	b21c      	sxth	r4, r3
 8001344:	20ab      	movs	r0, #171	; 0xab
 8001346:	f7ff ff99 	bl	800127c <BMP180_ReadReg>
 800134a:	4603      	mov	r3, r0
 800134c:	b21b      	sxth	r3, r3
 800134e:	4323      	orrs	r3, r4
 8001350:	b21a      	sxth	r2, r3
	_calib_data.AC1 = (BMP180_ReadReg(BMP180_AC1_MSB) << 8)
 8001352:	4b70      	ldr	r3, [pc, #448]	; (8001514 <BMP180_get_calibration_coefficients+0x1e4>)
 8001354:	801a      	strh	r2, [r3, #0]
	_calib_data.AC2 = (BMP180_ReadReg(BMP180_AC2_MSB) << 8)
 8001356:	20ac      	movs	r0, #172	; 0xac
 8001358:	f7ff ff90 	bl	800127c <BMP180_ReadReg>
 800135c:	4603      	mov	r3, r0
 800135e:	021b      	lsls	r3, r3, #8
			| BMP180_ReadReg(BMP180_AC2_LSB);
 8001360:	b21c      	sxth	r4, r3
 8001362:	20ad      	movs	r0, #173	; 0xad
 8001364:	f7ff ff8a 	bl	800127c <BMP180_ReadReg>
 8001368:	4603      	mov	r3, r0
 800136a:	b21b      	sxth	r3, r3
 800136c:	4323      	orrs	r3, r4
 800136e:	b21a      	sxth	r2, r3
	_calib_data.AC2 = (BMP180_ReadReg(BMP180_AC2_MSB) << 8)
 8001370:	4b68      	ldr	r3, [pc, #416]	; (8001514 <BMP180_get_calibration_coefficients+0x1e4>)
 8001372:	805a      	strh	r2, [r3, #2]
	_calib_data.AC3 = (BMP180_ReadReg(BMP180_AC3_MSB) << 8)
 8001374:	20ae      	movs	r0, #174	; 0xae
 8001376:	f7ff ff81 	bl	800127c <BMP180_ReadReg>
 800137a:	4603      	mov	r3, r0
 800137c:	021b      	lsls	r3, r3, #8
			| BMP180_ReadReg(BMP180_AC3_LSB);
 800137e:	b21c      	sxth	r4, r3
 8001380:	20af      	movs	r0, #175	; 0xaf
 8001382:	f7ff ff7b 	bl	800127c <BMP180_ReadReg>
 8001386:	4603      	mov	r3, r0
 8001388:	b21b      	sxth	r3, r3
 800138a:	4323      	orrs	r3, r4
 800138c:	b21a      	sxth	r2, r3
	_calib_data.AC3 = (BMP180_ReadReg(BMP180_AC3_MSB) << 8)
 800138e:	4b61      	ldr	r3, [pc, #388]	; (8001514 <BMP180_get_calibration_coefficients+0x1e4>)
 8001390:	809a      	strh	r2, [r3, #4]
	_calib_data.AC4 = (BMP180_ReadReg(BMP180_AC4_MSB) << 8)
 8001392:	20b0      	movs	r0, #176	; 0xb0
 8001394:	f7ff ff72 	bl	800127c <BMP180_ReadReg>
 8001398:	4603      	mov	r3, r0
 800139a:	021b      	lsls	r3, r3, #8
			| BMP180_ReadReg(BMP180_AC4_LSB);
 800139c:	b21c      	sxth	r4, r3
 800139e:	20b1      	movs	r0, #177	; 0xb1
 80013a0:	f7ff ff6c 	bl	800127c <BMP180_ReadReg>
 80013a4:	4603      	mov	r3, r0
 80013a6:	b21b      	sxth	r3, r3
 80013a8:	4323      	orrs	r3, r4
 80013aa:	b21b      	sxth	r3, r3
 80013ac:	b29a      	uxth	r2, r3
	_calib_data.AC4 = (BMP180_ReadReg(BMP180_AC4_MSB) << 8)
 80013ae:	4b59      	ldr	r3, [pc, #356]	; (8001514 <BMP180_get_calibration_coefficients+0x1e4>)
 80013b0:	80da      	strh	r2, [r3, #6]
	_calib_data.AC5 = (BMP180_ReadReg(BMP180_AC5_MSB) << 8)
 80013b2:	20b2      	movs	r0, #178	; 0xb2
 80013b4:	f7ff ff62 	bl	800127c <BMP180_ReadReg>
 80013b8:	4603      	mov	r3, r0
 80013ba:	021b      	lsls	r3, r3, #8
			| BMP180_ReadReg(BMP180_AC5_LSB);
 80013bc:	b21c      	sxth	r4, r3
 80013be:	20b3      	movs	r0, #179	; 0xb3
 80013c0:	f7ff ff5c 	bl	800127c <BMP180_ReadReg>
 80013c4:	4603      	mov	r3, r0
 80013c6:	b21b      	sxth	r3, r3
 80013c8:	4323      	orrs	r3, r4
 80013ca:	b21b      	sxth	r3, r3
 80013cc:	b29a      	uxth	r2, r3
	_calib_data.AC5 = (BMP180_ReadReg(BMP180_AC5_MSB) << 8)
 80013ce:	4b51      	ldr	r3, [pc, #324]	; (8001514 <BMP180_get_calibration_coefficients+0x1e4>)
 80013d0:	811a      	strh	r2, [r3, #8]
	_calib_data.AC6 = (BMP180_ReadReg(BMP180_AC6_MSB) << 8)
 80013d2:	20b4      	movs	r0, #180	; 0xb4
 80013d4:	f7ff ff52 	bl	800127c <BMP180_ReadReg>
 80013d8:	4603      	mov	r3, r0
 80013da:	021b      	lsls	r3, r3, #8
			| BMP180_ReadReg(BMP180_AC6_LSB);
 80013dc:	b21c      	sxth	r4, r3
 80013de:	20b5      	movs	r0, #181	; 0xb5
 80013e0:	f7ff ff4c 	bl	800127c <BMP180_ReadReg>
 80013e4:	4603      	mov	r3, r0
 80013e6:	b21b      	sxth	r3, r3
 80013e8:	4323      	orrs	r3, r4
 80013ea:	b21b      	sxth	r3, r3
 80013ec:	b29a      	uxth	r2, r3
	_calib_data.AC6 = (BMP180_ReadReg(BMP180_AC6_MSB) << 8)
 80013ee:	4b49      	ldr	r3, [pc, #292]	; (8001514 <BMP180_get_calibration_coefficients+0x1e4>)
 80013f0:	815a      	strh	r2, [r3, #10]
	_calib_data.B1 = (BMP180_ReadReg(BMP180_B1_MSB) << 8)
 80013f2:	20b6      	movs	r0, #182	; 0xb6
 80013f4:	f7ff ff42 	bl	800127c <BMP180_ReadReg>
 80013f8:	4603      	mov	r3, r0
 80013fa:	021b      	lsls	r3, r3, #8
			| BMP180_ReadReg(BMP180_B1_LSB);
 80013fc:	b21c      	sxth	r4, r3
 80013fe:	20b7      	movs	r0, #183	; 0xb7
 8001400:	f7ff ff3c 	bl	800127c <BMP180_ReadReg>
 8001404:	4603      	mov	r3, r0
 8001406:	b21b      	sxth	r3, r3
 8001408:	4323      	orrs	r3, r4
 800140a:	b21a      	sxth	r2, r3
	_calib_data.B1 = (BMP180_ReadReg(BMP180_B1_MSB) << 8)
 800140c:	4b41      	ldr	r3, [pc, #260]	; (8001514 <BMP180_get_calibration_coefficients+0x1e4>)
 800140e:	819a      	strh	r2, [r3, #12]
	_calib_data.B2 = (BMP180_ReadReg(BMP180_B2_MSB) << 8)
 8001410:	20b8      	movs	r0, #184	; 0xb8
 8001412:	f7ff ff33 	bl	800127c <BMP180_ReadReg>
 8001416:	4603      	mov	r3, r0
 8001418:	021b      	lsls	r3, r3, #8
			| BMP180_ReadReg(BMP180_B1_LSB);
 800141a:	b21c      	sxth	r4, r3
 800141c:	20b7      	movs	r0, #183	; 0xb7
 800141e:	f7ff ff2d 	bl	800127c <BMP180_ReadReg>
 8001422:	4603      	mov	r3, r0
 8001424:	b21b      	sxth	r3, r3
 8001426:	4323      	orrs	r3, r4
 8001428:	b21a      	sxth	r2, r3
	_calib_data.B2 = (BMP180_ReadReg(BMP180_B2_MSB) << 8)
 800142a:	4b3a      	ldr	r3, [pc, #232]	; (8001514 <BMP180_get_calibration_coefficients+0x1e4>)
 800142c:	81da      	strh	r2, [r3, #14]
	_calib_data.MB = (BMP180_ReadReg(BMP180_MB_MSB) << 8)
 800142e:	20ba      	movs	r0, #186	; 0xba
 8001430:	f7ff ff24 	bl	800127c <BMP180_ReadReg>
 8001434:	4603      	mov	r3, r0
 8001436:	021b      	lsls	r3, r3, #8
			| BMP180_ReadReg(BMP180_MB_LSB);
 8001438:	b21c      	sxth	r4, r3
 800143a:	20bb      	movs	r0, #187	; 0xbb
 800143c:	f7ff ff1e 	bl	800127c <BMP180_ReadReg>
 8001440:	4603      	mov	r3, r0
 8001442:	b21b      	sxth	r3, r3
 8001444:	4323      	orrs	r3, r4
 8001446:	b21a      	sxth	r2, r3
	_calib_data.MB = (BMP180_ReadReg(BMP180_MB_MSB) << 8)
 8001448:	4b32      	ldr	r3, [pc, #200]	; (8001514 <BMP180_get_calibration_coefficients+0x1e4>)
 800144a:	821a      	strh	r2, [r3, #16]
	_calib_data.MC = (BMP180_ReadReg(BMP180_MC_MSB) << 8)
 800144c:	20bc      	movs	r0, #188	; 0xbc
 800144e:	f7ff ff15 	bl	800127c <BMP180_ReadReg>
 8001452:	4603      	mov	r3, r0
 8001454:	021b      	lsls	r3, r3, #8
			| BMP180_ReadReg(BMP180_MC_LSB);
 8001456:	b21c      	sxth	r4, r3
 8001458:	20bd      	movs	r0, #189	; 0xbd
 800145a:	f7ff ff0f 	bl	800127c <BMP180_ReadReg>
 800145e:	4603      	mov	r3, r0
 8001460:	b21b      	sxth	r3, r3
 8001462:	4323      	orrs	r3, r4
 8001464:	b21a      	sxth	r2, r3
	_calib_data.MC = (BMP180_ReadReg(BMP180_MC_MSB) << 8)
 8001466:	4b2b      	ldr	r3, [pc, #172]	; (8001514 <BMP180_get_calibration_coefficients+0x1e4>)
 8001468:	825a      	strh	r2, [r3, #18]
	_calib_data.MD = (BMP180_ReadReg(BMP180_MD_MSB) << 8)
 800146a:	20be      	movs	r0, #190	; 0xbe
 800146c:	f7ff ff06 	bl	800127c <BMP180_ReadReg>
 8001470:	4603      	mov	r3, r0
 8001472:	021b      	lsls	r3, r3, #8
			| BMP180_ReadReg(BMP180_MD_LSB);
 8001474:	b21c      	sxth	r4, r3
 8001476:	20bf      	movs	r0, #191	; 0xbf
 8001478:	f7ff ff00 	bl	800127c <BMP180_ReadReg>
 800147c:	4603      	mov	r3, r0
 800147e:	b21b      	sxth	r3, r3
 8001480:	4323      	orrs	r3, r4
 8001482:	b21a      	sxth	r2, r3
	_calib_data.MD = (BMP180_ReadReg(BMP180_MD_MSB) << 8)
 8001484:	4b23      	ldr	r3, [pc, #140]	; (8001514 <BMP180_get_calibration_coefficients+0x1e4>)
 8001486:	829a      	strh	r2, [r3, #20]
	char *test[200];
	sprintf((char*) test, "Calib coef:%d %d %d %d %d %d %d %d %d %d %d",
			_calib_data.AC1, _calib_data.AC2, _calib_data.AC3, _calib_data.AC4,
 8001488:	4b22      	ldr	r3, [pc, #136]	; (8001514 <BMP180_get_calibration_coefficients+0x1e4>)
 800148a:	f9b3 3000 	ldrsh.w	r3, [r3]
	sprintf((char*) test, "Calib coef:%d %d %d %d %d %d %d %d %d %d %d",
 800148e:	469c      	mov	ip, r3
			_calib_data.AC1, _calib_data.AC2, _calib_data.AC3, _calib_data.AC4,
 8001490:	4b20      	ldr	r3, [pc, #128]	; (8001514 <BMP180_get_calibration_coefficients+0x1e4>)
 8001492:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
	sprintf((char*) test, "Calib coef:%d %d %d %d %d %d %d %d %d %d %d",
 8001496:	469e      	mov	lr, r3
			_calib_data.AC1, _calib_data.AC2, _calib_data.AC3, _calib_data.AC4,
 8001498:	4b1e      	ldr	r3, [pc, #120]	; (8001514 <BMP180_get_calibration_coefficients+0x1e4>)
 800149a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
	sprintf((char*) test, "Calib coef:%d %d %d %d %d %d %d %d %d %d %d",
 800149e:	461a      	mov	r2, r3
			_calib_data.AC1, _calib_data.AC2, _calib_data.AC3, _calib_data.AC4,
 80014a0:	4b1c      	ldr	r3, [pc, #112]	; (8001514 <BMP180_get_calibration_coefficients+0x1e4>)
 80014a2:	88db      	ldrh	r3, [r3, #6]
	sprintf((char*) test, "Calib coef:%d %d %d %d %d %d %d %d %d %d %d",
 80014a4:	4619      	mov	r1, r3
			_calib_data.AC5, _calib_data.AC6, _calib_data.B1, _calib_data.B1,
 80014a6:	4b1b      	ldr	r3, [pc, #108]	; (8001514 <BMP180_get_calibration_coefficients+0x1e4>)
 80014a8:	891b      	ldrh	r3, [r3, #8]
	sprintf((char*) test, "Calib coef:%d %d %d %d %d %d %d %d %d %d %d",
 80014aa:	461c      	mov	r4, r3
			_calib_data.AC5, _calib_data.AC6, _calib_data.B1, _calib_data.B1,
 80014ac:	4b19      	ldr	r3, [pc, #100]	; (8001514 <BMP180_get_calibration_coefficients+0x1e4>)
 80014ae:	895b      	ldrh	r3, [r3, #10]
	sprintf((char*) test, "Calib coef:%d %d %d %d %d %d %d %d %d %d %d",
 80014b0:	461d      	mov	r5, r3
			_calib_data.AC5, _calib_data.AC6, _calib_data.B1, _calib_data.B1,
 80014b2:	4b18      	ldr	r3, [pc, #96]	; (8001514 <BMP180_get_calibration_coefficients+0x1e4>)
 80014b4:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
	sprintf((char*) test, "Calib coef:%d %d %d %d %d %d %d %d %d %d %d",
 80014b8:	461e      	mov	r6, r3
			_calib_data.AC5, _calib_data.AC6, _calib_data.B1, _calib_data.B1,
 80014ba:	4b16      	ldr	r3, [pc, #88]	; (8001514 <BMP180_get_calibration_coefficients+0x1e4>)
 80014bc:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
	sprintf((char*) test, "Calib coef:%d %d %d %d %d %d %d %d %d %d %d",
 80014c0:	60fb      	str	r3, [r7, #12]
			_calib_data.MB, _calib_data.MC, _calib_data.MD);
 80014c2:	4b14      	ldr	r3, [pc, #80]	; (8001514 <BMP180_get_calibration_coefficients+0x1e4>)
 80014c4:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
	sprintf((char*) test, "Calib coef:%d %d %d %d %d %d %d %d %d %d %d",
 80014c8:	60bb      	str	r3, [r7, #8]
			_calib_data.MB, _calib_data.MC, _calib_data.MD);
 80014ca:	4b12      	ldr	r3, [pc, #72]	; (8001514 <BMP180_get_calibration_coefficients+0x1e4>)
 80014cc:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
	sprintf((char*) test, "Calib coef:%d %d %d %d %d %d %d %d %d %d %d",
 80014d0:	607b      	str	r3, [r7, #4]
			_calib_data.MB, _calib_data.MC, _calib_data.MD);
 80014d2:	4b10      	ldr	r3, [pc, #64]	; (8001514 <BMP180_get_calibration_coefficients+0x1e4>)
 80014d4:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
	sprintf((char*) test, "Calib coef:%d %d %d %d %d %d %d %d %d %d %d",
 80014d8:	f107 0010 	add.w	r0, r7, #16
 80014dc:	9308      	str	r3, [sp, #32]
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	9307      	str	r3, [sp, #28]
 80014e2:	68bb      	ldr	r3, [r7, #8]
 80014e4:	9306      	str	r3, [sp, #24]
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	9305      	str	r3, [sp, #20]
 80014ea:	9604      	str	r6, [sp, #16]
 80014ec:	9503      	str	r5, [sp, #12]
 80014ee:	9402      	str	r4, [sp, #8]
 80014f0:	9101      	str	r1, [sp, #4]
 80014f2:	9200      	str	r2, [sp, #0]
 80014f4:	4673      	mov	r3, lr
 80014f6:	4662      	mov	r2, ip
 80014f8:	4907      	ldr	r1, [pc, #28]	; (8001518 <BMP180_get_calibration_coefficients+0x1e8>)
 80014fa:	f00d fcbf 	bl	800ee7c <siprintf>
	log_s(test);
 80014fe:	f107 0310 	add.w	r3, r7, #16
 8001502:	4618      	mov	r0, r3
 8001504:	f000 fa20 	bl	8001948 <log_s>
}
 8001508:	bf00      	nop
 800150a:	f507 774d 	add.w	r7, r7, #820	; 0x334
 800150e:	46bd      	mov	sp, r7
 8001510:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001512:	bf00      	nop
 8001514:	20000224 	.word	0x20000224
 8001518:	08012be0 	.word	0x08012be0

0800151c <BMP180_get_data>:
	BMP180_WriteReg(BMP180_CONTROL_REG, BMP180_CMD_TEMP); //measure
	HAL_Delay(5);  //wait
	return (BMP180_ReadReg(BMP180_MSB) << 8) | BMP180_ReadReg(BMP180_LSB); //read
}

void BMP180_get_data() {
 800151c:	b598      	push	{r3, r4, r7, lr}
 800151e:	af00      	add	r7, sp, #0
	BMP180_WriteReg(BMP180_CONTROL_REG, 0x2E); //measure
 8001520:	212e      	movs	r1, #46	; 0x2e
 8001522:	20f4      	movs	r0, #244	; 0xf4
 8001524:	f7ff fe8a 	bl	800123c <BMP180_WriteReg>
	HAL_Delay(5);  //wait
 8001528:	2005      	movs	r0, #5
 800152a:	f004 f91d 	bl	8005768 <HAL_Delay>
	_raw_t = (BMP180_ReadReg(BMP180_MSB) << 8) | BMP180_ReadReg(BMP180_LSB); //read
 800152e:	20f6      	movs	r0, #246	; 0xf6
 8001530:	f7ff fea4 	bl	800127c <BMP180_ReadReg>
 8001534:	4603      	mov	r3, r0
 8001536:	021b      	lsls	r3, r3, #8
 8001538:	b21c      	sxth	r4, r3
 800153a:	20f7      	movs	r0, #247	; 0xf7
 800153c:	f7ff fe9e 	bl	800127c <BMP180_ReadReg>
 8001540:	4603      	mov	r3, r0
 8001542:	b21b      	sxth	r3, r3
 8001544:	4323      	orrs	r3, r4
 8001546:	b21a      	sxth	r2, r3
 8001548:	4b14      	ldr	r3, [pc, #80]	; (800159c <BMP180_get_data+0x80>)
 800154a:	801a      	strh	r2, [r3, #0]

	BMP180_WriteReg(0xF4, 0x34 + (_oss << 6));
 800154c:	4b14      	ldr	r3, [pc, #80]	; (80015a0 <BMP180_get_data+0x84>)
 800154e:	781b      	ldrb	r3, [r3, #0]
 8001550:	019b      	lsls	r3, r3, #6
 8001552:	b2db      	uxtb	r3, r3
 8001554:	3334      	adds	r3, #52	; 0x34
 8001556:	b2db      	uxtb	r3, r3
 8001558:	4619      	mov	r1, r3
 800155a:	20f4      	movs	r0, #244	; 0xf4
 800155c:	f7ff fe6e 	bl	800123c <BMP180_WriteReg>
	_oss_delay();
 8001560:	f7ff fec0 	bl	80012e4 <_oss_delay>
	_raw_p = ((BMP180_ReadReg(BMP180_MSB) << 16)
 8001564:	20f6      	movs	r0, #246	; 0xf6
 8001566:	f7ff fe89 	bl	800127c <BMP180_ReadReg>
 800156a:	4603      	mov	r3, r0
 800156c:	041c      	lsls	r4, r3, #16
			| (BMP180_ReadReg(BMP180_LSB) << 8)
 800156e:	20f7      	movs	r0, #247	; 0xf7
 8001570:	f7ff fe84 	bl	800127c <BMP180_ReadReg>
 8001574:	4603      	mov	r3, r0
 8001576:	021b      	lsls	r3, r3, #8
 8001578:	431c      	orrs	r4, r3
			| BMP180_ReadReg(BMP180_XLSB_REG)) >> (8 - _oss);
 800157a:	20f8      	movs	r0, #248	; 0xf8
 800157c:	f7ff fe7e 	bl	800127c <BMP180_ReadReg>
 8001580:	4603      	mov	r3, r0
 8001582:	ea44 0203 	orr.w	r2, r4, r3
 8001586:	4b06      	ldr	r3, [pc, #24]	; (80015a0 <BMP180_get_data+0x84>)
 8001588:	781b      	ldrb	r3, [r3, #0]
 800158a:	f1c3 0308 	rsb	r3, r3, #8
 800158e:	fa42 f303 	asr.w	r3, r2, r3
 8001592:	461a      	mov	r2, r3
	_raw_p = ((BMP180_ReadReg(BMP180_MSB) << 16)
 8001594:	4b03      	ldr	r3, [pc, #12]	; (80015a4 <BMP180_get_data+0x88>)
 8001596:	601a      	str	r2, [r3, #0]
}
 8001598:	bf00      	nop
 800159a:	bd98      	pop	{r3, r4, r7, pc}
 800159c:	2000023a 	.word	0x2000023a
 80015a0:	20000240 	.word	0x20000240
 80015a4:	2000023c 	.word	0x2000023c

080015a8 <BMP180_Press>:

uint32_t BMP180_Press() {
 80015a8:	b480      	push	{r7}
 80015aa:	b08b      	sub	sp, #44	; 0x2c
 80015ac:	af00      	add	r7, sp, #0
	int32_t x1 = (_raw_t - _calib_data.AC6) * _calib_data.AC5 / (1 << 15);
 80015ae:	4b72      	ldr	r3, [pc, #456]	; (8001778 <BMP180_Press+0x1d0>)
 80015b0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015b4:	461a      	mov	r2, r3
 80015b6:	4b71      	ldr	r3, [pc, #452]	; (800177c <BMP180_Press+0x1d4>)
 80015b8:	895b      	ldrh	r3, [r3, #10]
 80015ba:	1ad3      	subs	r3, r2, r3
 80015bc:	4a6f      	ldr	r2, [pc, #444]	; (800177c <BMP180_Press+0x1d4>)
 80015be:	8912      	ldrh	r2, [r2, #8]
 80015c0:	fb02 f303 	mul.w	r3, r2, r3
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	da02      	bge.n	80015ce <BMP180_Press+0x26>
 80015c8:	f503 43ff 	add.w	r3, r3, #32640	; 0x7f80
 80015cc:	337f      	adds	r3, #127	; 0x7f
 80015ce:	13db      	asrs	r3, r3, #15
 80015d0:	623b      	str	r3, [r7, #32]
	int32_t x2 = (_calib_data.MC * (1 << 11)) / (x1 + _calib_data.MD);
 80015d2:	4b6a      	ldr	r3, [pc, #424]	; (800177c <BMP180_Press+0x1d4>)
 80015d4:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80015d8:	02da      	lsls	r2, r3, #11
 80015da:	4b68      	ldr	r3, [pc, #416]	; (800177c <BMP180_Press+0x1d4>)
 80015dc:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80015e0:	4619      	mov	r1, r3
 80015e2:	6a3b      	ldr	r3, [r7, #32]
 80015e4:	440b      	add	r3, r1
 80015e6:	fb92 f3f3 	sdiv	r3, r2, r3
 80015ea:	61fb      	str	r3, [r7, #28]
	int32_t b5 = x1 + x2;
 80015ec:	6a3a      	ldr	r2, [r7, #32]
 80015ee:	69fb      	ldr	r3, [r7, #28]
 80015f0:	4413      	add	r3, r2
 80015f2:	61bb      	str	r3, [r7, #24]
	int32_t b6 = b5 - 4000;
 80015f4:	69bb      	ldr	r3, [r7, #24]
 80015f6:	f5a3 637a 	sub.w	r3, r3, #4000	; 0xfa0
 80015fa:	617b      	str	r3, [r7, #20]
	x1 = (_calib_data.B2 * (b6 * b6 / (1 << 12))) / (1 << 11);
 80015fc:	4b5f      	ldr	r3, [pc, #380]	; (800177c <BMP180_Press+0x1d4>)
 80015fe:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001602:	461a      	mov	r2, r3
 8001604:	697b      	ldr	r3, [r7, #20]
 8001606:	fb03 f303 	mul.w	r3, r3, r3
 800160a:	2b00      	cmp	r3, #0
 800160c:	da01      	bge.n	8001612 <BMP180_Press+0x6a>
 800160e:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8001612:	131b      	asrs	r3, r3, #12
 8001614:	fb02 f303 	mul.w	r3, r2, r3
 8001618:	2b00      	cmp	r3, #0
 800161a:	da01      	bge.n	8001620 <BMP180_Press+0x78>
 800161c:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 8001620:	12db      	asrs	r3, r3, #11
 8001622:	623b      	str	r3, [r7, #32]
	x2 = _calib_data.AC2 * b6 / (1 << 11);
 8001624:	4b55      	ldr	r3, [pc, #340]	; (800177c <BMP180_Press+0x1d4>)
 8001626:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800162a:	461a      	mov	r2, r3
 800162c:	697b      	ldr	r3, [r7, #20]
 800162e:	fb02 f303 	mul.w	r3, r2, r3
 8001632:	2b00      	cmp	r3, #0
 8001634:	da01      	bge.n	800163a <BMP180_Press+0x92>
 8001636:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 800163a:	12db      	asrs	r3, r3, #11
 800163c:	61fb      	str	r3, [r7, #28]
	int32_t x3 = x1 + x2;
 800163e:	6a3a      	ldr	r2, [r7, #32]
 8001640:	69fb      	ldr	r3, [r7, #28]
 8001642:	4413      	add	r3, r2
 8001644:	613b      	str	r3, [r7, #16]
	int32_t b3 = (((_calib_data.AC1 * 4 + x3) << _oss) + 2) / 4;
 8001646:	4b4d      	ldr	r3, [pc, #308]	; (800177c <BMP180_Press+0x1d4>)
 8001648:	f9b3 3000 	ldrsh.w	r3, [r3]
 800164c:	009a      	lsls	r2, r3, #2
 800164e:	693b      	ldr	r3, [r7, #16]
 8001650:	4413      	add	r3, r2
 8001652:	4a4b      	ldr	r2, [pc, #300]	; (8001780 <BMP180_Press+0x1d8>)
 8001654:	7812      	ldrb	r2, [r2, #0]
 8001656:	4093      	lsls	r3, r2
 8001658:	3302      	adds	r3, #2
 800165a:	2b00      	cmp	r3, #0
 800165c:	da00      	bge.n	8001660 <BMP180_Press+0xb8>
 800165e:	3303      	adds	r3, #3
 8001660:	109b      	asrs	r3, r3, #2
 8001662:	60fb      	str	r3, [r7, #12]
	x1 = _calib_data.AC3 * b6 / (1 << 13);
 8001664:	4b45      	ldr	r3, [pc, #276]	; (800177c <BMP180_Press+0x1d4>)
 8001666:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800166a:	461a      	mov	r2, r3
 800166c:	697b      	ldr	r3, [r7, #20]
 800166e:	fb02 f303 	mul.w	r3, r2, r3
 8001672:	2b00      	cmp	r3, #0
 8001674:	da02      	bge.n	800167c <BMP180_Press+0xd4>
 8001676:	f503 53ff 	add.w	r3, r3, #8160	; 0x1fe0
 800167a:	331f      	adds	r3, #31
 800167c:	135b      	asrs	r3, r3, #13
 800167e:	623b      	str	r3, [r7, #32]
	x2 = (_calib_data.B1 * (b6 * b6 / (1 << 12))) / (1 << 16);
 8001680:	4b3e      	ldr	r3, [pc, #248]	; (800177c <BMP180_Press+0x1d4>)
 8001682:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001686:	461a      	mov	r2, r3
 8001688:	697b      	ldr	r3, [r7, #20]
 800168a:	fb03 f303 	mul.w	r3, r3, r3
 800168e:	2b00      	cmp	r3, #0
 8001690:	da01      	bge.n	8001696 <BMP180_Press+0xee>
 8001692:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8001696:	131b      	asrs	r3, r3, #12
 8001698:	fb02 f303 	mul.w	r3, r2, r3
 800169c:	2b00      	cmp	r3, #0
 800169e:	da02      	bge.n	80016a6 <BMP180_Press+0xfe>
 80016a0:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 80016a4:	33ff      	adds	r3, #255	; 0xff
 80016a6:	141b      	asrs	r3, r3, #16
 80016a8:	61fb      	str	r3, [r7, #28]
	x3 = ((x1 + x2) + 2) / 4;
 80016aa:	6a3a      	ldr	r2, [r7, #32]
 80016ac:	69fb      	ldr	r3, [r7, #28]
 80016ae:	4413      	add	r3, r2
 80016b0:	3302      	adds	r3, #2
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	da00      	bge.n	80016b8 <BMP180_Press+0x110>
 80016b6:	3303      	adds	r3, #3
 80016b8:	109b      	asrs	r3, r3, #2
 80016ba:	613b      	str	r3, [r7, #16]
	uint32_t b4 = _calib_data.AC4 * (uint32_t) (x3 + 32768) / (1 << 15);
 80016bc:	4b2f      	ldr	r3, [pc, #188]	; (800177c <BMP180_Press+0x1d4>)
 80016be:	88db      	ldrh	r3, [r3, #6]
 80016c0:	461a      	mov	r2, r3
 80016c2:	693b      	ldr	r3, [r7, #16]
 80016c4:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80016c8:	fb02 f303 	mul.w	r3, r2, r3
 80016cc:	0bdb      	lsrs	r3, r3, #15
 80016ce:	60bb      	str	r3, [r7, #8]
	uint32_t b7 = ((uint32_t) _raw_p - b3) * (50000 >> _oss);
 80016d0:	4b2c      	ldr	r3, [pc, #176]	; (8001784 <BMP180_Press+0x1dc>)
 80016d2:	681a      	ldr	r2, [r3, #0]
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	1ad3      	subs	r3, r2, r3
 80016d8:	4a29      	ldr	r2, [pc, #164]	; (8001780 <BMP180_Press+0x1d8>)
 80016da:	7812      	ldrb	r2, [r2, #0]
 80016dc:	4611      	mov	r1, r2
 80016de:	f24c 3250 	movw	r2, #50000	; 0xc350
 80016e2:	410a      	asrs	r2, r1
 80016e4:	fb02 f303 	mul.w	r3, r2, r3
 80016e8:	607b      	str	r3, [r7, #4]
	int32_t p;
	if (b7 < 0x80000000)
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	db06      	blt.n	80016fe <BMP180_Press+0x156>
		p = (b7 * 2) / b4;
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	005a      	lsls	r2, r3, #1
 80016f4:	68bb      	ldr	r3, [r7, #8]
 80016f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80016fa:	627b      	str	r3, [r7, #36]	; 0x24
 80016fc:	e005      	b.n	800170a <BMP180_Press+0x162>
	else
		p = (b7 / b4) * 2;
 80016fe:	687a      	ldr	r2, [r7, #4]
 8001700:	68bb      	ldr	r3, [r7, #8]
 8001702:	fbb2 f3f3 	udiv	r3, r2, r3
 8001706:	005b      	lsls	r3, r3, #1
 8001708:	627b      	str	r3, [r7, #36]	; 0x24
	x1 = (p / (1 << 8)) * (p / (1 << 8));
 800170a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800170c:	2b00      	cmp	r3, #0
 800170e:	da00      	bge.n	8001712 <BMP180_Press+0x16a>
 8001710:	33ff      	adds	r3, #255	; 0xff
 8001712:	121b      	asrs	r3, r3, #8
 8001714:	461a      	mov	r2, r3
 8001716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001718:	2b00      	cmp	r3, #0
 800171a:	da00      	bge.n	800171e <BMP180_Press+0x176>
 800171c:	33ff      	adds	r3, #255	; 0xff
 800171e:	121b      	asrs	r3, r3, #8
 8001720:	fb02 f303 	mul.w	r3, r2, r3
 8001724:	623b      	str	r3, [r7, #32]
	x1 = (x1 * 3038) / (1 << 16);
 8001726:	6a3b      	ldr	r3, [r7, #32]
 8001728:	f640 32de 	movw	r2, #3038	; 0xbde
 800172c:	fb02 f303 	mul.w	r3, r2, r3
 8001730:	2b00      	cmp	r3, #0
 8001732:	da02      	bge.n	800173a <BMP180_Press+0x192>
 8001734:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8001738:	33ff      	adds	r3, #255	; 0xff
 800173a:	141b      	asrs	r3, r3, #16
 800173c:	623b      	str	r3, [r7, #32]
	x2 = (-7357 * p) / (1 << 16);
 800173e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001740:	4a11      	ldr	r2, [pc, #68]	; (8001788 <BMP180_Press+0x1e0>)
 8001742:	fb02 f303 	mul.w	r3, r2, r3
 8001746:	2b00      	cmp	r3, #0
 8001748:	da02      	bge.n	8001750 <BMP180_Press+0x1a8>
 800174a:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 800174e:	33ff      	adds	r3, #255	; 0xff
 8001750:	141b      	asrs	r3, r3, #16
 8001752:	61fb      	str	r3, [r7, #28]
	return (uint32_t) (p + (x1 + x2 + 3791) / (1 << 4));
 8001754:	6a3a      	ldr	r2, [r7, #32]
 8001756:	69fb      	ldr	r3, [r7, #28]
 8001758:	4413      	add	r3, r2
 800175a:	f603 63cf 	addw	r3, r3, #3791	; 0xecf
 800175e:	2b00      	cmp	r3, #0
 8001760:	da00      	bge.n	8001764 <BMP180_Press+0x1bc>
 8001762:	330f      	adds	r3, #15
 8001764:	111b      	asrs	r3, r3, #4
 8001766:	461a      	mov	r2, r3
 8001768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800176a:	4413      	add	r3, r2
}
 800176c:	4618      	mov	r0, r3
 800176e:	372c      	adds	r7, #44	; 0x2c
 8001770:	46bd      	mov	sp, r7
 8001772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001776:	4770      	bx	lr
 8001778:	2000023a 	.word	0x2000023a
 800177c:	20000224 	.word	0x20000224
 8001780:	20000240 	.word	0x20000240
 8001784:	2000023c 	.word	0x2000023c
 8001788:	ffffe343 	.word	0xffffe343
 800178c:	00000000 	.word	0x00000000

08001790 <BMP180_calcAlt>:
double BMP180_calcAlt(uint32_t press) {
 8001790:	b5b0      	push	{r4, r5, r7, lr}
 8001792:	b082      	sub	sp, #8
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
	return 8.31 * (273 + ((double) _bmp_data->bmp180.temp) / 10)
 8001798:	4b35      	ldr	r3, [pc, #212]	; (8001870 <BMP180_calcAlt+0xe0>)
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	685b      	ldr	r3, [r3, #4]
 800179e:	4618      	mov	r0, r3
 80017a0:	f7fe fec8 	bl	8000534 <__aeabi_i2d>
 80017a4:	f04f 0200 	mov.w	r2, #0
 80017a8:	4b32      	ldr	r3, [pc, #200]	; (8001874 <BMP180_calcAlt+0xe4>)
 80017aa:	f7ff f857 	bl	800085c <__aeabi_ddiv>
 80017ae:	4602      	mov	r2, r0
 80017b0:	460b      	mov	r3, r1
 80017b2:	4610      	mov	r0, r2
 80017b4:	4619      	mov	r1, r3
 80017b6:	a324      	add	r3, pc, #144	; (adr r3, 8001848 <BMP180_calcAlt+0xb8>)
 80017b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017bc:	f7fe fd6e 	bl	800029c <__adddf3>
 80017c0:	4602      	mov	r2, r0
 80017c2:	460b      	mov	r3, r1
 80017c4:	4610      	mov	r0, r2
 80017c6:	4619      	mov	r1, r3
 80017c8:	a321      	add	r3, pc, #132	; (adr r3, 8001850 <BMP180_calcAlt+0xc0>)
 80017ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017ce:	f7fe ff1b 	bl	8000608 <__aeabi_dmul>
 80017d2:	4602      	mov	r2, r0
 80017d4:	460b      	mov	r3, r1
 80017d6:	4614      	mov	r4, r2
 80017d8:	461d      	mov	r5, r3
			* log(101325 / (double) press) / 0.029 / 9.81;
 80017da:	6878      	ldr	r0, [r7, #4]
 80017dc:	f7fe fe9a 	bl	8000514 <__aeabi_ui2d>
 80017e0:	4602      	mov	r2, r0
 80017e2:	460b      	mov	r3, r1
 80017e4:	a11c      	add	r1, pc, #112	; (adr r1, 8001858 <BMP180_calcAlt+0xc8>)
 80017e6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80017ea:	f7ff f837 	bl	800085c <__aeabi_ddiv>
 80017ee:	4602      	mov	r2, r0
 80017f0:	460b      	mov	r3, r1
 80017f2:	ec43 2b17 	vmov	d7, r2, r3
 80017f6:	eeb0 0a47 	vmov.f32	s0, s14
 80017fa:	eef0 0a67 	vmov.f32	s1, s15
 80017fe:	f00f fdb7 	bl	8011370 <log>
 8001802:	ec53 2b10 	vmov	r2, r3, d0
 8001806:	4620      	mov	r0, r4
 8001808:	4629      	mov	r1, r5
 800180a:	f7fe fefd 	bl	8000608 <__aeabi_dmul>
 800180e:	4602      	mov	r2, r0
 8001810:	460b      	mov	r3, r1
 8001812:	4610      	mov	r0, r2
 8001814:	4619      	mov	r1, r3
 8001816:	a312      	add	r3, pc, #72	; (adr r3, 8001860 <BMP180_calcAlt+0xd0>)
 8001818:	e9d3 2300 	ldrd	r2, r3, [r3]
 800181c:	f7ff f81e 	bl	800085c <__aeabi_ddiv>
 8001820:	4602      	mov	r2, r0
 8001822:	460b      	mov	r3, r1
 8001824:	4610      	mov	r0, r2
 8001826:	4619      	mov	r1, r3
 8001828:	a30f      	add	r3, pc, #60	; (adr r3, 8001868 <BMP180_calcAlt+0xd8>)
 800182a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800182e:	f7ff f815 	bl	800085c <__aeabi_ddiv>
 8001832:	4602      	mov	r2, r0
 8001834:	460b      	mov	r3, r1
 8001836:	ec43 2b17 	vmov	d7, r2, r3
}
 800183a:	eeb0 0a47 	vmov.f32	s0, s14
 800183e:	eef0 0a67 	vmov.f32	s1, s15
 8001842:	3708      	adds	r7, #8
 8001844:	46bd      	mov	sp, r7
 8001846:	bdb0      	pop	{r4, r5, r7, pc}
 8001848:	00000000 	.word	0x00000000
 800184c:	40711000 	.word	0x40711000
 8001850:	51eb851f 	.word	0x51eb851f
 8001854:	40209eb8 	.word	0x40209eb8
 8001858:	00000000 	.word	0x00000000
 800185c:	40f8bcd0 	.word	0x40f8bcd0
 8001860:	0e560419 	.word	0x0e560419
 8001864:	3f9db22d 	.word	0x3f9db22d
 8001868:	51eb851f 	.word	0x51eb851f
 800186c:	40239eb8 	.word	0x40239eb8
 8001870:	20000220 	.word	0x20000220
 8001874:	40240000 	.word	0x40240000

08001878 <BMP180_Temp>:
int32_t BMP180_Temp() {
 8001878:	b480      	push	{r7}
 800187a:	b085      	sub	sp, #20
 800187c:	af00      	add	r7, sp, #0
	int32_t x1 = (_raw_t - _calib_data.AC6) * _calib_data.AC5 / (1 << 15);
 800187e:	4b17      	ldr	r3, [pc, #92]	; (80018dc <BMP180_Temp+0x64>)
 8001880:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001884:	461a      	mov	r2, r3
 8001886:	4b16      	ldr	r3, [pc, #88]	; (80018e0 <BMP180_Temp+0x68>)
 8001888:	895b      	ldrh	r3, [r3, #10]
 800188a:	1ad3      	subs	r3, r2, r3
 800188c:	4a14      	ldr	r2, [pc, #80]	; (80018e0 <BMP180_Temp+0x68>)
 800188e:	8912      	ldrh	r2, [r2, #8]
 8001890:	fb02 f303 	mul.w	r3, r2, r3
 8001894:	2b00      	cmp	r3, #0
 8001896:	da02      	bge.n	800189e <BMP180_Temp+0x26>
 8001898:	f503 43ff 	add.w	r3, r3, #32640	; 0x7f80
 800189c:	337f      	adds	r3, #127	; 0x7f
 800189e:	13db      	asrs	r3, r3, #15
 80018a0:	60fb      	str	r3, [r7, #12]
	int32_t x2 = (_calib_data.MC * (1 << 11)) / (x1 + _calib_data.MD);
 80018a2:	4b0f      	ldr	r3, [pc, #60]	; (80018e0 <BMP180_Temp+0x68>)
 80018a4:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80018a8:	02da      	lsls	r2, r3, #11
 80018aa:	4b0d      	ldr	r3, [pc, #52]	; (80018e0 <BMP180_Temp+0x68>)
 80018ac:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80018b0:	4619      	mov	r1, r3
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	440b      	add	r3, r1
 80018b6:	fb92 f3f3 	sdiv	r3, r2, r3
 80018ba:	60bb      	str	r3, [r7, #8]
	int32_t b5 = x1 + x2;
 80018bc:	68fa      	ldr	r2, [r7, #12]
 80018be:	68bb      	ldr	r3, [r7, #8]
 80018c0:	4413      	add	r3, r2
 80018c2:	607b      	str	r3, [r7, #4]
	return (b5 + 8) / (1 << 4);
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	3308      	adds	r3, #8
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	da00      	bge.n	80018ce <BMP180_Temp+0x56>
 80018cc:	330f      	adds	r3, #15
 80018ce:	111b      	asrs	r3, r3, #4
}
 80018d0:	4618      	mov	r0, r3
 80018d2:	3714      	adds	r7, #20
 80018d4:	46bd      	mov	sp, r7
 80018d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018da:	4770      	bx	lr
 80018dc:	2000023a 	.word	0x2000023a
 80018e0:	20000224 	.word	0x20000224

080018e4 <BMP180_upd_data>:

void BMP180_upd_data() {
 80018e4:	b598      	push	{r3, r4, r7, lr}
 80018e6:	af00      	add	r7, sp, #0
	BMP180_get_data();
 80018e8:	f7ff fe18 	bl	800151c <BMP180_get_data>
	//log_s_int("press",BMP180_Press());
	_bmp_data->bmp180.pressure = BMP180_Press();
 80018ec:	4b0d      	ldr	r3, [pc, #52]	; (8001924 <BMP180_upd_data+0x40>)
 80018ee:	681c      	ldr	r4, [r3, #0]
 80018f0:	f7ff fe5a 	bl	80015a8 <BMP180_Press>
 80018f4:	4603      	mov	r3, r0
 80018f6:	6023      	str	r3, [r4, #0]
	_bmp_data->bmp180.temp = BMP180_Temp();
 80018f8:	4b0a      	ldr	r3, [pc, #40]	; (8001924 <BMP180_upd_data+0x40>)
 80018fa:	681c      	ldr	r4, [r3, #0]
 80018fc:	f7ff ffbc 	bl	8001878 <BMP180_Temp>
 8001900:	4603      	mov	r3, r0
 8001902:	6063      	str	r3, [r4, #4]
	_bmp_data->bmp180.height = BMP180_calcAlt(BMP180_Press());
 8001904:	f7ff fe50 	bl	80015a8 <BMP180_Press>
 8001908:	4603      	mov	r3, r0
 800190a:	4a06      	ldr	r2, [pc, #24]	; (8001924 <BMP180_upd_data+0x40>)
 800190c:	6814      	ldr	r4, [r2, #0]
 800190e:	4618      	mov	r0, r3
 8001910:	f7ff ff3e 	bl	8001790 <BMP180_calcAlt>
 8001914:	eeb0 7a40 	vmov.f32	s14, s0
 8001918:	eef0 7a60 	vmov.f32	s15, s1
 800191c:	ed84 7b02 	vstr	d7, [r4, #8]
}
 8001920:	bf00      	nop
 8001922:	bd98      	pop	{r3, r4, r7, pc}
 8001924:	20000220 	.word	0x20000220

08001928 <debug_init>:
#include "debug.h"
#include <stdio.h>
UART_HandleTypeDef *_dbg_uart;

void debug_init(UART_HandleTypeDef *uart) {
 8001928:	b480      	push	{r7}
 800192a:	b083      	sub	sp, #12
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
	_dbg_uart = uart;
 8001930:	4a04      	ldr	r2, [pc, #16]	; (8001944 <debug_init+0x1c>)
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	6013      	str	r3, [r2, #0]
}
 8001936:	bf00      	nop
 8001938:	370c      	adds	r7, #12
 800193a:	46bd      	mov	sp, r7
 800193c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001940:	4770      	bx	lr
 8001942:	bf00      	nop
 8001944:	20000244 	.word	0x20000244

08001948 <log_s>:

void log_s(const char *str) {
 8001948:	b590      	push	{r4, r7, lr}
 800194a:	b083      	sub	sp, #12
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(_dbg_uart, (uint8_t*) str, strlen(str), 1000);
 8001950:	4b0c      	ldr	r3, [pc, #48]	; (8001984 <log_s+0x3c>)
 8001952:	681c      	ldr	r4, [r3, #0]
 8001954:	6878      	ldr	r0, [r7, #4]
 8001956:	f7fe fc43 	bl	80001e0 <strlen>
 800195a:	4603      	mov	r3, r0
 800195c:	b29a      	uxth	r2, r3
 800195e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001962:	6879      	ldr	r1, [r7, #4]
 8001964:	4620      	mov	r0, r4
 8001966:	f008 ff50 	bl	800a80a <HAL_UART_Transmit>
	HAL_UART_Transmit(_dbg_uart, (uint8_t*) "\r\n", 2, 1000);
 800196a:	4b06      	ldr	r3, [pc, #24]	; (8001984 <log_s+0x3c>)
 800196c:	6818      	ldr	r0, [r3, #0]
 800196e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001972:	2202      	movs	r2, #2
 8001974:	4904      	ldr	r1, [pc, #16]	; (8001988 <log_s+0x40>)
 8001976:	f008 ff48 	bl	800a80a <HAL_UART_Transmit>
}
 800197a:	bf00      	nop
 800197c:	370c      	adds	r7, #12
 800197e:	46bd      	mov	sp, r7
 8001980:	bd90      	pop	{r4, r7, pc}
 8001982:	bf00      	nop
 8001984:	20000244 	.word	0x20000244
 8001988:	08012c0c 	.word	0x08012c0c

0800198c <log_s_wnl>:

void log_s_wnl(const char *str) {
 800198c:	b590      	push	{r4, r7, lr}
 800198e:	b083      	sub	sp, #12
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(_dbg_uart, (uint8_t*) str, strlen(str), 1000);
 8001994:	4b08      	ldr	r3, [pc, #32]	; (80019b8 <log_s_wnl+0x2c>)
 8001996:	681c      	ldr	r4, [r3, #0]
 8001998:	6878      	ldr	r0, [r7, #4]
 800199a:	f7fe fc21 	bl	80001e0 <strlen>
 800199e:	4603      	mov	r3, r0
 80019a0:	b29a      	uxth	r2, r3
 80019a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80019a6:	6879      	ldr	r1, [r7, #4]
 80019a8:	4620      	mov	r0, r4
 80019aa:	f008 ff2e 	bl	800a80a <HAL_UART_Transmit>
}
 80019ae:	bf00      	nop
 80019b0:	370c      	adds	r7, #12
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd90      	pop	{r4, r7, pc}
 80019b6:	bf00      	nop
 80019b8:	20000244 	.word	0x20000244

080019bc <log_s_int>:
char *char_log[50];
void log_s_int(const char *str, int32_t i) {
 80019bc:	b580      	push	{r7, lr}
 80019be:	b082      	sub	sp, #8
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
 80019c4:	6039      	str	r1, [r7, #0]
	sprintf((char*) char_log, "%s %ld\r\n", str, i);
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	687a      	ldr	r2, [r7, #4]
 80019ca:	4905      	ldr	r1, [pc, #20]	; (80019e0 <log_s_int+0x24>)
 80019cc:	4805      	ldr	r0, [pc, #20]	; (80019e4 <log_s_int+0x28>)
 80019ce:	f00d fa55 	bl	800ee7c <siprintf>
	log_s_wnl((const char*) char_log);
 80019d2:	4804      	ldr	r0, [pc, #16]	; (80019e4 <log_s_int+0x28>)
 80019d4:	f7ff ffda 	bl	800198c <log_s_wnl>
}
 80019d8:	bf00      	nop
 80019da:	3708      	adds	r7, #8
 80019dc:	46bd      	mov	sp, r7
 80019de:	bd80      	pop	{r7, pc}
 80019e0:	08012c10 	.word	0x08012c10
 80019e4:	20000248 	.word	0x20000248

080019e8 <log_s_p_3>:
void log_p(int16_t *data_p) {
	sprintf((char*) char_log, "%p\r\n", data_p);
	log_s_wnl((const char*) char_log);
}
void log_s_p_3(const char *str, int16_t *data_p0, int16_t *data_p1,
		int16_t *data_p2) {
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b086      	sub	sp, #24
 80019ec:	af02      	add	r7, sp, #8
 80019ee:	60f8      	str	r0, [r7, #12]
 80019f0:	60b9      	str	r1, [r7, #8]
 80019f2:	607a      	str	r2, [r7, #4]
 80019f4:	603b      	str	r3, [r7, #0]
	sprintf((char*) char_log, "%s %p %p %p", str, data_p0, data_p1, data_p2);
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	9301      	str	r3, [sp, #4]
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	9300      	str	r3, [sp, #0]
 80019fe:	68bb      	ldr	r3, [r7, #8]
 8001a00:	68fa      	ldr	r2, [r7, #12]
 8001a02:	4905      	ldr	r1, [pc, #20]	; (8001a18 <log_s_p_3+0x30>)
 8001a04:	4805      	ldr	r0, [pc, #20]	; (8001a1c <log_s_p_3+0x34>)
 8001a06:	f00d fa39 	bl	800ee7c <siprintf>
	log_s((const char*) char_log);
 8001a0a:	4804      	ldr	r0, [pc, #16]	; (8001a1c <log_s_p_3+0x34>)
 8001a0c:	f7ff ff9c 	bl	8001948 <log_s>
}
 8001a10:	bf00      	nop
 8001a12:	3710      	adds	r7, #16
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bd80      	pop	{r7, pc}
 8001a18:	08012c2c 	.word	0x08012c2c
 8001a1c:	20000248 	.word	0x20000248

08001a20 <log_s_p>:
void log_s_p(const char *str, int16_t *data_p0) {
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b082      	sub	sp, #8
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
 8001a28:	6039      	str	r1, [r7, #0]
	sprintf((char*) char_log, "%s %p", str, data_p0);
 8001a2a:	683b      	ldr	r3, [r7, #0]
 8001a2c:	687a      	ldr	r2, [r7, #4]
 8001a2e:	4905      	ldr	r1, [pc, #20]	; (8001a44 <log_s_p+0x24>)
 8001a30:	4805      	ldr	r0, [pc, #20]	; (8001a48 <log_s_p+0x28>)
 8001a32:	f00d fa23 	bl	800ee7c <siprintf>
	log_s((const char*) char_log);
 8001a36:	4804      	ldr	r0, [pc, #16]	; (8001a48 <log_s_p+0x28>)
 8001a38:	f7ff ff86 	bl	8001948 <log_s>
}
 8001a3c:	bf00      	nop
 8001a3e:	3708      	adds	r7, #8
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bd80      	pop	{r7, pc}
 8001a44:	08012c38 	.word	0x08012c38
 8001a48:	20000248 	.word	0x20000248

08001a4c <GY801_init>:
#include "gy801.h"
#include <stdio.h>
#include <math.h>
readings *_data_gy;

uint8_t GY801_init(I2C_HandleTypeDef *i2c, readings *data) {
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b084      	sub	sp, #16
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
 8001a54:	6039      	str	r1, [r7, #0]
	//_i2c=i2c;
	_data_gy = data;
 8001a56:	4a2c      	ldr	r2, [pc, #176]	; (8001b08 <GY801_init+0xbc>)
 8001a58:	683b      	ldr	r3, [r7, #0]
 8001a5a:	6013      	str	r3, [r2, #0]
	uint8_t ret = 0;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	73fb      	strb	r3, [r7, #15]
	ret |= ADXL_init(i2c, data);
 8001a60:	6839      	ldr	r1, [r7, #0]
 8001a62:	6878      	ldr	r0, [r7, #4]
 8001a64:	f7ff fa7a 	bl	8000f5c <ADXL_init>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	461a      	mov	r2, r3
 8001a6c:	7bfb      	ldrb	r3, [r7, #15]
 8001a6e:	4313      	orrs	r3, r2
 8001a70:	73fb      	strb	r3, [r7, #15]
	if (ret)
 8001a72:	7bfb      	ldrb	r3, [r7, #15]
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d001      	beq.n	8001a7c <GY801_init+0x30>
		return ret;
 8001a78:	7bfb      	ldrb	r3, [r7, #15]
 8001a7a:	e040      	b.n	8001afe <GY801_init+0xb2>
	ADXL_set_range(RANGE_16G);
 8001a7c:	2003      	movs	r0, #3
 8001a7e:	f7ff faf1 	bl	8001064 <ADXL_set_range>
	ADXL_full_res(1);
 8001a82:	2001      	movs	r0, #1
 8001a84:	f7ff fb45 	bl	8001112 <ADXL_full_res>
	ADXL_set_rate(HZ800);
 8001a88:	200d      	movs	r0, #13
 8001a8a:	f7ff fb12 	bl	80010b2 <ADXL_set_rate>
	ADXL_power(1);
 8001a8e:	2001      	movs	r0, #1
 8001a90:	f7ff fb20 	bl	80010d4 <ADXL_power>
	ret |= BMP180_init(i2c, data);
 8001a94:	6839      	ldr	r1, [r7, #0]
 8001a96:	6878      	ldr	r0, [r7, #4]
 8001a98:	f7ff fba4 	bl	80011e4 <BMP180_init>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	b25a      	sxtb	r2, r3
 8001aa0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001aa4:	4313      	orrs	r3, r2
 8001aa6:	b25b      	sxtb	r3, r3
 8001aa8:	73fb      	strb	r3, [r7, #15]
	if (ret)
 8001aaa:	7bfb      	ldrb	r3, [r7, #15]
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d001      	beq.n	8001ab4 <GY801_init+0x68>
		return ret;
 8001ab0:	7bfb      	ldrb	r3, [r7, #15]
 8001ab2:	e024      	b.n	8001afe <GY801_init+0xb2>
	BMP180_set_oss(0);
 8001ab4:	2000      	movs	r0, #0
 8001ab6:	f7ff fc05 	bl	80012c4 <BMP180_set_oss>
	BMP180_get_calibration_coefficients();
 8001aba:	f7ff fc39 	bl	8001330 <BMP180_get_calibration_coefficients>
	ret |= GYRO_init(i2c, data);
 8001abe:	6839      	ldr	r1, [r7, #0]
 8001ac0:	6878      	ldr	r0, [r7, #4]
 8001ac2:	f000 f95d 	bl	8001d80 <GYRO_init>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	461a      	mov	r2, r3
 8001aca:	7bfb      	ldrb	r3, [r7, #15]
 8001acc:	4313      	orrs	r3, r2
 8001ace:	73fb      	strb	r3, [r7, #15]
	if (ret)
 8001ad0:	7bfb      	ldrb	r3, [r7, #15]
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d001      	beq.n	8001ada <GY801_init+0x8e>
		return ret;
 8001ad6:	7bfb      	ldrb	r3, [r7, #15]
 8001ad8:	e011      	b.n	8001afe <GY801_init+0xb2>
	GYRO_power(1);
 8001ada:	2001      	movs	r0, #1
 8001adc:	f000 f9cc 	bl	8001e78 <GYRO_power>
	ret |= mag_init(i2c, data);
 8001ae0:	6839      	ldr	r1, [r7, #0]
 8001ae2:	6878      	ldr	r0, [r7, #4]
 8001ae4:	f000 fa12 	bl	8001f0c <mag_init>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	461a      	mov	r2, r3
 8001aec:	7bfb      	ldrb	r3, [r7, #15]
 8001aee:	4313      	orrs	r3, r2
 8001af0:	73fb      	strb	r3, [r7, #15]
	if (ret)
 8001af2:	7bfb      	ldrb	r3, [r7, #15]
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d001      	beq.n	8001afc <GY801_init+0xb0>
		return ret;
 8001af8:	7bfb      	ldrb	r3, [r7, #15]
 8001afa:	e000      	b.n	8001afe <GY801_init+0xb2>
	return ret;
 8001afc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001afe:	4618      	mov	r0, r3
 8001b00:	3710      	adds	r7, #16
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}
 8001b06:	bf00      	nop
 8001b08:	20000310 	.word	0x20000310

08001b0c <med>:
int16_t axfilt[3], ayfilt[3], azfilt[3];
int16_t gxfilt[3], gyfilt[3], gzfilt[3];
int16_t temp[3];
int16_t med(uint8_t mode, int16_t new_val) {
 8001b0c:	b480      	push	{r7}
 8001b0e:	b083      	sub	sp, #12
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	4603      	mov	r3, r0
 8001b14:	460a      	mov	r2, r1
 8001b16:	71fb      	strb	r3, [r7, #7]
 8001b18:	4613      	mov	r3, r2
 8001b1a:	80bb      	strh	r3, [r7, #4]
	switch (mode) {
 8001b1c:	79fb      	ldrb	r3, [r7, #7]
 8001b1e:	2b05      	cmp	r3, #5
 8001b20:	d83e      	bhi.n	8001ba0 <med+0x94>
 8001b22:	a201      	add	r2, pc, #4	; (adr r2, 8001b28 <med+0x1c>)
 8001b24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b28:	08001b41 	.word	0x08001b41
 8001b2c:	08001b51 	.word	0x08001b51
 8001b30:	08001b61 	.word	0x08001b61
 8001b34:	08001b71 	.word	0x08001b71
 8001b38:	08001b81 	.word	0x08001b81
 8001b3c:	08001b91 	.word	0x08001b91
	case 0:
		memcpy(&temp, axfilt, sizeof(axfilt));
 8001b40:	4b5d      	ldr	r3, [pc, #372]	; (8001cb8 <med+0x1ac>)
 8001b42:	4a5e      	ldr	r2, [pc, #376]	; (8001cbc <med+0x1b0>)
 8001b44:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001b48:	6018      	str	r0, [r3, #0]
 8001b4a:	3304      	adds	r3, #4
 8001b4c:	8019      	strh	r1, [r3, #0]
		break;
 8001b4e:	e027      	b.n	8001ba0 <med+0x94>
	case 1:
		memcpy(&temp, ayfilt, sizeof(ayfilt));
 8001b50:	4b59      	ldr	r3, [pc, #356]	; (8001cb8 <med+0x1ac>)
 8001b52:	4a5b      	ldr	r2, [pc, #364]	; (8001cc0 <med+0x1b4>)
 8001b54:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001b58:	6018      	str	r0, [r3, #0]
 8001b5a:	3304      	adds	r3, #4
 8001b5c:	8019      	strh	r1, [r3, #0]
		break;
 8001b5e:	e01f      	b.n	8001ba0 <med+0x94>
	case 2:
		memcpy(&temp, azfilt, sizeof(azfilt));
 8001b60:	4b55      	ldr	r3, [pc, #340]	; (8001cb8 <med+0x1ac>)
 8001b62:	4a58      	ldr	r2, [pc, #352]	; (8001cc4 <med+0x1b8>)
 8001b64:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001b68:	6018      	str	r0, [r3, #0]
 8001b6a:	3304      	adds	r3, #4
 8001b6c:	8019      	strh	r1, [r3, #0]
		break;
 8001b6e:	e017      	b.n	8001ba0 <med+0x94>
	case 3:
		memcpy(&temp, gxfilt, sizeof(gxfilt));
 8001b70:	4b51      	ldr	r3, [pc, #324]	; (8001cb8 <med+0x1ac>)
 8001b72:	4a55      	ldr	r2, [pc, #340]	; (8001cc8 <med+0x1bc>)
 8001b74:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001b78:	6018      	str	r0, [r3, #0]
 8001b7a:	3304      	adds	r3, #4
 8001b7c:	8019      	strh	r1, [r3, #0]
		break;
 8001b7e:	e00f      	b.n	8001ba0 <med+0x94>
	case 4:
		memcpy(&temp, gyfilt, sizeof(gyfilt));
 8001b80:	4b4d      	ldr	r3, [pc, #308]	; (8001cb8 <med+0x1ac>)
 8001b82:	4a52      	ldr	r2, [pc, #328]	; (8001ccc <med+0x1c0>)
 8001b84:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001b88:	6018      	str	r0, [r3, #0]
 8001b8a:	3304      	adds	r3, #4
 8001b8c:	8019      	strh	r1, [r3, #0]
		break;
 8001b8e:	e007      	b.n	8001ba0 <med+0x94>
	case 5:
		memcpy(&temp, gzfilt, sizeof(gzfilt));
 8001b90:	4b49      	ldr	r3, [pc, #292]	; (8001cb8 <med+0x1ac>)
 8001b92:	4a4f      	ldr	r2, [pc, #316]	; (8001cd0 <med+0x1c4>)
 8001b94:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001b98:	6018      	str	r0, [r3, #0]
 8001b9a:	3304      	adds	r3, #4
 8001b9c:	8019      	strh	r1, [r3, #0]
		break;
 8001b9e:	bf00      	nop
	}
	temp[0] = temp[1];
 8001ba0:	4b45      	ldr	r3, [pc, #276]	; (8001cb8 <med+0x1ac>)
 8001ba2:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8001ba6:	4b44      	ldr	r3, [pc, #272]	; (8001cb8 <med+0x1ac>)
 8001ba8:	801a      	strh	r2, [r3, #0]
	temp[1] = temp[2];
 8001baa:	4b43      	ldr	r3, [pc, #268]	; (8001cb8 <med+0x1ac>)
 8001bac:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 8001bb0:	4b41      	ldr	r3, [pc, #260]	; (8001cb8 <med+0x1ac>)
 8001bb2:	805a      	strh	r2, [r3, #2]
	temp[2] = new_val;
 8001bb4:	4a40      	ldr	r2, [pc, #256]	; (8001cb8 <med+0x1ac>)
 8001bb6:	88bb      	ldrh	r3, [r7, #4]
 8001bb8:	8093      	strh	r3, [r2, #4]
	switch (mode) {
 8001bba:	79fb      	ldrb	r3, [r7, #7]
 8001bbc:	2b05      	cmp	r3, #5
 8001bbe:	d83f      	bhi.n	8001c40 <med+0x134>
 8001bc0:	a201      	add	r2, pc, #4	; (adr r2, 8001bc8 <med+0xbc>)
 8001bc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bc6:	bf00      	nop
 8001bc8:	08001be1 	.word	0x08001be1
 8001bcc:	08001bf1 	.word	0x08001bf1
 8001bd0:	08001c01 	.word	0x08001c01
 8001bd4:	08001c11 	.word	0x08001c11
 8001bd8:	08001c21 	.word	0x08001c21
 8001bdc:	08001c31 	.word	0x08001c31
	case 0:
		memcpy(&axfilt, temp, sizeof(temp));
 8001be0:	4b36      	ldr	r3, [pc, #216]	; (8001cbc <med+0x1b0>)
 8001be2:	4a35      	ldr	r2, [pc, #212]	; (8001cb8 <med+0x1ac>)
 8001be4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001be8:	6018      	str	r0, [r3, #0]
 8001bea:	3304      	adds	r3, #4
 8001bec:	8019      	strh	r1, [r3, #0]
		break;
 8001bee:	e027      	b.n	8001c40 <med+0x134>
	case 1:
		memcpy(&ayfilt, temp, sizeof(temp));
 8001bf0:	4b33      	ldr	r3, [pc, #204]	; (8001cc0 <med+0x1b4>)
 8001bf2:	4a31      	ldr	r2, [pc, #196]	; (8001cb8 <med+0x1ac>)
 8001bf4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001bf8:	6018      	str	r0, [r3, #0]
 8001bfa:	3304      	adds	r3, #4
 8001bfc:	8019      	strh	r1, [r3, #0]
		break;
 8001bfe:	e01f      	b.n	8001c40 <med+0x134>
	case 2:
		memcpy(&azfilt, temp, sizeof(temp));
 8001c00:	4b30      	ldr	r3, [pc, #192]	; (8001cc4 <med+0x1b8>)
 8001c02:	4a2d      	ldr	r2, [pc, #180]	; (8001cb8 <med+0x1ac>)
 8001c04:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001c08:	6018      	str	r0, [r3, #0]
 8001c0a:	3304      	adds	r3, #4
 8001c0c:	8019      	strh	r1, [r3, #0]
		break;
 8001c0e:	e017      	b.n	8001c40 <med+0x134>
	case 3:
		memcpy(&gxfilt, temp, sizeof(temp));
 8001c10:	4b2d      	ldr	r3, [pc, #180]	; (8001cc8 <med+0x1bc>)
 8001c12:	4a29      	ldr	r2, [pc, #164]	; (8001cb8 <med+0x1ac>)
 8001c14:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001c18:	6018      	str	r0, [r3, #0]
 8001c1a:	3304      	adds	r3, #4
 8001c1c:	8019      	strh	r1, [r3, #0]
		break;
 8001c1e:	e00f      	b.n	8001c40 <med+0x134>
	case 4:
		memcpy(&gyfilt, temp, sizeof(temp));
 8001c20:	4b2a      	ldr	r3, [pc, #168]	; (8001ccc <med+0x1c0>)
 8001c22:	4a25      	ldr	r2, [pc, #148]	; (8001cb8 <med+0x1ac>)
 8001c24:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001c28:	6018      	str	r0, [r3, #0]
 8001c2a:	3304      	adds	r3, #4
 8001c2c:	8019      	strh	r1, [r3, #0]
		break;
 8001c2e:	e007      	b.n	8001c40 <med+0x134>
	case 5:
		memcpy(&gzfilt, temp, sizeof(temp));
 8001c30:	4b27      	ldr	r3, [pc, #156]	; (8001cd0 <med+0x1c4>)
 8001c32:	4a21      	ldr	r2, [pc, #132]	; (8001cb8 <med+0x1ac>)
 8001c34:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001c38:	6018      	str	r0, [r3, #0]
 8001c3a:	3304      	adds	r3, #4
 8001c3c:	8019      	strh	r1, [r3, #0]
		break;
 8001c3e:	bf00      	nop
	}
	return (temp[0] < temp[1]) ?
 8001c40:	4b1d      	ldr	r3, [pc, #116]	; (8001cb8 <med+0x1ac>)
 8001c42:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001c46:	4b1c      	ldr	r3, [pc, #112]	; (8001cb8 <med+0x1ac>)
 8001c48:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
			((temp[1] < temp[2]) ?
					temp[1] : ((temp[2] < temp[0]) ? temp[0] : temp[2])) :
 8001c4c:	429a      	cmp	r2, r3
 8001c4e:	da16      	bge.n	8001c7e <med+0x172>
			((temp[1] < temp[2]) ?
 8001c50:	4b19      	ldr	r3, [pc, #100]	; (8001cb8 <med+0x1ac>)
 8001c52:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8001c56:	4b18      	ldr	r3, [pc, #96]	; (8001cb8 <med+0x1ac>)
 8001c58:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
					temp[1] : ((temp[2] < temp[0]) ? temp[0] : temp[2])) :
 8001c5c:	429a      	cmp	r2, r3
 8001c5e:	da03      	bge.n	8001c68 <med+0x15c>
 8001c60:	4b15      	ldr	r3, [pc, #84]	; (8001cb8 <med+0x1ac>)
 8001c62:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001c66:	e020      	b.n	8001caa <med+0x19e>
 8001c68:	4b13      	ldr	r3, [pc, #76]	; (8001cb8 <med+0x1ac>)
 8001c6a:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 8001c6e:	4b12      	ldr	r3, [pc, #72]	; (8001cb8 <med+0x1ac>)
 8001c70:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c74:	4293      	cmp	r3, r2
 8001c76:	bfb8      	it	lt
 8001c78:	4613      	movlt	r3, r2
 8001c7a:	b21b      	sxth	r3, r3
 8001c7c:	e015      	b.n	8001caa <med+0x19e>
			((temp[0] < temp[2]) ?
 8001c7e:	4b0e      	ldr	r3, [pc, #56]	; (8001cb8 <med+0x1ac>)
 8001c80:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001c84:	4b0c      	ldr	r3, [pc, #48]	; (8001cb8 <med+0x1ac>)
 8001c86:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
					temp[1] : ((temp[2] < temp[0]) ? temp[0] : temp[2])) :
 8001c8a:	429a      	cmp	r2, r3
 8001c8c:	da03      	bge.n	8001c96 <med+0x18a>
 8001c8e:	4b0a      	ldr	r3, [pc, #40]	; (8001cb8 <med+0x1ac>)
 8001c90:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c94:	e009      	b.n	8001caa <med+0x19e>
					temp[0] : ((temp[2] < temp[1]) ? temp[1] : temp[2]));
 8001c96:	4b08      	ldr	r3, [pc, #32]	; (8001cb8 <med+0x1ac>)
 8001c98:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 8001c9c:	4b06      	ldr	r3, [pc, #24]	; (8001cb8 <med+0x1ac>)
 8001c9e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
					temp[1] : ((temp[2] < temp[0]) ? temp[0] : temp[2])) :
 8001ca2:	4293      	cmp	r3, r2
 8001ca4:	bfb8      	it	lt
 8001ca6:	4613      	movlt	r3, r2
 8001ca8:	b21b      	sxth	r3, r3
}
 8001caa:	4618      	mov	r0, r3
 8001cac:	370c      	adds	r7, #12
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb4:	4770      	bx	lr
 8001cb6:	bf00      	nop
 8001cb8:	20000344 	.word	0x20000344
 8001cbc:	20000314 	.word	0x20000314
 8001cc0:	2000031c 	.word	0x2000031c
 8001cc4:	20000324 	.word	0x20000324
 8001cc8:	2000032c 	.word	0x2000032c
 8001ccc:	20000334 	.word	0x20000334
 8001cd0:	2000033c 	.word	0x2000033c

08001cd4 <GY801_update_data>:

void GY801_update_data() {
 8001cd4:	b598      	push	{r3, r4, r7, lr}
 8001cd6:	af00      	add	r7, sp, #0
	//BMP180_upd_data();
	ADXL_get_data();
 8001cd8:	f7ff fa3c 	bl	8001154 <ADXL_get_data>
	GYRO_get_data();
 8001cdc:	f000 f8e0 	bl	8001ea0 <GYRO_get_data>
	//mag_get_data();
	lsm303dlhc_get_acc();
 8001ce0:	f000 f9b4 	bl	800204c <lsm303dlhc_get_acc>
	lsm303dlhc_get_mag();
 8001ce4:	f000 f9f0 	bl	80020c8 <lsm303dlhc_get_mag>
	_data_gy->adxl345.ax = med(0, _data_gy->adxl345.ax);
 8001ce8:	4b24      	ldr	r3, [pc, #144]	; (8001d7c <GY801_update_data+0xa8>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001cf0:	4a22      	ldr	r2, [pc, #136]	; (8001d7c <GY801_update_data+0xa8>)
 8001cf2:	6814      	ldr	r4, [r2, #0]
 8001cf4:	4619      	mov	r1, r3
 8001cf6:	2000      	movs	r0, #0
 8001cf8:	f7ff ff08 	bl	8001b0c <med>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	8223      	strh	r3, [r4, #16]
	_data_gy->adxl345.ay = med(1, _data_gy->adxl345.ay);
 8001d00:	4b1e      	ldr	r3, [pc, #120]	; (8001d7c <GY801_update_data+0xa8>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001d08:	4a1c      	ldr	r2, [pc, #112]	; (8001d7c <GY801_update_data+0xa8>)
 8001d0a:	6814      	ldr	r4, [r2, #0]
 8001d0c:	4619      	mov	r1, r3
 8001d0e:	2001      	movs	r0, #1
 8001d10:	f7ff fefc 	bl	8001b0c <med>
 8001d14:	4603      	mov	r3, r0
 8001d16:	8263      	strh	r3, [r4, #18]
	_data_gy->adxl345.az = med(2, _data_gy->adxl345.az);
 8001d18:	4b18      	ldr	r3, [pc, #96]	; (8001d7c <GY801_update_data+0xa8>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001d20:	4a16      	ldr	r2, [pc, #88]	; (8001d7c <GY801_update_data+0xa8>)
 8001d22:	6814      	ldr	r4, [r2, #0]
 8001d24:	4619      	mov	r1, r3
 8001d26:	2002      	movs	r0, #2
 8001d28:	f7ff fef0 	bl	8001b0c <med>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	82a3      	strh	r3, [r4, #20]
	_data_gy->l3g4200d.gx=med(3, _data_gy->l3g4200d.gx);
 8001d30:	4b12      	ldr	r3, [pc, #72]	; (8001d7c <GY801_update_data+0xa8>)
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001d38:	4a10      	ldr	r2, [pc, #64]	; (8001d7c <GY801_update_data+0xa8>)
 8001d3a:	6814      	ldr	r4, [r2, #0]
 8001d3c:	4619      	mov	r1, r3
 8001d3e:	2003      	movs	r0, #3
 8001d40:	f7ff fee4 	bl	8001b0c <med>
 8001d44:	4603      	mov	r3, r0
 8001d46:	8423      	strh	r3, [r4, #32]
	_data_gy->l3g4200d.gy=med(4, _data_gy->l3g4200d.gy);
 8001d48:	4b0c      	ldr	r3, [pc, #48]	; (8001d7c <GY801_update_data+0xa8>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 8001d50:	4a0a      	ldr	r2, [pc, #40]	; (8001d7c <GY801_update_data+0xa8>)
 8001d52:	6814      	ldr	r4, [r2, #0]
 8001d54:	4619      	mov	r1, r3
 8001d56:	2004      	movs	r0, #4
 8001d58:	f7ff fed8 	bl	8001b0c <med>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	8463      	strh	r3, [r4, #34]	; 0x22
	_data_gy->l3g4200d.gz=med(5, _data_gy->l3g4200d.gz);
 8001d60:	4b06      	ldr	r3, [pc, #24]	; (8001d7c <GY801_update_data+0xa8>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 8001d68:	4a04      	ldr	r2, [pc, #16]	; (8001d7c <GY801_update_data+0xa8>)
 8001d6a:	6814      	ldr	r4, [r2, #0]
 8001d6c:	4619      	mov	r1, r3
 8001d6e:	2005      	movs	r0, #5
 8001d70:	f7ff fecc 	bl	8001b0c <med>
 8001d74:	4603      	mov	r3, r0
 8001d76:	84a3      	strh	r3, [r4, #36]	; 0x24
	 //sprintf((char*)gy_data,"X:%06d Y:%06d Z:%06d",_data_gy->lsm303dlhc_mag.mx,_data_gy->lsm303dlhc_mag.my,_data_gy->lsm303dlhc_mag.mz);
	 //sprintf((char*)gy_data,"%ld;%ld;%ld.%ld;%d;%d;%d;%f;%f;%f;%f;%f;%f;%f;%f;%f|",HAL_GetTick(),_data_gy->bmp180.pressure,_data_gy->bmp180.temp/10,_data_gy->bmp180.temp%10,_data_gy->adxl345.ax,_data_gy->adxl345.ay,_data_gy->adxl345.az,(float)_data_gy->l3g4200d.gx*M_PI/180/ 131.0,(float)_data_gy->l3g4200d.gy*M_PI/180/ 131.0,(float)_data_gy->l3g4200d.gz*M_PI/180/ 131.0,(float)_data_gy->lsm303dlhc.ax*21.5625,(float)_data_gy->lsm303dlhc.ay*21.5625,(float)_data_gy->lsm303dlhc.az*21.5625,_data_gy->lsm303dlhc_mag.mx,_data_gy->lsm303dlhc_mag.my,_data_gy->lsm303dlhc_mag.mz);
	 sprintf((char*)gy_data,"%ld;%f;%f;%f;%f;%f;%f;%f;%f;%f|",HAL_GetTick(),(float)_data_gy->l3g4200d.gx*M_PI/180/ 131.0,(float)_data_gy->l3g4200d.gy*M_PI/180/ 131.0,(float)_data_gy->l3g4200d.gz*M_PI/180/ 131.0,(float)_data_gy->lsm303dlhc.ax*21.5625,(float)_data_gy->lsm303dlhc.ay*21.5625,(float)_data_gy->lsm303dlhc.az*21.5625,_data_gy->lsm303dlhc_mag.mx*0.1388,_data_gy->lsm303dlhc_mag.my*0.1388,_data_gy->lsm303dlhc_mag.mz*0.1388);
	 log_s((char*)gy_data);*/

}
 8001d78:	bf00      	nop
 8001d7a:	bd98      	pop	{r3, r4, r7, pc}
 8001d7c:	20000310 	.word	0x20000310

08001d80 <GYRO_init>:
#include "stdio.h"
#include "string.h"
I2C_HandleTypeDef *_gyro_i2c;
readings *_gyro_data;
uint8_t _gyro_timeout = 10;
uint8_t GYRO_init(I2C_HandleTypeDef *i2c, readings *data) {
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b082      	sub	sp, #8
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
 8001d88:	6039      	str	r1, [r7, #0]
	_gyro_i2c = i2c;
 8001d8a:	4a14      	ldr	r2, [pc, #80]	; (8001ddc <GYRO_init+0x5c>)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	6013      	str	r3, [r2, #0]
	_gyro_data = data;
 8001d90:	4a13      	ldr	r2, [pc, #76]	; (8001de0 <GYRO_init+0x60>)
 8001d92:	683b      	ldr	r3, [r7, #0]
 8001d94:	6013      	str	r3, [r2, #0]
	log_s_wnl("L3G4200D started---");
 8001d96:	4813      	ldr	r0, [pc, #76]	; (8001de4 <GYRO_init+0x64>)
 8001d98:	f7ff fdf8 	bl	800198c <log_s_wnl>
	if (GYRO_ReadReg(GYRO_REG_DEVID) == 211) {
 8001d9c:	200f      	movs	r0, #15
 8001d9e:	f000 f847 	bl	8001e30 <GYRO_ReadReg>
 8001da2:	4603      	mov	r3, r0
 8001da4:	2bd3      	cmp	r3, #211	; 0xd3
 8001da6:	d110      	bne.n	8001dca <GYRO_init+0x4a>
		log_s("ok");
 8001da8:	480f      	ldr	r0, [pc, #60]	; (8001de8 <GYRO_init+0x68>)
 8001daa:	f7ff fdcd 	bl	8001948 <log_s>
	} else {
		log_s("ERROR");
		return 1;
	}
	GYRO_WriteReg(GYRO_REG_CTRL_REG1, 0b11111111);
 8001dae:	21ff      	movs	r1, #255	; 0xff
 8001db0:	2020      	movs	r0, #32
 8001db2:	f000 f81d 	bl	8001df0 <GYRO_WriteReg>
	GYRO_WriteReg(GYRO_REG_CTRL_REG2, 0b0010000);
 8001db6:	2110      	movs	r1, #16
 8001db8:	2021      	movs	r0, #33	; 0x21
 8001dba:	f000 f819 	bl	8001df0 <GYRO_WriteReg>
	GYRO_WriteReg(GYRO_REG_CTRL_REG4, 0b00110000);
 8001dbe:	2130      	movs	r1, #48	; 0x30
 8001dc0:	2023      	movs	r0, #35	; 0x23
 8001dc2:	f000 f815 	bl	8001df0 <GYRO_WriteReg>
	return 0;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	e003      	b.n	8001dd2 <GYRO_init+0x52>
		log_s("ERROR");
 8001dca:	4808      	ldr	r0, [pc, #32]	; (8001dec <GYRO_init+0x6c>)
 8001dcc:	f7ff fdbc 	bl	8001948 <log_s>
		return 1;
 8001dd0:	2301      	movs	r3, #1
}
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	3708      	adds	r7, #8
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bd80      	pop	{r7, pc}
 8001dda:	bf00      	nop
 8001ddc:	2000034c 	.word	0x2000034c
 8001de0:	20000350 	.word	0x20000350
 8001de4:	08012c58 	.word	0x08012c58
 8001de8:	08012c6c 	.word	0x08012c6c
 8001dec:	08012c70 	.word	0x08012c70

08001df0 <GYRO_WriteReg>:

void GYRO_WriteReg(uint8_t reg, uint8_t cmd) {
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b086      	sub	sp, #24
 8001df4:	af02      	add	r7, sp, #8
 8001df6:	4603      	mov	r3, r0
 8001df8:	460a      	mov	r2, r1
 8001dfa:	71fb      	strb	r3, [r7, #7]
 8001dfc:	4613      	mov	r3, r2
 8001dfe:	71bb      	strb	r3, [r7, #6]
	uint8_t arr[2] = { reg, cmd };
 8001e00:	79fb      	ldrb	r3, [r7, #7]
 8001e02:	733b      	strb	r3, [r7, #12]
 8001e04:	79bb      	ldrb	r3, [r7, #6]
 8001e06:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(_gyro_i2c, GYRO_ADDR << 1, arr, 2, _gyro_timeout);
 8001e08:	4b07      	ldr	r3, [pc, #28]	; (8001e28 <GYRO_WriteReg+0x38>)
 8001e0a:	6818      	ldr	r0, [r3, #0]
 8001e0c:	4b07      	ldr	r3, [pc, #28]	; (8001e2c <GYRO_WriteReg+0x3c>)
 8001e0e:	781b      	ldrb	r3, [r3, #0]
 8001e10:	f107 020c 	add.w	r2, r7, #12
 8001e14:	9300      	str	r3, [sp, #0]
 8001e16:	2302      	movs	r3, #2
 8001e18:	21d2      	movs	r1, #210	; 0xd2
 8001e1a:	f004 f9d7 	bl	80061cc <HAL_I2C_Master_Transmit>
}
 8001e1e:	bf00      	nop
 8001e20:	3710      	adds	r7, #16
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	bf00      	nop
 8001e28:	2000034c 	.word	0x2000034c
 8001e2c:	20000002 	.word	0x20000002

08001e30 <GYRO_ReadReg>:

uint8_t GYRO_ReadReg(uint8_t reg) {
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b086      	sub	sp, #24
 8001e34:	af02      	add	r7, sp, #8
 8001e36:	4603      	mov	r3, r0
 8001e38:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Master_Transmit(_gyro_i2c, GYRO_ADDR << 1, &reg, 1, _gyro_timeout);
 8001e3a:	4b0d      	ldr	r3, [pc, #52]	; (8001e70 <GYRO_ReadReg+0x40>)
 8001e3c:	6818      	ldr	r0, [r3, #0]
 8001e3e:	4b0d      	ldr	r3, [pc, #52]	; (8001e74 <GYRO_ReadReg+0x44>)
 8001e40:	781b      	ldrb	r3, [r3, #0]
 8001e42:	1dfa      	adds	r2, r7, #7
 8001e44:	9300      	str	r3, [sp, #0]
 8001e46:	2301      	movs	r3, #1
 8001e48:	21d2      	movs	r1, #210	; 0xd2
 8001e4a:	f004 f9bf 	bl	80061cc <HAL_I2C_Master_Transmit>
	uint8_t result;
	HAL_I2C_Master_Receive(_gyro_i2c, GYRO_ADDR << 1, &result, 1,
 8001e4e:	4b08      	ldr	r3, [pc, #32]	; (8001e70 <GYRO_ReadReg+0x40>)
 8001e50:	6818      	ldr	r0, [r3, #0]
 8001e52:	4b08      	ldr	r3, [pc, #32]	; (8001e74 <GYRO_ReadReg+0x44>)
 8001e54:	781b      	ldrb	r3, [r3, #0]
 8001e56:	f107 020f 	add.w	r2, r7, #15
 8001e5a:	9300      	str	r3, [sp, #0]
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	21d2      	movs	r1, #210	; 0xd2
 8001e60:	f004 fab2 	bl	80063c8 <HAL_I2C_Master_Receive>
			_gyro_timeout);
	return result;
 8001e64:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e66:	4618      	mov	r0, r3
 8001e68:	3710      	adds	r7, #16
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bd80      	pop	{r7, pc}
 8001e6e:	bf00      	nop
 8001e70:	2000034c 	.word	0x2000034c
 8001e74:	20000002 	.word	0x20000002

08001e78 <GYRO_power>:

void GYRO_power(uint8_t pwr) {
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b082      	sub	sp, #8
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	4603      	mov	r3, r0
 8001e80:	71fb      	strb	r3, [r7, #7]
	GYRO_WriteReg(GYRO_REG_CTRL_REG1, pwr ? 0x0F : 0x00);
 8001e82:	79fb      	ldrb	r3, [r7, #7]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d001      	beq.n	8001e8c <GYRO_power+0x14>
 8001e88:	230f      	movs	r3, #15
 8001e8a:	e000      	b.n	8001e8e <GYRO_power+0x16>
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	4619      	mov	r1, r3
 8001e90:	2020      	movs	r0, #32
 8001e92:	f7ff ffad 	bl	8001df0 <GYRO_WriteReg>
}
 8001e96:	bf00      	nop
 8001e98:	3708      	adds	r7, #8
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}
	...

08001ea0 <GYRO_get_data>:

void GYRO_get_data() {
 8001ea0:	b598      	push	{r3, r4, r7, lr}
 8001ea2:	af00      	add	r7, sp, #0
	_gyro_data->l3g4200d.gx = ((GYRO_ReadReg(0x29) << 8) | GYRO_ReadReg(0x28));
 8001ea4:	2029      	movs	r0, #41	; 0x29
 8001ea6:	f7ff ffc3 	bl	8001e30 <GYRO_ReadReg>
 8001eaa:	4603      	mov	r3, r0
 8001eac:	021b      	lsls	r3, r3, #8
 8001eae:	b21c      	sxth	r4, r3
 8001eb0:	2028      	movs	r0, #40	; 0x28
 8001eb2:	f7ff ffbd 	bl	8001e30 <GYRO_ReadReg>
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	b21a      	sxth	r2, r3
 8001eba:	4b13      	ldr	r3, [pc, #76]	; (8001f08 <GYRO_get_data+0x68>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	4322      	orrs	r2, r4
 8001ec0:	b212      	sxth	r2, r2
 8001ec2:	841a      	strh	r2, [r3, #32]
	_gyro_data->l3g4200d.gy = ((GYRO_ReadReg(0x2B) << 8) | GYRO_ReadReg(0x2A));
 8001ec4:	202b      	movs	r0, #43	; 0x2b
 8001ec6:	f7ff ffb3 	bl	8001e30 <GYRO_ReadReg>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	021b      	lsls	r3, r3, #8
 8001ece:	b21c      	sxth	r4, r3
 8001ed0:	202a      	movs	r0, #42	; 0x2a
 8001ed2:	f7ff ffad 	bl	8001e30 <GYRO_ReadReg>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	b21a      	sxth	r2, r3
 8001eda:	4b0b      	ldr	r3, [pc, #44]	; (8001f08 <GYRO_get_data+0x68>)
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	4322      	orrs	r2, r4
 8001ee0:	b212      	sxth	r2, r2
 8001ee2:	845a      	strh	r2, [r3, #34]	; 0x22
	_gyro_data->l3g4200d.gz = ((GYRO_ReadReg(0x2D) << 8) | GYRO_ReadReg(0x2C));
 8001ee4:	202d      	movs	r0, #45	; 0x2d
 8001ee6:	f7ff ffa3 	bl	8001e30 <GYRO_ReadReg>
 8001eea:	4603      	mov	r3, r0
 8001eec:	021b      	lsls	r3, r3, #8
 8001eee:	b21c      	sxth	r4, r3
 8001ef0:	202c      	movs	r0, #44	; 0x2c
 8001ef2:	f7ff ff9d 	bl	8001e30 <GYRO_ReadReg>
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	b21a      	sxth	r2, r3
 8001efa:	4b03      	ldr	r3, [pc, #12]	; (8001f08 <GYRO_get_data+0x68>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	4322      	orrs	r2, r4
 8001f00:	b212      	sxth	r2, r2
 8001f02:	849a      	strh	r2, [r3, #36]	; 0x24
}
 8001f04:	bf00      	nop
 8001f06:	bd98      	pop	{r3, r4, r7, pc}
 8001f08:	20000350 	.word	0x20000350

08001f0c <mag_init>:
#include "lsm303dlhc.h"
I2C_HandleTypeDef *_mag_i2c;
readings *_mag_data;
uint8_t _mag_timeout = 10;
uint8_t mag_init(I2C_HandleTypeDef *i2c, readings *data) {
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b082      	sub	sp, #8
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
 8001f14:	6039      	str	r1, [r7, #0]
	_mag_i2c = i2c;
 8001f16:	4a1d      	ldr	r2, [pc, #116]	; (8001f8c <mag_init+0x80>)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6013      	str	r3, [r2, #0]
	_mag_data = data;
 8001f1c:	4a1c      	ldr	r2, [pc, #112]	; (8001f90 <mag_init+0x84>)
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	6013      	str	r3, [r2, #0]
	log_s_wnl("LSM303DLHC started---");
 8001f22:	481c      	ldr	r0, [pc, #112]	; (8001f94 <mag_init+0x88>)
 8001f24:	f7ff fd32 	bl	800198c <log_s_wnl>
	if (mag_read_data(1, LSM303DLHC_REG_WHOAMI) == 0x33) {
 8001f28:	210f      	movs	r1, #15
 8001f2a:	2001      	movs	r0, #1
 8001f2c:	f000 f838 	bl	8001fa0 <mag_read_data>
 8001f30:	4603      	mov	r3, r0
 8001f32:	2b33      	cmp	r3, #51	; 0x33
 8001f34:	d122      	bne.n	8001f7c <mag_init+0x70>
		log_s("ok");
 8001f36:	4818      	ldr	r0, [pc, #96]	; (8001f98 <mag_init+0x8c>)
 8001f38:	f7ff fd06 	bl	8001948 <log_s>
		log_s("ERROR");
		return 1;
		return;
	}
	/* accel config */
	mag_write_data(1, LSM303DLHC_REG_CTRL_REG1_A, 0b01110111);
 8001f3c:	2277      	movs	r2, #119	; 0x77
 8001f3e:	2120      	movs	r1, #32
 8001f40:	2001      	movs	r0, #1
 8001f42:	f000 f85d 	bl	8002000 <mag_write_data>
	mag_write_data(1, LSM303DLHC_REG_CTRL_REG2_A, 0b10010000);
 8001f46:	2290      	movs	r2, #144	; 0x90
 8001f48:	2121      	movs	r1, #33	; 0x21
 8001f4a:	2001      	movs	r0, #1
 8001f4c:	f000 f858 	bl	8002000 <mag_write_data>
	mag_write_data(1, LSM303DLHC_REG_CTRL_REG4_A, 0b00111000);
 8001f50:	2238      	movs	r2, #56	; 0x38
 8001f52:	2123      	movs	r1, #35	; 0x23
 8001f54:	2001      	movs	r0, #1
 8001f56:	f000 f853 	bl	8002000 <mag_write_data>
	/* mag config */
	mag_write_data(0, LSM303DLHC_REG_CRA_REG_M, 0b00011100);
 8001f5a:	221c      	movs	r2, #28
 8001f5c:	2100      	movs	r1, #0
 8001f5e:	2000      	movs	r0, #0
 8001f60:	f000 f84e 	bl	8002000 <mag_write_data>
	mag_write_data(0, LSM303DLHC_REG_CRB_REG_M, 0b10000000);
 8001f64:	2280      	movs	r2, #128	; 0x80
 8001f66:	2101      	movs	r1, #1
 8001f68:	2000      	movs	r0, #0
 8001f6a:	f000 f849 	bl	8002000 <mag_write_data>
	mag_write_data(0, LSM303DLHC_REG_MR_REG_M, 0b00000000);
 8001f6e:	2200      	movs	r2, #0
 8001f70:	2102      	movs	r1, #2
 8001f72:	2000      	movs	r0, #0
 8001f74:	f000 f844 	bl	8002000 <mag_write_data>
	return 0;
 8001f78:	2300      	movs	r3, #0
 8001f7a:	e003      	b.n	8001f84 <mag_init+0x78>
		log_s("ERROR");
 8001f7c:	4807      	ldr	r0, [pc, #28]	; (8001f9c <mag_init+0x90>)
 8001f7e:	f7ff fce3 	bl	8001948 <log_s>
		return 1;
 8001f82:	2301      	movs	r3, #1
}
 8001f84:	4618      	mov	r0, r3
 8001f86:	3708      	adds	r7, #8
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	bd80      	pop	{r7, pc}
 8001f8c:	20000354 	.word	0x20000354
 8001f90:	20000358 	.word	0x20000358
 8001f94:	08012c78 	.word	0x08012c78
 8001f98:	08012c90 	.word	0x08012c90
 8001f9c:	08012c94 	.word	0x08012c94

08001fa0 <mag_read_data>:

uint8_t mag_read_data(uint8_t type, uint8_t reg) {
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b088      	sub	sp, #32
 8001fa4:	af04      	add	r7, sp, #16
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	460a      	mov	r2, r1
 8001faa:	71fb      	strb	r3, [r7, #7]
 8001fac:	4613      	mov	r3, r2
 8001fae:	71bb      	strb	r3, [r7, #6]
	//log_s_int("addr",((type)?LSM303DLHC_ACCEL_ADDR:LSM303DLHC_MAG_ADDR)<<1);
	uint8_t result;
	HAL_I2C_Mem_Read(_mag_i2c,
 8001fb0:	4b11      	ldr	r3, [pc, #68]	; (8001ff8 <mag_read_data+0x58>)
 8001fb2:	6818      	ldr	r0, [r3, #0]
 8001fb4:	79fb      	ldrb	r3, [r7, #7]
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d001      	beq.n	8001fbe <mag_read_data+0x1e>
 8001fba:	2232      	movs	r2, #50	; 0x32
 8001fbc:	e000      	b.n	8001fc0 <mag_read_data+0x20>
 8001fbe:	223c      	movs	r2, #60	; 0x3c
			(((type) ? LSM303DLHC_ACCEL_ADDR : LSM303DLHC_MAG_ADDR) << 1)
					+ !type, reg, I2C_MEMADD_SIZE_8BIT, &result, 1,
 8001fc0:	79fb      	ldrb	r3, [r7, #7]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	bf0c      	ite	eq
 8001fc6:	2301      	moveq	r3, #1
 8001fc8:	2300      	movne	r3, #0
 8001fca:	b2db      	uxtb	r3, r3
 8001fcc:	b29b      	uxth	r3, r3
	HAL_I2C_Mem_Read(_mag_i2c,
 8001fce:	4413      	add	r3, r2
 8001fd0:	b299      	uxth	r1, r3
 8001fd2:	79bb      	ldrb	r3, [r7, #6]
 8001fd4:	b29a      	uxth	r2, r3
 8001fd6:	4b09      	ldr	r3, [pc, #36]	; (8001ffc <mag_read_data+0x5c>)
 8001fd8:	781b      	ldrb	r3, [r3, #0]
 8001fda:	9302      	str	r3, [sp, #8]
 8001fdc:	2301      	movs	r3, #1
 8001fde:	9301      	str	r3, [sp, #4]
 8001fe0:	f107 030f 	add.w	r3, r7, #15
 8001fe4:	9300      	str	r3, [sp, #0]
 8001fe6:	2301      	movs	r3, #1
 8001fe8:	f004 fd0e 	bl	8006a08 <HAL_I2C_Mem_Read>
			_mag_timeout);
	return result;
 8001fec:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fee:	4618      	mov	r0, r3
 8001ff0:	3710      	adds	r7, #16
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}
 8001ff6:	bf00      	nop
 8001ff8:	20000354 	.word	0x20000354
 8001ffc:	20000003 	.word	0x20000003

08002000 <mag_write_data>:
void mag_write_data(uint8_t type, uint8_t reg, uint8_t cmd) {
 8002000:	b580      	push	{r7, lr}
 8002002:	b086      	sub	sp, #24
 8002004:	af04      	add	r7, sp, #16
 8002006:	4603      	mov	r3, r0
 8002008:	71fb      	strb	r3, [r7, #7]
 800200a:	460b      	mov	r3, r1
 800200c:	71bb      	strb	r3, [r7, #6]
 800200e:	4613      	mov	r3, r2
 8002010:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Mem_Write(_mag_i2c,
 8002012:	4b0c      	ldr	r3, [pc, #48]	; (8002044 <mag_write_data+0x44>)
 8002014:	6818      	ldr	r0, [r3, #0]
 8002016:	79fb      	ldrb	r3, [r7, #7]
 8002018:	2b00      	cmp	r3, #0
 800201a:	d001      	beq.n	8002020 <mag_write_data+0x20>
 800201c:	2132      	movs	r1, #50	; 0x32
 800201e:	e000      	b.n	8002022 <mag_write_data+0x22>
 8002020:	213c      	movs	r1, #60	; 0x3c
 8002022:	79bb      	ldrb	r3, [r7, #6]
 8002024:	b29a      	uxth	r2, r3
 8002026:	4b08      	ldr	r3, [pc, #32]	; (8002048 <mag_write_data+0x48>)
 8002028:	781b      	ldrb	r3, [r3, #0]
 800202a:	9302      	str	r3, [sp, #8]
 800202c:	2301      	movs	r3, #1
 800202e:	9301      	str	r3, [sp, #4]
 8002030:	1d7b      	adds	r3, r7, #5
 8002032:	9300      	str	r3, [sp, #0]
 8002034:	2301      	movs	r3, #1
 8002036:	f004 fbed 	bl	8006814 <HAL_I2C_Mem_Write>
			((type) ? LSM303DLHC_ACCEL_ADDR : LSM303DLHC_MAG_ADDR) << 1,
			(uint16_t) reg, I2C_MEMADD_SIZE_8BIT, &cmd, 1, _mag_timeout);
}
 800203a:	bf00      	nop
 800203c:	3708      	adds	r7, #8
 800203e:	46bd      	mov	sp, r7
 8002040:	bd80      	pop	{r7, pc}
 8002042:	bf00      	nop
 8002044:	20000354 	.word	0x20000354
 8002048:	20000003 	.word	0x20000003

0800204c <lsm303dlhc_get_acc>:

void lsm303dlhc_get_acc() {
 800204c:	b598      	push	{r3, r4, r7, lr}
 800204e:	af00      	add	r7, sp, #0
	_mag_data->lsm303dlhc.ax =
			((mag_read_data(1, LSM303DLHC_REG_OUT_X_H_A) << 8)
 8002050:	2129      	movs	r1, #41	; 0x29
 8002052:	2001      	movs	r0, #1
 8002054:	f7ff ffa4 	bl	8001fa0 <mag_read_data>
 8002058:	4603      	mov	r3, r0
 800205a:	021b      	lsls	r3, r3, #8
					| mag_read_data(1, LSM303DLHC_REG_OUT_X_L_A));
 800205c:	b21c      	sxth	r4, r3
 800205e:	2128      	movs	r1, #40	; 0x28
 8002060:	2001      	movs	r0, #1
 8002062:	f7ff ff9d 	bl	8001fa0 <mag_read_data>
 8002066:	4603      	mov	r3, r0
 8002068:	b21a      	sxth	r2, r3
	_mag_data->lsm303dlhc.ax =
 800206a:	4b15      	ldr	r3, [pc, #84]	; (80020c0 <lsm303dlhc_get_acc+0x74>)
 800206c:	681b      	ldr	r3, [r3, #0]
					| mag_read_data(1, LSM303DLHC_REG_OUT_X_L_A));
 800206e:	4322      	orrs	r2, r4
 8002070:	b212      	sxth	r2, r2
	_mag_data->lsm303dlhc.ax =
 8002072:	831a      	strh	r2, [r3, #24]
	_mag_data->lsm303dlhc.ay =
			((mag_read_data(1, LSM303DLHC_REG_OUT_Y_H_A) << 8)
 8002074:	212b      	movs	r1, #43	; 0x2b
 8002076:	2001      	movs	r0, #1
 8002078:	f7ff ff92 	bl	8001fa0 <mag_read_data>
 800207c:	4603      	mov	r3, r0
 800207e:	021b      	lsls	r3, r3, #8
					| mag_read_data(1, LSM303DLHC_REG_OUT_Y_L_A));
 8002080:	b21c      	sxth	r4, r3
 8002082:	212a      	movs	r1, #42	; 0x2a
 8002084:	2001      	movs	r0, #1
 8002086:	f7ff ff8b 	bl	8001fa0 <mag_read_data>
 800208a:	4603      	mov	r3, r0
 800208c:	b21a      	sxth	r2, r3
	_mag_data->lsm303dlhc.ay =
 800208e:	4b0c      	ldr	r3, [pc, #48]	; (80020c0 <lsm303dlhc_get_acc+0x74>)
 8002090:	681b      	ldr	r3, [r3, #0]
					| mag_read_data(1, LSM303DLHC_REG_OUT_Y_L_A));
 8002092:	4322      	orrs	r2, r4
 8002094:	b212      	sxth	r2, r2
	_mag_data->lsm303dlhc.ay =
 8002096:	835a      	strh	r2, [r3, #26]
	_mag_data->lsm303dlhc.az =
			((mag_read_data(1, LSM303DLHC_REG_OUT_Z_H_A) << 8)
 8002098:	212d      	movs	r1, #45	; 0x2d
 800209a:	2001      	movs	r0, #1
 800209c:	f7ff ff80 	bl	8001fa0 <mag_read_data>
 80020a0:	4603      	mov	r3, r0
 80020a2:	021b      	lsls	r3, r3, #8
					| mag_read_data(1, LSM303DLHC_REG_OUT_Z_L_A));
 80020a4:	b21c      	sxth	r4, r3
 80020a6:	212c      	movs	r1, #44	; 0x2c
 80020a8:	2001      	movs	r0, #1
 80020aa:	f7ff ff79 	bl	8001fa0 <mag_read_data>
 80020ae:	4603      	mov	r3, r0
 80020b0:	b21a      	sxth	r2, r3
	_mag_data->lsm303dlhc.az =
 80020b2:	4b03      	ldr	r3, [pc, #12]	; (80020c0 <lsm303dlhc_get_acc+0x74>)
 80020b4:	681b      	ldr	r3, [r3, #0]
					| mag_read_data(1, LSM303DLHC_REG_OUT_Z_L_A));
 80020b6:	4322      	orrs	r2, r4
 80020b8:	b212      	sxth	r2, r2
	_mag_data->lsm303dlhc.az =
 80020ba:	839a      	strh	r2, [r3, #28]
}
 80020bc:	bf00      	nop
 80020be:	bd98      	pop	{r3, r4, r7, pc}
 80020c0:	20000358 	.word	0x20000358
 80020c4:	00000000 	.word	0x00000000

080020c8 <lsm303dlhc_get_mag>:
void lsm303dlhc_get_mag() {
 80020c8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80020cc:	af00      	add	r7, sp, #0
	_mag_data->lsm303dlhc_mag.mx_raw = (uint16_t) ((uint16_t) (mag_read_data(0,
 80020ce:	2103      	movs	r1, #3
 80020d0:	2000      	movs	r0, #0
 80020d2:	f7ff ff65 	bl	8001fa0 <mag_read_data>
 80020d6:	4603      	mov	r3, r0
 80020d8:	b29b      	uxth	r3, r3
 80020da:	021b      	lsls	r3, r3, #8
 80020dc:	b29c      	uxth	r4, r3
			LSM303DLHC_REG_OUT_X_H_M) << 8)
			| mag_read_data(0, LSM303DLHC_REG_OUT_X_L_M));
 80020de:	2104      	movs	r1, #4
 80020e0:	2000      	movs	r0, #0
 80020e2:	f7ff ff5d 	bl	8001fa0 <mag_read_data>
 80020e6:	4603      	mov	r3, r0
 80020e8:	b29b      	uxth	r3, r3
	_mag_data->lsm303dlhc_mag.mx_raw = (uint16_t) ((uint16_t) (mag_read_data(0,
 80020ea:	4323      	orrs	r3, r4
 80020ec:	b29a      	uxth	r2, r3
 80020ee:	4bb2      	ldr	r3, [pc, #712]	; (80023b8 <lsm303dlhc_get_mag+0x2f0>)
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	b212      	sxth	r2, r2
 80020f4:	851a      	strh	r2, [r3, #40]	; 0x28
	_mag_data->lsm303dlhc_mag.my_raw = (uint16_t) ((uint16_t) (mag_read_data(0,
 80020f6:	2107      	movs	r1, #7
 80020f8:	2000      	movs	r0, #0
 80020fa:	f7ff ff51 	bl	8001fa0 <mag_read_data>
 80020fe:	4603      	mov	r3, r0
 8002100:	b29b      	uxth	r3, r3
 8002102:	021b      	lsls	r3, r3, #8
 8002104:	b29c      	uxth	r4, r3
			LSM303DLHC_REG_OUT_Y_H_M) << 8)
			| mag_read_data(0, LSM303DLHC_REG_OUT_Y_L_M));
 8002106:	2108      	movs	r1, #8
 8002108:	2000      	movs	r0, #0
 800210a:	f7ff ff49 	bl	8001fa0 <mag_read_data>
 800210e:	4603      	mov	r3, r0
 8002110:	b29b      	uxth	r3, r3
	_mag_data->lsm303dlhc_mag.my_raw = (uint16_t) ((uint16_t) (mag_read_data(0,
 8002112:	4323      	orrs	r3, r4
 8002114:	b29a      	uxth	r2, r3
 8002116:	4ba8      	ldr	r3, [pc, #672]	; (80023b8 <lsm303dlhc_get_mag+0x2f0>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	b212      	sxth	r2, r2
 800211c:	855a      	strh	r2, [r3, #42]	; 0x2a
	_mag_data->lsm303dlhc_mag.mz_raw = (uint16_t) ((uint16_t) (mag_read_data(0,
 800211e:	2105      	movs	r1, #5
 8002120:	2000      	movs	r0, #0
 8002122:	f7ff ff3d 	bl	8001fa0 <mag_read_data>
 8002126:	4603      	mov	r3, r0
 8002128:	b29b      	uxth	r3, r3
 800212a:	021b      	lsls	r3, r3, #8
 800212c:	b29c      	uxth	r4, r3
			LSM303DLHC_REG_OUT_Z_H_M) << 8)
			| mag_read_data(0, LSM303DLHC_REG_OUT_Z_L_M));
 800212e:	2106      	movs	r1, #6
 8002130:	2000      	movs	r0, #0
 8002132:	f7ff ff35 	bl	8001fa0 <mag_read_data>
 8002136:	4603      	mov	r3, r0
 8002138:	b29b      	uxth	r3, r3
	_mag_data->lsm303dlhc_mag.mz_raw = (uint16_t) ((uint16_t) (mag_read_data(0,
 800213a:	4323      	orrs	r3, r4
 800213c:	b29a      	uxth	r2, r3
 800213e:	4b9e      	ldr	r3, [pc, #632]	; (80023b8 <lsm303dlhc_get_mag+0x2f0>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	b212      	sxth	r2, r2
 8002144:	859a      	strh	r2, [r3, #44]	; 0x2c
	// magneto calibration
	_mag_data->lsm303dlhc_mag.mx = 4.383713
			* (_mag_data->lsm303dlhc_mag.mx_raw + 43.206892)
 8002146:	4b9c      	ldr	r3, [pc, #624]	; (80023b8 <lsm303dlhc_get_mag+0x2f0>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	; 0x28
 800214e:	4618      	mov	r0, r3
 8002150:	f7fe f9f0 	bl	8000534 <__aeabi_i2d>
 8002154:	a384      	add	r3, pc, #528	; (adr r3, 8002368 <lsm303dlhc_get_mag+0x2a0>)
 8002156:	e9d3 2300 	ldrd	r2, r3, [r3]
 800215a:	f7fe f89f 	bl	800029c <__adddf3>
 800215e:	4602      	mov	r2, r0
 8002160:	460b      	mov	r3, r1
 8002162:	4610      	mov	r0, r2
 8002164:	4619      	mov	r1, r3
 8002166:	a382      	add	r3, pc, #520	; (adr r3, 8002370 <lsm303dlhc_get_mag+0x2a8>)
 8002168:	e9d3 2300 	ldrd	r2, r3, [r3]
 800216c:	f7fe fa4c 	bl	8000608 <__aeabi_dmul>
 8002170:	4602      	mov	r2, r0
 8002172:	460b      	mov	r3, r1
 8002174:	4614      	mov	r4, r2
 8002176:	461d      	mov	r5, r3
			+ 0.021545 * (_mag_data->lsm303dlhc_mag.my_raw + -25.655564)
 8002178:	4b8f      	ldr	r3, [pc, #572]	; (80023b8 <lsm303dlhc_get_mag+0x2f0>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f9b3 302a 	ldrsh.w	r3, [r3, #42]	; 0x2a
 8002180:	4618      	mov	r0, r3
 8002182:	f7fe f9d7 	bl	8000534 <__aeabi_i2d>
 8002186:	a37c      	add	r3, pc, #496	; (adr r3, 8002378 <lsm303dlhc_get_mag+0x2b0>)
 8002188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800218c:	f7fe f884 	bl	8000298 <__aeabi_dsub>
 8002190:	4602      	mov	r2, r0
 8002192:	460b      	mov	r3, r1
 8002194:	4610      	mov	r0, r2
 8002196:	4619      	mov	r1, r3
 8002198:	a379      	add	r3, pc, #484	; (adr r3, 8002380 <lsm303dlhc_get_mag+0x2b8>)
 800219a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800219e:	f7fe fa33 	bl	8000608 <__aeabi_dmul>
 80021a2:	4602      	mov	r2, r0
 80021a4:	460b      	mov	r3, r1
 80021a6:	4620      	mov	r0, r4
 80021a8:	4629      	mov	r1, r5
 80021aa:	f7fe f877 	bl	800029c <__adddf3>
 80021ae:	4602      	mov	r2, r0
 80021b0:	460b      	mov	r3, r1
 80021b2:	4690      	mov	r8, r2
 80021b4:	4699      	mov	r9, r3
			+ -0.077899 * (_mag_data->lsm303dlhc_mag.mz_raw + -0.569458);
 80021b6:	4b80      	ldr	r3, [pc, #512]	; (80023b8 <lsm303dlhc_get_mag+0x2f0>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	; 0x2c
 80021be:	4618      	mov	r0, r3
 80021c0:	f7fe f9b8 	bl	8000534 <__aeabi_i2d>
 80021c4:	a370      	add	r3, pc, #448	; (adr r3, 8002388 <lsm303dlhc_get_mag+0x2c0>)
 80021c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021ca:	f7fe f865 	bl	8000298 <__aeabi_dsub>
 80021ce:	4602      	mov	r2, r0
 80021d0:	460b      	mov	r3, r1
 80021d2:	4610      	mov	r0, r2
 80021d4:	4619      	mov	r1, r3
 80021d6:	a36e      	add	r3, pc, #440	; (adr r3, 8002390 <lsm303dlhc_get_mag+0x2c8>)
 80021d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021dc:	f7fe fa14 	bl	8000608 <__aeabi_dmul>
 80021e0:	4602      	mov	r2, r0
 80021e2:	460b      	mov	r3, r1
	_mag_data->lsm303dlhc_mag.mx = 4.383713
 80021e4:	4974      	ldr	r1, [pc, #464]	; (80023b8 <lsm303dlhc_get_mag+0x2f0>)
 80021e6:	680c      	ldr	r4, [r1, #0]
			+ -0.077899 * (_mag_data->lsm303dlhc_mag.mz_raw + -0.569458);
 80021e8:	4640      	mov	r0, r8
 80021ea:	4649      	mov	r1, r9
 80021ec:	f7fe f856 	bl	800029c <__adddf3>
 80021f0:	4602      	mov	r2, r0
 80021f2:	460b      	mov	r3, r1
	_mag_data->lsm303dlhc_mag.mx = 4.383713
 80021f4:	e9c4 230c 	strd	r2, r3, [r4, #48]	; 0x30
	_mag_data->lsm303dlhc_mag.my = 0.021545
			* (_mag_data->lsm303dlhc_mag.mx_raw + 43.206892)
 80021f8:	4b6f      	ldr	r3, [pc, #444]	; (80023b8 <lsm303dlhc_get_mag+0x2f0>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	; 0x28
 8002200:	4618      	mov	r0, r3
 8002202:	f7fe f997 	bl	8000534 <__aeabi_i2d>
 8002206:	a358      	add	r3, pc, #352	; (adr r3, 8002368 <lsm303dlhc_get_mag+0x2a0>)
 8002208:	e9d3 2300 	ldrd	r2, r3, [r3]
 800220c:	f7fe f846 	bl	800029c <__adddf3>
 8002210:	4602      	mov	r2, r0
 8002212:	460b      	mov	r3, r1
 8002214:	4610      	mov	r0, r2
 8002216:	4619      	mov	r1, r3
 8002218:	a359      	add	r3, pc, #356	; (adr r3, 8002380 <lsm303dlhc_get_mag+0x2b8>)
 800221a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800221e:	f7fe f9f3 	bl	8000608 <__aeabi_dmul>
 8002222:	4602      	mov	r2, r0
 8002224:	460b      	mov	r3, r1
 8002226:	4614      	mov	r4, r2
 8002228:	461d      	mov	r5, r3
			+ 4.431516 * (_mag_data->lsm303dlhc_mag.my_raw + -25.655564)
 800222a:	4b63      	ldr	r3, [pc, #396]	; (80023b8 <lsm303dlhc_get_mag+0x2f0>)
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f9b3 302a 	ldrsh.w	r3, [r3, #42]	; 0x2a
 8002232:	4618      	mov	r0, r3
 8002234:	f7fe f97e 	bl	8000534 <__aeabi_i2d>
 8002238:	a34f      	add	r3, pc, #316	; (adr r3, 8002378 <lsm303dlhc_get_mag+0x2b0>)
 800223a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800223e:	f7fe f82b 	bl	8000298 <__aeabi_dsub>
 8002242:	4602      	mov	r2, r0
 8002244:	460b      	mov	r3, r1
 8002246:	4610      	mov	r0, r2
 8002248:	4619      	mov	r1, r3
 800224a:	a353      	add	r3, pc, #332	; (adr r3, 8002398 <lsm303dlhc_get_mag+0x2d0>)
 800224c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002250:	f7fe f9da 	bl	8000608 <__aeabi_dmul>
 8002254:	4602      	mov	r2, r0
 8002256:	460b      	mov	r3, r1
 8002258:	4620      	mov	r0, r4
 800225a:	4629      	mov	r1, r5
 800225c:	f7fe f81e 	bl	800029c <__adddf3>
 8002260:	4602      	mov	r2, r0
 8002262:	460b      	mov	r3, r1
 8002264:	4690      	mov	r8, r2
 8002266:	4699      	mov	r9, r3
			+ 0.225705 * (_mag_data->lsm303dlhc_mag.mz_raw + -0.569458);
 8002268:	4b53      	ldr	r3, [pc, #332]	; (80023b8 <lsm303dlhc_get_mag+0x2f0>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	; 0x2c
 8002270:	4618      	mov	r0, r3
 8002272:	f7fe f95f 	bl	8000534 <__aeabi_i2d>
 8002276:	a344      	add	r3, pc, #272	; (adr r3, 8002388 <lsm303dlhc_get_mag+0x2c0>)
 8002278:	e9d3 2300 	ldrd	r2, r3, [r3]
 800227c:	f7fe f80c 	bl	8000298 <__aeabi_dsub>
 8002280:	4602      	mov	r2, r0
 8002282:	460b      	mov	r3, r1
 8002284:	4610      	mov	r0, r2
 8002286:	4619      	mov	r1, r3
 8002288:	a345      	add	r3, pc, #276	; (adr r3, 80023a0 <lsm303dlhc_get_mag+0x2d8>)
 800228a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800228e:	f7fe f9bb 	bl	8000608 <__aeabi_dmul>
 8002292:	4602      	mov	r2, r0
 8002294:	460b      	mov	r3, r1
	_mag_data->lsm303dlhc_mag.my = 0.021545
 8002296:	4948      	ldr	r1, [pc, #288]	; (80023b8 <lsm303dlhc_get_mag+0x2f0>)
 8002298:	680c      	ldr	r4, [r1, #0]
			+ 0.225705 * (_mag_data->lsm303dlhc_mag.mz_raw + -0.569458);
 800229a:	4640      	mov	r0, r8
 800229c:	4649      	mov	r1, r9
 800229e:	f7fd fffd 	bl	800029c <__adddf3>
 80022a2:	4602      	mov	r2, r0
 80022a4:	460b      	mov	r3, r1
	_mag_data->lsm303dlhc_mag.my = 0.021545
 80022a6:	e9c4 230e 	strd	r2, r3, [r4, #56]	; 0x38
	_mag_data->lsm303dlhc_mag.mz = -0.077899
			* (_mag_data->lsm303dlhc_mag.mx_raw + 43.206892)
 80022aa:	4b43      	ldr	r3, [pc, #268]	; (80023b8 <lsm303dlhc_get_mag+0x2f0>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	; 0x28
 80022b2:	4618      	mov	r0, r3
 80022b4:	f7fe f93e 	bl	8000534 <__aeabi_i2d>
 80022b8:	a32b      	add	r3, pc, #172	; (adr r3, 8002368 <lsm303dlhc_get_mag+0x2a0>)
 80022ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022be:	f7fd ffed 	bl	800029c <__adddf3>
 80022c2:	4602      	mov	r2, r0
 80022c4:	460b      	mov	r3, r1
 80022c6:	4610      	mov	r0, r2
 80022c8:	4619      	mov	r1, r3
 80022ca:	a331      	add	r3, pc, #196	; (adr r3, 8002390 <lsm303dlhc_get_mag+0x2c8>)
 80022cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022d0:	f7fe f99a 	bl	8000608 <__aeabi_dmul>
 80022d4:	4602      	mov	r2, r0
 80022d6:	460b      	mov	r3, r1
 80022d8:	4614      	mov	r4, r2
 80022da:	461d      	mov	r5, r3
			+ 0.066753 * (_mag_data->lsm303dlhc_mag.my_raw + -25.655564)
 80022dc:	4b36      	ldr	r3, [pc, #216]	; (80023b8 <lsm303dlhc_get_mag+0x2f0>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f9b3 302a 	ldrsh.w	r3, [r3, #42]	; 0x2a
 80022e4:	4618      	mov	r0, r3
 80022e6:	f7fe f925 	bl	8000534 <__aeabi_i2d>
 80022ea:	a323      	add	r3, pc, #140	; (adr r3, 8002378 <lsm303dlhc_get_mag+0x2b0>)
 80022ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022f0:	f7fd ffd2 	bl	8000298 <__aeabi_dsub>
 80022f4:	4602      	mov	r2, r0
 80022f6:	460b      	mov	r3, r1
 80022f8:	4610      	mov	r0, r2
 80022fa:	4619      	mov	r1, r3
 80022fc:	a32a      	add	r3, pc, #168	; (adr r3, 80023a8 <lsm303dlhc_get_mag+0x2e0>)
 80022fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002302:	f7fe f981 	bl	8000608 <__aeabi_dmul>
 8002306:	4602      	mov	r2, r0
 8002308:	460b      	mov	r3, r1
 800230a:	4620      	mov	r0, r4
 800230c:	4629      	mov	r1, r5
 800230e:	f7fd ffc5 	bl	800029c <__adddf3>
 8002312:	4602      	mov	r2, r0
 8002314:	460b      	mov	r3, r1
 8002316:	4690      	mov	r8, r2
 8002318:	4699      	mov	r9, r3
			+ 5.335236 * (_mag_data->lsm303dlhc_mag.mz_raw + -0.569458);
 800231a:	4b27      	ldr	r3, [pc, #156]	; (80023b8 <lsm303dlhc_get_mag+0x2f0>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	; 0x2c
 8002322:	4618      	mov	r0, r3
 8002324:	f7fe f906 	bl	8000534 <__aeabi_i2d>
 8002328:	a317      	add	r3, pc, #92	; (adr r3, 8002388 <lsm303dlhc_get_mag+0x2c0>)
 800232a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800232e:	f7fd ffb3 	bl	8000298 <__aeabi_dsub>
 8002332:	4602      	mov	r2, r0
 8002334:	460b      	mov	r3, r1
 8002336:	4610      	mov	r0, r2
 8002338:	4619      	mov	r1, r3
 800233a:	a31d      	add	r3, pc, #116	; (adr r3, 80023b0 <lsm303dlhc_get_mag+0x2e8>)
 800233c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002340:	f7fe f962 	bl	8000608 <__aeabi_dmul>
 8002344:	4602      	mov	r2, r0
 8002346:	460b      	mov	r3, r1
	_mag_data->lsm303dlhc_mag.mz = -0.077899
 8002348:	491b      	ldr	r1, [pc, #108]	; (80023b8 <lsm303dlhc_get_mag+0x2f0>)
 800234a:	680c      	ldr	r4, [r1, #0]
			+ 5.335236 * (_mag_data->lsm303dlhc_mag.mz_raw + -0.569458);
 800234c:	4640      	mov	r0, r8
 800234e:	4649      	mov	r1, r9
 8002350:	f7fd ffa4 	bl	800029c <__adddf3>
 8002354:	4602      	mov	r2, r0
 8002356:	460b      	mov	r3, r1
	_mag_data->lsm303dlhc_mag.mz = -0.077899
 8002358:	e9c4 2310 	strd	r2, r3, [r4, #64]	; 0x40
}
 800235c:	bf00      	nop
 800235e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002362:	bf00      	nop
 8002364:	f3af 8000 	nop.w
 8002368:	6fe2e6eb 	.word	0x6fe2e6eb
 800236c:	40459a7b 	.word	0x40459a7b
 8002370:	0f883340 	.word	0x0f883340
 8002374:	401188ec 	.word	0x401188ec
 8002378:	0ad46f58 	.word	0x0ad46f58
 800237c:	4039a7d3 	.word	0x4039a7d3
 8002380:	7991bc56 	.word	0x7991bc56
 8002384:	3f960fe4 	.word	0x3f960fe4
 8002388:	fbce4218 	.word	0xfbce4218
 800238c:	3fe238ff 	.word	0x3fe238ff
 8002390:	59641f64 	.word	0x59641f64
 8002394:	bfb3f130 	.word	0xbfb3f130
 8002398:	548ecd8e 	.word	0x548ecd8e
 800239c:	4011b9df 	.word	0x4011b9df
 80023a0:	c4c5974e 	.word	0xc4c5974e
 80023a4:	3fcce3e6 	.word	0x3fcce3e6
 80023a8:	7fe8ee6c 	.word	0x7fe8ee6c
 80023ac:	3fb116b9 	.word	0x3fb116b9
 80023b0:	1b21c476 	.word	0x1b21c476
 80023b4:	40155748 	.word	0x40155748
 80023b8:	20000358 	.word	0x20000358

080023bc <mahony_print_ptr>:
// Functions

//-------------------------------------------------------------------------------------------
// AHRS algorithm update

void mahony_print_ptr() {
 80023bc:	b580      	push	{r7, lr}
 80023be:	af00      	add	r7, sp, #0
	log_s_p_3("AHRS", &roll, &pitch, &yaw);
 80023c0:	4b03      	ldr	r3, [pc, #12]	; (80023d0 <mahony_print_ptr+0x14>)
 80023c2:	4a04      	ldr	r2, [pc, #16]	; (80023d4 <mahony_print_ptr+0x18>)
 80023c4:	4904      	ldr	r1, [pc, #16]	; (80023d8 <mahony_print_ptr+0x1c>)
 80023c6:	4805      	ldr	r0, [pc, #20]	; (80023dc <mahony_print_ptr+0x20>)
 80023c8:	f7ff fb0e 	bl	80019e8 <log_s_p_3>
}
 80023cc:	bf00      	nop
 80023ce:	bd80      	pop	{r7, pc}
 80023d0:	20000380 	.word	0x20000380
 80023d4:	2000037c 	.word	0x2000037c
 80023d8:	20000378 	.word	0x20000378
 80023dc:	08012c9c 	.word	0x08012c9c

080023e0 <mahony_update>:

void mahony_update(float invSampleFreq, float gx, float gy, float gz, float ax,
		float ay, float az, float mx, float my, float mz) {
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b0a6      	sub	sp, #152	; 0x98
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
 80023ea:	edc7 0a08 	vstr	s1, [r7, #32]
 80023ee:	ed87 1a07 	vstr	s2, [r7, #28]
 80023f2:	edc7 1a06 	vstr	s3, [r7, #24]
 80023f6:	ed87 2a05 	vstr	s4, [r7, #20]
 80023fa:	edc7 2a04 	vstr	s5, [r7, #16]
 80023fe:	ed87 3a03 	vstr	s6, [r7, #12]
 8002402:	edc7 3a02 	vstr	s7, [r7, #8]
 8002406:	ed87 4a01 	vstr	s8, [r7, #4]
 800240a:	edc7 4a00 	vstr	s9, [r7]
	float halfex, halfey, halfez;
	float qa, qb, qc;

	// Use IMU algorithm if magnetometer measurement invalid
	// (avoids NaN in magnetometer normalisation)
	if ((mx == 0.0f) && (my == 0.0f) && (mz == 0.0f)) {
 800240e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002412:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002416:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800241a:	d11c      	bne.n	8002456 <mahony_update+0x76>
 800241c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002420:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002424:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002428:	d115      	bne.n	8002456 <mahony_update+0x76>
 800242a:	edd7 7a00 	vldr	s15, [r7]
 800242e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002432:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002436:	d10e      	bne.n	8002456 <mahony_update+0x76>
		mahony_updateIMU(gx, gy, gz, ax, ay, az);
 8002438:	edd7 2a03 	vldr	s5, [r7, #12]
 800243c:	ed97 2a04 	vldr	s4, [r7, #16]
 8002440:	edd7 1a05 	vldr	s3, [r7, #20]
 8002444:	ed97 1a06 	vldr	s2, [r7, #24]
 8002448:	edd7 0a07 	vldr	s1, [r7, #28]
 800244c:	ed97 0a08 	vldr	s0, [r7, #32]
 8002450:	f000 fbe6 	bl	8002c20 <mahony_updateIMU>
		return;
 8002454:	e3cd      	b.n	8002bf2 <mahony_update+0x812>
	}

	// Compute feedback only if accelerometer measurement valid
	// (avoids NaN in accelerometer normalisation)
	if (!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 8002456:	edd7 7a05 	vldr	s15, [r7, #20]
 800245a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800245e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002462:	d10e      	bne.n	8002482 <mahony_update+0xa2>
 8002464:	edd7 7a04 	vldr	s15, [r7, #16]
 8002468:	eef5 7a40 	vcmp.f32	s15, #0.0
 800246c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002470:	d107      	bne.n	8002482 <mahony_update+0xa2>
 8002472:	edd7 7a03 	vldr	s15, [r7, #12]
 8002476:	eef5 7a40 	vcmp.f32	s15, #0.0
 800247a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800247e:	f000 82b7 	beq.w	80029f0 <mahony_update+0x610>

		// Normalise accelerometer measurement
		recipNorm = mahony_invSqrt(ax * ax + ay * ay + az * az);
 8002482:	edd7 7a05 	vldr	s15, [r7, #20]
 8002486:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800248a:	edd7 7a04 	vldr	s15, [r7, #16]
 800248e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002492:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002496:	edd7 7a03 	vldr	s15, [r7, #12]
 800249a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800249e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024a2:	eeb0 0a67 	vmov.f32	s0, s15
 80024a6:	f000 fe41 	bl	800312c <mahony_invSqrt>
 80024aa:	ed87 0a25 	vstr	s0, [r7, #148]	; 0x94
		ax *= recipNorm;
 80024ae:	ed97 7a05 	vldr	s14, [r7, #20]
 80024b2:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 80024b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024ba:	edc7 7a05 	vstr	s15, [r7, #20]
		ay *= recipNorm;
 80024be:	ed97 7a04 	vldr	s14, [r7, #16]
 80024c2:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 80024c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024ca:	edc7 7a04 	vstr	s15, [r7, #16]
		az *= recipNorm;
 80024ce:	ed97 7a03 	vldr	s14, [r7, #12]
 80024d2:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 80024d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024da:	edc7 7a03 	vstr	s15, [r7, #12]

		// Normalise magnetometer measurement
		recipNorm = mahony_invSqrt(mx * mx + my * my + mz * mz);
 80024de:	edd7 7a02 	vldr	s15, [r7, #8]
 80024e2:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80024e6:	edd7 7a01 	vldr	s15, [r7, #4]
 80024ea:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80024ee:	ee37 7a27 	vadd.f32	s14, s14, s15
 80024f2:	edd7 7a00 	vldr	s15, [r7]
 80024f6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80024fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024fe:	eeb0 0a67 	vmov.f32	s0, s15
 8002502:	f000 fe13 	bl	800312c <mahony_invSqrt>
 8002506:	ed87 0a25 	vstr	s0, [r7, #148]	; 0x94
		mx *= recipNorm;
 800250a:	ed97 7a02 	vldr	s14, [r7, #8]
 800250e:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 8002512:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002516:	edc7 7a02 	vstr	s15, [r7, #8]
		my *= recipNorm;
 800251a:	ed97 7a01 	vldr	s14, [r7, #4]
 800251e:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 8002522:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002526:	edc7 7a01 	vstr	s15, [r7, #4]
		mz *= recipNorm;
 800252a:	ed97 7a00 	vldr	s14, [r7]
 800252e:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 8002532:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002536:	edc7 7a00 	vstr	s15, [r7]

		// Auxiliary variables to avoid repeated arithmetic
		q0q0 = q0 * q0;
 800253a:	4bf0      	ldr	r3, [pc, #960]	; (80028fc <mahony_update+0x51c>)
 800253c:	ed93 7a00 	vldr	s14, [r3]
 8002540:	4bee      	ldr	r3, [pc, #952]	; (80028fc <mahony_update+0x51c>)
 8002542:	edd3 7a00 	vldr	s15, [r3]
 8002546:	ee67 7a27 	vmul.f32	s15, s14, s15
 800254a:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
		q0q1 = q0 * q1;
 800254e:	4beb      	ldr	r3, [pc, #940]	; (80028fc <mahony_update+0x51c>)
 8002550:	ed93 7a00 	vldr	s14, [r3]
 8002554:	4bea      	ldr	r3, [pc, #936]	; (8002900 <mahony_update+0x520>)
 8002556:	edd3 7a00 	vldr	s15, [r3]
 800255a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800255e:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
		q0q2 = q0 * q2;
 8002562:	4be6      	ldr	r3, [pc, #920]	; (80028fc <mahony_update+0x51c>)
 8002564:	ed93 7a00 	vldr	s14, [r3]
 8002568:	4be6      	ldr	r3, [pc, #920]	; (8002904 <mahony_update+0x524>)
 800256a:	edd3 7a00 	vldr	s15, [r3]
 800256e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002572:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
		q0q3 = q0 * q3;
 8002576:	4be1      	ldr	r3, [pc, #900]	; (80028fc <mahony_update+0x51c>)
 8002578:	ed93 7a00 	vldr	s14, [r3]
 800257c:	4be2      	ldr	r3, [pc, #904]	; (8002908 <mahony_update+0x528>)
 800257e:	edd3 7a00 	vldr	s15, [r3]
 8002582:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002586:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
		q1q1 = q1 * q1;
 800258a:	4bdd      	ldr	r3, [pc, #884]	; (8002900 <mahony_update+0x520>)
 800258c:	ed93 7a00 	vldr	s14, [r3]
 8002590:	4bdb      	ldr	r3, [pc, #876]	; (8002900 <mahony_update+0x520>)
 8002592:	edd3 7a00 	vldr	s15, [r3]
 8002596:	ee67 7a27 	vmul.f32	s15, s14, s15
 800259a:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
		q1q2 = q1 * q2;
 800259e:	4bd8      	ldr	r3, [pc, #864]	; (8002900 <mahony_update+0x520>)
 80025a0:	ed93 7a00 	vldr	s14, [r3]
 80025a4:	4bd7      	ldr	r3, [pc, #860]	; (8002904 <mahony_update+0x524>)
 80025a6:	edd3 7a00 	vldr	s15, [r3]
 80025aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025ae:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
		q1q3 = q1 * q3;
 80025b2:	4bd3      	ldr	r3, [pc, #844]	; (8002900 <mahony_update+0x520>)
 80025b4:	ed93 7a00 	vldr	s14, [r3]
 80025b8:	4bd3      	ldr	r3, [pc, #844]	; (8002908 <mahony_update+0x528>)
 80025ba:	edd3 7a00 	vldr	s15, [r3]
 80025be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025c2:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
		q2q2 = q2 * q2;
 80025c6:	4bcf      	ldr	r3, [pc, #828]	; (8002904 <mahony_update+0x524>)
 80025c8:	ed93 7a00 	vldr	s14, [r3]
 80025cc:	4bcd      	ldr	r3, [pc, #820]	; (8002904 <mahony_update+0x524>)
 80025ce:	edd3 7a00 	vldr	s15, [r3]
 80025d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025d6:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
		q2q3 = q2 * q3;
 80025da:	4bca      	ldr	r3, [pc, #808]	; (8002904 <mahony_update+0x524>)
 80025dc:	ed93 7a00 	vldr	s14, [r3]
 80025e0:	4bc9      	ldr	r3, [pc, #804]	; (8002908 <mahony_update+0x528>)
 80025e2:	edd3 7a00 	vldr	s15, [r3]
 80025e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025ea:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70
		q3q3 = q3 * q3;
 80025ee:	4bc6      	ldr	r3, [pc, #792]	; (8002908 <mahony_update+0x528>)
 80025f0:	ed93 7a00 	vldr	s14, [r3]
 80025f4:	4bc4      	ldr	r3, [pc, #784]	; (8002908 <mahony_update+0x528>)
 80025f6:	edd3 7a00 	vldr	s15, [r3]
 80025fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025fe:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c

		// Reference direction of Earth's magnetic field
		hx = 2.0f
				* (mx * (0.5f - q2q2 - q3q3) + my * (q1q2 - q0q3)
 8002602:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002606:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 800260a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800260e:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8002612:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002616:	edd7 7a02 	vldr	s15, [r7, #8]
 800261a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800261e:	edd7 6a1f 	vldr	s13, [r7, #124]	; 0x7c
 8002622:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8002626:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800262a:	edd7 7a01 	vldr	s15, [r7, #4]
 800262e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002632:	ee37 7a27 	vadd.f32	s14, s14, s15
						+ mz * (q1q3 + q0q2));
 8002636:	edd7 6a1e 	vldr	s13, [r7, #120]	; 0x78
 800263a:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 800263e:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002642:	edd7 7a00 	vldr	s15, [r7]
 8002646:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800264a:	ee77 7a27 	vadd.f32	s15, s14, s15
		hx = 2.0f
 800264e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002652:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
		hy = 2.0f
				* (mx * (q1q2 + q0q3) + my * (0.5f - q1q1 - q3q3)
 8002656:	ed97 7a1f 	vldr	s14, [r7, #124]	; 0x7c
 800265a:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 800265e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002662:	edd7 7a02 	vldr	s15, [r7, #8]
 8002666:	ee27 7a27 	vmul.f32	s14, s14, s15
 800266a:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 800266e:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8002672:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002676:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 800267a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800267e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002682:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002686:	ee37 7a27 	vadd.f32	s14, s14, s15
						+ mz * (q2q3 - q0q1));
 800268a:	edd7 6a1c 	vldr	s13, [r7, #112]	; 0x70
 800268e:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8002692:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002696:	edd7 7a00 	vldr	s15, [r7]
 800269a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800269e:	ee77 7a27 	vadd.f32	s15, s14, s15
		hy = 2.0f
 80026a2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80026a6:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
		bx = sqrtf(hx * hx + hy * hy);
 80026aa:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 80026ae:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80026b2:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 80026b6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80026ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026be:	eeb0 0a67 	vmov.f32	s0, s15
 80026c2:	f00e ff5d 	bl	8011580 <sqrtf>
 80026c6:	ed87 0a18 	vstr	s0, [r7, #96]	; 0x60
		bz = 2.0f
				* (mx * (q1q3 - q0q2) + my * (q2q3 + q0q1)
 80026ca:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 80026ce:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 80026d2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80026d6:	edd7 7a02 	vldr	s15, [r7, #8]
 80026da:	ee27 7a27 	vmul.f32	s14, s14, s15
 80026de:	edd7 6a1c 	vldr	s13, [r7, #112]	; 0x70
 80026e2:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 80026e6:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80026ea:	edd7 7a01 	vldr	s15, [r7, #4]
 80026ee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026f2:	ee37 7a27 	vadd.f32	s14, s14, s15
						+ mz * (0.5f - q1q1 - q2q2));
 80026f6:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 80026fa:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 80026fe:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002702:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8002706:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800270a:	edd7 7a00 	vldr	s15, [r7]
 800270e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002712:	ee77 7a27 	vadd.f32	s15, s14, s15
		bz = 2.0f
 8002716:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800271a:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c

		// Estimated direction of gravity and magnetic field
		halfvx = q1q3 - q0q2;
 800271e:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8002722:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8002726:	ee77 7a67 	vsub.f32	s15, s14, s15
 800272a:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
		halfvy = q0q1 + q2q3;
 800272e:	ed97 7a23 	vldr	s14, [r7, #140]	; 0x8c
 8002732:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8002736:	ee77 7a27 	vadd.f32	s15, s14, s15
 800273a:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
		halfvz = q0q0 - 0.5f + q3q3;
 800273e:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 8002742:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002746:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800274a:	ed97 7a1b 	vldr	s14, [r7, #108]	; 0x6c
 800274e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002752:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
		halfwx = bx * (0.5f - q2q2 - q3q3) + bz * (q1q3 - q0q2);
 8002756:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800275a:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 800275e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002762:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8002766:	ee37 7a67 	vsub.f32	s14, s14, s15
 800276a:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 800276e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002772:	edd7 6a1e 	vldr	s13, [r7, #120]	; 0x78
 8002776:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 800277a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800277e:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8002782:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002786:	ee77 7a27 	vadd.f32	s15, s14, s15
 800278a:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
		halfwy = bx * (q1q2 - q0q3) + bz * (q0q1 + q2q3);
 800278e:	ed97 7a1f 	vldr	s14, [r7, #124]	; 0x7c
 8002792:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8002796:	ee37 7a67 	vsub.f32	s14, s14, s15
 800279a:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 800279e:	ee27 7a27 	vmul.f32	s14, s14, s15
 80027a2:	edd7 6a23 	vldr	s13, [r7, #140]	; 0x8c
 80027a6:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 80027aa:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80027ae:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80027b2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027ba:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
		halfwz = bx * (q0q2 + q1q3) + bz * (0.5f - q1q1 - q2q2);
 80027be:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 80027c2:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 80027c6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80027ca:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 80027ce:	ee27 7a27 	vmul.f32	s14, s14, s15
 80027d2:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 80027d6:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 80027da:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80027de:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 80027e2:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80027e6:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80027ea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027ee:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027f2:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44

		// Error is sum of cross product between estimated direction
		// and measured direction of field vectors
		halfex = (ay * halfvz - az * halfvy) + (my * halfwz - mz * halfwy);
 80027f6:	ed97 7a04 	vldr	s14, [r7, #16]
 80027fa:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 80027fe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002802:	edd7 6a03 	vldr	s13, [r7, #12]
 8002806:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 800280a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800280e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002812:	edd7 6a01 	vldr	s13, [r7, #4]
 8002816:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800281a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800281e:	ed97 6a00 	vldr	s12, [r7]
 8002822:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8002826:	ee66 7a27 	vmul.f32	s15, s12, s15
 800282a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800282e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002832:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
		halfey = (az * halfvx - ax * halfvz) + (mz * halfwx - mx * halfwz);
 8002836:	ed97 7a03 	vldr	s14, [r7, #12]
 800283a:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 800283e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002842:	edd7 6a05 	vldr	s13, [r7, #20]
 8002846:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 800284a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800284e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002852:	edd7 6a00 	vldr	s13, [r7]
 8002856:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 800285a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800285e:	ed97 6a02 	vldr	s12, [r7, #8]
 8002862:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8002866:	ee66 7a27 	vmul.f32	s15, s12, s15
 800286a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800286e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002872:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
		halfez = (ax * halfvy - ay * halfvx) + (mx * halfwy - my * halfwx);
 8002876:	ed97 7a05 	vldr	s14, [r7, #20]
 800287a:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 800287e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002882:	edd7 6a04 	vldr	s13, [r7, #16]
 8002886:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 800288a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800288e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002892:	edd7 6a02 	vldr	s13, [r7, #8]
 8002896:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800289a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800289e:	ed97 6a01 	vldr	s12, [r7, #4]
 80028a2:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 80028a6:	ee66 7a27 	vmul.f32	s15, s12, s15
 80028aa:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80028ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80028b2:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38

		// Compute and apply integral feedback if enabled
		if (twoKi > 0.0f) {
 80028b6:	4b15      	ldr	r3, [pc, #84]	; (800290c <mahony_update+0x52c>)
 80028b8:	edd3 7a00 	vldr	s15, [r3]
 80028bc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80028c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028c4:	dd61      	ble.n	800298a <mahony_update+0x5aa>
			// integral error scaled by Ki
			integralFBx += twoKi * halfex * invSampleFreq;
 80028c6:	4b11      	ldr	r3, [pc, #68]	; (800290c <mahony_update+0x52c>)
 80028c8:	ed93 7a00 	vldr	s14, [r3]
 80028cc:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 80028d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80028d4:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80028d8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80028dc:	4b0c      	ldr	r3, [pc, #48]	; (8002910 <mahony_update+0x530>)
 80028de:	edd3 7a00 	vldr	s15, [r3]
 80028e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80028e6:	4b0a      	ldr	r3, [pc, #40]	; (8002910 <mahony_update+0x530>)
 80028e8:	edc3 7a00 	vstr	s15, [r3]
			integralFBy += twoKi * halfey * invSampleFreq;
 80028ec:	4b07      	ldr	r3, [pc, #28]	; (800290c <mahony_update+0x52c>)
 80028ee:	ed93 7a00 	vldr	s14, [r3]
 80028f2:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80028f6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80028fa:	e00b      	b.n	8002914 <mahony_update+0x534>
 80028fc:	2000000c 	.word	0x2000000c
 8002900:	2000035c 	.word	0x2000035c
 8002904:	20000360 	.word	0x20000360
 8002908:	20000364 	.word	0x20000364
 800290c:	20000008 	.word	0x20000008
 8002910:	20000368 	.word	0x20000368
 8002914:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002918:	ee27 7a27 	vmul.f32	s14, s14, s15
 800291c:	4bb6      	ldr	r3, [pc, #728]	; (8002bf8 <mahony_update+0x818>)
 800291e:	edd3 7a00 	vldr	s15, [r3]
 8002922:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002926:	4bb4      	ldr	r3, [pc, #720]	; (8002bf8 <mahony_update+0x818>)
 8002928:	edc3 7a00 	vstr	s15, [r3]
			integralFBz += twoKi * halfez * invSampleFreq;
 800292c:	4bb3      	ldr	r3, [pc, #716]	; (8002bfc <mahony_update+0x81c>)
 800292e:	ed93 7a00 	vldr	s14, [r3]
 8002932:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002936:	ee27 7a27 	vmul.f32	s14, s14, s15
 800293a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800293e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002942:	4baf      	ldr	r3, [pc, #700]	; (8002c00 <mahony_update+0x820>)
 8002944:	edd3 7a00 	vldr	s15, [r3]
 8002948:	ee77 7a27 	vadd.f32	s15, s14, s15
 800294c:	4bac      	ldr	r3, [pc, #688]	; (8002c00 <mahony_update+0x820>)
 800294e:	edc3 7a00 	vstr	s15, [r3]
			gx += integralFBx;	// apply integral feedback
 8002952:	4bac      	ldr	r3, [pc, #688]	; (8002c04 <mahony_update+0x824>)
 8002954:	edd3 7a00 	vldr	s15, [r3]
 8002958:	ed97 7a08 	vldr	s14, [r7, #32]
 800295c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002960:	edc7 7a08 	vstr	s15, [r7, #32]
			gy += integralFBy;
 8002964:	4ba4      	ldr	r3, [pc, #656]	; (8002bf8 <mahony_update+0x818>)
 8002966:	edd3 7a00 	vldr	s15, [r3]
 800296a:	ed97 7a07 	vldr	s14, [r7, #28]
 800296e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002972:	edc7 7a07 	vstr	s15, [r7, #28]
			gz += integralFBz;
 8002976:	4ba2      	ldr	r3, [pc, #648]	; (8002c00 <mahony_update+0x820>)
 8002978:	edd3 7a00 	vldr	s15, [r3]
 800297c:	ed97 7a06 	vldr	s14, [r7, #24]
 8002980:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002984:	edc7 7a06 	vstr	s15, [r7, #24]
 8002988:	e00b      	b.n	80029a2 <mahony_update+0x5c2>
		} else {
			integralFBx = 0.0f;	// prevent integral windup
 800298a:	4b9e      	ldr	r3, [pc, #632]	; (8002c04 <mahony_update+0x824>)
 800298c:	f04f 0200 	mov.w	r2, #0
 8002990:	601a      	str	r2, [r3, #0]
			integralFBy = 0.0f;
 8002992:	4b99      	ldr	r3, [pc, #612]	; (8002bf8 <mahony_update+0x818>)
 8002994:	f04f 0200 	mov.w	r2, #0
 8002998:	601a      	str	r2, [r3, #0]
			integralFBz = 0.0f;
 800299a:	4b99      	ldr	r3, [pc, #612]	; (8002c00 <mahony_update+0x820>)
 800299c:	f04f 0200 	mov.w	r2, #0
 80029a0:	601a      	str	r2, [r3, #0]
		}

		// Apply proportional feedback
		gx += twoKp * halfex;
 80029a2:	4b99      	ldr	r3, [pc, #612]	; (8002c08 <mahony_update+0x828>)
 80029a4:	ed93 7a00 	vldr	s14, [r3]
 80029a8:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 80029ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029b0:	ed97 7a08 	vldr	s14, [r7, #32]
 80029b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029b8:	edc7 7a08 	vstr	s15, [r7, #32]
		gy += twoKp * halfey;
 80029bc:	4b92      	ldr	r3, [pc, #584]	; (8002c08 <mahony_update+0x828>)
 80029be:	ed93 7a00 	vldr	s14, [r3]
 80029c2:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80029c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029ca:	ed97 7a07 	vldr	s14, [r7, #28]
 80029ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029d2:	edc7 7a07 	vstr	s15, [r7, #28]
		gz += twoKp * halfez;
 80029d6:	4b8c      	ldr	r3, [pc, #560]	; (8002c08 <mahony_update+0x828>)
 80029d8:	ed93 7a00 	vldr	s14, [r3]
 80029dc:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80029e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029e4:	ed97 7a06 	vldr	s14, [r7, #24]
 80029e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029ec:	edc7 7a06 	vstr	s15, [r7, #24]
	}

	// Integrate rate of change of quaternion
	gx *= (0.5f * invSampleFreq);		// pre-multiply common factors
 80029f0:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80029f4:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80029f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80029fc:	ed97 7a08 	vldr	s14, [r7, #32]
 8002a00:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a04:	edc7 7a08 	vstr	s15, [r7, #32]
	gy *= (0.5f * invSampleFreq);
 8002a08:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002a0c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002a10:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a14:	ed97 7a07 	vldr	s14, [r7, #28]
 8002a18:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a1c:	edc7 7a07 	vstr	s15, [r7, #28]
	gz *= (0.5f * invSampleFreq);
 8002a20:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002a24:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002a28:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a2c:	ed97 7a06 	vldr	s14, [r7, #24]
 8002a30:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a34:	edc7 7a06 	vstr	s15, [r7, #24]
	qa = q0;
 8002a38:	4b74      	ldr	r3, [pc, #464]	; (8002c0c <mahony_update+0x82c>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	637b      	str	r3, [r7, #52]	; 0x34
	qb = q1;
 8002a3e:	4b74      	ldr	r3, [pc, #464]	; (8002c10 <mahony_update+0x830>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	633b      	str	r3, [r7, #48]	; 0x30
	qc = q2;
 8002a44:	4b73      	ldr	r3, [pc, #460]	; (8002c14 <mahony_update+0x834>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	62fb      	str	r3, [r7, #44]	; 0x2c
	q0 += (-qb * gx - qc * gy - q3 * gz);
 8002a4a:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8002a4e:	eeb1 7a67 	vneg.f32	s14, s15
 8002a52:	edd7 7a08 	vldr	s15, [r7, #32]
 8002a56:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002a5a:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 8002a5e:	edd7 7a07 	vldr	s15, [r7, #28]
 8002a62:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a66:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002a6a:	4b6b      	ldr	r3, [pc, #428]	; (8002c18 <mahony_update+0x838>)
 8002a6c:	edd3 6a00 	vldr	s13, [r3]
 8002a70:	edd7 7a06 	vldr	s15, [r7, #24]
 8002a74:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a78:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002a7c:	4b63      	ldr	r3, [pc, #396]	; (8002c0c <mahony_update+0x82c>)
 8002a7e:	edd3 7a00 	vldr	s15, [r3]
 8002a82:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a86:	4b61      	ldr	r3, [pc, #388]	; (8002c0c <mahony_update+0x82c>)
 8002a88:	edc3 7a00 	vstr	s15, [r3]
	q1 += (qa * gx + qc * gz - q3 * gy);
 8002a8c:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8002a90:	edd7 7a08 	vldr	s15, [r7, #32]
 8002a94:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002a98:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 8002a9c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002aa0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002aa4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002aa8:	4b5b      	ldr	r3, [pc, #364]	; (8002c18 <mahony_update+0x838>)
 8002aaa:	edd3 6a00 	vldr	s13, [r3]
 8002aae:	edd7 7a07 	vldr	s15, [r7, #28]
 8002ab2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ab6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002aba:	4b55      	ldr	r3, [pc, #340]	; (8002c10 <mahony_update+0x830>)
 8002abc:	edd3 7a00 	vldr	s15, [r3]
 8002ac0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ac4:	4b52      	ldr	r3, [pc, #328]	; (8002c10 <mahony_update+0x830>)
 8002ac6:	edc3 7a00 	vstr	s15, [r3]
	q2 += (qa * gy - qb * gz + q3 * gx);
 8002aca:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8002ace:	edd7 7a07 	vldr	s15, [r7, #28]
 8002ad2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002ad6:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 8002ada:	edd7 7a06 	vldr	s15, [r7, #24]
 8002ade:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ae2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002ae6:	4b4c      	ldr	r3, [pc, #304]	; (8002c18 <mahony_update+0x838>)
 8002ae8:	edd3 6a00 	vldr	s13, [r3]
 8002aec:	edd7 7a08 	vldr	s15, [r7, #32]
 8002af0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002af4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002af8:	4b46      	ldr	r3, [pc, #280]	; (8002c14 <mahony_update+0x834>)
 8002afa:	edd3 7a00 	vldr	s15, [r3]
 8002afe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b02:	4b44      	ldr	r3, [pc, #272]	; (8002c14 <mahony_update+0x834>)
 8002b04:	edc3 7a00 	vstr	s15, [r3]
	q3 += (qa * gz + qb * gy - qc * gx);
 8002b08:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8002b0c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002b10:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b14:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 8002b18:	edd7 7a07 	vldr	s15, [r7, #28]
 8002b1c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b20:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b24:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 8002b28:	edd7 7a08 	vldr	s15, [r7, #32]
 8002b2c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b30:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002b34:	4b38      	ldr	r3, [pc, #224]	; (8002c18 <mahony_update+0x838>)
 8002b36:	edd3 7a00 	vldr	s15, [r3]
 8002b3a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b3e:	4b36      	ldr	r3, [pc, #216]	; (8002c18 <mahony_update+0x838>)
 8002b40:	edc3 7a00 	vstr	s15, [r3]

	// Normalise quaternion
	recipNorm = mahony_invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 8002b44:	4b31      	ldr	r3, [pc, #196]	; (8002c0c <mahony_update+0x82c>)
 8002b46:	ed93 7a00 	vldr	s14, [r3]
 8002b4a:	4b30      	ldr	r3, [pc, #192]	; (8002c0c <mahony_update+0x82c>)
 8002b4c:	edd3 7a00 	vldr	s15, [r3]
 8002b50:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b54:	4b2e      	ldr	r3, [pc, #184]	; (8002c10 <mahony_update+0x830>)
 8002b56:	edd3 6a00 	vldr	s13, [r3]
 8002b5a:	4b2d      	ldr	r3, [pc, #180]	; (8002c10 <mahony_update+0x830>)
 8002b5c:	edd3 7a00 	vldr	s15, [r3]
 8002b60:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b64:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b68:	4b2a      	ldr	r3, [pc, #168]	; (8002c14 <mahony_update+0x834>)
 8002b6a:	edd3 6a00 	vldr	s13, [r3]
 8002b6e:	4b29      	ldr	r3, [pc, #164]	; (8002c14 <mahony_update+0x834>)
 8002b70:	edd3 7a00 	vldr	s15, [r3]
 8002b74:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b78:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b7c:	4b26      	ldr	r3, [pc, #152]	; (8002c18 <mahony_update+0x838>)
 8002b7e:	edd3 6a00 	vldr	s13, [r3]
 8002b82:	4b25      	ldr	r3, [pc, #148]	; (8002c18 <mahony_update+0x838>)
 8002b84:	edd3 7a00 	vldr	s15, [r3]
 8002b88:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b8c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b90:	eeb0 0a67 	vmov.f32	s0, s15
 8002b94:	f000 faca 	bl	800312c <mahony_invSqrt>
 8002b98:	ed87 0a25 	vstr	s0, [r7, #148]	; 0x94
	q0 *= recipNorm;
 8002b9c:	4b1b      	ldr	r3, [pc, #108]	; (8002c0c <mahony_update+0x82c>)
 8002b9e:	ed93 7a00 	vldr	s14, [r3]
 8002ba2:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 8002ba6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002baa:	4b18      	ldr	r3, [pc, #96]	; (8002c0c <mahony_update+0x82c>)
 8002bac:	edc3 7a00 	vstr	s15, [r3]
	q1 *= recipNorm;
 8002bb0:	4b17      	ldr	r3, [pc, #92]	; (8002c10 <mahony_update+0x830>)
 8002bb2:	ed93 7a00 	vldr	s14, [r3]
 8002bb6:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 8002bba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002bbe:	4b14      	ldr	r3, [pc, #80]	; (8002c10 <mahony_update+0x830>)
 8002bc0:	edc3 7a00 	vstr	s15, [r3]
	q2 *= recipNorm;
 8002bc4:	4b13      	ldr	r3, [pc, #76]	; (8002c14 <mahony_update+0x834>)
 8002bc6:	ed93 7a00 	vldr	s14, [r3]
 8002bca:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 8002bce:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002bd2:	4b10      	ldr	r3, [pc, #64]	; (8002c14 <mahony_update+0x834>)
 8002bd4:	edc3 7a00 	vstr	s15, [r3]
	q3 *= recipNorm;
 8002bd8:	4b0f      	ldr	r3, [pc, #60]	; (8002c18 <mahony_update+0x838>)
 8002bda:	ed93 7a00 	vldr	s14, [r3]
 8002bde:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 8002be2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002be6:	4b0c      	ldr	r3, [pc, #48]	; (8002c18 <mahony_update+0x838>)
 8002be8:	edc3 7a00 	vstr	s15, [r3]
	anglesComputed = 0;
 8002bec:	4b0b      	ldr	r3, [pc, #44]	; (8002c1c <mahony_update+0x83c>)
 8002bee:	2200      	movs	r2, #0
 8002bf0:	701a      	strb	r2, [r3, #0]
}
 8002bf2:	3798      	adds	r7, #152	; 0x98
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	bd80      	pop	{r7, pc}
 8002bf8:	2000036c 	.word	0x2000036c
 8002bfc:	20000008 	.word	0x20000008
 8002c00:	20000370 	.word	0x20000370
 8002c04:	20000368 	.word	0x20000368
 8002c08:	20000004 	.word	0x20000004
 8002c0c:	2000000c 	.word	0x2000000c
 8002c10:	2000035c 	.word	0x2000035c
 8002c14:	20000360 	.word	0x20000360
 8002c18:	20000364 	.word	0x20000364
 8002c1c:	20000384 	.word	0x20000384

08002c20 <mahony_updateIMU>:

//-------------------------------------------------------------------------------------------
// IMU algorithm update

void mahony_updateIMU(float gx, float gy, float gz, float ax, float ay,
		float az) {
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b090      	sub	sp, #64	; 0x40
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	ed87 0a05 	vstr	s0, [r7, #20]
 8002c2a:	edc7 0a04 	vstr	s1, [r7, #16]
 8002c2e:	ed87 1a03 	vstr	s2, [r7, #12]
 8002c32:	edc7 1a02 	vstr	s3, [r7, #8]
 8002c36:	ed87 2a01 	vstr	s4, [r7, #4]
 8002c3a:	edc7 2a00 	vstr	s5, [r7]
	float halfex, halfey, halfez;
	float qa, qb, qc;

	// Compute feedback only if accelerometer measurement valid
	// (avoids NaN in accelerometer normalisation)
	if (!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 8002c3e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002c42:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002c46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c4a:	d10e      	bne.n	8002c6a <mahony_updateIMU+0x4a>
 8002c4c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002c50:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002c54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c58:	d107      	bne.n	8002c6a <mahony_updateIMU+0x4a>
 8002c5a:	edd7 7a00 	vldr	s15, [r7]
 8002c5e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002c62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c66:	f000 8144 	beq.w	8002ef2 <mahony_updateIMU+0x2d2>

		// Normalise accelerometer measurement
		recipNorm = mahony_invSqrt(ax * ax + ay * ay + az * az);
 8002c6a:	edd7 7a02 	vldr	s15, [r7, #8]
 8002c6e:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002c72:	edd7 7a01 	vldr	s15, [r7, #4]
 8002c76:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002c7a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c7e:	edd7 7a00 	vldr	s15, [r7]
 8002c82:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002c86:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c8a:	eeb0 0a67 	vmov.f32	s0, s15
 8002c8e:	f000 fa4d 	bl	800312c <mahony_invSqrt>
 8002c92:	ed87 0a0f 	vstr	s0, [r7, #60]	; 0x3c
		ax *= recipNorm;
 8002c96:	ed97 7a02 	vldr	s14, [r7, #8]
 8002c9a:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002c9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ca2:	edc7 7a02 	vstr	s15, [r7, #8]
		ay *= recipNorm;
 8002ca6:	ed97 7a01 	vldr	s14, [r7, #4]
 8002caa:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002cae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002cb2:	edc7 7a01 	vstr	s15, [r7, #4]
		az *= recipNorm;
 8002cb6:	ed97 7a00 	vldr	s14, [r7]
 8002cba:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002cbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002cc2:	edc7 7a00 	vstr	s15, [r7]

		// Estimated direction of gravity
		halfvx = q1 * q3 - q0 * q2;
 8002cc6:	4b68      	ldr	r3, [pc, #416]	; (8002e68 <mahony_updateIMU+0x248>)
 8002cc8:	ed93 7a00 	vldr	s14, [r3]
 8002ccc:	4b67      	ldr	r3, [pc, #412]	; (8002e6c <mahony_updateIMU+0x24c>)
 8002cce:	edd3 7a00 	vldr	s15, [r3]
 8002cd2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002cd6:	4b66      	ldr	r3, [pc, #408]	; (8002e70 <mahony_updateIMU+0x250>)
 8002cd8:	edd3 6a00 	vldr	s13, [r3]
 8002cdc:	4b65      	ldr	r3, [pc, #404]	; (8002e74 <mahony_updateIMU+0x254>)
 8002cde:	edd3 7a00 	vldr	s15, [r3]
 8002ce2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ce6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002cea:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
		halfvy = q0 * q1 + q2 * q3;
 8002cee:	4b60      	ldr	r3, [pc, #384]	; (8002e70 <mahony_updateIMU+0x250>)
 8002cf0:	ed93 7a00 	vldr	s14, [r3]
 8002cf4:	4b5c      	ldr	r3, [pc, #368]	; (8002e68 <mahony_updateIMU+0x248>)
 8002cf6:	edd3 7a00 	vldr	s15, [r3]
 8002cfa:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002cfe:	4b5d      	ldr	r3, [pc, #372]	; (8002e74 <mahony_updateIMU+0x254>)
 8002d00:	edd3 6a00 	vldr	s13, [r3]
 8002d04:	4b59      	ldr	r3, [pc, #356]	; (8002e6c <mahony_updateIMU+0x24c>)
 8002d06:	edd3 7a00 	vldr	s15, [r3]
 8002d0a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d0e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d12:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
		halfvz = q0 * q0 - 0.5f + q3 * q3;
 8002d16:	4b56      	ldr	r3, [pc, #344]	; (8002e70 <mahony_updateIMU+0x250>)
 8002d18:	ed93 7a00 	vldr	s14, [r3]
 8002d1c:	4b54      	ldr	r3, [pc, #336]	; (8002e70 <mahony_updateIMU+0x250>)
 8002d1e:	edd3 7a00 	vldr	s15, [r3]
 8002d22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d26:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002d2a:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8002d2e:	4b4f      	ldr	r3, [pc, #316]	; (8002e6c <mahony_updateIMU+0x24c>)
 8002d30:	edd3 6a00 	vldr	s13, [r3]
 8002d34:	4b4d      	ldr	r3, [pc, #308]	; (8002e6c <mahony_updateIMU+0x24c>)
 8002d36:	edd3 7a00 	vldr	s15, [r3]
 8002d3a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d3e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d42:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30

		// Error is sum of cross product between estimated
		// and measured direction of gravity
		halfex = (ay * halfvz - az * halfvy);
 8002d46:	ed97 7a01 	vldr	s14, [r7, #4]
 8002d4a:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8002d4e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002d52:	edd7 6a00 	vldr	s13, [r7]
 8002d56:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002d5a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d5e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d62:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
		halfey = (az * halfvx - ax * halfvz);
 8002d66:	ed97 7a00 	vldr	s14, [r7]
 8002d6a:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002d6e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002d72:	edd7 6a02 	vldr	s13, [r7, #8]
 8002d76:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8002d7a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d7e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d82:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
		halfez = (ax * halfvy - ay * halfvx);
 8002d86:	ed97 7a02 	vldr	s14, [r7, #8]
 8002d8a:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002d8e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002d92:	edd7 6a01 	vldr	s13, [r7, #4]
 8002d96:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002d9a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d9e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002da2:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

		// Compute and apply integral feedback if enabled
		if (twoKi > 0.0f) {
 8002da6:	4b34      	ldr	r3, [pc, #208]	; (8002e78 <mahony_updateIMU+0x258>)
 8002da8:	edd3 7a00 	vldr	s15, [r3]
 8002dac:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002db0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002db4:	dd6a      	ble.n	8002e8c <mahony_updateIMU+0x26c>
			// integral error scaled by Ki
			integralFBx += twoKi * halfex * invSampleFreq;
 8002db6:	4b30      	ldr	r3, [pc, #192]	; (8002e78 <mahony_updateIMU+0x258>)
 8002db8:	ed93 7a00 	vldr	s14, [r3]
 8002dbc:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002dc0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002dc4:	4b2d      	ldr	r3, [pc, #180]	; (8002e7c <mahony_updateIMU+0x25c>)
 8002dc6:	edd3 7a00 	vldr	s15, [r3]
 8002dca:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002dce:	4b2c      	ldr	r3, [pc, #176]	; (8002e80 <mahony_updateIMU+0x260>)
 8002dd0:	edd3 7a00 	vldr	s15, [r3]
 8002dd4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002dd8:	4b29      	ldr	r3, [pc, #164]	; (8002e80 <mahony_updateIMU+0x260>)
 8002dda:	edc3 7a00 	vstr	s15, [r3]
			integralFBy += twoKi * halfey * invSampleFreq;
 8002dde:	4b26      	ldr	r3, [pc, #152]	; (8002e78 <mahony_updateIMU+0x258>)
 8002de0:	ed93 7a00 	vldr	s14, [r3]
 8002de4:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002de8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002dec:	4b23      	ldr	r3, [pc, #140]	; (8002e7c <mahony_updateIMU+0x25c>)
 8002dee:	edd3 7a00 	vldr	s15, [r3]
 8002df2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002df6:	4b23      	ldr	r3, [pc, #140]	; (8002e84 <mahony_updateIMU+0x264>)
 8002df8:	edd3 7a00 	vldr	s15, [r3]
 8002dfc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e00:	4b20      	ldr	r3, [pc, #128]	; (8002e84 <mahony_updateIMU+0x264>)
 8002e02:	edc3 7a00 	vstr	s15, [r3]
			integralFBz += twoKi * halfez * invSampleFreq;
 8002e06:	4b1c      	ldr	r3, [pc, #112]	; (8002e78 <mahony_updateIMU+0x258>)
 8002e08:	ed93 7a00 	vldr	s14, [r3]
 8002e0c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002e10:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002e14:	4b19      	ldr	r3, [pc, #100]	; (8002e7c <mahony_updateIMU+0x25c>)
 8002e16:	edd3 7a00 	vldr	s15, [r3]
 8002e1a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002e1e:	4b1a      	ldr	r3, [pc, #104]	; (8002e88 <mahony_updateIMU+0x268>)
 8002e20:	edd3 7a00 	vldr	s15, [r3]
 8002e24:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e28:	4b17      	ldr	r3, [pc, #92]	; (8002e88 <mahony_updateIMU+0x268>)
 8002e2a:	edc3 7a00 	vstr	s15, [r3]
			gx += integralFBx;	// apply integral feedback
 8002e2e:	4b14      	ldr	r3, [pc, #80]	; (8002e80 <mahony_updateIMU+0x260>)
 8002e30:	edd3 7a00 	vldr	s15, [r3]
 8002e34:	ed97 7a05 	vldr	s14, [r7, #20]
 8002e38:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e3c:	edc7 7a05 	vstr	s15, [r7, #20]
			gy += integralFBy;
 8002e40:	4b10      	ldr	r3, [pc, #64]	; (8002e84 <mahony_updateIMU+0x264>)
 8002e42:	edd3 7a00 	vldr	s15, [r3]
 8002e46:	ed97 7a04 	vldr	s14, [r7, #16]
 8002e4a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e4e:	edc7 7a04 	vstr	s15, [r7, #16]
			gz += integralFBz;
 8002e52:	4b0d      	ldr	r3, [pc, #52]	; (8002e88 <mahony_updateIMU+0x268>)
 8002e54:	edd3 7a00 	vldr	s15, [r3]
 8002e58:	ed97 7a03 	vldr	s14, [r7, #12]
 8002e5c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e60:	edc7 7a03 	vstr	s15, [r7, #12]
 8002e64:	e01e      	b.n	8002ea4 <mahony_updateIMU+0x284>
 8002e66:	bf00      	nop
 8002e68:	2000035c 	.word	0x2000035c
 8002e6c:	20000364 	.word	0x20000364
 8002e70:	2000000c 	.word	0x2000000c
 8002e74:	20000360 	.word	0x20000360
 8002e78:	20000008 	.word	0x20000008
 8002e7c:	20000374 	.word	0x20000374
 8002e80:	20000368 	.word	0x20000368
 8002e84:	2000036c 	.word	0x2000036c
 8002e88:	20000370 	.word	0x20000370
		} else {
			integralFBx = 0.0f;	// prevent integral windup
 8002e8c:	4b9d      	ldr	r3, [pc, #628]	; (8003104 <mahony_updateIMU+0x4e4>)
 8002e8e:	f04f 0200 	mov.w	r2, #0
 8002e92:	601a      	str	r2, [r3, #0]
			integralFBy = 0.0f;
 8002e94:	4b9c      	ldr	r3, [pc, #624]	; (8003108 <mahony_updateIMU+0x4e8>)
 8002e96:	f04f 0200 	mov.w	r2, #0
 8002e9a:	601a      	str	r2, [r3, #0]
			integralFBz = 0.0f;
 8002e9c:	4b9b      	ldr	r3, [pc, #620]	; (800310c <mahony_updateIMU+0x4ec>)
 8002e9e:	f04f 0200 	mov.w	r2, #0
 8002ea2:	601a      	str	r2, [r3, #0]
		}

		// Apply proportional feedback
		gx += twoKp * halfex;
 8002ea4:	4b9a      	ldr	r3, [pc, #616]	; (8003110 <mahony_updateIMU+0x4f0>)
 8002ea6:	ed93 7a00 	vldr	s14, [r3]
 8002eaa:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002eae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002eb2:	ed97 7a05 	vldr	s14, [r7, #20]
 8002eb6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002eba:	edc7 7a05 	vstr	s15, [r7, #20]
		gy += twoKp * halfey;
 8002ebe:	4b94      	ldr	r3, [pc, #592]	; (8003110 <mahony_updateIMU+0x4f0>)
 8002ec0:	ed93 7a00 	vldr	s14, [r3]
 8002ec4:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002ec8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ecc:	ed97 7a04 	vldr	s14, [r7, #16]
 8002ed0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ed4:	edc7 7a04 	vstr	s15, [r7, #16]
		gz += twoKp * halfez;
 8002ed8:	4b8d      	ldr	r3, [pc, #564]	; (8003110 <mahony_updateIMU+0x4f0>)
 8002eda:	ed93 7a00 	vldr	s14, [r3]
 8002ede:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002ee2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ee6:	ed97 7a03 	vldr	s14, [r7, #12]
 8002eea:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002eee:	edc7 7a03 	vstr	s15, [r7, #12]
	}

	// Integrate rate of change of quaternion
	gx *= (0.5f * invSampleFreq);		// pre-multiply common factors
 8002ef2:	4b88      	ldr	r3, [pc, #544]	; (8003114 <mahony_updateIMU+0x4f4>)
 8002ef4:	edd3 7a00 	vldr	s15, [r3]
 8002ef8:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002efc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002f00:	ed97 7a05 	vldr	s14, [r7, #20]
 8002f04:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f08:	edc7 7a05 	vstr	s15, [r7, #20]
	gy *= (0.5f * invSampleFreq);
 8002f0c:	4b81      	ldr	r3, [pc, #516]	; (8003114 <mahony_updateIMU+0x4f4>)
 8002f0e:	edd3 7a00 	vldr	s15, [r3]
 8002f12:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002f16:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002f1a:	ed97 7a04 	vldr	s14, [r7, #16]
 8002f1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f22:	edc7 7a04 	vstr	s15, [r7, #16]
	gz *= (0.5f * invSampleFreq);
 8002f26:	4b7b      	ldr	r3, [pc, #492]	; (8003114 <mahony_updateIMU+0x4f4>)
 8002f28:	edd3 7a00 	vldr	s15, [r3]
 8002f2c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002f30:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002f34:	ed97 7a03 	vldr	s14, [r7, #12]
 8002f38:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f3c:	edc7 7a03 	vstr	s15, [r7, #12]
	qa = q0;
 8002f40:	4b75      	ldr	r3, [pc, #468]	; (8003118 <mahony_updateIMU+0x4f8>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	623b      	str	r3, [r7, #32]
	qb = q1;
 8002f46:	4b75      	ldr	r3, [pc, #468]	; (800311c <mahony_updateIMU+0x4fc>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	61fb      	str	r3, [r7, #28]
	qc = q2;
 8002f4c:	4b74      	ldr	r3, [pc, #464]	; (8003120 <mahony_updateIMU+0x500>)
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	61bb      	str	r3, [r7, #24]
	q0 += (-qb * gx - qc * gy - q3 * gz);
 8002f52:	edd7 7a07 	vldr	s15, [r7, #28]
 8002f56:	eeb1 7a67 	vneg.f32	s14, s15
 8002f5a:	edd7 7a05 	vldr	s15, [r7, #20]
 8002f5e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002f62:	edd7 6a06 	vldr	s13, [r7, #24]
 8002f66:	edd7 7a04 	vldr	s15, [r7, #16]
 8002f6a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f6e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002f72:	4b6c      	ldr	r3, [pc, #432]	; (8003124 <mahony_updateIMU+0x504>)
 8002f74:	edd3 6a00 	vldr	s13, [r3]
 8002f78:	edd7 7a03 	vldr	s15, [r7, #12]
 8002f7c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f80:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002f84:	4b64      	ldr	r3, [pc, #400]	; (8003118 <mahony_updateIMU+0x4f8>)
 8002f86:	edd3 7a00 	vldr	s15, [r3]
 8002f8a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f8e:	4b62      	ldr	r3, [pc, #392]	; (8003118 <mahony_updateIMU+0x4f8>)
 8002f90:	edc3 7a00 	vstr	s15, [r3]
	q1 += (qa * gx + qc * gz - q3 * gy);
 8002f94:	ed97 7a08 	vldr	s14, [r7, #32]
 8002f98:	edd7 7a05 	vldr	s15, [r7, #20]
 8002f9c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002fa0:	edd7 6a06 	vldr	s13, [r7, #24]
 8002fa4:	edd7 7a03 	vldr	s15, [r7, #12]
 8002fa8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002fac:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002fb0:	4b5c      	ldr	r3, [pc, #368]	; (8003124 <mahony_updateIMU+0x504>)
 8002fb2:	edd3 6a00 	vldr	s13, [r3]
 8002fb6:	edd7 7a04 	vldr	s15, [r7, #16]
 8002fba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002fbe:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002fc2:	4b56      	ldr	r3, [pc, #344]	; (800311c <mahony_updateIMU+0x4fc>)
 8002fc4:	edd3 7a00 	vldr	s15, [r3]
 8002fc8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002fcc:	4b53      	ldr	r3, [pc, #332]	; (800311c <mahony_updateIMU+0x4fc>)
 8002fce:	edc3 7a00 	vstr	s15, [r3]
	q2 += (qa * gy - qb * gz + q3 * gx);
 8002fd2:	ed97 7a08 	vldr	s14, [r7, #32]
 8002fd6:	edd7 7a04 	vldr	s15, [r7, #16]
 8002fda:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002fde:	edd7 6a07 	vldr	s13, [r7, #28]
 8002fe2:	edd7 7a03 	vldr	s15, [r7, #12]
 8002fe6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002fea:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002fee:	4b4d      	ldr	r3, [pc, #308]	; (8003124 <mahony_updateIMU+0x504>)
 8002ff0:	edd3 6a00 	vldr	s13, [r3]
 8002ff4:	edd7 7a05 	vldr	s15, [r7, #20]
 8002ff8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ffc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003000:	4b47      	ldr	r3, [pc, #284]	; (8003120 <mahony_updateIMU+0x500>)
 8003002:	edd3 7a00 	vldr	s15, [r3]
 8003006:	ee77 7a27 	vadd.f32	s15, s14, s15
 800300a:	4b45      	ldr	r3, [pc, #276]	; (8003120 <mahony_updateIMU+0x500>)
 800300c:	edc3 7a00 	vstr	s15, [r3]
	q3 += (qa * gz + qb * gy - qc * gx);
 8003010:	ed97 7a08 	vldr	s14, [r7, #32]
 8003014:	edd7 7a03 	vldr	s15, [r7, #12]
 8003018:	ee27 7a27 	vmul.f32	s14, s14, s15
 800301c:	edd7 6a07 	vldr	s13, [r7, #28]
 8003020:	edd7 7a04 	vldr	s15, [r7, #16]
 8003024:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003028:	ee37 7a27 	vadd.f32	s14, s14, s15
 800302c:	edd7 6a06 	vldr	s13, [r7, #24]
 8003030:	edd7 7a05 	vldr	s15, [r7, #20]
 8003034:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003038:	ee37 7a67 	vsub.f32	s14, s14, s15
 800303c:	4b39      	ldr	r3, [pc, #228]	; (8003124 <mahony_updateIMU+0x504>)
 800303e:	edd3 7a00 	vldr	s15, [r3]
 8003042:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003046:	4b37      	ldr	r3, [pc, #220]	; (8003124 <mahony_updateIMU+0x504>)
 8003048:	edc3 7a00 	vstr	s15, [r3]

	// Normalise quaternion
	recipNorm = mahony_invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 800304c:	4b32      	ldr	r3, [pc, #200]	; (8003118 <mahony_updateIMU+0x4f8>)
 800304e:	ed93 7a00 	vldr	s14, [r3]
 8003052:	4b31      	ldr	r3, [pc, #196]	; (8003118 <mahony_updateIMU+0x4f8>)
 8003054:	edd3 7a00 	vldr	s15, [r3]
 8003058:	ee27 7a27 	vmul.f32	s14, s14, s15
 800305c:	4b2f      	ldr	r3, [pc, #188]	; (800311c <mahony_updateIMU+0x4fc>)
 800305e:	edd3 6a00 	vldr	s13, [r3]
 8003062:	4b2e      	ldr	r3, [pc, #184]	; (800311c <mahony_updateIMU+0x4fc>)
 8003064:	edd3 7a00 	vldr	s15, [r3]
 8003068:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800306c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003070:	4b2b      	ldr	r3, [pc, #172]	; (8003120 <mahony_updateIMU+0x500>)
 8003072:	edd3 6a00 	vldr	s13, [r3]
 8003076:	4b2a      	ldr	r3, [pc, #168]	; (8003120 <mahony_updateIMU+0x500>)
 8003078:	edd3 7a00 	vldr	s15, [r3]
 800307c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003080:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003084:	4b27      	ldr	r3, [pc, #156]	; (8003124 <mahony_updateIMU+0x504>)
 8003086:	edd3 6a00 	vldr	s13, [r3]
 800308a:	4b26      	ldr	r3, [pc, #152]	; (8003124 <mahony_updateIMU+0x504>)
 800308c:	edd3 7a00 	vldr	s15, [r3]
 8003090:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003094:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003098:	eeb0 0a67 	vmov.f32	s0, s15
 800309c:	f000 f846 	bl	800312c <mahony_invSqrt>
 80030a0:	ed87 0a0f 	vstr	s0, [r7, #60]	; 0x3c
	q0 *= recipNorm;
 80030a4:	4b1c      	ldr	r3, [pc, #112]	; (8003118 <mahony_updateIMU+0x4f8>)
 80030a6:	ed93 7a00 	vldr	s14, [r3]
 80030aa:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80030ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030b2:	4b19      	ldr	r3, [pc, #100]	; (8003118 <mahony_updateIMU+0x4f8>)
 80030b4:	edc3 7a00 	vstr	s15, [r3]
	q1 *= recipNorm;
 80030b8:	4b18      	ldr	r3, [pc, #96]	; (800311c <mahony_updateIMU+0x4fc>)
 80030ba:	ed93 7a00 	vldr	s14, [r3]
 80030be:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80030c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030c6:	4b15      	ldr	r3, [pc, #84]	; (800311c <mahony_updateIMU+0x4fc>)
 80030c8:	edc3 7a00 	vstr	s15, [r3]
	q2 *= recipNorm;
 80030cc:	4b14      	ldr	r3, [pc, #80]	; (8003120 <mahony_updateIMU+0x500>)
 80030ce:	ed93 7a00 	vldr	s14, [r3]
 80030d2:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80030d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030da:	4b11      	ldr	r3, [pc, #68]	; (8003120 <mahony_updateIMU+0x500>)
 80030dc:	edc3 7a00 	vstr	s15, [r3]
	q3 *= recipNorm;
 80030e0:	4b10      	ldr	r3, [pc, #64]	; (8003124 <mahony_updateIMU+0x504>)
 80030e2:	ed93 7a00 	vldr	s14, [r3]
 80030e6:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80030ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030ee:	4b0d      	ldr	r3, [pc, #52]	; (8003124 <mahony_updateIMU+0x504>)
 80030f0:	edc3 7a00 	vstr	s15, [r3]
	anglesComputed = 0;
 80030f4:	4b0c      	ldr	r3, [pc, #48]	; (8003128 <mahony_updateIMU+0x508>)
 80030f6:	2200      	movs	r2, #0
 80030f8:	701a      	strb	r2, [r3, #0]
}
 80030fa:	bf00      	nop
 80030fc:	3740      	adds	r7, #64	; 0x40
 80030fe:	46bd      	mov	sp, r7
 8003100:	bd80      	pop	{r7, pc}
 8003102:	bf00      	nop
 8003104:	20000368 	.word	0x20000368
 8003108:	2000036c 	.word	0x2000036c
 800310c:	20000370 	.word	0x20000370
 8003110:	20000004 	.word	0x20000004
 8003114:	20000374 	.word	0x20000374
 8003118:	2000000c 	.word	0x2000000c
 800311c:	2000035c 	.word	0x2000035c
 8003120:	20000360 	.word	0x20000360
 8003124:	20000364 	.word	0x20000364
 8003128:	20000384 	.word	0x20000384

0800312c <mahony_invSqrt>:

//-------------------------------------------------------------------------------------------
// Fast inverse square-root
// See: http://en.wikipedia.org/wiki/Fast_inverse_square_root

float mahony_invSqrt(float x) {
 800312c:	b480      	push	{r7}
 800312e:	b087      	sub	sp, #28
 8003130:	af00      	add	r7, sp, #0
 8003132:	ed87 0a01 	vstr	s0, [r7, #4]
	float halfx = 0.5f * x;
 8003136:	edd7 7a01 	vldr	s15, [r7, #4]
 800313a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800313e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003142:	edc7 7a05 	vstr	s15, [r7, #20]
	union {
		float f;
		long l;
	} i;
	i.f = x;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	60fb      	str	r3, [r7, #12]
	i.l = 0x5f3759df - (i.l >> 1);
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	105a      	asrs	r2, r3, #1
 800314e:	4b1b      	ldr	r3, [pc, #108]	; (80031bc <mahony_invSqrt+0x90>)
 8003150:	1a9b      	subs	r3, r3, r2
 8003152:	60fb      	str	r3, [r7, #12]
	float y = i.f;
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	613b      	str	r3, [r7, #16]
	y = y * (1.5f - (halfx * y * y));
 8003158:	ed97 7a05 	vldr	s14, [r7, #20]
 800315c:	edd7 7a04 	vldr	s15, [r7, #16]
 8003160:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003164:	edd7 7a04 	vldr	s15, [r7, #16]
 8003168:	ee67 7a27 	vmul.f32	s15, s14, s15
 800316c:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8003170:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003174:	ed97 7a04 	vldr	s14, [r7, #16]
 8003178:	ee67 7a27 	vmul.f32	s15, s14, s15
 800317c:	edc7 7a04 	vstr	s15, [r7, #16]
	y = y * (1.5f - (halfx * y * y));
 8003180:	ed97 7a05 	vldr	s14, [r7, #20]
 8003184:	edd7 7a04 	vldr	s15, [r7, #16]
 8003188:	ee27 7a27 	vmul.f32	s14, s14, s15
 800318c:	edd7 7a04 	vldr	s15, [r7, #16]
 8003190:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003194:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8003198:	ee77 7a67 	vsub.f32	s15, s14, s15
 800319c:	ed97 7a04 	vldr	s14, [r7, #16]
 80031a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031a4:	edc7 7a04 	vstr	s15, [r7, #16]
	return y;
 80031a8:	693b      	ldr	r3, [r7, #16]
 80031aa:	ee07 3a90 	vmov	s15, r3
}
 80031ae:	eeb0 0a67 	vmov.f32	s0, s15
 80031b2:	371c      	adds	r7, #28
 80031b4:	46bd      	mov	sp, r7
 80031b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ba:	4770      	bx	lr
 80031bc:	5f3759df 	.word	0x5f3759df

080031c0 <mahony_computeAngles>:

//-------------------------------------------------------------------------------------------

void mahony_computeAngles() {
 80031c0:	b580      	push	{r7, lr}
 80031c2:	af00      	add	r7, sp, #0
	roll = atan2f(q0 * q1 + q2 * q3, 0.5f - q1 * q1 - q2 * q2) * 180 / M_PI;
 80031c4:	4b64      	ldr	r3, [pc, #400]	; (8003358 <mahony_computeAngles+0x198>)
 80031c6:	ed93 7a00 	vldr	s14, [r3]
 80031ca:	4b64      	ldr	r3, [pc, #400]	; (800335c <mahony_computeAngles+0x19c>)
 80031cc:	edd3 7a00 	vldr	s15, [r3]
 80031d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80031d4:	4b62      	ldr	r3, [pc, #392]	; (8003360 <mahony_computeAngles+0x1a0>)
 80031d6:	edd3 6a00 	vldr	s13, [r3]
 80031da:	4b62      	ldr	r3, [pc, #392]	; (8003364 <mahony_computeAngles+0x1a4>)
 80031dc:	edd3 7a00 	vldr	s15, [r3]
 80031e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80031e4:	ee37 6a27 	vadd.f32	s12, s14, s15
 80031e8:	4b5c      	ldr	r3, [pc, #368]	; (800335c <mahony_computeAngles+0x19c>)
 80031ea:	ed93 7a00 	vldr	s14, [r3]
 80031ee:	4b5b      	ldr	r3, [pc, #364]	; (800335c <mahony_computeAngles+0x19c>)
 80031f0:	edd3 7a00 	vldr	s15, [r3]
 80031f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031f8:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80031fc:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003200:	4b57      	ldr	r3, [pc, #348]	; (8003360 <mahony_computeAngles+0x1a0>)
 8003202:	edd3 6a00 	vldr	s13, [r3]
 8003206:	4b56      	ldr	r3, [pc, #344]	; (8003360 <mahony_computeAngles+0x1a0>)
 8003208:	edd3 7a00 	vldr	s15, [r3]
 800320c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003210:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003214:	eef0 0a67 	vmov.f32	s1, s15
 8003218:	eeb0 0a46 	vmov.f32	s0, s12
 800321c:	f00e f9ae 	bl	801157c <atan2f>
 8003220:	eef0 7a40 	vmov.f32	s15, s0
 8003224:	ed9f 7a50 	vldr	s14, [pc, #320]	; 8003368 <mahony_computeAngles+0x1a8>
 8003228:	ee67 7a87 	vmul.f32	s15, s15, s14
 800322c:	ee17 0a90 	vmov	r0, s15
 8003230:	f7fd f992 	bl	8000558 <__aeabi_f2d>
 8003234:	a346      	add	r3, pc, #280	; (adr r3, 8003350 <mahony_computeAngles+0x190>)
 8003236:	e9d3 2300 	ldrd	r2, r3, [r3]
 800323a:	f7fd fb0f 	bl	800085c <__aeabi_ddiv>
 800323e:	4602      	mov	r2, r0
 8003240:	460b      	mov	r3, r1
 8003242:	4610      	mov	r0, r2
 8003244:	4619      	mov	r1, r3
 8003246:	f7fd fcb7 	bl	8000bb8 <__aeabi_d2f>
 800324a:	4603      	mov	r3, r0
 800324c:	4a47      	ldr	r2, [pc, #284]	; (800336c <mahony_computeAngles+0x1ac>)
 800324e:	6013      	str	r3, [r2, #0]
	pitch = asinf(-2.0f * (q1 * q3 - q0 * q2)) * 180 / M_PI;
 8003250:	4b42      	ldr	r3, [pc, #264]	; (800335c <mahony_computeAngles+0x19c>)
 8003252:	ed93 7a00 	vldr	s14, [r3]
 8003256:	4b43      	ldr	r3, [pc, #268]	; (8003364 <mahony_computeAngles+0x1a4>)
 8003258:	edd3 7a00 	vldr	s15, [r3]
 800325c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003260:	4b3d      	ldr	r3, [pc, #244]	; (8003358 <mahony_computeAngles+0x198>)
 8003262:	edd3 6a00 	vldr	s13, [r3]
 8003266:	4b3e      	ldr	r3, [pc, #248]	; (8003360 <mahony_computeAngles+0x1a0>)
 8003268:	edd3 7a00 	vldr	s15, [r3]
 800326c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003270:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003274:	eeb8 7a00 	vmov.f32	s14, #128	; 0xc0000000 -2.0
 8003278:	ee67 7a87 	vmul.f32	s15, s15, s14
 800327c:	eeb0 0a67 	vmov.f32	s0, s15
 8003280:	f00e f950 	bl	8011524 <asinf>
 8003284:	eef0 7a40 	vmov.f32	s15, s0
 8003288:	ed9f 7a37 	vldr	s14, [pc, #220]	; 8003368 <mahony_computeAngles+0x1a8>
 800328c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003290:	ee17 0a90 	vmov	r0, s15
 8003294:	f7fd f960 	bl	8000558 <__aeabi_f2d>
 8003298:	a32d      	add	r3, pc, #180	; (adr r3, 8003350 <mahony_computeAngles+0x190>)
 800329a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800329e:	f7fd fadd 	bl	800085c <__aeabi_ddiv>
 80032a2:	4602      	mov	r2, r0
 80032a4:	460b      	mov	r3, r1
 80032a6:	4610      	mov	r0, r2
 80032a8:	4619      	mov	r1, r3
 80032aa:	f7fd fc85 	bl	8000bb8 <__aeabi_d2f>
 80032ae:	4603      	mov	r3, r0
 80032b0:	4a2f      	ldr	r2, [pc, #188]	; (8003370 <mahony_computeAngles+0x1b0>)
 80032b2:	6013      	str	r3, [r2, #0]
	yaw = atan2f(q1 * q2 + q0 * q3, 0.5f - q2 * q2 - q3 * q3) * 180 / M_PI;
 80032b4:	4b29      	ldr	r3, [pc, #164]	; (800335c <mahony_computeAngles+0x19c>)
 80032b6:	ed93 7a00 	vldr	s14, [r3]
 80032ba:	4b29      	ldr	r3, [pc, #164]	; (8003360 <mahony_computeAngles+0x1a0>)
 80032bc:	edd3 7a00 	vldr	s15, [r3]
 80032c0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80032c4:	4b24      	ldr	r3, [pc, #144]	; (8003358 <mahony_computeAngles+0x198>)
 80032c6:	edd3 6a00 	vldr	s13, [r3]
 80032ca:	4b26      	ldr	r3, [pc, #152]	; (8003364 <mahony_computeAngles+0x1a4>)
 80032cc:	edd3 7a00 	vldr	s15, [r3]
 80032d0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80032d4:	ee37 6a27 	vadd.f32	s12, s14, s15
 80032d8:	4b21      	ldr	r3, [pc, #132]	; (8003360 <mahony_computeAngles+0x1a0>)
 80032da:	ed93 7a00 	vldr	s14, [r3]
 80032de:	4b20      	ldr	r3, [pc, #128]	; (8003360 <mahony_computeAngles+0x1a0>)
 80032e0:	edd3 7a00 	vldr	s15, [r3]
 80032e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032e8:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80032ec:	ee37 7a67 	vsub.f32	s14, s14, s15
 80032f0:	4b1c      	ldr	r3, [pc, #112]	; (8003364 <mahony_computeAngles+0x1a4>)
 80032f2:	edd3 6a00 	vldr	s13, [r3]
 80032f6:	4b1b      	ldr	r3, [pc, #108]	; (8003364 <mahony_computeAngles+0x1a4>)
 80032f8:	edd3 7a00 	vldr	s15, [r3]
 80032fc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003300:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003304:	eef0 0a67 	vmov.f32	s1, s15
 8003308:	eeb0 0a46 	vmov.f32	s0, s12
 800330c:	f00e f936 	bl	801157c <atan2f>
 8003310:	eef0 7a40 	vmov.f32	s15, s0
 8003314:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8003368 <mahony_computeAngles+0x1a8>
 8003318:	ee67 7a87 	vmul.f32	s15, s15, s14
 800331c:	ee17 0a90 	vmov	r0, s15
 8003320:	f7fd f91a 	bl	8000558 <__aeabi_f2d>
 8003324:	a30a      	add	r3, pc, #40	; (adr r3, 8003350 <mahony_computeAngles+0x190>)
 8003326:	e9d3 2300 	ldrd	r2, r3, [r3]
 800332a:	f7fd fa97 	bl	800085c <__aeabi_ddiv>
 800332e:	4602      	mov	r2, r0
 8003330:	460b      	mov	r3, r1
 8003332:	4610      	mov	r0, r2
 8003334:	4619      	mov	r1, r3
 8003336:	f7fd fc3f 	bl	8000bb8 <__aeabi_d2f>
 800333a:	4603      	mov	r3, r0
 800333c:	4a0d      	ldr	r2, [pc, #52]	; (8003374 <mahony_computeAngles+0x1b4>)
 800333e:	6013      	str	r3, [r2, #0]
	anglesComputed = 1;
 8003340:	4b0d      	ldr	r3, [pc, #52]	; (8003378 <mahony_computeAngles+0x1b8>)
 8003342:	2201      	movs	r2, #1
 8003344:	701a      	strb	r2, [r3, #0]
}
 8003346:	bf00      	nop
 8003348:	bd80      	pop	{r7, pc}
 800334a:	bf00      	nop
 800334c:	f3af 8000 	nop.w
 8003350:	54442d18 	.word	0x54442d18
 8003354:	400921fb 	.word	0x400921fb
 8003358:	2000000c 	.word	0x2000000c
 800335c:	2000035c 	.word	0x2000035c
 8003360:	20000360 	.word	0x20000360
 8003364:	20000364 	.word	0x20000364
 8003368:	43340000 	.word	0x43340000
 800336c:	20000378 	.word	0x20000378
 8003370:	2000037c 	.word	0x2000037c
 8003374:	20000380 	.word	0x20000380
 8003378:	20000384 	.word	0x20000384

0800337c <mahony_getRoll>:

float mahony_getRoll() {
 800337c:	b580      	push	{r7, lr}
 800337e:	af00      	add	r7, sp, #0
	if (!anglesComputed)
 8003380:	4b06      	ldr	r3, [pc, #24]	; (800339c <mahony_getRoll+0x20>)
 8003382:	781b      	ldrb	r3, [r3, #0]
 8003384:	2b00      	cmp	r3, #0
 8003386:	d101      	bne.n	800338c <mahony_getRoll+0x10>
		mahony_computeAngles();
 8003388:	f7ff ff1a 	bl	80031c0 <mahony_computeAngles>
	return roll;
 800338c:	4b04      	ldr	r3, [pc, #16]	; (80033a0 <mahony_getRoll+0x24>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	ee07 3a90 	vmov	s15, r3
}
 8003394:	eeb0 0a67 	vmov.f32	s0, s15
 8003398:	bd80      	pop	{r7, pc}
 800339a:	bf00      	nop
 800339c:	20000384 	.word	0x20000384
 80033a0:	20000378 	.word	0x20000378

080033a4 <mahony_getPitch>:
float mahony_getPitch() {
 80033a4:	b580      	push	{r7, lr}
 80033a6:	af00      	add	r7, sp, #0
	if (!anglesComputed)
 80033a8:	4b06      	ldr	r3, [pc, #24]	; (80033c4 <mahony_getPitch+0x20>)
 80033aa:	781b      	ldrb	r3, [r3, #0]
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d101      	bne.n	80033b4 <mahony_getPitch+0x10>
		mahony_computeAngles();
 80033b0:	f7ff ff06 	bl	80031c0 <mahony_computeAngles>
	return pitch;
 80033b4:	4b04      	ldr	r3, [pc, #16]	; (80033c8 <mahony_getPitch+0x24>)
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	ee07 3a90 	vmov	s15, r3
}
 80033bc:	eeb0 0a67 	vmov.f32	s0, s15
 80033c0:	bd80      	pop	{r7, pc}
 80033c2:	bf00      	nop
 80033c4:	20000384 	.word	0x20000384
 80033c8:	2000037c 	.word	0x2000037c

080033cc <mahony_getYaw>:
float mahony_getYaw() {
 80033cc:	b580      	push	{r7, lr}
 80033ce:	af00      	add	r7, sp, #0
	if (!anglesComputed)
 80033d0:	4b06      	ldr	r3, [pc, #24]	; (80033ec <mahony_getYaw+0x20>)
 80033d2:	781b      	ldrb	r3, [r3, #0]
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d101      	bne.n	80033dc <mahony_getYaw+0x10>
		mahony_computeAngles();
 80033d8:	f7ff fef2 	bl	80031c0 <mahony_computeAngles>
	return yaw;
 80033dc:	4b04      	ldr	r3, [pc, #16]	; (80033f0 <mahony_getYaw+0x24>)
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	ee07 3a90 	vmov	s15, r3
}
 80033e4:	eeb0 0a67 	vmov.f32	s0, s15
 80033e8:	bd80      	pop	{r7, pc}
 80033ea:	bf00      	nop
 80033ec:	20000384 	.word	0x20000384
 80033f0:	20000380 	.word	0x20000380

080033f4 <map>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int16_t map(float x, int16_t in_min, int16_t in_max, int16_t out_min,
		int16_t out_max) {
 80033f4:	b490      	push	{r4, r7}
 80033f6:	b084      	sub	sp, #16
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	ed87 0a03 	vstr	s0, [r7, #12]
 80033fe:	4604      	mov	r4, r0
 8003400:	4608      	mov	r0, r1
 8003402:	4611      	mov	r1, r2
 8003404:	461a      	mov	r2, r3
 8003406:	4623      	mov	r3, r4
 8003408:	817b      	strh	r3, [r7, #10]
 800340a:	4603      	mov	r3, r0
 800340c:	813b      	strh	r3, [r7, #8]
 800340e:	460b      	mov	r3, r1
 8003410:	80fb      	strh	r3, [r7, #6]
 8003412:	4613      	mov	r3, r2
 8003414:	80bb      	strh	r3, [r7, #4]
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003416:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800341a:	ee07 3a90 	vmov	s15, r3
 800341e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003422:	ed97 7a03 	vldr	s14, [r7, #12]
 8003426:	ee37 7a67 	vsub.f32	s14, s14, s15
 800342a:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800342e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003432:	1ad3      	subs	r3, r2, r3
 8003434:	ee07 3a90 	vmov	s15, r3
 8003438:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800343c:	ee67 6a27 	vmul.f32	s13, s14, s15
 8003440:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003444:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003448:	1ad3      	subs	r3, r2, r3
 800344a:	ee07 3a90 	vmov	s15, r3
 800344e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003452:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003456:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800345a:	ee07 3a90 	vmov	s15, r3
 800345e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003462:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003466:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800346a:	ee17 3a90 	vmov	r3, s15
 800346e:	b21b      	sxth	r3, r3
}
 8003470:	4618      	mov	r0, r3
 8003472:	3710      	adds	r7, #16
 8003474:	46bd      	mov	sp, r7
 8003476:	bc90      	pop	{r4, r7}
 8003478:	4770      	bx	lr
 800347a:	0000      	movs	r0, r0
 800347c:	0000      	movs	r0, r0
	...

08003480 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8003480:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003484:	ed2d 8b04 	vpush	{d8-d9}
 8003488:	f5ad 5d0a 	sub.w	sp, sp, #8832	; 0x2280
 800348c:	b083      	sub	sp, #12
 800348e:	af1c      	add	r7, sp, #112	; 0x70
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8003490:	f002 f8f8 	bl	8005684 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8003494:	f000 ffa2 	bl	80043dc <SystemClock_Config>

	/* USER CODE BEGIN SysInit */
	//I2CResetBus();
	__HAL_RCC_I2C1_CLK_ENABLE();
 8003498:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800349c:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80034a0:	2200      	movs	r2, #0
 80034a2:	601a      	str	r2, [r3, #0]
 80034a4:	4b68      	ldr	r3, [pc, #416]	; (8003648 <main+0x1c8>)
 80034a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034a8:	4a67      	ldr	r2, [pc, #412]	; (8003648 <main+0x1c8>)
 80034aa:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80034ae:	6413      	str	r3, [r2, #64]	; 0x40
 80034b0:	4b65      	ldr	r3, [pc, #404]	; (8003648 <main+0x1c8>)
 80034b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034b4:	f403 1200 	and.w	r2, r3, #2097152	; 0x200000
 80034b8:	f507 7306 	add.w	r3, r7, #536	; 0x218
 80034bc:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80034c0:	601a      	str	r2, [r3, #0]
 80034c2:	f507 7306 	add.w	r3, r7, #536	; 0x218
 80034c6:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80034ca:	681b      	ldr	r3, [r3, #0]
	HAL_Delay(100);
 80034cc:	2064      	movs	r0, #100	; 0x64
 80034ce:	f002 f94b 	bl	8005768 <HAL_Delay>
	__HAL_RCC_I2C1_FORCE_RESET();
 80034d2:	4b5d      	ldr	r3, [pc, #372]	; (8003648 <main+0x1c8>)
 80034d4:	6a1b      	ldr	r3, [r3, #32]
 80034d6:	4a5c      	ldr	r2, [pc, #368]	; (8003648 <main+0x1c8>)
 80034d8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80034dc:	6213      	str	r3, [r2, #32]
	HAL_Delay(100);
 80034de:	2064      	movs	r0, #100	; 0x64
 80034e0:	f002 f942 	bl	8005768 <HAL_Delay>
	__HAL_RCC_I2C1_RELEASE_RESET();
 80034e4:	4b58      	ldr	r3, [pc, #352]	; (8003648 <main+0x1c8>)
 80034e6:	6a1b      	ldr	r3, [r3, #32]
 80034e8:	4a57      	ldr	r2, [pc, #348]	; (8003648 <main+0x1c8>)
 80034ea:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80034ee:	6213      	str	r3, [r2, #32]
	HAL_Delay(100);
 80034f0:	2064      	movs	r0, #100	; 0x64
 80034f2:	f002 f939 	bl	8005768 <HAL_Delay>
	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80034f6:	f001 f977 	bl	80047e8 <MX_GPIO_Init>
	MX_I2C1_Init();
 80034fa:	f000 ffd9 	bl	80044b0 <MX_I2C1_Init>
	MX_USART1_UART_Init();
 80034fe:	f001 f949 	bl	8004794 <MX_USART1_UART_Init>
	MX_SPI1_Init();
 8003502:	f001 f823 	bl	800454c <MX_SPI1_Init>
	MX_TIM2_Init();
 8003506:	f001 f857 	bl	80045b8 <MX_TIM2_Init>
	MX_TIM3_Init();
 800350a:	f001 f8cb 	bl	80046a4 <MX_TIM3_Init>
	MX_SDIO_SD_Init();
 800350e:	f000 fffd 	bl	800450c <MX_SDIO_SD_Init>
	MX_FATFS_Init();
 8003512:	f008 fa21 	bl	800b958 <MX_FATFS_Init>
	/* USER CODE BEGIN 2 */
	HAL_Delay(150);
 8003516:	2096      	movs	r0, #150	; 0x96
 8003518:	f002 f926 	bl	8005768 <HAL_Delay>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800351c:	2100      	movs	r1, #0
 800351e:	484b      	ldr	r0, [pc, #300]	; (800364c <main+0x1cc>)
 8003520:	f006 fbb2 	bl	8009c88 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8003524:	2100      	movs	r1, #0
 8003526:	484a      	ldr	r0, [pc, #296]	; (8003650 <main+0x1d0>)
 8003528:	f006 fbae 	bl	8009c88 <HAL_TIM_PWM_Start>
	blink_stmled();
 800352c:	f001 f9ec 	bl	8004908 <blink_stmled>
	debug_init(&huart1);
 8003530:	4848      	ldr	r0, [pc, #288]	; (8003654 <main+0x1d4>)
 8003532:	f7fe f9f9 	bl	8001928 <debug_init>
	log_s("Start");
 8003536:	4848      	ldr	r0, [pc, #288]	; (8003658 <main+0x1d8>)
 8003538:	f7fe fa06 	bl	8001948 <log_s>
	//I2C_Scan();
	gy_init_lbl: if (GY801_init(&hi2c1, &data)) {
 800353c:	4947      	ldr	r1, [pc, #284]	; (800365c <main+0x1dc>)
 800353e:	4848      	ldr	r0, [pc, #288]	; (8003660 <main+0x1e0>)
 8003540:	f7fe fa84 	bl	8001a4c <GY801_init>
 8003544:	4603      	mov	r3, r0
 8003546:	2b00      	cmp	r3, #0
 8003548:	d007      	beq.n	800355a <main+0xda>
		I2C_ClearBusyFlagErratum(&hi2c1, 100); //fix i2c HAL_BUSY: https://istarik.ru/blog/stm32/123.html
 800354a:	2164      	movs	r1, #100	; 0x64
 800354c:	4844      	ldr	r0, [pc, #272]	; (8003660 <main+0x1e0>)
 800354e:	f001 fa45 	bl	80049dc <I2C_ClearBusyFlagErratum>
		log_s("REINIT_DONE TRYING....");
 8003552:	4844      	ldr	r0, [pc, #272]	; (8003664 <main+0x1e4>)
 8003554:	f7fe f9f8 	bl	8001948 <log_s>
		goto gy_init_lbl;
 8003558:	e7f0      	b.n	800353c <main+0xbc>
		blink_rfled(1); //HAL_GPIO_WritePin(GPIOC, LED_RF_Pin, GPIO_PIN_SET);
	}

	uint8_t nrf_data[32];
	nrf_init(&hspi1);
 800355a:	4843      	ldr	r0, [pc, #268]	; (8003668 <main+0x1e8>)
 800355c:	f001 fb08 	bl	8004b70 <nrf_init>
	uint32_t packet = 0;
 8003560:	2300      	movs	r3, #0
 8003562:	f507 5208 	add.w	r2, r7, #8704	; 0x2200
 8003566:	f102 0214 	add.w	r2, r2, #20
 800356a:	6013      	str	r3, [r2, #0]

	extern char SDPath[4];
	FATFS fileSystem;
	uint8_t testbuff[] = "new run\r\n";
 800356c:	f507 5390 	add.w	r3, r7, #4608	; 0x1200
 8003570:	f103 0318 	add.w	r3, r3, #24
 8003574:	4a3d      	ldr	r2, [pc, #244]	; (800366c <main+0x1ec>)
 8003576:	3b98      	subs	r3, #152	; 0x98
 8003578:	ca07      	ldmia	r2, {r0, r1, r2}
 800357a:	c303      	stmia	r3!, {r0, r1}
 800357c:	801a      	strh	r2, [r3, #0]
	char sdBuff[256];
	FIL logFile;
	UINT tempBytes;
	UINT sdSize = 0;
 800357e:	2300      	movs	r3, #0
 8003580:	f507 5207 	add.w	r2, r7, #8640	; 0x21c0
 8003584:	f102 0234 	add.w	r2, r2, #52	; 0x34
 8003588:	6013      	str	r3, [r2, #0]
	FRESULT res = 0;
 800358a:	2300      	movs	r3, #0
 800358c:	f507 5207 	add.w	r2, r7, #8640	; 0x21c0
 8003590:	f102 0233 	add.w	r2, r2, #51	; 0x33
 8003594:	7013      	strb	r3, [r2, #0]
	FSIZE_t fsize;
	if (f_mount(&fileSystem, (TCHAR const*) SDPath, 0) == FR_OK) {
 8003596:	f507 538c 	add.w	r3, r7, #4480	; 0x1180
 800359a:	f103 0318 	add.w	r3, r3, #24
 800359e:	3b0c      	subs	r3, #12
 80035a0:	2200      	movs	r2, #0
 80035a2:	4933      	ldr	r1, [pc, #204]	; (8003670 <main+0x1f0>)
 80035a4:	4618      	mov	r0, r3
 80035a6:	f00a f929 	bl	800d7fc <f_mount>
 80035aa:	4603      	mov	r3, r0
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d167      	bne.n	8003680 <main+0x200>
		if (f_open(&logFile, "log.txt", FA_WRITE | FA_OPEN_ALWAYS) == FR_OK) {
 80035b0:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80035b4:	3b08      	subs	r3, #8
 80035b6:	2212      	movs	r2, #18
 80035b8:	492e      	ldr	r1, [pc, #184]	; (8003674 <main+0x1f4>)
 80035ba:	4618      	mov	r0, r3
 80035bc:	f00a f964 	bl	800d888 <f_open>
 80035c0:	4603      	mov	r3, r0
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d138      	bne.n	8003638 <main+0x1b8>
			uint64_t fsize = f_size(&logFile);
 80035c6:	f507 7306 	add.w	r3, r7, #536	; 0x218
 80035ca:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 80035ce:	68db      	ldr	r3, [r3, #12]
 80035d0:	2200      	movs	r2, #0
 80035d2:	461c      	mov	r4, r3
 80035d4:	4615      	mov	r5, r2
 80035d6:	f507 5307 	add.w	r3, r7, #8640	; 0x21c0
 80035da:	f103 0328 	add.w	r3, r3, #40	; 0x28
 80035de:	e9c3 4500 	strd	r4, r5, [r3]
			f_lseek(&logFile, fsize);
 80035e2:	f507 5307 	add.w	r3, r7, #8640	; 0x21c0
 80035e6:	f103 0328 	add.w	r3, r3, #40	; 0x28
 80035ea:	681a      	ldr	r2, [r3, #0]
 80035ec:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80035f0:	3b08      	subs	r3, #8
 80035f2:	4611      	mov	r1, r2
 80035f4:	4618      	mov	r0, r3
 80035f6:	f00a fd25 	bl	800e044 <f_lseek>
			if (f_write(&logFile, testbuff, sizeof(testbuff),
 80035fa:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80035fe:	3b0c      	subs	r3, #12
 8003600:	f507 518c 	add.w	r1, r7, #4480	; 0x1180
 8003604:	f101 0118 	add.w	r1, r1, #24
 8003608:	3918      	subs	r1, #24
 800360a:	f107 0058 	add.w	r0, r7, #88	; 0x58
 800360e:	3808      	subs	r0, #8
 8003610:	220a      	movs	r2, #10
 8003612:	f00a fb05 	bl	800dc20 <f_write>
 8003616:	4603      	mov	r3, r0
 8003618:	2b00      	cmp	r3, #0
 800361a:	d106      	bne.n	800362a <main+0x1aa>
					(void*) &tempBytes) == FR_OK) {
				f_sync(&logFile);
 800361c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8003620:	3b08      	subs	r3, #8
 8003622:	4618      	mov	r0, r3
 8003624:	f00a fc90 	bl	800df48 <f_sync>
 8003628:	e031      	b.n	800368e <main+0x20e>
			} else {
				log_s("SD_ERR_WRITE");
 800362a:	4813      	ldr	r0, [pc, #76]	; (8003678 <main+0x1f8>)
 800362c:	f7fe f98c 	bl	8001948 <log_s>
				blink_rfled(2);
 8003630:	2002      	movs	r0, #2
 8003632:	f001 f97b 	bl	800492c <blink_rfled>
				goto sd_end_lbl;
 8003636:	e02a      	b.n	800368e <main+0x20e>
			}
		} else {
			log_s("SD_ERR_OPEN");
 8003638:	4810      	ldr	r0, [pc, #64]	; (800367c <main+0x1fc>)
 800363a:	f7fe f985 	bl	8001948 <log_s>
			blink_rfled(2);
 800363e:	2002      	movs	r0, #2
 8003640:	f001 f974 	bl	800492c <blink_rfled>
			goto sd_end_lbl;
 8003644:	e023      	b.n	800368e <main+0x20e>
 8003646:	bf00      	nop
 8003648:	40023800 	.word	0x40023800
 800364c:	200004b8 	.word	0x200004b8
 8003650:	20000500 	.word	0x20000500
 8003654:	20000548 	.word	0x20000548
 8003658:	08012cd0 	.word	0x08012cd0
 800365c:	20000590 	.word	0x20000590
 8003660:	20000388 	.word	0x20000388
 8003664:	08012cd8 	.word	0x08012cd8
 8003668:	20000460 	.word	0x20000460
 800366c:	08012da0 	.word	0x08012da0
 8003670:	200005ec 	.word	0x200005ec
 8003674:	08012cf0 	.word	0x08012cf0
 8003678:	08012cf8 	.word	0x08012cf8
 800367c:	08012d08 	.word	0x08012d08
		}
	} else {
		log_s("SD_ERR_MOUNT");
 8003680:	48d9      	ldr	r0, [pc, #868]	; (80039e8 <main+0x568>)
 8003682:	f7fe f961 	bl	8001948 <log_s>
		blink_rfled(2);
 8003686:	2002      	movs	r0, #2
 8003688:	f001 f950 	bl	800492c <blink_rfled>
		goto sd_end_lbl;
 800368c:	bf00      	nop
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */

	uint32_t last_t; //,test_t;
	float pitch, roll;
	float max_height=0,start_height=0;
 800368e:	f04f 0300 	mov.w	r3, #0
 8003692:	f507 5208 	add.w	r2, r7, #8704	; 0x2200
 8003696:	f102 020c 	add.w	r2, r2, #12
 800369a:	6013      	str	r3, [r2, #0]
 800369c:	f04f 0300 	mov.w	r3, #0
 80036a0:	f507 5208 	add.w	r2, r7, #8704	; 0x2200
 80036a4:	f102 0208 	add.w	r2, r2, #8
 80036a8:	6013      	str	r3, [r2, #0]
	uint32_t max_height_t = 0;
 80036aa:	2300      	movs	r3, #0
 80036ac:	f507 5208 	add.w	r2, r7, #8704	; 0x2200
 80036b0:	f102 0204 	add.w	r2, r2, #4
 80036b4:	6013      	str	r3, [r2, #0]
	uint8_t start_flag=0,end_flag=0;
 80036b6:	2300      	movs	r3, #0
 80036b8:	f507 5208 	add.w	r2, r7, #8704	; 0x2200
 80036bc:	f102 0203 	add.w	r2, r2, #3
 80036c0:	7013      	strb	r3, [r2, #0]
 80036c2:	2300      	movs	r3, #0
 80036c4:	f507 5208 	add.w	r2, r7, #8704	; 0x2200
 80036c8:	f102 0202 	add.w	r2, r2, #2
 80036cc:	7013      	strb	r3, [r2, #0]

	log_s_int("con 0", constrain(2, -1, 1));
 80036ce:	2101      	movs	r1, #1
 80036d0:	48c6      	ldr	r0, [pc, #792]	; (80039ec <main+0x56c>)
 80036d2:	f7fe f973 	bl	80019bc <log_s_int>
	log_s_int("con 2", constrain(2, 1, -1));
 80036d6:	2101      	movs	r1, #1
 80036d8:	48c5      	ldr	r0, [pc, #788]	; (80039f0 <main+0x570>)
 80036da:	f7fe f96f 	bl	80019bc <log_s_int>
	log_s_int("con -10", constrain(-10, -1, 1));
 80036de:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80036e2:	48c4      	ldr	r0, [pc, #784]	; (80039f4 <main+0x574>)
 80036e4:	f7fe f96a 	bl	80019bc <log_s_int>
	// madgwick
	log_s_p_3("ADXL", &data.adxl345.ax, &data.adxl345.ay, &data.adxl345.az);
 80036e8:	4bc3      	ldr	r3, [pc, #780]	; (80039f8 <main+0x578>)
 80036ea:	4ac4      	ldr	r2, [pc, #784]	; (80039fc <main+0x57c>)
 80036ec:	49c4      	ldr	r1, [pc, #784]	; (8003a00 <main+0x580>)
 80036ee:	48c5      	ldr	r0, [pc, #788]	; (8003a04 <main+0x584>)
 80036f0:	f7fe f97a 	bl	80019e8 <log_s_p_3>
	log_s_p_3("ACCEL", &data.lsm303dlhc.ax, &data.lsm303dlhc.ay,
 80036f4:	4bc4      	ldr	r3, [pc, #784]	; (8003a08 <main+0x588>)
 80036f6:	4ac5      	ldr	r2, [pc, #788]	; (8003a0c <main+0x58c>)
 80036f8:	49c5      	ldr	r1, [pc, #788]	; (8003a10 <main+0x590>)
 80036fa:	48c6      	ldr	r0, [pc, #792]	; (8003a14 <main+0x594>)
 80036fc:	f7fe f974 	bl	80019e8 <log_s_p_3>
			&data.lsm303dlhc.az);
	log_s_p_3("GYRO", &data.l3g4200d.gx, &data.l3g4200d.gy, &data.l3g4200d.gz);
 8003700:	4bc5      	ldr	r3, [pc, #788]	; (8003a18 <main+0x598>)
 8003702:	4ac6      	ldr	r2, [pc, #792]	; (8003a1c <main+0x59c>)
 8003704:	49c6      	ldr	r1, [pc, #792]	; (8003a20 <main+0x5a0>)
 8003706:	48c7      	ldr	r0, [pc, #796]	; (8003a24 <main+0x5a4>)
 8003708:	f7fe f96e 	bl	80019e8 <log_s_p_3>
	log_s_p_3("MAG", &data.lsm303dlhc_mag.mx_raw, &data.lsm303dlhc_mag.my_raw,
 800370c:	4bc6      	ldr	r3, [pc, #792]	; (8003a28 <main+0x5a8>)
 800370e:	4ac7      	ldr	r2, [pc, #796]	; (8003a2c <main+0x5ac>)
 8003710:	49c7      	ldr	r1, [pc, #796]	; (8003a30 <main+0x5b0>)
 8003712:	48c8      	ldr	r0, [pc, #800]	; (8003a34 <main+0x5b4>)
 8003714:	f7fe f968 	bl	80019e8 <log_s_p_3>
			&data.lsm303dlhc_mag.mz_raw);
	uint32_t ahrs_t = HAL_GetTick();
 8003718:	f002 f81a 	bl	8005750 <HAL_GetTick>
 800371c:	f507 5307 	add.w	r3, r7, #8640	; 0x21c0
 8003720:	f103 033c 	add.w	r3, r3, #60	; 0x3c
 8003724:	6018      	str	r0, [r3, #0]
	uint16_t hz = 0;
 8003726:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800372a:	f5a3 73e7 	sub.w	r3, r3, #462	; 0x1ce
 800372e:	2200      	movs	r2, #0
 8003730:	801a      	strh	r2, [r3, #0]
	uint32_t hz_t = HAL_GetTick();
 8003732:	f002 f80d 	bl	8005750 <HAL_GetTick>
 8003736:	f507 5307 	add.w	r3, r7, #8640	; 0x21c0
 800373a:	f103 0338 	add.w	r3, r3, #56	; 0x38
 800373e:	6018      	str	r0, [r3, #0]
	log_s_p("HZ", &hz);
 8003740:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8003744:	3b0e      	subs	r3, #14
 8003746:	4619      	mov	r1, r3
 8003748:	48bb      	ldr	r0, [pc, #748]	; (8003a38 <main+0x5b8>)
 800374a:	f7fe f969 	bl	8001a20 <log_s_p>
	mahony_print_ptr();
 800374e:	f7fe fe35 	bl	80023bc <mahony_print_ptr>
	//char *log_chars[50];
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		if (!adxl_check_connection()) {
 8003752:	f7fd fd39 	bl	80011c8 <adxl_check_connection>
 8003756:	4603      	mov	r3, r0
 8003758:	2b00      	cmp	r3, #0
 800375a:	d103      	bne.n	8003764 <main+0x2e4>
			I2C_ClearBusyFlagErratum(&hi2c1, 100);
 800375c:	2164      	movs	r1, #100	; 0x64
 800375e:	48b7      	ldr	r0, [pc, #732]	; (8003a3c <main+0x5bc>)
 8003760:	f001 f93c 	bl	80049dc <I2C_ClearBusyFlagErratum>
		}
		GY801_update_data();
 8003764:	f7fe fab6 	bl	8001cd4 <GY801_update_data>
		hz += 1;
 8003768:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800376c:	f5a3 73e7 	sub.w	r3, r3, #462	; 0x1ce
 8003770:	881b      	ldrh	r3, [r3, #0]
 8003772:	3301      	adds	r3, #1
 8003774:	b29a      	uxth	r2, r3
 8003776:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800377a:	f5a3 73e7 	sub.w	r3, r3, #462	; 0x1ce
 800377e:	801a      	strh	r2, [r3, #0]
		mahony_update((float) (HAL_GetTick() - ahrs_t) / 1000.0f,
 8003780:	f001 ffe6 	bl	8005750 <HAL_GetTick>
 8003784:	4602      	mov	r2, r0
 8003786:	f507 5307 	add.w	r3, r7, #8640	; 0x21c0
 800378a:	f103 033c 	add.w	r3, r3, #60	; 0x3c
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	1ad3      	subs	r3, r2, r3
 8003792:	ee07 3a90 	vmov	s15, r3
 8003796:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800379a:	ed9f 7aa9 	vldr	s14, [pc, #676]	; 8003a40 <main+0x5c0>
 800379e:	ee87 8a87 	vdiv.f32	s16, s15, s14
				(float) data.l3g4200d.gx * M_PI / 180 / 131,
 80037a2:	4ba8      	ldr	r3, [pc, #672]	; (8003a44 <main+0x5c4>)
 80037a4:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 80037a8:	ee07 3a90 	vmov	s15, r3
 80037ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80037b0:	ee17 0a90 	vmov	r0, s15
 80037b4:	f7fc fed0 	bl	8000558 <__aeabi_f2d>
 80037b8:	a385      	add	r3, pc, #532	; (adr r3, 80039d0 <main+0x550>)
 80037ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037be:	f7fc ff23 	bl	8000608 <__aeabi_dmul>
 80037c2:	4602      	mov	r2, r0
 80037c4:	460b      	mov	r3, r1
 80037c6:	4610      	mov	r0, r2
 80037c8:	4619      	mov	r1, r3
 80037ca:	f04f 0200 	mov.w	r2, #0
 80037ce:	4b9e      	ldr	r3, [pc, #632]	; (8003a48 <main+0x5c8>)
 80037d0:	f7fd f844 	bl	800085c <__aeabi_ddiv>
 80037d4:	4602      	mov	r2, r0
 80037d6:	460b      	mov	r3, r1
 80037d8:	4610      	mov	r0, r2
 80037da:	4619      	mov	r1, r3
 80037dc:	a37e      	add	r3, pc, #504	; (adr r3, 80039d8 <main+0x558>)
 80037de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037e2:	f7fd f83b 	bl	800085c <__aeabi_ddiv>
 80037e6:	4602      	mov	r2, r0
 80037e8:	460b      	mov	r3, r1
		mahony_update((float) (HAL_GetTick() - ahrs_t) / 1000.0f,
 80037ea:	4610      	mov	r0, r2
 80037ec:	4619      	mov	r1, r3
 80037ee:	f7fd f9e3 	bl	8000bb8 <__aeabi_d2f>
 80037f2:	4604      	mov	r4, r0
				(float) data.l3g4200d.gy * M_PI / 180 / 131,
 80037f4:	4b93      	ldr	r3, [pc, #588]	; (8003a44 <main+0x5c4>)
 80037f6:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 80037fa:	ee07 3a90 	vmov	s15, r3
 80037fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003802:	ee17 0a90 	vmov	r0, s15
 8003806:	f7fc fea7 	bl	8000558 <__aeabi_f2d>
 800380a:	a371      	add	r3, pc, #452	; (adr r3, 80039d0 <main+0x550>)
 800380c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003810:	f7fc fefa 	bl	8000608 <__aeabi_dmul>
 8003814:	4602      	mov	r2, r0
 8003816:	460b      	mov	r3, r1
 8003818:	4610      	mov	r0, r2
 800381a:	4619      	mov	r1, r3
 800381c:	f04f 0200 	mov.w	r2, #0
 8003820:	4b89      	ldr	r3, [pc, #548]	; (8003a48 <main+0x5c8>)
 8003822:	f7fd f81b 	bl	800085c <__aeabi_ddiv>
 8003826:	4602      	mov	r2, r0
 8003828:	460b      	mov	r3, r1
 800382a:	4610      	mov	r0, r2
 800382c:	4619      	mov	r1, r3
 800382e:	a36a      	add	r3, pc, #424	; (adr r3, 80039d8 <main+0x558>)
 8003830:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003834:	f7fd f812 	bl	800085c <__aeabi_ddiv>
 8003838:	4602      	mov	r2, r0
 800383a:	460b      	mov	r3, r1
		mahony_update((float) (HAL_GetTick() - ahrs_t) / 1000.0f,
 800383c:	4610      	mov	r0, r2
 800383e:	4619      	mov	r1, r3
 8003840:	f7fd f9ba 	bl	8000bb8 <__aeabi_d2f>
 8003844:	4605      	mov	r5, r0
				(float) data.l3g4200d.gz * M_PI / 180 / 131,
 8003846:	4b7f      	ldr	r3, [pc, #508]	; (8003a44 <main+0x5c4>)
 8003848:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 800384c:	ee07 3a90 	vmov	s15, r3
 8003850:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003854:	ee17 0a90 	vmov	r0, s15
 8003858:	f7fc fe7e 	bl	8000558 <__aeabi_f2d>
 800385c:	a35c      	add	r3, pc, #368	; (adr r3, 80039d0 <main+0x550>)
 800385e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003862:	f7fc fed1 	bl	8000608 <__aeabi_dmul>
 8003866:	4602      	mov	r2, r0
 8003868:	460b      	mov	r3, r1
 800386a:	4610      	mov	r0, r2
 800386c:	4619      	mov	r1, r3
 800386e:	f04f 0200 	mov.w	r2, #0
 8003872:	4b75      	ldr	r3, [pc, #468]	; (8003a48 <main+0x5c8>)
 8003874:	f7fc fff2 	bl	800085c <__aeabi_ddiv>
 8003878:	4602      	mov	r2, r0
 800387a:	460b      	mov	r3, r1
 800387c:	4610      	mov	r0, r2
 800387e:	4619      	mov	r1, r3
 8003880:	a355      	add	r3, pc, #340	; (adr r3, 80039d8 <main+0x558>)
 8003882:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003886:	f7fc ffe9 	bl	800085c <__aeabi_ddiv>
 800388a:	4602      	mov	r2, r0
 800388c:	460b      	mov	r3, r1
		mahony_update((float) (HAL_GetTick() - ahrs_t) / 1000.0f,
 800388e:	4610      	mov	r0, r2
 8003890:	4619      	mov	r1, r3
 8003892:	f7fd f991 	bl	8000bb8 <__aeabi_d2f>
 8003896:	4606      	mov	r6, r0
				(float) data.adxl345.ay * 9.81 / 32.0f,
 8003898:	4b6a      	ldr	r3, [pc, #424]	; (8003a44 <main+0x5c4>)
 800389a:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800389e:	ee07 3a90 	vmov	s15, r3
 80038a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80038a6:	ee17 0a90 	vmov	r0, s15
 80038aa:	f7fc fe55 	bl	8000558 <__aeabi_f2d>
 80038ae:	a34c      	add	r3, pc, #304	; (adr r3, 80039e0 <main+0x560>)
 80038b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038b4:	f7fc fea8 	bl	8000608 <__aeabi_dmul>
 80038b8:	4602      	mov	r2, r0
 80038ba:	460b      	mov	r3, r1
 80038bc:	4610      	mov	r0, r2
 80038be:	4619      	mov	r1, r3
 80038c0:	f04f 0200 	mov.w	r2, #0
 80038c4:	4b61      	ldr	r3, [pc, #388]	; (8003a4c <main+0x5cc>)
 80038c6:	f7fc ffc9 	bl	800085c <__aeabi_ddiv>
 80038ca:	4602      	mov	r2, r0
 80038cc:	460b      	mov	r3, r1
		mahony_update((float) (HAL_GetTick() - ahrs_t) / 1000.0f,
 80038ce:	4610      	mov	r0, r2
 80038d0:	4619      	mov	r1, r3
 80038d2:	f7fd f971 	bl	8000bb8 <__aeabi_d2f>
 80038d6:	4680      	mov	r8, r0
				(float) data.adxl345.ax * 9.81 / 32.0f,
 80038d8:	4b5a      	ldr	r3, [pc, #360]	; (8003a44 <main+0x5c4>)
 80038da:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 80038de:	ee07 3a90 	vmov	s15, r3
 80038e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80038e6:	ee17 0a90 	vmov	r0, s15
 80038ea:	f7fc fe35 	bl	8000558 <__aeabi_f2d>
 80038ee:	a33c      	add	r3, pc, #240	; (adr r3, 80039e0 <main+0x560>)
 80038f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038f4:	f7fc fe88 	bl	8000608 <__aeabi_dmul>
 80038f8:	4602      	mov	r2, r0
 80038fa:	460b      	mov	r3, r1
 80038fc:	4610      	mov	r0, r2
 80038fe:	4619      	mov	r1, r3
 8003900:	f04f 0200 	mov.w	r2, #0
 8003904:	4b51      	ldr	r3, [pc, #324]	; (8003a4c <main+0x5cc>)
 8003906:	f7fc ffa9 	bl	800085c <__aeabi_ddiv>
 800390a:	4602      	mov	r2, r0
 800390c:	460b      	mov	r3, r1
		mahony_update((float) (HAL_GetTick() - ahrs_t) / 1000.0f,
 800390e:	4610      	mov	r0, r2
 8003910:	4619      	mov	r1, r3
 8003912:	f7fd f951 	bl	8000bb8 <__aeabi_d2f>
 8003916:	4681      	mov	r9, r0
				(float) data.adxl345.az * 9.81 / 32.0f,
 8003918:	4b4a      	ldr	r3, [pc, #296]	; (8003a44 <main+0x5c4>)
 800391a:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 800391e:	ee07 3a90 	vmov	s15, r3
 8003922:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003926:	ee17 0a90 	vmov	r0, s15
 800392a:	f7fc fe15 	bl	8000558 <__aeabi_f2d>
 800392e:	a32c      	add	r3, pc, #176	; (adr r3, 80039e0 <main+0x560>)
 8003930:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003934:	f7fc fe68 	bl	8000608 <__aeabi_dmul>
 8003938:	4602      	mov	r2, r0
 800393a:	460b      	mov	r3, r1
 800393c:	4610      	mov	r0, r2
 800393e:	4619      	mov	r1, r3
 8003940:	f04f 0200 	mov.w	r2, #0
 8003944:	4b41      	ldr	r3, [pc, #260]	; (8003a4c <main+0x5cc>)
 8003946:	f7fc ff89 	bl	800085c <__aeabi_ddiv>
 800394a:	4602      	mov	r2, r0
 800394c:	460b      	mov	r3, r1
		mahony_update((float) (HAL_GetTick() - ahrs_t) / 1000.0f,
 800394e:	4610      	mov	r0, r2
 8003950:	4619      	mov	r1, r3
 8003952:	f7fd f931 	bl	8000bb8 <__aeabi_d2f>
 8003956:	4682      	mov	sl, r0
				(float) data.lsm303dlhc_mag.mx / 450,
 8003958:	4b3a      	ldr	r3, [pc, #232]	; (8003a44 <main+0x5c4>)
 800395a:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 800395e:	4610      	mov	r0, r2
 8003960:	4619      	mov	r1, r3
 8003962:	f7fd f929 	bl	8000bb8 <__aeabi_d2f>
 8003966:	ee07 0a10 	vmov	s14, r0
		mahony_update((float) (HAL_GetTick() - ahrs_t) / 1000.0f,
 800396a:	eddf 7a39 	vldr	s15, [pc, #228]	; 8003a50 <main+0x5d0>
 800396e:	eec7 8a27 	vdiv.f32	s17, s14, s15
				(float) data.lsm303dlhc_mag.my / 450,
 8003972:	4b34      	ldr	r3, [pc, #208]	; (8003a44 <main+0x5c4>)
 8003974:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8003978:	4610      	mov	r0, r2
 800397a:	4619      	mov	r1, r3
 800397c:	f7fd f91c 	bl	8000bb8 <__aeabi_d2f>
 8003980:	ee07 0a10 	vmov	s14, r0
		mahony_update((float) (HAL_GetTick() - ahrs_t) / 1000.0f,
 8003984:	eddf 7a32 	vldr	s15, [pc, #200]	; 8003a50 <main+0x5d0>
 8003988:	ee87 9a27 	vdiv.f32	s18, s14, s15
				(float) data.lsm303dlhc_mag.mz / 450);
 800398c:	4b2d      	ldr	r3, [pc, #180]	; (8003a44 <main+0x5c4>)
 800398e:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 8003992:	4610      	mov	r0, r2
 8003994:	4619      	mov	r1, r3
 8003996:	f7fd f90f 	bl	8000bb8 <__aeabi_d2f>
 800399a:	ee06 0a90 	vmov	s13, r0
		mahony_update((float) (HAL_GetTick() - ahrs_t) / 1000.0f,
 800399e:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8003a50 <main+0x5d0>
 80039a2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80039a6:	eef0 4a67 	vmov.f32	s9, s15
 80039aa:	eeb0 4a49 	vmov.f32	s8, s18
 80039ae:	eef0 3a68 	vmov.f32	s7, s17
 80039b2:	ee03 aa10 	vmov	s6, sl
 80039b6:	ee02 9a90 	vmov	s5, r9
 80039ba:	ee02 8a10 	vmov	s4, r8
 80039be:	ee01 6a90 	vmov	s3, r6
 80039c2:	ee01 5a10 	vmov	s2, r5
 80039c6:	ee00 4a90 	vmov	s1, r4
 80039ca:	eeb0 0a48 	vmov.f32	s0, s16
 80039ce:	e041      	b.n	8003a54 <main+0x5d4>
 80039d0:	54442d18 	.word	0x54442d18
 80039d4:	400921fb 	.word	0x400921fb
 80039d8:	00000000 	.word	0x00000000
 80039dc:	40606000 	.word	0x40606000
 80039e0:	51eb851f 	.word	0x51eb851f
 80039e4:	40239eb8 	.word	0x40239eb8
 80039e8:	08012d14 	.word	0x08012d14
 80039ec:	08012d24 	.word	0x08012d24
 80039f0:	08012d2c 	.word	0x08012d2c
 80039f4:	08012d34 	.word	0x08012d34
 80039f8:	200005a4 	.word	0x200005a4
 80039fc:	200005a2 	.word	0x200005a2
 8003a00:	200005a0 	.word	0x200005a0
 8003a04:	08012d3c 	.word	0x08012d3c
 8003a08:	200005ac 	.word	0x200005ac
 8003a0c:	200005aa 	.word	0x200005aa
 8003a10:	200005a8 	.word	0x200005a8
 8003a14:	08012d44 	.word	0x08012d44
 8003a18:	200005b4 	.word	0x200005b4
 8003a1c:	200005b2 	.word	0x200005b2
 8003a20:	200005b0 	.word	0x200005b0
 8003a24:	08012d4c 	.word	0x08012d4c
 8003a28:	200005bc 	.word	0x200005bc
 8003a2c:	200005ba 	.word	0x200005ba
 8003a30:	200005b8 	.word	0x200005b8
 8003a34:	08012d54 	.word	0x08012d54
 8003a38:	08012d58 	.word	0x08012d58
 8003a3c:	20000388 	.word	0x20000388
 8003a40:	447a0000 	.word	0x447a0000
 8003a44:	20000590 	.word	0x20000590
 8003a48:	40668000 	.word	0x40668000
 8003a4c:	40400000 	.word	0x40400000
 8003a50:	43e10000 	.word	0x43e10000
 8003a54:	f7fe fcc4 	bl	80023e0 <mahony_update>
		//log_s_int("AHRS_T", HAL_GetTick() - ahrs_t);
		ahrs_t = HAL_GetTick();
 8003a58:	f001 fe7a 	bl	8005750 <HAL_GetTick>
 8003a5c:	f507 5307 	add.w	r3, r7, #8640	; 0x21c0
 8003a60:	f103 033c 	add.w	r3, r3, #60	; 0x3c
 8003a64:	6018      	str	r0, [r3, #0]
		pitch = constrain(mahony_getPitch(),-20,20) + 10;
 8003a66:	f7ff fc9d 	bl	80033a4 <mahony_getPitch>
 8003a6a:	eef0 7a40 	vmov.f32	s15, s0
 8003a6e:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8003a72:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003a76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a7a:	dd02      	ble.n	8003a82 <main+0x602>
 8003a7c:	eef3 7a04 	vmov.f32	s15, #52	; 0x41a00000  20.0
 8003a80:	e011      	b.n	8003aa6 <main+0x626>
 8003a82:	f7ff fc8f 	bl	80033a4 <mahony_getPitch>
 8003a86:	eef0 7a40 	vmov.f32	s15, s0
 8003a8a:	eebb 7a04 	vmov.f32	s14, #180	; 0xc1a00000 -20.0
 8003a8e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003a92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a96:	d502      	bpl.n	8003a9e <main+0x61e>
 8003a98:	eefb 7a04 	vmov.f32	s15, #180	; 0xc1a00000 -20.0
 8003a9c:	e003      	b.n	8003aa6 <main+0x626>
 8003a9e:	f7ff fc81 	bl	80033a4 <mahony_getPitch>
 8003aa2:	eef0 7a40 	vmov.f32	s15, s0
 8003aa6:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003aaa:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003aae:	f507 5307 	add.w	r3, r7, #8640	; 0x21c0
 8003ab2:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8003ab6:	edc3 7a00 	vstr	s15, [r3]
		roll = constrain(mahony_getRoll(),-20,20) + 10;
 8003aba:	f7ff fc5f 	bl	800337c <mahony_getRoll>
 8003abe:	eef0 7a40 	vmov.f32	s15, s0
 8003ac2:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8003ac6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003aca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ace:	dd02      	ble.n	8003ad6 <main+0x656>
 8003ad0:	eef3 7a04 	vmov.f32	s15, #52	; 0x41a00000  20.0
 8003ad4:	e011      	b.n	8003afa <main+0x67a>
 8003ad6:	f7ff fc51 	bl	800337c <mahony_getRoll>
 8003ada:	eef0 7a40 	vmov.f32	s15, s0
 8003ade:	eebb 7a04 	vmov.f32	s14, #180	; 0xc1a00000 -20.0
 8003ae2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003ae6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003aea:	d502      	bpl.n	8003af2 <main+0x672>
 8003aec:	eefb 7a04 	vmov.f32	s15, #180	; 0xc1a00000 -20.0
 8003af0:	e003      	b.n	8003afa <main+0x67a>
 8003af2:	f7ff fc43 	bl	800337c <mahony_getRoll>
 8003af6:	eef0 7a40 	vmov.f32	s15, s0
 8003afa:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003afe:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003b02:	f507 5307 	add.w	r3, r7, #8640	; 0x21c0
 8003b06:	f103 0320 	add.w	r3, r3, #32
 8003b0a:	edc3 7a00 	vstr	s15, [r3]
		htim2.Instance->CCR1 = constrain(
 8003b0e:	2319      	movs	r3, #25
 8003b10:	227d      	movs	r2, #125	; 0x7d
 8003b12:	215a      	movs	r1, #90	; 0x5a
 8003b14:	f06f 0059 	mvn.w	r0, #89	; 0x59
 8003b18:	f507 5407 	add.w	r4, r7, #8640	; 0x21c0
 8003b1c:	f104 0424 	add.w	r4, r4, #36	; 0x24
 8003b20:	ed94 0a00 	vldr	s0, [r4]
 8003b24:	f7ff fc66 	bl	80033f4 <map>
 8003b28:	4603      	mov	r3, r0
 8003b2a:	2b7d      	cmp	r3, #125	; 0x7d
 8003b2c:	dc20      	bgt.n	8003b70 <main+0x6f0>
 8003b2e:	2319      	movs	r3, #25
 8003b30:	227d      	movs	r2, #125	; 0x7d
 8003b32:	215a      	movs	r1, #90	; 0x5a
 8003b34:	f06f 0059 	mvn.w	r0, #89	; 0x59
 8003b38:	f507 5407 	add.w	r4, r7, #8640	; 0x21c0
 8003b3c:	f104 0424 	add.w	r4, r4, #36	; 0x24
 8003b40:	ed94 0a00 	vldr	s0, [r4]
 8003b44:	f7ff fc56 	bl	80033f4 <map>
 8003b48:	4603      	mov	r3, r0
 8003b4a:	2b18      	cmp	r3, #24
 8003b4c:	dd0e      	ble.n	8003b6c <main+0x6ec>
 8003b4e:	2319      	movs	r3, #25
 8003b50:	227d      	movs	r2, #125	; 0x7d
 8003b52:	215a      	movs	r1, #90	; 0x5a
 8003b54:	f06f 0059 	mvn.w	r0, #89	; 0x59
 8003b58:	f507 5407 	add.w	r4, r7, #8640	; 0x21c0
 8003b5c:	f104 0424 	add.w	r4, r4, #36	; 0x24
 8003b60:	ed94 0a00 	vldr	s0, [r4]
 8003b64:	f7ff fc46 	bl	80033f4 <map>
 8003b68:	4603      	mov	r3, r0
 8003b6a:	e002      	b.n	8003b72 <main+0x6f2>
 8003b6c:	2319      	movs	r3, #25
 8003b6e:	e000      	b.n	8003b72 <main+0x6f2>
 8003b70:	237d      	movs	r3, #125	; 0x7d
 8003b72:	4a1a      	ldr	r2, [pc, #104]	; (8003bdc <main+0x75c>)
 8003b74:	6812      	ldr	r2, [r2, #0]
 8003b76:	6353      	str	r3, [r2, #52]	; 0x34
				map(/*(pitch<15+21 && pitch> -15+21)?pitch:21*/pitch, -90, 90,
						125, 25), 25, 125);
		htim3.Instance->CCR1 = constrain(
 8003b78:	237d      	movs	r3, #125	; 0x7d
 8003b7a:	2219      	movs	r2, #25
 8003b7c:	215a      	movs	r1, #90	; 0x5a
 8003b7e:	f06f 0059 	mvn.w	r0, #89	; 0x59
 8003b82:	f507 5407 	add.w	r4, r7, #8640	; 0x21c0
 8003b86:	f104 0420 	add.w	r4, r4, #32
 8003b8a:	ed94 0a00 	vldr	s0, [r4]
 8003b8e:	f7ff fc31 	bl	80033f4 <map>
 8003b92:	4603      	mov	r3, r0
 8003b94:	2b7d      	cmp	r3, #125	; 0x7d
 8003b96:	dc23      	bgt.n	8003be0 <main+0x760>
 8003b98:	237d      	movs	r3, #125	; 0x7d
 8003b9a:	2219      	movs	r2, #25
 8003b9c:	215a      	movs	r1, #90	; 0x5a
 8003b9e:	f06f 0059 	mvn.w	r0, #89	; 0x59
 8003ba2:	f507 5407 	add.w	r4, r7, #8640	; 0x21c0
 8003ba6:	f104 0420 	add.w	r4, r4, #32
 8003baa:	ed94 0a00 	vldr	s0, [r4]
 8003bae:	f7ff fc21 	bl	80033f4 <map>
 8003bb2:	4603      	mov	r3, r0
 8003bb4:	2b18      	cmp	r3, #24
 8003bb6:	dd0e      	ble.n	8003bd6 <main+0x756>
 8003bb8:	237d      	movs	r3, #125	; 0x7d
 8003bba:	2219      	movs	r2, #25
 8003bbc:	215a      	movs	r1, #90	; 0x5a
 8003bbe:	f06f 0059 	mvn.w	r0, #89	; 0x59
 8003bc2:	f507 5407 	add.w	r4, r7, #8640	; 0x21c0
 8003bc6:	f104 0420 	add.w	r4, r4, #32
 8003bca:	ed94 0a00 	vldr	s0, [r4]
 8003bce:	f7ff fc11 	bl	80033f4 <map>
 8003bd2:	4603      	mov	r3, r0
 8003bd4:	e005      	b.n	8003be2 <main+0x762>
 8003bd6:	2319      	movs	r3, #25
 8003bd8:	e003      	b.n	8003be2 <main+0x762>
 8003bda:	bf00      	nop
 8003bdc:	200004b8 	.word	0x200004b8
 8003be0:	237d      	movs	r3, #125	; 0x7d
 8003be2:	4ad1      	ldr	r2, [pc, #836]	; (8003f28 <main+0xaa8>)
 8003be4:	6812      	ldr	r2, [r2, #0]
 8003be6:	6353      	str	r3, [r2, #52]	; 0x34
				map(/*(roll<15-23 && roll> -15-23)?roll:-23*/roll, -90, 90, 25,
						125), 25, 125);

		if (HAL_GetTick() - hz_t >= 1000) {
 8003be8:	f001 fdb2 	bl	8005750 <HAL_GetTick>
 8003bec:	4602      	mov	r2, r0
 8003bee:	f507 5307 	add.w	r3, r7, #8640	; 0x21c0
 8003bf2:	f103 0338 	add.w	r3, r3, #56	; 0x38
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	1ad3      	subs	r3, r2, r3
 8003bfa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003bfe:	d315      	bcc.n	8003c2c <main+0x7ac>
			hz_t = HAL_GetTick();
 8003c00:	f001 fda6 	bl	8005750 <HAL_GetTick>
 8003c04:	f507 5307 	add.w	r3, r7, #8640	; 0x21c0
 8003c08:	f103 0338 	add.w	r3, r3, #56	; 0x38
 8003c0c:	6018      	str	r0, [r3, #0]
			log_s_int("HZ", hz);
 8003c0e:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8003c12:	f5a3 73e7 	sub.w	r3, r3, #462	; 0x1ce
 8003c16:	881b      	ldrh	r3, [r3, #0]
 8003c18:	4619      	mov	r1, r3
 8003c1a:	48c4      	ldr	r0, [pc, #784]	; (8003f2c <main+0xaac>)
 8003c1c:	f7fd fece 	bl	80019bc <log_s_int>
			hz = 0;
 8003c20:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8003c24:	f5a3 73e7 	sub.w	r3, r3, #462	; 0x1ce
 8003c28:	2200      	movs	r2, #0
 8003c2a:	801a      	strh	r2, [r3, #0]
		}

		if (HAL_GetTick() - last_t >= 100) {
 8003c2c:	f001 fd90 	bl	8005750 <HAL_GetTick>
 8003c30:	4602      	mov	r2, r0
 8003c32:	f507 5308 	add.w	r3, r7, #8704	; 0x2200
 8003c36:	f103 0310 	add.w	r3, r3, #16
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	1ad3      	subs	r3, r2, r3
 8003c3e:	2b63      	cmp	r3, #99	; 0x63
 8003c40:	f67f ad87 	bls.w	8003752 <main+0x2d2>
			last_t = HAL_GetTick();
 8003c44:	f001 fd84 	bl	8005750 <HAL_GetTick>
 8003c48:	f507 5308 	add.w	r3, r7, #8704	; 0x2200
 8003c4c:	f103 0310 	add.w	r3, r3, #16
 8003c50:	6018      	str	r0, [r3, #0]
			BMP180_upd_data();
 8003c52:	f7fd fe47 	bl	80018e4 <BMP180_upd_data>
			nrf_data[0] = (packet >> 8 * 0) & 0xFF;
 8003c56:	f507 5308 	add.w	r3, r7, #8704	; 0x2200
 8003c5a:	f103 0314 	add.w	r3, r3, #20
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	b2db      	uxtb	r3, r3
 8003c62:	f507 5207 	add.w	r2, r7, #8640	; 0x21c0
 8003c66:	7013      	strb	r3, [r2, #0]
			nrf_data[1] = (packet >> 8 * 1) & 0xFF;
 8003c68:	f507 5308 	add.w	r3, r7, #8704	; 0x2200
 8003c6c:	f103 0314 	add.w	r3, r3, #20
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	0a1b      	lsrs	r3, r3, #8
 8003c74:	b2db      	uxtb	r3, r3
 8003c76:	f507 5207 	add.w	r2, r7, #8640	; 0x21c0
 8003c7a:	f102 0201 	add.w	r2, r2, #1
 8003c7e:	7013      	strb	r3, [r2, #0]
			nrf_data[2] = (packet >> 8 * 2) & 0xFF;
 8003c80:	f507 5308 	add.w	r3, r7, #8704	; 0x2200
 8003c84:	f103 0314 	add.w	r3, r3, #20
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	0c1b      	lsrs	r3, r3, #16
 8003c8c:	b2db      	uxtb	r3, r3
 8003c8e:	f507 5207 	add.w	r2, r7, #8640	; 0x21c0
 8003c92:	f102 0202 	add.w	r2, r2, #2
 8003c96:	7013      	strb	r3, [r2, #0]
			nrf_data[3] = (packet >> 8 * 3) & 0xFF;
 8003c98:	f507 5308 	add.w	r3, r7, #8704	; 0x2200
 8003c9c:	f103 0314 	add.w	r3, r3, #20
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	0e1b      	lsrs	r3, r3, #24
 8003ca4:	b2db      	uxtb	r3, r3
 8003ca6:	f507 5207 	add.w	r2, r7, #8640	; 0x21c0
 8003caa:	f102 0203 	add.w	r2, r2, #3
 8003cae:	7013      	strb	r3, [r2, #0]
			nrf_data[4] = ((uint16_t) (data.bmp180.pressure / 10) >> 8 * 0)
 8003cb0:	4b9f      	ldr	r3, [pc, #636]	; (8003f30 <main+0xab0>)
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	4a9f      	ldr	r2, [pc, #636]	; (8003f34 <main+0xab4>)
 8003cb6:	fba2 2303 	umull	r2, r3, r2, r3
 8003cba:	08db      	lsrs	r3, r3, #3
 8003cbc:	b2db      	uxtb	r3, r3
 8003cbe:	f507 5207 	add.w	r2, r7, #8640	; 0x21c0
 8003cc2:	f102 0204 	add.w	r2, r2, #4
 8003cc6:	7013      	strb	r3, [r2, #0]
					& 0xFF;
			nrf_data[5] = ((uint16_t) (data.bmp180.pressure / 10) >> 8 * 1)
 8003cc8:	4b99      	ldr	r3, [pc, #612]	; (8003f30 <main+0xab0>)
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4a99      	ldr	r2, [pc, #612]	; (8003f34 <main+0xab4>)
 8003cce:	fba2 2303 	umull	r2, r3, r2, r3
 8003cd2:	08db      	lsrs	r3, r3, #3
 8003cd4:	b29b      	uxth	r3, r3
 8003cd6:	0a1b      	lsrs	r3, r3, #8
 8003cd8:	b29b      	uxth	r3, r3
 8003cda:	b2db      	uxtb	r3, r3
 8003cdc:	f507 5207 	add.w	r2, r7, #8640	; 0x21c0
 8003ce0:	f102 0205 	add.w	r2, r2, #5
 8003ce4:	7013      	strb	r3, [r2, #0]
					& 0xFF;
			nrf_data[6] = (data.adxl345.ay >> 8 * 0) & 0xFF;
 8003ce6:	4b92      	ldr	r3, [pc, #584]	; (8003f30 <main+0xab0>)
 8003ce8:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8003cec:	b2db      	uxtb	r3, r3
 8003cee:	f507 5207 	add.w	r2, r7, #8640	; 0x21c0
 8003cf2:	f102 0206 	add.w	r2, r2, #6
 8003cf6:	7013      	strb	r3, [r2, #0]
			nrf_data[7] = (data.adxl345.ay >> 8 * 1) & 0xFF;
 8003cf8:	4b8d      	ldr	r3, [pc, #564]	; (8003f30 <main+0xab0>)
 8003cfa:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8003cfe:	121b      	asrs	r3, r3, #8
 8003d00:	b21b      	sxth	r3, r3
 8003d02:	b2db      	uxtb	r3, r3
 8003d04:	f507 5207 	add.w	r2, r7, #8640	; 0x21c0
 8003d08:	f102 0207 	add.w	r2, r2, #7
 8003d0c:	7013      	strb	r3, [r2, #0]
			nrf_data[8] = (data.adxl345.ax >> 8 * 0) & 0xFF;
 8003d0e:	4b88      	ldr	r3, [pc, #544]	; (8003f30 <main+0xab0>)
 8003d10:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8003d14:	b2db      	uxtb	r3, r3
 8003d16:	f507 5207 	add.w	r2, r7, #8640	; 0x21c0
 8003d1a:	f102 0208 	add.w	r2, r2, #8
 8003d1e:	7013      	strb	r3, [r2, #0]
			nrf_data[9] = (data.adxl345.ax >> 8 * 1) & 0xFF;
 8003d20:	4b83      	ldr	r3, [pc, #524]	; (8003f30 <main+0xab0>)
 8003d22:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8003d26:	121b      	asrs	r3, r3, #8
 8003d28:	b21b      	sxth	r3, r3
 8003d2a:	b2db      	uxtb	r3, r3
 8003d2c:	f507 5207 	add.w	r2, r7, #8640	; 0x21c0
 8003d30:	f102 0209 	add.w	r2, r2, #9
 8003d34:	7013      	strb	r3, [r2, #0]
			nrf_data[10] = (data.adxl345.az >> 8 * 0) & 0xFF;
 8003d36:	4b7e      	ldr	r3, [pc, #504]	; (8003f30 <main+0xab0>)
 8003d38:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8003d3c:	b2db      	uxtb	r3, r3
 8003d3e:	f507 5207 	add.w	r2, r7, #8640	; 0x21c0
 8003d42:	f102 020a 	add.w	r2, r2, #10
 8003d46:	7013      	strb	r3, [r2, #0]
			nrf_data[11] = (data.adxl345.az >> 8 * 1) & 0xFF;
 8003d48:	4b79      	ldr	r3, [pc, #484]	; (8003f30 <main+0xab0>)
 8003d4a:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8003d4e:	121b      	asrs	r3, r3, #8
 8003d50:	b21b      	sxth	r3, r3
 8003d52:	b2db      	uxtb	r3, r3
 8003d54:	f507 5207 	add.w	r2, r7, #8640	; 0x21c0
 8003d58:	f102 020b 	add.w	r2, r2, #11
 8003d5c:	7013      	strb	r3, [r2, #0]
			nrf_data[12] = (data.l3g4200d.gx >> 8 * 0) & 0xFF;
 8003d5e:	4b74      	ldr	r3, [pc, #464]	; (8003f30 <main+0xab0>)
 8003d60:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8003d64:	b2db      	uxtb	r3, r3
 8003d66:	f507 5207 	add.w	r2, r7, #8640	; 0x21c0
 8003d6a:	f102 020c 	add.w	r2, r2, #12
 8003d6e:	7013      	strb	r3, [r2, #0]
			nrf_data[13] = (data.l3g4200d.gx >> 8 * 1) & 0xFF;
 8003d70:	4b6f      	ldr	r3, [pc, #444]	; (8003f30 <main+0xab0>)
 8003d72:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8003d76:	121b      	asrs	r3, r3, #8
 8003d78:	b21b      	sxth	r3, r3
 8003d7a:	b2db      	uxtb	r3, r3
 8003d7c:	f507 5207 	add.w	r2, r7, #8640	; 0x21c0
 8003d80:	f102 020d 	add.w	r2, r2, #13
 8003d84:	7013      	strb	r3, [r2, #0]
			nrf_data[14] = (data.l3g4200d.gy >> 8 * 0) & 0xFF;
 8003d86:	4b6a      	ldr	r3, [pc, #424]	; (8003f30 <main+0xab0>)
 8003d88:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 8003d8c:	b2db      	uxtb	r3, r3
 8003d8e:	f507 5207 	add.w	r2, r7, #8640	; 0x21c0
 8003d92:	f102 020e 	add.w	r2, r2, #14
 8003d96:	7013      	strb	r3, [r2, #0]
			nrf_data[15] = (data.l3g4200d.gy >> 8 * 1) & 0xFF;
 8003d98:	4b65      	ldr	r3, [pc, #404]	; (8003f30 <main+0xab0>)
 8003d9a:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 8003d9e:	121b      	asrs	r3, r3, #8
 8003da0:	b21b      	sxth	r3, r3
 8003da2:	b2db      	uxtb	r3, r3
 8003da4:	f507 5207 	add.w	r2, r7, #8640	; 0x21c0
 8003da8:	f102 020f 	add.w	r2, r2, #15
 8003dac:	7013      	strb	r3, [r2, #0]
			nrf_data[16] = (data.l3g4200d.gz >> 8 * 0) & 0xFF;
 8003dae:	4b60      	ldr	r3, [pc, #384]	; (8003f30 <main+0xab0>)
 8003db0:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 8003db4:	b2db      	uxtb	r3, r3
 8003db6:	f507 5207 	add.w	r2, r7, #8640	; 0x21c0
 8003dba:	f102 0210 	add.w	r2, r2, #16
 8003dbe:	7013      	strb	r3, [r2, #0]
			nrf_data[17] = (data.l3g4200d.gz >> 8 * 1) & 0xFF;
 8003dc0:	4b5b      	ldr	r3, [pc, #364]	; (8003f30 <main+0xab0>)
 8003dc2:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 8003dc6:	121b      	asrs	r3, r3, #8
 8003dc8:	b21b      	sxth	r3, r3
 8003dca:	b2db      	uxtb	r3, r3
 8003dcc:	f507 5207 	add.w	r2, r7, #8640	; 0x21c0
 8003dd0:	f102 0211 	add.w	r2, r2, #17
 8003dd4:	7013      	strb	r3, [r2, #0]
			nrf_data[18] = (data.lsm303dlhc_mag.mx_raw >> 8 * 0) & 0xFF;
 8003dd6:	4b56      	ldr	r3, [pc, #344]	; (8003f30 <main+0xab0>)
 8003dd8:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	; 0x28
 8003ddc:	b2db      	uxtb	r3, r3
 8003dde:	f507 5207 	add.w	r2, r7, #8640	; 0x21c0
 8003de2:	f102 0212 	add.w	r2, r2, #18
 8003de6:	7013      	strb	r3, [r2, #0]
			nrf_data[19] = (data.lsm303dlhc_mag.mx_raw >> 8 * 1) & 0xFF;
 8003de8:	4b51      	ldr	r3, [pc, #324]	; (8003f30 <main+0xab0>)
 8003dea:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	; 0x28
 8003dee:	121b      	asrs	r3, r3, #8
 8003df0:	b21b      	sxth	r3, r3
 8003df2:	b2db      	uxtb	r3, r3
 8003df4:	f507 5207 	add.w	r2, r7, #8640	; 0x21c0
 8003df8:	f102 0213 	add.w	r2, r2, #19
 8003dfc:	7013      	strb	r3, [r2, #0]
			nrf_data[20] = (data.lsm303dlhc_mag.my_raw >> 8 * 0) & 0xFF;
 8003dfe:	4b4c      	ldr	r3, [pc, #304]	; (8003f30 <main+0xab0>)
 8003e00:	f9b3 302a 	ldrsh.w	r3, [r3, #42]	; 0x2a
 8003e04:	b2db      	uxtb	r3, r3
 8003e06:	f507 5207 	add.w	r2, r7, #8640	; 0x21c0
 8003e0a:	f102 0214 	add.w	r2, r2, #20
 8003e0e:	7013      	strb	r3, [r2, #0]
			nrf_data[21] = (data.lsm303dlhc_mag.my_raw >> 8 * 1) & 0xFF;
 8003e10:	4b47      	ldr	r3, [pc, #284]	; (8003f30 <main+0xab0>)
 8003e12:	f9b3 302a 	ldrsh.w	r3, [r3, #42]	; 0x2a
 8003e16:	121b      	asrs	r3, r3, #8
 8003e18:	b21b      	sxth	r3, r3
 8003e1a:	b2db      	uxtb	r3, r3
 8003e1c:	f507 5207 	add.w	r2, r7, #8640	; 0x21c0
 8003e20:	f102 0215 	add.w	r2, r2, #21
 8003e24:	7013      	strb	r3, [r2, #0]
			nrf_data[22] = (data.lsm303dlhc_mag.mz_raw >> 8 * 0) & 0xFF;
 8003e26:	4b42      	ldr	r3, [pc, #264]	; (8003f30 <main+0xab0>)
 8003e28:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	; 0x2c
 8003e2c:	b2db      	uxtb	r3, r3
 8003e2e:	f507 5207 	add.w	r2, r7, #8640	; 0x21c0
 8003e32:	f102 0216 	add.w	r2, r2, #22
 8003e36:	7013      	strb	r3, [r2, #0]
			nrf_data[23] = (data.lsm303dlhc_mag.mz_raw >> 8 * 1) & 0xFF;
 8003e38:	4b3d      	ldr	r3, [pc, #244]	; (8003f30 <main+0xab0>)
 8003e3a:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	; 0x2c
 8003e3e:	121b      	asrs	r3, r3, #8
 8003e40:	b21b      	sxth	r3, r3
 8003e42:	b2db      	uxtb	r3, r3
 8003e44:	f507 5207 	add.w	r2, r7, #8640	; 0x21c0
 8003e48:	f102 0217 	add.w	r2, r2, #23
 8003e4c:	7013      	strb	r3, [r2, #0]
			nrf_data[24] = ((int16_t) (mahony_getRoll() * 100) >> 8 * 0) & 0xFF;
 8003e4e:	f7ff fa95 	bl	800337c <mahony_getRoll>
 8003e52:	eef0 7a40 	vmov.f32	s15, s0
 8003e56:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8003f38 <main+0xab8>
 8003e5a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003e5e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003e62:	ee17 3a90 	vmov	r3, s15
 8003e66:	b21b      	sxth	r3, r3
 8003e68:	b2db      	uxtb	r3, r3
 8003e6a:	f507 5207 	add.w	r2, r7, #8640	; 0x21c0
 8003e6e:	f102 0218 	add.w	r2, r2, #24
 8003e72:	7013      	strb	r3, [r2, #0]
			nrf_data[25] = ((int16_t) (mahony_getRoll() * 100) >> 8 * 1) & 0xFF;
 8003e74:	f7ff fa82 	bl	800337c <mahony_getRoll>
 8003e78:	eef0 7a40 	vmov.f32	s15, s0
 8003e7c:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8003f38 <main+0xab8>
 8003e80:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003e84:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003e88:	ee17 3a90 	vmov	r3, s15
 8003e8c:	b21b      	sxth	r3, r3
 8003e8e:	121b      	asrs	r3, r3, #8
 8003e90:	b21b      	sxth	r3, r3
 8003e92:	b2db      	uxtb	r3, r3
 8003e94:	f507 5207 	add.w	r2, r7, #8640	; 0x21c0
 8003e98:	f102 0219 	add.w	r2, r2, #25
 8003e9c:	7013      	strb	r3, [r2, #0]
			nrf_data[26] = ((int16_t) (mahony_getPitch() * 100) >> 8 * 0)
 8003e9e:	f7ff fa81 	bl	80033a4 <mahony_getPitch>
 8003ea2:	eef0 7a40 	vmov.f32	s15, s0
 8003ea6:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8003f38 <main+0xab8>
 8003eaa:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003eae:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003eb2:	ee17 3a90 	vmov	r3, s15
 8003eb6:	b21b      	sxth	r3, r3
 8003eb8:	b2db      	uxtb	r3, r3
 8003eba:	f507 5207 	add.w	r2, r7, #8640	; 0x21c0
 8003ebe:	f102 021a 	add.w	r2, r2, #26
 8003ec2:	7013      	strb	r3, [r2, #0]
					& 0xFF;
			nrf_data[27] = ((int16_t) (mahony_getPitch() * 100) >> 8 * 1)
 8003ec4:	f7ff fa6e 	bl	80033a4 <mahony_getPitch>
 8003ec8:	eef0 7a40 	vmov.f32	s15, s0
 8003ecc:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8003f38 <main+0xab8>
 8003ed0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003ed4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003ed8:	ee17 3a90 	vmov	r3, s15
 8003edc:	b21b      	sxth	r3, r3
 8003ede:	121b      	asrs	r3, r3, #8
 8003ee0:	b21b      	sxth	r3, r3
 8003ee2:	b2db      	uxtb	r3, r3
 8003ee4:	f507 5207 	add.w	r2, r7, #8640	; 0x21c0
 8003ee8:	f102 021b 	add.w	r2, r2, #27
 8003eec:	7013      	strb	r3, [r2, #0]
					& 0xFF;
			nrf_data[28] = ((int16_t) (mahony_getYaw() * 100) >> 8 * 0) & 0xFF;
 8003eee:	f7ff fa6d 	bl	80033cc <mahony_getYaw>
 8003ef2:	eef0 7a40 	vmov.f32	s15, s0
 8003ef6:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8003f38 <main+0xab8>
 8003efa:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003efe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003f02:	ee17 3a90 	vmov	r3, s15
 8003f06:	b21b      	sxth	r3, r3
 8003f08:	b2db      	uxtb	r3, r3
 8003f0a:	f507 5207 	add.w	r2, r7, #8640	; 0x21c0
 8003f0e:	f102 021c 	add.w	r2, r2, #28
 8003f12:	7013      	strb	r3, [r2, #0]
			nrf_data[29] = ((int16_t) (mahony_getYaw() * 100) >> 8 * 1) & 0xFF;
 8003f14:	f7ff fa5a 	bl	80033cc <mahony_getYaw>
 8003f18:	eef0 7a40 	vmov.f32	s15, s0
 8003f1c:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8003f38 <main+0xab8>
 8003f20:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003f24:	e00a      	b.n	8003f3c <main+0xabc>
 8003f26:	bf00      	nop
 8003f28:	20000500 	.word	0x20000500
 8003f2c:	08012d58 	.word	0x08012d58
 8003f30:	20000590 	.word	0x20000590
 8003f34:	cccccccd 	.word	0xcccccccd
 8003f38:	42c80000 	.word	0x42c80000
 8003f3c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003f40:	ee17 3a90 	vmov	r3, s15
 8003f44:	b21b      	sxth	r3, r3
 8003f46:	121b      	asrs	r3, r3, #8
 8003f48:	b21b      	sxth	r3, r3
 8003f4a:	b2db      	uxtb	r3, r3
 8003f4c:	f507 5207 	add.w	r2, r7, #8640	; 0x21c0
 8003f50:	f102 021d 	add.w	r2, r2, #29
 8003f54:	7013      	strb	r3, [r2, #0]
			nrf_data[30] = (data.bmp180.temp >> 8 * 0) & 0xFF;
 8003f56:	4ba6      	ldr	r3, [pc, #664]	; (80041f0 <main+0xd70>)
 8003f58:	685b      	ldr	r3, [r3, #4]
 8003f5a:	b2db      	uxtb	r3, r3
 8003f5c:	f507 5207 	add.w	r2, r7, #8640	; 0x21c0
 8003f60:	f102 021e 	add.w	r2, r2, #30
 8003f64:	7013      	strb	r3, [r2, #0]
			nrf_data[31] = (data.bmp180.temp >> 8 * 1) & 0xFF;
 8003f66:	4ba2      	ldr	r3, [pc, #648]	; (80041f0 <main+0xd70>)
 8003f68:	685b      	ldr	r3, [r3, #4]
 8003f6a:	121b      	asrs	r3, r3, #8
 8003f6c:	b2db      	uxtb	r3, r3
 8003f6e:	f507 5207 	add.w	r2, r7, #8640	; 0x21c0
 8003f72:	f102 021f 	add.w	r2, r2, #31
 8003f76:	7013      	strb	r3, [r2, #0]
			//uint32_t test_t=HAL_GetTick();
			nrf_send(nrf_data);  //2ms
 8003f78:	f507 5307 	add.w	r3, r7, #8640	; 0x21c0
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	f000 ff2b 	bl	8004dd8 <nrf_send>
			//log_s_int("NRF_T",HAL_GetTick()-test_t);

			memset(sdBuff, 0, sizeof(sdBuff));
 8003f82:	f507 5384 	add.w	r3, r7, #4224	; 0x1080
 8003f86:	f103 0318 	add.w	r3, r3, #24
 8003f8a:	3b18      	subs	r3, #24
 8003f8c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003f90:	2100      	movs	r1, #0
 8003f92:	4618      	mov	r0, r3
 8003f94:	f00a fb00 	bl	800e598 <memset>
			sprintf(sdBuff,
 8003f98:	f001 fbda 	bl	8005750 <HAL_GetTick>
 8003f9c:	63f8      	str	r0, [r7, #60]	; 0x3c
					"%ld|%ld|%f|%.1f|%ld|%f|%d|%d|%d|%d|%d|%d|%f|%f|%f|%f|%f|%f|%d|%d|\r\n",
					packet, HAL_GetTick(), (float) data.bmp180.height,
 8003f9e:	4b94      	ldr	r3, [pc, #592]	; (80041f0 <main+0xd70>)
 8003fa0:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8003fa4:	4610      	mov	r0, r2
 8003fa6:	4619      	mov	r1, r3
 8003fa8:	f7fc fe06 	bl	8000bb8 <__aeabi_d2f>
 8003fac:	4603      	mov	r3, r0
			sprintf(sdBuff,
 8003fae:	4618      	mov	r0, r3
 8003fb0:	f7fc fad2 	bl	8000558 <__aeabi_f2d>
 8003fb4:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30
					((float) data.bmp180.temp) / 10, data.bmp180.pressure,
 8003fb8:	4b8d      	ldr	r3, [pc, #564]	; (80041f0 <main+0xd70>)
 8003fba:	685b      	ldr	r3, [r3, #4]
 8003fbc:	ee07 3a90 	vmov	s15, r3
 8003fc0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003fc4:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003fc8:	eec7 6a87 	vdiv.f32	s13, s15, s14
			sprintf(sdBuff,
 8003fcc:	ee16 0a90 	vmov	r0, s13
 8003fd0:	f7fc fac2 	bl	8000558 <__aeabi_f2d>
 8003fd4:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
 8003fd8:	4b85      	ldr	r3, [pc, #532]	; (80041f0 <main+0xd70>)
 8003fda:	681a      	ldr	r2, [r3, #0]
 8003fdc:	63ba      	str	r2, [r7, #56]	; 0x38
					sqrt(pow(data.adxl345.ax,2)+ pow(data.adxl345.ay,2)+ pow(data.adxl345.az,2)),
 8003fde:	4b84      	ldr	r3, [pc, #528]	; (80041f0 <main+0xd70>)
 8003fe0:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	f7fc faa5 	bl	8000534 <__aeabi_i2d>
 8003fea:	4602      	mov	r2, r0
 8003fec:	460b      	mov	r3, r1
 8003fee:	ed9f 1b7e 	vldr	d1, [pc, #504]	; 80041e8 <main+0xd68>
 8003ff2:	ec43 2b10 	vmov	d0, r2, r3
 8003ff6:	f00d f9f9 	bl	80113ec <pow>
 8003ffa:	ec55 4b10 	vmov	r4, r5, d0
 8003ffe:	4b7c      	ldr	r3, [pc, #496]	; (80041f0 <main+0xd70>)
 8004000:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8004004:	4618      	mov	r0, r3
 8004006:	f7fc fa95 	bl	8000534 <__aeabi_i2d>
 800400a:	4602      	mov	r2, r0
 800400c:	460b      	mov	r3, r1
 800400e:	ed9f 1b76 	vldr	d1, [pc, #472]	; 80041e8 <main+0xd68>
 8004012:	ec43 2b10 	vmov	d0, r2, r3
 8004016:	f00d f9e9 	bl	80113ec <pow>
 800401a:	ec53 2b10 	vmov	r2, r3, d0
 800401e:	4620      	mov	r0, r4
 8004020:	4629      	mov	r1, r5
 8004022:	f7fc f93b 	bl	800029c <__adddf3>
 8004026:	4602      	mov	r2, r0
 8004028:	460b      	mov	r3, r1
 800402a:	4614      	mov	r4, r2
 800402c:	461d      	mov	r5, r3
 800402e:	4b70      	ldr	r3, [pc, #448]	; (80041f0 <main+0xd70>)
 8004030:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8004034:	4618      	mov	r0, r3
 8004036:	f7fc fa7d 	bl	8000534 <__aeabi_i2d>
 800403a:	4602      	mov	r2, r0
 800403c:	460b      	mov	r3, r1
 800403e:	ed9f 1b6a 	vldr	d1, [pc, #424]	; 80041e8 <main+0xd68>
 8004042:	ec43 2b10 	vmov	d0, r2, r3
 8004046:	f00d f9d1 	bl	80113ec <pow>
 800404a:	ec53 2b10 	vmov	r2, r3, d0
			sprintf(sdBuff,
 800404e:	4620      	mov	r0, r4
 8004050:	4629      	mov	r1, r5
 8004052:	f7fc f923 	bl	800029c <__adddf3>
 8004056:	4602      	mov	r2, r0
 8004058:	460b      	mov	r3, r1
 800405a:	ec43 2b17 	vmov	d7, r2, r3
 800405e:	eeb0 0a47 	vmov.f32	s0, s14
 8004062:	eef0 0a67 	vmov.f32	s1, s15
 8004066:	f00d fa31 	bl	80114cc <sqrt>
 800406a:	eeb0 8a40 	vmov.f32	s16, s0
 800406e:	eef0 8a60 	vmov.f32	s17, s1
					data.adxl345.ax, data.adxl345.ay, data.adxl345.az,
 8004072:	4b5f      	ldr	r3, [pc, #380]	; (80041f0 <main+0xd70>)
 8004074:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
			sprintf(sdBuff,
 8004078:	627b      	str	r3, [r7, #36]	; 0x24
					data.adxl345.ax, data.adxl345.ay, data.adxl345.az,
 800407a:	4b5d      	ldr	r3, [pc, #372]	; (80041f0 <main+0xd70>)
 800407c:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
			sprintf(sdBuff,
 8004080:	623b      	str	r3, [r7, #32]
					data.adxl345.ax, data.adxl345.ay, data.adxl345.az,
 8004082:	4b5b      	ldr	r3, [pc, #364]	; (80041f0 <main+0xd70>)
 8004084:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
			sprintf(sdBuff,
 8004088:	61fb      	str	r3, [r7, #28]
					data.l3g4200d.gx, data.l3g4200d.gy, data.l3g4200d.gz,
 800408a:	4b59      	ldr	r3, [pc, #356]	; (80041f0 <main+0xd70>)
 800408c:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
			sprintf(sdBuff,
 8004090:	61bb      	str	r3, [r7, #24]
					data.l3g4200d.gx, data.l3g4200d.gy, data.l3g4200d.gz,
 8004092:	4b57      	ldr	r3, [pc, #348]	; (80041f0 <main+0xd70>)
 8004094:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
			sprintf(sdBuff,
 8004098:	617b      	str	r3, [r7, #20]
					data.l3g4200d.gx, data.l3g4200d.gy, data.l3g4200d.gz,
 800409a:	4b55      	ldr	r3, [pc, #340]	; (80041f0 <main+0xd70>)
 800409c:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
			sprintf(sdBuff,
 80040a0:	613b      	str	r3, [r7, #16]
					(float) data.lsm303dlhc_mag.mx,
 80040a2:	4b53      	ldr	r3, [pc, #332]	; (80041f0 <main+0xd70>)
 80040a4:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 80040a8:	4610      	mov	r0, r2
 80040aa:	4619      	mov	r1, r3
 80040ac:	f7fc fd84 	bl	8000bb8 <__aeabi_d2f>
 80040b0:	4603      	mov	r3, r0
			sprintf(sdBuff,
 80040b2:	4618      	mov	r0, r3
 80040b4:	f7fc fa50 	bl	8000558 <__aeabi_f2d>
 80040b8:	e9c7 0102 	strd	r0, r1, [r7, #8]
					(float) data.lsm303dlhc_mag.my,
 80040bc:	4b4c      	ldr	r3, [pc, #304]	; (80041f0 <main+0xd70>)
 80040be:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 80040c2:	4610      	mov	r0, r2
 80040c4:	4619      	mov	r1, r3
 80040c6:	f7fc fd77 	bl	8000bb8 <__aeabi_d2f>
 80040ca:	4603      	mov	r3, r0
			sprintf(sdBuff,
 80040cc:	4618      	mov	r0, r3
 80040ce:	f7fc fa43 	bl	8000558 <__aeabi_f2d>
 80040d2:	e9c7 0100 	strd	r0, r1, [r7]
					(float) data.lsm303dlhc_mag.mz,
 80040d6:	4b46      	ldr	r3, [pc, #280]	; (80041f0 <main+0xd70>)
 80040d8:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 80040dc:	4610      	mov	r0, r2
 80040de:	4619      	mov	r1, r3
 80040e0:	f7fc fd6a 	bl	8000bb8 <__aeabi_d2f>
 80040e4:	4603      	mov	r3, r0
			sprintf(sdBuff,
 80040e6:	4618      	mov	r0, r3
 80040e8:	f7fc fa36 	bl	8000558 <__aeabi_f2d>
 80040ec:	4605      	mov	r5, r0
 80040ee:	460e      	mov	r6, r1
					mahony_getRoll(), mahony_getPitch(), mahony_getYaw(),
 80040f0:	f7ff f944 	bl	800337c <mahony_getRoll>
 80040f4:	ee10 3a10 	vmov	r3, s0
			sprintf(sdBuff,
 80040f8:	4618      	mov	r0, r3
 80040fa:	f7fc fa2d 	bl	8000558 <__aeabi_f2d>
 80040fe:	4682      	mov	sl, r0
 8004100:	468b      	mov	fp, r1
					mahony_getRoll(), mahony_getPitch(), mahony_getYaw(),
 8004102:	f7ff f94f 	bl	80033a4 <mahony_getPitch>
 8004106:	ee10 3a10 	vmov	r3, s0
			sprintf(sdBuff,
 800410a:	4618      	mov	r0, r3
 800410c:	f7fc fa24 	bl	8000558 <__aeabi_f2d>
 8004110:	4680      	mov	r8, r0
 8004112:	4689      	mov	r9, r1
					mahony_getRoll(), mahony_getPitch(), mahony_getYaw(),
 8004114:	f7ff f95a 	bl	80033cc <mahony_getYaw>
 8004118:	ee10 3a10 	vmov	r3, s0
			sprintf(sdBuff,
 800411c:	4618      	mov	r0, r3
 800411e:	f7fc fa1b 	bl	8000558 <__aeabi_f2d>
 8004122:	f507 5408 	add.w	r4, r7, #8704	; 0x2200
 8004126:	f104 0403 	add.w	r4, r4, #3
 800412a:	7822      	ldrb	r2, [r4, #0]
 800412c:	f507 5408 	add.w	r4, r7, #8704	; 0x2200
 8004130:	f104 0402 	add.w	r4, r4, #2
 8004134:	7823      	ldrb	r3, [r4, #0]
 8004136:	f507 5484 	add.w	r4, r7, #4224	; 0x1080
 800413a:	f104 0418 	add.w	r4, r4, #24
 800413e:	3c18      	subs	r4, #24
 8004140:	931b      	str	r3, [sp, #108]	; 0x6c
 8004142:	921a      	str	r2, [sp, #104]	; 0x68
 8004144:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
 8004148:	e9cd 8916 	strd	r8, r9, [sp, #88]	; 0x58
 800414c:	e9cd ab14 	strd	sl, fp, [sp, #80]	; 0x50
 8004150:	e9cd 5612 	strd	r5, r6, [sp, #72]	; 0x48
 8004154:	ed97 7b00 	vldr	d7, [r7]
 8004158:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800415c:	ed97 7b02 	vldr	d7, [r7, #8]
 8004160:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8004164:	6939      	ldr	r1, [r7, #16]
 8004166:	910d      	str	r1, [sp, #52]	; 0x34
 8004168:	6979      	ldr	r1, [r7, #20]
 800416a:	910c      	str	r1, [sp, #48]	; 0x30
 800416c:	69b9      	ldr	r1, [r7, #24]
 800416e:	910b      	str	r1, [sp, #44]	; 0x2c
 8004170:	69f9      	ldr	r1, [r7, #28]
 8004172:	910a      	str	r1, [sp, #40]	; 0x28
 8004174:	6a39      	ldr	r1, [r7, #32]
 8004176:	9109      	str	r1, [sp, #36]	; 0x24
 8004178:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800417a:	9108      	str	r1, [sp, #32]
 800417c:	ed8d 8b06 	vstr	d8, [sp, #24]
 8004180:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004182:	9204      	str	r2, [sp, #16]
 8004184:	ed97 7b0a 	vldr	d7, [r7, #40]	; 0x28
 8004188:	ed8d 7b02 	vstr	d7, [sp, #8]
 800418c:	ed97 7b0c 	vldr	d7, [r7, #48]	; 0x30
 8004190:	ed8d 7b00 	vstr	d7, [sp]
 8004194:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004196:	f507 5208 	add.w	r2, r7, #8704	; 0x2200
 800419a:	f102 0214 	add.w	r2, r2, #20
 800419e:	6812      	ldr	r2, [r2, #0]
 80041a0:	4914      	ldr	r1, [pc, #80]	; (80041f4 <main+0xd74>)
 80041a2:	4620      	mov	r0, r4
 80041a4:	f00a fe6a 	bl	800ee7c <siprintf>
					start_flag,end_flag);
			//log_s_wnl(sdBuff);
			if (f_write(&logFile, sdBuff, strlen(sdBuff), &tempBytes)
 80041a8:	f507 5384 	add.w	r3, r7, #4224	; 0x1080
 80041ac:	f103 0318 	add.w	r3, r3, #24
 80041b0:	3b18      	subs	r3, #24
 80041b2:	4618      	mov	r0, r3
 80041b4:	f7fc f814 	bl	80001e0 <strlen>
 80041b8:	4602      	mov	r2, r0
 80041ba:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80041be:	3b0c      	subs	r3, #12
 80041c0:	f507 5184 	add.w	r1, r7, #4224	; 0x1080
 80041c4:	f101 0118 	add.w	r1, r1, #24
 80041c8:	3918      	subs	r1, #24
 80041ca:	f107 0058 	add.w	r0, r7, #88	; 0x58
 80041ce:	3808      	subs	r0, #8
 80041d0:	f009 fd26 	bl	800dc20 <f_write>
 80041d4:	4603      	mov	r3, r0
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d10e      	bne.n	80041f8 <main+0xd78>
					== FR_OK) {
				f_sync(&logFile);
 80041da:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80041de:	3b08      	subs	r3, #8
 80041e0:	4618      	mov	r0, r3
 80041e2:	f009 feb1 	bl	800df48 <f_sync>
 80041e6:	e00b      	b.n	8004200 <main+0xd80>
 80041e8:	00000000 	.word	0x00000000
 80041ec:	40000000 	.word	0x40000000
 80041f0:	20000590 	.word	0x20000590
 80041f4:	08012d5c 	.word	0x08012d5c
			} else
				HAL_GPIO_TogglePin(GPIOC, LED_RF_Pin);
 80041f8:	2104      	movs	r1, #4
 80041fa:	4874      	ldr	r0, [pc, #464]	; (80043cc <main+0xf4c>)
 80041fc:	f001 fe57 	bl	8005eae <HAL_GPIO_TogglePin>
			/*sprintf((char*) log_chars, "|%c%c|\r\n",(data.adxl345.ax >> 8 * 0) & 0xFF,(data.adxl345.ax >> 8 * 1) & 0xFF);
			 log_s_wnl((const char*) log_chars);*/
			//HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, (packet>50 && packet<100)?GPIO_PIN_SET:GPIO_PIN_RESET);
			if (HAL_GetTick() > 5000) {
 8004200:	f001 faa6 	bl	8005750 <HAL_GetTick>
 8004204:	4603      	mov	r3, r0
 8004206:	f241 3288 	movw	r2, #5000	; 0x1388
 800420a:	4293      	cmp	r3, r2
 800420c:	f240 80cd 	bls.w	80043aa <main+0xf2a>
				if(start_height==0){
 8004210:	f507 5308 	add.w	r3, r7, #8704	; 0x2200
 8004214:	f103 0308 	add.w	r3, r3, #8
 8004218:	edd3 7a00 	vldr	s15, [r3]
 800421c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004220:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004224:	d10c      	bne.n	8004240 <main+0xdc0>
					start_height=data.bmp180.height;
 8004226:	4b6a      	ldr	r3, [pc, #424]	; (80043d0 <main+0xf50>)
 8004228:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800422c:	4610      	mov	r0, r2
 800422e:	4619      	mov	r1, r3
 8004230:	f7fc fcc2 	bl	8000bb8 <__aeabi_d2f>
 8004234:	4603      	mov	r3, r0
 8004236:	f507 5208 	add.w	r2, r7, #8704	; 0x2200
 800423a:	f102 0208 	add.w	r2, r2, #8
 800423e:	6013      	str	r3, [r2, #0]
				}
				if (data.bmp180.height-start_height>10){
 8004240:	4b63      	ldr	r3, [pc, #396]	; (80043d0 <main+0xf50>)
 8004242:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 8004246:	f507 5308 	add.w	r3, r7, #8704	; 0x2200
 800424a:	f103 0308 	add.w	r3, r3, #8
 800424e:	6818      	ldr	r0, [r3, #0]
 8004250:	f7fc f982 	bl	8000558 <__aeabi_f2d>
 8004254:	4602      	mov	r2, r0
 8004256:	460b      	mov	r3, r1
 8004258:	4620      	mov	r0, r4
 800425a:	4629      	mov	r1, r5
 800425c:	f7fc f81c 	bl	8000298 <__aeabi_dsub>
 8004260:	4602      	mov	r2, r0
 8004262:	460b      	mov	r3, r1
 8004264:	4610      	mov	r0, r2
 8004266:	4619      	mov	r1, r3
 8004268:	f04f 0200 	mov.w	r2, #0
 800426c:	4b59      	ldr	r3, [pc, #356]	; (80043d4 <main+0xf54>)
 800426e:	f7fc fc5b 	bl	8000b28 <__aeabi_dcmpgt>
 8004272:	4603      	mov	r3, r0
 8004274:	2b00      	cmp	r3, #0
 8004276:	d005      	beq.n	8004284 <main+0xe04>
					start_flag=1;
 8004278:	2301      	movs	r3, #1
 800427a:	f507 5208 	add.w	r2, r7, #8704	; 0x2200
 800427e:	f102 0203 	add.w	r2, r2, #3
 8004282:	7013      	strb	r3, [r2, #0]
				}
				if(start_flag && data.bmp180.height-start_height<10){
 8004284:	f507 5308 	add.w	r3, r7, #8704	; 0x2200
 8004288:	f103 0303 	add.w	r3, r3, #3
 800428c:	781b      	ldrb	r3, [r3, #0]
 800428e:	2b00      	cmp	r3, #0
 8004290:	d021      	beq.n	80042d6 <main+0xe56>
 8004292:	4b4f      	ldr	r3, [pc, #316]	; (80043d0 <main+0xf50>)
 8004294:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 8004298:	f507 5308 	add.w	r3, r7, #8704	; 0x2200
 800429c:	f103 0308 	add.w	r3, r3, #8
 80042a0:	6818      	ldr	r0, [r3, #0]
 80042a2:	f7fc f959 	bl	8000558 <__aeabi_f2d>
 80042a6:	4602      	mov	r2, r0
 80042a8:	460b      	mov	r3, r1
 80042aa:	4620      	mov	r0, r4
 80042ac:	4629      	mov	r1, r5
 80042ae:	f7fb fff3 	bl	8000298 <__aeabi_dsub>
 80042b2:	4602      	mov	r2, r0
 80042b4:	460b      	mov	r3, r1
 80042b6:	4610      	mov	r0, r2
 80042b8:	4619      	mov	r1, r3
 80042ba:	f04f 0200 	mov.w	r2, #0
 80042be:	4b45      	ldr	r3, [pc, #276]	; (80043d4 <main+0xf54>)
 80042c0:	f7fc fc14 	bl	8000aec <__aeabi_dcmplt>
 80042c4:	4603      	mov	r3, r0
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d005      	beq.n	80042d6 <main+0xe56>
					end_flag=1;
 80042ca:	2301      	movs	r3, #1
 80042cc:	f507 5208 	add.w	r2, r7, #8704	; 0x2200
 80042d0:	f102 0202 	add.w	r2, r2, #2
 80042d4:	7013      	strb	r3, [r2, #0]
				}
				//log_s_float("height", data.bmp180.height);
				max_height = max(data.bmp180.height, max_height);
 80042d6:	4b3e      	ldr	r3, [pc, #248]	; (80043d0 <main+0xf50>)
 80042d8:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 80042dc:	f507 5308 	add.w	r3, r7, #8704	; 0x2200
 80042e0:	f103 030c 	add.w	r3, r3, #12
 80042e4:	6818      	ldr	r0, [r3, #0]
 80042e6:	f7fc f937 	bl	8000558 <__aeabi_f2d>
 80042ea:	4602      	mov	r2, r0
 80042ec:	460b      	mov	r3, r1
 80042ee:	4620      	mov	r0, r4
 80042f0:	4629      	mov	r1, r5
 80042f2:	f7fc fc19 	bl	8000b28 <__aeabi_dcmpgt>
 80042f6:	4603      	mov	r3, r0
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d008      	beq.n	800430e <main+0xe8e>
 80042fc:	4b34      	ldr	r3, [pc, #208]	; (80043d0 <main+0xf50>)
 80042fe:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8004302:	4610      	mov	r0, r2
 8004304:	4619      	mov	r1, r3
 8004306:	f7fc fc57 	bl	8000bb8 <__aeabi_d2f>
 800430a:	4603      	mov	r3, r0
 800430c:	e004      	b.n	8004318 <main+0xe98>
 800430e:	f507 5308 	add.w	r3, r7, #8704	; 0x2200
 8004312:	f103 030c 	add.w	r3, r3, #12
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f507 5208 	add.w	r2, r7, #8704	; 0x2200
 800431c:	f102 020c 	add.w	r2, r2, #12
 8004320:	6013      	str	r3, [r2, #0]
				//log_s_float("m__eight", max_height);
				if (max_height - data.bmp180.height > 5) {
 8004322:	f507 5308 	add.w	r3, r7, #8704	; 0x2200
 8004326:	f103 030c 	add.w	r3, r3, #12
 800432a:	6818      	ldr	r0, [r3, #0]
 800432c:	f7fc f914 	bl	8000558 <__aeabi_f2d>
 8004330:	4b27      	ldr	r3, [pc, #156]	; (80043d0 <main+0xf50>)
 8004332:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8004336:	f7fb ffaf 	bl	8000298 <__aeabi_dsub>
 800433a:	4602      	mov	r2, r0
 800433c:	460b      	mov	r3, r1
 800433e:	4610      	mov	r0, r2
 8004340:	4619      	mov	r1, r3
 8004342:	f04f 0200 	mov.w	r2, #0
 8004346:	4b24      	ldr	r3, [pc, #144]	; (80043d8 <main+0xf58>)
 8004348:	f7fc fbee 	bl	8000b28 <__aeabi_dcmpgt>
 800434c:	4603      	mov	r3, r0
 800434e:	2b00      	cmp	r3, #0
 8004350:	d02b      	beq.n	80043aa <main+0xf2a>
					if (max_height_t == 0) {
 8004352:	f507 5308 	add.w	r3, r7, #8704	; 0x2200
 8004356:	f103 0304 	add.w	r3, r3, #4
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	2b00      	cmp	r3, #0
 800435e:	d10b      	bne.n	8004378 <main+0xef8>
						max_height_t = HAL_GetTick();
 8004360:	f001 f9f6 	bl	8005750 <HAL_GetTick>
 8004364:	f507 5308 	add.w	r3, r7, #8704	; 0x2200
 8004368:	f103 0304 	add.w	r3, r3, #4
 800436c:	6018      	str	r0, [r3, #0]
						HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 800436e:	2201      	movs	r2, #1
 8004370:	2102      	movs	r1, #2
 8004372:	4816      	ldr	r0, [pc, #88]	; (80043cc <main+0xf4c>)
 8004374:	f001 fd82 	bl	8005e7c <HAL_GPIO_WritePin>
					}
					if (HAL_GetTick()-max_height_t  > 5000
 8004378:	f001 f9ea 	bl	8005750 <HAL_GetTick>
 800437c:	4602      	mov	r2, r0
 800437e:	f507 5308 	add.w	r3, r7, #8704	; 0x2200
 8004382:	f103 0304 	add.w	r3, r3, #4
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	1ad3      	subs	r3, r2, r3
 800438a:	f241 3288 	movw	r2, #5000	; 0x1388
 800438e:	4293      	cmp	r3, r2
 8004390:	d90b      	bls.n	80043aa <main+0xf2a>
							&& max_height_t != 0) {
 8004392:	f507 5308 	add.w	r3, r7, #8704	; 0x2200
 8004396:	f103 0304 	add.w	r3, r3, #4
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	2b00      	cmp	r3, #0
 800439e:	d004      	beq.n	80043aa <main+0xf2a>
						HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 80043a0:	2200      	movs	r2, #0
 80043a2:	2102      	movs	r1, #2
 80043a4:	4809      	ldr	r0, [pc, #36]	; (80043cc <main+0xf4c>)
 80043a6:	f001 fd69 	bl	8005e7c <HAL_GPIO_WritePin>
					}
				}
			}
			packet++;
 80043aa:	f507 5308 	add.w	r3, r7, #8704	; 0x2200
 80043ae:	f103 0314 	add.w	r3, r3, #20
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	3301      	adds	r3, #1
 80043b6:	f507 5208 	add.w	r2, r7, #8704	; 0x2200
 80043ba:	f102 0214 	add.w	r2, r2, #20
 80043be:	6013      	str	r3, [r2, #0]
			HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_0);
 80043c0:	2101      	movs	r1, #1
 80043c2:	4802      	ldr	r0, [pc, #8]	; (80043cc <main+0xf4c>)
 80043c4:	f001 fd73 	bl	8005eae <HAL_GPIO_TogglePin>
		if (!adxl_check_connection()) {
 80043c8:	f7ff b9c3 	b.w	8003752 <main+0x2d2>
 80043cc:	40020800 	.word	0x40020800
 80043d0:	20000590 	.word	0x20000590
 80043d4:	40240000 	.word	0x40240000
 80043d8:	40140000 	.word	0x40140000

080043dc <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80043dc:	b580      	push	{r7, lr}
 80043de:	b094      	sub	sp, #80	; 0x50
 80043e0:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80043e2:	f107 0320 	add.w	r3, r7, #32
 80043e6:	2230      	movs	r2, #48	; 0x30
 80043e8:	2100      	movs	r1, #0
 80043ea:	4618      	mov	r0, r3
 80043ec:	f00a f8d4 	bl	800e598 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80043f0:	f107 030c 	add.w	r3, r7, #12
 80043f4:	2200      	movs	r2, #0
 80043f6:	601a      	str	r2, [r3, #0]
 80043f8:	605a      	str	r2, [r3, #4]
 80043fa:	609a      	str	r2, [r3, #8]
 80043fc:	60da      	str	r2, [r3, #12]
 80043fe:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8004400:	2300      	movs	r3, #0
 8004402:	60bb      	str	r3, [r7, #8]
 8004404:	4b28      	ldr	r3, [pc, #160]	; (80044a8 <SystemClock_Config+0xcc>)
 8004406:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004408:	4a27      	ldr	r2, [pc, #156]	; (80044a8 <SystemClock_Config+0xcc>)
 800440a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800440e:	6413      	str	r3, [r2, #64]	; 0x40
 8004410:	4b25      	ldr	r3, [pc, #148]	; (80044a8 <SystemClock_Config+0xcc>)
 8004412:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004414:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004418:	60bb      	str	r3, [r7, #8]
 800441a:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800441c:	2300      	movs	r3, #0
 800441e:	607b      	str	r3, [r7, #4]
 8004420:	4b22      	ldr	r3, [pc, #136]	; (80044ac <SystemClock_Config+0xd0>)
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8004428:	4a20      	ldr	r2, [pc, #128]	; (80044ac <SystemClock_Config+0xd0>)
 800442a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800442e:	6013      	str	r3, [r2, #0]
 8004430:	4b1e      	ldr	r3, [pc, #120]	; (80044ac <SystemClock_Config+0xd0>)
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8004438:	607b      	str	r3, [r7, #4]
 800443a:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800443c:	2302      	movs	r3, #2
 800443e:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004440:	2301      	movs	r3, #1
 8004442:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8004444:	2310      	movs	r3, #16
 8004446:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004448:	2302      	movs	r3, #2
 800444a:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800444c:	2300      	movs	r3, #0
 800444e:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 8004450:	2308      	movs	r3, #8
 8004452:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 84;
 8004454:	2354      	movs	r3, #84	; 0x54
 8004456:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004458:	2302      	movs	r3, #2
 800445a:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 800445c:	2304      	movs	r3, #4
 800445e:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8004460:	f107 0320 	add.w	r3, r7, #32
 8004464:	4618      	mov	r0, r3
 8004466:	f003 f9a1 	bl	80077ac <HAL_RCC_OscConfig>
 800446a:	4603      	mov	r3, r0
 800446c:	2b00      	cmp	r3, #0
 800446e:	d001      	beq.n	8004474 <SystemClock_Config+0x98>
		Error_Handler();
 8004470:	f000 fb58 	bl	8004b24 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8004474:	230f      	movs	r3, #15
 8004476:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004478:	2302      	movs	r3, #2
 800447a:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800447c:	2300      	movs	r3, #0
 800447e:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8004480:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004484:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004486:	2300      	movs	r3, #0
 8004488:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 800448a:	f107 030c 	add.w	r3, r7, #12
 800448e:	2102      	movs	r1, #2
 8004490:	4618      	mov	r0, r3
 8004492:	f003 fc03 	bl	8007c9c <HAL_RCC_ClockConfig>
 8004496:	4603      	mov	r3, r0
 8004498:	2b00      	cmp	r3, #0
 800449a:	d001      	beq.n	80044a0 <SystemClock_Config+0xc4>
		Error_Handler();
 800449c:	f000 fb42 	bl	8004b24 <Error_Handler>
	}
}
 80044a0:	bf00      	nop
 80044a2:	3750      	adds	r7, #80	; 0x50
 80044a4:	46bd      	mov	sp, r7
 80044a6:	bd80      	pop	{r7, pc}
 80044a8:	40023800 	.word	0x40023800
 80044ac:	40007000 	.word	0x40007000

080044b0 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 80044b0:	b580      	push	{r7, lr}
 80044b2:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 80044b4:	4b12      	ldr	r3, [pc, #72]	; (8004500 <MX_I2C1_Init+0x50>)
 80044b6:	4a13      	ldr	r2, [pc, #76]	; (8004504 <MX_I2C1_Init+0x54>)
 80044b8:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 400000;
 80044ba:	4b11      	ldr	r3, [pc, #68]	; (8004500 <MX_I2C1_Init+0x50>)
 80044bc:	4a12      	ldr	r2, [pc, #72]	; (8004508 <MX_I2C1_Init+0x58>)
 80044be:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80044c0:	4b0f      	ldr	r3, [pc, #60]	; (8004500 <MX_I2C1_Init+0x50>)
 80044c2:	2200      	movs	r2, #0
 80044c4:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 80044c6:	4b0e      	ldr	r3, [pc, #56]	; (8004500 <MX_I2C1_Init+0x50>)
 80044c8:	2200      	movs	r2, #0
 80044ca:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80044cc:	4b0c      	ldr	r3, [pc, #48]	; (8004500 <MX_I2C1_Init+0x50>)
 80044ce:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80044d2:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80044d4:	4b0a      	ldr	r3, [pc, #40]	; (8004500 <MX_I2C1_Init+0x50>)
 80044d6:	2200      	movs	r2, #0
 80044d8:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 80044da:	4b09      	ldr	r3, [pc, #36]	; (8004500 <MX_I2C1_Init+0x50>)
 80044dc:	2200      	movs	r2, #0
 80044de:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80044e0:	4b07      	ldr	r3, [pc, #28]	; (8004500 <MX_I2C1_Init+0x50>)
 80044e2:	2200      	movs	r2, #0
 80044e4:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80044e6:	4b06      	ldr	r3, [pc, #24]	; (8004500 <MX_I2C1_Init+0x50>)
 80044e8:	2200      	movs	r2, #0
 80044ea:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 80044ec:	4804      	ldr	r0, [pc, #16]	; (8004500 <MX_I2C1_Init+0x50>)
 80044ee:	f001 fcf9 	bl	8005ee4 <HAL_I2C_Init>
 80044f2:	4603      	mov	r3, r0
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d001      	beq.n	80044fc <MX_I2C1_Init+0x4c>
		Error_Handler();
 80044f8:	f000 fb14 	bl	8004b24 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 80044fc:	bf00      	nop
 80044fe:	bd80      	pop	{r7, pc}
 8004500:	20000388 	.word	0x20000388
 8004504:	40005400 	.word	0x40005400
 8004508:	00061a80 	.word	0x00061a80

0800450c <MX_SDIO_SD_Init>:
/**
 * @brief SDIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_SDIO_SD_Init(void) {
 800450c:	b480      	push	{r7}
 800450e:	af00      	add	r7, sp, #0
	/* USER CODE END SDIO_Init 0 */

	/* USER CODE BEGIN SDIO_Init 1 */

	/* USER CODE END SDIO_Init 1 */
	hsd.Instance = SDIO;
 8004510:	4b0c      	ldr	r3, [pc, #48]	; (8004544 <MX_SDIO_SD_Init+0x38>)
 8004512:	4a0d      	ldr	r2, [pc, #52]	; (8004548 <MX_SDIO_SD_Init+0x3c>)
 8004514:	601a      	str	r2, [r3, #0]
	hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8004516:	4b0b      	ldr	r3, [pc, #44]	; (8004544 <MX_SDIO_SD_Init+0x38>)
 8004518:	2200      	movs	r2, #0
 800451a:	605a      	str	r2, [r3, #4]
	hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 800451c:	4b09      	ldr	r3, [pc, #36]	; (8004544 <MX_SDIO_SD_Init+0x38>)
 800451e:	2200      	movs	r2, #0
 8004520:	609a      	str	r2, [r3, #8]
	hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8004522:	4b08      	ldr	r3, [pc, #32]	; (8004544 <MX_SDIO_SD_Init+0x38>)
 8004524:	2200      	movs	r2, #0
 8004526:	60da      	str	r2, [r3, #12]
	hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8004528:	4b06      	ldr	r3, [pc, #24]	; (8004544 <MX_SDIO_SD_Init+0x38>)
 800452a:	2200      	movs	r2, #0
 800452c:	611a      	str	r2, [r3, #16]
	hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800452e:	4b05      	ldr	r3, [pc, #20]	; (8004544 <MX_SDIO_SD_Init+0x38>)
 8004530:	2200      	movs	r2, #0
 8004532:	615a      	str	r2, [r3, #20]
	hsd.Init.ClockDiv = 14;
 8004534:	4b03      	ldr	r3, [pc, #12]	; (8004544 <MX_SDIO_SD_Init+0x38>)
 8004536:	220e      	movs	r2, #14
 8004538:	619a      	str	r2, [r3, #24]
	/* USER CODE BEGIN SDIO_Init 2 */

	/* USER CODE END SDIO_Init 2 */

}
 800453a:	bf00      	nop
 800453c:	46bd      	mov	sp, r7
 800453e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004542:	4770      	bx	lr
 8004544:	200003dc 	.word	0x200003dc
 8004548:	40012c00 	.word	0x40012c00

0800454c <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 800454c:	b580      	push	{r7, lr}
 800454e:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 8004550:	4b17      	ldr	r3, [pc, #92]	; (80045b0 <MX_SPI1_Init+0x64>)
 8004552:	4a18      	ldr	r2, [pc, #96]	; (80045b4 <MX_SPI1_Init+0x68>)
 8004554:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 8004556:	4b16      	ldr	r3, [pc, #88]	; (80045b0 <MX_SPI1_Init+0x64>)
 8004558:	f44f 7282 	mov.w	r2, #260	; 0x104
 800455c:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800455e:	4b14      	ldr	r3, [pc, #80]	; (80045b0 <MX_SPI1_Init+0x64>)
 8004560:	2200      	movs	r2, #0
 8004562:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8004564:	4b12      	ldr	r3, [pc, #72]	; (80045b0 <MX_SPI1_Init+0x64>)
 8004566:	2200      	movs	r2, #0
 8004568:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800456a:	4b11      	ldr	r3, [pc, #68]	; (80045b0 <MX_SPI1_Init+0x64>)
 800456c:	2200      	movs	r2, #0
 800456e:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004570:	4b0f      	ldr	r3, [pc, #60]	; (80045b0 <MX_SPI1_Init+0x64>)
 8004572:	2200      	movs	r2, #0
 8004574:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 8004576:	4b0e      	ldr	r3, [pc, #56]	; (80045b0 <MX_SPI1_Init+0x64>)
 8004578:	f44f 7200 	mov.w	r2, #512	; 0x200
 800457c:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800457e:	4b0c      	ldr	r3, [pc, #48]	; (80045b0 <MX_SPI1_Init+0x64>)
 8004580:	2220      	movs	r2, #32
 8004582:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004584:	4b0a      	ldr	r3, [pc, #40]	; (80045b0 <MX_SPI1_Init+0x64>)
 8004586:	2200      	movs	r2, #0
 8004588:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800458a:	4b09      	ldr	r3, [pc, #36]	; (80045b0 <MX_SPI1_Init+0x64>)
 800458c:	2200      	movs	r2, #0
 800458e:	625a      	str	r2, [r3, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004590:	4b07      	ldr	r3, [pc, #28]	; (80045b0 <MX_SPI1_Init+0x64>)
 8004592:	2200      	movs	r2, #0
 8004594:	629a      	str	r2, [r3, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 10;
 8004596:	4b06      	ldr	r3, [pc, #24]	; (80045b0 <MX_SPI1_Init+0x64>)
 8004598:	220a      	movs	r2, #10
 800459a:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 800459c:	4804      	ldr	r0, [pc, #16]	; (80045b0 <MX_SPI1_Init+0x64>)
 800459e:	f004 fd23 	bl	8008fe8 <HAL_SPI_Init>
 80045a2:	4603      	mov	r3, r0
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d001      	beq.n	80045ac <MX_SPI1_Init+0x60>
		Error_Handler();
 80045a8:	f000 fabc 	bl	8004b24 <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 80045ac:	bf00      	nop
 80045ae:	bd80      	pop	{r7, pc}
 80045b0:	20000460 	.word	0x20000460
 80045b4:	40013000 	.word	0x40013000

080045b8 <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b08e      	sub	sp, #56	; 0x38
 80045bc:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 80045be:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80045c2:	2200      	movs	r2, #0
 80045c4:	601a      	str	r2, [r3, #0]
 80045c6:	605a      	str	r2, [r3, #4]
 80045c8:	609a      	str	r2, [r3, #8]
 80045ca:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80045cc:	f107 0320 	add.w	r3, r7, #32
 80045d0:	2200      	movs	r2, #0
 80045d2:	601a      	str	r2, [r3, #0]
 80045d4:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 80045d6:	1d3b      	adds	r3, r7, #4
 80045d8:	2200      	movs	r2, #0
 80045da:	601a      	str	r2, [r3, #0]
 80045dc:	605a      	str	r2, [r3, #4]
 80045de:	609a      	str	r2, [r3, #8]
 80045e0:	60da      	str	r2, [r3, #12]
 80045e2:	611a      	str	r2, [r3, #16]
 80045e4:	615a      	str	r2, [r3, #20]
 80045e6:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 80045e8:	4b2d      	ldr	r3, [pc, #180]	; (80046a0 <MX_TIM2_Init+0xe8>)
 80045ea:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80045ee:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 1680 - 1;
 80045f0:	4b2b      	ldr	r3, [pc, #172]	; (80046a0 <MX_TIM2_Init+0xe8>)
 80045f2:	f240 628f 	movw	r2, #1679	; 0x68f
 80045f6:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80045f8:	4b29      	ldr	r3, [pc, #164]	; (80046a0 <MX_TIM2_Init+0xe8>)
 80045fa:	2200      	movs	r2, #0
 80045fc:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 1000 - 1;
 80045fe:	4b28      	ldr	r3, [pc, #160]	; (80046a0 <MX_TIM2_Init+0xe8>)
 8004600:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004604:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004606:	4b26      	ldr	r3, [pc, #152]	; (80046a0 <MX_TIM2_Init+0xe8>)
 8004608:	2200      	movs	r2, #0
 800460a:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800460c:	4b24      	ldr	r3, [pc, #144]	; (80046a0 <MX_TIM2_Init+0xe8>)
 800460e:	2200      	movs	r2, #0
 8004610:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8004612:	4823      	ldr	r0, [pc, #140]	; (80046a0 <MX_TIM2_Init+0xe8>)
 8004614:	f005 fa90 	bl	8009b38 <HAL_TIM_Base_Init>
 8004618:	4603      	mov	r3, r0
 800461a:	2b00      	cmp	r3, #0
 800461c:	d001      	beq.n	8004622 <MX_TIM2_Init+0x6a>
		Error_Handler();
 800461e:	f000 fa81 	bl	8004b24 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004622:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004626:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8004628:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800462c:	4619      	mov	r1, r3
 800462e:	481c      	ldr	r0, [pc, #112]	; (80046a0 <MX_TIM2_Init+0xe8>)
 8004630:	f005 fc9c 	bl	8009f6c <HAL_TIM_ConfigClockSource>
 8004634:	4603      	mov	r3, r0
 8004636:	2b00      	cmp	r3, #0
 8004638:	d001      	beq.n	800463e <MX_TIM2_Init+0x86>
		Error_Handler();
 800463a:	f000 fa73 	bl	8004b24 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK) {
 800463e:	4818      	ldr	r0, [pc, #96]	; (80046a0 <MX_TIM2_Init+0xe8>)
 8004640:	f005 fac9 	bl	8009bd6 <HAL_TIM_PWM_Init>
 8004644:	4603      	mov	r3, r0
 8004646:	2b00      	cmp	r3, #0
 8004648:	d001      	beq.n	800464e <MX_TIM2_Init+0x96>
		Error_Handler();
 800464a:	f000 fa6b 	bl	8004b24 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800464e:	2300      	movs	r3, #0
 8004650:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004652:	2300      	movs	r3, #0
 8004654:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8004656:	f107 0320 	add.w	r3, r7, #32
 800465a:	4619      	mov	r1, r3
 800465c:	4810      	ldr	r0, [pc, #64]	; (80046a0 <MX_TIM2_Init+0xe8>)
 800465e:	f006 f819 	bl	800a694 <HAL_TIMEx_MasterConfigSynchronization>
 8004662:	4603      	mov	r3, r0
 8004664:	2b00      	cmp	r3, #0
 8004666:	d001      	beq.n	800466c <MX_TIM2_Init+0xb4>
			!= HAL_OK) {
		Error_Handler();
 8004668:	f000 fa5c 	bl	8004b24 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800466c:	2360      	movs	r3, #96	; 0x60
 800466e:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 8004670:	2300      	movs	r3, #0
 8004672:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004674:	2300      	movs	r3, #0
 8004676:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004678:	2300      	movs	r3, #0
 800467a:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1)
 800467c:	1d3b      	adds	r3, r7, #4
 800467e:	2200      	movs	r2, #0
 8004680:	4619      	mov	r1, r3
 8004682:	4807      	ldr	r0, [pc, #28]	; (80046a0 <MX_TIM2_Init+0xe8>)
 8004684:	f005 fbb0 	bl	8009de8 <HAL_TIM_PWM_ConfigChannel>
 8004688:	4603      	mov	r3, r0
 800468a:	2b00      	cmp	r3, #0
 800468c:	d001      	beq.n	8004692 <MX_TIM2_Init+0xda>
			!= HAL_OK) {
		Error_Handler();
 800468e:	f000 fa49 	bl	8004b24 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */
	HAL_TIM_MspPostInit(&htim2);
 8004692:	4803      	ldr	r0, [pc, #12]	; (80046a0 <MX_TIM2_Init+0xe8>)
 8004694:	f000 fe22 	bl	80052dc <HAL_TIM_MspPostInit>

}
 8004698:	bf00      	nop
 800469a:	3738      	adds	r7, #56	; 0x38
 800469c:	46bd      	mov	sp, r7
 800469e:	bd80      	pop	{r7, pc}
 80046a0:	200004b8 	.word	0x200004b8

080046a4 <MX_TIM3_Init>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b08e      	sub	sp, #56	; 0x38
 80046a8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 80046aa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80046ae:	2200      	movs	r2, #0
 80046b0:	601a      	str	r2, [r3, #0]
 80046b2:	605a      	str	r2, [r3, #4]
 80046b4:	609a      	str	r2, [r3, #8]
 80046b6:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80046b8:	f107 0320 	add.w	r3, r7, #32
 80046bc:	2200      	movs	r2, #0
 80046be:	601a      	str	r2, [r3, #0]
 80046c0:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 80046c2:	1d3b      	adds	r3, r7, #4
 80046c4:	2200      	movs	r2, #0
 80046c6:	601a      	str	r2, [r3, #0]
 80046c8:	605a      	str	r2, [r3, #4]
 80046ca:	609a      	str	r2, [r3, #8]
 80046cc:	60da      	str	r2, [r3, #12]
 80046ce:	611a      	str	r2, [r3, #16]
 80046d0:	615a      	str	r2, [r3, #20]
 80046d2:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 80046d4:	4b2d      	ldr	r3, [pc, #180]	; (800478c <MX_TIM3_Init+0xe8>)
 80046d6:	4a2e      	ldr	r2, [pc, #184]	; (8004790 <MX_TIM3_Init+0xec>)
 80046d8:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 1680 - 1;
 80046da:	4b2c      	ldr	r3, [pc, #176]	; (800478c <MX_TIM3_Init+0xe8>)
 80046dc:	f240 628f 	movw	r2, #1679	; 0x68f
 80046e0:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80046e2:	4b2a      	ldr	r3, [pc, #168]	; (800478c <MX_TIM3_Init+0xe8>)
 80046e4:	2200      	movs	r2, #0
 80046e6:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 1000 - 1;
 80046e8:	4b28      	ldr	r3, [pc, #160]	; (800478c <MX_TIM3_Init+0xe8>)
 80046ea:	f240 32e7 	movw	r2, #999	; 0x3e7
 80046ee:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80046f0:	4b26      	ldr	r3, [pc, #152]	; (800478c <MX_TIM3_Init+0xe8>)
 80046f2:	2200      	movs	r2, #0
 80046f4:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80046f6:	4b25      	ldr	r3, [pc, #148]	; (800478c <MX_TIM3_Init+0xe8>)
 80046f8:	2200      	movs	r2, #0
 80046fa:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 80046fc:	4823      	ldr	r0, [pc, #140]	; (800478c <MX_TIM3_Init+0xe8>)
 80046fe:	f005 fa1b 	bl	8009b38 <HAL_TIM_Base_Init>
 8004702:	4603      	mov	r3, r0
 8004704:	2b00      	cmp	r3, #0
 8004706:	d001      	beq.n	800470c <MX_TIM3_Init+0x68>
		Error_Handler();
 8004708:	f000 fa0c 	bl	8004b24 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800470c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004710:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 8004712:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004716:	4619      	mov	r1, r3
 8004718:	481c      	ldr	r0, [pc, #112]	; (800478c <MX_TIM3_Init+0xe8>)
 800471a:	f005 fc27 	bl	8009f6c <HAL_TIM_ConfigClockSource>
 800471e:	4603      	mov	r3, r0
 8004720:	2b00      	cmp	r3, #0
 8004722:	d001      	beq.n	8004728 <MX_TIM3_Init+0x84>
		Error_Handler();
 8004724:	f000 f9fe 	bl	8004b24 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim3) != HAL_OK) {
 8004728:	4818      	ldr	r0, [pc, #96]	; (800478c <MX_TIM3_Init+0xe8>)
 800472a:	f005 fa54 	bl	8009bd6 <HAL_TIM_PWM_Init>
 800472e:	4603      	mov	r3, r0
 8004730:	2b00      	cmp	r3, #0
 8004732:	d001      	beq.n	8004738 <MX_TIM3_Init+0x94>
		Error_Handler();
 8004734:	f000 f9f6 	bl	8004b24 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004738:	2300      	movs	r3, #0
 800473a:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800473c:	2300      	movs	r3, #0
 800473e:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 8004740:	f107 0320 	add.w	r3, r7, #32
 8004744:	4619      	mov	r1, r3
 8004746:	4811      	ldr	r0, [pc, #68]	; (800478c <MX_TIM3_Init+0xe8>)
 8004748:	f005 ffa4 	bl	800a694 <HAL_TIMEx_MasterConfigSynchronization>
 800474c:	4603      	mov	r3, r0
 800474e:	2b00      	cmp	r3, #0
 8004750:	d001      	beq.n	8004756 <MX_TIM3_Init+0xb2>
			!= HAL_OK) {
		Error_Handler();
 8004752:	f000 f9e7 	bl	8004b24 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004756:	2360      	movs	r3, #96	; 0x60
 8004758:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 800475a:	2300      	movs	r3, #0
 800475c:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800475e:	2300      	movs	r3, #0
 8004760:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004762:	2300      	movs	r3, #0
 8004764:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1)
 8004766:	1d3b      	adds	r3, r7, #4
 8004768:	2200      	movs	r2, #0
 800476a:	4619      	mov	r1, r3
 800476c:	4807      	ldr	r0, [pc, #28]	; (800478c <MX_TIM3_Init+0xe8>)
 800476e:	f005 fb3b 	bl	8009de8 <HAL_TIM_PWM_ConfigChannel>
 8004772:	4603      	mov	r3, r0
 8004774:	2b00      	cmp	r3, #0
 8004776:	d001      	beq.n	800477c <MX_TIM3_Init+0xd8>
			!= HAL_OK) {
		Error_Handler();
 8004778:	f000 f9d4 	bl	8004b24 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */
	HAL_TIM_MspPostInit(&htim3);
 800477c:	4803      	ldr	r0, [pc, #12]	; (800478c <MX_TIM3_Init+0xe8>)
 800477e:	f000 fdad 	bl	80052dc <HAL_TIM_MspPostInit>

}
 8004782:	bf00      	nop
 8004784:	3738      	adds	r7, #56	; 0x38
 8004786:	46bd      	mov	sp, r7
 8004788:	bd80      	pop	{r7, pc}
 800478a:	bf00      	nop
 800478c:	20000500 	.word	0x20000500
 8004790:	40000400 	.word	0x40000400

08004794 <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 8004794:	b580      	push	{r7, lr}
 8004796:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 8004798:	4b11      	ldr	r3, [pc, #68]	; (80047e0 <MX_USART1_UART_Init+0x4c>)
 800479a:	4a12      	ldr	r2, [pc, #72]	; (80047e4 <MX_USART1_UART_Init+0x50>)
 800479c:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 800479e:	4b10      	ldr	r3, [pc, #64]	; (80047e0 <MX_USART1_UART_Init+0x4c>)
 80047a0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80047a4:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80047a6:	4b0e      	ldr	r3, [pc, #56]	; (80047e0 <MX_USART1_UART_Init+0x4c>)
 80047a8:	2200      	movs	r2, #0
 80047aa:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 80047ac:	4b0c      	ldr	r3, [pc, #48]	; (80047e0 <MX_USART1_UART_Init+0x4c>)
 80047ae:	2200      	movs	r2, #0
 80047b0:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 80047b2:	4b0b      	ldr	r3, [pc, #44]	; (80047e0 <MX_USART1_UART_Init+0x4c>)
 80047b4:	2200      	movs	r2, #0
 80047b6:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 80047b8:	4b09      	ldr	r3, [pc, #36]	; (80047e0 <MX_USART1_UART_Init+0x4c>)
 80047ba:	220c      	movs	r2, #12
 80047bc:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80047be:	4b08      	ldr	r3, [pc, #32]	; (80047e0 <MX_USART1_UART_Init+0x4c>)
 80047c0:	2200      	movs	r2, #0
 80047c2:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80047c4:	4b06      	ldr	r3, [pc, #24]	; (80047e0 <MX_USART1_UART_Init+0x4c>)
 80047c6:	2200      	movs	r2, #0
 80047c8:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 80047ca:	4805      	ldr	r0, [pc, #20]	; (80047e0 <MX_USART1_UART_Init+0x4c>)
 80047cc:	f005 ffd0 	bl	800a770 <HAL_UART_Init>
 80047d0:	4603      	mov	r3, r0
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d001      	beq.n	80047da <MX_USART1_UART_Init+0x46>
		Error_Handler();
 80047d6:	f000 f9a5 	bl	8004b24 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 80047da:	bf00      	nop
 80047dc:	bd80      	pop	{r7, pc}
 80047de:	bf00      	nop
 80047e0:	20000548 	.word	0x20000548
 80047e4:	40011000 	.word	0x40011000

080047e8 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b08a      	sub	sp, #40	; 0x28
 80047ec:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80047ee:	f107 0314 	add.w	r3, r7, #20
 80047f2:	2200      	movs	r2, #0
 80047f4:	601a      	str	r2, [r3, #0]
 80047f6:	605a      	str	r2, [r3, #4]
 80047f8:	609a      	str	r2, [r3, #8]
 80047fa:	60da      	str	r2, [r3, #12]
 80047fc:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80047fe:	2300      	movs	r3, #0
 8004800:	613b      	str	r3, [r7, #16]
 8004802:	4b3d      	ldr	r3, [pc, #244]	; (80048f8 <MX_GPIO_Init+0x110>)
 8004804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004806:	4a3c      	ldr	r2, [pc, #240]	; (80048f8 <MX_GPIO_Init+0x110>)
 8004808:	f043 0304 	orr.w	r3, r3, #4
 800480c:	6313      	str	r3, [r2, #48]	; 0x30
 800480e:	4b3a      	ldr	r3, [pc, #232]	; (80048f8 <MX_GPIO_Init+0x110>)
 8004810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004812:	f003 0304 	and.w	r3, r3, #4
 8004816:	613b      	str	r3, [r7, #16]
 8004818:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 800481a:	2300      	movs	r3, #0
 800481c:	60fb      	str	r3, [r7, #12]
 800481e:	4b36      	ldr	r3, [pc, #216]	; (80048f8 <MX_GPIO_Init+0x110>)
 8004820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004822:	4a35      	ldr	r2, [pc, #212]	; (80048f8 <MX_GPIO_Init+0x110>)
 8004824:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004828:	6313      	str	r3, [r2, #48]	; 0x30
 800482a:	4b33      	ldr	r3, [pc, #204]	; (80048f8 <MX_GPIO_Init+0x110>)
 800482c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800482e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004832:	60fb      	str	r3, [r7, #12]
 8004834:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8004836:	2300      	movs	r3, #0
 8004838:	60bb      	str	r3, [r7, #8]
 800483a:	4b2f      	ldr	r3, [pc, #188]	; (80048f8 <MX_GPIO_Init+0x110>)
 800483c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800483e:	4a2e      	ldr	r2, [pc, #184]	; (80048f8 <MX_GPIO_Init+0x110>)
 8004840:	f043 0301 	orr.w	r3, r3, #1
 8004844:	6313      	str	r3, [r2, #48]	; 0x30
 8004846:	4b2c      	ldr	r3, [pc, #176]	; (80048f8 <MX_GPIO_Init+0x110>)
 8004848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800484a:	f003 0301 	and.w	r3, r3, #1
 800484e:	60bb      	str	r3, [r7, #8]
 8004850:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8004852:	2300      	movs	r3, #0
 8004854:	607b      	str	r3, [r7, #4]
 8004856:	4b28      	ldr	r3, [pc, #160]	; (80048f8 <MX_GPIO_Init+0x110>)
 8004858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800485a:	4a27      	ldr	r2, [pc, #156]	; (80048f8 <MX_GPIO_Init+0x110>)
 800485c:	f043 0302 	orr.w	r3, r3, #2
 8004860:	6313      	str	r3, [r2, #48]	; 0x30
 8004862:	4b25      	ldr	r3, [pc, #148]	; (80048f8 <MX_GPIO_Init+0x110>)
 8004864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004866:	f003 0302 	and.w	r3, r3, #2
 800486a:	607b      	str	r3, [r7, #4]
 800486c:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800486e:	2300      	movs	r3, #0
 8004870:	603b      	str	r3, [r7, #0]
 8004872:	4b21      	ldr	r3, [pc, #132]	; (80048f8 <MX_GPIO_Init+0x110>)
 8004874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004876:	4a20      	ldr	r2, [pc, #128]	; (80048f8 <MX_GPIO_Init+0x110>)
 8004878:	f043 0308 	orr.w	r3, r3, #8
 800487c:	6313      	str	r3, [r2, #48]	; 0x30
 800487e:	4b1e      	ldr	r3, [pc, #120]	; (80048f8 <MX_GPIO_Init+0x110>)
 8004880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004882:	f003 0308 	and.w	r3, r3, #8
 8004886:	603b      	str	r3, [r7, #0]
 8004888:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, LED_MCU_Pin | GPIO_PIN_1 | LED_RF_Pin | GPIO_PIN_4,
 800488a:	2200      	movs	r2, #0
 800488c:	2117      	movs	r1, #23
 800488e:	481b      	ldr	r0, [pc, #108]	; (80048fc <MX_GPIO_Init+0x114>)
 8004890:	f001 faf4 	bl	8005e7c <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8004894:	2200      	movs	r2, #0
 8004896:	2110      	movs	r1, #16
 8004898:	4819      	ldr	r0, [pc, #100]	; (8004900 <MX_GPIO_Init+0x118>)
 800489a:	f001 faef 	bl	8005e7c <HAL_GPIO_WritePin>

	/*Configure GPIO pins : LED_MCU_Pin PC1 LED_RF_Pin PC4 */
	GPIO_InitStruct.Pin = LED_MCU_Pin | GPIO_PIN_1 | LED_RF_Pin | GPIO_PIN_4;
 800489e:	2317      	movs	r3, #23
 80048a0:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80048a2:	2301      	movs	r3, #1
 80048a4:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048a6:	2300      	movs	r3, #0
 80048a8:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80048aa:	2300      	movs	r3, #0
 80048ac:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80048ae:	f107 0314 	add.w	r3, r7, #20
 80048b2:	4619      	mov	r1, r3
 80048b4:	4811      	ldr	r0, [pc, #68]	; (80048fc <MX_GPIO_Init+0x114>)
 80048b6:	f001 f861 	bl	800597c <HAL_GPIO_Init>

	/*Configure GPIO pin : PA4 */
	GPIO_InitStruct.Pin = GPIO_PIN_4;
 80048ba:	2310      	movs	r3, #16
 80048bc:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80048be:	2301      	movs	r3, #1
 80048c0:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048c2:	2300      	movs	r3, #0
 80048c4:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80048c6:	2300      	movs	r3, #0
 80048c8:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80048ca:	f107 0314 	add.w	r3, r7, #20
 80048ce:	4619      	mov	r1, r3
 80048d0:	480b      	ldr	r0, [pc, #44]	; (8004900 <MX_GPIO_Init+0x118>)
 80048d2:	f001 f853 	bl	800597c <HAL_GPIO_Init>

	/*Configure GPIO pins : SDIO_CD_Pin IRQ_Pin */
	GPIO_InitStruct.Pin = SDIO_CD_Pin | IRQ_Pin;
 80048d6:	f240 4304 	movw	r3, #1028	; 0x404
 80048da:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80048dc:	2300      	movs	r3, #0
 80048de:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048e0:	2300      	movs	r3, #0
 80048e2:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80048e4:	f107 0314 	add.w	r3, r7, #20
 80048e8:	4619      	mov	r1, r3
 80048ea:	4806      	ldr	r0, [pc, #24]	; (8004904 <MX_GPIO_Init+0x11c>)
 80048ec:	f001 f846 	bl	800597c <HAL_GPIO_Init>
	 GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
	 GPIO_InitStruct.Pull = GPIO_NOPULL;
	 HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
	 HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);*/
	/* USER CODE END MX_GPIO_Init_2 */
}
 80048f0:	bf00      	nop
 80048f2:	3728      	adds	r7, #40	; 0x28
 80048f4:	46bd      	mov	sp, r7
 80048f6:	bd80      	pop	{r7, pc}
 80048f8:	40023800 	.word	0x40023800
 80048fc:	40020800 	.word	0x40020800
 8004900:	40020000 	.word	0x40020000
 8004904:	40020400 	.word	0x40020400

08004908 <blink_stmled>:

/* USER CODE BEGIN 4 */
void blink_stmled() {
 8004908:	b580      	push	{r7, lr}
 800490a:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_0);
 800490c:	2101      	movs	r1, #1
 800490e:	4806      	ldr	r0, [pc, #24]	; (8004928 <blink_stmled+0x20>)
 8004910:	f001 facd 	bl	8005eae <HAL_GPIO_TogglePin>
	HAL_Delay(100);
 8004914:	2064      	movs	r0, #100	; 0x64
 8004916:	f000 ff27 	bl	8005768 <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_0);
 800491a:	2101      	movs	r1, #1
 800491c:	4802      	ldr	r0, [pc, #8]	; (8004928 <blink_stmled+0x20>)
 800491e:	f001 fac6 	bl	8005eae <HAL_GPIO_TogglePin>
}
 8004922:	bf00      	nop
 8004924:	bd80      	pop	{r7, pc}
 8004926:	bf00      	nop
 8004928:	40020800 	.word	0x40020800

0800492c <blink_rfled>:

void blink_rfled(uint8_t count) {
 800492c:	b580      	push	{r7, lr}
 800492e:	b084      	sub	sp, #16
 8004930:	af00      	add	r7, sp, #0
 8004932:	4603      	mov	r3, r0
 8004934:	71fb      	strb	r3, [r7, #7]
	for (uint8_t i = 0; i < count; i++) {
 8004936:	2300      	movs	r3, #0
 8004938:	73fb      	strb	r3, [r7, #15]
 800493a:	e010      	b.n	800495e <blink_rfled+0x32>
		HAL_GPIO_TogglePin(GPIOC, LED_RF_Pin);
 800493c:	2104      	movs	r1, #4
 800493e:	480c      	ldr	r0, [pc, #48]	; (8004970 <blink_rfled+0x44>)
 8004940:	f001 fab5 	bl	8005eae <HAL_GPIO_TogglePin>
		HAL_Delay(100);
 8004944:	2064      	movs	r0, #100	; 0x64
 8004946:	f000 ff0f 	bl	8005768 <HAL_Delay>
		HAL_GPIO_TogglePin(GPIOC, LED_RF_Pin);
 800494a:	2104      	movs	r1, #4
 800494c:	4808      	ldr	r0, [pc, #32]	; (8004970 <blink_rfled+0x44>)
 800494e:	f001 faae 	bl	8005eae <HAL_GPIO_TogglePin>
		HAL_Delay(100);
 8004952:	2064      	movs	r0, #100	; 0x64
 8004954:	f000 ff08 	bl	8005768 <HAL_Delay>
	for (uint8_t i = 0; i < count; i++) {
 8004958:	7bfb      	ldrb	r3, [r7, #15]
 800495a:	3301      	adds	r3, #1
 800495c:	73fb      	strb	r3, [r7, #15]
 800495e:	7bfa      	ldrb	r2, [r7, #15]
 8004960:	79fb      	ldrb	r3, [r7, #7]
 8004962:	429a      	cmp	r2, r3
 8004964:	d3ea      	bcc.n	800493c <blink_rfled+0x10>
	}
}
 8004966:	bf00      	nop
 8004968:	bf00      	nop
 800496a:	3710      	adds	r7, #16
 800496c:	46bd      	mov	sp, r7
 800496e:	bd80      	pop	{r7, pc}
 8004970:	40020800 	.word	0x40020800

08004974 <wait_for_gpio_state_timeout>:

static uint8_t wait_for_gpio_state_timeout(GPIO_TypeDef *port, uint16_t pin,
		GPIO_PinState state, uint32_t timeout) {
 8004974:	b580      	push	{r7, lr}
 8004976:	b086      	sub	sp, #24
 8004978:	af00      	add	r7, sp, #0
 800497a:	60f8      	str	r0, [r7, #12]
 800497c:	607b      	str	r3, [r7, #4]
 800497e:	460b      	mov	r3, r1
 8004980:	817b      	strh	r3, [r7, #10]
 8004982:	4613      	mov	r3, r2
 8004984:	727b      	strb	r3, [r7, #9]
	uint32_t Tickstart = HAL_GetTick();
 8004986:	f000 fee3 	bl	8005750 <HAL_GetTick>
 800498a:	6138      	str	r0, [r7, #16]
	uint8_t ret = 1;
 800498c:	2301      	movs	r3, #1
 800498e:	75fb      	strb	r3, [r7, #23]

	for (; (state != HAL_GPIO_ReadPin(port, pin)) && (1 == ret);) // Wait until flag is set
 8004990:	e011      	b.n	80049b6 <wait_for_gpio_state_timeout+0x42>
			{
		if (timeout != HAL_MAX_DELAY) // Check for the timeout
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004998:	d00c      	beq.n	80049b4 <wait_for_gpio_state_timeout+0x40>
		{
			if ((timeout == 0U) || ((HAL_GetTick() - Tickstart) > timeout))
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	2b00      	cmp	r3, #0
 800499e:	d007      	beq.n	80049b0 <wait_for_gpio_state_timeout+0x3c>
 80049a0:	f000 fed6 	bl	8005750 <HAL_GetTick>
 80049a4:	4602      	mov	r2, r0
 80049a6:	693b      	ldr	r3, [r7, #16]
 80049a8:	1ad3      	subs	r3, r2, r3
 80049aa:	687a      	ldr	r2, [r7, #4]
 80049ac:	429a      	cmp	r2, r3
 80049ae:	d201      	bcs.n	80049b4 <wait_for_gpio_state_timeout+0x40>
				ret = 0;
 80049b0:	2300      	movs	r3, #0
 80049b2:	75fb      	strb	r3, [r7, #23]
		}

		asm("nop");
 80049b4:	bf00      	nop
	for (; (state != HAL_GPIO_ReadPin(port, pin)) && (1 == ret);) // Wait until flag is set
 80049b6:	897b      	ldrh	r3, [r7, #10]
 80049b8:	4619      	mov	r1, r3
 80049ba:	68f8      	ldr	r0, [r7, #12]
 80049bc:	f001 fa46 	bl	8005e4c <HAL_GPIO_ReadPin>
 80049c0:	4603      	mov	r3, r0
 80049c2:	461a      	mov	r2, r3
 80049c4:	7a7b      	ldrb	r3, [r7, #9]
 80049c6:	4293      	cmp	r3, r2
 80049c8:	d002      	beq.n	80049d0 <wait_for_gpio_state_timeout+0x5c>
 80049ca:	7dfb      	ldrb	r3, [r7, #23]
 80049cc:	2b01      	cmp	r3, #1
 80049ce:	d0e0      	beq.n	8004992 <wait_for_gpio_state_timeout+0x1e>
	}
	return ret;
 80049d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80049d2:	4618      	mov	r0, r3
 80049d4:	3718      	adds	r7, #24
 80049d6:	46bd      	mov	sp, r7
 80049d8:	bd80      	pop	{r7, pc}
	...

080049dc <I2C_ClearBusyFlagErratum>:
static void I2C_ClearBusyFlagErratum(I2C_HandleTypeDef *hi2c, uint32_t timeout) {
 80049dc:	b580      	push	{r7, lr}
 80049de:	b088      	sub	sp, #32
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
 80049e4:	6039      	str	r1, [r7, #0]
	/**I2C1 GPIO Configuration
	 PB6     ------> I2C1_SCL
	 PB7     ------> I2C1_SDA
	 */
	// 2.13.7 I2C analog filter may provide wrong value, locking BUSY. STM32F10xx8 STM32F10xxB Errata sheet
	GPIO_InitTypeDef GPIO_InitStructure = { 0 };
 80049e6:	f107 030c 	add.w	r3, r7, #12
 80049ea:	2200      	movs	r2, #0
 80049ec:	601a      	str	r2, [r3, #0]
 80049ee:	605a      	str	r2, [r3, #4]
 80049f0:	609a      	str	r2, [r3, #8]
 80049f2:	60da      	str	r2, [r3, #12]
 80049f4:	611a      	str	r2, [r3, #16]

	// 1. Clear PE bit.
	CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_PE);
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	681a      	ldr	r2, [r3, #0]
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f022 0201 	bic.w	r2, r2, #1
 8004a04:	601a      	str	r2, [r3, #0]

	//  2. Configure the SCL and SDA I/Os as General Purpose Output Open-Drain, High level (Write 1 to GPIOx_ODR).
	HAL_I2C_DeInit(hi2c);
 8004a06:	6878      	ldr	r0, [r7, #4]
 8004a08:	f001 fbb0 	bl	800616c <HAL_I2C_DeInit>

	GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_OD;
 8004a0c:	2311      	movs	r3, #17
 8004a0e:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Pull = GPIO_NOPULL;
 8004a10:	2300      	movs	r3, #0
 8004a12:	617b      	str	r3, [r7, #20]

	GPIO_InitStructure.Pin = GPIO_PIN_6; // SCL //   ,   
 8004a14:	2340      	movs	r3, #64	; 0x40
 8004a16:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStructure); //   ,     GPIO,          
 8004a18:	f107 030c 	add.w	r3, r7, #12
 8004a1c:	4619      	mov	r1, r3
 8004a1e:	4840      	ldr	r0, [pc, #256]	; (8004b20 <I2C_ClearBusyFlagErratum+0x144>)
 8004a20:	f000 ffac 	bl	800597c <HAL_GPIO_Init>

	GPIO_InitStructure.Pin = GPIO_PIN_7; // SDA
 8004a24:	2380      	movs	r3, #128	; 0x80
 8004a26:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8004a28:	f107 030c 	add.w	r3, r7, #12
 8004a2c:	4619      	mov	r1, r3
 8004a2e:	483c      	ldr	r0, [pc, #240]	; (8004b20 <I2C_ClearBusyFlagErratum+0x144>)
 8004a30:	f000 ffa4 	bl	800597c <HAL_GPIO_Init>

	// 3. Check SCL and SDA High level in GPIOx_IDR.
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 8004a34:	2201      	movs	r2, #1
 8004a36:	2180      	movs	r1, #128	; 0x80
 8004a38:	4839      	ldr	r0, [pc, #228]	; (8004b20 <I2C_ClearBusyFlagErratum+0x144>)
 8004a3a:	f001 fa1f 	bl	8005e7c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 8004a3e:	2201      	movs	r2, #1
 8004a40:	2140      	movs	r1, #64	; 0x40
 8004a42:	4837      	ldr	r0, [pc, #220]	; (8004b20 <I2C_ClearBusyFlagErratum+0x144>)
 8004a44:	f001 fa1a 	bl	8005e7c <HAL_GPIO_WritePin>

	wait_for_gpio_state_timeout(GPIOB, GPIO_PIN_6, GPIO_PIN_SET, timeout);
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	2201      	movs	r2, #1
 8004a4c:	2140      	movs	r1, #64	; 0x40
 8004a4e:	4834      	ldr	r0, [pc, #208]	; (8004b20 <I2C_ClearBusyFlagErratum+0x144>)
 8004a50:	f7ff ff90 	bl	8004974 <wait_for_gpio_state_timeout>
	wait_for_gpio_state_timeout(GPIOB, GPIO_PIN_7, GPIO_PIN_SET, timeout);
 8004a54:	683b      	ldr	r3, [r7, #0]
 8004a56:	2201      	movs	r2, #1
 8004a58:	2180      	movs	r1, #128	; 0x80
 8004a5a:	4831      	ldr	r0, [pc, #196]	; (8004b20 <I2C_ClearBusyFlagErratum+0x144>)
 8004a5c:	f7ff ff8a 	bl	8004974 <wait_for_gpio_state_timeout>

	// 4. Configure the SDA I/O as General Purpose Output Open-Drain, Low level (Write 0 to GPIOx_ODR).
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 8004a60:	2200      	movs	r2, #0
 8004a62:	2180      	movs	r1, #128	; 0x80
 8004a64:	482e      	ldr	r0, [pc, #184]	; (8004b20 <I2C_ClearBusyFlagErratum+0x144>)
 8004a66:	f001 fa09 	bl	8005e7c <HAL_GPIO_WritePin>

	// 5. Check SDA Low level in GPIOx_IDR.
	wait_for_gpio_state_timeout(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET, timeout);
 8004a6a:	683b      	ldr	r3, [r7, #0]
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	2180      	movs	r1, #128	; 0x80
 8004a70:	482b      	ldr	r0, [pc, #172]	; (8004b20 <I2C_ClearBusyFlagErratum+0x144>)
 8004a72:	f7ff ff7f 	bl	8004974 <wait_for_gpio_state_timeout>

	// 6. Configure the SCL I/O as General Purpose Output Open-Drain, Low level (Write 0 to GPIOx_ODR).
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8004a76:	2200      	movs	r2, #0
 8004a78:	2140      	movs	r1, #64	; 0x40
 8004a7a:	4829      	ldr	r0, [pc, #164]	; (8004b20 <I2C_ClearBusyFlagErratum+0x144>)
 8004a7c:	f001 f9fe 	bl	8005e7c <HAL_GPIO_WritePin>

	// 7. Check SCL Low level in GPIOx_IDR.
	wait_for_gpio_state_timeout(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET, timeout);
 8004a80:	683b      	ldr	r3, [r7, #0]
 8004a82:	2200      	movs	r2, #0
 8004a84:	2140      	movs	r1, #64	; 0x40
 8004a86:	4826      	ldr	r0, [pc, #152]	; (8004b20 <I2C_ClearBusyFlagErratum+0x144>)
 8004a88:	f7ff ff74 	bl	8004974 <wait_for_gpio_state_timeout>

	// 8. Configure the SCL I/O as General Purpose Output Open-Drain, High level (Write 1 to GPIOx_ODR).
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 8004a8c:	2201      	movs	r2, #1
 8004a8e:	2140      	movs	r1, #64	; 0x40
 8004a90:	4823      	ldr	r0, [pc, #140]	; (8004b20 <I2C_ClearBusyFlagErratum+0x144>)
 8004a92:	f001 f9f3 	bl	8005e7c <HAL_GPIO_WritePin>

	// 9. Check SCL High level in GPIOx_IDR.
	wait_for_gpio_state_timeout(GPIOB, GPIO_PIN_6, GPIO_PIN_SET, timeout);
 8004a96:	683b      	ldr	r3, [r7, #0]
 8004a98:	2201      	movs	r2, #1
 8004a9a:	2140      	movs	r1, #64	; 0x40
 8004a9c:	4820      	ldr	r0, [pc, #128]	; (8004b20 <I2C_ClearBusyFlagErratum+0x144>)
 8004a9e:	f7ff ff69 	bl	8004974 <wait_for_gpio_state_timeout>

	// 10. Configure the SDA I/O as General Purpose Output Open-Drain , High level (Write 1 to GPIOx_ODR).
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 8004aa2:	2201      	movs	r2, #1
 8004aa4:	2180      	movs	r1, #128	; 0x80
 8004aa6:	481e      	ldr	r0, [pc, #120]	; (8004b20 <I2C_ClearBusyFlagErratum+0x144>)
 8004aa8:	f001 f9e8 	bl	8005e7c <HAL_GPIO_WritePin>

	// 11. Check SDA High level in GPIOx_IDR.
	wait_for_gpio_state_timeout(GPIOB, GPIO_PIN_7, GPIO_PIN_SET, timeout);
 8004aac:	683b      	ldr	r3, [r7, #0]
 8004aae:	2201      	movs	r2, #1
 8004ab0:	2180      	movs	r1, #128	; 0x80
 8004ab2:	481b      	ldr	r0, [pc, #108]	; (8004b20 <I2C_ClearBusyFlagErratum+0x144>)
 8004ab4:	f7ff ff5e 	bl	8004974 <wait_for_gpio_state_timeout>

	// 12. Configure the SCL and SDA I/Os as Alternate function Open-Drain.
	GPIO_InitStructure.Mode = GPIO_MODE_AF_OD;
 8004ab8:	2312      	movs	r3, #18
 8004aba:	613b      	str	r3, [r7, #16]
	//GPIO_InitStructure.Alternate = GPIO_AF4_I2C2; // F4

	GPIO_InitStructure.Pin = GPIO_PIN_6;
 8004abc:	2340      	movs	r3, #64	; 0x40
 8004abe:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8004ac0:	f107 030c 	add.w	r3, r7, #12
 8004ac4:	4619      	mov	r1, r3
 8004ac6:	4816      	ldr	r0, [pc, #88]	; (8004b20 <I2C_ClearBusyFlagErratum+0x144>)
 8004ac8:	f000 ff58 	bl	800597c <HAL_GPIO_Init>

	GPIO_InitStructure.Pin = GPIO_PIN_7;
 8004acc:	2380      	movs	r3, #128	; 0x80
 8004ace:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8004ad0:	f107 030c 	add.w	r3, r7, #12
 8004ad4:	4619      	mov	r1, r3
 8004ad6:	4812      	ldr	r0, [pc, #72]	; (8004b20 <I2C_ClearBusyFlagErratum+0x144>)
 8004ad8:	f000 ff50 	bl	800597c <HAL_GPIO_Init>

	// 13. Set SWRST bit in I2Cx_CR1 register.
	SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	681a      	ldr	r2, [r3, #0]
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004aea:	601a      	str	r2, [r3, #0]
	asm("nop");
 8004aec:	bf00      	nop

	/* 14. Clear SWRST bit in I2Cx_CR1 register. */
	CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	681a      	ldr	r2, [r3, #0]
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004afc:	601a      	str	r2, [r3, #0]
	asm("nop");
 8004afe:	bf00      	nop

	/* 15. Enable the I2C peripheral by setting the PE bit in I2Cx_CR1 register */
	SET_BIT(hi2c->Instance->CR1, I2C_CR1_PE);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	681a      	ldr	r2, [r3, #0]
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f042 0201 	orr.w	r2, r2, #1
 8004b0e:	601a      	str	r2, [r3, #0]
	asm("nop");
 8004b10:	bf00      	nop

	// Call initialization function.
	HAL_I2C_Init(hi2c);
 8004b12:	6878      	ldr	r0, [r7, #4]
 8004b14:	f001 f9e6 	bl	8005ee4 <HAL_I2C_Init>
}
 8004b18:	bf00      	nop
 8004b1a:	3720      	adds	r7, #32
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	bd80      	pop	{r7, pc}
 8004b20:	40020400 	.word	0x40020400

08004b24 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8004b24:	b480      	push	{r7}
 8004b26:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004b28:	b672      	cpsid	i
}
 8004b2a:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8004b2c:	e7fe      	b.n	8004b2c <Error_Handler+0x8>
	...

08004b30 <DelayMicro>:
#ifndef INC_NRF24L01_H_
#define INC_NRF24L01_H_
#include "stm32f4xx_hal.h"
#include "debug.h"

__STATIC_INLINE void DelayMicro(__IO uint32_t micros) {
 8004b30:	b480      	push	{r7}
 8004b32:	b083      	sub	sp, #12
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
	micros *= (SystemCoreClock / 1000000) / 9;
 8004b38:	4b0b      	ldr	r3, [pc, #44]	; (8004b68 <DelayMicro+0x38>)
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	4a0b      	ldr	r2, [pc, #44]	; (8004b6c <DelayMicro+0x3c>)
 8004b3e:	fba2 2303 	umull	r2, r3, r2, r3
 8004b42:	0ddb      	lsrs	r3, r3, #23
 8004b44:	687a      	ldr	r2, [r7, #4]
 8004b46:	fb02 f303 	mul.w	r3, r2, r3
 8004b4a:	607b      	str	r3, [r7, #4]
	/* Wait till done */
	while (micros--)
 8004b4c:	bf00      	nop
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	1e5a      	subs	r2, r3, #1
 8004b52:	607a      	str	r2, [r7, #4]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d1fa      	bne.n	8004b4e <DelayMicro+0x1e>
		;
}
 8004b58:	bf00      	nop
 8004b5a:	bf00      	nop
 8004b5c:	370c      	adds	r7, #12
 8004b5e:	46bd      	mov	sp, r7
 8004b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b64:	4770      	bx	lr
 8004b66:	bf00      	nop
 8004b68:	20000018 	.word	0x20000018
 8004b6c:	ee9bfab5 	.word	0xee9bfab5

08004b70 <nrf_init>:
#define CSN(x) HAL_GPIO_WritePin(CSN_GPIO_Port, CSN_Pin, (x)?GPIO_PIN_SET:GPIO_PIN_RESET);
#define IRQ HAL_GPIO_ReadPin(IRQ_GPIO_Port, IRQ_Pin)

uint8_t TX_ADDRESS[5] = { 0x73, 0x70, 0x72, 0x64, 0x67 };
uint8_t transmit_len = 1;
void nrf_init(SPI_HandleTypeDef *spi) {
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b082      	sub	sp, #8
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
	_nrf_spi = spi;
 8004b78:	4a2c      	ldr	r2, [pc, #176]	; (8004c2c <nrf_init+0xbc>)
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6013      	str	r3, [r2, #0]
	nrf_write_reg(NRF_REG_CONFIG, 0b01011010);
 8004b7e:	215a      	movs	r1, #90	; 0x5a
 8004b80:	2000      	movs	r0, #0
 8004b82:	f000 f9b3 	bl	8004eec <nrf_write_reg>
	nrf_write_reg(NRF_REG_EN_AA, 0b00000000);
 8004b86:	2100      	movs	r1, #0
 8004b88:	2001      	movs	r0, #1
 8004b8a:	f000 f9af 	bl	8004eec <nrf_write_reg>
	nrf_write_reg(NRF_REG_EN_RXADDR, 0b00000011);
 8004b8e:	2103      	movs	r1, #3
 8004b90:	2002      	movs	r0, #2
 8004b92:	f000 f9ab 	bl	8004eec <nrf_write_reg>
	nrf_write_reg(NRF_REG_SETUP_AW, 0b00000011); // 5 byte
 8004b96:	2103      	movs	r1, #3
 8004b98:	2003      	movs	r0, #3
 8004b9a:	f000 f9a7 	bl	8004eec <nrf_write_reg>
	nrf_write_reg(NRF_REG_SETUP_RETR, 0b00000000); //  4ms 15 t
 8004b9e:	2100      	movs	r1, #0
 8004ba0:	2004      	movs	r0, #4
 8004ba2:	f000 f9a3 	bl	8004eec <nrf_write_reg>
	nrf_toggle_activate();
 8004ba6:	f000 f845 	bl	8004c34 <nrf_toggle_activate>
	nrf_write_reg(NRF_REG_RF_CH, 0x05); // frequency
 8004baa:	2105      	movs	r1, #5
 8004bac:	2005      	movs	r0, #5
 8004bae:	f000 f99d 	bl	8004eec <nrf_write_reg>
	//--------------------------------76543210
	nrf_write_reg(NRF_REG_RF_SETUP, 0b00100110);
 8004bb2:	2126      	movs	r1, #38	; 0x26
 8004bb4:	2006      	movs	r0, #6
 8004bb6:	f000 f999 	bl	8004eec <nrf_write_reg>
	nrf_write_reg(NRF_REG_STATUS, 0b01110000);
 8004bba:	2170      	movs	r1, #112	; 0x70
 8004bbc:	2007      	movs	r0, #7
 8004bbe:	f000 f995 	bl	8004eec <nrf_write_reg>
	nrf_write_reg(NRF_REG_RX_PW_P0, 0b00100000);
 8004bc2:	2120      	movs	r1, #32
 8004bc4:	2011      	movs	r0, #17
 8004bc6:	f000 f991 	bl	8004eec <nrf_write_reg>
	nrf_write_reg(NRF_REG_RX_PW_P1, 0b00000000);
 8004bca:	2100      	movs	r1, #0
 8004bcc:	2012      	movs	r0, #18
 8004bce:	f000 f98d 	bl	8004eec <nrf_write_reg>
	nrf_write_reg(NRF_REG_RX_PW_P2, 0b00000000);
 8004bd2:	2100      	movs	r1, #0
 8004bd4:	2013      	movs	r0, #19
 8004bd6:	f000 f989 	bl	8004eec <nrf_write_reg>
	nrf_write_reg(NRF_REG_RX_PW_P3, 0b00000000);
 8004bda:	2100      	movs	r1, #0
 8004bdc:	2014      	movs	r0, #20
 8004bde:	f000 f985 	bl	8004eec <nrf_write_reg>
	nrf_write_reg(NRF_REG_RX_PW_P4, 0b00000000);
 8004be2:	2100      	movs	r1, #0
 8004be4:	2015      	movs	r0, #21
 8004be6:	f000 f981 	bl	8004eec <nrf_write_reg>
	nrf_write_reg(NRF_REG_RX_PW_P5, 0b00000000);
 8004bea:	2100      	movs	r1, #0
 8004bec:	2016      	movs	r0, #22
 8004bee:	f000 f97d 	bl	8004eec <nrf_write_reg>
	nrf_write_reg(NRF_REG_FIFO_STATUS, 0b00000000);
 8004bf2:	2100      	movs	r1, #0
 8004bf4:	2017      	movs	r0, #23
 8004bf6:	f000 f979 	bl	8004eec <nrf_write_reg>
	nrf_write_reg(NRF_REG_DYNPD, 0b00000000);
 8004bfa:	2100      	movs	r1, #0
 8004bfc:	201c      	movs	r0, #28
 8004bfe:	f000 f975 	bl	8004eec <nrf_write_reg>
	nrf_write_reg(NRF_REG_FEATURE, 0b00000000);
 8004c02:	2100      	movs	r1, #0
 8004c04:	201d      	movs	r0, #29
 8004c06:	f000 f971 	bl	8004eec <nrf_write_reg>

	nrf_write_buf(NRF_REG_TX_ADDR, TX_ADDRESS, 5);
 8004c0a:	2205      	movs	r2, #5
 8004c0c:	4908      	ldr	r1, [pc, #32]	; (8004c30 <nrf_init+0xc0>)
 8004c0e:	2010      	movs	r0, #16
 8004c10:	f000 f99c 	bl	8004f4c <nrf_write_buf>
	nrf_write_buf(NRF_REG_RX_ADDR_P0, TX_ADDRESS, 5);
 8004c14:	2205      	movs	r2, #5
 8004c16:	4906      	ldr	r1, [pc, #24]	; (8004c30 <nrf_init+0xc0>)
 8004c18:	200a      	movs	r0, #10
 8004c1a:	f000 f997 	bl	8004f4c <nrf_write_buf>
	nrf_rx_mode();
 8004c1e:	f000 f837 	bl	8004c90 <nrf_rx_mode>
	 uint8_t buf1[5];
	 NRF24_Read_Buf(0x10,buf1,5);
	 sprintf(str1,"TX_ADDR: 0x%x, 0x%x, 0x%x, 0x%x, 0x%x" ,buf1[0],buf1[1],buf1[2],buf1[3],buf1[4]);
	 log_s(str1);*/

}
 8004c22:	bf00      	nop
 8004c24:	3708      	adds	r7, #8
 8004c26:	46bd      	mov	sp, r7
 8004c28:	bd80      	pop	{r7, pc}
 8004c2a:	bf00      	nop
 8004c2c:	200005d8 	.word	0x200005d8
 8004c30:	20000010 	.word	0x20000010

08004c34 <nrf_toggle_activate>:
void nrf_toggle_activate(void) {
 8004c34:	b580      	push	{r7, lr}
 8004c36:	af00      	add	r7, sp, #0
	dt[0] = NRF_CMD_ACTIVATE;
 8004c38:	4b12      	ldr	r3, [pc, #72]	; (8004c84 <nrf_toggle_activate+0x50>)
 8004c3a:	2250      	movs	r2, #80	; 0x50
 8004c3c:	701a      	strb	r2, [r3, #0]
	CSN(0);
 8004c3e:	2200      	movs	r2, #0
 8004c40:	2110      	movs	r1, #16
 8004c42:	4811      	ldr	r0, [pc, #68]	; (8004c88 <nrf_toggle_activate+0x54>)
 8004c44:	f001 f91a 	bl	8005e7c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_nrf_spi, dt, 1, 1000);
 8004c48:	4b10      	ldr	r3, [pc, #64]	; (8004c8c <nrf_toggle_activate+0x58>)
 8004c4a:	6818      	ldr	r0, [r3, #0]
 8004c4c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004c50:	2201      	movs	r2, #1
 8004c52:	490c      	ldr	r1, [pc, #48]	; (8004c84 <nrf_toggle_activate+0x50>)
 8004c54:	f004 fa51 	bl	80090fa <HAL_SPI_Transmit>
	DelayMicro(1);
 8004c58:	2001      	movs	r0, #1
 8004c5a:	f7ff ff69 	bl	8004b30 <DelayMicro>
	dt[0] = 0x73;
 8004c5e:	4b09      	ldr	r3, [pc, #36]	; (8004c84 <nrf_toggle_activate+0x50>)
 8004c60:	2273      	movs	r2, #115	; 0x73
 8004c62:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Transmit(_nrf_spi, dt, 1, 1000);
 8004c64:	4b09      	ldr	r3, [pc, #36]	; (8004c8c <nrf_toggle_activate+0x58>)
 8004c66:	6818      	ldr	r0, [r3, #0]
 8004c68:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004c6c:	2201      	movs	r2, #1
 8004c6e:	4905      	ldr	r1, [pc, #20]	; (8004c84 <nrf_toggle_activate+0x50>)
 8004c70:	f004 fa43 	bl	80090fa <HAL_SPI_Transmit>
	CSN(1);
 8004c74:	2201      	movs	r2, #1
 8004c76:	2110      	movs	r1, #16
 8004c78:	4803      	ldr	r0, [pc, #12]	; (8004c88 <nrf_toggle_activate+0x54>)
 8004c7a:	f001 f8ff 	bl	8005e7c <HAL_GPIO_WritePin>
}
 8004c7e:	bf00      	nop
 8004c80:	bd80      	pop	{r7, pc}
 8004c82:	bf00      	nop
 8004c84:	200005dc 	.word	0x200005dc
 8004c88:	40020000 	.word	0x40020000
 8004c8c:	200005d8 	.word	0x200005d8

08004c90 <nrf_rx_mode>:
void nrf_rx_mode(void) {
 8004c90:	b580      	push	{r7, lr}
 8004c92:	af00      	add	r7, sp, #0
	regval = 0;
 8004c94:	4b12      	ldr	r3, [pc, #72]	; (8004ce0 <nrf_rx_mode+0x50>)
 8004c96:	2200      	movs	r2, #0
 8004c98:	701a      	strb	r2, [r3, #0]
	regval = nrf_read_reg(NRF_REG_CONFIG);
 8004c9a:	2000      	movs	r0, #0
 8004c9c:	f000 f8ec 	bl	8004e78 <nrf_read_reg>
 8004ca0:	4603      	mov	r3, r0
 8004ca2:	461a      	mov	r2, r3
 8004ca4:	4b0e      	ldr	r3, [pc, #56]	; (8004ce0 <nrf_rx_mode+0x50>)
 8004ca6:	701a      	strb	r2, [r3, #0]
	regval |= (1 << NRF_BIT_PWR_UP) | (1 << NRF_BIT_PRIM_RX);
 8004ca8:	4b0d      	ldr	r3, [pc, #52]	; (8004ce0 <nrf_rx_mode+0x50>)
 8004caa:	781b      	ldrb	r3, [r3, #0]
 8004cac:	f043 0303 	orr.w	r3, r3, #3
 8004cb0:	b2da      	uxtb	r2, r3
 8004cb2:	4b0b      	ldr	r3, [pc, #44]	; (8004ce0 <nrf_rx_mode+0x50>)
 8004cb4:	701a      	strb	r2, [r3, #0]
	nrf_write_reg(NRF_REG_CONFIG, regval);
 8004cb6:	4b0a      	ldr	r3, [pc, #40]	; (8004ce0 <nrf_rx_mode+0x50>)
 8004cb8:	781b      	ldrb	r3, [r3, #0]
 8004cba:	4619      	mov	r1, r3
 8004cbc:	2000      	movs	r0, #0
 8004cbe:	f000 f915 	bl	8004eec <nrf_write_reg>
	CE(1);
 8004cc2:	2201      	movs	r2, #1
 8004cc4:	2110      	movs	r1, #16
 8004cc6:	4807      	ldr	r0, [pc, #28]	; (8004ce4 <nrf_rx_mode+0x54>)
 8004cc8:	f001 f8d8 	bl	8005e7c <HAL_GPIO_WritePin>
	DelayMicro(150);
 8004ccc:	2096      	movs	r0, #150	; 0x96
 8004cce:	f7ff ff2f 	bl	8004b30 <DelayMicro>
	nrf_flush_rx();
 8004cd2:	f000 f82b 	bl	8004d2c <nrf_flush_rx>
	nrf_flush_tx();
 8004cd6:	f000 f807 	bl	8004ce8 <nrf_flush_tx>
}
 8004cda:	bf00      	nop
 8004cdc:	bd80      	pop	{r7, pc}
 8004cde:	bf00      	nop
 8004ce0:	200005dd 	.word	0x200005dd
 8004ce4:	40020800 	.word	0x40020800

08004ce8 <nrf_flush_tx>:
void nrf_flush_tx() {
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	af00      	add	r7, sp, #0
	dt[0] = NRF_CMD_FLUSH_TX;
 8004cec:	4b0c      	ldr	r3, [pc, #48]	; (8004d20 <nrf_flush_tx+0x38>)
 8004cee:	22e1      	movs	r2, #225	; 0xe1
 8004cf0:	701a      	strb	r2, [r3, #0]
	CSN(0);
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	2110      	movs	r1, #16
 8004cf6:	480b      	ldr	r0, [pc, #44]	; (8004d24 <nrf_flush_tx+0x3c>)
 8004cf8:	f001 f8c0 	bl	8005e7c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_nrf_spi, &dt, 1, 1000);
 8004cfc:	4b0a      	ldr	r3, [pc, #40]	; (8004d28 <nrf_flush_tx+0x40>)
 8004cfe:	6818      	ldr	r0, [r3, #0]
 8004d00:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004d04:	2201      	movs	r2, #1
 8004d06:	4906      	ldr	r1, [pc, #24]	; (8004d20 <nrf_flush_tx+0x38>)
 8004d08:	f004 f9f7 	bl	80090fa <HAL_SPI_Transmit>
	DelayMicro(1);
 8004d0c:	2001      	movs	r0, #1
 8004d0e:	f7ff ff0f 	bl	8004b30 <DelayMicro>
	CSN(1);
 8004d12:	2201      	movs	r2, #1
 8004d14:	2110      	movs	r1, #16
 8004d16:	4803      	ldr	r0, [pc, #12]	; (8004d24 <nrf_flush_tx+0x3c>)
 8004d18:	f001 f8b0 	bl	8005e7c <HAL_GPIO_WritePin>
}
 8004d1c:	bf00      	nop
 8004d1e:	bd80      	pop	{r7, pc}
 8004d20:	200005dc 	.word	0x200005dc
 8004d24:	40020000 	.word	0x40020000
 8004d28:	200005d8 	.word	0x200005d8

08004d2c <nrf_flush_rx>:
void nrf_flush_rx() {
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	af00      	add	r7, sp, #0
	dt[0] = NRF_CMD_FLUSH_RX;
 8004d30:	4b0c      	ldr	r3, [pc, #48]	; (8004d64 <nrf_flush_rx+0x38>)
 8004d32:	22e2      	movs	r2, #226	; 0xe2
 8004d34:	701a      	strb	r2, [r3, #0]
	CSN(0);
 8004d36:	2200      	movs	r2, #0
 8004d38:	2110      	movs	r1, #16
 8004d3a:	480b      	ldr	r0, [pc, #44]	; (8004d68 <nrf_flush_rx+0x3c>)
 8004d3c:	f001 f89e 	bl	8005e7c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_nrf_spi, &dt, 1, 1000);
 8004d40:	4b0a      	ldr	r3, [pc, #40]	; (8004d6c <nrf_flush_rx+0x40>)
 8004d42:	6818      	ldr	r0, [r3, #0]
 8004d44:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004d48:	2201      	movs	r2, #1
 8004d4a:	4906      	ldr	r1, [pc, #24]	; (8004d64 <nrf_flush_rx+0x38>)
 8004d4c:	f004 f9d5 	bl	80090fa <HAL_SPI_Transmit>
	DelayMicro(1);
 8004d50:	2001      	movs	r0, #1
 8004d52:	f7ff feed 	bl	8004b30 <DelayMicro>
	CSN(1);
 8004d56:	2201      	movs	r2, #1
 8004d58:	2110      	movs	r1, #16
 8004d5a:	4803      	ldr	r0, [pc, #12]	; (8004d68 <nrf_flush_rx+0x3c>)
 8004d5c:	f001 f88e 	bl	8005e7c <HAL_GPIO_WritePin>
}
 8004d60:	bf00      	nop
 8004d62:	bd80      	pop	{r7, pc}
 8004d64:	200005dc 	.word	0x200005dc
 8004d68:	40020000 	.word	0x40020000
 8004d6c:	200005d8 	.word	0x200005d8

08004d70 <nrf_tx_mode>:
void nrf_tx_mode() {
 8004d70:	b580      	push	{r7, lr}
 8004d72:	af00      	add	r7, sp, #0
	nrf_write_buf(NRF_REG_TX_ADDR, TX_ADDRESS, 5);
 8004d74:	2205      	movs	r2, #5
 8004d76:	4915      	ldr	r1, [pc, #84]	; (8004dcc <nrf_tx_mode+0x5c>)
 8004d78:	2010      	movs	r0, #16
 8004d7a:	f000 f8e7 	bl	8004f4c <nrf_write_buf>
	CE(0);
 8004d7e:	2200      	movs	r2, #0
 8004d80:	2110      	movs	r1, #16
 8004d82:	4813      	ldr	r0, [pc, #76]	; (8004dd0 <nrf_tx_mode+0x60>)
 8004d84:	f001 f87a 	bl	8005e7c <HAL_GPIO_WritePin>
	nrf_flush_rx();
 8004d88:	f7ff ffd0 	bl	8004d2c <nrf_flush_rx>
	nrf_flush_tx();
 8004d8c:	f7ff ffac 	bl	8004ce8 <nrf_flush_tx>
	regval = nrf_read_reg(NRF_REG_CONFIG);
 8004d90:	2000      	movs	r0, #0
 8004d92:	f000 f871 	bl	8004e78 <nrf_read_reg>
 8004d96:	4603      	mov	r3, r0
 8004d98:	461a      	mov	r2, r3
 8004d9a:	4b0e      	ldr	r3, [pc, #56]	; (8004dd4 <nrf_tx_mode+0x64>)
 8004d9c:	701a      	strb	r2, [r3, #0]
	regval |= (1 << NRF_BIT_PWR_UP);
 8004d9e:	4b0d      	ldr	r3, [pc, #52]	; (8004dd4 <nrf_tx_mode+0x64>)
 8004da0:	781b      	ldrb	r3, [r3, #0]
 8004da2:	f043 0302 	orr.w	r3, r3, #2
 8004da6:	b2da      	uxtb	r2, r3
 8004da8:	4b0a      	ldr	r3, [pc, #40]	; (8004dd4 <nrf_tx_mode+0x64>)
 8004daa:	701a      	strb	r2, [r3, #0]
	regval &= ~(1 << NRF_BIT_PRIM_RX);
 8004dac:	4b09      	ldr	r3, [pc, #36]	; (8004dd4 <nrf_tx_mode+0x64>)
 8004dae:	781b      	ldrb	r3, [r3, #0]
 8004db0:	f023 0301 	bic.w	r3, r3, #1
 8004db4:	b2da      	uxtb	r2, r3
 8004db6:	4b07      	ldr	r3, [pc, #28]	; (8004dd4 <nrf_tx_mode+0x64>)
 8004db8:	701a      	strb	r2, [r3, #0]
	nrf_write_reg(0x00, regval);
 8004dba:	4b06      	ldr	r3, [pc, #24]	; (8004dd4 <nrf_tx_mode+0x64>)
 8004dbc:	781b      	ldrb	r3, [r3, #0]
 8004dbe:	4619      	mov	r1, r3
 8004dc0:	2000      	movs	r0, #0
 8004dc2:	f000 f893 	bl	8004eec <nrf_write_reg>
}
 8004dc6:	bf00      	nop
 8004dc8:	bd80      	pop	{r7, pc}
 8004dca:	bf00      	nop
 8004dcc:	20000010 	.word	0x20000010
 8004dd0:	40020800 	.word	0x40020800
 8004dd4:	200005dd 	.word	0x200005dd

08004dd8 <nrf_send>:
void nrf_send(uint8_t *pBuf) {
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b084      	sub	sp, #16
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
	uint8_t status = 0x00, regval = 0x00;
 8004de0:	2300      	movs	r3, #0
 8004de2:	73fb      	strb	r3, [r7, #15]
 8004de4:	2300      	movs	r3, #0
 8004de6:	73bb      	strb	r3, [r7, #14]
	nrf_tx_mode();
 8004de8:	f7ff ffc2 	bl	8004d70 <nrf_tx_mode>
	nrf_write_reg(NRF_REG_STATUS, 0b00110000);
 8004dec:	2130      	movs	r1, #48	; 0x30
 8004dee:	2007      	movs	r0, #7
 8004df0:	f000 f87c 	bl	8004eec <nrf_write_reg>
	DelayMicro(150);
 8004df4:	2096      	movs	r0, #150	; 0x96
 8004df6:	f7ff fe9b 	bl	8004b30 <DelayMicro>
	nrf_write_buf(NRF_CMD_W_TX_PAYLOAD, pBuf, 32);
 8004dfa:	2220      	movs	r2, #32
 8004dfc:	6879      	ldr	r1, [r7, #4]
 8004dfe:	20a0      	movs	r0, #160	; 0xa0
 8004e00:	f000 f8a4 	bl	8004f4c <nrf_write_buf>
	CE(1);
 8004e04:	2201      	movs	r2, #1
 8004e06:	2110      	movs	r1, #16
 8004e08:	4819      	ldr	r0, [pc, #100]	; (8004e70 <nrf_send+0x98>)
 8004e0a:	f001 f837 	bl	8005e7c <HAL_GPIO_WritePin>
	DelayMicro(15);
 8004e0e:	200f      	movs	r0, #15
 8004e10:	f7ff fe8e 	bl	8004b30 <DelayMicro>
	while((GPIO_PinState)IRQ == GPIO_PIN_SET) {}
 8004e14:	bf00      	nop
 8004e16:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004e1a:	4816      	ldr	r0, [pc, #88]	; (8004e74 <nrf_send+0x9c>)
 8004e1c:	f001 f816 	bl	8005e4c <HAL_GPIO_ReadPin>
 8004e20:	4603      	mov	r3, r0
 8004e22:	2b01      	cmp	r3, #1
 8004e24:	d0f7      	beq.n	8004e16 <nrf_send+0x3e>
	CE(0);
 8004e26:	2200      	movs	r2, #0
 8004e28:	2110      	movs	r1, #16
 8004e2a:	4811      	ldr	r0, [pc, #68]	; (8004e70 <nrf_send+0x98>)
 8004e2c:	f001 f826 	bl	8005e7c <HAL_GPIO_WritePin>
	status = nrf_read_reg(NRF_REG_STATUS);
 8004e30:	2007      	movs	r0, #7
 8004e32:	f000 f821 	bl	8004e78 <nrf_read_reg>
 8004e36:	4603      	mov	r3, r0
 8004e38:	73fb      	strb	r3, [r7, #15]
	if (status & NRF_BIT_CONFIG_TX_DS) //tx_ds == 0x20
 8004e3a:	7bfb      	ldrb	r3, [r7, #15]
 8004e3c:	f003 0320 	and.w	r3, r3, #32
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d004      	beq.n	8004e4e <nrf_send+0x76>
	{
		nrf_write_reg(NRF_REG_STATUS, 0x20);
 8004e44:	2120      	movs	r1, #32
 8004e46:	2007      	movs	r0, #7
 8004e48:	f000 f850 	bl	8004eec <nrf_write_reg>
 8004e4c:	e00a      	b.n	8004e64 <nrf_send+0x8c>
	} else if (status & NRF_BIT_CONFIG_MAX_RT) {
 8004e4e:	7bfb      	ldrb	r3, [r7, #15]
 8004e50:	f003 0310 	and.w	r3, r3, #16
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d005      	beq.n	8004e64 <nrf_send+0x8c>
		nrf_write_reg(NRF_REG_STATUS, 0x10);
 8004e58:	2110      	movs	r1, #16
 8004e5a:	2007      	movs	r0, #7
 8004e5c:	f000 f846 	bl	8004eec <nrf_write_reg>
		nrf_flush_tx();
 8004e60:	f7ff ff42 	bl	8004ce8 <nrf_flush_tx>
	}
	nrf_rx_mode();
 8004e64:	f7ff ff14 	bl	8004c90 <nrf_rx_mode>
}
 8004e68:	bf00      	nop
 8004e6a:	3710      	adds	r7, #16
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	bd80      	pop	{r7, pc}
 8004e70:	40020800 	.word	0x40020800
 8004e74:	40020400 	.word	0x40020400

08004e78 <nrf_read_reg>:
uint8_t _read_data = 0;
uint8_t nrf_read_reg(uint8_t addr) {
 8004e78:	b580      	push	{r7, lr}
 8004e7a:	b084      	sub	sp, #16
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	4603      	mov	r3, r0
 8004e80:	71fb      	strb	r3, [r7, #7]
	_read_data = 0;
 8004e82:	4b17      	ldr	r3, [pc, #92]	; (8004ee0 <nrf_read_reg+0x68>)
 8004e84:	2200      	movs	r2, #0
 8004e86:	701a      	strb	r2, [r3, #0]
	uint8_t cmd = 0xFF;
 8004e88:	23ff      	movs	r3, #255	; 0xff
 8004e8a:	73fb      	strb	r3, [r7, #15]
	CSN(0);
 8004e8c:	2200      	movs	r2, #0
 8004e8e:	2110      	movs	r1, #16
 8004e90:	4814      	ldr	r0, [pc, #80]	; (8004ee4 <nrf_read_reg+0x6c>)
 8004e92:	f000 fff3 	bl	8005e7c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_nrf_spi, &addr, 1, 1000);
 8004e96:	4b14      	ldr	r3, [pc, #80]	; (8004ee8 <nrf_read_reg+0x70>)
 8004e98:	6818      	ldr	r0, [r3, #0]
 8004e9a:	1df9      	adds	r1, r7, #7
 8004e9c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004ea0:	2201      	movs	r2, #1
 8004ea2:	f004 f92a 	bl	80090fa <HAL_SPI_Transmit>
	HAL_SPI_Transmit(_nrf_spi, &cmd, 1, 1000);
 8004ea6:	4b10      	ldr	r3, [pc, #64]	; (8004ee8 <nrf_read_reg+0x70>)
 8004ea8:	6818      	ldr	r0, [r3, #0]
 8004eaa:	f107 010f 	add.w	r1, r7, #15
 8004eae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004eb2:	2201      	movs	r2, #1
 8004eb4:	f004 f921 	bl	80090fa <HAL_SPI_Transmit>
	HAL_SPI_Receive(_nrf_spi, &_read_data, 1, 1000);
 8004eb8:	4b0b      	ldr	r3, [pc, #44]	; (8004ee8 <nrf_read_reg+0x70>)
 8004eba:	6818      	ldr	r0, [r3, #0]
 8004ebc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004ec0:	2201      	movs	r2, #1
 8004ec2:	4907      	ldr	r1, [pc, #28]	; (8004ee0 <nrf_read_reg+0x68>)
 8004ec4:	f004 fa55 	bl	8009372 <HAL_SPI_Receive>
	CSN(1);
 8004ec8:	2201      	movs	r2, #1
 8004eca:	2110      	movs	r1, #16
 8004ecc:	4805      	ldr	r0, [pc, #20]	; (8004ee4 <nrf_read_reg+0x6c>)
 8004ece:	f000 ffd5 	bl	8005e7c <HAL_GPIO_WritePin>
	return _read_data;
 8004ed2:	4b03      	ldr	r3, [pc, #12]	; (8004ee0 <nrf_read_reg+0x68>)
 8004ed4:	781b      	ldrb	r3, [r3, #0]

}
 8004ed6:	4618      	mov	r0, r3
 8004ed8:	3710      	adds	r7, #16
 8004eda:	46bd      	mov	sp, r7
 8004edc:	bd80      	pop	{r7, pc}
 8004ede:	bf00      	nop
 8004ee0:	200005de 	.word	0x200005de
 8004ee4:	40020000 	.word	0x40020000
 8004ee8:	200005d8 	.word	0x200005d8

08004eec <nrf_write_reg>:
void nrf_write_reg(uint8_t addr, uint8_t dt) {
 8004eec:	b580      	push	{r7, lr}
 8004eee:	b082      	sub	sp, #8
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	4603      	mov	r3, r0
 8004ef4:	460a      	mov	r2, r1
 8004ef6:	71fb      	strb	r3, [r7, #7]
 8004ef8:	4613      	mov	r3, r2
 8004efa:	71bb      	strb	r3, [r7, #6]

	CSN(0);
 8004efc:	2200      	movs	r2, #0
 8004efe:	2110      	movs	r1, #16
 8004f00:	4810      	ldr	r0, [pc, #64]	; (8004f44 <nrf_write_reg+0x58>)
 8004f02:	f000 ffbb 	bl	8005e7c <HAL_GPIO_WritePin>
	addr |= NRF_CMD_W_REGISTER;
 8004f06:	79fb      	ldrb	r3, [r7, #7]
 8004f08:	f043 0320 	orr.w	r3, r3, #32
 8004f0c:	b2db      	uxtb	r3, r3
 8004f0e:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(_nrf_spi, &addr, 1, 1000);
 8004f10:	4b0d      	ldr	r3, [pc, #52]	; (8004f48 <nrf_write_reg+0x5c>)
 8004f12:	6818      	ldr	r0, [r3, #0]
 8004f14:	1df9      	adds	r1, r7, #7
 8004f16:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004f1a:	2201      	movs	r2, #1
 8004f1c:	f004 f8ed 	bl	80090fa <HAL_SPI_Transmit>
	HAL_SPI_Transmit(_nrf_spi, &dt, 1, 1000);
 8004f20:	4b09      	ldr	r3, [pc, #36]	; (8004f48 <nrf_write_reg+0x5c>)
 8004f22:	6818      	ldr	r0, [r3, #0]
 8004f24:	1db9      	adds	r1, r7, #6
 8004f26:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004f2a:	2201      	movs	r2, #1
 8004f2c:	f004 f8e5 	bl	80090fa <HAL_SPI_Transmit>
	CSN(1);
 8004f30:	2201      	movs	r2, #1
 8004f32:	2110      	movs	r1, #16
 8004f34:	4803      	ldr	r0, [pc, #12]	; (8004f44 <nrf_write_reg+0x58>)
 8004f36:	f000 ffa1 	bl	8005e7c <HAL_GPIO_WritePin>

}
 8004f3a:	bf00      	nop
 8004f3c:	3708      	adds	r7, #8
 8004f3e:	46bd      	mov	sp, r7
 8004f40:	bd80      	pop	{r7, pc}
 8004f42:	bf00      	nop
 8004f44:	40020000 	.word	0x40020000
 8004f48:	200005d8 	.word	0x200005d8

08004f4c <nrf_write_buf>:
	HAL_SPI_Transmit(_nrf_spi, &addr, 1, 1000);
	HAL_SPI_Receive(_nrf_spi, pBuf, bytes, 1000);
	CSN(1);
}

void nrf_write_buf(uint8_t addr, uint8_t *pBuf, uint8_t bytes) {
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	b082      	sub	sp, #8
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	4603      	mov	r3, r0
 8004f54:	6039      	str	r1, [r7, #0]
 8004f56:	71fb      	strb	r3, [r7, #7]
 8004f58:	4613      	mov	r3, r2
 8004f5a:	71bb      	strb	r3, [r7, #6]
	addr |= NRF_CMD_W_REGISTER;
 8004f5c:	79fb      	ldrb	r3, [r7, #7]
 8004f5e:	f043 0320 	orr.w	r3, r3, #32
 8004f62:	b2db      	uxtb	r3, r3
 8004f64:	71fb      	strb	r3, [r7, #7]
	CSN(0);
 8004f66:	2200      	movs	r2, #0
 8004f68:	2110      	movs	r1, #16
 8004f6a:	480e      	ldr	r0, [pc, #56]	; (8004fa4 <nrf_write_buf+0x58>)
 8004f6c:	f000 ff86 	bl	8005e7c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_nrf_spi, &addr, 1, 1000);
 8004f70:	4b0d      	ldr	r3, [pc, #52]	; (8004fa8 <nrf_write_buf+0x5c>)
 8004f72:	6818      	ldr	r0, [r3, #0]
 8004f74:	1df9      	adds	r1, r7, #7
 8004f76:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004f7a:	2201      	movs	r2, #1
 8004f7c:	f004 f8bd 	bl	80090fa <HAL_SPI_Transmit>
	HAL_SPI_Transmit(_nrf_spi, pBuf, bytes, 1000);
 8004f80:	4b09      	ldr	r3, [pc, #36]	; (8004fa8 <nrf_write_buf+0x5c>)
 8004f82:	6818      	ldr	r0, [r3, #0]
 8004f84:	79bb      	ldrb	r3, [r7, #6]
 8004f86:	b29a      	uxth	r2, r3
 8004f88:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004f8c:	6839      	ldr	r1, [r7, #0]
 8004f8e:	f004 f8b4 	bl	80090fa <HAL_SPI_Transmit>
	CSN(1);
 8004f92:	2201      	movs	r2, #1
 8004f94:	2110      	movs	r1, #16
 8004f96:	4803      	ldr	r0, [pc, #12]	; (8004fa4 <nrf_write_buf+0x58>)
 8004f98:	f000 ff70 	bl	8005e7c <HAL_GPIO_WritePin>
}
 8004f9c:	bf00      	nop
 8004f9e:	3708      	adds	r7, #8
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	bd80      	pop	{r7, pc}
 8004fa4:	40020000 	.word	0x40020000
 8004fa8:	200005d8 	.word	0x200005d8

08004fac <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004fac:	b480      	push	{r7}
 8004fae:	b083      	sub	sp, #12
 8004fb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004fb2:	2300      	movs	r3, #0
 8004fb4:	607b      	str	r3, [r7, #4]
 8004fb6:	4b10      	ldr	r3, [pc, #64]	; (8004ff8 <HAL_MspInit+0x4c>)
 8004fb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fba:	4a0f      	ldr	r2, [pc, #60]	; (8004ff8 <HAL_MspInit+0x4c>)
 8004fbc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004fc0:	6453      	str	r3, [r2, #68]	; 0x44
 8004fc2:	4b0d      	ldr	r3, [pc, #52]	; (8004ff8 <HAL_MspInit+0x4c>)
 8004fc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fc6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004fca:	607b      	str	r3, [r7, #4]
 8004fcc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004fce:	2300      	movs	r3, #0
 8004fd0:	603b      	str	r3, [r7, #0]
 8004fd2:	4b09      	ldr	r3, [pc, #36]	; (8004ff8 <HAL_MspInit+0x4c>)
 8004fd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fd6:	4a08      	ldr	r2, [pc, #32]	; (8004ff8 <HAL_MspInit+0x4c>)
 8004fd8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004fdc:	6413      	str	r3, [r2, #64]	; 0x40
 8004fde:	4b06      	ldr	r3, [pc, #24]	; (8004ff8 <HAL_MspInit+0x4c>)
 8004fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fe2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004fe6:	603b      	str	r3, [r7, #0]
 8004fe8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004fea:	bf00      	nop
 8004fec:	370c      	adds	r7, #12
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff4:	4770      	bx	lr
 8004ff6:	bf00      	nop
 8004ff8:	40023800 	.word	0x40023800

08004ffc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	b08a      	sub	sp, #40	; 0x28
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005004:	f107 0314 	add.w	r3, r7, #20
 8005008:	2200      	movs	r2, #0
 800500a:	601a      	str	r2, [r3, #0]
 800500c:	605a      	str	r2, [r3, #4]
 800500e:	609a      	str	r2, [r3, #8]
 8005010:	60da      	str	r2, [r3, #12]
 8005012:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	4a20      	ldr	r2, [pc, #128]	; (800509c <HAL_I2C_MspInit+0xa0>)
 800501a:	4293      	cmp	r3, r2
 800501c:	d139      	bne.n	8005092 <HAL_I2C_MspInit+0x96>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */
  __HAL_RCC_I2C1_CLK_ENABLE();
 800501e:	2300      	movs	r3, #0
 8005020:	613b      	str	r3, [r7, #16]
 8005022:	4b1f      	ldr	r3, [pc, #124]	; (80050a0 <HAL_I2C_MspInit+0xa4>)
 8005024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005026:	4a1e      	ldr	r2, [pc, #120]	; (80050a0 <HAL_I2C_MspInit+0xa4>)
 8005028:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800502c:	6413      	str	r3, [r2, #64]	; 0x40
 800502e:	4b1c      	ldr	r3, [pc, #112]	; (80050a0 <HAL_I2C_MspInit+0xa4>)
 8005030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005032:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005036:	613b      	str	r3, [r7, #16]
 8005038:	693b      	ldr	r3, [r7, #16]
  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800503a:	2300      	movs	r3, #0
 800503c:	60fb      	str	r3, [r7, #12]
 800503e:	4b18      	ldr	r3, [pc, #96]	; (80050a0 <HAL_I2C_MspInit+0xa4>)
 8005040:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005042:	4a17      	ldr	r2, [pc, #92]	; (80050a0 <HAL_I2C_MspInit+0xa4>)
 8005044:	f043 0302 	orr.w	r3, r3, #2
 8005048:	6313      	str	r3, [r2, #48]	; 0x30
 800504a:	4b15      	ldr	r3, [pc, #84]	; (80050a0 <HAL_I2C_MspInit+0xa4>)
 800504c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800504e:	f003 0302 	and.w	r3, r3, #2
 8005052:	60fb      	str	r3, [r7, #12]
 8005054:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005056:	23c0      	movs	r3, #192	; 0xc0
 8005058:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800505a:	2312      	movs	r3, #18
 800505c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800505e:	2300      	movs	r3, #0
 8005060:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005062:	2303      	movs	r3, #3
 8005064:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8005066:	2304      	movs	r3, #4
 8005068:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800506a:	f107 0314 	add.w	r3, r7, #20
 800506e:	4619      	mov	r1, r3
 8005070:	480c      	ldr	r0, [pc, #48]	; (80050a4 <HAL_I2C_MspInit+0xa8>)
 8005072:	f000 fc83 	bl	800597c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8005076:	2300      	movs	r3, #0
 8005078:	60bb      	str	r3, [r7, #8]
 800507a:	4b09      	ldr	r3, [pc, #36]	; (80050a0 <HAL_I2C_MspInit+0xa4>)
 800507c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800507e:	4a08      	ldr	r2, [pc, #32]	; (80050a0 <HAL_I2C_MspInit+0xa4>)
 8005080:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005084:	6413      	str	r3, [r2, #64]	; 0x40
 8005086:	4b06      	ldr	r3, [pc, #24]	; (80050a0 <HAL_I2C_MspInit+0xa4>)
 8005088:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800508a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800508e:	60bb      	str	r3, [r7, #8]
 8005090:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8005092:	bf00      	nop
 8005094:	3728      	adds	r7, #40	; 0x28
 8005096:	46bd      	mov	sp, r7
 8005098:	bd80      	pop	{r7, pc}
 800509a:	bf00      	nop
 800509c:	40005400 	.word	0x40005400
 80050a0:	40023800 	.word	0x40023800
 80050a4:	40020400 	.word	0x40020400

080050a8 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 80050a8:	b580      	push	{r7, lr}
 80050aa:	b082      	sub	sp, #8
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	4a0a      	ldr	r2, [pc, #40]	; (80050e0 <HAL_I2C_MspDeInit+0x38>)
 80050b6:	4293      	cmp	r3, r2
 80050b8:	d10d      	bne.n	80050d6 <HAL_I2C_MspDeInit+0x2e>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 80050ba:	4b0a      	ldr	r3, [pc, #40]	; (80050e4 <HAL_I2C_MspDeInit+0x3c>)
 80050bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050be:	4a09      	ldr	r2, [pc, #36]	; (80050e4 <HAL_I2C_MspDeInit+0x3c>)
 80050c0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80050c4:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 80050c6:	2140      	movs	r1, #64	; 0x40
 80050c8:	4807      	ldr	r0, [pc, #28]	; (80050e8 <HAL_I2C_MspDeInit+0x40>)
 80050ca:	f000 fddb 	bl	8005c84 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 80050ce:	2180      	movs	r1, #128	; 0x80
 80050d0:	4805      	ldr	r0, [pc, #20]	; (80050e8 <HAL_I2C_MspDeInit+0x40>)
 80050d2:	f000 fdd7 	bl	8005c84 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 80050d6:	bf00      	nop
 80050d8:	3708      	adds	r7, #8
 80050da:	46bd      	mov	sp, r7
 80050dc:	bd80      	pop	{r7, pc}
 80050de:	bf00      	nop
 80050e0:	40005400 	.word	0x40005400
 80050e4:	40023800 	.word	0x40023800
 80050e8:	40020400 	.word	0x40020400

080050ec <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 80050ec:	b580      	push	{r7, lr}
 80050ee:	b08a      	sub	sp, #40	; 0x28
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80050f4:	f107 0314 	add.w	r3, r7, #20
 80050f8:	2200      	movs	r2, #0
 80050fa:	601a      	str	r2, [r3, #0]
 80050fc:	605a      	str	r2, [r3, #4]
 80050fe:	609a      	str	r2, [r3, #8]
 8005100:	60da      	str	r2, [r3, #12]
 8005102:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	4a31      	ldr	r2, [pc, #196]	; (80051d0 <HAL_SD_MspInit+0xe4>)
 800510a:	4293      	cmp	r3, r2
 800510c:	d15b      	bne.n	80051c6 <HAL_SD_MspInit+0xda>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 800510e:	2300      	movs	r3, #0
 8005110:	613b      	str	r3, [r7, #16]
 8005112:	4b30      	ldr	r3, [pc, #192]	; (80051d4 <HAL_SD_MspInit+0xe8>)
 8005114:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005116:	4a2f      	ldr	r2, [pc, #188]	; (80051d4 <HAL_SD_MspInit+0xe8>)
 8005118:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800511c:	6453      	str	r3, [r2, #68]	; 0x44
 800511e:	4b2d      	ldr	r3, [pc, #180]	; (80051d4 <HAL_SD_MspInit+0xe8>)
 8005120:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005122:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005126:	613b      	str	r3, [r7, #16]
 8005128:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800512a:	2300      	movs	r3, #0
 800512c:	60fb      	str	r3, [r7, #12]
 800512e:	4b29      	ldr	r3, [pc, #164]	; (80051d4 <HAL_SD_MspInit+0xe8>)
 8005130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005132:	4a28      	ldr	r2, [pc, #160]	; (80051d4 <HAL_SD_MspInit+0xe8>)
 8005134:	f043 0304 	orr.w	r3, r3, #4
 8005138:	6313      	str	r3, [r2, #48]	; 0x30
 800513a:	4b26      	ldr	r3, [pc, #152]	; (80051d4 <HAL_SD_MspInit+0xe8>)
 800513c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800513e:	f003 0304 	and.w	r3, r3, #4
 8005142:	60fb      	str	r3, [r7, #12]
 8005144:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005146:	2300      	movs	r3, #0
 8005148:	60bb      	str	r3, [r7, #8]
 800514a:	4b22      	ldr	r3, [pc, #136]	; (80051d4 <HAL_SD_MspInit+0xe8>)
 800514c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800514e:	4a21      	ldr	r2, [pc, #132]	; (80051d4 <HAL_SD_MspInit+0xe8>)
 8005150:	f043 0308 	orr.w	r3, r3, #8
 8005154:	6313      	str	r3, [r2, #48]	; 0x30
 8005156:	4b1f      	ldr	r3, [pc, #124]	; (80051d4 <HAL_SD_MspInit+0xe8>)
 8005158:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800515a:	f003 0308 	and.w	r3, r3, #8
 800515e:	60bb      	str	r3, [r7, #8]
 8005160:	68bb      	ldr	r3, [r7, #8]
    /**SDIO GPIO Configuration
    PC8     ------> SDIO_D0
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8005162:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005166:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005168:	2302      	movs	r3, #2
 800516a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800516c:	2301      	movs	r3, #1
 800516e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005170:	2303      	movs	r3, #3
 8005172:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8005174:	230c      	movs	r3, #12
 8005176:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005178:	f107 0314 	add.w	r3, r7, #20
 800517c:	4619      	mov	r1, r3
 800517e:	4816      	ldr	r0, [pc, #88]	; (80051d8 <HAL_SD_MspInit+0xec>)
 8005180:	f000 fbfc 	bl	800597c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8005184:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005188:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800518a:	2302      	movs	r3, #2
 800518c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800518e:	2300      	movs	r3, #0
 8005190:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005192:	2303      	movs	r3, #3
 8005194:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8005196:	230c      	movs	r3, #12
 8005198:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800519a:	f107 0314 	add.w	r3, r7, #20
 800519e:	4619      	mov	r1, r3
 80051a0:	480d      	ldr	r0, [pc, #52]	; (80051d8 <HAL_SD_MspInit+0xec>)
 80051a2:	f000 fbeb 	bl	800597c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80051a6:	2304      	movs	r3, #4
 80051a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80051aa:	2302      	movs	r3, #2
 80051ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80051ae:	2301      	movs	r3, #1
 80051b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80051b2:	2303      	movs	r3, #3
 80051b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80051b6:	230c      	movs	r3, #12
 80051b8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80051ba:	f107 0314 	add.w	r3, r7, #20
 80051be:	4619      	mov	r1, r3
 80051c0:	4806      	ldr	r0, [pc, #24]	; (80051dc <HAL_SD_MspInit+0xf0>)
 80051c2:	f000 fbdb 	bl	800597c <HAL_GPIO_Init>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 80051c6:	bf00      	nop
 80051c8:	3728      	adds	r7, #40	; 0x28
 80051ca:	46bd      	mov	sp, r7
 80051cc:	bd80      	pop	{r7, pc}
 80051ce:	bf00      	nop
 80051d0:	40012c00 	.word	0x40012c00
 80051d4:	40023800 	.word	0x40023800
 80051d8:	40020800 	.word	0x40020800
 80051dc:	40020c00 	.word	0x40020c00

080051e0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80051e0:	b580      	push	{r7, lr}
 80051e2:	b08a      	sub	sp, #40	; 0x28
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80051e8:	f107 0314 	add.w	r3, r7, #20
 80051ec:	2200      	movs	r2, #0
 80051ee:	601a      	str	r2, [r3, #0]
 80051f0:	605a      	str	r2, [r3, #4]
 80051f2:	609a      	str	r2, [r3, #8]
 80051f4:	60da      	str	r2, [r3, #12]
 80051f6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	4a19      	ldr	r2, [pc, #100]	; (8005264 <HAL_SPI_MspInit+0x84>)
 80051fe:	4293      	cmp	r3, r2
 8005200:	d12b      	bne.n	800525a <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8005202:	2300      	movs	r3, #0
 8005204:	613b      	str	r3, [r7, #16]
 8005206:	4b18      	ldr	r3, [pc, #96]	; (8005268 <HAL_SPI_MspInit+0x88>)
 8005208:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800520a:	4a17      	ldr	r2, [pc, #92]	; (8005268 <HAL_SPI_MspInit+0x88>)
 800520c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005210:	6453      	str	r3, [r2, #68]	; 0x44
 8005212:	4b15      	ldr	r3, [pc, #84]	; (8005268 <HAL_SPI_MspInit+0x88>)
 8005214:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005216:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800521a:	613b      	str	r3, [r7, #16]
 800521c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800521e:	2300      	movs	r3, #0
 8005220:	60fb      	str	r3, [r7, #12]
 8005222:	4b11      	ldr	r3, [pc, #68]	; (8005268 <HAL_SPI_MspInit+0x88>)
 8005224:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005226:	4a10      	ldr	r2, [pc, #64]	; (8005268 <HAL_SPI_MspInit+0x88>)
 8005228:	f043 0301 	orr.w	r3, r3, #1
 800522c:	6313      	str	r3, [r2, #48]	; 0x30
 800522e:	4b0e      	ldr	r3, [pc, #56]	; (8005268 <HAL_SPI_MspInit+0x88>)
 8005230:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005232:	f003 0301 	and.w	r3, r3, #1
 8005236:	60fb      	str	r3, [r7, #12]
 8005238:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800523a:	23e0      	movs	r3, #224	; 0xe0
 800523c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800523e:	2302      	movs	r3, #2
 8005240:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005242:	2300      	movs	r3, #0
 8005244:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005246:	2303      	movs	r3, #3
 8005248:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800524a:	2305      	movs	r3, #5
 800524c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800524e:	f107 0314 	add.w	r3, r7, #20
 8005252:	4619      	mov	r1, r3
 8005254:	4805      	ldr	r0, [pc, #20]	; (800526c <HAL_SPI_MspInit+0x8c>)
 8005256:	f000 fb91 	bl	800597c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800525a:	bf00      	nop
 800525c:	3728      	adds	r7, #40	; 0x28
 800525e:	46bd      	mov	sp, r7
 8005260:	bd80      	pop	{r7, pc}
 8005262:	bf00      	nop
 8005264:	40013000 	.word	0x40013000
 8005268:	40023800 	.word	0x40023800
 800526c:	40020000 	.word	0x40020000

08005270 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005270:	b480      	push	{r7}
 8005272:	b085      	sub	sp, #20
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005280:	d10e      	bne.n	80052a0 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005282:	2300      	movs	r3, #0
 8005284:	60fb      	str	r3, [r7, #12]
 8005286:	4b13      	ldr	r3, [pc, #76]	; (80052d4 <HAL_TIM_Base_MspInit+0x64>)
 8005288:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800528a:	4a12      	ldr	r2, [pc, #72]	; (80052d4 <HAL_TIM_Base_MspInit+0x64>)
 800528c:	f043 0301 	orr.w	r3, r3, #1
 8005290:	6413      	str	r3, [r2, #64]	; 0x40
 8005292:	4b10      	ldr	r3, [pc, #64]	; (80052d4 <HAL_TIM_Base_MspInit+0x64>)
 8005294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005296:	f003 0301 	and.w	r3, r3, #1
 800529a:	60fb      	str	r3, [r7, #12]
 800529c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800529e:	e012      	b.n	80052c6 <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM3)
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	4a0c      	ldr	r2, [pc, #48]	; (80052d8 <HAL_TIM_Base_MspInit+0x68>)
 80052a6:	4293      	cmp	r3, r2
 80052a8:	d10d      	bne.n	80052c6 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80052aa:	2300      	movs	r3, #0
 80052ac:	60bb      	str	r3, [r7, #8]
 80052ae:	4b09      	ldr	r3, [pc, #36]	; (80052d4 <HAL_TIM_Base_MspInit+0x64>)
 80052b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052b2:	4a08      	ldr	r2, [pc, #32]	; (80052d4 <HAL_TIM_Base_MspInit+0x64>)
 80052b4:	f043 0302 	orr.w	r3, r3, #2
 80052b8:	6413      	str	r3, [r2, #64]	; 0x40
 80052ba:	4b06      	ldr	r3, [pc, #24]	; (80052d4 <HAL_TIM_Base_MspInit+0x64>)
 80052bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052be:	f003 0302 	and.w	r3, r3, #2
 80052c2:	60bb      	str	r3, [r7, #8]
 80052c4:	68bb      	ldr	r3, [r7, #8]
}
 80052c6:	bf00      	nop
 80052c8:	3714      	adds	r7, #20
 80052ca:	46bd      	mov	sp, r7
 80052cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d0:	4770      	bx	lr
 80052d2:	bf00      	nop
 80052d4:	40023800 	.word	0x40023800
 80052d8:	40000400 	.word	0x40000400

080052dc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	b08a      	sub	sp, #40	; 0x28
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80052e4:	f107 0314 	add.w	r3, r7, #20
 80052e8:	2200      	movs	r2, #0
 80052ea:	601a      	str	r2, [r3, #0]
 80052ec:	605a      	str	r2, [r3, #4]
 80052ee:	609a      	str	r2, [r3, #8]
 80052f0:	60da      	str	r2, [r3, #12]
 80052f2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052fc:	d11f      	bne.n	800533e <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80052fe:	2300      	movs	r3, #0
 8005300:	613b      	str	r3, [r7, #16]
 8005302:	4b22      	ldr	r3, [pc, #136]	; (800538c <HAL_TIM_MspPostInit+0xb0>)
 8005304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005306:	4a21      	ldr	r2, [pc, #132]	; (800538c <HAL_TIM_MspPostInit+0xb0>)
 8005308:	f043 0301 	orr.w	r3, r3, #1
 800530c:	6313      	str	r3, [r2, #48]	; 0x30
 800530e:	4b1f      	ldr	r3, [pc, #124]	; (800538c <HAL_TIM_MspPostInit+0xb0>)
 8005310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005312:	f003 0301 	and.w	r3, r3, #1
 8005316:	613b      	str	r3, [r7, #16]
 8005318:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800531a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800531e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005320:	2302      	movs	r3, #2
 8005322:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005324:	2300      	movs	r3, #0
 8005326:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005328:	2300      	movs	r3, #0
 800532a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800532c:	2301      	movs	r3, #1
 800532e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005330:	f107 0314 	add.w	r3, r7, #20
 8005334:	4619      	mov	r1, r3
 8005336:	4816      	ldr	r0, [pc, #88]	; (8005390 <HAL_TIM_MspPostInit+0xb4>)
 8005338:	f000 fb20 	bl	800597c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800533c:	e022      	b.n	8005384 <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM3)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	4a14      	ldr	r2, [pc, #80]	; (8005394 <HAL_TIM_MspPostInit+0xb8>)
 8005344:	4293      	cmp	r3, r2
 8005346:	d11d      	bne.n	8005384 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005348:	2300      	movs	r3, #0
 800534a:	60fb      	str	r3, [r7, #12]
 800534c:	4b0f      	ldr	r3, [pc, #60]	; (800538c <HAL_TIM_MspPostInit+0xb0>)
 800534e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005350:	4a0e      	ldr	r2, [pc, #56]	; (800538c <HAL_TIM_MspPostInit+0xb0>)
 8005352:	f043 0304 	orr.w	r3, r3, #4
 8005356:	6313      	str	r3, [r2, #48]	; 0x30
 8005358:	4b0c      	ldr	r3, [pc, #48]	; (800538c <HAL_TIM_MspPostInit+0xb0>)
 800535a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800535c:	f003 0304 	and.w	r3, r3, #4
 8005360:	60fb      	str	r3, [r7, #12]
 8005362:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8005364:	2340      	movs	r3, #64	; 0x40
 8005366:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005368:	2302      	movs	r3, #2
 800536a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800536c:	2300      	movs	r3, #0
 800536e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005370:	2300      	movs	r3, #0
 8005372:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005374:	2302      	movs	r3, #2
 8005376:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005378:	f107 0314 	add.w	r3, r7, #20
 800537c:	4619      	mov	r1, r3
 800537e:	4806      	ldr	r0, [pc, #24]	; (8005398 <HAL_TIM_MspPostInit+0xbc>)
 8005380:	f000 fafc 	bl	800597c <HAL_GPIO_Init>
}
 8005384:	bf00      	nop
 8005386:	3728      	adds	r7, #40	; 0x28
 8005388:	46bd      	mov	sp, r7
 800538a:	bd80      	pop	{r7, pc}
 800538c:	40023800 	.word	0x40023800
 8005390:	40020000 	.word	0x40020000
 8005394:	40000400 	.word	0x40000400
 8005398:	40020800 	.word	0x40020800

0800539c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b08a      	sub	sp, #40	; 0x28
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80053a4:	f107 0314 	add.w	r3, r7, #20
 80053a8:	2200      	movs	r2, #0
 80053aa:	601a      	str	r2, [r3, #0]
 80053ac:	605a      	str	r2, [r3, #4]
 80053ae:	609a      	str	r2, [r3, #8]
 80053b0:	60da      	str	r2, [r3, #12]
 80053b2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	4a19      	ldr	r2, [pc, #100]	; (8005420 <HAL_UART_MspInit+0x84>)
 80053ba:	4293      	cmp	r3, r2
 80053bc:	d12c      	bne.n	8005418 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80053be:	2300      	movs	r3, #0
 80053c0:	613b      	str	r3, [r7, #16]
 80053c2:	4b18      	ldr	r3, [pc, #96]	; (8005424 <HAL_UART_MspInit+0x88>)
 80053c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053c6:	4a17      	ldr	r2, [pc, #92]	; (8005424 <HAL_UART_MspInit+0x88>)
 80053c8:	f043 0310 	orr.w	r3, r3, #16
 80053cc:	6453      	str	r3, [r2, #68]	; 0x44
 80053ce:	4b15      	ldr	r3, [pc, #84]	; (8005424 <HAL_UART_MspInit+0x88>)
 80053d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053d2:	f003 0310 	and.w	r3, r3, #16
 80053d6:	613b      	str	r3, [r7, #16]
 80053d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80053da:	2300      	movs	r3, #0
 80053dc:	60fb      	str	r3, [r7, #12]
 80053de:	4b11      	ldr	r3, [pc, #68]	; (8005424 <HAL_UART_MspInit+0x88>)
 80053e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053e2:	4a10      	ldr	r2, [pc, #64]	; (8005424 <HAL_UART_MspInit+0x88>)
 80053e4:	f043 0301 	orr.w	r3, r3, #1
 80053e8:	6313      	str	r3, [r2, #48]	; 0x30
 80053ea:	4b0e      	ldr	r3, [pc, #56]	; (8005424 <HAL_UART_MspInit+0x88>)
 80053ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053ee:	f003 0301 	and.w	r3, r3, #1
 80053f2:	60fb      	str	r3, [r7, #12]
 80053f4:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80053f6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80053fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80053fc:	2302      	movs	r3, #2
 80053fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005400:	2300      	movs	r3, #0
 8005402:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005404:	2303      	movs	r3, #3
 8005406:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005408:	2307      	movs	r3, #7
 800540a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800540c:	f107 0314 	add.w	r3, r7, #20
 8005410:	4619      	mov	r1, r3
 8005412:	4805      	ldr	r0, [pc, #20]	; (8005428 <HAL_UART_MspInit+0x8c>)
 8005414:	f000 fab2 	bl	800597c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8005418:	bf00      	nop
 800541a:	3728      	adds	r7, #40	; 0x28
 800541c:	46bd      	mov	sp, r7
 800541e:	bd80      	pop	{r7, pc}
 8005420:	40011000 	.word	0x40011000
 8005424:	40023800 	.word	0x40023800
 8005428:	40020000 	.word	0x40020000

0800542c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800542c:	b480      	push	{r7}
 800542e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 8005430:	e7fe      	b.n	8005430 <NMI_Handler+0x4>

08005432 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005432:	b480      	push	{r7}
 8005434:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005436:	e7fe      	b.n	8005436 <HardFault_Handler+0x4>

08005438 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005438:	b480      	push	{r7}
 800543a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800543c:	e7fe      	b.n	800543c <MemManage_Handler+0x4>

0800543e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800543e:	b480      	push	{r7}
 8005440:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005442:	e7fe      	b.n	8005442 <BusFault_Handler+0x4>

08005444 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005444:	b480      	push	{r7}
 8005446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005448:	e7fe      	b.n	8005448 <UsageFault_Handler+0x4>

0800544a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800544a:	b480      	push	{r7}
 800544c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800544e:	bf00      	nop
 8005450:	46bd      	mov	sp, r7
 8005452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005456:	4770      	bx	lr

08005458 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005458:	b480      	push	{r7}
 800545a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800545c:	bf00      	nop
 800545e:	46bd      	mov	sp, r7
 8005460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005464:	4770      	bx	lr

08005466 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005466:	b480      	push	{r7}
 8005468:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800546a:	bf00      	nop
 800546c:	46bd      	mov	sp, r7
 800546e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005472:	4770      	bx	lr

08005474 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005474:	b580      	push	{r7, lr}
 8005476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005478:	f000 f956 	bl	8005728 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800547c:	bf00      	nop
 800547e:	bd80      	pop	{r7, pc}

08005480 <_getpid>:

/* Functions */
void initialise_monitor_handles() {
}

int _getpid(void) {
 8005480:	b480      	push	{r7}
 8005482:	af00      	add	r7, sp, #0
	return 1;
 8005484:	2301      	movs	r3, #1
}
 8005486:	4618      	mov	r0, r3
 8005488:	46bd      	mov	sp, r7
 800548a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548e:	4770      	bx	lr

08005490 <_kill>:

int _kill(int pid, int sig) {
 8005490:	b580      	push	{r7, lr}
 8005492:	b082      	sub	sp, #8
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
 8005498:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800549a:	f009 f853 	bl	800e544 <__errno>
 800549e:	4603      	mov	r3, r0
 80054a0:	2216      	movs	r2, #22
 80054a2:	601a      	str	r2, [r3, #0]
	return -1;
 80054a4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80054a8:	4618      	mov	r0, r3
 80054aa:	3708      	adds	r7, #8
 80054ac:	46bd      	mov	sp, r7
 80054ae:	bd80      	pop	{r7, pc}

080054b0 <_exit>:

void _exit(int status) {
 80054b0:	b580      	push	{r7, lr}
 80054b2:	b082      	sub	sp, #8
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80054b8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80054bc:	6878      	ldr	r0, [r7, #4]
 80054be:	f7ff ffe7 	bl	8005490 <_kill>
	while (1) {
 80054c2:	e7fe      	b.n	80054c2 <_exit+0x12>

080054c4 <_read>:
	} /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len) {
 80054c4:	b580      	push	{r7, lr}
 80054c6:	b086      	sub	sp, #24
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	60f8      	str	r0, [r7, #12]
 80054cc:	60b9      	str	r1, [r7, #8]
 80054ce:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 80054d0:	2300      	movs	r3, #0
 80054d2:	617b      	str	r3, [r7, #20]
 80054d4:	e00a      	b.n	80054ec <_read+0x28>
		*ptr++ = __io_getchar();
 80054d6:	f3af 8000 	nop.w
 80054da:	4601      	mov	r1, r0
 80054dc:	68bb      	ldr	r3, [r7, #8]
 80054de:	1c5a      	adds	r2, r3, #1
 80054e0:	60ba      	str	r2, [r7, #8]
 80054e2:	b2ca      	uxtb	r2, r1
 80054e4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 80054e6:	697b      	ldr	r3, [r7, #20]
 80054e8:	3301      	adds	r3, #1
 80054ea:	617b      	str	r3, [r7, #20]
 80054ec:	697a      	ldr	r2, [r7, #20]
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	429a      	cmp	r2, r3
 80054f2:	dbf0      	blt.n	80054d6 <_read+0x12>
	}

	return len;
 80054f4:	687b      	ldr	r3, [r7, #4]
}
 80054f6:	4618      	mov	r0, r3
 80054f8:	3718      	adds	r7, #24
 80054fa:	46bd      	mov	sp, r7
 80054fc:	bd80      	pop	{r7, pc}

080054fe <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len) {
 80054fe:	b580      	push	{r7, lr}
 8005500:	b086      	sub	sp, #24
 8005502:	af00      	add	r7, sp, #0
 8005504:	60f8      	str	r0, [r7, #12]
 8005506:	60b9      	str	r1, [r7, #8]
 8005508:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 800550a:	2300      	movs	r3, #0
 800550c:	617b      	str	r3, [r7, #20]
 800550e:	e009      	b.n	8005524 <_write+0x26>
		__io_putchar(*ptr++);
 8005510:	68bb      	ldr	r3, [r7, #8]
 8005512:	1c5a      	adds	r2, r3, #1
 8005514:	60ba      	str	r2, [r7, #8]
 8005516:	781b      	ldrb	r3, [r3, #0]
 8005518:	4618      	mov	r0, r3
 800551a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 800551e:	697b      	ldr	r3, [r7, #20]
 8005520:	3301      	adds	r3, #1
 8005522:	617b      	str	r3, [r7, #20]
 8005524:	697a      	ldr	r2, [r7, #20]
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	429a      	cmp	r2, r3
 800552a:	dbf1      	blt.n	8005510 <_write+0x12>
	}
	return len;
 800552c:	687b      	ldr	r3, [r7, #4]
}
 800552e:	4618      	mov	r0, r3
 8005530:	3718      	adds	r7, #24
 8005532:	46bd      	mov	sp, r7
 8005534:	bd80      	pop	{r7, pc}

08005536 <_close>:

int _close(int file) {
 8005536:	b480      	push	{r7}
 8005538:	b083      	sub	sp, #12
 800553a:	af00      	add	r7, sp, #0
 800553c:	6078      	str	r0, [r7, #4]
	return -1;
 800553e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8005542:	4618      	mov	r0, r3
 8005544:	370c      	adds	r7, #12
 8005546:	46bd      	mov	sp, r7
 8005548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554c:	4770      	bx	lr

0800554e <_fstat>:

int _fstat(int file, struct stat *st) {
 800554e:	b480      	push	{r7}
 8005550:	b083      	sub	sp, #12
 8005552:	af00      	add	r7, sp, #0
 8005554:	6078      	str	r0, [r7, #4]
 8005556:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800555e:	605a      	str	r2, [r3, #4]
	return 0;
 8005560:	2300      	movs	r3, #0
}
 8005562:	4618      	mov	r0, r3
 8005564:	370c      	adds	r7, #12
 8005566:	46bd      	mov	sp, r7
 8005568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556c:	4770      	bx	lr

0800556e <_isatty>:

int _isatty(int file) {
 800556e:	b480      	push	{r7}
 8005570:	b083      	sub	sp, #12
 8005572:	af00      	add	r7, sp, #0
 8005574:	6078      	str	r0, [r7, #4]
	return 1;
 8005576:	2301      	movs	r3, #1
}
 8005578:	4618      	mov	r0, r3
 800557a:	370c      	adds	r7, #12
 800557c:	46bd      	mov	sp, r7
 800557e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005582:	4770      	bx	lr

08005584 <_lseek>:

int _lseek(int file, int ptr, int dir) {
 8005584:	b480      	push	{r7}
 8005586:	b085      	sub	sp, #20
 8005588:	af00      	add	r7, sp, #0
 800558a:	60f8      	str	r0, [r7, #12]
 800558c:	60b9      	str	r1, [r7, #8]
 800558e:	607a      	str	r2, [r7, #4]
	return 0;
 8005590:	2300      	movs	r3, #0
}
 8005592:	4618      	mov	r0, r3
 8005594:	3714      	adds	r7, #20
 8005596:	46bd      	mov	sp, r7
 8005598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559c:	4770      	bx	lr
	...

080055a0 <_sbrk>:
 * reserved size, please increase the '_Min_Stack_Size'.
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void* _sbrk(ptrdiff_t incr) {
 80055a0:	b580      	push	{r7, lr}
 80055a2:	b086      	sub	sp, #24
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	6078      	str	r0, [r7, #4]
	extern uint8_t _end; /* Symbol defined in the linker script */
	extern uint8_t _estack; /* Symbol defined in the linker script */
	extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
	const uint32_t stack_limit = (uint32_t) &_estack
 80055a8:	4a14      	ldr	r2, [pc, #80]	; (80055fc <_sbrk+0x5c>)
			- (uint32_t) &_Min_Stack_Size;
 80055aa:	4b15      	ldr	r3, [pc, #84]	; (8005600 <_sbrk+0x60>)
	const uint32_t stack_limit = (uint32_t) &_estack
 80055ac:	1ad3      	subs	r3, r2, r3
 80055ae:	617b      	str	r3, [r7, #20]
	const uint8_t *max_heap = (uint8_t*) stack_limit;
 80055b0:	697b      	ldr	r3, [r7, #20]
 80055b2:	613b      	str	r3, [r7, #16]
	uint8_t *prev_heap_end;

	/* Initialize heap end at first call */
	if (NULL == __sbrk_heap_end) {
 80055b4:	4b13      	ldr	r3, [pc, #76]	; (8005604 <_sbrk+0x64>)
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d102      	bne.n	80055c2 <_sbrk+0x22>
		__sbrk_heap_end = &_end;
 80055bc:	4b11      	ldr	r3, [pc, #68]	; (8005604 <_sbrk+0x64>)
 80055be:	4a12      	ldr	r2, [pc, #72]	; (8005608 <_sbrk+0x68>)
 80055c0:	601a      	str	r2, [r3, #0]
	}

	/* Protect heap from growing into the reserved MSP stack */
	if (__sbrk_heap_end + incr > max_heap) {
 80055c2:	4b10      	ldr	r3, [pc, #64]	; (8005604 <_sbrk+0x64>)
 80055c4:	681a      	ldr	r2, [r3, #0]
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	4413      	add	r3, r2
 80055ca:	693a      	ldr	r2, [r7, #16]
 80055cc:	429a      	cmp	r2, r3
 80055ce:	d207      	bcs.n	80055e0 <_sbrk+0x40>
		errno = ENOMEM;
 80055d0:	f008 ffb8 	bl	800e544 <__errno>
 80055d4:	4603      	mov	r3, r0
 80055d6:	220c      	movs	r2, #12
 80055d8:	601a      	str	r2, [r3, #0]
		return (void*) -1;
 80055da:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80055de:	e009      	b.n	80055f4 <_sbrk+0x54>
	}

	prev_heap_end = __sbrk_heap_end;
 80055e0:	4b08      	ldr	r3, [pc, #32]	; (8005604 <_sbrk+0x64>)
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	60fb      	str	r3, [r7, #12]
	__sbrk_heap_end += incr;
 80055e6:	4b07      	ldr	r3, [pc, #28]	; (8005604 <_sbrk+0x64>)
 80055e8:	681a      	ldr	r2, [r3, #0]
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	4413      	add	r3, r2
 80055ee:	4a05      	ldr	r2, [pc, #20]	; (8005604 <_sbrk+0x64>)
 80055f0:	6013      	str	r3, [r2, #0]

	return (void*) prev_heap_end;
 80055f2:	68fb      	ldr	r3, [r7, #12]
}
 80055f4:	4618      	mov	r0, r3
 80055f6:	3718      	adds	r7, #24
 80055f8:	46bd      	mov	sp, r7
 80055fa:	bd80      	pop	{r7, pc}
 80055fc:	20018000 	.word	0x20018000
 8005600:	00000400 	.word	0x00000400
 8005604:	200005e0 	.word	0x200005e0
 8005608:	20000638 	.word	0x20000638

0800560c <SystemInit>:
 *         Initialize the FPU setting, vector table location and External memory 
 *         configuration.
 * @param  None
 * @retval None
 */
void SystemInit(void) {
 800560c:	b480      	push	{r7}
 800560e:	af00      	add	r7, sp, #0
	/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10 * 2) | (3UL << 11 * 2)); /* set CP10 and CP11 Full Access */
 8005610:	4b06      	ldr	r3, [pc, #24]	; (800562c <SystemInit+0x20>)
 8005612:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005616:	4a05      	ldr	r2, [pc, #20]	; (800562c <SystemInit+0x20>)
 8005618:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800561c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

	/* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005620:	bf00      	nop
 8005622:	46bd      	mov	sp, r7
 8005624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005628:	4770      	bx	lr
 800562a:	bf00      	nop
 800562c:	e000ed00 	.word	0xe000ed00

08005630 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8005630:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005668 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005634:	480d      	ldr	r0, [pc, #52]	; (800566c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8005636:	490e      	ldr	r1, [pc, #56]	; (8005670 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8005638:	4a0e      	ldr	r2, [pc, #56]	; (8005674 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800563a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800563c:	e002      	b.n	8005644 <LoopCopyDataInit>

0800563e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800563e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005640:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005642:	3304      	adds	r3, #4

08005644 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005644:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005646:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005648:	d3f9      	bcc.n	800563e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800564a:	4a0b      	ldr	r2, [pc, #44]	; (8005678 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800564c:	4c0b      	ldr	r4, [pc, #44]	; (800567c <LoopFillZerobss+0x26>)
  movs r3, #0
 800564e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005650:	e001      	b.n	8005656 <LoopFillZerobss>

08005652 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005652:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005654:	3204      	adds	r2, #4

08005656 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005656:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005658:	d3fb      	bcc.n	8005652 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800565a:	f7ff ffd7 	bl	800560c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800565e:	f008 ff77 	bl	800e550 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005662:	f7fd ff0d 	bl	8003480 <main>
  bx  lr    
 8005666:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8005668:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800566c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005670:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 8005674:	080132f0 	.word	0x080132f0
  ldr r2, =_sbss
 8005678:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 800567c:	20000634 	.word	0x20000634

08005680 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005680:	e7fe      	b.n	8005680 <ADC_IRQHandler>
	...

08005684 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005684:	b580      	push	{r7, lr}
 8005686:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005688:	4b0e      	ldr	r3, [pc, #56]	; (80056c4 <HAL_Init+0x40>)
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	4a0d      	ldr	r2, [pc, #52]	; (80056c4 <HAL_Init+0x40>)
 800568e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005692:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005694:	4b0b      	ldr	r3, [pc, #44]	; (80056c4 <HAL_Init+0x40>)
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	4a0a      	ldr	r2, [pc, #40]	; (80056c4 <HAL_Init+0x40>)
 800569a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800569e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80056a0:	4b08      	ldr	r3, [pc, #32]	; (80056c4 <HAL_Init+0x40>)
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	4a07      	ldr	r2, [pc, #28]	; (80056c4 <HAL_Init+0x40>)
 80056a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80056aa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80056ac:	2003      	movs	r0, #3
 80056ae:	f000 f931 	bl	8005914 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80056b2:	200f      	movs	r0, #15
 80056b4:	f000 f808 	bl	80056c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80056b8:	f7ff fc78 	bl	8004fac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80056bc:	2300      	movs	r3, #0
}
 80056be:	4618      	mov	r0, r3
 80056c0:	bd80      	pop	{r7, pc}
 80056c2:	bf00      	nop
 80056c4:	40023c00 	.word	0x40023c00

080056c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80056c8:	b580      	push	{r7, lr}
 80056ca:	b082      	sub	sp, #8
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80056d0:	4b12      	ldr	r3, [pc, #72]	; (800571c <HAL_InitTick+0x54>)
 80056d2:	681a      	ldr	r2, [r3, #0]
 80056d4:	4b12      	ldr	r3, [pc, #72]	; (8005720 <HAL_InitTick+0x58>)
 80056d6:	781b      	ldrb	r3, [r3, #0]
 80056d8:	4619      	mov	r1, r3
 80056da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80056de:	fbb3 f3f1 	udiv	r3, r3, r1
 80056e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80056e6:	4618      	mov	r0, r3
 80056e8:	f000 f93b 	bl	8005962 <HAL_SYSTICK_Config>
 80056ec:	4603      	mov	r3, r0
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d001      	beq.n	80056f6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80056f2:	2301      	movs	r3, #1
 80056f4:	e00e      	b.n	8005714 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	2b0f      	cmp	r3, #15
 80056fa:	d80a      	bhi.n	8005712 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80056fc:	2200      	movs	r2, #0
 80056fe:	6879      	ldr	r1, [r7, #4]
 8005700:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005704:	f000 f911 	bl	800592a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005708:	4a06      	ldr	r2, [pc, #24]	; (8005724 <HAL_InitTick+0x5c>)
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800570e:	2300      	movs	r3, #0
 8005710:	e000      	b.n	8005714 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005712:	2301      	movs	r3, #1
}
 8005714:	4618      	mov	r0, r3
 8005716:	3708      	adds	r7, #8
 8005718:	46bd      	mov	sp, r7
 800571a:	bd80      	pop	{r7, pc}
 800571c:	20000018 	.word	0x20000018
 8005720:	20000020 	.word	0x20000020
 8005724:	2000001c 	.word	0x2000001c

08005728 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005728:	b480      	push	{r7}
 800572a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800572c:	4b06      	ldr	r3, [pc, #24]	; (8005748 <HAL_IncTick+0x20>)
 800572e:	781b      	ldrb	r3, [r3, #0]
 8005730:	461a      	mov	r2, r3
 8005732:	4b06      	ldr	r3, [pc, #24]	; (800574c <HAL_IncTick+0x24>)
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	4413      	add	r3, r2
 8005738:	4a04      	ldr	r2, [pc, #16]	; (800574c <HAL_IncTick+0x24>)
 800573a:	6013      	str	r3, [r2, #0]
}
 800573c:	bf00      	nop
 800573e:	46bd      	mov	sp, r7
 8005740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005744:	4770      	bx	lr
 8005746:	bf00      	nop
 8005748:	20000020 	.word	0x20000020
 800574c:	200005e4 	.word	0x200005e4

08005750 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005750:	b480      	push	{r7}
 8005752:	af00      	add	r7, sp, #0
  return uwTick;
 8005754:	4b03      	ldr	r3, [pc, #12]	; (8005764 <HAL_GetTick+0x14>)
 8005756:	681b      	ldr	r3, [r3, #0]
}
 8005758:	4618      	mov	r0, r3
 800575a:	46bd      	mov	sp, r7
 800575c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005760:	4770      	bx	lr
 8005762:	bf00      	nop
 8005764:	200005e4 	.word	0x200005e4

08005768 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005768:	b580      	push	{r7, lr}
 800576a:	b084      	sub	sp, #16
 800576c:	af00      	add	r7, sp, #0
 800576e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005770:	f7ff ffee 	bl	8005750 <HAL_GetTick>
 8005774:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005780:	d005      	beq.n	800578e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005782:	4b0a      	ldr	r3, [pc, #40]	; (80057ac <HAL_Delay+0x44>)
 8005784:	781b      	ldrb	r3, [r3, #0]
 8005786:	461a      	mov	r2, r3
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	4413      	add	r3, r2
 800578c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800578e:	bf00      	nop
 8005790:	f7ff ffde 	bl	8005750 <HAL_GetTick>
 8005794:	4602      	mov	r2, r0
 8005796:	68bb      	ldr	r3, [r7, #8]
 8005798:	1ad3      	subs	r3, r2, r3
 800579a:	68fa      	ldr	r2, [r7, #12]
 800579c:	429a      	cmp	r2, r3
 800579e:	d8f7      	bhi.n	8005790 <HAL_Delay+0x28>
  {
  }
}
 80057a0:	bf00      	nop
 80057a2:	bf00      	nop
 80057a4:	3710      	adds	r7, #16
 80057a6:	46bd      	mov	sp, r7
 80057a8:	bd80      	pop	{r7, pc}
 80057aa:	bf00      	nop
 80057ac:	20000020 	.word	0x20000020

080057b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80057b0:	b480      	push	{r7}
 80057b2:	b085      	sub	sp, #20
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	f003 0307 	and.w	r3, r3, #7
 80057be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80057c0:	4b0c      	ldr	r3, [pc, #48]	; (80057f4 <__NVIC_SetPriorityGrouping+0x44>)
 80057c2:	68db      	ldr	r3, [r3, #12]
 80057c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80057c6:	68ba      	ldr	r2, [r7, #8]
 80057c8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80057cc:	4013      	ands	r3, r2
 80057ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80057d4:	68bb      	ldr	r3, [r7, #8]
 80057d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80057d8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80057dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80057e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80057e2:	4a04      	ldr	r2, [pc, #16]	; (80057f4 <__NVIC_SetPriorityGrouping+0x44>)
 80057e4:	68bb      	ldr	r3, [r7, #8]
 80057e6:	60d3      	str	r3, [r2, #12]
}
 80057e8:	bf00      	nop
 80057ea:	3714      	adds	r7, #20
 80057ec:	46bd      	mov	sp, r7
 80057ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f2:	4770      	bx	lr
 80057f4:	e000ed00 	.word	0xe000ed00

080057f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80057f8:	b480      	push	{r7}
 80057fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80057fc:	4b04      	ldr	r3, [pc, #16]	; (8005810 <__NVIC_GetPriorityGrouping+0x18>)
 80057fe:	68db      	ldr	r3, [r3, #12]
 8005800:	0a1b      	lsrs	r3, r3, #8
 8005802:	f003 0307 	and.w	r3, r3, #7
}
 8005806:	4618      	mov	r0, r3
 8005808:	46bd      	mov	sp, r7
 800580a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800580e:	4770      	bx	lr
 8005810:	e000ed00 	.word	0xe000ed00

08005814 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005814:	b480      	push	{r7}
 8005816:	b083      	sub	sp, #12
 8005818:	af00      	add	r7, sp, #0
 800581a:	4603      	mov	r3, r0
 800581c:	6039      	str	r1, [r7, #0]
 800581e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005820:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005824:	2b00      	cmp	r3, #0
 8005826:	db0a      	blt.n	800583e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005828:	683b      	ldr	r3, [r7, #0]
 800582a:	b2da      	uxtb	r2, r3
 800582c:	490c      	ldr	r1, [pc, #48]	; (8005860 <__NVIC_SetPriority+0x4c>)
 800582e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005832:	0112      	lsls	r2, r2, #4
 8005834:	b2d2      	uxtb	r2, r2
 8005836:	440b      	add	r3, r1
 8005838:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800583c:	e00a      	b.n	8005854 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800583e:	683b      	ldr	r3, [r7, #0]
 8005840:	b2da      	uxtb	r2, r3
 8005842:	4908      	ldr	r1, [pc, #32]	; (8005864 <__NVIC_SetPriority+0x50>)
 8005844:	79fb      	ldrb	r3, [r7, #7]
 8005846:	f003 030f 	and.w	r3, r3, #15
 800584a:	3b04      	subs	r3, #4
 800584c:	0112      	lsls	r2, r2, #4
 800584e:	b2d2      	uxtb	r2, r2
 8005850:	440b      	add	r3, r1
 8005852:	761a      	strb	r2, [r3, #24]
}
 8005854:	bf00      	nop
 8005856:	370c      	adds	r7, #12
 8005858:	46bd      	mov	sp, r7
 800585a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800585e:	4770      	bx	lr
 8005860:	e000e100 	.word	0xe000e100
 8005864:	e000ed00 	.word	0xe000ed00

08005868 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005868:	b480      	push	{r7}
 800586a:	b089      	sub	sp, #36	; 0x24
 800586c:	af00      	add	r7, sp, #0
 800586e:	60f8      	str	r0, [r7, #12]
 8005870:	60b9      	str	r1, [r7, #8]
 8005872:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	f003 0307 	and.w	r3, r3, #7
 800587a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800587c:	69fb      	ldr	r3, [r7, #28]
 800587e:	f1c3 0307 	rsb	r3, r3, #7
 8005882:	2b04      	cmp	r3, #4
 8005884:	bf28      	it	cs
 8005886:	2304      	movcs	r3, #4
 8005888:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800588a:	69fb      	ldr	r3, [r7, #28]
 800588c:	3304      	adds	r3, #4
 800588e:	2b06      	cmp	r3, #6
 8005890:	d902      	bls.n	8005898 <NVIC_EncodePriority+0x30>
 8005892:	69fb      	ldr	r3, [r7, #28]
 8005894:	3b03      	subs	r3, #3
 8005896:	e000      	b.n	800589a <NVIC_EncodePriority+0x32>
 8005898:	2300      	movs	r3, #0
 800589a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800589c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80058a0:	69bb      	ldr	r3, [r7, #24]
 80058a2:	fa02 f303 	lsl.w	r3, r2, r3
 80058a6:	43da      	mvns	r2, r3
 80058a8:	68bb      	ldr	r3, [r7, #8]
 80058aa:	401a      	ands	r2, r3
 80058ac:	697b      	ldr	r3, [r7, #20]
 80058ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80058b0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80058b4:	697b      	ldr	r3, [r7, #20]
 80058b6:	fa01 f303 	lsl.w	r3, r1, r3
 80058ba:	43d9      	mvns	r1, r3
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80058c0:	4313      	orrs	r3, r2
         );
}
 80058c2:	4618      	mov	r0, r3
 80058c4:	3724      	adds	r7, #36	; 0x24
 80058c6:	46bd      	mov	sp, r7
 80058c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058cc:	4770      	bx	lr
	...

080058d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80058d0:	b580      	push	{r7, lr}
 80058d2:	b082      	sub	sp, #8
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	3b01      	subs	r3, #1
 80058dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80058e0:	d301      	bcc.n	80058e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80058e2:	2301      	movs	r3, #1
 80058e4:	e00f      	b.n	8005906 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80058e6:	4a0a      	ldr	r2, [pc, #40]	; (8005910 <SysTick_Config+0x40>)
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	3b01      	subs	r3, #1
 80058ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80058ee:	210f      	movs	r1, #15
 80058f0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80058f4:	f7ff ff8e 	bl	8005814 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80058f8:	4b05      	ldr	r3, [pc, #20]	; (8005910 <SysTick_Config+0x40>)
 80058fa:	2200      	movs	r2, #0
 80058fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80058fe:	4b04      	ldr	r3, [pc, #16]	; (8005910 <SysTick_Config+0x40>)
 8005900:	2207      	movs	r2, #7
 8005902:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005904:	2300      	movs	r3, #0
}
 8005906:	4618      	mov	r0, r3
 8005908:	3708      	adds	r7, #8
 800590a:	46bd      	mov	sp, r7
 800590c:	bd80      	pop	{r7, pc}
 800590e:	bf00      	nop
 8005910:	e000e010 	.word	0xe000e010

08005914 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005914:	b580      	push	{r7, lr}
 8005916:	b082      	sub	sp, #8
 8005918:	af00      	add	r7, sp, #0
 800591a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800591c:	6878      	ldr	r0, [r7, #4]
 800591e:	f7ff ff47 	bl	80057b0 <__NVIC_SetPriorityGrouping>
}
 8005922:	bf00      	nop
 8005924:	3708      	adds	r7, #8
 8005926:	46bd      	mov	sp, r7
 8005928:	bd80      	pop	{r7, pc}

0800592a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800592a:	b580      	push	{r7, lr}
 800592c:	b086      	sub	sp, #24
 800592e:	af00      	add	r7, sp, #0
 8005930:	4603      	mov	r3, r0
 8005932:	60b9      	str	r1, [r7, #8]
 8005934:	607a      	str	r2, [r7, #4]
 8005936:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005938:	2300      	movs	r3, #0
 800593a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800593c:	f7ff ff5c 	bl	80057f8 <__NVIC_GetPriorityGrouping>
 8005940:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005942:	687a      	ldr	r2, [r7, #4]
 8005944:	68b9      	ldr	r1, [r7, #8]
 8005946:	6978      	ldr	r0, [r7, #20]
 8005948:	f7ff ff8e 	bl	8005868 <NVIC_EncodePriority>
 800594c:	4602      	mov	r2, r0
 800594e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005952:	4611      	mov	r1, r2
 8005954:	4618      	mov	r0, r3
 8005956:	f7ff ff5d 	bl	8005814 <__NVIC_SetPriority>
}
 800595a:	bf00      	nop
 800595c:	3718      	adds	r7, #24
 800595e:	46bd      	mov	sp, r7
 8005960:	bd80      	pop	{r7, pc}

08005962 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005962:	b580      	push	{r7, lr}
 8005964:	b082      	sub	sp, #8
 8005966:	af00      	add	r7, sp, #0
 8005968:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800596a:	6878      	ldr	r0, [r7, #4]
 800596c:	f7ff ffb0 	bl	80058d0 <SysTick_Config>
 8005970:	4603      	mov	r3, r0
}
 8005972:	4618      	mov	r0, r3
 8005974:	3708      	adds	r7, #8
 8005976:	46bd      	mov	sp, r7
 8005978:	bd80      	pop	{r7, pc}
	...

0800597c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800597c:	b480      	push	{r7}
 800597e:	b089      	sub	sp, #36	; 0x24
 8005980:	af00      	add	r7, sp, #0
 8005982:	6078      	str	r0, [r7, #4]
 8005984:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005986:	2300      	movs	r3, #0
 8005988:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800598a:	2300      	movs	r3, #0
 800598c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800598e:	2300      	movs	r3, #0
 8005990:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005992:	2300      	movs	r3, #0
 8005994:	61fb      	str	r3, [r7, #28]
 8005996:	e159      	b.n	8005c4c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005998:	2201      	movs	r2, #1
 800599a:	69fb      	ldr	r3, [r7, #28]
 800599c:	fa02 f303 	lsl.w	r3, r2, r3
 80059a0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80059a2:	683b      	ldr	r3, [r7, #0]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	697a      	ldr	r2, [r7, #20]
 80059a8:	4013      	ands	r3, r2
 80059aa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80059ac:	693a      	ldr	r2, [r7, #16]
 80059ae:	697b      	ldr	r3, [r7, #20]
 80059b0:	429a      	cmp	r2, r3
 80059b2:	f040 8148 	bne.w	8005c46 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80059b6:	683b      	ldr	r3, [r7, #0]
 80059b8:	685b      	ldr	r3, [r3, #4]
 80059ba:	f003 0303 	and.w	r3, r3, #3
 80059be:	2b01      	cmp	r3, #1
 80059c0:	d005      	beq.n	80059ce <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80059c2:	683b      	ldr	r3, [r7, #0]
 80059c4:	685b      	ldr	r3, [r3, #4]
 80059c6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80059ca:	2b02      	cmp	r3, #2
 80059cc:	d130      	bne.n	8005a30 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	689b      	ldr	r3, [r3, #8]
 80059d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80059d4:	69fb      	ldr	r3, [r7, #28]
 80059d6:	005b      	lsls	r3, r3, #1
 80059d8:	2203      	movs	r2, #3
 80059da:	fa02 f303 	lsl.w	r3, r2, r3
 80059de:	43db      	mvns	r3, r3
 80059e0:	69ba      	ldr	r2, [r7, #24]
 80059e2:	4013      	ands	r3, r2
 80059e4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	68da      	ldr	r2, [r3, #12]
 80059ea:	69fb      	ldr	r3, [r7, #28]
 80059ec:	005b      	lsls	r3, r3, #1
 80059ee:	fa02 f303 	lsl.w	r3, r2, r3
 80059f2:	69ba      	ldr	r2, [r7, #24]
 80059f4:	4313      	orrs	r3, r2
 80059f6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	69ba      	ldr	r2, [r7, #24]
 80059fc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	685b      	ldr	r3, [r3, #4]
 8005a02:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005a04:	2201      	movs	r2, #1
 8005a06:	69fb      	ldr	r3, [r7, #28]
 8005a08:	fa02 f303 	lsl.w	r3, r2, r3
 8005a0c:	43db      	mvns	r3, r3
 8005a0e:	69ba      	ldr	r2, [r7, #24]
 8005a10:	4013      	ands	r3, r2
 8005a12:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005a14:	683b      	ldr	r3, [r7, #0]
 8005a16:	685b      	ldr	r3, [r3, #4]
 8005a18:	091b      	lsrs	r3, r3, #4
 8005a1a:	f003 0201 	and.w	r2, r3, #1
 8005a1e:	69fb      	ldr	r3, [r7, #28]
 8005a20:	fa02 f303 	lsl.w	r3, r2, r3
 8005a24:	69ba      	ldr	r2, [r7, #24]
 8005a26:	4313      	orrs	r3, r2
 8005a28:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	69ba      	ldr	r2, [r7, #24]
 8005a2e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005a30:	683b      	ldr	r3, [r7, #0]
 8005a32:	685b      	ldr	r3, [r3, #4]
 8005a34:	f003 0303 	and.w	r3, r3, #3
 8005a38:	2b03      	cmp	r3, #3
 8005a3a:	d017      	beq.n	8005a6c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	68db      	ldr	r3, [r3, #12]
 8005a40:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005a42:	69fb      	ldr	r3, [r7, #28]
 8005a44:	005b      	lsls	r3, r3, #1
 8005a46:	2203      	movs	r2, #3
 8005a48:	fa02 f303 	lsl.w	r3, r2, r3
 8005a4c:	43db      	mvns	r3, r3
 8005a4e:	69ba      	ldr	r2, [r7, #24]
 8005a50:	4013      	ands	r3, r2
 8005a52:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	689a      	ldr	r2, [r3, #8]
 8005a58:	69fb      	ldr	r3, [r7, #28]
 8005a5a:	005b      	lsls	r3, r3, #1
 8005a5c:	fa02 f303 	lsl.w	r3, r2, r3
 8005a60:	69ba      	ldr	r2, [r7, #24]
 8005a62:	4313      	orrs	r3, r2
 8005a64:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	69ba      	ldr	r2, [r7, #24]
 8005a6a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	685b      	ldr	r3, [r3, #4]
 8005a70:	f003 0303 	and.w	r3, r3, #3
 8005a74:	2b02      	cmp	r3, #2
 8005a76:	d123      	bne.n	8005ac0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005a78:	69fb      	ldr	r3, [r7, #28]
 8005a7a:	08da      	lsrs	r2, r3, #3
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	3208      	adds	r2, #8
 8005a80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a84:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005a86:	69fb      	ldr	r3, [r7, #28]
 8005a88:	f003 0307 	and.w	r3, r3, #7
 8005a8c:	009b      	lsls	r3, r3, #2
 8005a8e:	220f      	movs	r2, #15
 8005a90:	fa02 f303 	lsl.w	r3, r2, r3
 8005a94:	43db      	mvns	r3, r3
 8005a96:	69ba      	ldr	r2, [r7, #24]
 8005a98:	4013      	ands	r3, r2
 8005a9a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005a9c:	683b      	ldr	r3, [r7, #0]
 8005a9e:	691a      	ldr	r2, [r3, #16]
 8005aa0:	69fb      	ldr	r3, [r7, #28]
 8005aa2:	f003 0307 	and.w	r3, r3, #7
 8005aa6:	009b      	lsls	r3, r3, #2
 8005aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8005aac:	69ba      	ldr	r2, [r7, #24]
 8005aae:	4313      	orrs	r3, r2
 8005ab0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005ab2:	69fb      	ldr	r3, [r7, #28]
 8005ab4:	08da      	lsrs	r2, r3, #3
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	3208      	adds	r2, #8
 8005aba:	69b9      	ldr	r1, [r7, #24]
 8005abc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005ac6:	69fb      	ldr	r3, [r7, #28]
 8005ac8:	005b      	lsls	r3, r3, #1
 8005aca:	2203      	movs	r2, #3
 8005acc:	fa02 f303 	lsl.w	r3, r2, r3
 8005ad0:	43db      	mvns	r3, r3
 8005ad2:	69ba      	ldr	r2, [r7, #24]
 8005ad4:	4013      	ands	r3, r2
 8005ad6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	685b      	ldr	r3, [r3, #4]
 8005adc:	f003 0203 	and.w	r2, r3, #3
 8005ae0:	69fb      	ldr	r3, [r7, #28]
 8005ae2:	005b      	lsls	r3, r3, #1
 8005ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8005ae8:	69ba      	ldr	r2, [r7, #24]
 8005aea:	4313      	orrs	r3, r2
 8005aec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	69ba      	ldr	r2, [r7, #24]
 8005af2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005af4:	683b      	ldr	r3, [r7, #0]
 8005af6:	685b      	ldr	r3, [r3, #4]
 8005af8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	f000 80a2 	beq.w	8005c46 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005b02:	2300      	movs	r3, #0
 8005b04:	60fb      	str	r3, [r7, #12]
 8005b06:	4b57      	ldr	r3, [pc, #348]	; (8005c64 <HAL_GPIO_Init+0x2e8>)
 8005b08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b0a:	4a56      	ldr	r2, [pc, #344]	; (8005c64 <HAL_GPIO_Init+0x2e8>)
 8005b0c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005b10:	6453      	str	r3, [r2, #68]	; 0x44
 8005b12:	4b54      	ldr	r3, [pc, #336]	; (8005c64 <HAL_GPIO_Init+0x2e8>)
 8005b14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b16:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005b1a:	60fb      	str	r3, [r7, #12]
 8005b1c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005b1e:	4a52      	ldr	r2, [pc, #328]	; (8005c68 <HAL_GPIO_Init+0x2ec>)
 8005b20:	69fb      	ldr	r3, [r7, #28]
 8005b22:	089b      	lsrs	r3, r3, #2
 8005b24:	3302      	adds	r3, #2
 8005b26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005b2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005b2c:	69fb      	ldr	r3, [r7, #28]
 8005b2e:	f003 0303 	and.w	r3, r3, #3
 8005b32:	009b      	lsls	r3, r3, #2
 8005b34:	220f      	movs	r2, #15
 8005b36:	fa02 f303 	lsl.w	r3, r2, r3
 8005b3a:	43db      	mvns	r3, r3
 8005b3c:	69ba      	ldr	r2, [r7, #24]
 8005b3e:	4013      	ands	r3, r2
 8005b40:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	4a49      	ldr	r2, [pc, #292]	; (8005c6c <HAL_GPIO_Init+0x2f0>)
 8005b46:	4293      	cmp	r3, r2
 8005b48:	d019      	beq.n	8005b7e <HAL_GPIO_Init+0x202>
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	4a48      	ldr	r2, [pc, #288]	; (8005c70 <HAL_GPIO_Init+0x2f4>)
 8005b4e:	4293      	cmp	r3, r2
 8005b50:	d013      	beq.n	8005b7a <HAL_GPIO_Init+0x1fe>
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	4a47      	ldr	r2, [pc, #284]	; (8005c74 <HAL_GPIO_Init+0x2f8>)
 8005b56:	4293      	cmp	r3, r2
 8005b58:	d00d      	beq.n	8005b76 <HAL_GPIO_Init+0x1fa>
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	4a46      	ldr	r2, [pc, #280]	; (8005c78 <HAL_GPIO_Init+0x2fc>)
 8005b5e:	4293      	cmp	r3, r2
 8005b60:	d007      	beq.n	8005b72 <HAL_GPIO_Init+0x1f6>
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	4a45      	ldr	r2, [pc, #276]	; (8005c7c <HAL_GPIO_Init+0x300>)
 8005b66:	4293      	cmp	r3, r2
 8005b68:	d101      	bne.n	8005b6e <HAL_GPIO_Init+0x1f2>
 8005b6a:	2304      	movs	r3, #4
 8005b6c:	e008      	b.n	8005b80 <HAL_GPIO_Init+0x204>
 8005b6e:	2307      	movs	r3, #7
 8005b70:	e006      	b.n	8005b80 <HAL_GPIO_Init+0x204>
 8005b72:	2303      	movs	r3, #3
 8005b74:	e004      	b.n	8005b80 <HAL_GPIO_Init+0x204>
 8005b76:	2302      	movs	r3, #2
 8005b78:	e002      	b.n	8005b80 <HAL_GPIO_Init+0x204>
 8005b7a:	2301      	movs	r3, #1
 8005b7c:	e000      	b.n	8005b80 <HAL_GPIO_Init+0x204>
 8005b7e:	2300      	movs	r3, #0
 8005b80:	69fa      	ldr	r2, [r7, #28]
 8005b82:	f002 0203 	and.w	r2, r2, #3
 8005b86:	0092      	lsls	r2, r2, #2
 8005b88:	4093      	lsls	r3, r2
 8005b8a:	69ba      	ldr	r2, [r7, #24]
 8005b8c:	4313      	orrs	r3, r2
 8005b8e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005b90:	4935      	ldr	r1, [pc, #212]	; (8005c68 <HAL_GPIO_Init+0x2ec>)
 8005b92:	69fb      	ldr	r3, [r7, #28]
 8005b94:	089b      	lsrs	r3, r3, #2
 8005b96:	3302      	adds	r3, #2
 8005b98:	69ba      	ldr	r2, [r7, #24]
 8005b9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005b9e:	4b38      	ldr	r3, [pc, #224]	; (8005c80 <HAL_GPIO_Init+0x304>)
 8005ba0:	689b      	ldr	r3, [r3, #8]
 8005ba2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005ba4:	693b      	ldr	r3, [r7, #16]
 8005ba6:	43db      	mvns	r3, r3
 8005ba8:	69ba      	ldr	r2, [r7, #24]
 8005baa:	4013      	ands	r3, r2
 8005bac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005bae:	683b      	ldr	r3, [r7, #0]
 8005bb0:	685b      	ldr	r3, [r3, #4]
 8005bb2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d003      	beq.n	8005bc2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8005bba:	69ba      	ldr	r2, [r7, #24]
 8005bbc:	693b      	ldr	r3, [r7, #16]
 8005bbe:	4313      	orrs	r3, r2
 8005bc0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005bc2:	4a2f      	ldr	r2, [pc, #188]	; (8005c80 <HAL_GPIO_Init+0x304>)
 8005bc4:	69bb      	ldr	r3, [r7, #24]
 8005bc6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005bc8:	4b2d      	ldr	r3, [pc, #180]	; (8005c80 <HAL_GPIO_Init+0x304>)
 8005bca:	68db      	ldr	r3, [r3, #12]
 8005bcc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005bce:	693b      	ldr	r3, [r7, #16]
 8005bd0:	43db      	mvns	r3, r3
 8005bd2:	69ba      	ldr	r2, [r7, #24]
 8005bd4:	4013      	ands	r3, r2
 8005bd6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005bd8:	683b      	ldr	r3, [r7, #0]
 8005bda:	685b      	ldr	r3, [r3, #4]
 8005bdc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d003      	beq.n	8005bec <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8005be4:	69ba      	ldr	r2, [r7, #24]
 8005be6:	693b      	ldr	r3, [r7, #16]
 8005be8:	4313      	orrs	r3, r2
 8005bea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005bec:	4a24      	ldr	r2, [pc, #144]	; (8005c80 <HAL_GPIO_Init+0x304>)
 8005bee:	69bb      	ldr	r3, [r7, #24]
 8005bf0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005bf2:	4b23      	ldr	r3, [pc, #140]	; (8005c80 <HAL_GPIO_Init+0x304>)
 8005bf4:	685b      	ldr	r3, [r3, #4]
 8005bf6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005bf8:	693b      	ldr	r3, [r7, #16]
 8005bfa:	43db      	mvns	r3, r3
 8005bfc:	69ba      	ldr	r2, [r7, #24]
 8005bfe:	4013      	ands	r3, r2
 8005c00:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005c02:	683b      	ldr	r3, [r7, #0]
 8005c04:	685b      	ldr	r3, [r3, #4]
 8005c06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d003      	beq.n	8005c16 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8005c0e:	69ba      	ldr	r2, [r7, #24]
 8005c10:	693b      	ldr	r3, [r7, #16]
 8005c12:	4313      	orrs	r3, r2
 8005c14:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005c16:	4a1a      	ldr	r2, [pc, #104]	; (8005c80 <HAL_GPIO_Init+0x304>)
 8005c18:	69bb      	ldr	r3, [r7, #24]
 8005c1a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005c1c:	4b18      	ldr	r3, [pc, #96]	; (8005c80 <HAL_GPIO_Init+0x304>)
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005c22:	693b      	ldr	r3, [r7, #16]
 8005c24:	43db      	mvns	r3, r3
 8005c26:	69ba      	ldr	r2, [r7, #24]
 8005c28:	4013      	ands	r3, r2
 8005c2a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005c2c:	683b      	ldr	r3, [r7, #0]
 8005c2e:	685b      	ldr	r3, [r3, #4]
 8005c30:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d003      	beq.n	8005c40 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8005c38:	69ba      	ldr	r2, [r7, #24]
 8005c3a:	693b      	ldr	r3, [r7, #16]
 8005c3c:	4313      	orrs	r3, r2
 8005c3e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005c40:	4a0f      	ldr	r2, [pc, #60]	; (8005c80 <HAL_GPIO_Init+0x304>)
 8005c42:	69bb      	ldr	r3, [r7, #24]
 8005c44:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005c46:	69fb      	ldr	r3, [r7, #28]
 8005c48:	3301      	adds	r3, #1
 8005c4a:	61fb      	str	r3, [r7, #28]
 8005c4c:	69fb      	ldr	r3, [r7, #28]
 8005c4e:	2b0f      	cmp	r3, #15
 8005c50:	f67f aea2 	bls.w	8005998 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005c54:	bf00      	nop
 8005c56:	bf00      	nop
 8005c58:	3724      	adds	r7, #36	; 0x24
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c60:	4770      	bx	lr
 8005c62:	bf00      	nop
 8005c64:	40023800 	.word	0x40023800
 8005c68:	40013800 	.word	0x40013800
 8005c6c:	40020000 	.word	0x40020000
 8005c70:	40020400 	.word	0x40020400
 8005c74:	40020800 	.word	0x40020800
 8005c78:	40020c00 	.word	0x40020c00
 8005c7c:	40021000 	.word	0x40021000
 8005c80:	40013c00 	.word	0x40013c00

08005c84 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005c84:	b480      	push	{r7}
 8005c86:	b087      	sub	sp, #28
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	6078      	str	r0, [r7, #4]
 8005c8c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005c8e:	2300      	movs	r3, #0
 8005c90:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8005c92:	2300      	movs	r3, #0
 8005c94:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8005c96:	2300      	movs	r3, #0
 8005c98:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005c9a:	2300      	movs	r3, #0
 8005c9c:	617b      	str	r3, [r7, #20]
 8005c9e:	e0bb      	b.n	8005e18 <HAL_GPIO_DeInit+0x194>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005ca0:	2201      	movs	r2, #1
 8005ca2:	697b      	ldr	r3, [r7, #20]
 8005ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8005ca8:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8005caa:	683a      	ldr	r2, [r7, #0]
 8005cac:	693b      	ldr	r3, [r7, #16]
 8005cae:	4013      	ands	r3, r2
 8005cb0:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8005cb2:	68fa      	ldr	r2, [r7, #12]
 8005cb4:	693b      	ldr	r3, [r7, #16]
 8005cb6:	429a      	cmp	r2, r3
 8005cb8:	f040 80ab 	bne.w	8005e12 <HAL_GPIO_DeInit+0x18e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8005cbc:	4a5c      	ldr	r2, [pc, #368]	; (8005e30 <HAL_GPIO_DeInit+0x1ac>)
 8005cbe:	697b      	ldr	r3, [r7, #20]
 8005cc0:	089b      	lsrs	r3, r3, #2
 8005cc2:	3302      	adds	r3, #2
 8005cc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005cc8:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8005cca:	697b      	ldr	r3, [r7, #20]
 8005ccc:	f003 0303 	and.w	r3, r3, #3
 8005cd0:	009b      	lsls	r3, r3, #2
 8005cd2:	220f      	movs	r2, #15
 8005cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8005cd8:	68ba      	ldr	r2, [r7, #8]
 8005cda:	4013      	ands	r3, r2
 8005cdc:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	4a54      	ldr	r2, [pc, #336]	; (8005e34 <HAL_GPIO_DeInit+0x1b0>)
 8005ce2:	4293      	cmp	r3, r2
 8005ce4:	d019      	beq.n	8005d1a <HAL_GPIO_DeInit+0x96>
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	4a53      	ldr	r2, [pc, #332]	; (8005e38 <HAL_GPIO_DeInit+0x1b4>)
 8005cea:	4293      	cmp	r3, r2
 8005cec:	d013      	beq.n	8005d16 <HAL_GPIO_DeInit+0x92>
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	4a52      	ldr	r2, [pc, #328]	; (8005e3c <HAL_GPIO_DeInit+0x1b8>)
 8005cf2:	4293      	cmp	r3, r2
 8005cf4:	d00d      	beq.n	8005d12 <HAL_GPIO_DeInit+0x8e>
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	4a51      	ldr	r2, [pc, #324]	; (8005e40 <HAL_GPIO_DeInit+0x1bc>)
 8005cfa:	4293      	cmp	r3, r2
 8005cfc:	d007      	beq.n	8005d0e <HAL_GPIO_DeInit+0x8a>
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	4a50      	ldr	r2, [pc, #320]	; (8005e44 <HAL_GPIO_DeInit+0x1c0>)
 8005d02:	4293      	cmp	r3, r2
 8005d04:	d101      	bne.n	8005d0a <HAL_GPIO_DeInit+0x86>
 8005d06:	2304      	movs	r3, #4
 8005d08:	e008      	b.n	8005d1c <HAL_GPIO_DeInit+0x98>
 8005d0a:	2307      	movs	r3, #7
 8005d0c:	e006      	b.n	8005d1c <HAL_GPIO_DeInit+0x98>
 8005d0e:	2303      	movs	r3, #3
 8005d10:	e004      	b.n	8005d1c <HAL_GPIO_DeInit+0x98>
 8005d12:	2302      	movs	r3, #2
 8005d14:	e002      	b.n	8005d1c <HAL_GPIO_DeInit+0x98>
 8005d16:	2301      	movs	r3, #1
 8005d18:	e000      	b.n	8005d1c <HAL_GPIO_DeInit+0x98>
 8005d1a:	2300      	movs	r3, #0
 8005d1c:	697a      	ldr	r2, [r7, #20]
 8005d1e:	f002 0203 	and.w	r2, r2, #3
 8005d22:	0092      	lsls	r2, r2, #2
 8005d24:	4093      	lsls	r3, r2
 8005d26:	68ba      	ldr	r2, [r7, #8]
 8005d28:	429a      	cmp	r2, r3
 8005d2a:	d132      	bne.n	8005d92 <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8005d2c:	4b46      	ldr	r3, [pc, #280]	; (8005e48 <HAL_GPIO_DeInit+0x1c4>)
 8005d2e:	681a      	ldr	r2, [r3, #0]
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	43db      	mvns	r3, r3
 8005d34:	4944      	ldr	r1, [pc, #272]	; (8005e48 <HAL_GPIO_DeInit+0x1c4>)
 8005d36:	4013      	ands	r3, r2
 8005d38:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8005d3a:	4b43      	ldr	r3, [pc, #268]	; (8005e48 <HAL_GPIO_DeInit+0x1c4>)
 8005d3c:	685a      	ldr	r2, [r3, #4]
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	43db      	mvns	r3, r3
 8005d42:	4941      	ldr	r1, [pc, #260]	; (8005e48 <HAL_GPIO_DeInit+0x1c4>)
 8005d44:	4013      	ands	r3, r2
 8005d46:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8005d48:	4b3f      	ldr	r3, [pc, #252]	; (8005e48 <HAL_GPIO_DeInit+0x1c4>)
 8005d4a:	68da      	ldr	r2, [r3, #12]
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	43db      	mvns	r3, r3
 8005d50:	493d      	ldr	r1, [pc, #244]	; (8005e48 <HAL_GPIO_DeInit+0x1c4>)
 8005d52:	4013      	ands	r3, r2
 8005d54:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8005d56:	4b3c      	ldr	r3, [pc, #240]	; (8005e48 <HAL_GPIO_DeInit+0x1c4>)
 8005d58:	689a      	ldr	r2, [r3, #8]
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	43db      	mvns	r3, r3
 8005d5e:	493a      	ldr	r1, [pc, #232]	; (8005e48 <HAL_GPIO_DeInit+0x1c4>)
 8005d60:	4013      	ands	r3, r2
 8005d62:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8005d64:	697b      	ldr	r3, [r7, #20]
 8005d66:	f003 0303 	and.w	r3, r3, #3
 8005d6a:	009b      	lsls	r3, r3, #2
 8005d6c:	220f      	movs	r2, #15
 8005d6e:	fa02 f303 	lsl.w	r3, r2, r3
 8005d72:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8005d74:	4a2e      	ldr	r2, [pc, #184]	; (8005e30 <HAL_GPIO_DeInit+0x1ac>)
 8005d76:	697b      	ldr	r3, [r7, #20]
 8005d78:	089b      	lsrs	r3, r3, #2
 8005d7a:	3302      	adds	r3, #2
 8005d7c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005d80:	68bb      	ldr	r3, [r7, #8]
 8005d82:	43da      	mvns	r2, r3
 8005d84:	482a      	ldr	r0, [pc, #168]	; (8005e30 <HAL_GPIO_DeInit+0x1ac>)
 8005d86:	697b      	ldr	r3, [r7, #20]
 8005d88:	089b      	lsrs	r3, r3, #2
 8005d8a:	400a      	ands	r2, r1
 8005d8c:	3302      	adds	r3, #2
 8005d8e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681a      	ldr	r2, [r3, #0]
 8005d96:	697b      	ldr	r3, [r7, #20]
 8005d98:	005b      	lsls	r3, r3, #1
 8005d9a:	2103      	movs	r1, #3
 8005d9c:	fa01 f303 	lsl.w	r3, r1, r3
 8005da0:	43db      	mvns	r3, r3
 8005da2:	401a      	ands	r2, r3
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005da8:	697b      	ldr	r3, [r7, #20]
 8005daa:	08da      	lsrs	r2, r3, #3
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	3208      	adds	r2, #8
 8005db0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005db4:	697b      	ldr	r3, [r7, #20]
 8005db6:	f003 0307 	and.w	r3, r3, #7
 8005dba:	009b      	lsls	r3, r3, #2
 8005dbc:	220f      	movs	r2, #15
 8005dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8005dc2:	43db      	mvns	r3, r3
 8005dc4:	697a      	ldr	r2, [r7, #20]
 8005dc6:	08d2      	lsrs	r2, r2, #3
 8005dc8:	4019      	ands	r1, r3
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	3208      	adds	r2, #8
 8005dce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	68da      	ldr	r2, [r3, #12]
 8005dd6:	697b      	ldr	r3, [r7, #20]
 8005dd8:	005b      	lsls	r3, r3, #1
 8005dda:	2103      	movs	r1, #3
 8005ddc:	fa01 f303 	lsl.w	r3, r1, r3
 8005de0:	43db      	mvns	r3, r3
 8005de2:	401a      	ands	r2, r3
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	685a      	ldr	r2, [r3, #4]
 8005dec:	2101      	movs	r1, #1
 8005dee:	697b      	ldr	r3, [r7, #20]
 8005df0:	fa01 f303 	lsl.w	r3, r1, r3
 8005df4:	43db      	mvns	r3, r3
 8005df6:	401a      	ands	r2, r3
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	689a      	ldr	r2, [r3, #8]
 8005e00:	697b      	ldr	r3, [r7, #20]
 8005e02:	005b      	lsls	r3, r3, #1
 8005e04:	2103      	movs	r1, #3
 8005e06:	fa01 f303 	lsl.w	r3, r1, r3
 8005e0a:	43db      	mvns	r3, r3
 8005e0c:	401a      	ands	r2, r3
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005e12:	697b      	ldr	r3, [r7, #20]
 8005e14:	3301      	adds	r3, #1
 8005e16:	617b      	str	r3, [r7, #20]
 8005e18:	697b      	ldr	r3, [r7, #20]
 8005e1a:	2b0f      	cmp	r3, #15
 8005e1c:	f67f af40 	bls.w	8005ca0 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8005e20:	bf00      	nop
 8005e22:	bf00      	nop
 8005e24:	371c      	adds	r7, #28
 8005e26:	46bd      	mov	sp, r7
 8005e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2c:	4770      	bx	lr
 8005e2e:	bf00      	nop
 8005e30:	40013800 	.word	0x40013800
 8005e34:	40020000 	.word	0x40020000
 8005e38:	40020400 	.word	0x40020400
 8005e3c:	40020800 	.word	0x40020800
 8005e40:	40020c00 	.word	0x40020c00
 8005e44:	40021000 	.word	0x40021000
 8005e48:	40013c00 	.word	0x40013c00

08005e4c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005e4c:	b480      	push	{r7}
 8005e4e:	b085      	sub	sp, #20
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	6078      	str	r0, [r7, #4]
 8005e54:	460b      	mov	r3, r1
 8005e56:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	691a      	ldr	r2, [r3, #16]
 8005e5c:	887b      	ldrh	r3, [r7, #2]
 8005e5e:	4013      	ands	r3, r2
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d002      	beq.n	8005e6a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005e64:	2301      	movs	r3, #1
 8005e66:	73fb      	strb	r3, [r7, #15]
 8005e68:	e001      	b.n	8005e6e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005e6a:	2300      	movs	r3, #0
 8005e6c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005e6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e70:	4618      	mov	r0, r3
 8005e72:	3714      	adds	r7, #20
 8005e74:	46bd      	mov	sp, r7
 8005e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7a:	4770      	bx	lr

08005e7c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005e7c:	b480      	push	{r7}
 8005e7e:	b083      	sub	sp, #12
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	6078      	str	r0, [r7, #4]
 8005e84:	460b      	mov	r3, r1
 8005e86:	807b      	strh	r3, [r7, #2]
 8005e88:	4613      	mov	r3, r2
 8005e8a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005e8c:	787b      	ldrb	r3, [r7, #1]
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d003      	beq.n	8005e9a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005e92:	887a      	ldrh	r2, [r7, #2]
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005e98:	e003      	b.n	8005ea2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005e9a:	887b      	ldrh	r3, [r7, #2]
 8005e9c:	041a      	lsls	r2, r3, #16
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	619a      	str	r2, [r3, #24]
}
 8005ea2:	bf00      	nop
 8005ea4:	370c      	adds	r7, #12
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eac:	4770      	bx	lr

08005eae <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005eae:	b480      	push	{r7}
 8005eb0:	b085      	sub	sp, #20
 8005eb2:	af00      	add	r7, sp, #0
 8005eb4:	6078      	str	r0, [r7, #4]
 8005eb6:	460b      	mov	r3, r1
 8005eb8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	695b      	ldr	r3, [r3, #20]
 8005ebe:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005ec0:	887a      	ldrh	r2, [r7, #2]
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	4013      	ands	r3, r2
 8005ec6:	041a      	lsls	r2, r3, #16
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	43d9      	mvns	r1, r3
 8005ecc:	887b      	ldrh	r3, [r7, #2]
 8005ece:	400b      	ands	r3, r1
 8005ed0:	431a      	orrs	r2, r3
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	619a      	str	r2, [r3, #24]
}
 8005ed6:	bf00      	nop
 8005ed8:	3714      	adds	r7, #20
 8005eda:	46bd      	mov	sp, r7
 8005edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee0:	4770      	bx	lr
	...

08005ee4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005ee4:	b580      	push	{r7, lr}
 8005ee6:	b084      	sub	sp, #16
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d101      	bne.n	8005ef6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005ef2:	2301      	movs	r3, #1
 8005ef4:	e12b      	b.n	800614e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005efc:	b2db      	uxtb	r3, r3
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d106      	bne.n	8005f10 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	2200      	movs	r2, #0
 8005f06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005f0a:	6878      	ldr	r0, [r7, #4]
 8005f0c:	f7ff f876 	bl	8004ffc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2224      	movs	r2, #36	; 0x24
 8005f14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	681a      	ldr	r2, [r3, #0]
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	f022 0201 	bic.w	r2, r2, #1
 8005f26:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	681a      	ldr	r2, [r3, #0]
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005f36:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	681a      	ldr	r2, [r3, #0]
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005f46:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005f48:	f002 f89e 	bl	8008088 <HAL_RCC_GetPCLK1Freq>
 8005f4c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	685b      	ldr	r3, [r3, #4]
 8005f52:	4a81      	ldr	r2, [pc, #516]	; (8006158 <HAL_I2C_Init+0x274>)
 8005f54:	4293      	cmp	r3, r2
 8005f56:	d807      	bhi.n	8005f68 <HAL_I2C_Init+0x84>
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	4a80      	ldr	r2, [pc, #512]	; (800615c <HAL_I2C_Init+0x278>)
 8005f5c:	4293      	cmp	r3, r2
 8005f5e:	bf94      	ite	ls
 8005f60:	2301      	movls	r3, #1
 8005f62:	2300      	movhi	r3, #0
 8005f64:	b2db      	uxtb	r3, r3
 8005f66:	e006      	b.n	8005f76 <HAL_I2C_Init+0x92>
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	4a7d      	ldr	r2, [pc, #500]	; (8006160 <HAL_I2C_Init+0x27c>)
 8005f6c:	4293      	cmp	r3, r2
 8005f6e:	bf94      	ite	ls
 8005f70:	2301      	movls	r3, #1
 8005f72:	2300      	movhi	r3, #0
 8005f74:	b2db      	uxtb	r3, r3
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d001      	beq.n	8005f7e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005f7a:	2301      	movs	r3, #1
 8005f7c:	e0e7      	b.n	800614e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	4a78      	ldr	r2, [pc, #480]	; (8006164 <HAL_I2C_Init+0x280>)
 8005f82:	fba2 2303 	umull	r2, r3, r2, r3
 8005f86:	0c9b      	lsrs	r3, r3, #18
 8005f88:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	685b      	ldr	r3, [r3, #4]
 8005f90:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	68ba      	ldr	r2, [r7, #8]
 8005f9a:	430a      	orrs	r2, r1
 8005f9c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	6a1b      	ldr	r3, [r3, #32]
 8005fa4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	685b      	ldr	r3, [r3, #4]
 8005fac:	4a6a      	ldr	r2, [pc, #424]	; (8006158 <HAL_I2C_Init+0x274>)
 8005fae:	4293      	cmp	r3, r2
 8005fb0:	d802      	bhi.n	8005fb8 <HAL_I2C_Init+0xd4>
 8005fb2:	68bb      	ldr	r3, [r7, #8]
 8005fb4:	3301      	adds	r3, #1
 8005fb6:	e009      	b.n	8005fcc <HAL_I2C_Init+0xe8>
 8005fb8:	68bb      	ldr	r3, [r7, #8]
 8005fba:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005fbe:	fb02 f303 	mul.w	r3, r2, r3
 8005fc2:	4a69      	ldr	r2, [pc, #420]	; (8006168 <HAL_I2C_Init+0x284>)
 8005fc4:	fba2 2303 	umull	r2, r3, r2, r3
 8005fc8:	099b      	lsrs	r3, r3, #6
 8005fca:	3301      	adds	r3, #1
 8005fcc:	687a      	ldr	r2, [r7, #4]
 8005fce:	6812      	ldr	r2, [r2, #0]
 8005fd0:	430b      	orrs	r3, r1
 8005fd2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	69db      	ldr	r3, [r3, #28]
 8005fda:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005fde:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	685b      	ldr	r3, [r3, #4]
 8005fe6:	495c      	ldr	r1, [pc, #368]	; (8006158 <HAL_I2C_Init+0x274>)
 8005fe8:	428b      	cmp	r3, r1
 8005fea:	d819      	bhi.n	8006020 <HAL_I2C_Init+0x13c>
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	1e59      	subs	r1, r3, #1
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	685b      	ldr	r3, [r3, #4]
 8005ff4:	005b      	lsls	r3, r3, #1
 8005ff6:	fbb1 f3f3 	udiv	r3, r1, r3
 8005ffa:	1c59      	adds	r1, r3, #1
 8005ffc:	f640 73fc 	movw	r3, #4092	; 0xffc
 8006000:	400b      	ands	r3, r1
 8006002:	2b00      	cmp	r3, #0
 8006004:	d00a      	beq.n	800601c <HAL_I2C_Init+0x138>
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	1e59      	subs	r1, r3, #1
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	685b      	ldr	r3, [r3, #4]
 800600e:	005b      	lsls	r3, r3, #1
 8006010:	fbb1 f3f3 	udiv	r3, r1, r3
 8006014:	3301      	adds	r3, #1
 8006016:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800601a:	e051      	b.n	80060c0 <HAL_I2C_Init+0x1dc>
 800601c:	2304      	movs	r3, #4
 800601e:	e04f      	b.n	80060c0 <HAL_I2C_Init+0x1dc>
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	689b      	ldr	r3, [r3, #8]
 8006024:	2b00      	cmp	r3, #0
 8006026:	d111      	bne.n	800604c <HAL_I2C_Init+0x168>
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	1e58      	subs	r0, r3, #1
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	6859      	ldr	r1, [r3, #4]
 8006030:	460b      	mov	r3, r1
 8006032:	005b      	lsls	r3, r3, #1
 8006034:	440b      	add	r3, r1
 8006036:	fbb0 f3f3 	udiv	r3, r0, r3
 800603a:	3301      	adds	r3, #1
 800603c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006040:	2b00      	cmp	r3, #0
 8006042:	bf0c      	ite	eq
 8006044:	2301      	moveq	r3, #1
 8006046:	2300      	movne	r3, #0
 8006048:	b2db      	uxtb	r3, r3
 800604a:	e012      	b.n	8006072 <HAL_I2C_Init+0x18e>
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	1e58      	subs	r0, r3, #1
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	6859      	ldr	r1, [r3, #4]
 8006054:	460b      	mov	r3, r1
 8006056:	009b      	lsls	r3, r3, #2
 8006058:	440b      	add	r3, r1
 800605a:	0099      	lsls	r1, r3, #2
 800605c:	440b      	add	r3, r1
 800605e:	fbb0 f3f3 	udiv	r3, r0, r3
 8006062:	3301      	adds	r3, #1
 8006064:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006068:	2b00      	cmp	r3, #0
 800606a:	bf0c      	ite	eq
 800606c:	2301      	moveq	r3, #1
 800606e:	2300      	movne	r3, #0
 8006070:	b2db      	uxtb	r3, r3
 8006072:	2b00      	cmp	r3, #0
 8006074:	d001      	beq.n	800607a <HAL_I2C_Init+0x196>
 8006076:	2301      	movs	r3, #1
 8006078:	e022      	b.n	80060c0 <HAL_I2C_Init+0x1dc>
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	689b      	ldr	r3, [r3, #8]
 800607e:	2b00      	cmp	r3, #0
 8006080:	d10e      	bne.n	80060a0 <HAL_I2C_Init+0x1bc>
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	1e58      	subs	r0, r3, #1
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	6859      	ldr	r1, [r3, #4]
 800608a:	460b      	mov	r3, r1
 800608c:	005b      	lsls	r3, r3, #1
 800608e:	440b      	add	r3, r1
 8006090:	fbb0 f3f3 	udiv	r3, r0, r3
 8006094:	3301      	adds	r3, #1
 8006096:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800609a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800609e:	e00f      	b.n	80060c0 <HAL_I2C_Init+0x1dc>
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	1e58      	subs	r0, r3, #1
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	6859      	ldr	r1, [r3, #4]
 80060a8:	460b      	mov	r3, r1
 80060aa:	009b      	lsls	r3, r3, #2
 80060ac:	440b      	add	r3, r1
 80060ae:	0099      	lsls	r1, r3, #2
 80060b0:	440b      	add	r3, r1
 80060b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80060b6:	3301      	adds	r3, #1
 80060b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80060bc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80060c0:	6879      	ldr	r1, [r7, #4]
 80060c2:	6809      	ldr	r1, [r1, #0]
 80060c4:	4313      	orrs	r3, r2
 80060c6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	69da      	ldr	r2, [r3, #28]
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	6a1b      	ldr	r3, [r3, #32]
 80060da:	431a      	orrs	r2, r3
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	430a      	orrs	r2, r1
 80060e2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	689b      	ldr	r3, [r3, #8]
 80060ea:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80060ee:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80060f2:	687a      	ldr	r2, [r7, #4]
 80060f4:	6911      	ldr	r1, [r2, #16]
 80060f6:	687a      	ldr	r2, [r7, #4]
 80060f8:	68d2      	ldr	r2, [r2, #12]
 80060fa:	4311      	orrs	r1, r2
 80060fc:	687a      	ldr	r2, [r7, #4]
 80060fe:	6812      	ldr	r2, [r2, #0]
 8006100:	430b      	orrs	r3, r1
 8006102:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	68db      	ldr	r3, [r3, #12]
 800610a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	695a      	ldr	r2, [r3, #20]
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	699b      	ldr	r3, [r3, #24]
 8006116:	431a      	orrs	r2, r3
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	430a      	orrs	r2, r1
 800611e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	681a      	ldr	r2, [r3, #0]
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	f042 0201 	orr.w	r2, r2, #1
 800612e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	2200      	movs	r2, #0
 8006134:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	2220      	movs	r2, #32
 800613a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	2200      	movs	r2, #0
 8006142:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2200      	movs	r2, #0
 8006148:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800614c:	2300      	movs	r3, #0
}
 800614e:	4618      	mov	r0, r3
 8006150:	3710      	adds	r7, #16
 8006152:	46bd      	mov	sp, r7
 8006154:	bd80      	pop	{r7, pc}
 8006156:	bf00      	nop
 8006158:	000186a0 	.word	0x000186a0
 800615c:	001e847f 	.word	0x001e847f
 8006160:	003d08ff 	.word	0x003d08ff
 8006164:	431bde83 	.word	0x431bde83
 8006168:	10624dd3 	.word	0x10624dd3

0800616c <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 800616c:	b580      	push	{r7, lr}
 800616e:	b082      	sub	sp, #8
 8006170:	af00      	add	r7, sp, #0
 8006172:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2b00      	cmp	r3, #0
 8006178:	d101      	bne.n	800617e <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800617a:	2301      	movs	r3, #1
 800617c:	e021      	b.n	80061c2 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	2224      	movs	r2, #36	; 0x24
 8006182:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	681a      	ldr	r2, [r3, #0]
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	f022 0201 	bic.w	r2, r2, #1
 8006194:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8006196:	6878      	ldr	r0, [r7, #4]
 8006198:	f7fe ff86 	bl	80050a8 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2200      	movs	r2, #0
 80061a0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	2200      	movs	r2, #0
 80061a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	2200      	movs	r2, #0
 80061ae:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2200      	movs	r2, #0
 80061b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2200      	movs	r2, #0
 80061bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80061c0:	2300      	movs	r3, #0
}
 80061c2:	4618      	mov	r0, r3
 80061c4:	3708      	adds	r7, #8
 80061c6:	46bd      	mov	sp, r7
 80061c8:	bd80      	pop	{r7, pc}
	...

080061cc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80061cc:	b580      	push	{r7, lr}
 80061ce:	b088      	sub	sp, #32
 80061d0:	af02      	add	r7, sp, #8
 80061d2:	60f8      	str	r0, [r7, #12]
 80061d4:	607a      	str	r2, [r7, #4]
 80061d6:	461a      	mov	r2, r3
 80061d8:	460b      	mov	r3, r1
 80061da:	817b      	strh	r3, [r7, #10]
 80061dc:	4613      	mov	r3, r2
 80061de:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80061e0:	f7ff fab6 	bl	8005750 <HAL_GetTick>
 80061e4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80061ec:	b2db      	uxtb	r3, r3
 80061ee:	2b20      	cmp	r3, #32
 80061f0:	f040 80e0 	bne.w	80063b4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80061f4:	697b      	ldr	r3, [r7, #20]
 80061f6:	9300      	str	r3, [sp, #0]
 80061f8:	2319      	movs	r3, #25
 80061fa:	2201      	movs	r2, #1
 80061fc:	4970      	ldr	r1, [pc, #448]	; (80063c0 <HAL_I2C_Master_Transmit+0x1f4>)
 80061fe:	68f8      	ldr	r0, [r7, #12]
 8006200:	f001 f8f6 	bl	80073f0 <I2C_WaitOnFlagUntilTimeout>
 8006204:	4603      	mov	r3, r0
 8006206:	2b00      	cmp	r3, #0
 8006208:	d001      	beq.n	800620e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800620a:	2302      	movs	r3, #2
 800620c:	e0d3      	b.n	80063b6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006214:	2b01      	cmp	r3, #1
 8006216:	d101      	bne.n	800621c <HAL_I2C_Master_Transmit+0x50>
 8006218:	2302      	movs	r3, #2
 800621a:	e0cc      	b.n	80063b6 <HAL_I2C_Master_Transmit+0x1ea>
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	2201      	movs	r2, #1
 8006220:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	f003 0301 	and.w	r3, r3, #1
 800622e:	2b01      	cmp	r3, #1
 8006230:	d007      	beq.n	8006242 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	681a      	ldr	r2, [r3, #0]
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f042 0201 	orr.w	r2, r2, #1
 8006240:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	681a      	ldr	r2, [r3, #0]
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006250:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	2221      	movs	r2, #33	; 0x21
 8006256:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	2210      	movs	r2, #16
 800625e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	2200      	movs	r2, #0
 8006266:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	687a      	ldr	r2, [r7, #4]
 800626c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	893a      	ldrh	r2, [r7, #8]
 8006272:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006278:	b29a      	uxth	r2, r3
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	4a50      	ldr	r2, [pc, #320]	; (80063c4 <HAL_I2C_Master_Transmit+0x1f8>)
 8006282:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8006284:	8979      	ldrh	r1, [r7, #10]
 8006286:	697b      	ldr	r3, [r7, #20]
 8006288:	6a3a      	ldr	r2, [r7, #32]
 800628a:	68f8      	ldr	r0, [r7, #12]
 800628c:	f000 fde2 	bl	8006e54 <I2C_MasterRequestWrite>
 8006290:	4603      	mov	r3, r0
 8006292:	2b00      	cmp	r3, #0
 8006294:	d001      	beq.n	800629a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8006296:	2301      	movs	r3, #1
 8006298:	e08d      	b.n	80063b6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800629a:	2300      	movs	r3, #0
 800629c:	613b      	str	r3, [r7, #16]
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	695b      	ldr	r3, [r3, #20]
 80062a4:	613b      	str	r3, [r7, #16]
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	699b      	ldr	r3, [r3, #24]
 80062ac:	613b      	str	r3, [r7, #16]
 80062ae:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80062b0:	e066      	b.n	8006380 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80062b2:	697a      	ldr	r2, [r7, #20]
 80062b4:	6a39      	ldr	r1, [r7, #32]
 80062b6:	68f8      	ldr	r0, [r7, #12]
 80062b8:	f001 f970 	bl	800759c <I2C_WaitOnTXEFlagUntilTimeout>
 80062bc:	4603      	mov	r3, r0
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d00d      	beq.n	80062de <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062c6:	2b04      	cmp	r3, #4
 80062c8:	d107      	bne.n	80062da <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	681a      	ldr	r2, [r3, #0]
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80062d8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80062da:	2301      	movs	r3, #1
 80062dc:	e06b      	b.n	80063b6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062e2:	781a      	ldrb	r2, [r3, #0]
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062ee:	1c5a      	adds	r2, r3, #1
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062f8:	b29b      	uxth	r3, r3
 80062fa:	3b01      	subs	r3, #1
 80062fc:	b29a      	uxth	r2, r3
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006306:	3b01      	subs	r3, #1
 8006308:	b29a      	uxth	r2, r3
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	695b      	ldr	r3, [r3, #20]
 8006314:	f003 0304 	and.w	r3, r3, #4
 8006318:	2b04      	cmp	r3, #4
 800631a:	d11b      	bne.n	8006354 <HAL_I2C_Master_Transmit+0x188>
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006320:	2b00      	cmp	r3, #0
 8006322:	d017      	beq.n	8006354 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006328:	781a      	ldrb	r2, [r3, #0]
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006334:	1c5a      	adds	r2, r3, #1
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800633e:	b29b      	uxth	r3, r3
 8006340:	3b01      	subs	r3, #1
 8006342:	b29a      	uxth	r2, r3
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800634c:	3b01      	subs	r3, #1
 800634e:	b29a      	uxth	r2, r3
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006354:	697a      	ldr	r2, [r7, #20]
 8006356:	6a39      	ldr	r1, [r7, #32]
 8006358:	68f8      	ldr	r0, [r7, #12]
 800635a:	f001 f960 	bl	800761e <I2C_WaitOnBTFFlagUntilTimeout>
 800635e:	4603      	mov	r3, r0
 8006360:	2b00      	cmp	r3, #0
 8006362:	d00d      	beq.n	8006380 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006368:	2b04      	cmp	r3, #4
 800636a:	d107      	bne.n	800637c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	681a      	ldr	r2, [r3, #0]
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800637a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800637c:	2301      	movs	r3, #1
 800637e:	e01a      	b.n	80063b6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006384:	2b00      	cmp	r3, #0
 8006386:	d194      	bne.n	80062b2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	681a      	ldr	r2, [r3, #0]
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006396:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	2220      	movs	r2, #32
 800639c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	2200      	movs	r2, #0
 80063a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	2200      	movs	r2, #0
 80063ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80063b0:	2300      	movs	r3, #0
 80063b2:	e000      	b.n	80063b6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80063b4:	2302      	movs	r3, #2
  }
}
 80063b6:	4618      	mov	r0, r3
 80063b8:	3718      	adds	r7, #24
 80063ba:	46bd      	mov	sp, r7
 80063bc:	bd80      	pop	{r7, pc}
 80063be:	bf00      	nop
 80063c0:	00100002 	.word	0x00100002
 80063c4:	ffff0000 	.word	0xffff0000

080063c8 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80063c8:	b580      	push	{r7, lr}
 80063ca:	b08c      	sub	sp, #48	; 0x30
 80063cc:	af02      	add	r7, sp, #8
 80063ce:	60f8      	str	r0, [r7, #12]
 80063d0:	607a      	str	r2, [r7, #4]
 80063d2:	461a      	mov	r2, r3
 80063d4:	460b      	mov	r3, r1
 80063d6:	817b      	strh	r3, [r7, #10]
 80063d8:	4613      	mov	r3, r2
 80063da:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80063dc:	f7ff f9b8 	bl	8005750 <HAL_GetTick>
 80063e0:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80063e8:	b2db      	uxtb	r3, r3
 80063ea:	2b20      	cmp	r3, #32
 80063ec:	f040 820b 	bne.w	8006806 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80063f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063f2:	9300      	str	r3, [sp, #0]
 80063f4:	2319      	movs	r3, #25
 80063f6:	2201      	movs	r2, #1
 80063f8:	497c      	ldr	r1, [pc, #496]	; (80065ec <HAL_I2C_Master_Receive+0x224>)
 80063fa:	68f8      	ldr	r0, [r7, #12]
 80063fc:	f000 fff8 	bl	80073f0 <I2C_WaitOnFlagUntilTimeout>
 8006400:	4603      	mov	r3, r0
 8006402:	2b00      	cmp	r3, #0
 8006404:	d001      	beq.n	800640a <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8006406:	2302      	movs	r3, #2
 8006408:	e1fe      	b.n	8006808 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006410:	2b01      	cmp	r3, #1
 8006412:	d101      	bne.n	8006418 <HAL_I2C_Master_Receive+0x50>
 8006414:	2302      	movs	r3, #2
 8006416:	e1f7      	b.n	8006808 <HAL_I2C_Master_Receive+0x440>
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	2201      	movs	r2, #1
 800641c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	f003 0301 	and.w	r3, r3, #1
 800642a:	2b01      	cmp	r3, #1
 800642c:	d007      	beq.n	800643e <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	681a      	ldr	r2, [r3, #0]
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	f042 0201 	orr.w	r2, r2, #1
 800643c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	681a      	ldr	r2, [r3, #0]
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800644c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	2222      	movs	r2, #34	; 0x22
 8006452:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	2210      	movs	r2, #16
 800645a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	2200      	movs	r2, #0
 8006462:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	687a      	ldr	r2, [r7, #4]
 8006468:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	893a      	ldrh	r2, [r7, #8]
 800646e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006474:	b29a      	uxth	r2, r3
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	4a5c      	ldr	r2, [pc, #368]	; (80065f0 <HAL_I2C_Master_Receive+0x228>)
 800647e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8006480:	8979      	ldrh	r1, [r7, #10]
 8006482:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006484:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006486:	68f8      	ldr	r0, [r7, #12]
 8006488:	f000 fd66 	bl	8006f58 <I2C_MasterRequestRead>
 800648c:	4603      	mov	r3, r0
 800648e:	2b00      	cmp	r3, #0
 8006490:	d001      	beq.n	8006496 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8006492:	2301      	movs	r3, #1
 8006494:	e1b8      	b.n	8006808 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800649a:	2b00      	cmp	r3, #0
 800649c:	d113      	bne.n	80064c6 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800649e:	2300      	movs	r3, #0
 80064a0:	623b      	str	r3, [r7, #32]
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	695b      	ldr	r3, [r3, #20]
 80064a8:	623b      	str	r3, [r7, #32]
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	699b      	ldr	r3, [r3, #24]
 80064b0:	623b      	str	r3, [r7, #32]
 80064b2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	681a      	ldr	r2, [r3, #0]
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80064c2:	601a      	str	r2, [r3, #0]
 80064c4:	e18c      	b.n	80067e0 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064ca:	2b01      	cmp	r3, #1
 80064cc:	d11b      	bne.n	8006506 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	681a      	ldr	r2, [r3, #0]
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80064dc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80064de:	2300      	movs	r3, #0
 80064e0:	61fb      	str	r3, [r7, #28]
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	695b      	ldr	r3, [r3, #20]
 80064e8:	61fb      	str	r3, [r7, #28]
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	699b      	ldr	r3, [r3, #24]
 80064f0:	61fb      	str	r3, [r7, #28]
 80064f2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	681a      	ldr	r2, [r3, #0]
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006502:	601a      	str	r2, [r3, #0]
 8006504:	e16c      	b.n	80067e0 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800650a:	2b02      	cmp	r3, #2
 800650c:	d11b      	bne.n	8006546 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	681a      	ldr	r2, [r3, #0]
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800651c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	681a      	ldr	r2, [r3, #0]
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800652c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800652e:	2300      	movs	r3, #0
 8006530:	61bb      	str	r3, [r7, #24]
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	695b      	ldr	r3, [r3, #20]
 8006538:	61bb      	str	r3, [r7, #24]
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	699b      	ldr	r3, [r3, #24]
 8006540:	61bb      	str	r3, [r7, #24]
 8006542:	69bb      	ldr	r3, [r7, #24]
 8006544:	e14c      	b.n	80067e0 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	681a      	ldr	r2, [r3, #0]
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006554:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006556:	2300      	movs	r3, #0
 8006558:	617b      	str	r3, [r7, #20]
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	695b      	ldr	r3, [r3, #20]
 8006560:	617b      	str	r3, [r7, #20]
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	699b      	ldr	r3, [r3, #24]
 8006568:	617b      	str	r3, [r7, #20]
 800656a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800656c:	e138      	b.n	80067e0 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006572:	2b03      	cmp	r3, #3
 8006574:	f200 80f1 	bhi.w	800675a <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800657c:	2b01      	cmp	r3, #1
 800657e:	d123      	bne.n	80065c8 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006580:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006582:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006584:	68f8      	ldr	r0, [r7, #12]
 8006586:	f001 f88b 	bl	80076a0 <I2C_WaitOnRXNEFlagUntilTimeout>
 800658a:	4603      	mov	r3, r0
 800658c:	2b00      	cmp	r3, #0
 800658e:	d001      	beq.n	8006594 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8006590:	2301      	movs	r3, #1
 8006592:	e139      	b.n	8006808 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	691a      	ldr	r2, [r3, #16]
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800659e:	b2d2      	uxtb	r2, r2
 80065a0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065a6:	1c5a      	adds	r2, r3, #1
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80065b0:	3b01      	subs	r3, #1
 80065b2:	b29a      	uxth	r2, r3
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065bc:	b29b      	uxth	r3, r3
 80065be:	3b01      	subs	r3, #1
 80065c0:	b29a      	uxth	r2, r3
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	855a      	strh	r2, [r3, #42]	; 0x2a
 80065c6:	e10b      	b.n	80067e0 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80065cc:	2b02      	cmp	r3, #2
 80065ce:	d14e      	bne.n	800666e <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80065d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065d2:	9300      	str	r3, [sp, #0]
 80065d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065d6:	2200      	movs	r2, #0
 80065d8:	4906      	ldr	r1, [pc, #24]	; (80065f4 <HAL_I2C_Master_Receive+0x22c>)
 80065da:	68f8      	ldr	r0, [r7, #12]
 80065dc:	f000 ff08 	bl	80073f0 <I2C_WaitOnFlagUntilTimeout>
 80065e0:	4603      	mov	r3, r0
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d008      	beq.n	80065f8 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80065e6:	2301      	movs	r3, #1
 80065e8:	e10e      	b.n	8006808 <HAL_I2C_Master_Receive+0x440>
 80065ea:	bf00      	nop
 80065ec:	00100002 	.word	0x00100002
 80065f0:	ffff0000 	.word	0xffff0000
 80065f4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	681a      	ldr	r2, [r3, #0]
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006606:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	691a      	ldr	r2, [r3, #16]
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006612:	b2d2      	uxtb	r2, r2
 8006614:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800661a:	1c5a      	adds	r2, r3, #1
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006624:	3b01      	subs	r3, #1
 8006626:	b29a      	uxth	r2, r3
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006630:	b29b      	uxth	r3, r3
 8006632:	3b01      	subs	r3, #1
 8006634:	b29a      	uxth	r2, r3
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	691a      	ldr	r2, [r3, #16]
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006644:	b2d2      	uxtb	r2, r2
 8006646:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800664c:	1c5a      	adds	r2, r3, #1
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006656:	3b01      	subs	r3, #1
 8006658:	b29a      	uxth	r2, r3
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006662:	b29b      	uxth	r3, r3
 8006664:	3b01      	subs	r3, #1
 8006666:	b29a      	uxth	r2, r3
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800666c:	e0b8      	b.n	80067e0 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800666e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006670:	9300      	str	r3, [sp, #0]
 8006672:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006674:	2200      	movs	r2, #0
 8006676:	4966      	ldr	r1, [pc, #408]	; (8006810 <HAL_I2C_Master_Receive+0x448>)
 8006678:	68f8      	ldr	r0, [r7, #12]
 800667a:	f000 feb9 	bl	80073f0 <I2C_WaitOnFlagUntilTimeout>
 800667e:	4603      	mov	r3, r0
 8006680:	2b00      	cmp	r3, #0
 8006682:	d001      	beq.n	8006688 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8006684:	2301      	movs	r3, #1
 8006686:	e0bf      	b.n	8006808 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	681a      	ldr	r2, [r3, #0]
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006696:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	691a      	ldr	r2, [r3, #16]
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066a2:	b2d2      	uxtb	r2, r2
 80066a4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066aa:	1c5a      	adds	r2, r3, #1
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80066b4:	3b01      	subs	r3, #1
 80066b6:	b29a      	uxth	r2, r3
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066c0:	b29b      	uxth	r3, r3
 80066c2:	3b01      	subs	r3, #1
 80066c4:	b29a      	uxth	r2, r3
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80066ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066cc:	9300      	str	r3, [sp, #0]
 80066ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066d0:	2200      	movs	r2, #0
 80066d2:	494f      	ldr	r1, [pc, #316]	; (8006810 <HAL_I2C_Master_Receive+0x448>)
 80066d4:	68f8      	ldr	r0, [r7, #12]
 80066d6:	f000 fe8b 	bl	80073f0 <I2C_WaitOnFlagUntilTimeout>
 80066da:	4603      	mov	r3, r0
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d001      	beq.n	80066e4 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80066e0:	2301      	movs	r3, #1
 80066e2:	e091      	b.n	8006808 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	681a      	ldr	r2, [r3, #0]
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80066f2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	691a      	ldr	r2, [r3, #16]
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066fe:	b2d2      	uxtb	r2, r2
 8006700:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006706:	1c5a      	adds	r2, r3, #1
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006710:	3b01      	subs	r3, #1
 8006712:	b29a      	uxth	r2, r3
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800671c:	b29b      	uxth	r3, r3
 800671e:	3b01      	subs	r3, #1
 8006720:	b29a      	uxth	r2, r3
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	691a      	ldr	r2, [r3, #16]
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006730:	b2d2      	uxtb	r2, r2
 8006732:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006738:	1c5a      	adds	r2, r3, #1
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006742:	3b01      	subs	r3, #1
 8006744:	b29a      	uxth	r2, r3
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800674e:	b29b      	uxth	r3, r3
 8006750:	3b01      	subs	r3, #1
 8006752:	b29a      	uxth	r2, r3
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006758:	e042      	b.n	80067e0 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800675a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800675c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800675e:	68f8      	ldr	r0, [r7, #12]
 8006760:	f000 ff9e 	bl	80076a0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006764:	4603      	mov	r3, r0
 8006766:	2b00      	cmp	r3, #0
 8006768:	d001      	beq.n	800676e <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800676a:	2301      	movs	r3, #1
 800676c:	e04c      	b.n	8006808 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	691a      	ldr	r2, [r3, #16]
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006778:	b2d2      	uxtb	r2, r2
 800677a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006780:	1c5a      	adds	r2, r3, #1
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800678a:	3b01      	subs	r3, #1
 800678c:	b29a      	uxth	r2, r3
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006796:	b29b      	uxth	r3, r3
 8006798:	3b01      	subs	r3, #1
 800679a:	b29a      	uxth	r2, r3
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	695b      	ldr	r3, [r3, #20]
 80067a6:	f003 0304 	and.w	r3, r3, #4
 80067aa:	2b04      	cmp	r3, #4
 80067ac:	d118      	bne.n	80067e0 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	691a      	ldr	r2, [r3, #16]
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067b8:	b2d2      	uxtb	r2, r2
 80067ba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067c0:	1c5a      	adds	r2, r3, #1
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80067ca:	3b01      	subs	r3, #1
 80067cc:	b29a      	uxth	r2, r3
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067d6:	b29b      	uxth	r3, r3
 80067d8:	3b01      	subs	r3, #1
 80067da:	b29a      	uxth	r2, r3
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	f47f aec2 	bne.w	800656e <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	2220      	movs	r2, #32
 80067ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	2200      	movs	r2, #0
 80067f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	2200      	movs	r2, #0
 80067fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006802:	2300      	movs	r3, #0
 8006804:	e000      	b.n	8006808 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8006806:	2302      	movs	r3, #2
  }
}
 8006808:	4618      	mov	r0, r3
 800680a:	3728      	adds	r7, #40	; 0x28
 800680c:	46bd      	mov	sp, r7
 800680e:	bd80      	pop	{r7, pc}
 8006810:	00010004 	.word	0x00010004

08006814 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006814:	b580      	push	{r7, lr}
 8006816:	b088      	sub	sp, #32
 8006818:	af02      	add	r7, sp, #8
 800681a:	60f8      	str	r0, [r7, #12]
 800681c:	4608      	mov	r0, r1
 800681e:	4611      	mov	r1, r2
 8006820:	461a      	mov	r2, r3
 8006822:	4603      	mov	r3, r0
 8006824:	817b      	strh	r3, [r7, #10]
 8006826:	460b      	mov	r3, r1
 8006828:	813b      	strh	r3, [r7, #8]
 800682a:	4613      	mov	r3, r2
 800682c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800682e:	f7fe ff8f 	bl	8005750 <HAL_GetTick>
 8006832:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800683a:	b2db      	uxtb	r3, r3
 800683c:	2b20      	cmp	r3, #32
 800683e:	f040 80d9 	bne.w	80069f4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006842:	697b      	ldr	r3, [r7, #20]
 8006844:	9300      	str	r3, [sp, #0]
 8006846:	2319      	movs	r3, #25
 8006848:	2201      	movs	r2, #1
 800684a:	496d      	ldr	r1, [pc, #436]	; (8006a00 <HAL_I2C_Mem_Write+0x1ec>)
 800684c:	68f8      	ldr	r0, [r7, #12]
 800684e:	f000 fdcf 	bl	80073f0 <I2C_WaitOnFlagUntilTimeout>
 8006852:	4603      	mov	r3, r0
 8006854:	2b00      	cmp	r3, #0
 8006856:	d001      	beq.n	800685c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8006858:	2302      	movs	r3, #2
 800685a:	e0cc      	b.n	80069f6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006862:	2b01      	cmp	r3, #1
 8006864:	d101      	bne.n	800686a <HAL_I2C_Mem_Write+0x56>
 8006866:	2302      	movs	r3, #2
 8006868:	e0c5      	b.n	80069f6 <HAL_I2C_Mem_Write+0x1e2>
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	2201      	movs	r2, #1
 800686e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	f003 0301 	and.w	r3, r3, #1
 800687c:	2b01      	cmp	r3, #1
 800687e:	d007      	beq.n	8006890 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	681a      	ldr	r2, [r3, #0]
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	f042 0201 	orr.w	r2, r2, #1
 800688e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	681a      	ldr	r2, [r3, #0]
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800689e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	2221      	movs	r2, #33	; 0x21
 80068a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	2240      	movs	r2, #64	; 0x40
 80068ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	2200      	movs	r2, #0
 80068b4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	6a3a      	ldr	r2, [r7, #32]
 80068ba:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80068c0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068c6:	b29a      	uxth	r2, r3
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	4a4d      	ldr	r2, [pc, #308]	; (8006a04 <HAL_I2C_Mem_Write+0x1f0>)
 80068d0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80068d2:	88f8      	ldrh	r0, [r7, #6]
 80068d4:	893a      	ldrh	r2, [r7, #8]
 80068d6:	8979      	ldrh	r1, [r7, #10]
 80068d8:	697b      	ldr	r3, [r7, #20]
 80068da:	9301      	str	r3, [sp, #4]
 80068dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068de:	9300      	str	r3, [sp, #0]
 80068e0:	4603      	mov	r3, r0
 80068e2:	68f8      	ldr	r0, [r7, #12]
 80068e4:	f000 fc06 	bl	80070f4 <I2C_RequestMemoryWrite>
 80068e8:	4603      	mov	r3, r0
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d052      	beq.n	8006994 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80068ee:	2301      	movs	r3, #1
 80068f0:	e081      	b.n	80069f6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80068f2:	697a      	ldr	r2, [r7, #20]
 80068f4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80068f6:	68f8      	ldr	r0, [r7, #12]
 80068f8:	f000 fe50 	bl	800759c <I2C_WaitOnTXEFlagUntilTimeout>
 80068fc:	4603      	mov	r3, r0
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d00d      	beq.n	800691e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006906:	2b04      	cmp	r3, #4
 8006908:	d107      	bne.n	800691a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	681a      	ldr	r2, [r3, #0]
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006918:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800691a:	2301      	movs	r3, #1
 800691c:	e06b      	b.n	80069f6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006922:	781a      	ldrb	r2, [r3, #0]
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800692e:	1c5a      	adds	r2, r3, #1
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006938:	3b01      	subs	r3, #1
 800693a:	b29a      	uxth	r2, r3
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006944:	b29b      	uxth	r3, r3
 8006946:	3b01      	subs	r3, #1
 8006948:	b29a      	uxth	r2, r3
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	695b      	ldr	r3, [r3, #20]
 8006954:	f003 0304 	and.w	r3, r3, #4
 8006958:	2b04      	cmp	r3, #4
 800695a:	d11b      	bne.n	8006994 <HAL_I2C_Mem_Write+0x180>
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006960:	2b00      	cmp	r3, #0
 8006962:	d017      	beq.n	8006994 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006968:	781a      	ldrb	r2, [r3, #0]
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006974:	1c5a      	adds	r2, r3, #1
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800697e:	3b01      	subs	r3, #1
 8006980:	b29a      	uxth	r2, r3
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800698a:	b29b      	uxth	r3, r3
 800698c:	3b01      	subs	r3, #1
 800698e:	b29a      	uxth	r2, r3
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006998:	2b00      	cmp	r3, #0
 800699a:	d1aa      	bne.n	80068f2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800699c:	697a      	ldr	r2, [r7, #20]
 800699e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80069a0:	68f8      	ldr	r0, [r7, #12]
 80069a2:	f000 fe3c 	bl	800761e <I2C_WaitOnBTFFlagUntilTimeout>
 80069a6:	4603      	mov	r3, r0
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d00d      	beq.n	80069c8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069b0:	2b04      	cmp	r3, #4
 80069b2:	d107      	bne.n	80069c4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	681a      	ldr	r2, [r3, #0]
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80069c2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80069c4:	2301      	movs	r3, #1
 80069c6:	e016      	b.n	80069f6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	681a      	ldr	r2, [r3, #0]
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80069d6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	2220      	movs	r2, #32
 80069dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	2200      	movs	r2, #0
 80069e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	2200      	movs	r2, #0
 80069ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80069f0:	2300      	movs	r3, #0
 80069f2:	e000      	b.n	80069f6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80069f4:	2302      	movs	r3, #2
  }
}
 80069f6:	4618      	mov	r0, r3
 80069f8:	3718      	adds	r7, #24
 80069fa:	46bd      	mov	sp, r7
 80069fc:	bd80      	pop	{r7, pc}
 80069fe:	bf00      	nop
 8006a00:	00100002 	.word	0x00100002
 8006a04:	ffff0000 	.word	0xffff0000

08006a08 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006a08:	b580      	push	{r7, lr}
 8006a0a:	b08c      	sub	sp, #48	; 0x30
 8006a0c:	af02      	add	r7, sp, #8
 8006a0e:	60f8      	str	r0, [r7, #12]
 8006a10:	4608      	mov	r0, r1
 8006a12:	4611      	mov	r1, r2
 8006a14:	461a      	mov	r2, r3
 8006a16:	4603      	mov	r3, r0
 8006a18:	817b      	strh	r3, [r7, #10]
 8006a1a:	460b      	mov	r3, r1
 8006a1c:	813b      	strh	r3, [r7, #8]
 8006a1e:	4613      	mov	r3, r2
 8006a20:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006a22:	f7fe fe95 	bl	8005750 <HAL_GetTick>
 8006a26:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a2e:	b2db      	uxtb	r3, r3
 8006a30:	2b20      	cmp	r3, #32
 8006a32:	f040 8208 	bne.w	8006e46 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006a36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a38:	9300      	str	r3, [sp, #0]
 8006a3a:	2319      	movs	r3, #25
 8006a3c:	2201      	movs	r2, #1
 8006a3e:	497b      	ldr	r1, [pc, #492]	; (8006c2c <HAL_I2C_Mem_Read+0x224>)
 8006a40:	68f8      	ldr	r0, [r7, #12]
 8006a42:	f000 fcd5 	bl	80073f0 <I2C_WaitOnFlagUntilTimeout>
 8006a46:	4603      	mov	r3, r0
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d001      	beq.n	8006a50 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8006a4c:	2302      	movs	r3, #2
 8006a4e:	e1fb      	b.n	8006e48 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006a56:	2b01      	cmp	r3, #1
 8006a58:	d101      	bne.n	8006a5e <HAL_I2C_Mem_Read+0x56>
 8006a5a:	2302      	movs	r3, #2
 8006a5c:	e1f4      	b.n	8006e48 <HAL_I2C_Mem_Read+0x440>
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	2201      	movs	r2, #1
 8006a62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	f003 0301 	and.w	r3, r3, #1
 8006a70:	2b01      	cmp	r3, #1
 8006a72:	d007      	beq.n	8006a84 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	681a      	ldr	r2, [r3, #0]
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	f042 0201 	orr.w	r2, r2, #1
 8006a82:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	681a      	ldr	r2, [r3, #0]
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006a92:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	2222      	movs	r2, #34	; 0x22
 8006a98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	2240      	movs	r2, #64	; 0x40
 8006aa0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	2200      	movs	r2, #0
 8006aa8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006aae:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8006ab4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006aba:	b29a      	uxth	r2, r3
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	4a5b      	ldr	r2, [pc, #364]	; (8006c30 <HAL_I2C_Mem_Read+0x228>)
 8006ac4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006ac6:	88f8      	ldrh	r0, [r7, #6]
 8006ac8:	893a      	ldrh	r2, [r7, #8]
 8006aca:	8979      	ldrh	r1, [r7, #10]
 8006acc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ace:	9301      	str	r3, [sp, #4]
 8006ad0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ad2:	9300      	str	r3, [sp, #0]
 8006ad4:	4603      	mov	r3, r0
 8006ad6:	68f8      	ldr	r0, [r7, #12]
 8006ad8:	f000 fba2 	bl	8007220 <I2C_RequestMemoryRead>
 8006adc:	4603      	mov	r3, r0
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d001      	beq.n	8006ae6 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8006ae2:	2301      	movs	r3, #1
 8006ae4:	e1b0      	b.n	8006e48 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d113      	bne.n	8006b16 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006aee:	2300      	movs	r3, #0
 8006af0:	623b      	str	r3, [r7, #32]
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	695b      	ldr	r3, [r3, #20]
 8006af8:	623b      	str	r3, [r7, #32]
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	699b      	ldr	r3, [r3, #24]
 8006b00:	623b      	str	r3, [r7, #32]
 8006b02:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	681a      	ldr	r2, [r3, #0]
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006b12:	601a      	str	r2, [r3, #0]
 8006b14:	e184      	b.n	8006e20 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b1a:	2b01      	cmp	r3, #1
 8006b1c:	d11b      	bne.n	8006b56 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	681a      	ldr	r2, [r3, #0]
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006b2c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006b2e:	2300      	movs	r3, #0
 8006b30:	61fb      	str	r3, [r7, #28]
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	695b      	ldr	r3, [r3, #20]
 8006b38:	61fb      	str	r3, [r7, #28]
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	699b      	ldr	r3, [r3, #24]
 8006b40:	61fb      	str	r3, [r7, #28]
 8006b42:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	681a      	ldr	r2, [r3, #0]
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006b52:	601a      	str	r2, [r3, #0]
 8006b54:	e164      	b.n	8006e20 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b5a:	2b02      	cmp	r3, #2
 8006b5c:	d11b      	bne.n	8006b96 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	681a      	ldr	r2, [r3, #0]
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006b6c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	681a      	ldr	r2, [r3, #0]
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006b7c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006b7e:	2300      	movs	r3, #0
 8006b80:	61bb      	str	r3, [r7, #24]
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	695b      	ldr	r3, [r3, #20]
 8006b88:	61bb      	str	r3, [r7, #24]
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	699b      	ldr	r3, [r3, #24]
 8006b90:	61bb      	str	r3, [r7, #24]
 8006b92:	69bb      	ldr	r3, [r7, #24]
 8006b94:	e144      	b.n	8006e20 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006b96:	2300      	movs	r3, #0
 8006b98:	617b      	str	r3, [r7, #20]
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	695b      	ldr	r3, [r3, #20]
 8006ba0:	617b      	str	r3, [r7, #20]
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	699b      	ldr	r3, [r3, #24]
 8006ba8:	617b      	str	r3, [r7, #20]
 8006baa:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006bac:	e138      	b.n	8006e20 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006bb2:	2b03      	cmp	r3, #3
 8006bb4:	f200 80f1 	bhi.w	8006d9a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006bbc:	2b01      	cmp	r3, #1
 8006bbe:	d123      	bne.n	8006c08 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006bc0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006bc2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006bc4:	68f8      	ldr	r0, [r7, #12]
 8006bc6:	f000 fd6b 	bl	80076a0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006bca:	4603      	mov	r3, r0
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d001      	beq.n	8006bd4 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8006bd0:	2301      	movs	r3, #1
 8006bd2:	e139      	b.n	8006e48 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	691a      	ldr	r2, [r3, #16]
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bde:	b2d2      	uxtb	r2, r2
 8006be0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006be6:	1c5a      	adds	r2, r3, #1
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006bf0:	3b01      	subs	r3, #1
 8006bf2:	b29a      	uxth	r2, r3
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006bfc:	b29b      	uxth	r3, r3
 8006bfe:	3b01      	subs	r3, #1
 8006c00:	b29a      	uxth	r2, r3
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006c06:	e10b      	b.n	8006e20 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c0c:	2b02      	cmp	r3, #2
 8006c0e:	d14e      	bne.n	8006cae <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006c10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c12:	9300      	str	r3, [sp, #0]
 8006c14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c16:	2200      	movs	r2, #0
 8006c18:	4906      	ldr	r1, [pc, #24]	; (8006c34 <HAL_I2C_Mem_Read+0x22c>)
 8006c1a:	68f8      	ldr	r0, [r7, #12]
 8006c1c:	f000 fbe8 	bl	80073f0 <I2C_WaitOnFlagUntilTimeout>
 8006c20:	4603      	mov	r3, r0
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d008      	beq.n	8006c38 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8006c26:	2301      	movs	r3, #1
 8006c28:	e10e      	b.n	8006e48 <HAL_I2C_Mem_Read+0x440>
 8006c2a:	bf00      	nop
 8006c2c:	00100002 	.word	0x00100002
 8006c30:	ffff0000 	.word	0xffff0000
 8006c34:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	681a      	ldr	r2, [r3, #0]
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c46:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	691a      	ldr	r2, [r3, #16]
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c52:	b2d2      	uxtb	r2, r2
 8006c54:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c5a:	1c5a      	adds	r2, r3, #1
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c64:	3b01      	subs	r3, #1
 8006c66:	b29a      	uxth	r2, r3
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c70:	b29b      	uxth	r3, r3
 8006c72:	3b01      	subs	r3, #1
 8006c74:	b29a      	uxth	r2, r3
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	691a      	ldr	r2, [r3, #16]
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c84:	b2d2      	uxtb	r2, r2
 8006c86:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c8c:	1c5a      	adds	r2, r3, #1
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c96:	3b01      	subs	r3, #1
 8006c98:	b29a      	uxth	r2, r3
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ca2:	b29b      	uxth	r3, r3
 8006ca4:	3b01      	subs	r3, #1
 8006ca6:	b29a      	uxth	r2, r3
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006cac:	e0b8      	b.n	8006e20 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cb0:	9300      	str	r3, [sp, #0]
 8006cb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006cb4:	2200      	movs	r2, #0
 8006cb6:	4966      	ldr	r1, [pc, #408]	; (8006e50 <HAL_I2C_Mem_Read+0x448>)
 8006cb8:	68f8      	ldr	r0, [r7, #12]
 8006cba:	f000 fb99 	bl	80073f0 <I2C_WaitOnFlagUntilTimeout>
 8006cbe:	4603      	mov	r3, r0
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d001      	beq.n	8006cc8 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8006cc4:	2301      	movs	r3, #1
 8006cc6:	e0bf      	b.n	8006e48 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	681a      	ldr	r2, [r3, #0]
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006cd6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	691a      	ldr	r2, [r3, #16]
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ce2:	b2d2      	uxtb	r2, r2
 8006ce4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cea:	1c5a      	adds	r2, r3, #1
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006cf4:	3b01      	subs	r3, #1
 8006cf6:	b29a      	uxth	r2, r3
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d00:	b29b      	uxth	r3, r3
 8006d02:	3b01      	subs	r3, #1
 8006d04:	b29a      	uxth	r2, r3
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006d0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d0c:	9300      	str	r3, [sp, #0]
 8006d0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d10:	2200      	movs	r2, #0
 8006d12:	494f      	ldr	r1, [pc, #316]	; (8006e50 <HAL_I2C_Mem_Read+0x448>)
 8006d14:	68f8      	ldr	r0, [r7, #12]
 8006d16:	f000 fb6b 	bl	80073f0 <I2C_WaitOnFlagUntilTimeout>
 8006d1a:	4603      	mov	r3, r0
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d001      	beq.n	8006d24 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8006d20:	2301      	movs	r3, #1
 8006d22:	e091      	b.n	8006e48 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	681a      	ldr	r2, [r3, #0]
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006d32:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	691a      	ldr	r2, [r3, #16]
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d3e:	b2d2      	uxtb	r2, r2
 8006d40:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d46:	1c5a      	adds	r2, r3, #1
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d50:	3b01      	subs	r3, #1
 8006d52:	b29a      	uxth	r2, r3
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d5c:	b29b      	uxth	r3, r3
 8006d5e:	3b01      	subs	r3, #1
 8006d60:	b29a      	uxth	r2, r3
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	691a      	ldr	r2, [r3, #16]
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d70:	b2d2      	uxtb	r2, r2
 8006d72:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d78:	1c5a      	adds	r2, r3, #1
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d82:	3b01      	subs	r3, #1
 8006d84:	b29a      	uxth	r2, r3
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d8e:	b29b      	uxth	r3, r3
 8006d90:	3b01      	subs	r3, #1
 8006d92:	b29a      	uxth	r2, r3
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006d98:	e042      	b.n	8006e20 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006d9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d9c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006d9e:	68f8      	ldr	r0, [r7, #12]
 8006da0:	f000 fc7e 	bl	80076a0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006da4:	4603      	mov	r3, r0
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d001      	beq.n	8006dae <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8006daa:	2301      	movs	r3, #1
 8006dac:	e04c      	b.n	8006e48 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	691a      	ldr	r2, [r3, #16]
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006db8:	b2d2      	uxtb	r2, r2
 8006dba:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dc0:	1c5a      	adds	r2, r3, #1
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006dca:	3b01      	subs	r3, #1
 8006dcc:	b29a      	uxth	r2, r3
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006dd6:	b29b      	uxth	r3, r3
 8006dd8:	3b01      	subs	r3, #1
 8006dda:	b29a      	uxth	r2, r3
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	695b      	ldr	r3, [r3, #20]
 8006de6:	f003 0304 	and.w	r3, r3, #4
 8006dea:	2b04      	cmp	r3, #4
 8006dec:	d118      	bne.n	8006e20 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	691a      	ldr	r2, [r3, #16]
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006df8:	b2d2      	uxtb	r2, r2
 8006dfa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e00:	1c5a      	adds	r2, r3, #1
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e0a:	3b01      	subs	r3, #1
 8006e0c:	b29a      	uxth	r2, r3
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e16:	b29b      	uxth	r3, r3
 8006e18:	3b01      	subs	r3, #1
 8006e1a:	b29a      	uxth	r2, r3
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	f47f aec2 	bne.w	8006bae <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	2220      	movs	r2, #32
 8006e2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	2200      	movs	r2, #0
 8006e36:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	2200      	movs	r2, #0
 8006e3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006e42:	2300      	movs	r3, #0
 8006e44:	e000      	b.n	8006e48 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8006e46:	2302      	movs	r3, #2
  }
}
 8006e48:	4618      	mov	r0, r3
 8006e4a:	3728      	adds	r7, #40	; 0x28
 8006e4c:	46bd      	mov	sp, r7
 8006e4e:	bd80      	pop	{r7, pc}
 8006e50:	00010004 	.word	0x00010004

08006e54 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006e54:	b580      	push	{r7, lr}
 8006e56:	b088      	sub	sp, #32
 8006e58:	af02      	add	r7, sp, #8
 8006e5a:	60f8      	str	r0, [r7, #12]
 8006e5c:	607a      	str	r2, [r7, #4]
 8006e5e:	603b      	str	r3, [r7, #0]
 8006e60:	460b      	mov	r3, r1
 8006e62:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e68:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006e6a:	697b      	ldr	r3, [r7, #20]
 8006e6c:	2b08      	cmp	r3, #8
 8006e6e:	d006      	beq.n	8006e7e <I2C_MasterRequestWrite+0x2a>
 8006e70:	697b      	ldr	r3, [r7, #20]
 8006e72:	2b01      	cmp	r3, #1
 8006e74:	d003      	beq.n	8006e7e <I2C_MasterRequestWrite+0x2a>
 8006e76:	697b      	ldr	r3, [r7, #20]
 8006e78:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006e7c:	d108      	bne.n	8006e90 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	681a      	ldr	r2, [r3, #0]
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006e8c:	601a      	str	r2, [r3, #0]
 8006e8e:	e00b      	b.n	8006ea8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e94:	2b12      	cmp	r3, #18
 8006e96:	d107      	bne.n	8006ea8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	681a      	ldr	r2, [r3, #0]
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006ea6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006ea8:	683b      	ldr	r3, [r7, #0]
 8006eaa:	9300      	str	r3, [sp, #0]
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	2200      	movs	r2, #0
 8006eb0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006eb4:	68f8      	ldr	r0, [r7, #12]
 8006eb6:	f000 fa9b 	bl	80073f0 <I2C_WaitOnFlagUntilTimeout>
 8006eba:	4603      	mov	r3, r0
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d00d      	beq.n	8006edc <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006eca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006ece:	d103      	bne.n	8006ed8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006ed6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006ed8:	2303      	movs	r3, #3
 8006eda:	e035      	b.n	8006f48 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	691b      	ldr	r3, [r3, #16]
 8006ee0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006ee4:	d108      	bne.n	8006ef8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006ee6:	897b      	ldrh	r3, [r7, #10]
 8006ee8:	b2db      	uxtb	r3, r3
 8006eea:	461a      	mov	r2, r3
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006ef4:	611a      	str	r2, [r3, #16]
 8006ef6:	e01b      	b.n	8006f30 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006ef8:	897b      	ldrh	r3, [r7, #10]
 8006efa:	11db      	asrs	r3, r3, #7
 8006efc:	b2db      	uxtb	r3, r3
 8006efe:	f003 0306 	and.w	r3, r3, #6
 8006f02:	b2db      	uxtb	r3, r3
 8006f04:	f063 030f 	orn	r3, r3, #15
 8006f08:	b2da      	uxtb	r2, r3
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006f10:	683b      	ldr	r3, [r7, #0]
 8006f12:	687a      	ldr	r2, [r7, #4]
 8006f14:	490e      	ldr	r1, [pc, #56]	; (8006f50 <I2C_MasterRequestWrite+0xfc>)
 8006f16:	68f8      	ldr	r0, [r7, #12]
 8006f18:	f000 fac1 	bl	800749e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006f1c:	4603      	mov	r3, r0
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d001      	beq.n	8006f26 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8006f22:	2301      	movs	r3, #1
 8006f24:	e010      	b.n	8006f48 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006f26:	897b      	ldrh	r3, [r7, #10]
 8006f28:	b2da      	uxtb	r2, r3
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006f30:	683b      	ldr	r3, [r7, #0]
 8006f32:	687a      	ldr	r2, [r7, #4]
 8006f34:	4907      	ldr	r1, [pc, #28]	; (8006f54 <I2C_MasterRequestWrite+0x100>)
 8006f36:	68f8      	ldr	r0, [r7, #12]
 8006f38:	f000 fab1 	bl	800749e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006f3c:	4603      	mov	r3, r0
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d001      	beq.n	8006f46 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8006f42:	2301      	movs	r3, #1
 8006f44:	e000      	b.n	8006f48 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8006f46:	2300      	movs	r3, #0
}
 8006f48:	4618      	mov	r0, r3
 8006f4a:	3718      	adds	r7, #24
 8006f4c:	46bd      	mov	sp, r7
 8006f4e:	bd80      	pop	{r7, pc}
 8006f50:	00010008 	.word	0x00010008
 8006f54:	00010002 	.word	0x00010002

08006f58 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006f58:	b580      	push	{r7, lr}
 8006f5a:	b088      	sub	sp, #32
 8006f5c:	af02      	add	r7, sp, #8
 8006f5e:	60f8      	str	r0, [r7, #12]
 8006f60:	607a      	str	r2, [r7, #4]
 8006f62:	603b      	str	r3, [r7, #0]
 8006f64:	460b      	mov	r3, r1
 8006f66:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f6c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	681a      	ldr	r2, [r3, #0]
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006f7c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006f7e:	697b      	ldr	r3, [r7, #20]
 8006f80:	2b08      	cmp	r3, #8
 8006f82:	d006      	beq.n	8006f92 <I2C_MasterRequestRead+0x3a>
 8006f84:	697b      	ldr	r3, [r7, #20]
 8006f86:	2b01      	cmp	r3, #1
 8006f88:	d003      	beq.n	8006f92 <I2C_MasterRequestRead+0x3a>
 8006f8a:	697b      	ldr	r3, [r7, #20]
 8006f8c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006f90:	d108      	bne.n	8006fa4 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	681a      	ldr	r2, [r3, #0]
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006fa0:	601a      	str	r2, [r3, #0]
 8006fa2:	e00b      	b.n	8006fbc <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fa8:	2b11      	cmp	r3, #17
 8006faa:	d107      	bne.n	8006fbc <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	681a      	ldr	r2, [r3, #0]
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006fba:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006fbc:	683b      	ldr	r3, [r7, #0]
 8006fbe:	9300      	str	r3, [sp, #0]
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	2200      	movs	r2, #0
 8006fc4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006fc8:	68f8      	ldr	r0, [r7, #12]
 8006fca:	f000 fa11 	bl	80073f0 <I2C_WaitOnFlagUntilTimeout>
 8006fce:	4603      	mov	r3, r0
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d00d      	beq.n	8006ff0 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006fde:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006fe2:	d103      	bne.n	8006fec <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006fea:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006fec:	2303      	movs	r3, #3
 8006fee:	e079      	b.n	80070e4 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	691b      	ldr	r3, [r3, #16]
 8006ff4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006ff8:	d108      	bne.n	800700c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006ffa:	897b      	ldrh	r3, [r7, #10]
 8006ffc:	b2db      	uxtb	r3, r3
 8006ffe:	f043 0301 	orr.w	r3, r3, #1
 8007002:	b2da      	uxtb	r2, r3
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	611a      	str	r2, [r3, #16]
 800700a:	e05f      	b.n	80070cc <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800700c:	897b      	ldrh	r3, [r7, #10]
 800700e:	11db      	asrs	r3, r3, #7
 8007010:	b2db      	uxtb	r3, r3
 8007012:	f003 0306 	and.w	r3, r3, #6
 8007016:	b2db      	uxtb	r3, r3
 8007018:	f063 030f 	orn	r3, r3, #15
 800701c:	b2da      	uxtb	r2, r3
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8007024:	683b      	ldr	r3, [r7, #0]
 8007026:	687a      	ldr	r2, [r7, #4]
 8007028:	4930      	ldr	r1, [pc, #192]	; (80070ec <I2C_MasterRequestRead+0x194>)
 800702a:	68f8      	ldr	r0, [r7, #12]
 800702c:	f000 fa37 	bl	800749e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007030:	4603      	mov	r3, r0
 8007032:	2b00      	cmp	r3, #0
 8007034:	d001      	beq.n	800703a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8007036:	2301      	movs	r3, #1
 8007038:	e054      	b.n	80070e4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800703a:	897b      	ldrh	r3, [r7, #10]
 800703c:	b2da      	uxtb	r2, r3
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007044:	683b      	ldr	r3, [r7, #0]
 8007046:	687a      	ldr	r2, [r7, #4]
 8007048:	4929      	ldr	r1, [pc, #164]	; (80070f0 <I2C_MasterRequestRead+0x198>)
 800704a:	68f8      	ldr	r0, [r7, #12]
 800704c:	f000 fa27 	bl	800749e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007050:	4603      	mov	r3, r0
 8007052:	2b00      	cmp	r3, #0
 8007054:	d001      	beq.n	800705a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8007056:	2301      	movs	r3, #1
 8007058:	e044      	b.n	80070e4 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800705a:	2300      	movs	r3, #0
 800705c:	613b      	str	r3, [r7, #16]
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	695b      	ldr	r3, [r3, #20]
 8007064:	613b      	str	r3, [r7, #16]
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	699b      	ldr	r3, [r3, #24]
 800706c:	613b      	str	r3, [r7, #16]
 800706e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	681a      	ldr	r2, [r3, #0]
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800707e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007080:	683b      	ldr	r3, [r7, #0]
 8007082:	9300      	str	r3, [sp, #0]
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	2200      	movs	r2, #0
 8007088:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800708c:	68f8      	ldr	r0, [r7, #12]
 800708e:	f000 f9af 	bl	80073f0 <I2C_WaitOnFlagUntilTimeout>
 8007092:	4603      	mov	r3, r0
 8007094:	2b00      	cmp	r3, #0
 8007096:	d00d      	beq.n	80070b4 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80070a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80070a6:	d103      	bne.n	80070b0 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80070ae:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 80070b0:	2303      	movs	r3, #3
 80070b2:	e017      	b.n	80070e4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80070b4:	897b      	ldrh	r3, [r7, #10]
 80070b6:	11db      	asrs	r3, r3, #7
 80070b8:	b2db      	uxtb	r3, r3
 80070ba:	f003 0306 	and.w	r3, r3, #6
 80070be:	b2db      	uxtb	r3, r3
 80070c0:	f063 030e 	orn	r3, r3, #14
 80070c4:	b2da      	uxtb	r2, r3
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80070cc:	683b      	ldr	r3, [r7, #0]
 80070ce:	687a      	ldr	r2, [r7, #4]
 80070d0:	4907      	ldr	r1, [pc, #28]	; (80070f0 <I2C_MasterRequestRead+0x198>)
 80070d2:	68f8      	ldr	r0, [r7, #12]
 80070d4:	f000 f9e3 	bl	800749e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80070d8:	4603      	mov	r3, r0
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d001      	beq.n	80070e2 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80070de:	2301      	movs	r3, #1
 80070e0:	e000      	b.n	80070e4 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80070e2:	2300      	movs	r3, #0
}
 80070e4:	4618      	mov	r0, r3
 80070e6:	3718      	adds	r7, #24
 80070e8:	46bd      	mov	sp, r7
 80070ea:	bd80      	pop	{r7, pc}
 80070ec:	00010008 	.word	0x00010008
 80070f0:	00010002 	.word	0x00010002

080070f4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80070f4:	b580      	push	{r7, lr}
 80070f6:	b088      	sub	sp, #32
 80070f8:	af02      	add	r7, sp, #8
 80070fa:	60f8      	str	r0, [r7, #12]
 80070fc:	4608      	mov	r0, r1
 80070fe:	4611      	mov	r1, r2
 8007100:	461a      	mov	r2, r3
 8007102:	4603      	mov	r3, r0
 8007104:	817b      	strh	r3, [r7, #10]
 8007106:	460b      	mov	r3, r1
 8007108:	813b      	strh	r3, [r7, #8]
 800710a:	4613      	mov	r3, r2
 800710c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	681a      	ldr	r2, [r3, #0]
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800711c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800711e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007120:	9300      	str	r3, [sp, #0]
 8007122:	6a3b      	ldr	r3, [r7, #32]
 8007124:	2200      	movs	r2, #0
 8007126:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800712a:	68f8      	ldr	r0, [r7, #12]
 800712c:	f000 f960 	bl	80073f0 <I2C_WaitOnFlagUntilTimeout>
 8007130:	4603      	mov	r3, r0
 8007132:	2b00      	cmp	r3, #0
 8007134:	d00d      	beq.n	8007152 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007140:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007144:	d103      	bne.n	800714e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	f44f 7200 	mov.w	r2, #512	; 0x200
 800714c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800714e:	2303      	movs	r3, #3
 8007150:	e05f      	b.n	8007212 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007152:	897b      	ldrh	r3, [r7, #10]
 8007154:	b2db      	uxtb	r3, r3
 8007156:	461a      	mov	r2, r3
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007160:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007162:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007164:	6a3a      	ldr	r2, [r7, #32]
 8007166:	492d      	ldr	r1, [pc, #180]	; (800721c <I2C_RequestMemoryWrite+0x128>)
 8007168:	68f8      	ldr	r0, [r7, #12]
 800716a:	f000 f998 	bl	800749e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800716e:	4603      	mov	r3, r0
 8007170:	2b00      	cmp	r3, #0
 8007172:	d001      	beq.n	8007178 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8007174:	2301      	movs	r3, #1
 8007176:	e04c      	b.n	8007212 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007178:	2300      	movs	r3, #0
 800717a:	617b      	str	r3, [r7, #20]
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	695b      	ldr	r3, [r3, #20]
 8007182:	617b      	str	r3, [r7, #20]
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	699b      	ldr	r3, [r3, #24]
 800718a:	617b      	str	r3, [r7, #20]
 800718c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800718e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007190:	6a39      	ldr	r1, [r7, #32]
 8007192:	68f8      	ldr	r0, [r7, #12]
 8007194:	f000 fa02 	bl	800759c <I2C_WaitOnTXEFlagUntilTimeout>
 8007198:	4603      	mov	r3, r0
 800719a:	2b00      	cmp	r3, #0
 800719c:	d00d      	beq.n	80071ba <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071a2:	2b04      	cmp	r3, #4
 80071a4:	d107      	bne.n	80071b6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	681a      	ldr	r2, [r3, #0]
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80071b4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80071b6:	2301      	movs	r3, #1
 80071b8:	e02b      	b.n	8007212 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80071ba:	88fb      	ldrh	r3, [r7, #6]
 80071bc:	2b01      	cmp	r3, #1
 80071be:	d105      	bne.n	80071cc <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80071c0:	893b      	ldrh	r3, [r7, #8]
 80071c2:	b2da      	uxtb	r2, r3
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	611a      	str	r2, [r3, #16]
 80071ca:	e021      	b.n	8007210 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80071cc:	893b      	ldrh	r3, [r7, #8]
 80071ce:	0a1b      	lsrs	r3, r3, #8
 80071d0:	b29b      	uxth	r3, r3
 80071d2:	b2da      	uxtb	r2, r3
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80071da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80071dc:	6a39      	ldr	r1, [r7, #32]
 80071de:	68f8      	ldr	r0, [r7, #12]
 80071e0:	f000 f9dc 	bl	800759c <I2C_WaitOnTXEFlagUntilTimeout>
 80071e4:	4603      	mov	r3, r0
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d00d      	beq.n	8007206 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071ee:	2b04      	cmp	r3, #4
 80071f0:	d107      	bne.n	8007202 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	681a      	ldr	r2, [r3, #0]
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007200:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007202:	2301      	movs	r3, #1
 8007204:	e005      	b.n	8007212 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007206:	893b      	ldrh	r3, [r7, #8]
 8007208:	b2da      	uxtb	r2, r3
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8007210:	2300      	movs	r3, #0
}
 8007212:	4618      	mov	r0, r3
 8007214:	3718      	adds	r7, #24
 8007216:	46bd      	mov	sp, r7
 8007218:	bd80      	pop	{r7, pc}
 800721a:	bf00      	nop
 800721c:	00010002 	.word	0x00010002

08007220 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007220:	b580      	push	{r7, lr}
 8007222:	b088      	sub	sp, #32
 8007224:	af02      	add	r7, sp, #8
 8007226:	60f8      	str	r0, [r7, #12]
 8007228:	4608      	mov	r0, r1
 800722a:	4611      	mov	r1, r2
 800722c:	461a      	mov	r2, r3
 800722e:	4603      	mov	r3, r0
 8007230:	817b      	strh	r3, [r7, #10]
 8007232:	460b      	mov	r3, r1
 8007234:	813b      	strh	r3, [r7, #8]
 8007236:	4613      	mov	r3, r2
 8007238:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	681a      	ldr	r2, [r3, #0]
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007248:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	681a      	ldr	r2, [r3, #0]
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007258:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800725a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800725c:	9300      	str	r3, [sp, #0]
 800725e:	6a3b      	ldr	r3, [r7, #32]
 8007260:	2200      	movs	r2, #0
 8007262:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007266:	68f8      	ldr	r0, [r7, #12]
 8007268:	f000 f8c2 	bl	80073f0 <I2C_WaitOnFlagUntilTimeout>
 800726c:	4603      	mov	r3, r0
 800726e:	2b00      	cmp	r3, #0
 8007270:	d00d      	beq.n	800728e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800727c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007280:	d103      	bne.n	800728a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007288:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800728a:	2303      	movs	r3, #3
 800728c:	e0aa      	b.n	80073e4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800728e:	897b      	ldrh	r3, [r7, #10]
 8007290:	b2db      	uxtb	r3, r3
 8007292:	461a      	mov	r2, r3
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800729c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800729e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072a0:	6a3a      	ldr	r2, [r7, #32]
 80072a2:	4952      	ldr	r1, [pc, #328]	; (80073ec <I2C_RequestMemoryRead+0x1cc>)
 80072a4:	68f8      	ldr	r0, [r7, #12]
 80072a6:	f000 f8fa 	bl	800749e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80072aa:	4603      	mov	r3, r0
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d001      	beq.n	80072b4 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80072b0:	2301      	movs	r3, #1
 80072b2:	e097      	b.n	80073e4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80072b4:	2300      	movs	r3, #0
 80072b6:	617b      	str	r3, [r7, #20]
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	695b      	ldr	r3, [r3, #20]
 80072be:	617b      	str	r3, [r7, #20]
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	699b      	ldr	r3, [r3, #24]
 80072c6:	617b      	str	r3, [r7, #20]
 80072c8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80072ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80072cc:	6a39      	ldr	r1, [r7, #32]
 80072ce:	68f8      	ldr	r0, [r7, #12]
 80072d0:	f000 f964 	bl	800759c <I2C_WaitOnTXEFlagUntilTimeout>
 80072d4:	4603      	mov	r3, r0
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d00d      	beq.n	80072f6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072de:	2b04      	cmp	r3, #4
 80072e0:	d107      	bne.n	80072f2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	681a      	ldr	r2, [r3, #0]
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80072f0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80072f2:	2301      	movs	r3, #1
 80072f4:	e076      	b.n	80073e4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80072f6:	88fb      	ldrh	r3, [r7, #6]
 80072f8:	2b01      	cmp	r3, #1
 80072fa:	d105      	bne.n	8007308 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80072fc:	893b      	ldrh	r3, [r7, #8]
 80072fe:	b2da      	uxtb	r2, r3
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	611a      	str	r2, [r3, #16]
 8007306:	e021      	b.n	800734c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007308:	893b      	ldrh	r3, [r7, #8]
 800730a:	0a1b      	lsrs	r3, r3, #8
 800730c:	b29b      	uxth	r3, r3
 800730e:	b2da      	uxtb	r2, r3
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007316:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007318:	6a39      	ldr	r1, [r7, #32]
 800731a:	68f8      	ldr	r0, [r7, #12]
 800731c:	f000 f93e 	bl	800759c <I2C_WaitOnTXEFlagUntilTimeout>
 8007320:	4603      	mov	r3, r0
 8007322:	2b00      	cmp	r3, #0
 8007324:	d00d      	beq.n	8007342 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800732a:	2b04      	cmp	r3, #4
 800732c:	d107      	bne.n	800733e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	681a      	ldr	r2, [r3, #0]
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800733c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800733e:	2301      	movs	r3, #1
 8007340:	e050      	b.n	80073e4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007342:	893b      	ldrh	r3, [r7, #8]
 8007344:	b2da      	uxtb	r2, r3
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800734c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800734e:	6a39      	ldr	r1, [r7, #32]
 8007350:	68f8      	ldr	r0, [r7, #12]
 8007352:	f000 f923 	bl	800759c <I2C_WaitOnTXEFlagUntilTimeout>
 8007356:	4603      	mov	r3, r0
 8007358:	2b00      	cmp	r3, #0
 800735a:	d00d      	beq.n	8007378 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007360:	2b04      	cmp	r3, #4
 8007362:	d107      	bne.n	8007374 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	681a      	ldr	r2, [r3, #0]
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007372:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007374:	2301      	movs	r3, #1
 8007376:	e035      	b.n	80073e4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	681a      	ldr	r2, [r3, #0]
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007386:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007388:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800738a:	9300      	str	r3, [sp, #0]
 800738c:	6a3b      	ldr	r3, [r7, #32]
 800738e:	2200      	movs	r2, #0
 8007390:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007394:	68f8      	ldr	r0, [r7, #12]
 8007396:	f000 f82b 	bl	80073f0 <I2C_WaitOnFlagUntilTimeout>
 800739a:	4603      	mov	r3, r0
 800739c:	2b00      	cmp	r3, #0
 800739e:	d00d      	beq.n	80073bc <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80073aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80073ae:	d103      	bne.n	80073b8 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80073b6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80073b8:	2303      	movs	r3, #3
 80073ba:	e013      	b.n	80073e4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80073bc:	897b      	ldrh	r3, [r7, #10]
 80073be:	b2db      	uxtb	r3, r3
 80073c0:	f043 0301 	orr.w	r3, r3, #1
 80073c4:	b2da      	uxtb	r2, r3
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80073cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073ce:	6a3a      	ldr	r2, [r7, #32]
 80073d0:	4906      	ldr	r1, [pc, #24]	; (80073ec <I2C_RequestMemoryRead+0x1cc>)
 80073d2:	68f8      	ldr	r0, [r7, #12]
 80073d4:	f000 f863 	bl	800749e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80073d8:	4603      	mov	r3, r0
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d001      	beq.n	80073e2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80073de:	2301      	movs	r3, #1
 80073e0:	e000      	b.n	80073e4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80073e2:	2300      	movs	r3, #0
}
 80073e4:	4618      	mov	r0, r3
 80073e6:	3718      	adds	r7, #24
 80073e8:	46bd      	mov	sp, r7
 80073ea:	bd80      	pop	{r7, pc}
 80073ec:	00010002 	.word	0x00010002

080073f0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80073f0:	b580      	push	{r7, lr}
 80073f2:	b084      	sub	sp, #16
 80073f4:	af00      	add	r7, sp, #0
 80073f6:	60f8      	str	r0, [r7, #12]
 80073f8:	60b9      	str	r1, [r7, #8]
 80073fa:	603b      	str	r3, [r7, #0]
 80073fc:	4613      	mov	r3, r2
 80073fe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007400:	e025      	b.n	800744e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007402:	683b      	ldr	r3, [r7, #0]
 8007404:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007408:	d021      	beq.n	800744e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800740a:	f7fe f9a1 	bl	8005750 <HAL_GetTick>
 800740e:	4602      	mov	r2, r0
 8007410:	69bb      	ldr	r3, [r7, #24]
 8007412:	1ad3      	subs	r3, r2, r3
 8007414:	683a      	ldr	r2, [r7, #0]
 8007416:	429a      	cmp	r2, r3
 8007418:	d302      	bcc.n	8007420 <I2C_WaitOnFlagUntilTimeout+0x30>
 800741a:	683b      	ldr	r3, [r7, #0]
 800741c:	2b00      	cmp	r3, #0
 800741e:	d116      	bne.n	800744e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	2200      	movs	r2, #0
 8007424:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	2220      	movs	r2, #32
 800742a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	2200      	movs	r2, #0
 8007432:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800743a:	f043 0220 	orr.w	r2, r3, #32
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	2200      	movs	r2, #0
 8007446:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800744a:	2301      	movs	r3, #1
 800744c:	e023      	b.n	8007496 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800744e:	68bb      	ldr	r3, [r7, #8]
 8007450:	0c1b      	lsrs	r3, r3, #16
 8007452:	b2db      	uxtb	r3, r3
 8007454:	2b01      	cmp	r3, #1
 8007456:	d10d      	bne.n	8007474 <I2C_WaitOnFlagUntilTimeout+0x84>
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	695b      	ldr	r3, [r3, #20]
 800745e:	43da      	mvns	r2, r3
 8007460:	68bb      	ldr	r3, [r7, #8]
 8007462:	4013      	ands	r3, r2
 8007464:	b29b      	uxth	r3, r3
 8007466:	2b00      	cmp	r3, #0
 8007468:	bf0c      	ite	eq
 800746a:	2301      	moveq	r3, #1
 800746c:	2300      	movne	r3, #0
 800746e:	b2db      	uxtb	r3, r3
 8007470:	461a      	mov	r2, r3
 8007472:	e00c      	b.n	800748e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	699b      	ldr	r3, [r3, #24]
 800747a:	43da      	mvns	r2, r3
 800747c:	68bb      	ldr	r3, [r7, #8]
 800747e:	4013      	ands	r3, r2
 8007480:	b29b      	uxth	r3, r3
 8007482:	2b00      	cmp	r3, #0
 8007484:	bf0c      	ite	eq
 8007486:	2301      	moveq	r3, #1
 8007488:	2300      	movne	r3, #0
 800748a:	b2db      	uxtb	r3, r3
 800748c:	461a      	mov	r2, r3
 800748e:	79fb      	ldrb	r3, [r7, #7]
 8007490:	429a      	cmp	r2, r3
 8007492:	d0b6      	beq.n	8007402 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007494:	2300      	movs	r3, #0
}
 8007496:	4618      	mov	r0, r3
 8007498:	3710      	adds	r7, #16
 800749a:	46bd      	mov	sp, r7
 800749c:	bd80      	pop	{r7, pc}

0800749e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800749e:	b580      	push	{r7, lr}
 80074a0:	b084      	sub	sp, #16
 80074a2:	af00      	add	r7, sp, #0
 80074a4:	60f8      	str	r0, [r7, #12]
 80074a6:	60b9      	str	r1, [r7, #8]
 80074a8:	607a      	str	r2, [r7, #4]
 80074aa:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80074ac:	e051      	b.n	8007552 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	695b      	ldr	r3, [r3, #20]
 80074b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80074b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80074bc:	d123      	bne.n	8007506 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	681a      	ldr	r2, [r3, #0]
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80074cc:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80074d6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	2200      	movs	r2, #0
 80074dc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	2220      	movs	r2, #32
 80074e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	2200      	movs	r2, #0
 80074ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074f2:	f043 0204 	orr.w	r2, r3, #4
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	2200      	movs	r2, #0
 80074fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007502:	2301      	movs	r3, #1
 8007504:	e046      	b.n	8007594 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800750c:	d021      	beq.n	8007552 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800750e:	f7fe f91f 	bl	8005750 <HAL_GetTick>
 8007512:	4602      	mov	r2, r0
 8007514:	683b      	ldr	r3, [r7, #0]
 8007516:	1ad3      	subs	r3, r2, r3
 8007518:	687a      	ldr	r2, [r7, #4]
 800751a:	429a      	cmp	r2, r3
 800751c:	d302      	bcc.n	8007524 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	2b00      	cmp	r3, #0
 8007522:	d116      	bne.n	8007552 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	2200      	movs	r2, #0
 8007528:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	2220      	movs	r2, #32
 800752e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	2200      	movs	r2, #0
 8007536:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800753e:	f043 0220 	orr.w	r2, r3, #32
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	2200      	movs	r2, #0
 800754a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800754e:	2301      	movs	r3, #1
 8007550:	e020      	b.n	8007594 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007552:	68bb      	ldr	r3, [r7, #8]
 8007554:	0c1b      	lsrs	r3, r3, #16
 8007556:	b2db      	uxtb	r3, r3
 8007558:	2b01      	cmp	r3, #1
 800755a:	d10c      	bne.n	8007576 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	695b      	ldr	r3, [r3, #20]
 8007562:	43da      	mvns	r2, r3
 8007564:	68bb      	ldr	r3, [r7, #8]
 8007566:	4013      	ands	r3, r2
 8007568:	b29b      	uxth	r3, r3
 800756a:	2b00      	cmp	r3, #0
 800756c:	bf14      	ite	ne
 800756e:	2301      	movne	r3, #1
 8007570:	2300      	moveq	r3, #0
 8007572:	b2db      	uxtb	r3, r3
 8007574:	e00b      	b.n	800758e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	699b      	ldr	r3, [r3, #24]
 800757c:	43da      	mvns	r2, r3
 800757e:	68bb      	ldr	r3, [r7, #8]
 8007580:	4013      	ands	r3, r2
 8007582:	b29b      	uxth	r3, r3
 8007584:	2b00      	cmp	r3, #0
 8007586:	bf14      	ite	ne
 8007588:	2301      	movne	r3, #1
 800758a:	2300      	moveq	r3, #0
 800758c:	b2db      	uxtb	r3, r3
 800758e:	2b00      	cmp	r3, #0
 8007590:	d18d      	bne.n	80074ae <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8007592:	2300      	movs	r3, #0
}
 8007594:	4618      	mov	r0, r3
 8007596:	3710      	adds	r7, #16
 8007598:	46bd      	mov	sp, r7
 800759a:	bd80      	pop	{r7, pc}

0800759c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800759c:	b580      	push	{r7, lr}
 800759e:	b084      	sub	sp, #16
 80075a0:	af00      	add	r7, sp, #0
 80075a2:	60f8      	str	r0, [r7, #12]
 80075a4:	60b9      	str	r1, [r7, #8]
 80075a6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80075a8:	e02d      	b.n	8007606 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80075aa:	68f8      	ldr	r0, [r7, #12]
 80075ac:	f000 f8ce 	bl	800774c <I2C_IsAcknowledgeFailed>
 80075b0:	4603      	mov	r3, r0
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d001      	beq.n	80075ba <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80075b6:	2301      	movs	r3, #1
 80075b8:	e02d      	b.n	8007616 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80075ba:	68bb      	ldr	r3, [r7, #8]
 80075bc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80075c0:	d021      	beq.n	8007606 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80075c2:	f7fe f8c5 	bl	8005750 <HAL_GetTick>
 80075c6:	4602      	mov	r2, r0
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	1ad3      	subs	r3, r2, r3
 80075cc:	68ba      	ldr	r2, [r7, #8]
 80075ce:	429a      	cmp	r2, r3
 80075d0:	d302      	bcc.n	80075d8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80075d2:	68bb      	ldr	r3, [r7, #8]
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d116      	bne.n	8007606 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	2200      	movs	r2, #0
 80075dc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	2220      	movs	r2, #32
 80075e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	2200      	movs	r2, #0
 80075ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075f2:	f043 0220 	orr.w	r2, r3, #32
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	2200      	movs	r2, #0
 80075fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007602:	2301      	movs	r3, #1
 8007604:	e007      	b.n	8007616 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	695b      	ldr	r3, [r3, #20]
 800760c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007610:	2b80      	cmp	r3, #128	; 0x80
 8007612:	d1ca      	bne.n	80075aa <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007614:	2300      	movs	r3, #0
}
 8007616:	4618      	mov	r0, r3
 8007618:	3710      	adds	r7, #16
 800761a:	46bd      	mov	sp, r7
 800761c:	bd80      	pop	{r7, pc}

0800761e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800761e:	b580      	push	{r7, lr}
 8007620:	b084      	sub	sp, #16
 8007622:	af00      	add	r7, sp, #0
 8007624:	60f8      	str	r0, [r7, #12]
 8007626:	60b9      	str	r1, [r7, #8]
 8007628:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800762a:	e02d      	b.n	8007688 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800762c:	68f8      	ldr	r0, [r7, #12]
 800762e:	f000 f88d 	bl	800774c <I2C_IsAcknowledgeFailed>
 8007632:	4603      	mov	r3, r0
 8007634:	2b00      	cmp	r3, #0
 8007636:	d001      	beq.n	800763c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007638:	2301      	movs	r3, #1
 800763a:	e02d      	b.n	8007698 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800763c:	68bb      	ldr	r3, [r7, #8]
 800763e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007642:	d021      	beq.n	8007688 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007644:	f7fe f884 	bl	8005750 <HAL_GetTick>
 8007648:	4602      	mov	r2, r0
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	1ad3      	subs	r3, r2, r3
 800764e:	68ba      	ldr	r2, [r7, #8]
 8007650:	429a      	cmp	r2, r3
 8007652:	d302      	bcc.n	800765a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8007654:	68bb      	ldr	r3, [r7, #8]
 8007656:	2b00      	cmp	r3, #0
 8007658:	d116      	bne.n	8007688 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	2200      	movs	r2, #0
 800765e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	2220      	movs	r2, #32
 8007664:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	2200      	movs	r2, #0
 800766c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007674:	f043 0220 	orr.w	r2, r3, #32
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	2200      	movs	r2, #0
 8007680:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007684:	2301      	movs	r3, #1
 8007686:	e007      	b.n	8007698 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	695b      	ldr	r3, [r3, #20]
 800768e:	f003 0304 	and.w	r3, r3, #4
 8007692:	2b04      	cmp	r3, #4
 8007694:	d1ca      	bne.n	800762c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007696:	2300      	movs	r3, #0
}
 8007698:	4618      	mov	r0, r3
 800769a:	3710      	adds	r7, #16
 800769c:	46bd      	mov	sp, r7
 800769e:	bd80      	pop	{r7, pc}

080076a0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80076a0:	b580      	push	{r7, lr}
 80076a2:	b084      	sub	sp, #16
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	60f8      	str	r0, [r7, #12]
 80076a8:	60b9      	str	r1, [r7, #8]
 80076aa:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80076ac:	e042      	b.n	8007734 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	695b      	ldr	r3, [r3, #20]
 80076b4:	f003 0310 	and.w	r3, r3, #16
 80076b8:	2b10      	cmp	r3, #16
 80076ba:	d119      	bne.n	80076f0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	f06f 0210 	mvn.w	r2, #16
 80076c4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	2200      	movs	r2, #0
 80076ca:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	2220      	movs	r2, #32
 80076d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	2200      	movs	r2, #0
 80076d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	2200      	movs	r2, #0
 80076e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80076ec:	2301      	movs	r3, #1
 80076ee:	e029      	b.n	8007744 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80076f0:	f7fe f82e 	bl	8005750 <HAL_GetTick>
 80076f4:	4602      	mov	r2, r0
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	1ad3      	subs	r3, r2, r3
 80076fa:	68ba      	ldr	r2, [r7, #8]
 80076fc:	429a      	cmp	r2, r3
 80076fe:	d302      	bcc.n	8007706 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007700:	68bb      	ldr	r3, [r7, #8]
 8007702:	2b00      	cmp	r3, #0
 8007704:	d116      	bne.n	8007734 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	2200      	movs	r2, #0
 800770a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	2220      	movs	r2, #32
 8007710:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	2200      	movs	r2, #0
 8007718:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007720:	f043 0220 	orr.w	r2, r3, #32
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	2200      	movs	r2, #0
 800772c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007730:	2301      	movs	r3, #1
 8007732:	e007      	b.n	8007744 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	695b      	ldr	r3, [r3, #20]
 800773a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800773e:	2b40      	cmp	r3, #64	; 0x40
 8007740:	d1b5      	bne.n	80076ae <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8007742:	2300      	movs	r3, #0
}
 8007744:	4618      	mov	r0, r3
 8007746:	3710      	adds	r7, #16
 8007748:	46bd      	mov	sp, r7
 800774a:	bd80      	pop	{r7, pc}

0800774c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800774c:	b480      	push	{r7}
 800774e:	b083      	sub	sp, #12
 8007750:	af00      	add	r7, sp, #0
 8007752:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	695b      	ldr	r3, [r3, #20]
 800775a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800775e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007762:	d11b      	bne.n	800779c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800776c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	2200      	movs	r2, #0
 8007772:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	2220      	movs	r2, #32
 8007778:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	2200      	movs	r2, #0
 8007780:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007788:	f043 0204 	orr.w	r2, r3, #4
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	2200      	movs	r2, #0
 8007794:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8007798:	2301      	movs	r3, #1
 800779a:	e000      	b.n	800779e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800779c:	2300      	movs	r3, #0
}
 800779e:	4618      	mov	r0, r3
 80077a0:	370c      	adds	r7, #12
 80077a2:	46bd      	mov	sp, r7
 80077a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a8:	4770      	bx	lr
	...

080077ac <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80077ac:	b580      	push	{r7, lr}
 80077ae:	b086      	sub	sp, #24
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d101      	bne.n	80077be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80077ba:	2301      	movs	r3, #1
 80077bc:	e267      	b.n	8007c8e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	f003 0301 	and.w	r3, r3, #1
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d075      	beq.n	80078b6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80077ca:	4b88      	ldr	r3, [pc, #544]	; (80079ec <HAL_RCC_OscConfig+0x240>)
 80077cc:	689b      	ldr	r3, [r3, #8]
 80077ce:	f003 030c 	and.w	r3, r3, #12
 80077d2:	2b04      	cmp	r3, #4
 80077d4:	d00c      	beq.n	80077f0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80077d6:	4b85      	ldr	r3, [pc, #532]	; (80079ec <HAL_RCC_OscConfig+0x240>)
 80077d8:	689b      	ldr	r3, [r3, #8]
 80077da:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80077de:	2b08      	cmp	r3, #8
 80077e0:	d112      	bne.n	8007808 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80077e2:	4b82      	ldr	r3, [pc, #520]	; (80079ec <HAL_RCC_OscConfig+0x240>)
 80077e4:	685b      	ldr	r3, [r3, #4]
 80077e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80077ea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80077ee:	d10b      	bne.n	8007808 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80077f0:	4b7e      	ldr	r3, [pc, #504]	; (80079ec <HAL_RCC_OscConfig+0x240>)
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d05b      	beq.n	80078b4 <HAL_RCC_OscConfig+0x108>
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	685b      	ldr	r3, [r3, #4]
 8007800:	2b00      	cmp	r3, #0
 8007802:	d157      	bne.n	80078b4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007804:	2301      	movs	r3, #1
 8007806:	e242      	b.n	8007c8e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	685b      	ldr	r3, [r3, #4]
 800780c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007810:	d106      	bne.n	8007820 <HAL_RCC_OscConfig+0x74>
 8007812:	4b76      	ldr	r3, [pc, #472]	; (80079ec <HAL_RCC_OscConfig+0x240>)
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	4a75      	ldr	r2, [pc, #468]	; (80079ec <HAL_RCC_OscConfig+0x240>)
 8007818:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800781c:	6013      	str	r3, [r2, #0]
 800781e:	e01d      	b.n	800785c <HAL_RCC_OscConfig+0xb0>
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	685b      	ldr	r3, [r3, #4]
 8007824:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007828:	d10c      	bne.n	8007844 <HAL_RCC_OscConfig+0x98>
 800782a:	4b70      	ldr	r3, [pc, #448]	; (80079ec <HAL_RCC_OscConfig+0x240>)
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	4a6f      	ldr	r2, [pc, #444]	; (80079ec <HAL_RCC_OscConfig+0x240>)
 8007830:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007834:	6013      	str	r3, [r2, #0]
 8007836:	4b6d      	ldr	r3, [pc, #436]	; (80079ec <HAL_RCC_OscConfig+0x240>)
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	4a6c      	ldr	r2, [pc, #432]	; (80079ec <HAL_RCC_OscConfig+0x240>)
 800783c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007840:	6013      	str	r3, [r2, #0]
 8007842:	e00b      	b.n	800785c <HAL_RCC_OscConfig+0xb0>
 8007844:	4b69      	ldr	r3, [pc, #420]	; (80079ec <HAL_RCC_OscConfig+0x240>)
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	4a68      	ldr	r2, [pc, #416]	; (80079ec <HAL_RCC_OscConfig+0x240>)
 800784a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800784e:	6013      	str	r3, [r2, #0]
 8007850:	4b66      	ldr	r3, [pc, #408]	; (80079ec <HAL_RCC_OscConfig+0x240>)
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	4a65      	ldr	r2, [pc, #404]	; (80079ec <HAL_RCC_OscConfig+0x240>)
 8007856:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800785a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	685b      	ldr	r3, [r3, #4]
 8007860:	2b00      	cmp	r3, #0
 8007862:	d013      	beq.n	800788c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007864:	f7fd ff74 	bl	8005750 <HAL_GetTick>
 8007868:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800786a:	e008      	b.n	800787e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800786c:	f7fd ff70 	bl	8005750 <HAL_GetTick>
 8007870:	4602      	mov	r2, r0
 8007872:	693b      	ldr	r3, [r7, #16]
 8007874:	1ad3      	subs	r3, r2, r3
 8007876:	2b64      	cmp	r3, #100	; 0x64
 8007878:	d901      	bls.n	800787e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800787a:	2303      	movs	r3, #3
 800787c:	e207      	b.n	8007c8e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800787e:	4b5b      	ldr	r3, [pc, #364]	; (80079ec <HAL_RCC_OscConfig+0x240>)
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007886:	2b00      	cmp	r3, #0
 8007888:	d0f0      	beq.n	800786c <HAL_RCC_OscConfig+0xc0>
 800788a:	e014      	b.n	80078b6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800788c:	f7fd ff60 	bl	8005750 <HAL_GetTick>
 8007890:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007892:	e008      	b.n	80078a6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007894:	f7fd ff5c 	bl	8005750 <HAL_GetTick>
 8007898:	4602      	mov	r2, r0
 800789a:	693b      	ldr	r3, [r7, #16]
 800789c:	1ad3      	subs	r3, r2, r3
 800789e:	2b64      	cmp	r3, #100	; 0x64
 80078a0:	d901      	bls.n	80078a6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80078a2:	2303      	movs	r3, #3
 80078a4:	e1f3      	b.n	8007c8e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80078a6:	4b51      	ldr	r3, [pc, #324]	; (80079ec <HAL_RCC_OscConfig+0x240>)
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d1f0      	bne.n	8007894 <HAL_RCC_OscConfig+0xe8>
 80078b2:	e000      	b.n	80078b6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80078b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	f003 0302 	and.w	r3, r3, #2
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d063      	beq.n	800798a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80078c2:	4b4a      	ldr	r3, [pc, #296]	; (80079ec <HAL_RCC_OscConfig+0x240>)
 80078c4:	689b      	ldr	r3, [r3, #8]
 80078c6:	f003 030c 	and.w	r3, r3, #12
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d00b      	beq.n	80078e6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80078ce:	4b47      	ldr	r3, [pc, #284]	; (80079ec <HAL_RCC_OscConfig+0x240>)
 80078d0:	689b      	ldr	r3, [r3, #8]
 80078d2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80078d6:	2b08      	cmp	r3, #8
 80078d8:	d11c      	bne.n	8007914 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80078da:	4b44      	ldr	r3, [pc, #272]	; (80079ec <HAL_RCC_OscConfig+0x240>)
 80078dc:	685b      	ldr	r3, [r3, #4]
 80078de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d116      	bne.n	8007914 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80078e6:	4b41      	ldr	r3, [pc, #260]	; (80079ec <HAL_RCC_OscConfig+0x240>)
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	f003 0302 	and.w	r3, r3, #2
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d005      	beq.n	80078fe <HAL_RCC_OscConfig+0x152>
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	68db      	ldr	r3, [r3, #12]
 80078f6:	2b01      	cmp	r3, #1
 80078f8:	d001      	beq.n	80078fe <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80078fa:	2301      	movs	r3, #1
 80078fc:	e1c7      	b.n	8007c8e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80078fe:	4b3b      	ldr	r3, [pc, #236]	; (80079ec <HAL_RCC_OscConfig+0x240>)
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	691b      	ldr	r3, [r3, #16]
 800790a:	00db      	lsls	r3, r3, #3
 800790c:	4937      	ldr	r1, [pc, #220]	; (80079ec <HAL_RCC_OscConfig+0x240>)
 800790e:	4313      	orrs	r3, r2
 8007910:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007912:	e03a      	b.n	800798a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	68db      	ldr	r3, [r3, #12]
 8007918:	2b00      	cmp	r3, #0
 800791a:	d020      	beq.n	800795e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800791c:	4b34      	ldr	r3, [pc, #208]	; (80079f0 <HAL_RCC_OscConfig+0x244>)
 800791e:	2201      	movs	r2, #1
 8007920:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007922:	f7fd ff15 	bl	8005750 <HAL_GetTick>
 8007926:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007928:	e008      	b.n	800793c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800792a:	f7fd ff11 	bl	8005750 <HAL_GetTick>
 800792e:	4602      	mov	r2, r0
 8007930:	693b      	ldr	r3, [r7, #16]
 8007932:	1ad3      	subs	r3, r2, r3
 8007934:	2b02      	cmp	r3, #2
 8007936:	d901      	bls.n	800793c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007938:	2303      	movs	r3, #3
 800793a:	e1a8      	b.n	8007c8e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800793c:	4b2b      	ldr	r3, [pc, #172]	; (80079ec <HAL_RCC_OscConfig+0x240>)
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	f003 0302 	and.w	r3, r3, #2
 8007944:	2b00      	cmp	r3, #0
 8007946:	d0f0      	beq.n	800792a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007948:	4b28      	ldr	r3, [pc, #160]	; (80079ec <HAL_RCC_OscConfig+0x240>)
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	691b      	ldr	r3, [r3, #16]
 8007954:	00db      	lsls	r3, r3, #3
 8007956:	4925      	ldr	r1, [pc, #148]	; (80079ec <HAL_RCC_OscConfig+0x240>)
 8007958:	4313      	orrs	r3, r2
 800795a:	600b      	str	r3, [r1, #0]
 800795c:	e015      	b.n	800798a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800795e:	4b24      	ldr	r3, [pc, #144]	; (80079f0 <HAL_RCC_OscConfig+0x244>)
 8007960:	2200      	movs	r2, #0
 8007962:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007964:	f7fd fef4 	bl	8005750 <HAL_GetTick>
 8007968:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800796a:	e008      	b.n	800797e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800796c:	f7fd fef0 	bl	8005750 <HAL_GetTick>
 8007970:	4602      	mov	r2, r0
 8007972:	693b      	ldr	r3, [r7, #16]
 8007974:	1ad3      	subs	r3, r2, r3
 8007976:	2b02      	cmp	r3, #2
 8007978:	d901      	bls.n	800797e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800797a:	2303      	movs	r3, #3
 800797c:	e187      	b.n	8007c8e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800797e:	4b1b      	ldr	r3, [pc, #108]	; (80079ec <HAL_RCC_OscConfig+0x240>)
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	f003 0302 	and.w	r3, r3, #2
 8007986:	2b00      	cmp	r3, #0
 8007988:	d1f0      	bne.n	800796c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	f003 0308 	and.w	r3, r3, #8
 8007992:	2b00      	cmp	r3, #0
 8007994:	d036      	beq.n	8007a04 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	695b      	ldr	r3, [r3, #20]
 800799a:	2b00      	cmp	r3, #0
 800799c:	d016      	beq.n	80079cc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800799e:	4b15      	ldr	r3, [pc, #84]	; (80079f4 <HAL_RCC_OscConfig+0x248>)
 80079a0:	2201      	movs	r2, #1
 80079a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80079a4:	f7fd fed4 	bl	8005750 <HAL_GetTick>
 80079a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80079aa:	e008      	b.n	80079be <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80079ac:	f7fd fed0 	bl	8005750 <HAL_GetTick>
 80079b0:	4602      	mov	r2, r0
 80079b2:	693b      	ldr	r3, [r7, #16]
 80079b4:	1ad3      	subs	r3, r2, r3
 80079b6:	2b02      	cmp	r3, #2
 80079b8:	d901      	bls.n	80079be <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80079ba:	2303      	movs	r3, #3
 80079bc:	e167      	b.n	8007c8e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80079be:	4b0b      	ldr	r3, [pc, #44]	; (80079ec <HAL_RCC_OscConfig+0x240>)
 80079c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80079c2:	f003 0302 	and.w	r3, r3, #2
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d0f0      	beq.n	80079ac <HAL_RCC_OscConfig+0x200>
 80079ca:	e01b      	b.n	8007a04 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80079cc:	4b09      	ldr	r3, [pc, #36]	; (80079f4 <HAL_RCC_OscConfig+0x248>)
 80079ce:	2200      	movs	r2, #0
 80079d0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80079d2:	f7fd febd 	bl	8005750 <HAL_GetTick>
 80079d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80079d8:	e00e      	b.n	80079f8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80079da:	f7fd feb9 	bl	8005750 <HAL_GetTick>
 80079de:	4602      	mov	r2, r0
 80079e0:	693b      	ldr	r3, [r7, #16]
 80079e2:	1ad3      	subs	r3, r2, r3
 80079e4:	2b02      	cmp	r3, #2
 80079e6:	d907      	bls.n	80079f8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80079e8:	2303      	movs	r3, #3
 80079ea:	e150      	b.n	8007c8e <HAL_RCC_OscConfig+0x4e2>
 80079ec:	40023800 	.word	0x40023800
 80079f0:	42470000 	.word	0x42470000
 80079f4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80079f8:	4b88      	ldr	r3, [pc, #544]	; (8007c1c <HAL_RCC_OscConfig+0x470>)
 80079fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80079fc:	f003 0302 	and.w	r3, r3, #2
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d1ea      	bne.n	80079da <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	f003 0304 	and.w	r3, r3, #4
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	f000 8097 	beq.w	8007b40 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007a12:	2300      	movs	r3, #0
 8007a14:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007a16:	4b81      	ldr	r3, [pc, #516]	; (8007c1c <HAL_RCC_OscConfig+0x470>)
 8007a18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d10f      	bne.n	8007a42 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007a22:	2300      	movs	r3, #0
 8007a24:	60bb      	str	r3, [r7, #8]
 8007a26:	4b7d      	ldr	r3, [pc, #500]	; (8007c1c <HAL_RCC_OscConfig+0x470>)
 8007a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a2a:	4a7c      	ldr	r2, [pc, #496]	; (8007c1c <HAL_RCC_OscConfig+0x470>)
 8007a2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007a30:	6413      	str	r3, [r2, #64]	; 0x40
 8007a32:	4b7a      	ldr	r3, [pc, #488]	; (8007c1c <HAL_RCC_OscConfig+0x470>)
 8007a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007a3a:	60bb      	str	r3, [r7, #8]
 8007a3c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007a3e:	2301      	movs	r3, #1
 8007a40:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007a42:	4b77      	ldr	r3, [pc, #476]	; (8007c20 <HAL_RCC_OscConfig+0x474>)
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d118      	bne.n	8007a80 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007a4e:	4b74      	ldr	r3, [pc, #464]	; (8007c20 <HAL_RCC_OscConfig+0x474>)
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	4a73      	ldr	r2, [pc, #460]	; (8007c20 <HAL_RCC_OscConfig+0x474>)
 8007a54:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007a58:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007a5a:	f7fd fe79 	bl	8005750 <HAL_GetTick>
 8007a5e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007a60:	e008      	b.n	8007a74 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007a62:	f7fd fe75 	bl	8005750 <HAL_GetTick>
 8007a66:	4602      	mov	r2, r0
 8007a68:	693b      	ldr	r3, [r7, #16]
 8007a6a:	1ad3      	subs	r3, r2, r3
 8007a6c:	2b02      	cmp	r3, #2
 8007a6e:	d901      	bls.n	8007a74 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8007a70:	2303      	movs	r3, #3
 8007a72:	e10c      	b.n	8007c8e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007a74:	4b6a      	ldr	r3, [pc, #424]	; (8007c20 <HAL_RCC_OscConfig+0x474>)
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d0f0      	beq.n	8007a62 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	689b      	ldr	r3, [r3, #8]
 8007a84:	2b01      	cmp	r3, #1
 8007a86:	d106      	bne.n	8007a96 <HAL_RCC_OscConfig+0x2ea>
 8007a88:	4b64      	ldr	r3, [pc, #400]	; (8007c1c <HAL_RCC_OscConfig+0x470>)
 8007a8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a8c:	4a63      	ldr	r2, [pc, #396]	; (8007c1c <HAL_RCC_OscConfig+0x470>)
 8007a8e:	f043 0301 	orr.w	r3, r3, #1
 8007a92:	6713      	str	r3, [r2, #112]	; 0x70
 8007a94:	e01c      	b.n	8007ad0 <HAL_RCC_OscConfig+0x324>
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	689b      	ldr	r3, [r3, #8]
 8007a9a:	2b05      	cmp	r3, #5
 8007a9c:	d10c      	bne.n	8007ab8 <HAL_RCC_OscConfig+0x30c>
 8007a9e:	4b5f      	ldr	r3, [pc, #380]	; (8007c1c <HAL_RCC_OscConfig+0x470>)
 8007aa0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007aa2:	4a5e      	ldr	r2, [pc, #376]	; (8007c1c <HAL_RCC_OscConfig+0x470>)
 8007aa4:	f043 0304 	orr.w	r3, r3, #4
 8007aa8:	6713      	str	r3, [r2, #112]	; 0x70
 8007aaa:	4b5c      	ldr	r3, [pc, #368]	; (8007c1c <HAL_RCC_OscConfig+0x470>)
 8007aac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007aae:	4a5b      	ldr	r2, [pc, #364]	; (8007c1c <HAL_RCC_OscConfig+0x470>)
 8007ab0:	f043 0301 	orr.w	r3, r3, #1
 8007ab4:	6713      	str	r3, [r2, #112]	; 0x70
 8007ab6:	e00b      	b.n	8007ad0 <HAL_RCC_OscConfig+0x324>
 8007ab8:	4b58      	ldr	r3, [pc, #352]	; (8007c1c <HAL_RCC_OscConfig+0x470>)
 8007aba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007abc:	4a57      	ldr	r2, [pc, #348]	; (8007c1c <HAL_RCC_OscConfig+0x470>)
 8007abe:	f023 0301 	bic.w	r3, r3, #1
 8007ac2:	6713      	str	r3, [r2, #112]	; 0x70
 8007ac4:	4b55      	ldr	r3, [pc, #340]	; (8007c1c <HAL_RCC_OscConfig+0x470>)
 8007ac6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ac8:	4a54      	ldr	r2, [pc, #336]	; (8007c1c <HAL_RCC_OscConfig+0x470>)
 8007aca:	f023 0304 	bic.w	r3, r3, #4
 8007ace:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	689b      	ldr	r3, [r3, #8]
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d015      	beq.n	8007b04 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007ad8:	f7fd fe3a 	bl	8005750 <HAL_GetTick>
 8007adc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007ade:	e00a      	b.n	8007af6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007ae0:	f7fd fe36 	bl	8005750 <HAL_GetTick>
 8007ae4:	4602      	mov	r2, r0
 8007ae6:	693b      	ldr	r3, [r7, #16]
 8007ae8:	1ad3      	subs	r3, r2, r3
 8007aea:	f241 3288 	movw	r2, #5000	; 0x1388
 8007aee:	4293      	cmp	r3, r2
 8007af0:	d901      	bls.n	8007af6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8007af2:	2303      	movs	r3, #3
 8007af4:	e0cb      	b.n	8007c8e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007af6:	4b49      	ldr	r3, [pc, #292]	; (8007c1c <HAL_RCC_OscConfig+0x470>)
 8007af8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007afa:	f003 0302 	and.w	r3, r3, #2
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d0ee      	beq.n	8007ae0 <HAL_RCC_OscConfig+0x334>
 8007b02:	e014      	b.n	8007b2e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007b04:	f7fd fe24 	bl	8005750 <HAL_GetTick>
 8007b08:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007b0a:	e00a      	b.n	8007b22 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007b0c:	f7fd fe20 	bl	8005750 <HAL_GetTick>
 8007b10:	4602      	mov	r2, r0
 8007b12:	693b      	ldr	r3, [r7, #16]
 8007b14:	1ad3      	subs	r3, r2, r3
 8007b16:	f241 3288 	movw	r2, #5000	; 0x1388
 8007b1a:	4293      	cmp	r3, r2
 8007b1c:	d901      	bls.n	8007b22 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8007b1e:	2303      	movs	r3, #3
 8007b20:	e0b5      	b.n	8007c8e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007b22:	4b3e      	ldr	r3, [pc, #248]	; (8007c1c <HAL_RCC_OscConfig+0x470>)
 8007b24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b26:	f003 0302 	and.w	r3, r3, #2
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d1ee      	bne.n	8007b0c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007b2e:	7dfb      	ldrb	r3, [r7, #23]
 8007b30:	2b01      	cmp	r3, #1
 8007b32:	d105      	bne.n	8007b40 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007b34:	4b39      	ldr	r3, [pc, #228]	; (8007c1c <HAL_RCC_OscConfig+0x470>)
 8007b36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b38:	4a38      	ldr	r2, [pc, #224]	; (8007c1c <HAL_RCC_OscConfig+0x470>)
 8007b3a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007b3e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	699b      	ldr	r3, [r3, #24]
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	f000 80a1 	beq.w	8007c8c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007b4a:	4b34      	ldr	r3, [pc, #208]	; (8007c1c <HAL_RCC_OscConfig+0x470>)
 8007b4c:	689b      	ldr	r3, [r3, #8]
 8007b4e:	f003 030c 	and.w	r3, r3, #12
 8007b52:	2b08      	cmp	r3, #8
 8007b54:	d05c      	beq.n	8007c10 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	699b      	ldr	r3, [r3, #24]
 8007b5a:	2b02      	cmp	r3, #2
 8007b5c:	d141      	bne.n	8007be2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007b5e:	4b31      	ldr	r3, [pc, #196]	; (8007c24 <HAL_RCC_OscConfig+0x478>)
 8007b60:	2200      	movs	r2, #0
 8007b62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007b64:	f7fd fdf4 	bl	8005750 <HAL_GetTick>
 8007b68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007b6a:	e008      	b.n	8007b7e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007b6c:	f7fd fdf0 	bl	8005750 <HAL_GetTick>
 8007b70:	4602      	mov	r2, r0
 8007b72:	693b      	ldr	r3, [r7, #16]
 8007b74:	1ad3      	subs	r3, r2, r3
 8007b76:	2b02      	cmp	r3, #2
 8007b78:	d901      	bls.n	8007b7e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8007b7a:	2303      	movs	r3, #3
 8007b7c:	e087      	b.n	8007c8e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007b7e:	4b27      	ldr	r3, [pc, #156]	; (8007c1c <HAL_RCC_OscConfig+0x470>)
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d1f0      	bne.n	8007b6c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	69da      	ldr	r2, [r3, #28]
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	6a1b      	ldr	r3, [r3, #32]
 8007b92:	431a      	orrs	r2, r3
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b98:	019b      	lsls	r3, r3, #6
 8007b9a:	431a      	orrs	r2, r3
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ba0:	085b      	lsrs	r3, r3, #1
 8007ba2:	3b01      	subs	r3, #1
 8007ba4:	041b      	lsls	r3, r3, #16
 8007ba6:	431a      	orrs	r2, r3
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bac:	061b      	lsls	r3, r3, #24
 8007bae:	491b      	ldr	r1, [pc, #108]	; (8007c1c <HAL_RCC_OscConfig+0x470>)
 8007bb0:	4313      	orrs	r3, r2
 8007bb2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007bb4:	4b1b      	ldr	r3, [pc, #108]	; (8007c24 <HAL_RCC_OscConfig+0x478>)
 8007bb6:	2201      	movs	r2, #1
 8007bb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007bba:	f7fd fdc9 	bl	8005750 <HAL_GetTick>
 8007bbe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007bc0:	e008      	b.n	8007bd4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007bc2:	f7fd fdc5 	bl	8005750 <HAL_GetTick>
 8007bc6:	4602      	mov	r2, r0
 8007bc8:	693b      	ldr	r3, [r7, #16]
 8007bca:	1ad3      	subs	r3, r2, r3
 8007bcc:	2b02      	cmp	r3, #2
 8007bce:	d901      	bls.n	8007bd4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007bd0:	2303      	movs	r3, #3
 8007bd2:	e05c      	b.n	8007c8e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007bd4:	4b11      	ldr	r3, [pc, #68]	; (8007c1c <HAL_RCC_OscConfig+0x470>)
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d0f0      	beq.n	8007bc2 <HAL_RCC_OscConfig+0x416>
 8007be0:	e054      	b.n	8007c8c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007be2:	4b10      	ldr	r3, [pc, #64]	; (8007c24 <HAL_RCC_OscConfig+0x478>)
 8007be4:	2200      	movs	r2, #0
 8007be6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007be8:	f7fd fdb2 	bl	8005750 <HAL_GetTick>
 8007bec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007bee:	e008      	b.n	8007c02 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007bf0:	f7fd fdae 	bl	8005750 <HAL_GetTick>
 8007bf4:	4602      	mov	r2, r0
 8007bf6:	693b      	ldr	r3, [r7, #16]
 8007bf8:	1ad3      	subs	r3, r2, r3
 8007bfa:	2b02      	cmp	r3, #2
 8007bfc:	d901      	bls.n	8007c02 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8007bfe:	2303      	movs	r3, #3
 8007c00:	e045      	b.n	8007c8e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007c02:	4b06      	ldr	r3, [pc, #24]	; (8007c1c <HAL_RCC_OscConfig+0x470>)
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d1f0      	bne.n	8007bf0 <HAL_RCC_OscConfig+0x444>
 8007c0e:	e03d      	b.n	8007c8c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	699b      	ldr	r3, [r3, #24]
 8007c14:	2b01      	cmp	r3, #1
 8007c16:	d107      	bne.n	8007c28 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8007c18:	2301      	movs	r3, #1
 8007c1a:	e038      	b.n	8007c8e <HAL_RCC_OscConfig+0x4e2>
 8007c1c:	40023800 	.word	0x40023800
 8007c20:	40007000 	.word	0x40007000
 8007c24:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007c28:	4b1b      	ldr	r3, [pc, #108]	; (8007c98 <HAL_RCC_OscConfig+0x4ec>)
 8007c2a:	685b      	ldr	r3, [r3, #4]
 8007c2c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	699b      	ldr	r3, [r3, #24]
 8007c32:	2b01      	cmp	r3, #1
 8007c34:	d028      	beq.n	8007c88 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007c40:	429a      	cmp	r2, r3
 8007c42:	d121      	bne.n	8007c88 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007c4e:	429a      	cmp	r2, r3
 8007c50:	d11a      	bne.n	8007c88 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007c52:	68fa      	ldr	r2, [r7, #12]
 8007c54:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007c58:	4013      	ands	r3, r2
 8007c5a:	687a      	ldr	r2, [r7, #4]
 8007c5c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007c5e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007c60:	4293      	cmp	r3, r2
 8007c62:	d111      	bne.n	8007c88 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c6e:	085b      	lsrs	r3, r3, #1
 8007c70:	3b01      	subs	r3, #1
 8007c72:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007c74:	429a      	cmp	r2, r3
 8007c76:	d107      	bne.n	8007c88 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c82:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007c84:	429a      	cmp	r2, r3
 8007c86:	d001      	beq.n	8007c8c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8007c88:	2301      	movs	r3, #1
 8007c8a:	e000      	b.n	8007c8e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007c8c:	2300      	movs	r3, #0
}
 8007c8e:	4618      	mov	r0, r3
 8007c90:	3718      	adds	r7, #24
 8007c92:	46bd      	mov	sp, r7
 8007c94:	bd80      	pop	{r7, pc}
 8007c96:	bf00      	nop
 8007c98:	40023800 	.word	0x40023800

08007c9c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007c9c:	b580      	push	{r7, lr}
 8007c9e:	b084      	sub	sp, #16
 8007ca0:	af00      	add	r7, sp, #0
 8007ca2:	6078      	str	r0, [r7, #4]
 8007ca4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d101      	bne.n	8007cb0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007cac:	2301      	movs	r3, #1
 8007cae:	e0cc      	b.n	8007e4a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007cb0:	4b68      	ldr	r3, [pc, #416]	; (8007e54 <HAL_RCC_ClockConfig+0x1b8>)
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	f003 0307 	and.w	r3, r3, #7
 8007cb8:	683a      	ldr	r2, [r7, #0]
 8007cba:	429a      	cmp	r2, r3
 8007cbc:	d90c      	bls.n	8007cd8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007cbe:	4b65      	ldr	r3, [pc, #404]	; (8007e54 <HAL_RCC_ClockConfig+0x1b8>)
 8007cc0:	683a      	ldr	r2, [r7, #0]
 8007cc2:	b2d2      	uxtb	r2, r2
 8007cc4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007cc6:	4b63      	ldr	r3, [pc, #396]	; (8007e54 <HAL_RCC_ClockConfig+0x1b8>)
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	f003 0307 	and.w	r3, r3, #7
 8007cce:	683a      	ldr	r2, [r7, #0]
 8007cd0:	429a      	cmp	r2, r3
 8007cd2:	d001      	beq.n	8007cd8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007cd4:	2301      	movs	r3, #1
 8007cd6:	e0b8      	b.n	8007e4a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	f003 0302 	and.w	r3, r3, #2
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d020      	beq.n	8007d26 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	f003 0304 	and.w	r3, r3, #4
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d005      	beq.n	8007cfc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007cf0:	4b59      	ldr	r3, [pc, #356]	; (8007e58 <HAL_RCC_ClockConfig+0x1bc>)
 8007cf2:	689b      	ldr	r3, [r3, #8]
 8007cf4:	4a58      	ldr	r2, [pc, #352]	; (8007e58 <HAL_RCC_ClockConfig+0x1bc>)
 8007cf6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007cfa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	f003 0308 	and.w	r3, r3, #8
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d005      	beq.n	8007d14 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007d08:	4b53      	ldr	r3, [pc, #332]	; (8007e58 <HAL_RCC_ClockConfig+0x1bc>)
 8007d0a:	689b      	ldr	r3, [r3, #8]
 8007d0c:	4a52      	ldr	r2, [pc, #328]	; (8007e58 <HAL_RCC_ClockConfig+0x1bc>)
 8007d0e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8007d12:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007d14:	4b50      	ldr	r3, [pc, #320]	; (8007e58 <HAL_RCC_ClockConfig+0x1bc>)
 8007d16:	689b      	ldr	r3, [r3, #8]
 8007d18:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	689b      	ldr	r3, [r3, #8]
 8007d20:	494d      	ldr	r1, [pc, #308]	; (8007e58 <HAL_RCC_ClockConfig+0x1bc>)
 8007d22:	4313      	orrs	r3, r2
 8007d24:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	f003 0301 	and.w	r3, r3, #1
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d044      	beq.n	8007dbc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	685b      	ldr	r3, [r3, #4]
 8007d36:	2b01      	cmp	r3, #1
 8007d38:	d107      	bne.n	8007d4a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007d3a:	4b47      	ldr	r3, [pc, #284]	; (8007e58 <HAL_RCC_ClockConfig+0x1bc>)
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d119      	bne.n	8007d7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007d46:	2301      	movs	r3, #1
 8007d48:	e07f      	b.n	8007e4a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	685b      	ldr	r3, [r3, #4]
 8007d4e:	2b02      	cmp	r3, #2
 8007d50:	d003      	beq.n	8007d5a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007d56:	2b03      	cmp	r3, #3
 8007d58:	d107      	bne.n	8007d6a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007d5a:	4b3f      	ldr	r3, [pc, #252]	; (8007e58 <HAL_RCC_ClockConfig+0x1bc>)
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d109      	bne.n	8007d7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007d66:	2301      	movs	r3, #1
 8007d68:	e06f      	b.n	8007e4a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007d6a:	4b3b      	ldr	r3, [pc, #236]	; (8007e58 <HAL_RCC_ClockConfig+0x1bc>)
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	f003 0302 	and.w	r3, r3, #2
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d101      	bne.n	8007d7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007d76:	2301      	movs	r3, #1
 8007d78:	e067      	b.n	8007e4a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007d7a:	4b37      	ldr	r3, [pc, #220]	; (8007e58 <HAL_RCC_ClockConfig+0x1bc>)
 8007d7c:	689b      	ldr	r3, [r3, #8]
 8007d7e:	f023 0203 	bic.w	r2, r3, #3
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	685b      	ldr	r3, [r3, #4]
 8007d86:	4934      	ldr	r1, [pc, #208]	; (8007e58 <HAL_RCC_ClockConfig+0x1bc>)
 8007d88:	4313      	orrs	r3, r2
 8007d8a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007d8c:	f7fd fce0 	bl	8005750 <HAL_GetTick>
 8007d90:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007d92:	e00a      	b.n	8007daa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007d94:	f7fd fcdc 	bl	8005750 <HAL_GetTick>
 8007d98:	4602      	mov	r2, r0
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	1ad3      	subs	r3, r2, r3
 8007d9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007da2:	4293      	cmp	r3, r2
 8007da4:	d901      	bls.n	8007daa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007da6:	2303      	movs	r3, #3
 8007da8:	e04f      	b.n	8007e4a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007daa:	4b2b      	ldr	r3, [pc, #172]	; (8007e58 <HAL_RCC_ClockConfig+0x1bc>)
 8007dac:	689b      	ldr	r3, [r3, #8]
 8007dae:	f003 020c 	and.w	r2, r3, #12
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	685b      	ldr	r3, [r3, #4]
 8007db6:	009b      	lsls	r3, r3, #2
 8007db8:	429a      	cmp	r2, r3
 8007dba:	d1eb      	bne.n	8007d94 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007dbc:	4b25      	ldr	r3, [pc, #148]	; (8007e54 <HAL_RCC_ClockConfig+0x1b8>)
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	f003 0307 	and.w	r3, r3, #7
 8007dc4:	683a      	ldr	r2, [r7, #0]
 8007dc6:	429a      	cmp	r2, r3
 8007dc8:	d20c      	bcs.n	8007de4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007dca:	4b22      	ldr	r3, [pc, #136]	; (8007e54 <HAL_RCC_ClockConfig+0x1b8>)
 8007dcc:	683a      	ldr	r2, [r7, #0]
 8007dce:	b2d2      	uxtb	r2, r2
 8007dd0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007dd2:	4b20      	ldr	r3, [pc, #128]	; (8007e54 <HAL_RCC_ClockConfig+0x1b8>)
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	f003 0307 	and.w	r3, r3, #7
 8007dda:	683a      	ldr	r2, [r7, #0]
 8007ddc:	429a      	cmp	r2, r3
 8007dde:	d001      	beq.n	8007de4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007de0:	2301      	movs	r3, #1
 8007de2:	e032      	b.n	8007e4a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	f003 0304 	and.w	r3, r3, #4
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d008      	beq.n	8007e02 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007df0:	4b19      	ldr	r3, [pc, #100]	; (8007e58 <HAL_RCC_ClockConfig+0x1bc>)
 8007df2:	689b      	ldr	r3, [r3, #8]
 8007df4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	68db      	ldr	r3, [r3, #12]
 8007dfc:	4916      	ldr	r1, [pc, #88]	; (8007e58 <HAL_RCC_ClockConfig+0x1bc>)
 8007dfe:	4313      	orrs	r3, r2
 8007e00:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	f003 0308 	and.w	r3, r3, #8
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d009      	beq.n	8007e22 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007e0e:	4b12      	ldr	r3, [pc, #72]	; (8007e58 <HAL_RCC_ClockConfig+0x1bc>)
 8007e10:	689b      	ldr	r3, [r3, #8]
 8007e12:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	691b      	ldr	r3, [r3, #16]
 8007e1a:	00db      	lsls	r3, r3, #3
 8007e1c:	490e      	ldr	r1, [pc, #56]	; (8007e58 <HAL_RCC_ClockConfig+0x1bc>)
 8007e1e:	4313      	orrs	r3, r2
 8007e20:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007e22:	f000 f821 	bl	8007e68 <HAL_RCC_GetSysClockFreq>
 8007e26:	4602      	mov	r2, r0
 8007e28:	4b0b      	ldr	r3, [pc, #44]	; (8007e58 <HAL_RCC_ClockConfig+0x1bc>)
 8007e2a:	689b      	ldr	r3, [r3, #8]
 8007e2c:	091b      	lsrs	r3, r3, #4
 8007e2e:	f003 030f 	and.w	r3, r3, #15
 8007e32:	490a      	ldr	r1, [pc, #40]	; (8007e5c <HAL_RCC_ClockConfig+0x1c0>)
 8007e34:	5ccb      	ldrb	r3, [r1, r3]
 8007e36:	fa22 f303 	lsr.w	r3, r2, r3
 8007e3a:	4a09      	ldr	r2, [pc, #36]	; (8007e60 <HAL_RCC_ClockConfig+0x1c4>)
 8007e3c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8007e3e:	4b09      	ldr	r3, [pc, #36]	; (8007e64 <HAL_RCC_ClockConfig+0x1c8>)
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	4618      	mov	r0, r3
 8007e44:	f7fd fc40 	bl	80056c8 <HAL_InitTick>

  return HAL_OK;
 8007e48:	2300      	movs	r3, #0
}
 8007e4a:	4618      	mov	r0, r3
 8007e4c:	3710      	adds	r7, #16
 8007e4e:	46bd      	mov	sp, r7
 8007e50:	bd80      	pop	{r7, pc}
 8007e52:	bf00      	nop
 8007e54:	40023c00 	.word	0x40023c00
 8007e58:	40023800 	.word	0x40023800
 8007e5c:	08012df0 	.word	0x08012df0
 8007e60:	20000018 	.word	0x20000018
 8007e64:	2000001c 	.word	0x2000001c

08007e68 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007e68:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007e6c:	b094      	sub	sp, #80	; 0x50
 8007e6e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007e70:	2300      	movs	r3, #0
 8007e72:	647b      	str	r3, [r7, #68]	; 0x44
 8007e74:	2300      	movs	r3, #0
 8007e76:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007e78:	2300      	movs	r3, #0
 8007e7a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8007e7c:	2300      	movs	r3, #0
 8007e7e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007e80:	4b79      	ldr	r3, [pc, #484]	; (8008068 <HAL_RCC_GetSysClockFreq+0x200>)
 8007e82:	689b      	ldr	r3, [r3, #8]
 8007e84:	f003 030c 	and.w	r3, r3, #12
 8007e88:	2b08      	cmp	r3, #8
 8007e8a:	d00d      	beq.n	8007ea8 <HAL_RCC_GetSysClockFreq+0x40>
 8007e8c:	2b08      	cmp	r3, #8
 8007e8e:	f200 80e1 	bhi.w	8008054 <HAL_RCC_GetSysClockFreq+0x1ec>
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d002      	beq.n	8007e9c <HAL_RCC_GetSysClockFreq+0x34>
 8007e96:	2b04      	cmp	r3, #4
 8007e98:	d003      	beq.n	8007ea2 <HAL_RCC_GetSysClockFreq+0x3a>
 8007e9a:	e0db      	b.n	8008054 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007e9c:	4b73      	ldr	r3, [pc, #460]	; (800806c <HAL_RCC_GetSysClockFreq+0x204>)
 8007e9e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8007ea0:	e0db      	b.n	800805a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007ea2:	4b72      	ldr	r3, [pc, #456]	; (800806c <HAL_RCC_GetSysClockFreq+0x204>)
 8007ea4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007ea6:	e0d8      	b.n	800805a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007ea8:	4b6f      	ldr	r3, [pc, #444]	; (8008068 <HAL_RCC_GetSysClockFreq+0x200>)
 8007eaa:	685b      	ldr	r3, [r3, #4]
 8007eac:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007eb0:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007eb2:	4b6d      	ldr	r3, [pc, #436]	; (8008068 <HAL_RCC_GetSysClockFreq+0x200>)
 8007eb4:	685b      	ldr	r3, [r3, #4]
 8007eb6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d063      	beq.n	8007f86 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007ebe:	4b6a      	ldr	r3, [pc, #424]	; (8008068 <HAL_RCC_GetSysClockFreq+0x200>)
 8007ec0:	685b      	ldr	r3, [r3, #4]
 8007ec2:	099b      	lsrs	r3, r3, #6
 8007ec4:	2200      	movs	r2, #0
 8007ec6:	63bb      	str	r3, [r7, #56]	; 0x38
 8007ec8:	63fa      	str	r2, [r7, #60]	; 0x3c
 8007eca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ecc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ed0:	633b      	str	r3, [r7, #48]	; 0x30
 8007ed2:	2300      	movs	r3, #0
 8007ed4:	637b      	str	r3, [r7, #52]	; 0x34
 8007ed6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8007eda:	4622      	mov	r2, r4
 8007edc:	462b      	mov	r3, r5
 8007ede:	f04f 0000 	mov.w	r0, #0
 8007ee2:	f04f 0100 	mov.w	r1, #0
 8007ee6:	0159      	lsls	r1, r3, #5
 8007ee8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007eec:	0150      	lsls	r0, r2, #5
 8007eee:	4602      	mov	r2, r0
 8007ef0:	460b      	mov	r3, r1
 8007ef2:	4621      	mov	r1, r4
 8007ef4:	1a51      	subs	r1, r2, r1
 8007ef6:	6139      	str	r1, [r7, #16]
 8007ef8:	4629      	mov	r1, r5
 8007efa:	eb63 0301 	sbc.w	r3, r3, r1
 8007efe:	617b      	str	r3, [r7, #20]
 8007f00:	f04f 0200 	mov.w	r2, #0
 8007f04:	f04f 0300 	mov.w	r3, #0
 8007f08:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007f0c:	4659      	mov	r1, fp
 8007f0e:	018b      	lsls	r3, r1, #6
 8007f10:	4651      	mov	r1, sl
 8007f12:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007f16:	4651      	mov	r1, sl
 8007f18:	018a      	lsls	r2, r1, #6
 8007f1a:	4651      	mov	r1, sl
 8007f1c:	ebb2 0801 	subs.w	r8, r2, r1
 8007f20:	4659      	mov	r1, fp
 8007f22:	eb63 0901 	sbc.w	r9, r3, r1
 8007f26:	f04f 0200 	mov.w	r2, #0
 8007f2a:	f04f 0300 	mov.w	r3, #0
 8007f2e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007f32:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007f36:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007f3a:	4690      	mov	r8, r2
 8007f3c:	4699      	mov	r9, r3
 8007f3e:	4623      	mov	r3, r4
 8007f40:	eb18 0303 	adds.w	r3, r8, r3
 8007f44:	60bb      	str	r3, [r7, #8]
 8007f46:	462b      	mov	r3, r5
 8007f48:	eb49 0303 	adc.w	r3, r9, r3
 8007f4c:	60fb      	str	r3, [r7, #12]
 8007f4e:	f04f 0200 	mov.w	r2, #0
 8007f52:	f04f 0300 	mov.w	r3, #0
 8007f56:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8007f5a:	4629      	mov	r1, r5
 8007f5c:	028b      	lsls	r3, r1, #10
 8007f5e:	4621      	mov	r1, r4
 8007f60:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007f64:	4621      	mov	r1, r4
 8007f66:	028a      	lsls	r2, r1, #10
 8007f68:	4610      	mov	r0, r2
 8007f6a:	4619      	mov	r1, r3
 8007f6c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007f6e:	2200      	movs	r2, #0
 8007f70:	62bb      	str	r3, [r7, #40]	; 0x28
 8007f72:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007f74:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007f78:	f7f8 fe6e 	bl	8000c58 <__aeabi_uldivmod>
 8007f7c:	4602      	mov	r2, r0
 8007f7e:	460b      	mov	r3, r1
 8007f80:	4613      	mov	r3, r2
 8007f82:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007f84:	e058      	b.n	8008038 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007f86:	4b38      	ldr	r3, [pc, #224]	; (8008068 <HAL_RCC_GetSysClockFreq+0x200>)
 8007f88:	685b      	ldr	r3, [r3, #4]
 8007f8a:	099b      	lsrs	r3, r3, #6
 8007f8c:	2200      	movs	r2, #0
 8007f8e:	4618      	mov	r0, r3
 8007f90:	4611      	mov	r1, r2
 8007f92:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8007f96:	623b      	str	r3, [r7, #32]
 8007f98:	2300      	movs	r3, #0
 8007f9a:	627b      	str	r3, [r7, #36]	; 0x24
 8007f9c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8007fa0:	4642      	mov	r2, r8
 8007fa2:	464b      	mov	r3, r9
 8007fa4:	f04f 0000 	mov.w	r0, #0
 8007fa8:	f04f 0100 	mov.w	r1, #0
 8007fac:	0159      	lsls	r1, r3, #5
 8007fae:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007fb2:	0150      	lsls	r0, r2, #5
 8007fb4:	4602      	mov	r2, r0
 8007fb6:	460b      	mov	r3, r1
 8007fb8:	4641      	mov	r1, r8
 8007fba:	ebb2 0a01 	subs.w	sl, r2, r1
 8007fbe:	4649      	mov	r1, r9
 8007fc0:	eb63 0b01 	sbc.w	fp, r3, r1
 8007fc4:	f04f 0200 	mov.w	r2, #0
 8007fc8:	f04f 0300 	mov.w	r3, #0
 8007fcc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8007fd0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8007fd4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8007fd8:	ebb2 040a 	subs.w	r4, r2, sl
 8007fdc:	eb63 050b 	sbc.w	r5, r3, fp
 8007fe0:	f04f 0200 	mov.w	r2, #0
 8007fe4:	f04f 0300 	mov.w	r3, #0
 8007fe8:	00eb      	lsls	r3, r5, #3
 8007fea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007fee:	00e2      	lsls	r2, r4, #3
 8007ff0:	4614      	mov	r4, r2
 8007ff2:	461d      	mov	r5, r3
 8007ff4:	4643      	mov	r3, r8
 8007ff6:	18e3      	adds	r3, r4, r3
 8007ff8:	603b      	str	r3, [r7, #0]
 8007ffa:	464b      	mov	r3, r9
 8007ffc:	eb45 0303 	adc.w	r3, r5, r3
 8008000:	607b      	str	r3, [r7, #4]
 8008002:	f04f 0200 	mov.w	r2, #0
 8008006:	f04f 0300 	mov.w	r3, #0
 800800a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800800e:	4629      	mov	r1, r5
 8008010:	028b      	lsls	r3, r1, #10
 8008012:	4621      	mov	r1, r4
 8008014:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008018:	4621      	mov	r1, r4
 800801a:	028a      	lsls	r2, r1, #10
 800801c:	4610      	mov	r0, r2
 800801e:	4619      	mov	r1, r3
 8008020:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008022:	2200      	movs	r2, #0
 8008024:	61bb      	str	r3, [r7, #24]
 8008026:	61fa      	str	r2, [r7, #28]
 8008028:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800802c:	f7f8 fe14 	bl	8000c58 <__aeabi_uldivmod>
 8008030:	4602      	mov	r2, r0
 8008032:	460b      	mov	r3, r1
 8008034:	4613      	mov	r3, r2
 8008036:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8008038:	4b0b      	ldr	r3, [pc, #44]	; (8008068 <HAL_RCC_GetSysClockFreq+0x200>)
 800803a:	685b      	ldr	r3, [r3, #4]
 800803c:	0c1b      	lsrs	r3, r3, #16
 800803e:	f003 0303 	and.w	r3, r3, #3
 8008042:	3301      	adds	r3, #1
 8008044:	005b      	lsls	r3, r3, #1
 8008046:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8008048:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800804a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800804c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008050:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8008052:	e002      	b.n	800805a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008054:	4b05      	ldr	r3, [pc, #20]	; (800806c <HAL_RCC_GetSysClockFreq+0x204>)
 8008056:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8008058:	bf00      	nop
    }
  }
  return sysclockfreq;
 800805a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800805c:	4618      	mov	r0, r3
 800805e:	3750      	adds	r7, #80	; 0x50
 8008060:	46bd      	mov	sp, r7
 8008062:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008066:	bf00      	nop
 8008068:	40023800 	.word	0x40023800
 800806c:	00f42400 	.word	0x00f42400

08008070 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008070:	b480      	push	{r7}
 8008072:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008074:	4b03      	ldr	r3, [pc, #12]	; (8008084 <HAL_RCC_GetHCLKFreq+0x14>)
 8008076:	681b      	ldr	r3, [r3, #0]
}
 8008078:	4618      	mov	r0, r3
 800807a:	46bd      	mov	sp, r7
 800807c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008080:	4770      	bx	lr
 8008082:	bf00      	nop
 8008084:	20000018 	.word	0x20000018

08008088 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008088:	b580      	push	{r7, lr}
 800808a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800808c:	f7ff fff0 	bl	8008070 <HAL_RCC_GetHCLKFreq>
 8008090:	4602      	mov	r2, r0
 8008092:	4b05      	ldr	r3, [pc, #20]	; (80080a8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008094:	689b      	ldr	r3, [r3, #8]
 8008096:	0a9b      	lsrs	r3, r3, #10
 8008098:	f003 0307 	and.w	r3, r3, #7
 800809c:	4903      	ldr	r1, [pc, #12]	; (80080ac <HAL_RCC_GetPCLK1Freq+0x24>)
 800809e:	5ccb      	ldrb	r3, [r1, r3]
 80080a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80080a4:	4618      	mov	r0, r3
 80080a6:	bd80      	pop	{r7, pc}
 80080a8:	40023800 	.word	0x40023800
 80080ac:	08012e00 	.word	0x08012e00

080080b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80080b0:	b580      	push	{r7, lr}
 80080b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80080b4:	f7ff ffdc 	bl	8008070 <HAL_RCC_GetHCLKFreq>
 80080b8:	4602      	mov	r2, r0
 80080ba:	4b05      	ldr	r3, [pc, #20]	; (80080d0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80080bc:	689b      	ldr	r3, [r3, #8]
 80080be:	0b5b      	lsrs	r3, r3, #13
 80080c0:	f003 0307 	and.w	r3, r3, #7
 80080c4:	4903      	ldr	r1, [pc, #12]	; (80080d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80080c6:	5ccb      	ldrb	r3, [r1, r3]
 80080c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80080cc:	4618      	mov	r0, r3
 80080ce:	bd80      	pop	{r7, pc}
 80080d0:	40023800 	.word	0x40023800
 80080d4:	08012e00 	.word	0x08012e00

080080d8 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 80080d8:	b580      	push	{r7, lr}
 80080da:	b082      	sub	sp, #8
 80080dc:	af00      	add	r7, sp, #0
 80080de:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d101      	bne.n	80080ea <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 80080e6:	2301      	movs	r3, #1
 80080e8:	e022      	b.n	8008130 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80080f0:	b2db      	uxtb	r3, r3
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d105      	bne.n	8008102 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	2200      	movs	r2, #0
 80080fa:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 80080fc:	6878      	ldr	r0, [r7, #4]
 80080fe:	f7fc fff5 	bl	80050ec <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	2203      	movs	r2, #3
 8008106:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800810a:	6878      	ldr	r0, [r7, #4]
 800810c:	f000 f814 	bl	8008138 <HAL_SD_InitCard>
 8008110:	4603      	mov	r3, r0
 8008112:	2b00      	cmp	r3, #0
 8008114:	d001      	beq.n	800811a <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8008116:	2301      	movs	r3, #1
 8008118:	e00a      	b.n	8008130 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	2200      	movs	r2, #0
 800811e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	2200      	movs	r2, #0
 8008124:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	2201      	movs	r2, #1
 800812a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800812e:	2300      	movs	r3, #0
}
 8008130:	4618      	mov	r0, r3
 8008132:	3708      	adds	r7, #8
 8008134:	46bd      	mov	sp, r7
 8008136:	bd80      	pop	{r7, pc}

08008138 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8008138:	b5b0      	push	{r4, r5, r7, lr}
 800813a:	b08e      	sub	sp, #56	; 0x38
 800813c:	af04      	add	r7, sp, #16
 800813e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8008140:	2300      	movs	r3, #0
 8008142:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8008144:	2300      	movs	r3, #0
 8008146:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8008148:	2300      	movs	r3, #0
 800814a:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 800814c:	2300      	movs	r3, #0
 800814e:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8008150:	2300      	movs	r3, #0
 8008152:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8008154:	2376      	movs	r3, #118	; 0x76
 8008156:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681d      	ldr	r5, [r3, #0]
 800815c:	466c      	mov	r4, sp
 800815e:	f107 0314 	add.w	r3, r7, #20
 8008162:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008166:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800816a:	f107 0308 	add.w	r3, r7, #8
 800816e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008170:	4628      	mov	r0, r5
 8008172:	f002 febf 	bl	800aef4 <SDIO_Init>
 8008176:	4603      	mov	r3, r0
 8008178:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 800817c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008180:	2b00      	cmp	r3, #0
 8008182:	d001      	beq.n	8008188 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8008184:	2301      	movs	r3, #1
 8008186:	e04f      	b.n	8008228 <HAL_SD_InitCard+0xf0>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8008188:	4b29      	ldr	r3, [pc, #164]	; (8008230 <HAL_SD_InitCard+0xf8>)
 800818a:	2200      	movs	r2, #0
 800818c:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	4618      	mov	r0, r3
 8008194:	f002 fef7 	bl	800af86 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8008198:	4b25      	ldr	r3, [pc, #148]	; (8008230 <HAL_SD_InitCard+0xf8>)
 800819a:	2201      	movs	r2, #1
 800819c:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 800819e:	2002      	movs	r0, #2
 80081a0:	f7fd fae2 	bl	8005768 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 80081a4:	6878      	ldr	r0, [r7, #4]
 80081a6:	f000 fe69 	bl	8008e7c <SD_PowerON>
 80081aa:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80081ac:	6a3b      	ldr	r3, [r7, #32]
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d00b      	beq.n	80081ca <HAL_SD_InitCard+0x92>
  {
    hsd->State = HAL_SD_STATE_READY;
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	2201      	movs	r2, #1
 80081b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80081be:	6a3b      	ldr	r3, [r7, #32]
 80081c0:	431a      	orrs	r2, r3
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80081c6:	2301      	movs	r3, #1
 80081c8:	e02e      	b.n	8008228 <HAL_SD_InitCard+0xf0>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 80081ca:	6878      	ldr	r0, [r7, #4]
 80081cc:	f000 fd88 	bl	8008ce0 <SD_InitCard>
 80081d0:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80081d2:	6a3b      	ldr	r3, [r7, #32]
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d00b      	beq.n	80081f0 <HAL_SD_InitCard+0xb8>
  {
    hsd->State = HAL_SD_STATE_READY;
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	2201      	movs	r2, #1
 80081dc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80081e4:	6a3b      	ldr	r3, [r7, #32]
 80081e6:	431a      	orrs	r2, r3
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80081ec:	2301      	movs	r3, #1
 80081ee:	e01b      	b.n	8008228 <HAL_SD_InitCard+0xf0>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80081f8:	4618      	mov	r0, r3
 80081fa:	f002 ff56 	bl	800b0aa <SDMMC_CmdBlockLength>
 80081fe:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008200:	6a3b      	ldr	r3, [r7, #32]
 8008202:	2b00      	cmp	r3, #0
 8008204:	d00f      	beq.n	8008226 <HAL_SD_InitCard+0xee>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	4a0a      	ldr	r2, [pc, #40]	; (8008234 <HAL_SD_InitCard+0xfc>)
 800820c:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008212:	6a3b      	ldr	r3, [r7, #32]
 8008214:	431a      	orrs	r2, r3
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	2201      	movs	r2, #1
 800821e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8008222:	2301      	movs	r3, #1
 8008224:	e000      	b.n	8008228 <HAL_SD_InitCard+0xf0>
  }

  return HAL_OK;
 8008226:	2300      	movs	r3, #0
}
 8008228:	4618      	mov	r0, r3
 800822a:	3728      	adds	r7, #40	; 0x28
 800822c:	46bd      	mov	sp, r7
 800822e:	bdb0      	pop	{r4, r5, r7, pc}
 8008230:	422580a0 	.word	0x422580a0
 8008234:	004005ff 	.word	0x004005ff

08008238 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8008238:	b580      	push	{r7, lr}
 800823a:	b092      	sub	sp, #72	; 0x48
 800823c:	af00      	add	r7, sp, #0
 800823e:	60f8      	str	r0, [r7, #12]
 8008240:	60b9      	str	r1, [r7, #8]
 8008242:	607a      	str	r2, [r7, #4]
 8008244:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8008246:	f7fd fa83 	bl	8005750 <HAL_GetTick>
 800824a:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8008250:	68bb      	ldr	r3, [r7, #8]
 8008252:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8008254:	68bb      	ldr	r3, [r7, #8]
 8008256:	2b00      	cmp	r3, #0
 8008258:	d107      	bne.n	800826a <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800825e:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8008266:	2301      	movs	r3, #1
 8008268:	e1bd      	b.n	80085e6 <HAL_SD_ReadBlocks+0x3ae>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008270:	b2db      	uxtb	r3, r3
 8008272:	2b01      	cmp	r3, #1
 8008274:	f040 81b0 	bne.w	80085d8 <HAL_SD_ReadBlocks+0x3a0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	2200      	movs	r2, #0
 800827c:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800827e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008280:	683b      	ldr	r3, [r7, #0]
 8008282:	441a      	add	r2, r3
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008288:	429a      	cmp	r2, r3
 800828a:	d907      	bls.n	800829c <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008290:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8008298:	2301      	movs	r3, #1
 800829a:	e1a4      	b.n	80085e6 <HAL_SD_ReadBlocks+0x3ae>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	2203      	movs	r2, #3
 80082a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	2200      	movs	r2, #0
 80082aa:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80082b0:	2b01      	cmp	r3, #1
 80082b2:	d002      	beq.n	80082ba <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 80082b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80082b6:	025b      	lsls	r3, r3, #9
 80082b8:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80082ba:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80082be:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 80082c0:	683b      	ldr	r3, [r7, #0]
 80082c2:	025b      	lsls	r3, r3, #9
 80082c4:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80082c6:	2390      	movs	r3, #144	; 0x90
 80082c8:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 80082ca:	2302      	movs	r3, #2
 80082cc:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80082ce:	2300      	movs	r3, #0
 80082d0:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 80082d2:	2301      	movs	r3, #1
 80082d4:	62bb      	str	r3, [r7, #40]	; 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	f107 0214 	add.w	r2, r7, #20
 80082de:	4611      	mov	r1, r2
 80082e0:	4618      	mov	r0, r3
 80082e2:	f002 feb6 	bl	800b052 <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 80082e6:	683b      	ldr	r3, [r7, #0]
 80082e8:	2b01      	cmp	r3, #1
 80082ea:	d90a      	bls.n	8008302 <HAL_SD_ReadBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	2202      	movs	r2, #2
 80082f0:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80082f8:	4618      	mov	r0, r3
 80082fa:	f002 ff1a 	bl	800b132 <SDMMC_CmdReadMultiBlock>
 80082fe:	6478      	str	r0, [r7, #68]	; 0x44
 8008300:	e009      	b.n	8008316 <HAL_SD_ReadBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	2201      	movs	r2, #1
 8008306:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800830e:	4618      	mov	r0, r3
 8008310:	f002 feed 	bl	800b0ee <SDMMC_CmdReadSingleBlock>
 8008314:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8008316:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008318:	2b00      	cmp	r3, #0
 800831a:	d012      	beq.n	8008342 <HAL_SD_ReadBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	4a7a      	ldr	r2, [pc, #488]	; (800850c <HAL_SD_ReadBlocks+0x2d4>)
 8008322:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008328:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800832a:	431a      	orrs	r2, r3
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	2201      	movs	r2, #1
 8008334:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	2200      	movs	r2, #0
 800833c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800833e:	2301      	movs	r3, #1
 8008340:	e151      	b.n	80085e6 <HAL_SD_ReadBlocks+0x3ae>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 8008342:	69bb      	ldr	r3, [r7, #24]
 8008344:	63fb      	str	r3, [r7, #60]	; 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8008346:	e061      	b.n	800840c <HAL_SD_ReadBlocks+0x1d4>
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800834e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008352:	2b00      	cmp	r3, #0
 8008354:	d03c      	beq.n	80083d0 <HAL_SD_ReadBlocks+0x198>
 8008356:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008358:	2b00      	cmp	r3, #0
 800835a:	d039      	beq.n	80083d0 <HAL_SD_ReadBlocks+0x198>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 800835c:	2300      	movs	r3, #0
 800835e:	643b      	str	r3, [r7, #64]	; 0x40
 8008360:	e033      	b.n	80083ca <HAL_SD_ReadBlocks+0x192>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	4618      	mov	r0, r3
 8008368:	f002 fdef 	bl	800af4a <SDIO_ReadFIFO>
 800836c:	62f8      	str	r0, [r7, #44]	; 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 800836e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008370:	b2da      	uxtb	r2, r3
 8008372:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008374:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8008376:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008378:	3301      	adds	r3, #1
 800837a:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800837c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800837e:	3b01      	subs	r3, #1
 8008380:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8008382:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008384:	0a1b      	lsrs	r3, r3, #8
 8008386:	b2da      	uxtb	r2, r3
 8008388:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800838a:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800838c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800838e:	3301      	adds	r3, #1
 8008390:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8008392:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008394:	3b01      	subs	r3, #1
 8008396:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8008398:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800839a:	0c1b      	lsrs	r3, r3, #16
 800839c:	b2da      	uxtb	r2, r3
 800839e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80083a0:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80083a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80083a4:	3301      	adds	r3, #1
 80083a6:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80083a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80083aa:	3b01      	subs	r3, #1
 80083ac:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 80083ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083b0:	0e1b      	lsrs	r3, r3, #24
 80083b2:	b2da      	uxtb	r2, r3
 80083b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80083b6:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80083b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80083ba:	3301      	adds	r3, #1
 80083bc:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80083be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80083c0:	3b01      	subs	r3, #1
 80083c2:	63fb      	str	r3, [r7, #60]	; 0x3c
        for(count = 0U; count < 8U; count++)
 80083c4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80083c6:	3301      	adds	r3, #1
 80083c8:	643b      	str	r3, [r7, #64]	; 0x40
 80083ca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80083cc:	2b07      	cmp	r3, #7
 80083ce:	d9c8      	bls.n	8008362 <HAL_SD_ReadBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80083d0:	f7fd f9be 	bl	8005750 <HAL_GetTick>
 80083d4:	4602      	mov	r2, r0
 80083d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083d8:	1ad3      	subs	r3, r2, r3
 80083da:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80083dc:	429a      	cmp	r2, r3
 80083de:	d902      	bls.n	80083e6 <HAL_SD_ReadBlocks+0x1ae>
 80083e0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d112      	bne.n	800840c <HAL_SD_ReadBlocks+0x1d4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	4a48      	ldr	r2, [pc, #288]	; (800850c <HAL_SD_ReadBlocks+0x2d4>)
 80083ec:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083f2:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	2201      	movs	r2, #1
 80083fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	2200      	movs	r2, #0
 8008406:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 8008408:	2303      	movs	r3, #3
 800840a:	e0ec      	b.n	80085e6 <HAL_SD_ReadBlocks+0x3ae>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008412:	f240 332a 	movw	r3, #810	; 0x32a
 8008416:	4013      	ands	r3, r2
 8008418:	2b00      	cmp	r3, #0
 800841a:	d095      	beq.n	8008348 <HAL_SD_ReadBlocks+0x110>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008422:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008426:	2b00      	cmp	r3, #0
 8008428:	d022      	beq.n	8008470 <HAL_SD_ReadBlocks+0x238>
 800842a:	683b      	ldr	r3, [r7, #0]
 800842c:	2b01      	cmp	r3, #1
 800842e:	d91f      	bls.n	8008470 <HAL_SD_ReadBlocks+0x238>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008434:	2b03      	cmp	r3, #3
 8008436:	d01b      	beq.n	8008470 <HAL_SD_ReadBlocks+0x238>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	4618      	mov	r0, r3
 800843e:	f002 fedf 	bl	800b200 <SDMMC_CmdStopTransfer>
 8008442:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8008444:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008446:	2b00      	cmp	r3, #0
 8008448:	d012      	beq.n	8008470 <HAL_SD_ReadBlocks+0x238>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	4a2f      	ldr	r2, [pc, #188]	; (800850c <HAL_SD_ReadBlocks+0x2d4>)
 8008450:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008456:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008458:	431a      	orrs	r2, r3
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	2201      	movs	r2, #1
 8008462:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	2200      	movs	r2, #0
 800846a:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 800846c:	2301      	movs	r3, #1
 800846e:	e0ba      	b.n	80085e6 <HAL_SD_ReadBlocks+0x3ae>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008476:	f003 0308 	and.w	r3, r3, #8
 800847a:	2b00      	cmp	r3, #0
 800847c:	d012      	beq.n	80084a4 <HAL_SD_ReadBlocks+0x26c>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	4a22      	ldr	r2, [pc, #136]	; (800850c <HAL_SD_ReadBlocks+0x2d4>)
 8008484:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800848a:	f043 0208 	orr.w	r2, r3, #8
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	2201      	movs	r2, #1
 8008496:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	2200      	movs	r2, #0
 800849e:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80084a0:	2301      	movs	r3, #1
 80084a2:	e0a0      	b.n	80085e6 <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80084aa:	f003 0302 	and.w	r3, r3, #2
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d012      	beq.n	80084d8 <HAL_SD_ReadBlocks+0x2a0>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	4a15      	ldr	r2, [pc, #84]	; (800850c <HAL_SD_ReadBlocks+0x2d4>)
 80084b8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084be:	f043 0202 	orr.w	r2, r3, #2
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	2201      	movs	r2, #1
 80084ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	2200      	movs	r2, #0
 80084d2:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80084d4:	2301      	movs	r3, #1
 80084d6:	e086      	b.n	80085e6 <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80084de:	f003 0320 	and.w	r3, r3, #32
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d063      	beq.n	80085ae <HAL_SD_ReadBlocks+0x376>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	4a08      	ldr	r2, [pc, #32]	; (800850c <HAL_SD_ReadBlocks+0x2d4>)
 80084ec:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084f2:	f043 0220 	orr.w	r2, r3, #32
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	2201      	movs	r2, #1
 80084fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	2200      	movs	r2, #0
 8008506:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008508:	2301      	movs	r3, #1
 800850a:	e06c      	b.n	80085e6 <HAL_SD_ReadBlocks+0x3ae>
 800850c:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	4618      	mov	r0, r3
 8008516:	f002 fd18 	bl	800af4a <SDIO_ReadFIFO>
 800851a:	62f8      	str	r0, [r7, #44]	; 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 800851c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800851e:	b2da      	uxtb	r2, r3
 8008520:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008522:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8008524:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008526:	3301      	adds	r3, #1
 8008528:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 800852a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800852c:	3b01      	subs	r3, #1
 800852e:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8008530:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008532:	0a1b      	lsrs	r3, r3, #8
 8008534:	b2da      	uxtb	r2, r3
 8008536:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008538:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800853a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800853c:	3301      	adds	r3, #1
 800853e:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8008540:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008542:	3b01      	subs	r3, #1
 8008544:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8008546:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008548:	0c1b      	lsrs	r3, r3, #16
 800854a:	b2da      	uxtb	r2, r3
 800854c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800854e:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8008550:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008552:	3301      	adds	r3, #1
 8008554:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8008556:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008558:	3b01      	subs	r3, #1
 800855a:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 800855c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800855e:	0e1b      	lsrs	r3, r3, #24
 8008560:	b2da      	uxtb	r2, r3
 8008562:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008564:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8008566:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008568:	3301      	adds	r3, #1
 800856a:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 800856c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800856e:	3b01      	subs	r3, #1
 8008570:	63fb      	str	r3, [r7, #60]	; 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8008572:	f7fd f8ed 	bl	8005750 <HAL_GetTick>
 8008576:	4602      	mov	r2, r0
 8008578:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800857a:	1ad3      	subs	r3, r2, r3
 800857c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800857e:	429a      	cmp	r2, r3
 8008580:	d902      	bls.n	8008588 <HAL_SD_ReadBlocks+0x350>
 8008582:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008584:	2b00      	cmp	r3, #0
 8008586:	d112      	bne.n	80085ae <HAL_SD_ReadBlocks+0x376>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	4a18      	ldr	r2, [pc, #96]	; (80085f0 <HAL_SD_ReadBlocks+0x3b8>)
 800858e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008594:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	2201      	movs	r2, #1
 80085a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	2200      	movs	r2, #0
 80085a8:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 80085aa:	2301      	movs	r3, #1
 80085ac:	e01b      	b.n	80085e6 <HAL_SD_ReadBlocks+0x3ae>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80085b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d002      	beq.n	80085c2 <HAL_SD_ReadBlocks+0x38a>
 80085bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d1a6      	bne.n	8008510 <HAL_SD_ReadBlocks+0x2d8>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	f240 523a 	movw	r2, #1338	; 0x53a
 80085ca:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	2201      	movs	r2, #1
 80085d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 80085d4:	2300      	movs	r3, #0
 80085d6:	e006      	b.n	80085e6 <HAL_SD_ReadBlocks+0x3ae>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085dc:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80085e4:	2301      	movs	r3, #1
  }
}
 80085e6:	4618      	mov	r0, r3
 80085e8:	3748      	adds	r7, #72	; 0x48
 80085ea:	46bd      	mov	sp, r7
 80085ec:	bd80      	pop	{r7, pc}
 80085ee:	bf00      	nop
 80085f0:	004005ff 	.word	0x004005ff

080085f4 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 80085f4:	b580      	push	{r7, lr}
 80085f6:	b092      	sub	sp, #72	; 0x48
 80085f8:	af00      	add	r7, sp, #0
 80085fa:	60f8      	str	r0, [r7, #12]
 80085fc:	60b9      	str	r1, [r7, #8]
 80085fe:	607a      	str	r2, [r7, #4]
 8008600:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8008602:	f7fd f8a5 	bl	8005750 <HAL_GetTick>
 8008606:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 800860c:	68bb      	ldr	r3, [r7, #8]
 800860e:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8008610:	68bb      	ldr	r3, [r7, #8]
 8008612:	2b00      	cmp	r3, #0
 8008614:	d107      	bne.n	8008626 <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800861a:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8008622:	2301      	movs	r3, #1
 8008624:	e166      	b.n	80088f4 <HAL_SD_WriteBlocks+0x300>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800862c:	b2db      	uxtb	r3, r3
 800862e:	2b01      	cmp	r3, #1
 8008630:	f040 8159 	bne.w	80088e6 <HAL_SD_WriteBlocks+0x2f2>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	2200      	movs	r2, #0
 8008638:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800863a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800863c:	683b      	ldr	r3, [r7, #0]
 800863e:	441a      	add	r2, r3
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008644:	429a      	cmp	r2, r3
 8008646:	d907      	bls.n	8008658 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800864c:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8008654:	2301      	movs	r3, #1
 8008656:	e14d      	b.n	80088f4 <HAL_SD_WriteBlocks+0x300>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	2203      	movs	r2, #3
 800865c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	2200      	movs	r2, #0
 8008666:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800866c:	2b01      	cmp	r3, #1
 800866e:	d002      	beq.n	8008676 <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 8008670:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008672:	025b      	lsls	r3, r3, #9
 8008674:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8008676:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800867a:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 800867c:	683b      	ldr	r3, [r7, #0]
 800867e:	025b      	lsls	r3, r3, #9
 8008680:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8008682:	2390      	movs	r3, #144	; 0x90
 8008684:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8008686:	2300      	movs	r3, #0
 8008688:	627b      	str	r3, [r7, #36]	; 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800868a:	2300      	movs	r3, #0
 800868c:	62bb      	str	r3, [r7, #40]	; 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 800868e:	2301      	movs	r3, #1
 8008690:	62fb      	str	r3, [r7, #44]	; 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	f107 0218 	add.w	r2, r7, #24
 800869a:	4611      	mov	r1, r2
 800869c:	4618      	mov	r0, r3
 800869e:	f002 fcd8 	bl	800b052 <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 80086a2:	683b      	ldr	r3, [r7, #0]
 80086a4:	2b01      	cmp	r3, #1
 80086a6:	d90a      	bls.n	80086be <HAL_SD_WriteBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	2220      	movs	r2, #32
 80086ac:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80086b4:	4618      	mov	r0, r3
 80086b6:	f002 fd80 	bl	800b1ba <SDMMC_CmdWriteMultiBlock>
 80086ba:	6478      	str	r0, [r7, #68]	; 0x44
 80086bc:	e009      	b.n	80086d2 <HAL_SD_WriteBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	2210      	movs	r2, #16
 80086c2:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80086ca:	4618      	mov	r0, r3
 80086cc:	f002 fd53 	bl	800b176 <SDMMC_CmdWriteSingleBlock>
 80086d0:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80086d2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d012      	beq.n	80086fe <HAL_SD_WriteBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	4a87      	ldr	r2, [pc, #540]	; (80088fc <HAL_SD_WriteBlocks+0x308>)
 80086de:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80086e4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80086e6:	431a      	orrs	r2, r3
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	2201      	movs	r2, #1
 80086f0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	2200      	movs	r2, #0
 80086f8:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80086fa:	2301      	movs	r3, #1
 80086fc:	e0fa      	b.n	80088f4 <HAL_SD_WriteBlocks+0x300>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 80086fe:	69fb      	ldr	r3, [r7, #28]
 8008700:	63fb      	str	r3, [r7, #60]	; 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8008702:	e065      	b.n	80087d0 <HAL_SD_WriteBlocks+0x1dc>
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800870a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800870e:	2b00      	cmp	r3, #0
 8008710:	d040      	beq.n	8008794 <HAL_SD_WriteBlocks+0x1a0>
 8008712:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008714:	2b00      	cmp	r3, #0
 8008716:	d03d      	beq.n	8008794 <HAL_SD_WriteBlocks+0x1a0>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 8008718:	2300      	movs	r3, #0
 800871a:	643b      	str	r3, [r7, #64]	; 0x40
 800871c:	e037      	b.n	800878e <HAL_SD_WriteBlocks+0x19a>
        {
          data = (uint32_t)(*tempbuff);
 800871e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008720:	781b      	ldrb	r3, [r3, #0]
 8008722:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8008724:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008726:	3301      	adds	r3, #1
 8008728:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800872a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800872c:	3b01      	subs	r3, #1
 800872e:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 8008730:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008732:	781b      	ldrb	r3, [r3, #0]
 8008734:	021a      	lsls	r2, r3, #8
 8008736:	697b      	ldr	r3, [r7, #20]
 8008738:	4313      	orrs	r3, r2
 800873a:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800873c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800873e:	3301      	adds	r3, #1
 8008740:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8008742:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008744:	3b01      	subs	r3, #1
 8008746:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 8008748:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800874a:	781b      	ldrb	r3, [r3, #0]
 800874c:	041a      	lsls	r2, r3, #16
 800874e:	697b      	ldr	r3, [r7, #20]
 8008750:	4313      	orrs	r3, r2
 8008752:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8008754:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008756:	3301      	adds	r3, #1
 8008758:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800875a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800875c:	3b01      	subs	r3, #1
 800875e:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 8008760:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008762:	781b      	ldrb	r3, [r3, #0]
 8008764:	061a      	lsls	r2, r3, #24
 8008766:	697b      	ldr	r3, [r7, #20]
 8008768:	4313      	orrs	r3, r2
 800876a:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800876c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800876e:	3301      	adds	r3, #1
 8008770:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8008772:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008774:	3b01      	subs	r3, #1
 8008776:	63fb      	str	r3, [r7, #60]	; 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	f107 0214 	add.w	r2, r7, #20
 8008780:	4611      	mov	r1, r2
 8008782:	4618      	mov	r0, r3
 8008784:	f002 fbee 	bl	800af64 <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 8008788:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800878a:	3301      	adds	r3, #1
 800878c:	643b      	str	r3, [r7, #64]	; 0x40
 800878e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008790:	2b07      	cmp	r3, #7
 8008792:	d9c4      	bls.n	800871e <HAL_SD_WriteBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8008794:	f7fc ffdc 	bl	8005750 <HAL_GetTick>
 8008798:	4602      	mov	r2, r0
 800879a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800879c:	1ad3      	subs	r3, r2, r3
 800879e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80087a0:	429a      	cmp	r2, r3
 80087a2:	d902      	bls.n	80087aa <HAL_SD_WriteBlocks+0x1b6>
 80087a4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d112      	bne.n	80087d0 <HAL_SD_WriteBlocks+0x1dc>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	4a53      	ldr	r2, [pc, #332]	; (80088fc <HAL_SD_WriteBlocks+0x308>)
 80087b0:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80087b6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80087b8:	431a      	orrs	r2, r3
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	2201      	movs	r2, #1
 80087c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	2200      	movs	r2, #0
 80087ca:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 80087cc:	2303      	movs	r3, #3
 80087ce:	e091      	b.n	80088f4 <HAL_SD_WriteBlocks+0x300>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80087d6:	f240 331a 	movw	r3, #794	; 0x31a
 80087da:	4013      	ands	r3, r2
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d091      	beq.n	8008704 <HAL_SD_WriteBlocks+0x110>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80087e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d022      	beq.n	8008834 <HAL_SD_WriteBlocks+0x240>
 80087ee:	683b      	ldr	r3, [r7, #0]
 80087f0:	2b01      	cmp	r3, #1
 80087f2:	d91f      	bls.n	8008834 <HAL_SD_WriteBlocks+0x240>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80087f8:	2b03      	cmp	r3, #3
 80087fa:	d01b      	beq.n	8008834 <HAL_SD_WriteBlocks+0x240>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	4618      	mov	r0, r3
 8008802:	f002 fcfd 	bl	800b200 <SDMMC_CmdStopTransfer>
 8008806:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8008808:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800880a:	2b00      	cmp	r3, #0
 800880c:	d012      	beq.n	8008834 <HAL_SD_WriteBlocks+0x240>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	4a3a      	ldr	r2, [pc, #232]	; (80088fc <HAL_SD_WriteBlocks+0x308>)
 8008814:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800881a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800881c:	431a      	orrs	r2, r3
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	2201      	movs	r2, #1
 8008826:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	2200      	movs	r2, #0
 800882e:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8008830:	2301      	movs	r3, #1
 8008832:	e05f      	b.n	80088f4 <HAL_SD_WriteBlocks+0x300>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800883a:	f003 0308 	and.w	r3, r3, #8
 800883e:	2b00      	cmp	r3, #0
 8008840:	d012      	beq.n	8008868 <HAL_SD_WriteBlocks+0x274>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	4a2d      	ldr	r2, [pc, #180]	; (80088fc <HAL_SD_WriteBlocks+0x308>)
 8008848:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800884e:	f043 0208 	orr.w	r2, r3, #8
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	2201      	movs	r2, #1
 800885a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	2200      	movs	r2, #0
 8008862:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008864:	2301      	movs	r3, #1
 8008866:	e045      	b.n	80088f4 <HAL_SD_WriteBlocks+0x300>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800886e:	f003 0302 	and.w	r3, r3, #2
 8008872:	2b00      	cmp	r3, #0
 8008874:	d012      	beq.n	800889c <HAL_SD_WriteBlocks+0x2a8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	4a20      	ldr	r2, [pc, #128]	; (80088fc <HAL_SD_WriteBlocks+0x308>)
 800887c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008882:	f043 0202 	orr.w	r2, r3, #2
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	2201      	movs	r2, #1
 800888e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	2200      	movs	r2, #0
 8008896:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008898:	2301      	movs	r3, #1
 800889a:	e02b      	b.n	80088f4 <HAL_SD_WriteBlocks+0x300>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80088a2:	f003 0310 	and.w	r3, r3, #16
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d012      	beq.n	80088d0 <HAL_SD_WriteBlocks+0x2dc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	4a13      	ldr	r2, [pc, #76]	; (80088fc <HAL_SD_WriteBlocks+0x308>)
 80088b0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088b6:	f043 0210 	orr.w	r2, r3, #16
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	2201      	movs	r2, #1
 80088c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	2200      	movs	r2, #0
 80088ca:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80088cc:	2301      	movs	r3, #1
 80088ce:	e011      	b.n	80088f4 <HAL_SD_WriteBlocks+0x300>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	f240 523a 	movw	r2, #1338	; 0x53a
 80088d8:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	2201      	movs	r2, #1
 80088de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 80088e2:	2300      	movs	r3, #0
 80088e4:	e006      	b.n	80088f4 <HAL_SD_WriteBlocks+0x300>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088ea:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80088f2:	2301      	movs	r3, #1
  }
}
 80088f4:	4618      	mov	r0, r3
 80088f6:	3748      	adds	r7, #72	; 0x48
 80088f8:	46bd      	mov	sp, r7
 80088fa:	bd80      	pop	{r7, pc}
 80088fc:	004005ff 	.word	0x004005ff

08008900 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8008900:	b480      	push	{r7}
 8008902:	b083      	sub	sp, #12
 8008904:	af00      	add	r7, sp, #0
 8008906:	6078      	str	r0, [r7, #4]
 8008908:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800890e:	0f9b      	lsrs	r3, r3, #30
 8008910:	b2da      	uxtb	r2, r3
 8008912:	683b      	ldr	r3, [r7, #0]
 8008914:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800891a:	0e9b      	lsrs	r3, r3, #26
 800891c:	b2db      	uxtb	r3, r3
 800891e:	f003 030f 	and.w	r3, r3, #15
 8008922:	b2da      	uxtb	r2, r3
 8008924:	683b      	ldr	r3, [r7, #0]
 8008926:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800892c:	0e1b      	lsrs	r3, r3, #24
 800892e:	b2db      	uxtb	r3, r3
 8008930:	f003 0303 	and.w	r3, r3, #3
 8008934:	b2da      	uxtb	r2, r3
 8008936:	683b      	ldr	r3, [r7, #0]
 8008938:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800893e:	0c1b      	lsrs	r3, r3, #16
 8008940:	b2da      	uxtb	r2, r3
 8008942:	683b      	ldr	r3, [r7, #0]
 8008944:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800894a:	0a1b      	lsrs	r3, r3, #8
 800894c:	b2da      	uxtb	r2, r3
 800894e:	683b      	ldr	r3, [r7, #0]
 8008950:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008956:	b2da      	uxtb	r2, r3
 8008958:	683b      	ldr	r3, [r7, #0]
 800895a:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008960:	0d1b      	lsrs	r3, r3, #20
 8008962:	b29a      	uxth	r2, r3
 8008964:	683b      	ldr	r3, [r7, #0]
 8008966:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800896c:	0c1b      	lsrs	r3, r3, #16
 800896e:	b2db      	uxtb	r3, r3
 8008970:	f003 030f 	and.w	r3, r3, #15
 8008974:	b2da      	uxtb	r2, r3
 8008976:	683b      	ldr	r3, [r7, #0]
 8008978:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800897e:	0bdb      	lsrs	r3, r3, #15
 8008980:	b2db      	uxtb	r3, r3
 8008982:	f003 0301 	and.w	r3, r3, #1
 8008986:	b2da      	uxtb	r2, r3
 8008988:	683b      	ldr	r3, [r7, #0]
 800898a:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008990:	0b9b      	lsrs	r3, r3, #14
 8008992:	b2db      	uxtb	r3, r3
 8008994:	f003 0301 	and.w	r3, r3, #1
 8008998:	b2da      	uxtb	r2, r3
 800899a:	683b      	ldr	r3, [r7, #0]
 800899c:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80089a2:	0b5b      	lsrs	r3, r3, #13
 80089a4:	b2db      	uxtb	r3, r3
 80089a6:	f003 0301 	and.w	r3, r3, #1
 80089aa:	b2da      	uxtb	r2, r3
 80089ac:	683b      	ldr	r3, [r7, #0]
 80089ae:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80089b4:	0b1b      	lsrs	r3, r3, #12
 80089b6:	b2db      	uxtb	r3, r3
 80089b8:	f003 0301 	and.w	r3, r3, #1
 80089bc:	b2da      	uxtb	r2, r3
 80089be:	683b      	ldr	r3, [r7, #0]
 80089c0:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 80089c2:	683b      	ldr	r3, [r7, #0]
 80089c4:	2200      	movs	r2, #0
 80089c6:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d163      	bne.n	8008a98 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80089d4:	009a      	lsls	r2, r3, #2
 80089d6:	f640 73fc 	movw	r3, #4092	; 0xffc
 80089da:	4013      	ands	r3, r2
 80089dc:	687a      	ldr	r2, [r7, #4]
 80089de:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 80089e0:	0f92      	lsrs	r2, r2, #30
 80089e2:	431a      	orrs	r2, r3
 80089e4:	683b      	ldr	r3, [r7, #0]
 80089e6:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80089ec:	0edb      	lsrs	r3, r3, #27
 80089ee:	b2db      	uxtb	r3, r3
 80089f0:	f003 0307 	and.w	r3, r3, #7
 80089f4:	b2da      	uxtb	r2, r3
 80089f6:	683b      	ldr	r3, [r7, #0]
 80089f8:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80089fe:	0e1b      	lsrs	r3, r3, #24
 8008a00:	b2db      	uxtb	r3, r3
 8008a02:	f003 0307 	and.w	r3, r3, #7
 8008a06:	b2da      	uxtb	r2, r3
 8008a08:	683b      	ldr	r3, [r7, #0]
 8008a0a:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008a10:	0d5b      	lsrs	r3, r3, #21
 8008a12:	b2db      	uxtb	r3, r3
 8008a14:	f003 0307 	and.w	r3, r3, #7
 8008a18:	b2da      	uxtb	r2, r3
 8008a1a:	683b      	ldr	r3, [r7, #0]
 8008a1c:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008a22:	0c9b      	lsrs	r3, r3, #18
 8008a24:	b2db      	uxtb	r3, r3
 8008a26:	f003 0307 	and.w	r3, r3, #7
 8008a2a:	b2da      	uxtb	r2, r3
 8008a2c:	683b      	ldr	r3, [r7, #0]
 8008a2e:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008a34:	0bdb      	lsrs	r3, r3, #15
 8008a36:	b2db      	uxtb	r3, r3
 8008a38:	f003 0307 	and.w	r3, r3, #7
 8008a3c:	b2da      	uxtb	r2, r3
 8008a3e:	683b      	ldr	r3, [r7, #0]
 8008a40:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8008a42:	683b      	ldr	r3, [r7, #0]
 8008a44:	691b      	ldr	r3, [r3, #16]
 8008a46:	1c5a      	adds	r2, r3, #1
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8008a4c:	683b      	ldr	r3, [r7, #0]
 8008a4e:	7e1b      	ldrb	r3, [r3, #24]
 8008a50:	b2db      	uxtb	r3, r3
 8008a52:	f003 0307 	and.w	r3, r3, #7
 8008a56:	3302      	adds	r3, #2
 8008a58:	2201      	movs	r2, #1
 8008a5a:	fa02 f303 	lsl.w	r3, r2, r3
 8008a5e:	687a      	ldr	r2, [r7, #4]
 8008a60:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8008a62:	fb03 f202 	mul.w	r2, r3, r2
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8008a6a:	683b      	ldr	r3, [r7, #0]
 8008a6c:	7a1b      	ldrb	r3, [r3, #8]
 8008a6e:	b2db      	uxtb	r3, r3
 8008a70:	f003 030f 	and.w	r3, r3, #15
 8008a74:	2201      	movs	r2, #1
 8008a76:	409a      	lsls	r2, r3
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008a80:	687a      	ldr	r2, [r7, #4]
 8008a82:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8008a84:	0a52      	lsrs	r2, r2, #9
 8008a86:	fb03 f202 	mul.w	r2, r3, r2
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008a94:	661a      	str	r2, [r3, #96]	; 0x60
 8008a96:	e031      	b.n	8008afc <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a9c:	2b01      	cmp	r3, #1
 8008a9e:	d11d      	bne.n	8008adc <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008aa4:	041b      	lsls	r3, r3, #16
 8008aa6:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008aae:	0c1b      	lsrs	r3, r3, #16
 8008ab0:	431a      	orrs	r2, r3
 8008ab2:	683b      	ldr	r3, [r7, #0]
 8008ab4:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8008ab6:	683b      	ldr	r3, [r7, #0]
 8008ab8:	691b      	ldr	r3, [r3, #16]
 8008aba:	3301      	adds	r3, #1
 8008abc:	029a      	lsls	r2, r3, #10
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008ad0:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	661a      	str	r2, [r3, #96]	; 0x60
 8008ada:	e00f      	b.n	8008afc <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	4a58      	ldr	r2, [pc, #352]	; (8008c44 <HAL_SD_GetCardCSD+0x344>)
 8008ae2:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ae8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	2201      	movs	r2, #1
 8008af4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8008af8:	2301      	movs	r3, #1
 8008afa:	e09d      	b.n	8008c38 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008b00:	0b9b      	lsrs	r3, r3, #14
 8008b02:	b2db      	uxtb	r3, r3
 8008b04:	f003 0301 	and.w	r3, r3, #1
 8008b08:	b2da      	uxtb	r2, r3
 8008b0a:	683b      	ldr	r3, [r7, #0]
 8008b0c:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008b12:	09db      	lsrs	r3, r3, #7
 8008b14:	b2db      	uxtb	r3, r3
 8008b16:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008b1a:	b2da      	uxtb	r2, r3
 8008b1c:	683b      	ldr	r3, [r7, #0]
 8008b1e:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008b24:	b2db      	uxtb	r3, r3
 8008b26:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008b2a:	b2da      	uxtb	r2, r3
 8008b2c:	683b      	ldr	r3, [r7, #0]
 8008b2e:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b34:	0fdb      	lsrs	r3, r3, #31
 8008b36:	b2da      	uxtb	r2, r3
 8008b38:	683b      	ldr	r3, [r7, #0]
 8008b3a:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b40:	0f5b      	lsrs	r3, r3, #29
 8008b42:	b2db      	uxtb	r3, r3
 8008b44:	f003 0303 	and.w	r3, r3, #3
 8008b48:	b2da      	uxtb	r2, r3
 8008b4a:	683b      	ldr	r3, [r7, #0]
 8008b4c:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b52:	0e9b      	lsrs	r3, r3, #26
 8008b54:	b2db      	uxtb	r3, r3
 8008b56:	f003 0307 	and.w	r3, r3, #7
 8008b5a:	b2da      	uxtb	r2, r3
 8008b5c:	683b      	ldr	r3, [r7, #0]
 8008b5e:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b64:	0d9b      	lsrs	r3, r3, #22
 8008b66:	b2db      	uxtb	r3, r3
 8008b68:	f003 030f 	and.w	r3, r3, #15
 8008b6c:	b2da      	uxtb	r2, r3
 8008b6e:	683b      	ldr	r3, [r7, #0]
 8008b70:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b76:	0d5b      	lsrs	r3, r3, #21
 8008b78:	b2db      	uxtb	r3, r3
 8008b7a:	f003 0301 	and.w	r3, r3, #1
 8008b7e:	b2da      	uxtb	r2, r3
 8008b80:	683b      	ldr	r3, [r7, #0]
 8008b82:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8008b86:	683b      	ldr	r3, [r7, #0]
 8008b88:	2200      	movs	r2, #0
 8008b8a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b92:	0c1b      	lsrs	r3, r3, #16
 8008b94:	b2db      	uxtb	r3, r3
 8008b96:	f003 0301 	and.w	r3, r3, #1
 8008b9a:	b2da      	uxtb	r2, r3
 8008b9c:	683b      	ldr	r3, [r7, #0]
 8008b9e:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008ba6:	0bdb      	lsrs	r3, r3, #15
 8008ba8:	b2db      	uxtb	r3, r3
 8008baa:	f003 0301 	and.w	r3, r3, #1
 8008bae:	b2da      	uxtb	r2, r3
 8008bb0:	683b      	ldr	r3, [r7, #0]
 8008bb2:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008bba:	0b9b      	lsrs	r3, r3, #14
 8008bbc:	b2db      	uxtb	r3, r3
 8008bbe:	f003 0301 	and.w	r3, r3, #1
 8008bc2:	b2da      	uxtb	r2, r3
 8008bc4:	683b      	ldr	r3, [r7, #0]
 8008bc6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008bce:	0b5b      	lsrs	r3, r3, #13
 8008bd0:	b2db      	uxtb	r3, r3
 8008bd2:	f003 0301 	and.w	r3, r3, #1
 8008bd6:	b2da      	uxtb	r2, r3
 8008bd8:	683b      	ldr	r3, [r7, #0]
 8008bda:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008be2:	0b1b      	lsrs	r3, r3, #12
 8008be4:	b2db      	uxtb	r3, r3
 8008be6:	f003 0301 	and.w	r3, r3, #1
 8008bea:	b2da      	uxtb	r2, r3
 8008bec:	683b      	ldr	r3, [r7, #0]
 8008bee:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008bf6:	0a9b      	lsrs	r3, r3, #10
 8008bf8:	b2db      	uxtb	r3, r3
 8008bfa:	f003 0303 	and.w	r3, r3, #3
 8008bfe:	b2da      	uxtb	r2, r3
 8008c00:	683b      	ldr	r3, [r7, #0]
 8008c02:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c0a:	0a1b      	lsrs	r3, r3, #8
 8008c0c:	b2db      	uxtb	r3, r3
 8008c0e:	f003 0303 	and.w	r3, r3, #3
 8008c12:	b2da      	uxtb	r2, r3
 8008c14:	683b      	ldr	r3, [r7, #0]
 8008c16:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c1e:	085b      	lsrs	r3, r3, #1
 8008c20:	b2db      	uxtb	r3, r3
 8008c22:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008c26:	b2da      	uxtb	r2, r3
 8008c28:	683b      	ldr	r3, [r7, #0]
 8008c2a:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8008c2e:	683b      	ldr	r3, [r7, #0]
 8008c30:	2201      	movs	r2, #1
 8008c32:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8008c36:	2300      	movs	r3, #0
}
 8008c38:	4618      	mov	r0, r3
 8008c3a:	370c      	adds	r7, #12
 8008c3c:	46bd      	mov	sp, r7
 8008c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c42:	4770      	bx	lr
 8008c44:	004005ff 	.word	0x004005ff

08008c48 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8008c48:	b480      	push	{r7}
 8008c4a:	b083      	sub	sp, #12
 8008c4c:	af00      	add	r7, sp, #0
 8008c4e:	6078      	str	r0, [r7, #4]
 8008c50:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008c56:	683b      	ldr	r3, [r7, #0]
 8008c58:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008c5e:	683b      	ldr	r3, [r7, #0]
 8008c60:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008c66:	683b      	ldr	r3, [r7, #0]
 8008c68:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008c6e:	683b      	ldr	r3, [r7, #0]
 8008c70:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008c76:	683b      	ldr	r3, [r7, #0]
 8008c78:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8008c7e:	683b      	ldr	r3, [r7, #0]
 8008c80:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008c86:	683b      	ldr	r3, [r7, #0]
 8008c88:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8008c8e:	683b      	ldr	r3, [r7, #0]
 8008c90:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8008c92:	2300      	movs	r3, #0
}
 8008c94:	4618      	mov	r0, r3
 8008c96:	370c      	adds	r7, #12
 8008c98:	46bd      	mov	sp, r7
 8008c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c9e:	4770      	bx	lr

08008ca0 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8008ca0:	b580      	push	{r7, lr}
 8008ca2:	b086      	sub	sp, #24
 8008ca4:	af00      	add	r7, sp, #0
 8008ca6:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8008ca8:	2300      	movs	r3, #0
 8008caa:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8008cac:	f107 030c 	add.w	r3, r7, #12
 8008cb0:	4619      	mov	r1, r3
 8008cb2:	6878      	ldr	r0, [r7, #4]
 8008cb4:	f000 f970 	bl	8008f98 <SD_SendStatus>
 8008cb8:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008cba:	697b      	ldr	r3, [r7, #20]
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d005      	beq.n	8008ccc <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008cc4:	697b      	ldr	r3, [r7, #20]
 8008cc6:	431a      	orrs	r2, r3
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	0a5b      	lsrs	r3, r3, #9
 8008cd0:	f003 030f 	and.w	r3, r3, #15
 8008cd4:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8008cd6:	693b      	ldr	r3, [r7, #16]
}
 8008cd8:	4618      	mov	r0, r3
 8008cda:	3718      	adds	r7, #24
 8008cdc:	46bd      	mov	sp, r7
 8008cde:	bd80      	pop	{r7, pc}

08008ce0 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8008ce0:	b5b0      	push	{r4, r5, r7, lr}
 8008ce2:	b094      	sub	sp, #80	; 0x50
 8008ce4:	af04      	add	r7, sp, #16
 8008ce6:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8008ce8:	2301      	movs	r3, #1
 8008cea:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	4618      	mov	r0, r3
 8008cf2:	f002 f956 	bl	800afa2 <SDIO_GetPowerState>
 8008cf6:	4603      	mov	r3, r0
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d102      	bne.n	8008d02 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8008cfc:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8008d00:	e0b8      	b.n	8008e74 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008d06:	2b03      	cmp	r3, #3
 8008d08:	d02f      	beq.n	8008d6a <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	4618      	mov	r0, r3
 8008d10:	f002 fb3d 	bl	800b38e <SDMMC_CmdSendCID>
 8008d14:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008d16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d001      	beq.n	8008d20 <SD_InitCard+0x40>
    {
      return errorstate;
 8008d1c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008d1e:	e0a9      	b.n	8008e74 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	2100      	movs	r1, #0
 8008d26:	4618      	mov	r0, r3
 8008d28:	f002 f980 	bl	800b02c <SDIO_GetResponse>
 8008d2c:	4602      	mov	r2, r0
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	2104      	movs	r1, #4
 8008d38:	4618      	mov	r0, r3
 8008d3a:	f002 f977 	bl	800b02c <SDIO_GetResponse>
 8008d3e:	4602      	mov	r2, r0
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	2108      	movs	r1, #8
 8008d4a:	4618      	mov	r0, r3
 8008d4c:	f002 f96e 	bl	800b02c <SDIO_GetResponse>
 8008d50:	4602      	mov	r2, r0
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	210c      	movs	r1, #12
 8008d5c:	4618      	mov	r0, r3
 8008d5e:	f002 f965 	bl	800b02c <SDIO_GetResponse>
 8008d62:	4602      	mov	r2, r0
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008d6e:	2b03      	cmp	r3, #3
 8008d70:	d00d      	beq.n	8008d8e <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	f107 020e 	add.w	r2, r7, #14
 8008d7a:	4611      	mov	r1, r2
 8008d7c:	4618      	mov	r0, r3
 8008d7e:	f002 fb43 	bl	800b408 <SDMMC_CmdSetRelAdd>
 8008d82:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008d84:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d001      	beq.n	8008d8e <SD_InitCard+0xae>
    {
      return errorstate;
 8008d8a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008d8c:	e072      	b.n	8008e74 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008d92:	2b03      	cmp	r3, #3
 8008d94:	d036      	beq.n	8008e04 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8008d96:	89fb      	ldrh	r3, [r7, #14]
 8008d98:	461a      	mov	r2, r3
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	681a      	ldr	r2, [r3, #0]
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008da6:	041b      	lsls	r3, r3, #16
 8008da8:	4619      	mov	r1, r3
 8008daa:	4610      	mov	r0, r2
 8008dac:	f002 fb0d 	bl	800b3ca <SDMMC_CmdSendCSD>
 8008db0:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008db2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d001      	beq.n	8008dbc <SD_InitCard+0xdc>
    {
      return errorstate;
 8008db8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008dba:	e05b      	b.n	8008e74 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	2100      	movs	r1, #0
 8008dc2:	4618      	mov	r0, r3
 8008dc4:	f002 f932 	bl	800b02c <SDIO_GetResponse>
 8008dc8:	4602      	mov	r2, r0
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	2104      	movs	r1, #4
 8008dd4:	4618      	mov	r0, r3
 8008dd6:	f002 f929 	bl	800b02c <SDIO_GetResponse>
 8008dda:	4602      	mov	r2, r0
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	2108      	movs	r1, #8
 8008de6:	4618      	mov	r0, r3
 8008de8:	f002 f920 	bl	800b02c <SDIO_GetResponse>
 8008dec:	4602      	mov	r2, r0
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	210c      	movs	r1, #12
 8008df8:	4618      	mov	r0, r3
 8008dfa:	f002 f917 	bl	800b02c <SDIO_GetResponse>
 8008dfe:	4602      	mov	r2, r0
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	2104      	movs	r1, #4
 8008e0a:	4618      	mov	r0, r3
 8008e0c:	f002 f90e 	bl	800b02c <SDIO_GetResponse>
 8008e10:	4603      	mov	r3, r0
 8008e12:	0d1a      	lsrs	r2, r3, #20
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8008e18:	f107 0310 	add.w	r3, r7, #16
 8008e1c:	4619      	mov	r1, r3
 8008e1e:	6878      	ldr	r0, [r7, #4]
 8008e20:	f7ff fd6e 	bl	8008900 <HAL_SD_GetCardCSD>
 8008e24:	4603      	mov	r3, r0
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d002      	beq.n	8008e30 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008e2a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8008e2e:	e021      	b.n	8008e74 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	6819      	ldr	r1, [r3, #0]
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008e38:	041b      	lsls	r3, r3, #16
 8008e3a:	2200      	movs	r2, #0
 8008e3c:	461c      	mov	r4, r3
 8008e3e:	4615      	mov	r5, r2
 8008e40:	4622      	mov	r2, r4
 8008e42:	462b      	mov	r3, r5
 8008e44:	4608      	mov	r0, r1
 8008e46:	f002 f9fd 	bl	800b244 <SDMMC_CmdSelDesel>
 8008e4a:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8008e4c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d001      	beq.n	8008e56 <SD_InitCard+0x176>
  {
    return errorstate;
 8008e52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008e54:	e00e      	b.n	8008e74 <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	681d      	ldr	r5, [r3, #0]
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	466c      	mov	r4, sp
 8008e5e:	f103 0210 	add.w	r2, r3, #16
 8008e62:	ca07      	ldmia	r2, {r0, r1, r2}
 8008e64:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8008e68:	3304      	adds	r3, #4
 8008e6a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008e6c:	4628      	mov	r0, r5
 8008e6e:	f002 f841 	bl	800aef4 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8008e72:	2300      	movs	r3, #0
}
 8008e74:	4618      	mov	r0, r3
 8008e76:	3740      	adds	r7, #64	; 0x40
 8008e78:	46bd      	mov	sp, r7
 8008e7a:	bdb0      	pop	{r4, r5, r7, pc}

08008e7c <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8008e7c:	b580      	push	{r7, lr}
 8008e7e:	b086      	sub	sp, #24
 8008e80:	af00      	add	r7, sp, #0
 8008e82:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008e84:	2300      	movs	r3, #0
 8008e86:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8008e88:	2300      	movs	r3, #0
 8008e8a:	617b      	str	r3, [r7, #20]
 8008e8c:	2300      	movs	r3, #0
 8008e8e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	4618      	mov	r0, r3
 8008e96:	f002 f9f8 	bl	800b28a <SDMMC_CmdGoIdleState>
 8008e9a:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d001      	beq.n	8008ea6 <SD_PowerON+0x2a>
  {
    return errorstate;
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	e072      	b.n	8008f8c <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	4618      	mov	r0, r3
 8008eac:	f002 fa0b 	bl	800b2c6 <SDMMC_CmdOperCond>
 8008eb0:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d00d      	beq.n	8008ed4 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	2200      	movs	r2, #0
 8008ebc:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	4618      	mov	r0, r3
 8008ec4:	f002 f9e1 	bl	800b28a <SDMMC_CmdGoIdleState>
 8008ec8:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d004      	beq.n	8008eda <SD_PowerON+0x5e>
    {
      return errorstate;
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	e05b      	b.n	8008f8c <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	2201      	movs	r2, #1
 8008ed8:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008ede:	2b01      	cmp	r3, #1
 8008ee0:	d137      	bne.n	8008f52 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	2100      	movs	r1, #0
 8008ee8:	4618      	mov	r0, r3
 8008eea:	f002 fa0b 	bl	800b304 <SDMMC_CmdAppCommand>
 8008eee:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d02d      	beq.n	8008f52 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008ef6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8008efa:	e047      	b.n	8008f8c <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	2100      	movs	r1, #0
 8008f02:	4618      	mov	r0, r3
 8008f04:	f002 f9fe 	bl	800b304 <SDMMC_CmdAppCommand>
 8008f08:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d001      	beq.n	8008f14 <SD_PowerON+0x98>
    {
      return errorstate;
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	e03b      	b.n	8008f8c <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	491e      	ldr	r1, [pc, #120]	; (8008f94 <SD_PowerON+0x118>)
 8008f1a:	4618      	mov	r0, r3
 8008f1c:	f002 fa14 	bl	800b348 <SDMMC_CmdAppOperCommand>
 8008f20:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d002      	beq.n	8008f2e <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008f28:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8008f2c:	e02e      	b.n	8008f8c <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	2100      	movs	r1, #0
 8008f34:	4618      	mov	r0, r3
 8008f36:	f002 f879 	bl	800b02c <SDIO_GetResponse>
 8008f3a:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8008f3c:	697b      	ldr	r3, [r7, #20]
 8008f3e:	0fdb      	lsrs	r3, r3, #31
 8008f40:	2b01      	cmp	r3, #1
 8008f42:	d101      	bne.n	8008f48 <SD_PowerON+0xcc>
 8008f44:	2301      	movs	r3, #1
 8008f46:	e000      	b.n	8008f4a <SD_PowerON+0xce>
 8008f48:	2300      	movs	r3, #0
 8008f4a:	613b      	str	r3, [r7, #16]

    count++;
 8008f4c:	68bb      	ldr	r3, [r7, #8]
 8008f4e:	3301      	adds	r3, #1
 8008f50:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8008f52:	68bb      	ldr	r3, [r7, #8]
 8008f54:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8008f58:	4293      	cmp	r3, r2
 8008f5a:	d802      	bhi.n	8008f62 <SD_PowerON+0xe6>
 8008f5c:	693b      	ldr	r3, [r7, #16]
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d0cc      	beq.n	8008efc <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8008f62:	68bb      	ldr	r3, [r7, #8]
 8008f64:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8008f68:	4293      	cmp	r3, r2
 8008f6a:	d902      	bls.n	8008f72 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8008f6c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008f70:	e00c      	b.n	8008f8c <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8008f72:	697b      	ldr	r3, [r7, #20]
 8008f74:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d003      	beq.n	8008f84 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	2201      	movs	r2, #1
 8008f80:	645a      	str	r2, [r3, #68]	; 0x44
 8008f82:	e002      	b.n	8008f8a <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	2200      	movs	r2, #0
 8008f88:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 8008f8a:	2300      	movs	r3, #0
}
 8008f8c:	4618      	mov	r0, r3
 8008f8e:	3718      	adds	r7, #24
 8008f90:	46bd      	mov	sp, r7
 8008f92:	bd80      	pop	{r7, pc}
 8008f94:	c1100000 	.word	0xc1100000

08008f98 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8008f98:	b580      	push	{r7, lr}
 8008f9a:	b084      	sub	sp, #16
 8008f9c:	af00      	add	r7, sp, #0
 8008f9e:	6078      	str	r0, [r7, #4]
 8008fa0:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8008fa2:	683b      	ldr	r3, [r7, #0]
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d102      	bne.n	8008fae <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8008fa8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008fac:	e018      	b.n	8008fe0 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	681a      	ldr	r2, [r3, #0]
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008fb6:	041b      	lsls	r3, r3, #16
 8008fb8:	4619      	mov	r1, r3
 8008fba:	4610      	mov	r0, r2
 8008fbc:	f002 fa45 	bl	800b44a <SDMMC_CmdSendStatus>
 8008fc0:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	d001      	beq.n	8008fcc <SD_SendStatus+0x34>
  {
    return errorstate;
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	e009      	b.n	8008fe0 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	2100      	movs	r1, #0
 8008fd2:	4618      	mov	r0, r3
 8008fd4:	f002 f82a 	bl	800b02c <SDIO_GetResponse>
 8008fd8:	4602      	mov	r2, r0
 8008fda:	683b      	ldr	r3, [r7, #0]
 8008fdc:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8008fde:	2300      	movs	r3, #0
}
 8008fe0:	4618      	mov	r0, r3
 8008fe2:	3710      	adds	r7, #16
 8008fe4:	46bd      	mov	sp, r7
 8008fe6:	bd80      	pop	{r7, pc}

08008fe8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008fe8:	b580      	push	{r7, lr}
 8008fea:	b082      	sub	sp, #8
 8008fec:	af00      	add	r7, sp, #0
 8008fee:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d101      	bne.n	8008ffa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008ff6:	2301      	movs	r3, #1
 8008ff8:	e07b      	b.n	80090f2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d108      	bne.n	8009014 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	685b      	ldr	r3, [r3, #4]
 8009006:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800900a:	d009      	beq.n	8009020 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	2200      	movs	r2, #0
 8009010:	61da      	str	r2, [r3, #28]
 8009012:	e005      	b.n	8009020 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	2200      	movs	r2, #0
 8009018:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	2200      	movs	r2, #0
 800901e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	2200      	movs	r2, #0
 8009024:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800902c:	b2db      	uxtb	r3, r3
 800902e:	2b00      	cmp	r3, #0
 8009030:	d106      	bne.n	8009040 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	2200      	movs	r2, #0
 8009036:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800903a:	6878      	ldr	r0, [r7, #4]
 800903c:	f7fc f8d0 	bl	80051e0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	2202      	movs	r2, #2
 8009044:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	681a      	ldr	r2, [r3, #0]
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009056:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	685b      	ldr	r3, [r3, #4]
 800905c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	689b      	ldr	r3, [r3, #8]
 8009064:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8009068:	431a      	orrs	r2, r3
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	68db      	ldr	r3, [r3, #12]
 800906e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009072:	431a      	orrs	r2, r3
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	691b      	ldr	r3, [r3, #16]
 8009078:	f003 0302 	and.w	r3, r3, #2
 800907c:	431a      	orrs	r2, r3
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	695b      	ldr	r3, [r3, #20]
 8009082:	f003 0301 	and.w	r3, r3, #1
 8009086:	431a      	orrs	r2, r3
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	699b      	ldr	r3, [r3, #24]
 800908c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009090:	431a      	orrs	r2, r3
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	69db      	ldr	r3, [r3, #28]
 8009096:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800909a:	431a      	orrs	r2, r3
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	6a1b      	ldr	r3, [r3, #32]
 80090a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80090a4:	ea42 0103 	orr.w	r1, r2, r3
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80090ac:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	430a      	orrs	r2, r1
 80090b6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	699b      	ldr	r3, [r3, #24]
 80090bc:	0c1b      	lsrs	r3, r3, #16
 80090be:	f003 0104 	and.w	r1, r3, #4
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090c6:	f003 0210 	and.w	r2, r3, #16
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	430a      	orrs	r2, r1
 80090d0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	69da      	ldr	r2, [r3, #28]
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80090e0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	2200      	movs	r2, #0
 80090e6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	2201      	movs	r2, #1
 80090ec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80090f0:	2300      	movs	r3, #0
}
 80090f2:	4618      	mov	r0, r3
 80090f4:	3708      	adds	r7, #8
 80090f6:	46bd      	mov	sp, r7
 80090f8:	bd80      	pop	{r7, pc}

080090fa <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80090fa:	b580      	push	{r7, lr}
 80090fc:	b088      	sub	sp, #32
 80090fe:	af00      	add	r7, sp, #0
 8009100:	60f8      	str	r0, [r7, #12]
 8009102:	60b9      	str	r1, [r7, #8]
 8009104:	603b      	str	r3, [r7, #0]
 8009106:	4613      	mov	r3, r2
 8009108:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800910a:	2300      	movs	r3, #0
 800910c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8009114:	2b01      	cmp	r3, #1
 8009116:	d101      	bne.n	800911c <HAL_SPI_Transmit+0x22>
 8009118:	2302      	movs	r3, #2
 800911a:	e126      	b.n	800936a <HAL_SPI_Transmit+0x270>
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	2201      	movs	r2, #1
 8009120:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009124:	f7fc fb14 	bl	8005750 <HAL_GetTick>
 8009128:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800912a:	88fb      	ldrh	r3, [r7, #6]
 800912c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009134:	b2db      	uxtb	r3, r3
 8009136:	2b01      	cmp	r3, #1
 8009138:	d002      	beq.n	8009140 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800913a:	2302      	movs	r3, #2
 800913c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800913e:	e10b      	b.n	8009358 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8009140:	68bb      	ldr	r3, [r7, #8]
 8009142:	2b00      	cmp	r3, #0
 8009144:	d002      	beq.n	800914c <HAL_SPI_Transmit+0x52>
 8009146:	88fb      	ldrh	r3, [r7, #6]
 8009148:	2b00      	cmp	r3, #0
 800914a:	d102      	bne.n	8009152 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800914c:	2301      	movs	r3, #1
 800914e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8009150:	e102      	b.n	8009358 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	2203      	movs	r2, #3
 8009156:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	2200      	movs	r2, #0
 800915e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	68ba      	ldr	r2, [r7, #8]
 8009164:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	88fa      	ldrh	r2, [r7, #6]
 800916a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	88fa      	ldrh	r2, [r7, #6]
 8009170:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	2200      	movs	r2, #0
 8009176:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	2200      	movs	r2, #0
 800917c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	2200      	movs	r2, #0
 8009182:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	2200      	movs	r2, #0
 8009188:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	2200      	movs	r2, #0
 800918e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	689b      	ldr	r3, [r3, #8]
 8009194:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009198:	d10f      	bne.n	80091ba <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	681a      	ldr	r2, [r3, #0]
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80091a8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	681a      	ldr	r2, [r3, #0]
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80091b8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80091c4:	2b40      	cmp	r3, #64	; 0x40
 80091c6:	d007      	beq.n	80091d8 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	681a      	ldr	r2, [r3, #0]
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80091d6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	68db      	ldr	r3, [r3, #12]
 80091dc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80091e0:	d14b      	bne.n	800927a <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	685b      	ldr	r3, [r3, #4]
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d002      	beq.n	80091f0 <HAL_SPI_Transmit+0xf6>
 80091ea:	8afb      	ldrh	r3, [r7, #22]
 80091ec:	2b01      	cmp	r3, #1
 80091ee:	d13e      	bne.n	800926e <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091f4:	881a      	ldrh	r2, [r3, #0]
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009200:	1c9a      	adds	r2, r3, #2
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800920a:	b29b      	uxth	r3, r3
 800920c:	3b01      	subs	r3, #1
 800920e:	b29a      	uxth	r2, r3
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8009214:	e02b      	b.n	800926e <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	689b      	ldr	r3, [r3, #8]
 800921c:	f003 0302 	and.w	r3, r3, #2
 8009220:	2b02      	cmp	r3, #2
 8009222:	d112      	bne.n	800924a <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009228:	881a      	ldrh	r2, [r3, #0]
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009234:	1c9a      	adds	r2, r3, #2
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800923e:	b29b      	uxth	r3, r3
 8009240:	3b01      	subs	r3, #1
 8009242:	b29a      	uxth	r2, r3
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	86da      	strh	r2, [r3, #54]	; 0x36
 8009248:	e011      	b.n	800926e <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800924a:	f7fc fa81 	bl	8005750 <HAL_GetTick>
 800924e:	4602      	mov	r2, r0
 8009250:	69bb      	ldr	r3, [r7, #24]
 8009252:	1ad3      	subs	r3, r2, r3
 8009254:	683a      	ldr	r2, [r7, #0]
 8009256:	429a      	cmp	r2, r3
 8009258:	d803      	bhi.n	8009262 <HAL_SPI_Transmit+0x168>
 800925a:	683b      	ldr	r3, [r7, #0]
 800925c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009260:	d102      	bne.n	8009268 <HAL_SPI_Transmit+0x16e>
 8009262:	683b      	ldr	r3, [r7, #0]
 8009264:	2b00      	cmp	r3, #0
 8009266:	d102      	bne.n	800926e <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8009268:	2303      	movs	r3, #3
 800926a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800926c:	e074      	b.n	8009358 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009272:	b29b      	uxth	r3, r3
 8009274:	2b00      	cmp	r3, #0
 8009276:	d1ce      	bne.n	8009216 <HAL_SPI_Transmit+0x11c>
 8009278:	e04c      	b.n	8009314 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	685b      	ldr	r3, [r3, #4]
 800927e:	2b00      	cmp	r3, #0
 8009280:	d002      	beq.n	8009288 <HAL_SPI_Transmit+0x18e>
 8009282:	8afb      	ldrh	r3, [r7, #22]
 8009284:	2b01      	cmp	r3, #1
 8009286:	d140      	bne.n	800930a <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	330c      	adds	r3, #12
 8009292:	7812      	ldrb	r2, [r2, #0]
 8009294:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800929a:	1c5a      	adds	r2, r3, #1
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80092a4:	b29b      	uxth	r3, r3
 80092a6:	3b01      	subs	r3, #1
 80092a8:	b29a      	uxth	r2, r3
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80092ae:	e02c      	b.n	800930a <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	689b      	ldr	r3, [r3, #8]
 80092b6:	f003 0302 	and.w	r3, r3, #2
 80092ba:	2b02      	cmp	r3, #2
 80092bc:	d113      	bne.n	80092e6 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	330c      	adds	r3, #12
 80092c8:	7812      	ldrb	r2, [r2, #0]
 80092ca:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80092d0:	1c5a      	adds	r2, r3, #1
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80092da:	b29b      	uxth	r3, r3
 80092dc:	3b01      	subs	r3, #1
 80092de:	b29a      	uxth	r2, r3
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	86da      	strh	r2, [r3, #54]	; 0x36
 80092e4:	e011      	b.n	800930a <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80092e6:	f7fc fa33 	bl	8005750 <HAL_GetTick>
 80092ea:	4602      	mov	r2, r0
 80092ec:	69bb      	ldr	r3, [r7, #24]
 80092ee:	1ad3      	subs	r3, r2, r3
 80092f0:	683a      	ldr	r2, [r7, #0]
 80092f2:	429a      	cmp	r2, r3
 80092f4:	d803      	bhi.n	80092fe <HAL_SPI_Transmit+0x204>
 80092f6:	683b      	ldr	r3, [r7, #0]
 80092f8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80092fc:	d102      	bne.n	8009304 <HAL_SPI_Transmit+0x20a>
 80092fe:	683b      	ldr	r3, [r7, #0]
 8009300:	2b00      	cmp	r3, #0
 8009302:	d102      	bne.n	800930a <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8009304:	2303      	movs	r3, #3
 8009306:	77fb      	strb	r3, [r7, #31]
          goto error;
 8009308:	e026      	b.n	8009358 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800930e:	b29b      	uxth	r3, r3
 8009310:	2b00      	cmp	r3, #0
 8009312:	d1cd      	bne.n	80092b0 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009314:	69ba      	ldr	r2, [r7, #24]
 8009316:	6839      	ldr	r1, [r7, #0]
 8009318:	68f8      	ldr	r0, [r7, #12]
 800931a:	f000 fbcb 	bl	8009ab4 <SPI_EndRxTxTransaction>
 800931e:	4603      	mov	r3, r0
 8009320:	2b00      	cmp	r3, #0
 8009322:	d002      	beq.n	800932a <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	2220      	movs	r2, #32
 8009328:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	689b      	ldr	r3, [r3, #8]
 800932e:	2b00      	cmp	r3, #0
 8009330:	d10a      	bne.n	8009348 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009332:	2300      	movs	r3, #0
 8009334:	613b      	str	r3, [r7, #16]
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	68db      	ldr	r3, [r3, #12]
 800933c:	613b      	str	r3, [r7, #16]
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	689b      	ldr	r3, [r3, #8]
 8009344:	613b      	str	r3, [r7, #16]
 8009346:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800934c:	2b00      	cmp	r3, #0
 800934e:	d002      	beq.n	8009356 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8009350:	2301      	movs	r3, #1
 8009352:	77fb      	strb	r3, [r7, #31]
 8009354:	e000      	b.n	8009358 <HAL_SPI_Transmit+0x25e>
  }

error:
 8009356:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	2201      	movs	r2, #1
 800935c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	2200      	movs	r2, #0
 8009364:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8009368:	7ffb      	ldrb	r3, [r7, #31]
}
 800936a:	4618      	mov	r0, r3
 800936c:	3720      	adds	r7, #32
 800936e:	46bd      	mov	sp, r7
 8009370:	bd80      	pop	{r7, pc}

08009372 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009372:	b580      	push	{r7, lr}
 8009374:	b088      	sub	sp, #32
 8009376:	af02      	add	r7, sp, #8
 8009378:	60f8      	str	r0, [r7, #12]
 800937a:	60b9      	str	r1, [r7, #8]
 800937c:	603b      	str	r3, [r7, #0]
 800937e:	4613      	mov	r3, r2
 8009380:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009382:	2300      	movs	r3, #0
 8009384:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	685b      	ldr	r3, [r3, #4]
 800938a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800938e:	d112      	bne.n	80093b6 <HAL_SPI_Receive+0x44>
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	689b      	ldr	r3, [r3, #8]
 8009394:	2b00      	cmp	r3, #0
 8009396:	d10e      	bne.n	80093b6 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	2204      	movs	r2, #4
 800939c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80093a0:	88fa      	ldrh	r2, [r7, #6]
 80093a2:	683b      	ldr	r3, [r7, #0]
 80093a4:	9300      	str	r3, [sp, #0]
 80093a6:	4613      	mov	r3, r2
 80093a8:	68ba      	ldr	r2, [r7, #8]
 80093aa:	68b9      	ldr	r1, [r7, #8]
 80093ac:	68f8      	ldr	r0, [r7, #12]
 80093ae:	f000 f8f1 	bl	8009594 <HAL_SPI_TransmitReceive>
 80093b2:	4603      	mov	r3, r0
 80093b4:	e0ea      	b.n	800958c <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80093bc:	2b01      	cmp	r3, #1
 80093be:	d101      	bne.n	80093c4 <HAL_SPI_Receive+0x52>
 80093c0:	2302      	movs	r3, #2
 80093c2:	e0e3      	b.n	800958c <HAL_SPI_Receive+0x21a>
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	2201      	movs	r2, #1
 80093c8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80093cc:	f7fc f9c0 	bl	8005750 <HAL_GetTick>
 80093d0:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80093d8:	b2db      	uxtb	r3, r3
 80093da:	2b01      	cmp	r3, #1
 80093dc:	d002      	beq.n	80093e4 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80093de:	2302      	movs	r3, #2
 80093e0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80093e2:	e0ca      	b.n	800957a <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 80093e4:	68bb      	ldr	r3, [r7, #8]
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d002      	beq.n	80093f0 <HAL_SPI_Receive+0x7e>
 80093ea:	88fb      	ldrh	r3, [r7, #6]
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d102      	bne.n	80093f6 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80093f0:	2301      	movs	r3, #1
 80093f2:	75fb      	strb	r3, [r7, #23]
    goto error;
 80093f4:	e0c1      	b.n	800957a <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	2204      	movs	r2, #4
 80093fa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	2200      	movs	r2, #0
 8009402:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	68ba      	ldr	r2, [r7, #8]
 8009408:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	88fa      	ldrh	r2, [r7, #6]
 800940e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	88fa      	ldrh	r2, [r7, #6]
 8009414:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	2200      	movs	r2, #0
 800941a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	2200      	movs	r2, #0
 8009420:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	2200      	movs	r2, #0
 8009426:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	2200      	movs	r2, #0
 800942c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	2200      	movs	r2, #0
 8009432:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	689b      	ldr	r3, [r3, #8]
 8009438:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800943c:	d10f      	bne.n	800945e <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	681a      	ldr	r2, [r3, #0]
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800944c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	681a      	ldr	r2, [r3, #0]
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800945c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009468:	2b40      	cmp	r3, #64	; 0x40
 800946a:	d007      	beq.n	800947c <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	681a      	ldr	r2, [r3, #0]
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800947a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	68db      	ldr	r3, [r3, #12]
 8009480:	2b00      	cmp	r3, #0
 8009482:	d162      	bne.n	800954a <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8009484:	e02e      	b.n	80094e4 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	689b      	ldr	r3, [r3, #8]
 800948c:	f003 0301 	and.w	r3, r3, #1
 8009490:	2b01      	cmp	r3, #1
 8009492:	d115      	bne.n	80094c0 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	f103 020c 	add.w	r2, r3, #12
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094a0:	7812      	ldrb	r2, [r2, #0]
 80094a2:	b2d2      	uxtb	r2, r2
 80094a4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094aa:	1c5a      	adds	r2, r3, #1
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80094b4:	b29b      	uxth	r3, r3
 80094b6:	3b01      	subs	r3, #1
 80094b8:	b29a      	uxth	r2, r3
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	87da      	strh	r2, [r3, #62]	; 0x3e
 80094be:	e011      	b.n	80094e4 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80094c0:	f7fc f946 	bl	8005750 <HAL_GetTick>
 80094c4:	4602      	mov	r2, r0
 80094c6:	693b      	ldr	r3, [r7, #16]
 80094c8:	1ad3      	subs	r3, r2, r3
 80094ca:	683a      	ldr	r2, [r7, #0]
 80094cc:	429a      	cmp	r2, r3
 80094ce:	d803      	bhi.n	80094d8 <HAL_SPI_Receive+0x166>
 80094d0:	683b      	ldr	r3, [r7, #0]
 80094d2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80094d6:	d102      	bne.n	80094de <HAL_SPI_Receive+0x16c>
 80094d8:	683b      	ldr	r3, [r7, #0]
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d102      	bne.n	80094e4 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 80094de:	2303      	movs	r3, #3
 80094e0:	75fb      	strb	r3, [r7, #23]
          goto error;
 80094e2:	e04a      	b.n	800957a <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80094e8:	b29b      	uxth	r3, r3
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d1cb      	bne.n	8009486 <HAL_SPI_Receive+0x114>
 80094ee:	e031      	b.n	8009554 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	689b      	ldr	r3, [r3, #8]
 80094f6:	f003 0301 	and.w	r3, r3, #1
 80094fa:	2b01      	cmp	r3, #1
 80094fc:	d113      	bne.n	8009526 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	68da      	ldr	r2, [r3, #12]
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009508:	b292      	uxth	r2, r2
 800950a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009510:	1c9a      	adds	r2, r3, #2
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800951a:	b29b      	uxth	r3, r3
 800951c:	3b01      	subs	r3, #1
 800951e:	b29a      	uxth	r2, r3
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009524:	e011      	b.n	800954a <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009526:	f7fc f913 	bl	8005750 <HAL_GetTick>
 800952a:	4602      	mov	r2, r0
 800952c:	693b      	ldr	r3, [r7, #16]
 800952e:	1ad3      	subs	r3, r2, r3
 8009530:	683a      	ldr	r2, [r7, #0]
 8009532:	429a      	cmp	r2, r3
 8009534:	d803      	bhi.n	800953e <HAL_SPI_Receive+0x1cc>
 8009536:	683b      	ldr	r3, [r7, #0]
 8009538:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800953c:	d102      	bne.n	8009544 <HAL_SPI_Receive+0x1d2>
 800953e:	683b      	ldr	r3, [r7, #0]
 8009540:	2b00      	cmp	r3, #0
 8009542:	d102      	bne.n	800954a <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8009544:	2303      	movs	r3, #3
 8009546:	75fb      	strb	r3, [r7, #23]
          goto error;
 8009548:	e017      	b.n	800957a <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800954e:	b29b      	uxth	r3, r3
 8009550:	2b00      	cmp	r3, #0
 8009552:	d1cd      	bne.n	80094f0 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009554:	693a      	ldr	r2, [r7, #16]
 8009556:	6839      	ldr	r1, [r7, #0]
 8009558:	68f8      	ldr	r0, [r7, #12]
 800955a:	f000 fa45 	bl	80099e8 <SPI_EndRxTransaction>
 800955e:	4603      	mov	r3, r0
 8009560:	2b00      	cmp	r3, #0
 8009562:	d002      	beq.n	800956a <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	2220      	movs	r2, #32
 8009568:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800956e:	2b00      	cmp	r3, #0
 8009570:	d002      	beq.n	8009578 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8009572:	2301      	movs	r3, #1
 8009574:	75fb      	strb	r3, [r7, #23]
 8009576:	e000      	b.n	800957a <HAL_SPI_Receive+0x208>
  }

error :
 8009578:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	2201      	movs	r2, #1
 800957e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	2200      	movs	r2, #0
 8009586:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800958a:	7dfb      	ldrb	r3, [r7, #23]
}
 800958c:	4618      	mov	r0, r3
 800958e:	3718      	adds	r7, #24
 8009590:	46bd      	mov	sp, r7
 8009592:	bd80      	pop	{r7, pc}

08009594 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8009594:	b580      	push	{r7, lr}
 8009596:	b08c      	sub	sp, #48	; 0x30
 8009598:	af00      	add	r7, sp, #0
 800959a:	60f8      	str	r0, [r7, #12]
 800959c:	60b9      	str	r1, [r7, #8]
 800959e:	607a      	str	r2, [r7, #4]
 80095a0:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80095a2:	2301      	movs	r3, #1
 80095a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80095a6:	2300      	movs	r3, #0
 80095a8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80095b2:	2b01      	cmp	r3, #1
 80095b4:	d101      	bne.n	80095ba <HAL_SPI_TransmitReceive+0x26>
 80095b6:	2302      	movs	r3, #2
 80095b8:	e18a      	b.n	80098d0 <HAL_SPI_TransmitReceive+0x33c>
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	2201      	movs	r2, #1
 80095be:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80095c2:	f7fc f8c5 	bl	8005750 <HAL_GetTick>
 80095c6:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80095ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	685b      	ldr	r3, [r3, #4]
 80095d6:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80095d8:	887b      	ldrh	r3, [r7, #2]
 80095da:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80095dc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80095e0:	2b01      	cmp	r3, #1
 80095e2:	d00f      	beq.n	8009604 <HAL_SPI_TransmitReceive+0x70>
 80095e4:	69fb      	ldr	r3, [r7, #28]
 80095e6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80095ea:	d107      	bne.n	80095fc <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	689b      	ldr	r3, [r3, #8]
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	d103      	bne.n	80095fc <HAL_SPI_TransmitReceive+0x68>
 80095f4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80095f8:	2b04      	cmp	r3, #4
 80095fa:	d003      	beq.n	8009604 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80095fc:	2302      	movs	r3, #2
 80095fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8009602:	e15b      	b.n	80098bc <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009604:	68bb      	ldr	r3, [r7, #8]
 8009606:	2b00      	cmp	r3, #0
 8009608:	d005      	beq.n	8009616 <HAL_SPI_TransmitReceive+0x82>
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	2b00      	cmp	r3, #0
 800960e:	d002      	beq.n	8009616 <HAL_SPI_TransmitReceive+0x82>
 8009610:	887b      	ldrh	r3, [r7, #2]
 8009612:	2b00      	cmp	r3, #0
 8009614:	d103      	bne.n	800961e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8009616:	2301      	movs	r3, #1
 8009618:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800961c:	e14e      	b.n	80098bc <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009624:	b2db      	uxtb	r3, r3
 8009626:	2b04      	cmp	r3, #4
 8009628:	d003      	beq.n	8009632 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	2205      	movs	r2, #5
 800962e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	2200      	movs	r2, #0
 8009636:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	687a      	ldr	r2, [r7, #4]
 800963c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	887a      	ldrh	r2, [r7, #2]
 8009642:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	887a      	ldrh	r2, [r7, #2]
 8009648:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	68ba      	ldr	r2, [r7, #8]
 800964e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	887a      	ldrh	r2, [r7, #2]
 8009654:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	887a      	ldrh	r2, [r7, #2]
 800965a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	2200      	movs	r2, #0
 8009660:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	2200      	movs	r2, #0
 8009666:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009672:	2b40      	cmp	r3, #64	; 0x40
 8009674:	d007      	beq.n	8009686 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	681a      	ldr	r2, [r3, #0]
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009684:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	68db      	ldr	r3, [r3, #12]
 800968a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800968e:	d178      	bne.n	8009782 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	685b      	ldr	r3, [r3, #4]
 8009694:	2b00      	cmp	r3, #0
 8009696:	d002      	beq.n	800969e <HAL_SPI_TransmitReceive+0x10a>
 8009698:	8b7b      	ldrh	r3, [r7, #26]
 800969a:	2b01      	cmp	r3, #1
 800969c:	d166      	bne.n	800976c <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80096a2:	881a      	ldrh	r2, [r3, #0]
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80096ae:	1c9a      	adds	r2, r3, #2
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80096b8:	b29b      	uxth	r3, r3
 80096ba:	3b01      	subs	r3, #1
 80096bc:	b29a      	uxth	r2, r3
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80096c2:	e053      	b.n	800976c <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	689b      	ldr	r3, [r3, #8]
 80096ca:	f003 0302 	and.w	r3, r3, #2
 80096ce:	2b02      	cmp	r3, #2
 80096d0:	d11b      	bne.n	800970a <HAL_SPI_TransmitReceive+0x176>
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80096d6:	b29b      	uxth	r3, r3
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d016      	beq.n	800970a <HAL_SPI_TransmitReceive+0x176>
 80096dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80096de:	2b01      	cmp	r3, #1
 80096e0:	d113      	bne.n	800970a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80096e6:	881a      	ldrh	r2, [r3, #0]
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80096f2:	1c9a      	adds	r2, r3, #2
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80096fc:	b29b      	uxth	r3, r3
 80096fe:	3b01      	subs	r3, #1
 8009700:	b29a      	uxth	r2, r3
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009706:	2300      	movs	r3, #0
 8009708:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	689b      	ldr	r3, [r3, #8]
 8009710:	f003 0301 	and.w	r3, r3, #1
 8009714:	2b01      	cmp	r3, #1
 8009716:	d119      	bne.n	800974c <HAL_SPI_TransmitReceive+0x1b8>
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800971c:	b29b      	uxth	r3, r3
 800971e:	2b00      	cmp	r3, #0
 8009720:	d014      	beq.n	800974c <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	68da      	ldr	r2, [r3, #12]
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800972c:	b292      	uxth	r2, r2
 800972e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009734:	1c9a      	adds	r2, r3, #2
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800973e:	b29b      	uxth	r3, r3
 8009740:	3b01      	subs	r3, #1
 8009742:	b29a      	uxth	r2, r3
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009748:	2301      	movs	r3, #1
 800974a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800974c:	f7fc f800 	bl	8005750 <HAL_GetTick>
 8009750:	4602      	mov	r2, r0
 8009752:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009754:	1ad3      	subs	r3, r2, r3
 8009756:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009758:	429a      	cmp	r2, r3
 800975a:	d807      	bhi.n	800976c <HAL_SPI_TransmitReceive+0x1d8>
 800975c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800975e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009762:	d003      	beq.n	800976c <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8009764:	2303      	movs	r3, #3
 8009766:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800976a:	e0a7      	b.n	80098bc <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009770:	b29b      	uxth	r3, r3
 8009772:	2b00      	cmp	r3, #0
 8009774:	d1a6      	bne.n	80096c4 <HAL_SPI_TransmitReceive+0x130>
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800977a:	b29b      	uxth	r3, r3
 800977c:	2b00      	cmp	r3, #0
 800977e:	d1a1      	bne.n	80096c4 <HAL_SPI_TransmitReceive+0x130>
 8009780:	e07c      	b.n	800987c <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	685b      	ldr	r3, [r3, #4]
 8009786:	2b00      	cmp	r3, #0
 8009788:	d002      	beq.n	8009790 <HAL_SPI_TransmitReceive+0x1fc>
 800978a:	8b7b      	ldrh	r3, [r7, #26]
 800978c:	2b01      	cmp	r3, #1
 800978e:	d16b      	bne.n	8009868 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	330c      	adds	r3, #12
 800979a:	7812      	ldrb	r2, [r2, #0]
 800979c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80097a2:	1c5a      	adds	r2, r3, #1
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80097ac:	b29b      	uxth	r3, r3
 80097ae:	3b01      	subs	r3, #1
 80097b0:	b29a      	uxth	r2, r3
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80097b6:	e057      	b.n	8009868 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	689b      	ldr	r3, [r3, #8]
 80097be:	f003 0302 	and.w	r3, r3, #2
 80097c2:	2b02      	cmp	r3, #2
 80097c4:	d11c      	bne.n	8009800 <HAL_SPI_TransmitReceive+0x26c>
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80097ca:	b29b      	uxth	r3, r3
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d017      	beq.n	8009800 <HAL_SPI_TransmitReceive+0x26c>
 80097d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80097d2:	2b01      	cmp	r3, #1
 80097d4:	d114      	bne.n	8009800 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	330c      	adds	r3, #12
 80097e0:	7812      	ldrb	r2, [r2, #0]
 80097e2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80097e8:	1c5a      	adds	r2, r3, #1
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80097ee:	68fb      	ldr	r3, [r7, #12]
 80097f0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80097f2:	b29b      	uxth	r3, r3
 80097f4:	3b01      	subs	r3, #1
 80097f6:	b29a      	uxth	r2, r3
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80097fc:	2300      	movs	r3, #0
 80097fe:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	689b      	ldr	r3, [r3, #8]
 8009806:	f003 0301 	and.w	r3, r3, #1
 800980a:	2b01      	cmp	r3, #1
 800980c:	d119      	bne.n	8009842 <HAL_SPI_TransmitReceive+0x2ae>
 800980e:	68fb      	ldr	r3, [r7, #12]
 8009810:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009812:	b29b      	uxth	r3, r3
 8009814:	2b00      	cmp	r3, #0
 8009816:	d014      	beq.n	8009842 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	68da      	ldr	r2, [r3, #12]
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009822:	b2d2      	uxtb	r2, r2
 8009824:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800982a:	1c5a      	adds	r2, r3, #1
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009834:	b29b      	uxth	r3, r3
 8009836:	3b01      	subs	r3, #1
 8009838:	b29a      	uxth	r2, r3
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800983e:	2301      	movs	r3, #1
 8009840:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8009842:	f7fb ff85 	bl	8005750 <HAL_GetTick>
 8009846:	4602      	mov	r2, r0
 8009848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800984a:	1ad3      	subs	r3, r2, r3
 800984c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800984e:	429a      	cmp	r2, r3
 8009850:	d803      	bhi.n	800985a <HAL_SPI_TransmitReceive+0x2c6>
 8009852:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009854:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009858:	d102      	bne.n	8009860 <HAL_SPI_TransmitReceive+0x2cc>
 800985a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800985c:	2b00      	cmp	r3, #0
 800985e:	d103      	bne.n	8009868 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8009860:	2303      	movs	r3, #3
 8009862:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8009866:	e029      	b.n	80098bc <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800986c:	b29b      	uxth	r3, r3
 800986e:	2b00      	cmp	r3, #0
 8009870:	d1a2      	bne.n	80097b8 <HAL_SPI_TransmitReceive+0x224>
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009876:	b29b      	uxth	r3, r3
 8009878:	2b00      	cmp	r3, #0
 800987a:	d19d      	bne.n	80097b8 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800987c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800987e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009880:	68f8      	ldr	r0, [r7, #12]
 8009882:	f000 f917 	bl	8009ab4 <SPI_EndRxTxTransaction>
 8009886:	4603      	mov	r3, r0
 8009888:	2b00      	cmp	r3, #0
 800988a:	d006      	beq.n	800989a <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800988c:	2301      	movs	r3, #1
 800988e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	2220      	movs	r2, #32
 8009896:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8009898:	e010      	b.n	80098bc <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	689b      	ldr	r3, [r3, #8]
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d10b      	bne.n	80098ba <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80098a2:	2300      	movs	r3, #0
 80098a4:	617b      	str	r3, [r7, #20]
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	68db      	ldr	r3, [r3, #12]
 80098ac:	617b      	str	r3, [r7, #20]
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	689b      	ldr	r3, [r3, #8]
 80098b4:	617b      	str	r3, [r7, #20]
 80098b6:	697b      	ldr	r3, [r7, #20]
 80098b8:	e000      	b.n	80098bc <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80098ba:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	2201      	movs	r2, #1
 80098c0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	2200      	movs	r2, #0
 80098c8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80098cc:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80098d0:	4618      	mov	r0, r3
 80098d2:	3730      	adds	r7, #48	; 0x30
 80098d4:	46bd      	mov	sp, r7
 80098d6:	bd80      	pop	{r7, pc}

080098d8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80098d8:	b580      	push	{r7, lr}
 80098da:	b088      	sub	sp, #32
 80098dc:	af00      	add	r7, sp, #0
 80098de:	60f8      	str	r0, [r7, #12]
 80098e0:	60b9      	str	r1, [r7, #8]
 80098e2:	603b      	str	r3, [r7, #0]
 80098e4:	4613      	mov	r3, r2
 80098e6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80098e8:	f7fb ff32 	bl	8005750 <HAL_GetTick>
 80098ec:	4602      	mov	r2, r0
 80098ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80098f0:	1a9b      	subs	r3, r3, r2
 80098f2:	683a      	ldr	r2, [r7, #0]
 80098f4:	4413      	add	r3, r2
 80098f6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80098f8:	f7fb ff2a 	bl	8005750 <HAL_GetTick>
 80098fc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80098fe:	4b39      	ldr	r3, [pc, #228]	; (80099e4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	015b      	lsls	r3, r3, #5
 8009904:	0d1b      	lsrs	r3, r3, #20
 8009906:	69fa      	ldr	r2, [r7, #28]
 8009908:	fb02 f303 	mul.w	r3, r2, r3
 800990c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800990e:	e054      	b.n	80099ba <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009910:	683b      	ldr	r3, [r7, #0]
 8009912:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009916:	d050      	beq.n	80099ba <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009918:	f7fb ff1a 	bl	8005750 <HAL_GetTick>
 800991c:	4602      	mov	r2, r0
 800991e:	69bb      	ldr	r3, [r7, #24]
 8009920:	1ad3      	subs	r3, r2, r3
 8009922:	69fa      	ldr	r2, [r7, #28]
 8009924:	429a      	cmp	r2, r3
 8009926:	d902      	bls.n	800992e <SPI_WaitFlagStateUntilTimeout+0x56>
 8009928:	69fb      	ldr	r3, [r7, #28]
 800992a:	2b00      	cmp	r3, #0
 800992c:	d13d      	bne.n	80099aa <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	685a      	ldr	r2, [r3, #4]
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800993c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800993e:	68fb      	ldr	r3, [r7, #12]
 8009940:	685b      	ldr	r3, [r3, #4]
 8009942:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009946:	d111      	bne.n	800996c <SPI_WaitFlagStateUntilTimeout+0x94>
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	689b      	ldr	r3, [r3, #8]
 800994c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009950:	d004      	beq.n	800995c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009952:	68fb      	ldr	r3, [r7, #12]
 8009954:	689b      	ldr	r3, [r3, #8]
 8009956:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800995a:	d107      	bne.n	800996c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	681a      	ldr	r2, [r3, #0]
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800996a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009970:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009974:	d10f      	bne.n	8009996 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8009976:	68fb      	ldr	r3, [r7, #12]
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	681a      	ldr	r2, [r3, #0]
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009984:	601a      	str	r2, [r3, #0]
 8009986:	68fb      	ldr	r3, [r7, #12]
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	681a      	ldr	r2, [r3, #0]
 800998c:	68fb      	ldr	r3, [r7, #12]
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009994:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	2201      	movs	r2, #1
 800999a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	2200      	movs	r2, #0
 80099a2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80099a6:	2303      	movs	r3, #3
 80099a8:	e017      	b.n	80099da <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80099aa:	697b      	ldr	r3, [r7, #20]
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d101      	bne.n	80099b4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80099b0:	2300      	movs	r3, #0
 80099b2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80099b4:	697b      	ldr	r3, [r7, #20]
 80099b6:	3b01      	subs	r3, #1
 80099b8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80099ba:	68fb      	ldr	r3, [r7, #12]
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	689a      	ldr	r2, [r3, #8]
 80099c0:	68bb      	ldr	r3, [r7, #8]
 80099c2:	4013      	ands	r3, r2
 80099c4:	68ba      	ldr	r2, [r7, #8]
 80099c6:	429a      	cmp	r2, r3
 80099c8:	bf0c      	ite	eq
 80099ca:	2301      	moveq	r3, #1
 80099cc:	2300      	movne	r3, #0
 80099ce:	b2db      	uxtb	r3, r3
 80099d0:	461a      	mov	r2, r3
 80099d2:	79fb      	ldrb	r3, [r7, #7]
 80099d4:	429a      	cmp	r2, r3
 80099d6:	d19b      	bne.n	8009910 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80099d8:	2300      	movs	r3, #0
}
 80099da:	4618      	mov	r0, r3
 80099dc:	3720      	adds	r7, #32
 80099de:	46bd      	mov	sp, r7
 80099e0:	bd80      	pop	{r7, pc}
 80099e2:	bf00      	nop
 80099e4:	20000018 	.word	0x20000018

080099e8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80099e8:	b580      	push	{r7, lr}
 80099ea:	b086      	sub	sp, #24
 80099ec:	af02      	add	r7, sp, #8
 80099ee:	60f8      	str	r0, [r7, #12]
 80099f0:	60b9      	str	r1, [r7, #8]
 80099f2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	685b      	ldr	r3, [r3, #4]
 80099f8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80099fc:	d111      	bne.n	8009a22 <SPI_EndRxTransaction+0x3a>
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	689b      	ldr	r3, [r3, #8]
 8009a02:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009a06:	d004      	beq.n	8009a12 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	689b      	ldr	r3, [r3, #8]
 8009a0c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009a10:	d107      	bne.n	8009a22 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	681a      	ldr	r2, [r3, #0]
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009a20:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	685b      	ldr	r3, [r3, #4]
 8009a26:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009a2a:	d12a      	bne.n	8009a82 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	689b      	ldr	r3, [r3, #8]
 8009a30:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009a34:	d012      	beq.n	8009a5c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	9300      	str	r3, [sp, #0]
 8009a3a:	68bb      	ldr	r3, [r7, #8]
 8009a3c:	2200      	movs	r2, #0
 8009a3e:	2180      	movs	r1, #128	; 0x80
 8009a40:	68f8      	ldr	r0, [r7, #12]
 8009a42:	f7ff ff49 	bl	80098d8 <SPI_WaitFlagStateUntilTimeout>
 8009a46:	4603      	mov	r3, r0
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d02d      	beq.n	8009aa8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009a50:	f043 0220 	orr.w	r2, r3, #32
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8009a58:	2303      	movs	r3, #3
 8009a5a:	e026      	b.n	8009aaa <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	9300      	str	r3, [sp, #0]
 8009a60:	68bb      	ldr	r3, [r7, #8]
 8009a62:	2200      	movs	r2, #0
 8009a64:	2101      	movs	r1, #1
 8009a66:	68f8      	ldr	r0, [r7, #12]
 8009a68:	f7ff ff36 	bl	80098d8 <SPI_WaitFlagStateUntilTimeout>
 8009a6c:	4603      	mov	r3, r0
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d01a      	beq.n	8009aa8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009a72:	68fb      	ldr	r3, [r7, #12]
 8009a74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009a76:	f043 0220 	orr.w	r2, r3, #32
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8009a7e:	2303      	movs	r3, #3
 8009a80:	e013      	b.n	8009aaa <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	9300      	str	r3, [sp, #0]
 8009a86:	68bb      	ldr	r3, [r7, #8]
 8009a88:	2200      	movs	r2, #0
 8009a8a:	2101      	movs	r1, #1
 8009a8c:	68f8      	ldr	r0, [r7, #12]
 8009a8e:	f7ff ff23 	bl	80098d8 <SPI_WaitFlagStateUntilTimeout>
 8009a92:	4603      	mov	r3, r0
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d007      	beq.n	8009aa8 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009a98:	68fb      	ldr	r3, [r7, #12]
 8009a9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009a9c:	f043 0220 	orr.w	r2, r3, #32
 8009aa0:	68fb      	ldr	r3, [r7, #12]
 8009aa2:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8009aa4:	2303      	movs	r3, #3
 8009aa6:	e000      	b.n	8009aaa <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8009aa8:	2300      	movs	r3, #0
}
 8009aaa:	4618      	mov	r0, r3
 8009aac:	3710      	adds	r7, #16
 8009aae:	46bd      	mov	sp, r7
 8009ab0:	bd80      	pop	{r7, pc}
	...

08009ab4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009ab4:	b580      	push	{r7, lr}
 8009ab6:	b088      	sub	sp, #32
 8009ab8:	af02      	add	r7, sp, #8
 8009aba:	60f8      	str	r0, [r7, #12]
 8009abc:	60b9      	str	r1, [r7, #8]
 8009abe:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8009ac0:	4b1b      	ldr	r3, [pc, #108]	; (8009b30 <SPI_EndRxTxTransaction+0x7c>)
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	4a1b      	ldr	r2, [pc, #108]	; (8009b34 <SPI_EndRxTxTransaction+0x80>)
 8009ac6:	fba2 2303 	umull	r2, r3, r2, r3
 8009aca:	0d5b      	lsrs	r3, r3, #21
 8009acc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009ad0:	fb02 f303 	mul.w	r3, r2, r3
 8009ad4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	685b      	ldr	r3, [r3, #4]
 8009ada:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009ade:	d112      	bne.n	8009b06 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	9300      	str	r3, [sp, #0]
 8009ae4:	68bb      	ldr	r3, [r7, #8]
 8009ae6:	2200      	movs	r2, #0
 8009ae8:	2180      	movs	r1, #128	; 0x80
 8009aea:	68f8      	ldr	r0, [r7, #12]
 8009aec:	f7ff fef4 	bl	80098d8 <SPI_WaitFlagStateUntilTimeout>
 8009af0:	4603      	mov	r3, r0
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	d016      	beq.n	8009b24 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009afa:	f043 0220 	orr.w	r2, r3, #32
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8009b02:	2303      	movs	r3, #3
 8009b04:	e00f      	b.n	8009b26 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8009b06:	697b      	ldr	r3, [r7, #20]
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	d00a      	beq.n	8009b22 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8009b0c:	697b      	ldr	r3, [r7, #20]
 8009b0e:	3b01      	subs	r3, #1
 8009b10:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	689b      	ldr	r3, [r3, #8]
 8009b18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009b1c:	2b80      	cmp	r3, #128	; 0x80
 8009b1e:	d0f2      	beq.n	8009b06 <SPI_EndRxTxTransaction+0x52>
 8009b20:	e000      	b.n	8009b24 <SPI_EndRxTxTransaction+0x70>
        break;
 8009b22:	bf00      	nop
  }

  return HAL_OK;
 8009b24:	2300      	movs	r3, #0
}
 8009b26:	4618      	mov	r0, r3
 8009b28:	3718      	adds	r7, #24
 8009b2a:	46bd      	mov	sp, r7
 8009b2c:	bd80      	pop	{r7, pc}
 8009b2e:	bf00      	nop
 8009b30:	20000018 	.word	0x20000018
 8009b34:	165e9f81 	.word	0x165e9f81

08009b38 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009b38:	b580      	push	{r7, lr}
 8009b3a:	b082      	sub	sp, #8
 8009b3c:	af00      	add	r7, sp, #0
 8009b3e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d101      	bne.n	8009b4a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009b46:	2301      	movs	r3, #1
 8009b48:	e041      	b.n	8009bce <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009b50:	b2db      	uxtb	r3, r3
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d106      	bne.n	8009b64 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	2200      	movs	r2, #0
 8009b5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009b5e:	6878      	ldr	r0, [r7, #4]
 8009b60:	f7fb fb86 	bl	8005270 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	2202      	movs	r2, #2
 8009b68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	681a      	ldr	r2, [r3, #0]
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	3304      	adds	r3, #4
 8009b74:	4619      	mov	r1, r3
 8009b76:	4610      	mov	r0, r2
 8009b78:	f000 fac0 	bl	800a0fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	2201      	movs	r2, #1
 8009b80:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	2201      	movs	r2, #1
 8009b88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	2201      	movs	r2, #1
 8009b90:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	2201      	movs	r2, #1
 8009b98:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	2201      	movs	r2, #1
 8009ba0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	2201      	movs	r2, #1
 8009ba8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	2201      	movs	r2, #1
 8009bb0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	2201      	movs	r2, #1
 8009bb8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	2201      	movs	r2, #1
 8009bc0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	2201      	movs	r2, #1
 8009bc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009bcc:	2300      	movs	r3, #0
}
 8009bce:	4618      	mov	r0, r3
 8009bd0:	3708      	adds	r7, #8
 8009bd2:	46bd      	mov	sp, r7
 8009bd4:	bd80      	pop	{r7, pc}

08009bd6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009bd6:	b580      	push	{r7, lr}
 8009bd8:	b082      	sub	sp, #8
 8009bda:	af00      	add	r7, sp, #0
 8009bdc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d101      	bne.n	8009be8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009be4:	2301      	movs	r3, #1
 8009be6:	e041      	b.n	8009c6c <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009bee:	b2db      	uxtb	r3, r3
 8009bf0:	2b00      	cmp	r3, #0
 8009bf2:	d106      	bne.n	8009c02 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	2200      	movs	r2, #0
 8009bf8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009bfc:	6878      	ldr	r0, [r7, #4]
 8009bfe:	f000 f839 	bl	8009c74 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	2202      	movs	r2, #2
 8009c06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	681a      	ldr	r2, [r3, #0]
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	3304      	adds	r3, #4
 8009c12:	4619      	mov	r1, r3
 8009c14:	4610      	mov	r0, r2
 8009c16:	f000 fa71 	bl	800a0fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	2201      	movs	r2, #1
 8009c1e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	2201      	movs	r2, #1
 8009c26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	2201      	movs	r2, #1
 8009c2e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	2201      	movs	r2, #1
 8009c36:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	2201      	movs	r2, #1
 8009c3e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	2201      	movs	r2, #1
 8009c46:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	2201      	movs	r2, #1
 8009c4e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	2201      	movs	r2, #1
 8009c56:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	2201      	movs	r2, #1
 8009c5e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	2201      	movs	r2, #1
 8009c66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009c6a:	2300      	movs	r3, #0
}
 8009c6c:	4618      	mov	r0, r3
 8009c6e:	3708      	adds	r7, #8
 8009c70:	46bd      	mov	sp, r7
 8009c72:	bd80      	pop	{r7, pc}

08009c74 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8009c74:	b480      	push	{r7}
 8009c76:	b083      	sub	sp, #12
 8009c78:	af00      	add	r7, sp, #0
 8009c7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8009c7c:	bf00      	nop
 8009c7e:	370c      	adds	r7, #12
 8009c80:	46bd      	mov	sp, r7
 8009c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c86:	4770      	bx	lr

08009c88 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009c88:	b580      	push	{r7, lr}
 8009c8a:	b084      	sub	sp, #16
 8009c8c:	af00      	add	r7, sp, #0
 8009c8e:	6078      	str	r0, [r7, #4]
 8009c90:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009c92:	683b      	ldr	r3, [r7, #0]
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d109      	bne.n	8009cac <HAL_TIM_PWM_Start+0x24>
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009c9e:	b2db      	uxtb	r3, r3
 8009ca0:	2b01      	cmp	r3, #1
 8009ca2:	bf14      	ite	ne
 8009ca4:	2301      	movne	r3, #1
 8009ca6:	2300      	moveq	r3, #0
 8009ca8:	b2db      	uxtb	r3, r3
 8009caa:	e022      	b.n	8009cf2 <HAL_TIM_PWM_Start+0x6a>
 8009cac:	683b      	ldr	r3, [r7, #0]
 8009cae:	2b04      	cmp	r3, #4
 8009cb0:	d109      	bne.n	8009cc6 <HAL_TIM_PWM_Start+0x3e>
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8009cb8:	b2db      	uxtb	r3, r3
 8009cba:	2b01      	cmp	r3, #1
 8009cbc:	bf14      	ite	ne
 8009cbe:	2301      	movne	r3, #1
 8009cc0:	2300      	moveq	r3, #0
 8009cc2:	b2db      	uxtb	r3, r3
 8009cc4:	e015      	b.n	8009cf2 <HAL_TIM_PWM_Start+0x6a>
 8009cc6:	683b      	ldr	r3, [r7, #0]
 8009cc8:	2b08      	cmp	r3, #8
 8009cca:	d109      	bne.n	8009ce0 <HAL_TIM_PWM_Start+0x58>
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009cd2:	b2db      	uxtb	r3, r3
 8009cd4:	2b01      	cmp	r3, #1
 8009cd6:	bf14      	ite	ne
 8009cd8:	2301      	movne	r3, #1
 8009cda:	2300      	moveq	r3, #0
 8009cdc:	b2db      	uxtb	r3, r3
 8009cde:	e008      	b.n	8009cf2 <HAL_TIM_PWM_Start+0x6a>
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009ce6:	b2db      	uxtb	r3, r3
 8009ce8:	2b01      	cmp	r3, #1
 8009cea:	bf14      	ite	ne
 8009cec:	2301      	movne	r3, #1
 8009cee:	2300      	moveq	r3, #0
 8009cf0:	b2db      	uxtb	r3, r3
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d001      	beq.n	8009cfa <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8009cf6:	2301      	movs	r3, #1
 8009cf8:	e068      	b.n	8009dcc <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009cfa:	683b      	ldr	r3, [r7, #0]
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	d104      	bne.n	8009d0a <HAL_TIM_PWM_Start+0x82>
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	2202      	movs	r2, #2
 8009d04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009d08:	e013      	b.n	8009d32 <HAL_TIM_PWM_Start+0xaa>
 8009d0a:	683b      	ldr	r3, [r7, #0]
 8009d0c:	2b04      	cmp	r3, #4
 8009d0e:	d104      	bne.n	8009d1a <HAL_TIM_PWM_Start+0x92>
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	2202      	movs	r2, #2
 8009d14:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009d18:	e00b      	b.n	8009d32 <HAL_TIM_PWM_Start+0xaa>
 8009d1a:	683b      	ldr	r3, [r7, #0]
 8009d1c:	2b08      	cmp	r3, #8
 8009d1e:	d104      	bne.n	8009d2a <HAL_TIM_PWM_Start+0xa2>
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	2202      	movs	r2, #2
 8009d24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009d28:	e003      	b.n	8009d32 <HAL_TIM_PWM_Start+0xaa>
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	2202      	movs	r2, #2
 8009d2e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	2201      	movs	r2, #1
 8009d38:	6839      	ldr	r1, [r7, #0]
 8009d3a:	4618      	mov	r0, r3
 8009d3c:	f000 fc84 	bl	800a648 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	4a23      	ldr	r2, [pc, #140]	; (8009dd4 <HAL_TIM_PWM_Start+0x14c>)
 8009d46:	4293      	cmp	r3, r2
 8009d48:	d107      	bne.n	8009d5a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009d58:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	4a1d      	ldr	r2, [pc, #116]	; (8009dd4 <HAL_TIM_PWM_Start+0x14c>)
 8009d60:	4293      	cmp	r3, r2
 8009d62:	d018      	beq.n	8009d96 <HAL_TIM_PWM_Start+0x10e>
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009d6c:	d013      	beq.n	8009d96 <HAL_TIM_PWM_Start+0x10e>
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	4a19      	ldr	r2, [pc, #100]	; (8009dd8 <HAL_TIM_PWM_Start+0x150>)
 8009d74:	4293      	cmp	r3, r2
 8009d76:	d00e      	beq.n	8009d96 <HAL_TIM_PWM_Start+0x10e>
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	4a17      	ldr	r2, [pc, #92]	; (8009ddc <HAL_TIM_PWM_Start+0x154>)
 8009d7e:	4293      	cmp	r3, r2
 8009d80:	d009      	beq.n	8009d96 <HAL_TIM_PWM_Start+0x10e>
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	4a16      	ldr	r2, [pc, #88]	; (8009de0 <HAL_TIM_PWM_Start+0x158>)
 8009d88:	4293      	cmp	r3, r2
 8009d8a:	d004      	beq.n	8009d96 <HAL_TIM_PWM_Start+0x10e>
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	4a14      	ldr	r2, [pc, #80]	; (8009de4 <HAL_TIM_PWM_Start+0x15c>)
 8009d92:	4293      	cmp	r3, r2
 8009d94:	d111      	bne.n	8009dba <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	689b      	ldr	r3, [r3, #8]
 8009d9c:	f003 0307 	and.w	r3, r3, #7
 8009da0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	2b06      	cmp	r3, #6
 8009da6:	d010      	beq.n	8009dca <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	681a      	ldr	r2, [r3, #0]
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	f042 0201 	orr.w	r2, r2, #1
 8009db6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009db8:	e007      	b.n	8009dca <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	681a      	ldr	r2, [r3, #0]
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	f042 0201 	orr.w	r2, r2, #1
 8009dc8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009dca:	2300      	movs	r3, #0
}
 8009dcc:	4618      	mov	r0, r3
 8009dce:	3710      	adds	r7, #16
 8009dd0:	46bd      	mov	sp, r7
 8009dd2:	bd80      	pop	{r7, pc}
 8009dd4:	40010000 	.word	0x40010000
 8009dd8:	40000400 	.word	0x40000400
 8009ddc:	40000800 	.word	0x40000800
 8009de0:	40000c00 	.word	0x40000c00
 8009de4:	40014000 	.word	0x40014000

08009de8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009de8:	b580      	push	{r7, lr}
 8009dea:	b086      	sub	sp, #24
 8009dec:	af00      	add	r7, sp, #0
 8009dee:	60f8      	str	r0, [r7, #12]
 8009df0:	60b9      	str	r1, [r7, #8]
 8009df2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009df4:	2300      	movs	r3, #0
 8009df6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009dfe:	2b01      	cmp	r3, #1
 8009e00:	d101      	bne.n	8009e06 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009e02:	2302      	movs	r3, #2
 8009e04:	e0ae      	b.n	8009f64 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	2201      	movs	r2, #1
 8009e0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	2b0c      	cmp	r3, #12
 8009e12:	f200 809f 	bhi.w	8009f54 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8009e16:	a201      	add	r2, pc, #4	; (adr r2, 8009e1c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009e18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e1c:	08009e51 	.word	0x08009e51
 8009e20:	08009f55 	.word	0x08009f55
 8009e24:	08009f55 	.word	0x08009f55
 8009e28:	08009f55 	.word	0x08009f55
 8009e2c:	08009e91 	.word	0x08009e91
 8009e30:	08009f55 	.word	0x08009f55
 8009e34:	08009f55 	.word	0x08009f55
 8009e38:	08009f55 	.word	0x08009f55
 8009e3c:	08009ed3 	.word	0x08009ed3
 8009e40:	08009f55 	.word	0x08009f55
 8009e44:	08009f55 	.word	0x08009f55
 8009e48:	08009f55 	.word	0x08009f55
 8009e4c:	08009f13 	.word	0x08009f13
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009e50:	68fb      	ldr	r3, [r7, #12]
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	68b9      	ldr	r1, [r7, #8]
 8009e56:	4618      	mov	r0, r3
 8009e58:	f000 f9d0 	bl	800a1fc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	699a      	ldr	r2, [r3, #24]
 8009e62:	68fb      	ldr	r3, [r7, #12]
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	f042 0208 	orr.w	r2, r2, #8
 8009e6a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	699a      	ldr	r2, [r3, #24]
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	f022 0204 	bic.w	r2, r2, #4
 8009e7a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	6999      	ldr	r1, [r3, #24]
 8009e82:	68bb      	ldr	r3, [r7, #8]
 8009e84:	691a      	ldr	r2, [r3, #16]
 8009e86:	68fb      	ldr	r3, [r7, #12]
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	430a      	orrs	r2, r1
 8009e8c:	619a      	str	r2, [r3, #24]
      break;
 8009e8e:	e064      	b.n	8009f5a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	68b9      	ldr	r1, [r7, #8]
 8009e96:	4618      	mov	r0, r3
 8009e98:	f000 fa16 	bl	800a2c8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	699a      	ldr	r2, [r3, #24]
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009eaa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	699a      	ldr	r2, [r3, #24]
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009eba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	6999      	ldr	r1, [r3, #24]
 8009ec2:	68bb      	ldr	r3, [r7, #8]
 8009ec4:	691b      	ldr	r3, [r3, #16]
 8009ec6:	021a      	lsls	r2, r3, #8
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	430a      	orrs	r2, r1
 8009ece:	619a      	str	r2, [r3, #24]
      break;
 8009ed0:	e043      	b.n	8009f5a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	68b9      	ldr	r1, [r7, #8]
 8009ed8:	4618      	mov	r0, r3
 8009eda:	f000 fa61 	bl	800a3a0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009ede:	68fb      	ldr	r3, [r7, #12]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	69da      	ldr	r2, [r3, #28]
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	f042 0208 	orr.w	r2, r2, #8
 8009eec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	69da      	ldr	r2, [r3, #28]
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	f022 0204 	bic.w	r2, r2, #4
 8009efc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	69d9      	ldr	r1, [r3, #28]
 8009f04:	68bb      	ldr	r3, [r7, #8]
 8009f06:	691a      	ldr	r2, [r3, #16]
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	430a      	orrs	r2, r1
 8009f0e:	61da      	str	r2, [r3, #28]
      break;
 8009f10:	e023      	b.n	8009f5a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	68b9      	ldr	r1, [r7, #8]
 8009f18:	4618      	mov	r0, r3
 8009f1a:	f000 faab 	bl	800a474 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009f1e:	68fb      	ldr	r3, [r7, #12]
 8009f20:	681b      	ldr	r3, [r3, #0]
 8009f22:	69da      	ldr	r2, [r3, #28]
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009f2c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	69da      	ldr	r2, [r3, #28]
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009f3c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	69d9      	ldr	r1, [r3, #28]
 8009f44:	68bb      	ldr	r3, [r7, #8]
 8009f46:	691b      	ldr	r3, [r3, #16]
 8009f48:	021a      	lsls	r2, r3, #8
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	430a      	orrs	r2, r1
 8009f50:	61da      	str	r2, [r3, #28]
      break;
 8009f52:	e002      	b.n	8009f5a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8009f54:	2301      	movs	r3, #1
 8009f56:	75fb      	strb	r3, [r7, #23]
      break;
 8009f58:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009f5a:	68fb      	ldr	r3, [r7, #12]
 8009f5c:	2200      	movs	r2, #0
 8009f5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009f62:	7dfb      	ldrb	r3, [r7, #23]
}
 8009f64:	4618      	mov	r0, r3
 8009f66:	3718      	adds	r7, #24
 8009f68:	46bd      	mov	sp, r7
 8009f6a:	bd80      	pop	{r7, pc}

08009f6c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009f6c:	b580      	push	{r7, lr}
 8009f6e:	b084      	sub	sp, #16
 8009f70:	af00      	add	r7, sp, #0
 8009f72:	6078      	str	r0, [r7, #4]
 8009f74:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009f76:	2300      	movs	r3, #0
 8009f78:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009f80:	2b01      	cmp	r3, #1
 8009f82:	d101      	bne.n	8009f88 <HAL_TIM_ConfigClockSource+0x1c>
 8009f84:	2302      	movs	r3, #2
 8009f86:	e0b4      	b.n	800a0f2 <HAL_TIM_ConfigClockSource+0x186>
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	2201      	movs	r2, #1
 8009f8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	2202      	movs	r2, #2
 8009f94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	689b      	ldr	r3, [r3, #8]
 8009f9e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009fa0:	68bb      	ldr	r3, [r7, #8]
 8009fa2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8009fa6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009fa8:	68bb      	ldr	r3, [r7, #8]
 8009faa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009fae:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	68ba      	ldr	r2, [r7, #8]
 8009fb6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009fb8:	683b      	ldr	r3, [r7, #0]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009fc0:	d03e      	beq.n	800a040 <HAL_TIM_ConfigClockSource+0xd4>
 8009fc2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009fc6:	f200 8087 	bhi.w	800a0d8 <HAL_TIM_ConfigClockSource+0x16c>
 8009fca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009fce:	f000 8086 	beq.w	800a0de <HAL_TIM_ConfigClockSource+0x172>
 8009fd2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009fd6:	d87f      	bhi.n	800a0d8 <HAL_TIM_ConfigClockSource+0x16c>
 8009fd8:	2b70      	cmp	r3, #112	; 0x70
 8009fda:	d01a      	beq.n	800a012 <HAL_TIM_ConfigClockSource+0xa6>
 8009fdc:	2b70      	cmp	r3, #112	; 0x70
 8009fde:	d87b      	bhi.n	800a0d8 <HAL_TIM_ConfigClockSource+0x16c>
 8009fe0:	2b60      	cmp	r3, #96	; 0x60
 8009fe2:	d050      	beq.n	800a086 <HAL_TIM_ConfigClockSource+0x11a>
 8009fe4:	2b60      	cmp	r3, #96	; 0x60
 8009fe6:	d877      	bhi.n	800a0d8 <HAL_TIM_ConfigClockSource+0x16c>
 8009fe8:	2b50      	cmp	r3, #80	; 0x50
 8009fea:	d03c      	beq.n	800a066 <HAL_TIM_ConfigClockSource+0xfa>
 8009fec:	2b50      	cmp	r3, #80	; 0x50
 8009fee:	d873      	bhi.n	800a0d8 <HAL_TIM_ConfigClockSource+0x16c>
 8009ff0:	2b40      	cmp	r3, #64	; 0x40
 8009ff2:	d058      	beq.n	800a0a6 <HAL_TIM_ConfigClockSource+0x13a>
 8009ff4:	2b40      	cmp	r3, #64	; 0x40
 8009ff6:	d86f      	bhi.n	800a0d8 <HAL_TIM_ConfigClockSource+0x16c>
 8009ff8:	2b30      	cmp	r3, #48	; 0x30
 8009ffa:	d064      	beq.n	800a0c6 <HAL_TIM_ConfigClockSource+0x15a>
 8009ffc:	2b30      	cmp	r3, #48	; 0x30
 8009ffe:	d86b      	bhi.n	800a0d8 <HAL_TIM_ConfigClockSource+0x16c>
 800a000:	2b20      	cmp	r3, #32
 800a002:	d060      	beq.n	800a0c6 <HAL_TIM_ConfigClockSource+0x15a>
 800a004:	2b20      	cmp	r3, #32
 800a006:	d867      	bhi.n	800a0d8 <HAL_TIM_ConfigClockSource+0x16c>
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d05c      	beq.n	800a0c6 <HAL_TIM_ConfigClockSource+0x15a>
 800a00c:	2b10      	cmp	r3, #16
 800a00e:	d05a      	beq.n	800a0c6 <HAL_TIM_ConfigClockSource+0x15a>
 800a010:	e062      	b.n	800a0d8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	6818      	ldr	r0, [r3, #0]
 800a016:	683b      	ldr	r3, [r7, #0]
 800a018:	6899      	ldr	r1, [r3, #8]
 800a01a:	683b      	ldr	r3, [r7, #0]
 800a01c:	685a      	ldr	r2, [r3, #4]
 800a01e:	683b      	ldr	r3, [r7, #0]
 800a020:	68db      	ldr	r3, [r3, #12]
 800a022:	f000 faf1 	bl	800a608 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	689b      	ldr	r3, [r3, #8]
 800a02c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a02e:	68bb      	ldr	r3, [r7, #8]
 800a030:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800a034:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	681b      	ldr	r3, [r3, #0]
 800a03a:	68ba      	ldr	r2, [r7, #8]
 800a03c:	609a      	str	r2, [r3, #8]
      break;
 800a03e:	e04f      	b.n	800a0e0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	6818      	ldr	r0, [r3, #0]
 800a044:	683b      	ldr	r3, [r7, #0]
 800a046:	6899      	ldr	r1, [r3, #8]
 800a048:	683b      	ldr	r3, [r7, #0]
 800a04a:	685a      	ldr	r2, [r3, #4]
 800a04c:	683b      	ldr	r3, [r7, #0]
 800a04e:	68db      	ldr	r3, [r3, #12]
 800a050:	f000 fada 	bl	800a608 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	689a      	ldr	r2, [r3, #8]
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a062:	609a      	str	r2, [r3, #8]
      break;
 800a064:	e03c      	b.n	800a0e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	6818      	ldr	r0, [r3, #0]
 800a06a:	683b      	ldr	r3, [r7, #0]
 800a06c:	6859      	ldr	r1, [r3, #4]
 800a06e:	683b      	ldr	r3, [r7, #0]
 800a070:	68db      	ldr	r3, [r3, #12]
 800a072:	461a      	mov	r2, r3
 800a074:	f000 fa4e 	bl	800a514 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	2150      	movs	r1, #80	; 0x50
 800a07e:	4618      	mov	r0, r3
 800a080:	f000 faa7 	bl	800a5d2 <TIM_ITRx_SetConfig>
      break;
 800a084:	e02c      	b.n	800a0e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	6818      	ldr	r0, [r3, #0]
 800a08a:	683b      	ldr	r3, [r7, #0]
 800a08c:	6859      	ldr	r1, [r3, #4]
 800a08e:	683b      	ldr	r3, [r7, #0]
 800a090:	68db      	ldr	r3, [r3, #12]
 800a092:	461a      	mov	r2, r3
 800a094:	f000 fa6d 	bl	800a572 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	2160      	movs	r1, #96	; 0x60
 800a09e:	4618      	mov	r0, r3
 800a0a0:	f000 fa97 	bl	800a5d2 <TIM_ITRx_SetConfig>
      break;
 800a0a4:	e01c      	b.n	800a0e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	6818      	ldr	r0, [r3, #0]
 800a0aa:	683b      	ldr	r3, [r7, #0]
 800a0ac:	6859      	ldr	r1, [r3, #4]
 800a0ae:	683b      	ldr	r3, [r7, #0]
 800a0b0:	68db      	ldr	r3, [r3, #12]
 800a0b2:	461a      	mov	r2, r3
 800a0b4:	f000 fa2e 	bl	800a514 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	2140      	movs	r1, #64	; 0x40
 800a0be:	4618      	mov	r0, r3
 800a0c0:	f000 fa87 	bl	800a5d2 <TIM_ITRx_SetConfig>
      break;
 800a0c4:	e00c      	b.n	800a0e0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	681a      	ldr	r2, [r3, #0]
 800a0ca:	683b      	ldr	r3, [r7, #0]
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	4619      	mov	r1, r3
 800a0d0:	4610      	mov	r0, r2
 800a0d2:	f000 fa7e 	bl	800a5d2 <TIM_ITRx_SetConfig>
      break;
 800a0d6:	e003      	b.n	800a0e0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800a0d8:	2301      	movs	r3, #1
 800a0da:	73fb      	strb	r3, [r7, #15]
      break;
 800a0dc:	e000      	b.n	800a0e0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800a0de:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	2201      	movs	r2, #1
 800a0e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	2200      	movs	r2, #0
 800a0ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800a0f0:	7bfb      	ldrb	r3, [r7, #15]
}
 800a0f2:	4618      	mov	r0, r3
 800a0f4:	3710      	adds	r7, #16
 800a0f6:	46bd      	mov	sp, r7
 800a0f8:	bd80      	pop	{r7, pc}
	...

0800a0fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a0fc:	b480      	push	{r7}
 800a0fe:	b085      	sub	sp, #20
 800a100:	af00      	add	r7, sp, #0
 800a102:	6078      	str	r0, [r7, #4]
 800a104:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	4a34      	ldr	r2, [pc, #208]	; (800a1e0 <TIM_Base_SetConfig+0xe4>)
 800a110:	4293      	cmp	r3, r2
 800a112:	d00f      	beq.n	800a134 <TIM_Base_SetConfig+0x38>
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a11a:	d00b      	beq.n	800a134 <TIM_Base_SetConfig+0x38>
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	4a31      	ldr	r2, [pc, #196]	; (800a1e4 <TIM_Base_SetConfig+0xe8>)
 800a120:	4293      	cmp	r3, r2
 800a122:	d007      	beq.n	800a134 <TIM_Base_SetConfig+0x38>
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	4a30      	ldr	r2, [pc, #192]	; (800a1e8 <TIM_Base_SetConfig+0xec>)
 800a128:	4293      	cmp	r3, r2
 800a12a:	d003      	beq.n	800a134 <TIM_Base_SetConfig+0x38>
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	4a2f      	ldr	r2, [pc, #188]	; (800a1ec <TIM_Base_SetConfig+0xf0>)
 800a130:	4293      	cmp	r3, r2
 800a132:	d108      	bne.n	800a146 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a13a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a13c:	683b      	ldr	r3, [r7, #0]
 800a13e:	685b      	ldr	r3, [r3, #4]
 800a140:	68fa      	ldr	r2, [r7, #12]
 800a142:	4313      	orrs	r3, r2
 800a144:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	4a25      	ldr	r2, [pc, #148]	; (800a1e0 <TIM_Base_SetConfig+0xe4>)
 800a14a:	4293      	cmp	r3, r2
 800a14c:	d01b      	beq.n	800a186 <TIM_Base_SetConfig+0x8a>
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a154:	d017      	beq.n	800a186 <TIM_Base_SetConfig+0x8a>
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	4a22      	ldr	r2, [pc, #136]	; (800a1e4 <TIM_Base_SetConfig+0xe8>)
 800a15a:	4293      	cmp	r3, r2
 800a15c:	d013      	beq.n	800a186 <TIM_Base_SetConfig+0x8a>
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	4a21      	ldr	r2, [pc, #132]	; (800a1e8 <TIM_Base_SetConfig+0xec>)
 800a162:	4293      	cmp	r3, r2
 800a164:	d00f      	beq.n	800a186 <TIM_Base_SetConfig+0x8a>
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	4a20      	ldr	r2, [pc, #128]	; (800a1ec <TIM_Base_SetConfig+0xf0>)
 800a16a:	4293      	cmp	r3, r2
 800a16c:	d00b      	beq.n	800a186 <TIM_Base_SetConfig+0x8a>
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	4a1f      	ldr	r2, [pc, #124]	; (800a1f0 <TIM_Base_SetConfig+0xf4>)
 800a172:	4293      	cmp	r3, r2
 800a174:	d007      	beq.n	800a186 <TIM_Base_SetConfig+0x8a>
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	4a1e      	ldr	r2, [pc, #120]	; (800a1f4 <TIM_Base_SetConfig+0xf8>)
 800a17a:	4293      	cmp	r3, r2
 800a17c:	d003      	beq.n	800a186 <TIM_Base_SetConfig+0x8a>
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	4a1d      	ldr	r2, [pc, #116]	; (800a1f8 <TIM_Base_SetConfig+0xfc>)
 800a182:	4293      	cmp	r3, r2
 800a184:	d108      	bne.n	800a198 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a18c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a18e:	683b      	ldr	r3, [r7, #0]
 800a190:	68db      	ldr	r3, [r3, #12]
 800a192:	68fa      	ldr	r2, [r7, #12]
 800a194:	4313      	orrs	r3, r2
 800a196:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a198:	68fb      	ldr	r3, [r7, #12]
 800a19a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a19e:	683b      	ldr	r3, [r7, #0]
 800a1a0:	695b      	ldr	r3, [r3, #20]
 800a1a2:	4313      	orrs	r3, r2
 800a1a4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	68fa      	ldr	r2, [r7, #12]
 800a1aa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a1ac:	683b      	ldr	r3, [r7, #0]
 800a1ae:	689a      	ldr	r2, [r3, #8]
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a1b4:	683b      	ldr	r3, [r7, #0]
 800a1b6:	681a      	ldr	r2, [r3, #0]
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	4a08      	ldr	r2, [pc, #32]	; (800a1e0 <TIM_Base_SetConfig+0xe4>)
 800a1c0:	4293      	cmp	r3, r2
 800a1c2:	d103      	bne.n	800a1cc <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a1c4:	683b      	ldr	r3, [r7, #0]
 800a1c6:	691a      	ldr	r2, [r3, #16]
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	2201      	movs	r2, #1
 800a1d0:	615a      	str	r2, [r3, #20]
}
 800a1d2:	bf00      	nop
 800a1d4:	3714      	adds	r7, #20
 800a1d6:	46bd      	mov	sp, r7
 800a1d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1dc:	4770      	bx	lr
 800a1de:	bf00      	nop
 800a1e0:	40010000 	.word	0x40010000
 800a1e4:	40000400 	.word	0x40000400
 800a1e8:	40000800 	.word	0x40000800
 800a1ec:	40000c00 	.word	0x40000c00
 800a1f0:	40014000 	.word	0x40014000
 800a1f4:	40014400 	.word	0x40014400
 800a1f8:	40014800 	.word	0x40014800

0800a1fc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a1fc:	b480      	push	{r7}
 800a1fe:	b087      	sub	sp, #28
 800a200:	af00      	add	r7, sp, #0
 800a202:	6078      	str	r0, [r7, #4]
 800a204:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	6a1b      	ldr	r3, [r3, #32]
 800a20a:	f023 0201 	bic.w	r2, r3, #1
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	6a1b      	ldr	r3, [r3, #32]
 800a216:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	685b      	ldr	r3, [r3, #4]
 800a21c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	699b      	ldr	r3, [r3, #24]
 800a222:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a22a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a22c:	68fb      	ldr	r3, [r7, #12]
 800a22e:	f023 0303 	bic.w	r3, r3, #3
 800a232:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a234:	683b      	ldr	r3, [r7, #0]
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	68fa      	ldr	r2, [r7, #12]
 800a23a:	4313      	orrs	r3, r2
 800a23c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a23e:	697b      	ldr	r3, [r7, #20]
 800a240:	f023 0302 	bic.w	r3, r3, #2
 800a244:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a246:	683b      	ldr	r3, [r7, #0]
 800a248:	689b      	ldr	r3, [r3, #8]
 800a24a:	697a      	ldr	r2, [r7, #20]
 800a24c:	4313      	orrs	r3, r2
 800a24e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	4a1c      	ldr	r2, [pc, #112]	; (800a2c4 <TIM_OC1_SetConfig+0xc8>)
 800a254:	4293      	cmp	r3, r2
 800a256:	d10c      	bne.n	800a272 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a258:	697b      	ldr	r3, [r7, #20]
 800a25a:	f023 0308 	bic.w	r3, r3, #8
 800a25e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a260:	683b      	ldr	r3, [r7, #0]
 800a262:	68db      	ldr	r3, [r3, #12]
 800a264:	697a      	ldr	r2, [r7, #20]
 800a266:	4313      	orrs	r3, r2
 800a268:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a26a:	697b      	ldr	r3, [r7, #20]
 800a26c:	f023 0304 	bic.w	r3, r3, #4
 800a270:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	4a13      	ldr	r2, [pc, #76]	; (800a2c4 <TIM_OC1_SetConfig+0xc8>)
 800a276:	4293      	cmp	r3, r2
 800a278:	d111      	bne.n	800a29e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a27a:	693b      	ldr	r3, [r7, #16]
 800a27c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a280:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a282:	693b      	ldr	r3, [r7, #16]
 800a284:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a288:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a28a:	683b      	ldr	r3, [r7, #0]
 800a28c:	695b      	ldr	r3, [r3, #20]
 800a28e:	693a      	ldr	r2, [r7, #16]
 800a290:	4313      	orrs	r3, r2
 800a292:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a294:	683b      	ldr	r3, [r7, #0]
 800a296:	699b      	ldr	r3, [r3, #24]
 800a298:	693a      	ldr	r2, [r7, #16]
 800a29a:	4313      	orrs	r3, r2
 800a29c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	693a      	ldr	r2, [r7, #16]
 800a2a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	68fa      	ldr	r2, [r7, #12]
 800a2a8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a2aa:	683b      	ldr	r3, [r7, #0]
 800a2ac:	685a      	ldr	r2, [r3, #4]
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	697a      	ldr	r2, [r7, #20]
 800a2b6:	621a      	str	r2, [r3, #32]
}
 800a2b8:	bf00      	nop
 800a2ba:	371c      	adds	r7, #28
 800a2bc:	46bd      	mov	sp, r7
 800a2be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2c2:	4770      	bx	lr
 800a2c4:	40010000 	.word	0x40010000

0800a2c8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a2c8:	b480      	push	{r7}
 800a2ca:	b087      	sub	sp, #28
 800a2cc:	af00      	add	r7, sp, #0
 800a2ce:	6078      	str	r0, [r7, #4]
 800a2d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	6a1b      	ldr	r3, [r3, #32]
 800a2d6:	f023 0210 	bic.w	r2, r3, #16
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	6a1b      	ldr	r3, [r3, #32]
 800a2e2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	685b      	ldr	r3, [r3, #4]
 800a2e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	699b      	ldr	r3, [r3, #24]
 800a2ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a2f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a2f8:	68fb      	ldr	r3, [r7, #12]
 800a2fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a2fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a300:	683b      	ldr	r3, [r7, #0]
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	021b      	lsls	r3, r3, #8
 800a306:	68fa      	ldr	r2, [r7, #12]
 800a308:	4313      	orrs	r3, r2
 800a30a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a30c:	697b      	ldr	r3, [r7, #20]
 800a30e:	f023 0320 	bic.w	r3, r3, #32
 800a312:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a314:	683b      	ldr	r3, [r7, #0]
 800a316:	689b      	ldr	r3, [r3, #8]
 800a318:	011b      	lsls	r3, r3, #4
 800a31a:	697a      	ldr	r2, [r7, #20]
 800a31c:	4313      	orrs	r3, r2
 800a31e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	4a1e      	ldr	r2, [pc, #120]	; (800a39c <TIM_OC2_SetConfig+0xd4>)
 800a324:	4293      	cmp	r3, r2
 800a326:	d10d      	bne.n	800a344 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a328:	697b      	ldr	r3, [r7, #20]
 800a32a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a32e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a330:	683b      	ldr	r3, [r7, #0]
 800a332:	68db      	ldr	r3, [r3, #12]
 800a334:	011b      	lsls	r3, r3, #4
 800a336:	697a      	ldr	r2, [r7, #20]
 800a338:	4313      	orrs	r3, r2
 800a33a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a33c:	697b      	ldr	r3, [r7, #20]
 800a33e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a342:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	4a15      	ldr	r2, [pc, #84]	; (800a39c <TIM_OC2_SetConfig+0xd4>)
 800a348:	4293      	cmp	r3, r2
 800a34a:	d113      	bne.n	800a374 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a34c:	693b      	ldr	r3, [r7, #16]
 800a34e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a352:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a354:	693b      	ldr	r3, [r7, #16]
 800a356:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a35a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a35c:	683b      	ldr	r3, [r7, #0]
 800a35e:	695b      	ldr	r3, [r3, #20]
 800a360:	009b      	lsls	r3, r3, #2
 800a362:	693a      	ldr	r2, [r7, #16]
 800a364:	4313      	orrs	r3, r2
 800a366:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a368:	683b      	ldr	r3, [r7, #0]
 800a36a:	699b      	ldr	r3, [r3, #24]
 800a36c:	009b      	lsls	r3, r3, #2
 800a36e:	693a      	ldr	r2, [r7, #16]
 800a370:	4313      	orrs	r3, r2
 800a372:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	693a      	ldr	r2, [r7, #16]
 800a378:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	68fa      	ldr	r2, [r7, #12]
 800a37e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a380:	683b      	ldr	r3, [r7, #0]
 800a382:	685a      	ldr	r2, [r3, #4]
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	697a      	ldr	r2, [r7, #20]
 800a38c:	621a      	str	r2, [r3, #32]
}
 800a38e:	bf00      	nop
 800a390:	371c      	adds	r7, #28
 800a392:	46bd      	mov	sp, r7
 800a394:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a398:	4770      	bx	lr
 800a39a:	bf00      	nop
 800a39c:	40010000 	.word	0x40010000

0800a3a0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a3a0:	b480      	push	{r7}
 800a3a2:	b087      	sub	sp, #28
 800a3a4:	af00      	add	r7, sp, #0
 800a3a6:	6078      	str	r0, [r7, #4]
 800a3a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	6a1b      	ldr	r3, [r3, #32]
 800a3ae:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	6a1b      	ldr	r3, [r3, #32]
 800a3ba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	685b      	ldr	r3, [r3, #4]
 800a3c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	69db      	ldr	r3, [r3, #28]
 800a3c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a3ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a3d0:	68fb      	ldr	r3, [r7, #12]
 800a3d2:	f023 0303 	bic.w	r3, r3, #3
 800a3d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a3d8:	683b      	ldr	r3, [r7, #0]
 800a3da:	681b      	ldr	r3, [r3, #0]
 800a3dc:	68fa      	ldr	r2, [r7, #12]
 800a3de:	4313      	orrs	r3, r2
 800a3e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a3e2:	697b      	ldr	r3, [r7, #20]
 800a3e4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a3e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a3ea:	683b      	ldr	r3, [r7, #0]
 800a3ec:	689b      	ldr	r3, [r3, #8]
 800a3ee:	021b      	lsls	r3, r3, #8
 800a3f0:	697a      	ldr	r2, [r7, #20]
 800a3f2:	4313      	orrs	r3, r2
 800a3f4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	4a1d      	ldr	r2, [pc, #116]	; (800a470 <TIM_OC3_SetConfig+0xd0>)
 800a3fa:	4293      	cmp	r3, r2
 800a3fc:	d10d      	bne.n	800a41a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a3fe:	697b      	ldr	r3, [r7, #20]
 800a400:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a404:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a406:	683b      	ldr	r3, [r7, #0]
 800a408:	68db      	ldr	r3, [r3, #12]
 800a40a:	021b      	lsls	r3, r3, #8
 800a40c:	697a      	ldr	r2, [r7, #20]
 800a40e:	4313      	orrs	r3, r2
 800a410:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a412:	697b      	ldr	r3, [r7, #20]
 800a414:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a418:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	4a14      	ldr	r2, [pc, #80]	; (800a470 <TIM_OC3_SetConfig+0xd0>)
 800a41e:	4293      	cmp	r3, r2
 800a420:	d113      	bne.n	800a44a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a422:	693b      	ldr	r3, [r7, #16]
 800a424:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a428:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a42a:	693b      	ldr	r3, [r7, #16]
 800a42c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a430:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a432:	683b      	ldr	r3, [r7, #0]
 800a434:	695b      	ldr	r3, [r3, #20]
 800a436:	011b      	lsls	r3, r3, #4
 800a438:	693a      	ldr	r2, [r7, #16]
 800a43a:	4313      	orrs	r3, r2
 800a43c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a43e:	683b      	ldr	r3, [r7, #0]
 800a440:	699b      	ldr	r3, [r3, #24]
 800a442:	011b      	lsls	r3, r3, #4
 800a444:	693a      	ldr	r2, [r7, #16]
 800a446:	4313      	orrs	r3, r2
 800a448:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	693a      	ldr	r2, [r7, #16]
 800a44e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	68fa      	ldr	r2, [r7, #12]
 800a454:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a456:	683b      	ldr	r3, [r7, #0]
 800a458:	685a      	ldr	r2, [r3, #4]
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	697a      	ldr	r2, [r7, #20]
 800a462:	621a      	str	r2, [r3, #32]
}
 800a464:	bf00      	nop
 800a466:	371c      	adds	r7, #28
 800a468:	46bd      	mov	sp, r7
 800a46a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a46e:	4770      	bx	lr
 800a470:	40010000 	.word	0x40010000

0800a474 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a474:	b480      	push	{r7}
 800a476:	b087      	sub	sp, #28
 800a478:	af00      	add	r7, sp, #0
 800a47a:	6078      	str	r0, [r7, #4]
 800a47c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	6a1b      	ldr	r3, [r3, #32]
 800a482:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	6a1b      	ldr	r3, [r3, #32]
 800a48e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	685b      	ldr	r3, [r3, #4]
 800a494:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	69db      	ldr	r3, [r3, #28]
 800a49a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a49c:	68fb      	ldr	r3, [r7, #12]
 800a49e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a4a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a4aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a4ac:	683b      	ldr	r3, [r7, #0]
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	021b      	lsls	r3, r3, #8
 800a4b2:	68fa      	ldr	r2, [r7, #12]
 800a4b4:	4313      	orrs	r3, r2
 800a4b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a4b8:	693b      	ldr	r3, [r7, #16]
 800a4ba:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a4be:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a4c0:	683b      	ldr	r3, [r7, #0]
 800a4c2:	689b      	ldr	r3, [r3, #8]
 800a4c4:	031b      	lsls	r3, r3, #12
 800a4c6:	693a      	ldr	r2, [r7, #16]
 800a4c8:	4313      	orrs	r3, r2
 800a4ca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	4a10      	ldr	r2, [pc, #64]	; (800a510 <TIM_OC4_SetConfig+0x9c>)
 800a4d0:	4293      	cmp	r3, r2
 800a4d2:	d109      	bne.n	800a4e8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a4d4:	697b      	ldr	r3, [r7, #20]
 800a4d6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a4da:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a4dc:	683b      	ldr	r3, [r7, #0]
 800a4de:	695b      	ldr	r3, [r3, #20]
 800a4e0:	019b      	lsls	r3, r3, #6
 800a4e2:	697a      	ldr	r2, [r7, #20]
 800a4e4:	4313      	orrs	r3, r2
 800a4e6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	697a      	ldr	r2, [r7, #20]
 800a4ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	68fa      	ldr	r2, [r7, #12]
 800a4f2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a4f4:	683b      	ldr	r3, [r7, #0]
 800a4f6:	685a      	ldr	r2, [r3, #4]
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	693a      	ldr	r2, [r7, #16]
 800a500:	621a      	str	r2, [r3, #32]
}
 800a502:	bf00      	nop
 800a504:	371c      	adds	r7, #28
 800a506:	46bd      	mov	sp, r7
 800a508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a50c:	4770      	bx	lr
 800a50e:	bf00      	nop
 800a510:	40010000 	.word	0x40010000

0800a514 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a514:	b480      	push	{r7}
 800a516:	b087      	sub	sp, #28
 800a518:	af00      	add	r7, sp, #0
 800a51a:	60f8      	str	r0, [r7, #12]
 800a51c:	60b9      	str	r1, [r7, #8]
 800a51e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a520:	68fb      	ldr	r3, [r7, #12]
 800a522:	6a1b      	ldr	r3, [r3, #32]
 800a524:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	6a1b      	ldr	r3, [r3, #32]
 800a52a:	f023 0201 	bic.w	r2, r3, #1
 800a52e:	68fb      	ldr	r3, [r7, #12]
 800a530:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a532:	68fb      	ldr	r3, [r7, #12]
 800a534:	699b      	ldr	r3, [r3, #24]
 800a536:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a538:	693b      	ldr	r3, [r7, #16]
 800a53a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a53e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	011b      	lsls	r3, r3, #4
 800a544:	693a      	ldr	r2, [r7, #16]
 800a546:	4313      	orrs	r3, r2
 800a548:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a54a:	697b      	ldr	r3, [r7, #20]
 800a54c:	f023 030a 	bic.w	r3, r3, #10
 800a550:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a552:	697a      	ldr	r2, [r7, #20]
 800a554:	68bb      	ldr	r3, [r7, #8]
 800a556:	4313      	orrs	r3, r2
 800a558:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a55a:	68fb      	ldr	r3, [r7, #12]
 800a55c:	693a      	ldr	r2, [r7, #16]
 800a55e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a560:	68fb      	ldr	r3, [r7, #12]
 800a562:	697a      	ldr	r2, [r7, #20]
 800a564:	621a      	str	r2, [r3, #32]
}
 800a566:	bf00      	nop
 800a568:	371c      	adds	r7, #28
 800a56a:	46bd      	mov	sp, r7
 800a56c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a570:	4770      	bx	lr

0800a572 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a572:	b480      	push	{r7}
 800a574:	b087      	sub	sp, #28
 800a576:	af00      	add	r7, sp, #0
 800a578:	60f8      	str	r0, [r7, #12]
 800a57a:	60b9      	str	r1, [r7, #8]
 800a57c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	6a1b      	ldr	r3, [r3, #32]
 800a582:	f023 0210 	bic.w	r2, r3, #16
 800a586:	68fb      	ldr	r3, [r7, #12]
 800a588:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	699b      	ldr	r3, [r3, #24]
 800a58e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a590:	68fb      	ldr	r3, [r7, #12]
 800a592:	6a1b      	ldr	r3, [r3, #32]
 800a594:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a596:	697b      	ldr	r3, [r7, #20]
 800a598:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a59c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	031b      	lsls	r3, r3, #12
 800a5a2:	697a      	ldr	r2, [r7, #20]
 800a5a4:	4313      	orrs	r3, r2
 800a5a6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a5a8:	693b      	ldr	r3, [r7, #16]
 800a5aa:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a5ae:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a5b0:	68bb      	ldr	r3, [r7, #8]
 800a5b2:	011b      	lsls	r3, r3, #4
 800a5b4:	693a      	ldr	r2, [r7, #16]
 800a5b6:	4313      	orrs	r3, r2
 800a5b8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a5ba:	68fb      	ldr	r3, [r7, #12]
 800a5bc:	697a      	ldr	r2, [r7, #20]
 800a5be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a5c0:	68fb      	ldr	r3, [r7, #12]
 800a5c2:	693a      	ldr	r2, [r7, #16]
 800a5c4:	621a      	str	r2, [r3, #32]
}
 800a5c6:	bf00      	nop
 800a5c8:	371c      	adds	r7, #28
 800a5ca:	46bd      	mov	sp, r7
 800a5cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5d0:	4770      	bx	lr

0800a5d2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a5d2:	b480      	push	{r7}
 800a5d4:	b085      	sub	sp, #20
 800a5d6:	af00      	add	r7, sp, #0
 800a5d8:	6078      	str	r0, [r7, #4]
 800a5da:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	689b      	ldr	r3, [r3, #8]
 800a5e0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a5e2:	68fb      	ldr	r3, [r7, #12]
 800a5e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a5e8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a5ea:	683a      	ldr	r2, [r7, #0]
 800a5ec:	68fb      	ldr	r3, [r7, #12]
 800a5ee:	4313      	orrs	r3, r2
 800a5f0:	f043 0307 	orr.w	r3, r3, #7
 800a5f4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	68fa      	ldr	r2, [r7, #12]
 800a5fa:	609a      	str	r2, [r3, #8]
}
 800a5fc:	bf00      	nop
 800a5fe:	3714      	adds	r7, #20
 800a600:	46bd      	mov	sp, r7
 800a602:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a606:	4770      	bx	lr

0800a608 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a608:	b480      	push	{r7}
 800a60a:	b087      	sub	sp, #28
 800a60c:	af00      	add	r7, sp, #0
 800a60e:	60f8      	str	r0, [r7, #12]
 800a610:	60b9      	str	r1, [r7, #8]
 800a612:	607a      	str	r2, [r7, #4]
 800a614:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a616:	68fb      	ldr	r3, [r7, #12]
 800a618:	689b      	ldr	r3, [r3, #8]
 800a61a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a61c:	697b      	ldr	r3, [r7, #20]
 800a61e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a622:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a624:	683b      	ldr	r3, [r7, #0]
 800a626:	021a      	lsls	r2, r3, #8
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	431a      	orrs	r2, r3
 800a62c:	68bb      	ldr	r3, [r7, #8]
 800a62e:	4313      	orrs	r3, r2
 800a630:	697a      	ldr	r2, [r7, #20]
 800a632:	4313      	orrs	r3, r2
 800a634:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	697a      	ldr	r2, [r7, #20]
 800a63a:	609a      	str	r2, [r3, #8]
}
 800a63c:	bf00      	nop
 800a63e:	371c      	adds	r7, #28
 800a640:	46bd      	mov	sp, r7
 800a642:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a646:	4770      	bx	lr

0800a648 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a648:	b480      	push	{r7}
 800a64a:	b087      	sub	sp, #28
 800a64c:	af00      	add	r7, sp, #0
 800a64e:	60f8      	str	r0, [r7, #12]
 800a650:	60b9      	str	r1, [r7, #8]
 800a652:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a654:	68bb      	ldr	r3, [r7, #8]
 800a656:	f003 031f 	and.w	r3, r3, #31
 800a65a:	2201      	movs	r2, #1
 800a65c:	fa02 f303 	lsl.w	r3, r2, r3
 800a660:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a662:	68fb      	ldr	r3, [r7, #12]
 800a664:	6a1a      	ldr	r2, [r3, #32]
 800a666:	697b      	ldr	r3, [r7, #20]
 800a668:	43db      	mvns	r3, r3
 800a66a:	401a      	ands	r2, r3
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a670:	68fb      	ldr	r3, [r7, #12]
 800a672:	6a1a      	ldr	r2, [r3, #32]
 800a674:	68bb      	ldr	r3, [r7, #8]
 800a676:	f003 031f 	and.w	r3, r3, #31
 800a67a:	6879      	ldr	r1, [r7, #4]
 800a67c:	fa01 f303 	lsl.w	r3, r1, r3
 800a680:	431a      	orrs	r2, r3
 800a682:	68fb      	ldr	r3, [r7, #12]
 800a684:	621a      	str	r2, [r3, #32]
}
 800a686:	bf00      	nop
 800a688:	371c      	adds	r7, #28
 800a68a:	46bd      	mov	sp, r7
 800a68c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a690:	4770      	bx	lr
	...

0800a694 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a694:	b480      	push	{r7}
 800a696:	b085      	sub	sp, #20
 800a698:	af00      	add	r7, sp, #0
 800a69a:	6078      	str	r0, [r7, #4]
 800a69c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a6a4:	2b01      	cmp	r3, #1
 800a6a6:	d101      	bne.n	800a6ac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a6a8:	2302      	movs	r3, #2
 800a6aa:	e050      	b.n	800a74e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	2201      	movs	r2, #1
 800a6b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	2202      	movs	r2, #2
 800a6b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	685b      	ldr	r3, [r3, #4]
 800a6c2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	689b      	ldr	r3, [r3, #8]
 800a6ca:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a6cc:	68fb      	ldr	r3, [r7, #12]
 800a6ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a6d2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a6d4:	683b      	ldr	r3, [r7, #0]
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	68fa      	ldr	r2, [r7, #12]
 800a6da:	4313      	orrs	r3, r2
 800a6dc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	68fa      	ldr	r2, [r7, #12]
 800a6e4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	681b      	ldr	r3, [r3, #0]
 800a6ea:	4a1c      	ldr	r2, [pc, #112]	; (800a75c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800a6ec:	4293      	cmp	r3, r2
 800a6ee:	d018      	beq.n	800a722 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a6f8:	d013      	beq.n	800a722 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	4a18      	ldr	r2, [pc, #96]	; (800a760 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800a700:	4293      	cmp	r3, r2
 800a702:	d00e      	beq.n	800a722 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	4a16      	ldr	r2, [pc, #88]	; (800a764 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800a70a:	4293      	cmp	r3, r2
 800a70c:	d009      	beq.n	800a722 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	4a15      	ldr	r2, [pc, #84]	; (800a768 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800a714:	4293      	cmp	r3, r2
 800a716:	d004      	beq.n	800a722 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	4a13      	ldr	r2, [pc, #76]	; (800a76c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800a71e:	4293      	cmp	r3, r2
 800a720:	d10c      	bne.n	800a73c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a722:	68bb      	ldr	r3, [r7, #8]
 800a724:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a728:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a72a:	683b      	ldr	r3, [r7, #0]
 800a72c:	685b      	ldr	r3, [r3, #4]
 800a72e:	68ba      	ldr	r2, [r7, #8]
 800a730:	4313      	orrs	r3, r2
 800a732:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	68ba      	ldr	r2, [r7, #8]
 800a73a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	2201      	movs	r2, #1
 800a740:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	2200      	movs	r2, #0
 800a748:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a74c:	2300      	movs	r3, #0
}
 800a74e:	4618      	mov	r0, r3
 800a750:	3714      	adds	r7, #20
 800a752:	46bd      	mov	sp, r7
 800a754:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a758:	4770      	bx	lr
 800a75a:	bf00      	nop
 800a75c:	40010000 	.word	0x40010000
 800a760:	40000400 	.word	0x40000400
 800a764:	40000800 	.word	0x40000800
 800a768:	40000c00 	.word	0x40000c00
 800a76c:	40014000 	.word	0x40014000

0800a770 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a770:	b580      	push	{r7, lr}
 800a772:	b082      	sub	sp, #8
 800a774:	af00      	add	r7, sp, #0
 800a776:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	d101      	bne.n	800a782 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a77e:	2301      	movs	r3, #1
 800a780:	e03f      	b.n	800a802 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a788:	b2db      	uxtb	r3, r3
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	d106      	bne.n	800a79c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	2200      	movs	r2, #0
 800a792:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a796:	6878      	ldr	r0, [r7, #4]
 800a798:	f7fa fe00 	bl	800539c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	2224      	movs	r2, #36	; 0x24
 800a7a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	68da      	ldr	r2, [r3, #12]
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a7b2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a7b4:	6878      	ldr	r0, [r7, #4]
 800a7b6:	f000 f929 	bl	800aa0c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	691a      	ldr	r2, [r3, #16]
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a7c8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	681b      	ldr	r3, [r3, #0]
 800a7ce:	695a      	ldr	r2, [r3, #20]
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a7d8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	68da      	ldr	r2, [r3, #12]
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	681b      	ldr	r3, [r3, #0]
 800a7e4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a7e8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	2200      	movs	r2, #0
 800a7ee:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	2220      	movs	r2, #32
 800a7f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	2220      	movs	r2, #32
 800a7fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800a800:	2300      	movs	r3, #0
}
 800a802:	4618      	mov	r0, r3
 800a804:	3708      	adds	r7, #8
 800a806:	46bd      	mov	sp, r7
 800a808:	bd80      	pop	{r7, pc}

0800a80a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a80a:	b580      	push	{r7, lr}
 800a80c:	b08a      	sub	sp, #40	; 0x28
 800a80e:	af02      	add	r7, sp, #8
 800a810:	60f8      	str	r0, [r7, #12]
 800a812:	60b9      	str	r1, [r7, #8]
 800a814:	603b      	str	r3, [r7, #0]
 800a816:	4613      	mov	r3, r2
 800a818:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800a81a:	2300      	movs	r3, #0
 800a81c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a81e:	68fb      	ldr	r3, [r7, #12]
 800a820:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a824:	b2db      	uxtb	r3, r3
 800a826:	2b20      	cmp	r3, #32
 800a828:	d17c      	bne.n	800a924 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800a82a:	68bb      	ldr	r3, [r7, #8]
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	d002      	beq.n	800a836 <HAL_UART_Transmit+0x2c>
 800a830:	88fb      	ldrh	r3, [r7, #6]
 800a832:	2b00      	cmp	r3, #0
 800a834:	d101      	bne.n	800a83a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800a836:	2301      	movs	r3, #1
 800a838:	e075      	b.n	800a926 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a840:	2b01      	cmp	r3, #1
 800a842:	d101      	bne.n	800a848 <HAL_UART_Transmit+0x3e>
 800a844:	2302      	movs	r3, #2
 800a846:	e06e      	b.n	800a926 <HAL_UART_Transmit+0x11c>
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	2201      	movs	r2, #1
 800a84c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a850:	68fb      	ldr	r3, [r7, #12]
 800a852:	2200      	movs	r2, #0
 800a854:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a856:	68fb      	ldr	r3, [r7, #12]
 800a858:	2221      	movs	r2, #33	; 0x21
 800a85a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a85e:	f7fa ff77 	bl	8005750 <HAL_GetTick>
 800a862:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	88fa      	ldrh	r2, [r7, #6]
 800a868:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800a86a:	68fb      	ldr	r3, [r7, #12]
 800a86c:	88fa      	ldrh	r2, [r7, #6]
 800a86e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a870:	68fb      	ldr	r3, [r7, #12]
 800a872:	689b      	ldr	r3, [r3, #8]
 800a874:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a878:	d108      	bne.n	800a88c <HAL_UART_Transmit+0x82>
 800a87a:	68fb      	ldr	r3, [r7, #12]
 800a87c:	691b      	ldr	r3, [r3, #16]
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d104      	bne.n	800a88c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800a882:	2300      	movs	r3, #0
 800a884:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a886:	68bb      	ldr	r3, [r7, #8]
 800a888:	61bb      	str	r3, [r7, #24]
 800a88a:	e003      	b.n	800a894 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800a88c:	68bb      	ldr	r3, [r7, #8]
 800a88e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a890:	2300      	movs	r3, #0
 800a892:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800a894:	68fb      	ldr	r3, [r7, #12]
 800a896:	2200      	movs	r2, #0
 800a898:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800a89c:	e02a      	b.n	800a8f4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a89e:	683b      	ldr	r3, [r7, #0]
 800a8a0:	9300      	str	r3, [sp, #0]
 800a8a2:	697b      	ldr	r3, [r7, #20]
 800a8a4:	2200      	movs	r2, #0
 800a8a6:	2180      	movs	r1, #128	; 0x80
 800a8a8:	68f8      	ldr	r0, [r7, #12]
 800a8aa:	f000 f840 	bl	800a92e <UART_WaitOnFlagUntilTimeout>
 800a8ae:	4603      	mov	r3, r0
 800a8b0:	2b00      	cmp	r3, #0
 800a8b2:	d001      	beq.n	800a8b8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800a8b4:	2303      	movs	r3, #3
 800a8b6:	e036      	b.n	800a926 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800a8b8:	69fb      	ldr	r3, [r7, #28]
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	d10b      	bne.n	800a8d6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a8be:	69bb      	ldr	r3, [r7, #24]
 800a8c0:	881b      	ldrh	r3, [r3, #0]
 800a8c2:	461a      	mov	r2, r3
 800a8c4:	68fb      	ldr	r3, [r7, #12]
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a8cc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800a8ce:	69bb      	ldr	r3, [r7, #24]
 800a8d0:	3302      	adds	r3, #2
 800a8d2:	61bb      	str	r3, [r7, #24]
 800a8d4:	e007      	b.n	800a8e6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800a8d6:	69fb      	ldr	r3, [r7, #28]
 800a8d8:	781a      	ldrb	r2, [r3, #0]
 800a8da:	68fb      	ldr	r3, [r7, #12]
 800a8dc:	681b      	ldr	r3, [r3, #0]
 800a8de:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800a8e0:	69fb      	ldr	r3, [r7, #28]
 800a8e2:	3301      	adds	r3, #1
 800a8e4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a8ea:	b29b      	uxth	r3, r3
 800a8ec:	3b01      	subs	r3, #1
 800a8ee:	b29a      	uxth	r2, r3
 800a8f0:	68fb      	ldr	r3, [r7, #12]
 800a8f2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800a8f4:	68fb      	ldr	r3, [r7, #12]
 800a8f6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a8f8:	b29b      	uxth	r3, r3
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	d1cf      	bne.n	800a89e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a8fe:	683b      	ldr	r3, [r7, #0]
 800a900:	9300      	str	r3, [sp, #0]
 800a902:	697b      	ldr	r3, [r7, #20]
 800a904:	2200      	movs	r2, #0
 800a906:	2140      	movs	r1, #64	; 0x40
 800a908:	68f8      	ldr	r0, [r7, #12]
 800a90a:	f000 f810 	bl	800a92e <UART_WaitOnFlagUntilTimeout>
 800a90e:	4603      	mov	r3, r0
 800a910:	2b00      	cmp	r3, #0
 800a912:	d001      	beq.n	800a918 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800a914:	2303      	movs	r3, #3
 800a916:	e006      	b.n	800a926 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a918:	68fb      	ldr	r3, [r7, #12]
 800a91a:	2220      	movs	r2, #32
 800a91c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800a920:	2300      	movs	r3, #0
 800a922:	e000      	b.n	800a926 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800a924:	2302      	movs	r3, #2
  }
}
 800a926:	4618      	mov	r0, r3
 800a928:	3720      	adds	r7, #32
 800a92a:	46bd      	mov	sp, r7
 800a92c:	bd80      	pop	{r7, pc}

0800a92e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800a92e:	b580      	push	{r7, lr}
 800a930:	b090      	sub	sp, #64	; 0x40
 800a932:	af00      	add	r7, sp, #0
 800a934:	60f8      	str	r0, [r7, #12]
 800a936:	60b9      	str	r1, [r7, #8]
 800a938:	603b      	str	r3, [r7, #0]
 800a93a:	4613      	mov	r3, r2
 800a93c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a93e:	e050      	b.n	800a9e2 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a940:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a942:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a946:	d04c      	beq.n	800a9e2 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800a948:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	d007      	beq.n	800a95e <UART_WaitOnFlagUntilTimeout+0x30>
 800a94e:	f7fa feff 	bl	8005750 <HAL_GetTick>
 800a952:	4602      	mov	r2, r0
 800a954:	683b      	ldr	r3, [r7, #0]
 800a956:	1ad3      	subs	r3, r2, r3
 800a958:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a95a:	429a      	cmp	r2, r3
 800a95c:	d241      	bcs.n	800a9e2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a95e:	68fb      	ldr	r3, [r7, #12]
 800a960:	681b      	ldr	r3, [r3, #0]
 800a962:	330c      	adds	r3, #12
 800a964:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a966:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a968:	e853 3f00 	ldrex	r3, [r3]
 800a96c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a96e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a970:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a974:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a976:	68fb      	ldr	r3, [r7, #12]
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	330c      	adds	r3, #12
 800a97c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a97e:	637a      	str	r2, [r7, #52]	; 0x34
 800a980:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a982:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a984:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a986:	e841 2300 	strex	r3, r2, [r1]
 800a98a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800a98c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a98e:	2b00      	cmp	r3, #0
 800a990:	d1e5      	bne.n	800a95e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	3314      	adds	r3, #20
 800a998:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a99a:	697b      	ldr	r3, [r7, #20]
 800a99c:	e853 3f00 	ldrex	r3, [r3]
 800a9a0:	613b      	str	r3, [r7, #16]
   return(result);
 800a9a2:	693b      	ldr	r3, [r7, #16]
 800a9a4:	f023 0301 	bic.w	r3, r3, #1
 800a9a8:	63bb      	str	r3, [r7, #56]	; 0x38
 800a9aa:	68fb      	ldr	r3, [r7, #12]
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	3314      	adds	r3, #20
 800a9b0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a9b2:	623a      	str	r2, [r7, #32]
 800a9b4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9b6:	69f9      	ldr	r1, [r7, #28]
 800a9b8:	6a3a      	ldr	r2, [r7, #32]
 800a9ba:	e841 2300 	strex	r3, r2, [r1]
 800a9be:	61bb      	str	r3, [r7, #24]
   return(result);
 800a9c0:	69bb      	ldr	r3, [r7, #24]
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	d1e5      	bne.n	800a992 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800a9c6:	68fb      	ldr	r3, [r7, #12]
 800a9c8:	2220      	movs	r2, #32
 800a9ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800a9ce:	68fb      	ldr	r3, [r7, #12]
 800a9d0:	2220      	movs	r2, #32
 800a9d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800a9d6:	68fb      	ldr	r3, [r7, #12]
 800a9d8:	2200      	movs	r2, #0
 800a9da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800a9de:	2303      	movs	r3, #3
 800a9e0:	e00f      	b.n	800aa02 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a9e2:	68fb      	ldr	r3, [r7, #12]
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	681a      	ldr	r2, [r3, #0]
 800a9e8:	68bb      	ldr	r3, [r7, #8]
 800a9ea:	4013      	ands	r3, r2
 800a9ec:	68ba      	ldr	r2, [r7, #8]
 800a9ee:	429a      	cmp	r2, r3
 800a9f0:	bf0c      	ite	eq
 800a9f2:	2301      	moveq	r3, #1
 800a9f4:	2300      	movne	r3, #0
 800a9f6:	b2db      	uxtb	r3, r3
 800a9f8:	461a      	mov	r2, r3
 800a9fa:	79fb      	ldrb	r3, [r7, #7]
 800a9fc:	429a      	cmp	r2, r3
 800a9fe:	d09f      	beq.n	800a940 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800aa00:	2300      	movs	r3, #0
}
 800aa02:	4618      	mov	r0, r3
 800aa04:	3740      	adds	r7, #64	; 0x40
 800aa06:	46bd      	mov	sp, r7
 800aa08:	bd80      	pop	{r7, pc}
	...

0800aa0c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800aa0c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800aa10:	b0c0      	sub	sp, #256	; 0x100
 800aa12:	af00      	add	r7, sp, #0
 800aa14:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800aa18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aa1c:	681b      	ldr	r3, [r3, #0]
 800aa1e:	691b      	ldr	r3, [r3, #16]
 800aa20:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800aa24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aa28:	68d9      	ldr	r1, [r3, #12]
 800aa2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aa2e:	681a      	ldr	r2, [r3, #0]
 800aa30:	ea40 0301 	orr.w	r3, r0, r1
 800aa34:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800aa36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aa3a:	689a      	ldr	r2, [r3, #8]
 800aa3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aa40:	691b      	ldr	r3, [r3, #16]
 800aa42:	431a      	orrs	r2, r3
 800aa44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aa48:	695b      	ldr	r3, [r3, #20]
 800aa4a:	431a      	orrs	r2, r3
 800aa4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aa50:	69db      	ldr	r3, [r3, #28]
 800aa52:	4313      	orrs	r3, r2
 800aa54:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800aa58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aa5c:	681b      	ldr	r3, [r3, #0]
 800aa5e:	68db      	ldr	r3, [r3, #12]
 800aa60:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800aa64:	f021 010c 	bic.w	r1, r1, #12
 800aa68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aa6c:	681a      	ldr	r2, [r3, #0]
 800aa6e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800aa72:	430b      	orrs	r3, r1
 800aa74:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800aa76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aa7a:	681b      	ldr	r3, [r3, #0]
 800aa7c:	695b      	ldr	r3, [r3, #20]
 800aa7e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800aa82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aa86:	6999      	ldr	r1, [r3, #24]
 800aa88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aa8c:	681a      	ldr	r2, [r3, #0]
 800aa8e:	ea40 0301 	orr.w	r3, r0, r1
 800aa92:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800aa94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aa98:	681a      	ldr	r2, [r3, #0]
 800aa9a:	4b8f      	ldr	r3, [pc, #572]	; (800acd8 <UART_SetConfig+0x2cc>)
 800aa9c:	429a      	cmp	r2, r3
 800aa9e:	d005      	beq.n	800aaac <UART_SetConfig+0xa0>
 800aaa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aaa4:	681a      	ldr	r2, [r3, #0]
 800aaa6:	4b8d      	ldr	r3, [pc, #564]	; (800acdc <UART_SetConfig+0x2d0>)
 800aaa8:	429a      	cmp	r2, r3
 800aaaa:	d104      	bne.n	800aab6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800aaac:	f7fd fb00 	bl	80080b0 <HAL_RCC_GetPCLK2Freq>
 800aab0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800aab4:	e003      	b.n	800aabe <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800aab6:	f7fd fae7 	bl	8008088 <HAL_RCC_GetPCLK1Freq>
 800aaba:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800aabe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aac2:	69db      	ldr	r3, [r3, #28]
 800aac4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800aac8:	f040 810c 	bne.w	800ace4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800aacc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800aad0:	2200      	movs	r2, #0
 800aad2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800aad6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800aada:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800aade:	4622      	mov	r2, r4
 800aae0:	462b      	mov	r3, r5
 800aae2:	1891      	adds	r1, r2, r2
 800aae4:	65b9      	str	r1, [r7, #88]	; 0x58
 800aae6:	415b      	adcs	r3, r3
 800aae8:	65fb      	str	r3, [r7, #92]	; 0x5c
 800aaea:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800aaee:	4621      	mov	r1, r4
 800aaf0:	eb12 0801 	adds.w	r8, r2, r1
 800aaf4:	4629      	mov	r1, r5
 800aaf6:	eb43 0901 	adc.w	r9, r3, r1
 800aafa:	f04f 0200 	mov.w	r2, #0
 800aafe:	f04f 0300 	mov.w	r3, #0
 800ab02:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800ab06:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800ab0a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800ab0e:	4690      	mov	r8, r2
 800ab10:	4699      	mov	r9, r3
 800ab12:	4623      	mov	r3, r4
 800ab14:	eb18 0303 	adds.w	r3, r8, r3
 800ab18:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800ab1c:	462b      	mov	r3, r5
 800ab1e:	eb49 0303 	adc.w	r3, r9, r3
 800ab22:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800ab26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ab2a:	685b      	ldr	r3, [r3, #4]
 800ab2c:	2200      	movs	r2, #0
 800ab2e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800ab32:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800ab36:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800ab3a:	460b      	mov	r3, r1
 800ab3c:	18db      	adds	r3, r3, r3
 800ab3e:	653b      	str	r3, [r7, #80]	; 0x50
 800ab40:	4613      	mov	r3, r2
 800ab42:	eb42 0303 	adc.w	r3, r2, r3
 800ab46:	657b      	str	r3, [r7, #84]	; 0x54
 800ab48:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800ab4c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800ab50:	f7f6 f882 	bl	8000c58 <__aeabi_uldivmod>
 800ab54:	4602      	mov	r2, r0
 800ab56:	460b      	mov	r3, r1
 800ab58:	4b61      	ldr	r3, [pc, #388]	; (800ace0 <UART_SetConfig+0x2d4>)
 800ab5a:	fba3 2302 	umull	r2, r3, r3, r2
 800ab5e:	095b      	lsrs	r3, r3, #5
 800ab60:	011c      	lsls	r4, r3, #4
 800ab62:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ab66:	2200      	movs	r2, #0
 800ab68:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800ab6c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800ab70:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800ab74:	4642      	mov	r2, r8
 800ab76:	464b      	mov	r3, r9
 800ab78:	1891      	adds	r1, r2, r2
 800ab7a:	64b9      	str	r1, [r7, #72]	; 0x48
 800ab7c:	415b      	adcs	r3, r3
 800ab7e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ab80:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800ab84:	4641      	mov	r1, r8
 800ab86:	eb12 0a01 	adds.w	sl, r2, r1
 800ab8a:	4649      	mov	r1, r9
 800ab8c:	eb43 0b01 	adc.w	fp, r3, r1
 800ab90:	f04f 0200 	mov.w	r2, #0
 800ab94:	f04f 0300 	mov.w	r3, #0
 800ab98:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800ab9c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800aba0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800aba4:	4692      	mov	sl, r2
 800aba6:	469b      	mov	fp, r3
 800aba8:	4643      	mov	r3, r8
 800abaa:	eb1a 0303 	adds.w	r3, sl, r3
 800abae:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800abb2:	464b      	mov	r3, r9
 800abb4:	eb4b 0303 	adc.w	r3, fp, r3
 800abb8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800abbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800abc0:	685b      	ldr	r3, [r3, #4]
 800abc2:	2200      	movs	r2, #0
 800abc4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800abc8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800abcc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800abd0:	460b      	mov	r3, r1
 800abd2:	18db      	adds	r3, r3, r3
 800abd4:	643b      	str	r3, [r7, #64]	; 0x40
 800abd6:	4613      	mov	r3, r2
 800abd8:	eb42 0303 	adc.w	r3, r2, r3
 800abdc:	647b      	str	r3, [r7, #68]	; 0x44
 800abde:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800abe2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800abe6:	f7f6 f837 	bl	8000c58 <__aeabi_uldivmod>
 800abea:	4602      	mov	r2, r0
 800abec:	460b      	mov	r3, r1
 800abee:	4611      	mov	r1, r2
 800abf0:	4b3b      	ldr	r3, [pc, #236]	; (800ace0 <UART_SetConfig+0x2d4>)
 800abf2:	fba3 2301 	umull	r2, r3, r3, r1
 800abf6:	095b      	lsrs	r3, r3, #5
 800abf8:	2264      	movs	r2, #100	; 0x64
 800abfa:	fb02 f303 	mul.w	r3, r2, r3
 800abfe:	1acb      	subs	r3, r1, r3
 800ac00:	00db      	lsls	r3, r3, #3
 800ac02:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800ac06:	4b36      	ldr	r3, [pc, #216]	; (800ace0 <UART_SetConfig+0x2d4>)
 800ac08:	fba3 2302 	umull	r2, r3, r3, r2
 800ac0c:	095b      	lsrs	r3, r3, #5
 800ac0e:	005b      	lsls	r3, r3, #1
 800ac10:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800ac14:	441c      	add	r4, r3
 800ac16:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ac1a:	2200      	movs	r2, #0
 800ac1c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800ac20:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800ac24:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800ac28:	4642      	mov	r2, r8
 800ac2a:	464b      	mov	r3, r9
 800ac2c:	1891      	adds	r1, r2, r2
 800ac2e:	63b9      	str	r1, [r7, #56]	; 0x38
 800ac30:	415b      	adcs	r3, r3
 800ac32:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ac34:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800ac38:	4641      	mov	r1, r8
 800ac3a:	1851      	adds	r1, r2, r1
 800ac3c:	6339      	str	r1, [r7, #48]	; 0x30
 800ac3e:	4649      	mov	r1, r9
 800ac40:	414b      	adcs	r3, r1
 800ac42:	637b      	str	r3, [r7, #52]	; 0x34
 800ac44:	f04f 0200 	mov.w	r2, #0
 800ac48:	f04f 0300 	mov.w	r3, #0
 800ac4c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800ac50:	4659      	mov	r1, fp
 800ac52:	00cb      	lsls	r3, r1, #3
 800ac54:	4651      	mov	r1, sl
 800ac56:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ac5a:	4651      	mov	r1, sl
 800ac5c:	00ca      	lsls	r2, r1, #3
 800ac5e:	4610      	mov	r0, r2
 800ac60:	4619      	mov	r1, r3
 800ac62:	4603      	mov	r3, r0
 800ac64:	4642      	mov	r2, r8
 800ac66:	189b      	adds	r3, r3, r2
 800ac68:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800ac6c:	464b      	mov	r3, r9
 800ac6e:	460a      	mov	r2, r1
 800ac70:	eb42 0303 	adc.w	r3, r2, r3
 800ac74:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800ac78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ac7c:	685b      	ldr	r3, [r3, #4]
 800ac7e:	2200      	movs	r2, #0
 800ac80:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800ac84:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800ac88:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800ac8c:	460b      	mov	r3, r1
 800ac8e:	18db      	adds	r3, r3, r3
 800ac90:	62bb      	str	r3, [r7, #40]	; 0x28
 800ac92:	4613      	mov	r3, r2
 800ac94:	eb42 0303 	adc.w	r3, r2, r3
 800ac98:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ac9a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800ac9e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800aca2:	f7f5 ffd9 	bl	8000c58 <__aeabi_uldivmod>
 800aca6:	4602      	mov	r2, r0
 800aca8:	460b      	mov	r3, r1
 800acaa:	4b0d      	ldr	r3, [pc, #52]	; (800ace0 <UART_SetConfig+0x2d4>)
 800acac:	fba3 1302 	umull	r1, r3, r3, r2
 800acb0:	095b      	lsrs	r3, r3, #5
 800acb2:	2164      	movs	r1, #100	; 0x64
 800acb4:	fb01 f303 	mul.w	r3, r1, r3
 800acb8:	1ad3      	subs	r3, r2, r3
 800acba:	00db      	lsls	r3, r3, #3
 800acbc:	3332      	adds	r3, #50	; 0x32
 800acbe:	4a08      	ldr	r2, [pc, #32]	; (800ace0 <UART_SetConfig+0x2d4>)
 800acc0:	fba2 2303 	umull	r2, r3, r2, r3
 800acc4:	095b      	lsrs	r3, r3, #5
 800acc6:	f003 0207 	and.w	r2, r3, #7
 800acca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	4422      	add	r2, r4
 800acd2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800acd4:	e105      	b.n	800aee2 <UART_SetConfig+0x4d6>
 800acd6:	bf00      	nop
 800acd8:	40011000 	.word	0x40011000
 800acdc:	40011400 	.word	0x40011400
 800ace0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800ace4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ace8:	2200      	movs	r2, #0
 800acea:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800acee:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800acf2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800acf6:	4642      	mov	r2, r8
 800acf8:	464b      	mov	r3, r9
 800acfa:	1891      	adds	r1, r2, r2
 800acfc:	6239      	str	r1, [r7, #32]
 800acfe:	415b      	adcs	r3, r3
 800ad00:	627b      	str	r3, [r7, #36]	; 0x24
 800ad02:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800ad06:	4641      	mov	r1, r8
 800ad08:	1854      	adds	r4, r2, r1
 800ad0a:	4649      	mov	r1, r9
 800ad0c:	eb43 0501 	adc.w	r5, r3, r1
 800ad10:	f04f 0200 	mov.w	r2, #0
 800ad14:	f04f 0300 	mov.w	r3, #0
 800ad18:	00eb      	lsls	r3, r5, #3
 800ad1a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800ad1e:	00e2      	lsls	r2, r4, #3
 800ad20:	4614      	mov	r4, r2
 800ad22:	461d      	mov	r5, r3
 800ad24:	4643      	mov	r3, r8
 800ad26:	18e3      	adds	r3, r4, r3
 800ad28:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800ad2c:	464b      	mov	r3, r9
 800ad2e:	eb45 0303 	adc.w	r3, r5, r3
 800ad32:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800ad36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ad3a:	685b      	ldr	r3, [r3, #4]
 800ad3c:	2200      	movs	r2, #0
 800ad3e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800ad42:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800ad46:	f04f 0200 	mov.w	r2, #0
 800ad4a:	f04f 0300 	mov.w	r3, #0
 800ad4e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800ad52:	4629      	mov	r1, r5
 800ad54:	008b      	lsls	r3, r1, #2
 800ad56:	4621      	mov	r1, r4
 800ad58:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ad5c:	4621      	mov	r1, r4
 800ad5e:	008a      	lsls	r2, r1, #2
 800ad60:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800ad64:	f7f5 ff78 	bl	8000c58 <__aeabi_uldivmod>
 800ad68:	4602      	mov	r2, r0
 800ad6a:	460b      	mov	r3, r1
 800ad6c:	4b60      	ldr	r3, [pc, #384]	; (800aef0 <UART_SetConfig+0x4e4>)
 800ad6e:	fba3 2302 	umull	r2, r3, r3, r2
 800ad72:	095b      	lsrs	r3, r3, #5
 800ad74:	011c      	lsls	r4, r3, #4
 800ad76:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ad7a:	2200      	movs	r2, #0
 800ad7c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800ad80:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800ad84:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800ad88:	4642      	mov	r2, r8
 800ad8a:	464b      	mov	r3, r9
 800ad8c:	1891      	adds	r1, r2, r2
 800ad8e:	61b9      	str	r1, [r7, #24]
 800ad90:	415b      	adcs	r3, r3
 800ad92:	61fb      	str	r3, [r7, #28]
 800ad94:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ad98:	4641      	mov	r1, r8
 800ad9a:	1851      	adds	r1, r2, r1
 800ad9c:	6139      	str	r1, [r7, #16]
 800ad9e:	4649      	mov	r1, r9
 800ada0:	414b      	adcs	r3, r1
 800ada2:	617b      	str	r3, [r7, #20]
 800ada4:	f04f 0200 	mov.w	r2, #0
 800ada8:	f04f 0300 	mov.w	r3, #0
 800adac:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800adb0:	4659      	mov	r1, fp
 800adb2:	00cb      	lsls	r3, r1, #3
 800adb4:	4651      	mov	r1, sl
 800adb6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800adba:	4651      	mov	r1, sl
 800adbc:	00ca      	lsls	r2, r1, #3
 800adbe:	4610      	mov	r0, r2
 800adc0:	4619      	mov	r1, r3
 800adc2:	4603      	mov	r3, r0
 800adc4:	4642      	mov	r2, r8
 800adc6:	189b      	adds	r3, r3, r2
 800adc8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800adcc:	464b      	mov	r3, r9
 800adce:	460a      	mov	r2, r1
 800add0:	eb42 0303 	adc.w	r3, r2, r3
 800add4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800add8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800addc:	685b      	ldr	r3, [r3, #4]
 800adde:	2200      	movs	r2, #0
 800ade0:	67bb      	str	r3, [r7, #120]	; 0x78
 800ade2:	67fa      	str	r2, [r7, #124]	; 0x7c
 800ade4:	f04f 0200 	mov.w	r2, #0
 800ade8:	f04f 0300 	mov.w	r3, #0
 800adec:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800adf0:	4649      	mov	r1, r9
 800adf2:	008b      	lsls	r3, r1, #2
 800adf4:	4641      	mov	r1, r8
 800adf6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800adfa:	4641      	mov	r1, r8
 800adfc:	008a      	lsls	r2, r1, #2
 800adfe:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800ae02:	f7f5 ff29 	bl	8000c58 <__aeabi_uldivmod>
 800ae06:	4602      	mov	r2, r0
 800ae08:	460b      	mov	r3, r1
 800ae0a:	4b39      	ldr	r3, [pc, #228]	; (800aef0 <UART_SetConfig+0x4e4>)
 800ae0c:	fba3 1302 	umull	r1, r3, r3, r2
 800ae10:	095b      	lsrs	r3, r3, #5
 800ae12:	2164      	movs	r1, #100	; 0x64
 800ae14:	fb01 f303 	mul.w	r3, r1, r3
 800ae18:	1ad3      	subs	r3, r2, r3
 800ae1a:	011b      	lsls	r3, r3, #4
 800ae1c:	3332      	adds	r3, #50	; 0x32
 800ae1e:	4a34      	ldr	r2, [pc, #208]	; (800aef0 <UART_SetConfig+0x4e4>)
 800ae20:	fba2 2303 	umull	r2, r3, r2, r3
 800ae24:	095b      	lsrs	r3, r3, #5
 800ae26:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ae2a:	441c      	add	r4, r3
 800ae2c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ae30:	2200      	movs	r2, #0
 800ae32:	673b      	str	r3, [r7, #112]	; 0x70
 800ae34:	677a      	str	r2, [r7, #116]	; 0x74
 800ae36:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800ae3a:	4642      	mov	r2, r8
 800ae3c:	464b      	mov	r3, r9
 800ae3e:	1891      	adds	r1, r2, r2
 800ae40:	60b9      	str	r1, [r7, #8]
 800ae42:	415b      	adcs	r3, r3
 800ae44:	60fb      	str	r3, [r7, #12]
 800ae46:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800ae4a:	4641      	mov	r1, r8
 800ae4c:	1851      	adds	r1, r2, r1
 800ae4e:	6039      	str	r1, [r7, #0]
 800ae50:	4649      	mov	r1, r9
 800ae52:	414b      	adcs	r3, r1
 800ae54:	607b      	str	r3, [r7, #4]
 800ae56:	f04f 0200 	mov.w	r2, #0
 800ae5a:	f04f 0300 	mov.w	r3, #0
 800ae5e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800ae62:	4659      	mov	r1, fp
 800ae64:	00cb      	lsls	r3, r1, #3
 800ae66:	4651      	mov	r1, sl
 800ae68:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ae6c:	4651      	mov	r1, sl
 800ae6e:	00ca      	lsls	r2, r1, #3
 800ae70:	4610      	mov	r0, r2
 800ae72:	4619      	mov	r1, r3
 800ae74:	4603      	mov	r3, r0
 800ae76:	4642      	mov	r2, r8
 800ae78:	189b      	adds	r3, r3, r2
 800ae7a:	66bb      	str	r3, [r7, #104]	; 0x68
 800ae7c:	464b      	mov	r3, r9
 800ae7e:	460a      	mov	r2, r1
 800ae80:	eb42 0303 	adc.w	r3, r2, r3
 800ae84:	66fb      	str	r3, [r7, #108]	; 0x6c
 800ae86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ae8a:	685b      	ldr	r3, [r3, #4]
 800ae8c:	2200      	movs	r2, #0
 800ae8e:	663b      	str	r3, [r7, #96]	; 0x60
 800ae90:	667a      	str	r2, [r7, #100]	; 0x64
 800ae92:	f04f 0200 	mov.w	r2, #0
 800ae96:	f04f 0300 	mov.w	r3, #0
 800ae9a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800ae9e:	4649      	mov	r1, r9
 800aea0:	008b      	lsls	r3, r1, #2
 800aea2:	4641      	mov	r1, r8
 800aea4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800aea8:	4641      	mov	r1, r8
 800aeaa:	008a      	lsls	r2, r1, #2
 800aeac:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800aeb0:	f7f5 fed2 	bl	8000c58 <__aeabi_uldivmod>
 800aeb4:	4602      	mov	r2, r0
 800aeb6:	460b      	mov	r3, r1
 800aeb8:	4b0d      	ldr	r3, [pc, #52]	; (800aef0 <UART_SetConfig+0x4e4>)
 800aeba:	fba3 1302 	umull	r1, r3, r3, r2
 800aebe:	095b      	lsrs	r3, r3, #5
 800aec0:	2164      	movs	r1, #100	; 0x64
 800aec2:	fb01 f303 	mul.w	r3, r1, r3
 800aec6:	1ad3      	subs	r3, r2, r3
 800aec8:	011b      	lsls	r3, r3, #4
 800aeca:	3332      	adds	r3, #50	; 0x32
 800aecc:	4a08      	ldr	r2, [pc, #32]	; (800aef0 <UART_SetConfig+0x4e4>)
 800aece:	fba2 2303 	umull	r2, r3, r2, r3
 800aed2:	095b      	lsrs	r3, r3, #5
 800aed4:	f003 020f 	and.w	r2, r3, #15
 800aed8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aedc:	681b      	ldr	r3, [r3, #0]
 800aede:	4422      	add	r2, r4
 800aee0:	609a      	str	r2, [r3, #8]
}
 800aee2:	bf00      	nop
 800aee4:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800aee8:	46bd      	mov	sp, r7
 800aeea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800aeee:	bf00      	nop
 800aef0:	51eb851f 	.word	0x51eb851f

0800aef4 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 800aef4:	b084      	sub	sp, #16
 800aef6:	b480      	push	{r7}
 800aef8:	b085      	sub	sp, #20
 800aefa:	af00      	add	r7, sp, #0
 800aefc:	6078      	str	r0, [r7, #4]
 800aefe:	f107 001c 	add.w	r0, r7, #28
 800af02:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800af06:	2300      	movs	r3, #0
 800af08:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800af0a:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800af0c:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800af0e:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800af10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 800af12:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800af14:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 800af16:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800af18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800af1a:	431a      	orrs	r2, r3
             Init.ClockDiv
 800af1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800af1e:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800af20:	68fa      	ldr	r2, [r7, #12]
 800af22:	4313      	orrs	r3, r2
 800af24:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	685b      	ldr	r3, [r3, #4]
 800af2a:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 800af2e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800af32:	68fa      	ldr	r2, [r7, #12]
 800af34:	431a      	orrs	r2, r3
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800af3a:	2300      	movs	r3, #0
}
 800af3c:	4618      	mov	r0, r3
 800af3e:	3714      	adds	r7, #20
 800af40:	46bd      	mov	sp, r7
 800af42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af46:	b004      	add	sp, #16
 800af48:	4770      	bx	lr

0800af4a <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800af4a:	b480      	push	{r7}
 800af4c:	b083      	sub	sp, #12
 800af4e:	af00      	add	r7, sp, #0
 800af50:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800af58:	4618      	mov	r0, r3
 800af5a:	370c      	adds	r7, #12
 800af5c:	46bd      	mov	sp, r7
 800af5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af62:	4770      	bx	lr

0800af64 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 800af64:	b480      	push	{r7}
 800af66:	b083      	sub	sp, #12
 800af68:	af00      	add	r7, sp, #0
 800af6a:	6078      	str	r0, [r7, #4]
 800af6c:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800af6e:	683b      	ldr	r3, [r7, #0]
 800af70:	681a      	ldr	r2, [r3, #0]
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800af78:	2300      	movs	r3, #0
}
 800af7a:	4618      	mov	r0, r3
 800af7c:	370c      	adds	r7, #12
 800af7e:	46bd      	mov	sp, r7
 800af80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af84:	4770      	bx	lr

0800af86 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800af86:	b480      	push	{r7}
 800af88:	b083      	sub	sp, #12
 800af8a:	af00      	add	r7, sp, #0
 800af8c:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	2203      	movs	r2, #3
 800af92:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800af94:	2300      	movs	r3, #0
}
 800af96:	4618      	mov	r0, r3
 800af98:	370c      	adds	r7, #12
 800af9a:	46bd      	mov	sp, r7
 800af9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afa0:	4770      	bx	lr

0800afa2 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800afa2:	b480      	push	{r7}
 800afa4:	b083      	sub	sp, #12
 800afa6:	af00      	add	r7, sp, #0
 800afa8:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	f003 0303 	and.w	r3, r3, #3
}
 800afb2:	4618      	mov	r0, r3
 800afb4:	370c      	adds	r7, #12
 800afb6:	46bd      	mov	sp, r7
 800afb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afbc:	4770      	bx	lr

0800afbe <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800afbe:	b480      	push	{r7}
 800afc0:	b085      	sub	sp, #20
 800afc2:	af00      	add	r7, sp, #0
 800afc4:	6078      	str	r0, [r7, #4]
 800afc6:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800afc8:	2300      	movs	r3, #0
 800afca:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800afcc:	683b      	ldr	r3, [r7, #0]
 800afce:	681a      	ldr	r2, [r3, #0]
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800afd4:	683b      	ldr	r3, [r7, #0]
 800afd6:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800afd8:	683b      	ldr	r3, [r7, #0]
 800afda:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800afdc:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800afde:	683b      	ldr	r3, [r7, #0]
 800afe0:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800afe2:	431a      	orrs	r2, r3
                       Command->CPSM);
 800afe4:	683b      	ldr	r3, [r7, #0]
 800afe6:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800afe8:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800afea:	68fa      	ldr	r2, [r7, #12]
 800afec:	4313      	orrs	r3, r2
 800afee:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	68db      	ldr	r3, [r3, #12]
 800aff4:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800aff8:	f023 030f 	bic.w	r3, r3, #15
 800affc:	68fa      	ldr	r2, [r7, #12]
 800affe:	431a      	orrs	r2, r3
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800b004:	2300      	movs	r3, #0
}
 800b006:	4618      	mov	r0, r3
 800b008:	3714      	adds	r7, #20
 800b00a:	46bd      	mov	sp, r7
 800b00c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b010:	4770      	bx	lr

0800b012 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800b012:	b480      	push	{r7}
 800b014:	b083      	sub	sp, #12
 800b016:	af00      	add	r7, sp, #0
 800b018:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	691b      	ldr	r3, [r3, #16]
 800b01e:	b2db      	uxtb	r3, r3
}
 800b020:	4618      	mov	r0, r3
 800b022:	370c      	adds	r7, #12
 800b024:	46bd      	mov	sp, r7
 800b026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b02a:	4770      	bx	lr

0800b02c <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800b02c:	b480      	push	{r7}
 800b02e:	b085      	sub	sp, #20
 800b030:	af00      	add	r7, sp, #0
 800b032:	6078      	str	r0, [r7, #4]
 800b034:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	3314      	adds	r3, #20
 800b03a:	461a      	mov	r2, r3
 800b03c:	683b      	ldr	r3, [r7, #0]
 800b03e:	4413      	add	r3, r2
 800b040:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800b042:	68fb      	ldr	r3, [r7, #12]
 800b044:	681b      	ldr	r3, [r3, #0]
}  
 800b046:	4618      	mov	r0, r3
 800b048:	3714      	adds	r7, #20
 800b04a:	46bd      	mov	sp, r7
 800b04c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b050:	4770      	bx	lr

0800b052 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800b052:	b480      	push	{r7}
 800b054:	b085      	sub	sp, #20
 800b056:	af00      	add	r7, sp, #0
 800b058:	6078      	str	r0, [r7, #4]
 800b05a:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800b05c:	2300      	movs	r3, #0
 800b05e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800b060:	683b      	ldr	r3, [r7, #0]
 800b062:	681a      	ldr	r2, [r3, #0]
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800b068:	683b      	ldr	r3, [r7, #0]
 800b06a:	685a      	ldr	r2, [r3, #4]
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800b070:	683b      	ldr	r3, [r7, #0]
 800b072:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800b074:	683b      	ldr	r3, [r7, #0]
 800b076:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800b078:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800b07a:	683b      	ldr	r3, [r7, #0]
 800b07c:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800b07e:	431a      	orrs	r2, r3
                       Data->DPSM);
 800b080:	683b      	ldr	r3, [r7, #0]
 800b082:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800b084:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800b086:	68fa      	ldr	r2, [r7, #12]
 800b088:	4313      	orrs	r3, r2
 800b08a:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b090:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 800b094:	68fb      	ldr	r3, [r7, #12]
 800b096:	431a      	orrs	r2, r3
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800b09c:	2300      	movs	r3, #0

}
 800b09e:	4618      	mov	r0, r3
 800b0a0:	3714      	adds	r7, #20
 800b0a2:	46bd      	mov	sp, r7
 800b0a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0a8:	4770      	bx	lr

0800b0aa <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800b0aa:	b580      	push	{r7, lr}
 800b0ac:	b088      	sub	sp, #32
 800b0ae:	af00      	add	r7, sp, #0
 800b0b0:	6078      	str	r0, [r7, #4]
 800b0b2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800b0b4:	683b      	ldr	r3, [r7, #0]
 800b0b6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800b0b8:	2310      	movs	r3, #16
 800b0ba:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b0bc:	2340      	movs	r3, #64	; 0x40
 800b0be:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b0c0:	2300      	movs	r3, #0
 800b0c2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b0c4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b0c8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b0ca:	f107 0308 	add.w	r3, r7, #8
 800b0ce:	4619      	mov	r1, r3
 800b0d0:	6878      	ldr	r0, [r7, #4]
 800b0d2:	f7ff ff74 	bl	800afbe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800b0d6:	f241 3288 	movw	r2, #5000	; 0x1388
 800b0da:	2110      	movs	r1, #16
 800b0dc:	6878      	ldr	r0, [r7, #4]
 800b0de:	f000 f9d7 	bl	800b490 <SDMMC_GetCmdResp1>
 800b0e2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b0e4:	69fb      	ldr	r3, [r7, #28]
}
 800b0e6:	4618      	mov	r0, r3
 800b0e8:	3720      	adds	r7, #32
 800b0ea:	46bd      	mov	sp, r7
 800b0ec:	bd80      	pop	{r7, pc}

0800b0ee <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800b0ee:	b580      	push	{r7, lr}
 800b0f0:	b088      	sub	sp, #32
 800b0f2:	af00      	add	r7, sp, #0
 800b0f4:	6078      	str	r0, [r7, #4]
 800b0f6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800b0f8:	683b      	ldr	r3, [r7, #0]
 800b0fa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800b0fc:	2311      	movs	r3, #17
 800b0fe:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b100:	2340      	movs	r3, #64	; 0x40
 800b102:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b104:	2300      	movs	r3, #0
 800b106:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b108:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b10c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b10e:	f107 0308 	add.w	r3, r7, #8
 800b112:	4619      	mov	r1, r3
 800b114:	6878      	ldr	r0, [r7, #4]
 800b116:	f7ff ff52 	bl	800afbe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800b11a:	f241 3288 	movw	r2, #5000	; 0x1388
 800b11e:	2111      	movs	r1, #17
 800b120:	6878      	ldr	r0, [r7, #4]
 800b122:	f000 f9b5 	bl	800b490 <SDMMC_GetCmdResp1>
 800b126:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b128:	69fb      	ldr	r3, [r7, #28]
}
 800b12a:	4618      	mov	r0, r3
 800b12c:	3720      	adds	r7, #32
 800b12e:	46bd      	mov	sp, r7
 800b130:	bd80      	pop	{r7, pc}

0800b132 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800b132:	b580      	push	{r7, lr}
 800b134:	b088      	sub	sp, #32
 800b136:	af00      	add	r7, sp, #0
 800b138:	6078      	str	r0, [r7, #4]
 800b13a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800b13c:	683b      	ldr	r3, [r7, #0]
 800b13e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800b140:	2312      	movs	r3, #18
 800b142:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b144:	2340      	movs	r3, #64	; 0x40
 800b146:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b148:	2300      	movs	r3, #0
 800b14a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b14c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b150:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b152:	f107 0308 	add.w	r3, r7, #8
 800b156:	4619      	mov	r1, r3
 800b158:	6878      	ldr	r0, [r7, #4]
 800b15a:	f7ff ff30 	bl	800afbe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800b15e:	f241 3288 	movw	r2, #5000	; 0x1388
 800b162:	2112      	movs	r1, #18
 800b164:	6878      	ldr	r0, [r7, #4]
 800b166:	f000 f993 	bl	800b490 <SDMMC_GetCmdResp1>
 800b16a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b16c:	69fb      	ldr	r3, [r7, #28]
}
 800b16e:	4618      	mov	r0, r3
 800b170:	3720      	adds	r7, #32
 800b172:	46bd      	mov	sp, r7
 800b174:	bd80      	pop	{r7, pc}

0800b176 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800b176:	b580      	push	{r7, lr}
 800b178:	b088      	sub	sp, #32
 800b17a:	af00      	add	r7, sp, #0
 800b17c:	6078      	str	r0, [r7, #4]
 800b17e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800b180:	683b      	ldr	r3, [r7, #0]
 800b182:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800b184:	2318      	movs	r3, #24
 800b186:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b188:	2340      	movs	r3, #64	; 0x40
 800b18a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b18c:	2300      	movs	r3, #0
 800b18e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b190:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b194:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b196:	f107 0308 	add.w	r3, r7, #8
 800b19a:	4619      	mov	r1, r3
 800b19c:	6878      	ldr	r0, [r7, #4]
 800b19e:	f7ff ff0e 	bl	800afbe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800b1a2:	f241 3288 	movw	r2, #5000	; 0x1388
 800b1a6:	2118      	movs	r1, #24
 800b1a8:	6878      	ldr	r0, [r7, #4]
 800b1aa:	f000 f971 	bl	800b490 <SDMMC_GetCmdResp1>
 800b1ae:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b1b0:	69fb      	ldr	r3, [r7, #28]
}
 800b1b2:	4618      	mov	r0, r3
 800b1b4:	3720      	adds	r7, #32
 800b1b6:	46bd      	mov	sp, r7
 800b1b8:	bd80      	pop	{r7, pc}

0800b1ba <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800b1ba:	b580      	push	{r7, lr}
 800b1bc:	b088      	sub	sp, #32
 800b1be:	af00      	add	r7, sp, #0
 800b1c0:	6078      	str	r0, [r7, #4]
 800b1c2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800b1c4:	683b      	ldr	r3, [r7, #0]
 800b1c6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800b1c8:	2319      	movs	r3, #25
 800b1ca:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b1cc:	2340      	movs	r3, #64	; 0x40
 800b1ce:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b1d0:	2300      	movs	r3, #0
 800b1d2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b1d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b1d8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b1da:	f107 0308 	add.w	r3, r7, #8
 800b1de:	4619      	mov	r1, r3
 800b1e0:	6878      	ldr	r0, [r7, #4]
 800b1e2:	f7ff feec 	bl	800afbe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800b1e6:	f241 3288 	movw	r2, #5000	; 0x1388
 800b1ea:	2119      	movs	r1, #25
 800b1ec:	6878      	ldr	r0, [r7, #4]
 800b1ee:	f000 f94f 	bl	800b490 <SDMMC_GetCmdResp1>
 800b1f2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b1f4:	69fb      	ldr	r3, [r7, #28]
}
 800b1f6:	4618      	mov	r0, r3
 800b1f8:	3720      	adds	r7, #32
 800b1fa:	46bd      	mov	sp, r7
 800b1fc:	bd80      	pop	{r7, pc}
	...

0800b200 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800b200:	b580      	push	{r7, lr}
 800b202:	b088      	sub	sp, #32
 800b204:	af00      	add	r7, sp, #0
 800b206:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800b208:	2300      	movs	r3, #0
 800b20a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800b20c:	230c      	movs	r3, #12
 800b20e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b210:	2340      	movs	r3, #64	; 0x40
 800b212:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b214:	2300      	movs	r3, #0
 800b216:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b218:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b21c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b21e:	f107 0308 	add.w	r3, r7, #8
 800b222:	4619      	mov	r1, r3
 800b224:	6878      	ldr	r0, [r7, #4]
 800b226:	f7ff feca 	bl	800afbe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800b22a:	4a05      	ldr	r2, [pc, #20]	; (800b240 <SDMMC_CmdStopTransfer+0x40>)
 800b22c:	210c      	movs	r1, #12
 800b22e:	6878      	ldr	r0, [r7, #4]
 800b230:	f000 f92e 	bl	800b490 <SDMMC_GetCmdResp1>
 800b234:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b236:	69fb      	ldr	r3, [r7, #28]
}
 800b238:	4618      	mov	r0, r3
 800b23a:	3720      	adds	r7, #32
 800b23c:	46bd      	mov	sp, r7
 800b23e:	bd80      	pop	{r7, pc}
 800b240:	05f5e100 	.word	0x05f5e100

0800b244 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800b244:	b580      	push	{r7, lr}
 800b246:	b08a      	sub	sp, #40	; 0x28
 800b248:	af00      	add	r7, sp, #0
 800b24a:	60f8      	str	r0, [r7, #12]
 800b24c:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800b250:	683b      	ldr	r3, [r7, #0]
 800b252:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800b254:	2307      	movs	r3, #7
 800b256:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b258:	2340      	movs	r3, #64	; 0x40
 800b25a:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b25c:	2300      	movs	r3, #0
 800b25e:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b260:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b264:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b266:	f107 0310 	add.w	r3, r7, #16
 800b26a:	4619      	mov	r1, r3
 800b26c:	68f8      	ldr	r0, [r7, #12]
 800b26e:	f7ff fea6 	bl	800afbe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800b272:	f241 3288 	movw	r2, #5000	; 0x1388
 800b276:	2107      	movs	r1, #7
 800b278:	68f8      	ldr	r0, [r7, #12]
 800b27a:	f000 f909 	bl	800b490 <SDMMC_GetCmdResp1>
 800b27e:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 800b280:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800b282:	4618      	mov	r0, r3
 800b284:	3728      	adds	r7, #40	; 0x28
 800b286:	46bd      	mov	sp, r7
 800b288:	bd80      	pop	{r7, pc}

0800b28a <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800b28a:	b580      	push	{r7, lr}
 800b28c:	b088      	sub	sp, #32
 800b28e:	af00      	add	r7, sp, #0
 800b290:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800b292:	2300      	movs	r3, #0
 800b294:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800b296:	2300      	movs	r3, #0
 800b298:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800b29a:	2300      	movs	r3, #0
 800b29c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b29e:	2300      	movs	r3, #0
 800b2a0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b2a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b2a6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b2a8:	f107 0308 	add.w	r3, r7, #8
 800b2ac:	4619      	mov	r1, r3
 800b2ae:	6878      	ldr	r0, [r7, #4]
 800b2b0:	f7ff fe85 	bl	800afbe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800b2b4:	6878      	ldr	r0, [r7, #4]
 800b2b6:	f000 fb23 	bl	800b900 <SDMMC_GetCmdError>
 800b2ba:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b2bc:	69fb      	ldr	r3, [r7, #28]
}
 800b2be:	4618      	mov	r0, r3
 800b2c0:	3720      	adds	r7, #32
 800b2c2:	46bd      	mov	sp, r7
 800b2c4:	bd80      	pop	{r7, pc}

0800b2c6 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800b2c6:	b580      	push	{r7, lr}
 800b2c8:	b088      	sub	sp, #32
 800b2ca:	af00      	add	r7, sp, #0
 800b2cc:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800b2ce:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800b2d2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800b2d4:	2308      	movs	r3, #8
 800b2d6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b2d8:	2340      	movs	r3, #64	; 0x40
 800b2da:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b2dc:	2300      	movs	r3, #0
 800b2de:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b2e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b2e4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b2e6:	f107 0308 	add.w	r3, r7, #8
 800b2ea:	4619      	mov	r1, r3
 800b2ec:	6878      	ldr	r0, [r7, #4]
 800b2ee:	f7ff fe66 	bl	800afbe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800b2f2:	6878      	ldr	r0, [r7, #4]
 800b2f4:	f000 fab6 	bl	800b864 <SDMMC_GetCmdResp7>
 800b2f8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b2fa:	69fb      	ldr	r3, [r7, #28]
}
 800b2fc:	4618      	mov	r0, r3
 800b2fe:	3720      	adds	r7, #32
 800b300:	46bd      	mov	sp, r7
 800b302:	bd80      	pop	{r7, pc}

0800b304 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b304:	b580      	push	{r7, lr}
 800b306:	b088      	sub	sp, #32
 800b308:	af00      	add	r7, sp, #0
 800b30a:	6078      	str	r0, [r7, #4]
 800b30c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800b30e:	683b      	ldr	r3, [r7, #0]
 800b310:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800b312:	2337      	movs	r3, #55	; 0x37
 800b314:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b316:	2340      	movs	r3, #64	; 0x40
 800b318:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b31a:	2300      	movs	r3, #0
 800b31c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b31e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b322:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b324:	f107 0308 	add.w	r3, r7, #8
 800b328:	4619      	mov	r1, r3
 800b32a:	6878      	ldr	r0, [r7, #4]
 800b32c:	f7ff fe47 	bl	800afbe <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800b330:	f241 3288 	movw	r2, #5000	; 0x1388
 800b334:	2137      	movs	r1, #55	; 0x37
 800b336:	6878      	ldr	r0, [r7, #4]
 800b338:	f000 f8aa 	bl	800b490 <SDMMC_GetCmdResp1>
 800b33c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b33e:	69fb      	ldr	r3, [r7, #28]
}
 800b340:	4618      	mov	r0, r3
 800b342:	3720      	adds	r7, #32
 800b344:	46bd      	mov	sp, r7
 800b346:	bd80      	pop	{r7, pc}

0800b348 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b348:	b580      	push	{r7, lr}
 800b34a:	b088      	sub	sp, #32
 800b34c:	af00      	add	r7, sp, #0
 800b34e:	6078      	str	r0, [r7, #4]
 800b350:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800b352:	683b      	ldr	r3, [r7, #0]
 800b354:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b358:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b35c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800b35e:	2329      	movs	r3, #41	; 0x29
 800b360:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b362:	2340      	movs	r3, #64	; 0x40
 800b364:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b366:	2300      	movs	r3, #0
 800b368:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b36a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b36e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b370:	f107 0308 	add.w	r3, r7, #8
 800b374:	4619      	mov	r1, r3
 800b376:	6878      	ldr	r0, [r7, #4]
 800b378:	f7ff fe21 	bl	800afbe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800b37c:	6878      	ldr	r0, [r7, #4]
 800b37e:	f000 f9bd 	bl	800b6fc <SDMMC_GetCmdResp3>
 800b382:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b384:	69fb      	ldr	r3, [r7, #28]
}
 800b386:	4618      	mov	r0, r3
 800b388:	3720      	adds	r7, #32
 800b38a:	46bd      	mov	sp, r7
 800b38c:	bd80      	pop	{r7, pc}

0800b38e <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800b38e:	b580      	push	{r7, lr}
 800b390:	b088      	sub	sp, #32
 800b392:	af00      	add	r7, sp, #0
 800b394:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800b396:	2300      	movs	r3, #0
 800b398:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800b39a:	2302      	movs	r3, #2
 800b39c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800b39e:	23c0      	movs	r3, #192	; 0xc0
 800b3a0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b3a2:	2300      	movs	r3, #0
 800b3a4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b3a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b3aa:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b3ac:	f107 0308 	add.w	r3, r7, #8
 800b3b0:	4619      	mov	r1, r3
 800b3b2:	6878      	ldr	r0, [r7, #4]
 800b3b4:	f7ff fe03 	bl	800afbe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800b3b8:	6878      	ldr	r0, [r7, #4]
 800b3ba:	f000 f957 	bl	800b66c <SDMMC_GetCmdResp2>
 800b3be:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b3c0:	69fb      	ldr	r3, [r7, #28]
}
 800b3c2:	4618      	mov	r0, r3
 800b3c4:	3720      	adds	r7, #32
 800b3c6:	46bd      	mov	sp, r7
 800b3c8:	bd80      	pop	{r7, pc}

0800b3ca <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b3ca:	b580      	push	{r7, lr}
 800b3cc:	b088      	sub	sp, #32
 800b3ce:	af00      	add	r7, sp, #0
 800b3d0:	6078      	str	r0, [r7, #4]
 800b3d2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800b3d4:	683b      	ldr	r3, [r7, #0]
 800b3d6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800b3d8:	2309      	movs	r3, #9
 800b3da:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800b3dc:	23c0      	movs	r3, #192	; 0xc0
 800b3de:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b3e0:	2300      	movs	r3, #0
 800b3e2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b3e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b3e8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b3ea:	f107 0308 	add.w	r3, r7, #8
 800b3ee:	4619      	mov	r1, r3
 800b3f0:	6878      	ldr	r0, [r7, #4]
 800b3f2:	f7ff fde4 	bl	800afbe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800b3f6:	6878      	ldr	r0, [r7, #4]
 800b3f8:	f000 f938 	bl	800b66c <SDMMC_GetCmdResp2>
 800b3fc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b3fe:	69fb      	ldr	r3, [r7, #28]
}
 800b400:	4618      	mov	r0, r3
 800b402:	3720      	adds	r7, #32
 800b404:	46bd      	mov	sp, r7
 800b406:	bd80      	pop	{r7, pc}

0800b408 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800b408:	b580      	push	{r7, lr}
 800b40a:	b088      	sub	sp, #32
 800b40c:	af00      	add	r7, sp, #0
 800b40e:	6078      	str	r0, [r7, #4]
 800b410:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800b412:	2300      	movs	r3, #0
 800b414:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800b416:	2303      	movs	r3, #3
 800b418:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b41a:	2340      	movs	r3, #64	; 0x40
 800b41c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b41e:	2300      	movs	r3, #0
 800b420:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b422:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b426:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b428:	f107 0308 	add.w	r3, r7, #8
 800b42c:	4619      	mov	r1, r3
 800b42e:	6878      	ldr	r0, [r7, #4]
 800b430:	f7ff fdc5 	bl	800afbe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800b434:	683a      	ldr	r2, [r7, #0]
 800b436:	2103      	movs	r1, #3
 800b438:	6878      	ldr	r0, [r7, #4]
 800b43a:	f000 f99d 	bl	800b778 <SDMMC_GetCmdResp6>
 800b43e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b440:	69fb      	ldr	r3, [r7, #28]
}
 800b442:	4618      	mov	r0, r3
 800b444:	3720      	adds	r7, #32
 800b446:	46bd      	mov	sp, r7
 800b448:	bd80      	pop	{r7, pc}

0800b44a <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b44a:	b580      	push	{r7, lr}
 800b44c:	b088      	sub	sp, #32
 800b44e:	af00      	add	r7, sp, #0
 800b450:	6078      	str	r0, [r7, #4]
 800b452:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800b454:	683b      	ldr	r3, [r7, #0]
 800b456:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800b458:	230d      	movs	r3, #13
 800b45a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b45c:	2340      	movs	r3, #64	; 0x40
 800b45e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b460:	2300      	movs	r3, #0
 800b462:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b464:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b468:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b46a:	f107 0308 	add.w	r3, r7, #8
 800b46e:	4619      	mov	r1, r3
 800b470:	6878      	ldr	r0, [r7, #4]
 800b472:	f7ff fda4 	bl	800afbe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800b476:	f241 3288 	movw	r2, #5000	; 0x1388
 800b47a:	210d      	movs	r1, #13
 800b47c:	6878      	ldr	r0, [r7, #4]
 800b47e:	f000 f807 	bl	800b490 <SDMMC_GetCmdResp1>
 800b482:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b484:	69fb      	ldr	r3, [r7, #28]
}
 800b486:	4618      	mov	r0, r3
 800b488:	3720      	adds	r7, #32
 800b48a:	46bd      	mov	sp, r7
 800b48c:	bd80      	pop	{r7, pc}
	...

0800b490 <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800b490:	b580      	push	{r7, lr}
 800b492:	b088      	sub	sp, #32
 800b494:	af00      	add	r7, sp, #0
 800b496:	60f8      	str	r0, [r7, #12]
 800b498:	460b      	mov	r3, r1
 800b49a:	607a      	str	r2, [r7, #4]
 800b49c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800b49e:	4b70      	ldr	r3, [pc, #448]	; (800b660 <SDMMC_GetCmdResp1+0x1d0>)
 800b4a0:	681b      	ldr	r3, [r3, #0]
 800b4a2:	4a70      	ldr	r2, [pc, #448]	; (800b664 <SDMMC_GetCmdResp1+0x1d4>)
 800b4a4:	fba2 2303 	umull	r2, r3, r2, r3
 800b4a8:	0a5a      	lsrs	r2, r3, #9
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	fb02 f303 	mul.w	r3, r2, r3
 800b4b0:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800b4b2:	69fb      	ldr	r3, [r7, #28]
 800b4b4:	1e5a      	subs	r2, r3, #1
 800b4b6:	61fa      	str	r2, [r7, #28]
 800b4b8:	2b00      	cmp	r3, #0
 800b4ba:	d102      	bne.n	800b4c2 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b4bc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b4c0:	e0c9      	b.n	800b656 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 800b4c2:	68fb      	ldr	r3, [r7, #12]
 800b4c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b4c6:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b4c8:	69bb      	ldr	r3, [r7, #24]
 800b4ca:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b4ce:	2b00      	cmp	r3, #0
 800b4d0:	d0ef      	beq.n	800b4b2 <SDMMC_GetCmdResp1+0x22>
 800b4d2:	69bb      	ldr	r3, [r7, #24]
 800b4d4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	d1ea      	bne.n	800b4b2 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b4dc:	68fb      	ldr	r3, [r7, #12]
 800b4de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b4e0:	f003 0304 	and.w	r3, r3, #4
 800b4e4:	2b00      	cmp	r3, #0
 800b4e6:	d004      	beq.n	800b4f2 <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b4e8:	68fb      	ldr	r3, [r7, #12]
 800b4ea:	2204      	movs	r2, #4
 800b4ec:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b4ee:	2304      	movs	r3, #4
 800b4f0:	e0b1      	b.n	800b656 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b4f2:	68fb      	ldr	r3, [r7, #12]
 800b4f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b4f6:	f003 0301 	and.w	r3, r3, #1
 800b4fa:	2b00      	cmp	r3, #0
 800b4fc:	d004      	beq.n	800b508 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b4fe:	68fb      	ldr	r3, [r7, #12]
 800b500:	2201      	movs	r2, #1
 800b502:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b504:	2301      	movs	r3, #1
 800b506:	e0a6      	b.n	800b656 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b508:	68fb      	ldr	r3, [r7, #12]
 800b50a:	22c5      	movs	r2, #197	; 0xc5
 800b50c:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800b50e:	68f8      	ldr	r0, [r7, #12]
 800b510:	f7ff fd7f 	bl	800b012 <SDIO_GetCommandResponse>
 800b514:	4603      	mov	r3, r0
 800b516:	461a      	mov	r2, r3
 800b518:	7afb      	ldrb	r3, [r7, #11]
 800b51a:	4293      	cmp	r3, r2
 800b51c:	d001      	beq.n	800b522 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b51e:	2301      	movs	r3, #1
 800b520:	e099      	b.n	800b656 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800b522:	2100      	movs	r1, #0
 800b524:	68f8      	ldr	r0, [r7, #12]
 800b526:	f7ff fd81 	bl	800b02c <SDIO_GetResponse>
 800b52a:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800b52c:	697a      	ldr	r2, [r7, #20]
 800b52e:	4b4e      	ldr	r3, [pc, #312]	; (800b668 <SDMMC_GetCmdResp1+0x1d8>)
 800b530:	4013      	ands	r3, r2
 800b532:	2b00      	cmp	r3, #0
 800b534:	d101      	bne.n	800b53a <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800b536:	2300      	movs	r3, #0
 800b538:	e08d      	b.n	800b656 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800b53a:	697b      	ldr	r3, [r7, #20]
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	da02      	bge.n	800b546 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800b540:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800b544:	e087      	b.n	800b656 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800b546:	697b      	ldr	r3, [r7, #20]
 800b548:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800b54c:	2b00      	cmp	r3, #0
 800b54e:	d001      	beq.n	800b554 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800b550:	2340      	movs	r3, #64	; 0x40
 800b552:	e080      	b.n	800b656 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800b554:	697b      	ldr	r3, [r7, #20]
 800b556:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b55a:	2b00      	cmp	r3, #0
 800b55c:	d001      	beq.n	800b562 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800b55e:	2380      	movs	r3, #128	; 0x80
 800b560:	e079      	b.n	800b656 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800b562:	697b      	ldr	r3, [r7, #20]
 800b564:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b568:	2b00      	cmp	r3, #0
 800b56a:	d002      	beq.n	800b572 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800b56c:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b570:	e071      	b.n	800b656 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800b572:	697b      	ldr	r3, [r7, #20]
 800b574:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b578:	2b00      	cmp	r3, #0
 800b57a:	d002      	beq.n	800b582 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800b57c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b580:	e069      	b.n	800b656 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800b582:	697b      	ldr	r3, [r7, #20]
 800b584:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800b588:	2b00      	cmp	r3, #0
 800b58a:	d002      	beq.n	800b592 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800b58c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b590:	e061      	b.n	800b656 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800b592:	697b      	ldr	r3, [r7, #20]
 800b594:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800b598:	2b00      	cmp	r3, #0
 800b59a:	d002      	beq.n	800b5a2 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800b59c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800b5a0:	e059      	b.n	800b656 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800b5a2:	697b      	ldr	r3, [r7, #20]
 800b5a4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	d002      	beq.n	800b5b2 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800b5ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b5b0:	e051      	b.n	800b656 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800b5b2:	697b      	ldr	r3, [r7, #20]
 800b5b4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b5b8:	2b00      	cmp	r3, #0
 800b5ba:	d002      	beq.n	800b5c2 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800b5bc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b5c0:	e049      	b.n	800b656 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800b5c2:	697b      	ldr	r3, [r7, #20]
 800b5c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b5c8:	2b00      	cmp	r3, #0
 800b5ca:	d002      	beq.n	800b5d2 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800b5cc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800b5d0:	e041      	b.n	800b656 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800b5d2:	697b      	ldr	r3, [r7, #20]
 800b5d4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b5d8:	2b00      	cmp	r3, #0
 800b5da:	d002      	beq.n	800b5e2 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800b5dc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b5e0:	e039      	b.n	800b656 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800b5e2:	697b      	ldr	r3, [r7, #20]
 800b5e4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b5e8:	2b00      	cmp	r3, #0
 800b5ea:	d002      	beq.n	800b5f2 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800b5ec:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800b5f0:	e031      	b.n	800b656 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800b5f2:	697b      	ldr	r3, [r7, #20]
 800b5f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b5f8:	2b00      	cmp	r3, #0
 800b5fa:	d002      	beq.n	800b602 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800b5fc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800b600:	e029      	b.n	800b656 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800b602:	697b      	ldr	r3, [r7, #20]
 800b604:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b608:	2b00      	cmp	r3, #0
 800b60a:	d002      	beq.n	800b612 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800b60c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800b610:	e021      	b.n	800b656 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800b612:	697b      	ldr	r3, [r7, #20]
 800b614:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d002      	beq.n	800b622 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800b61c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800b620:	e019      	b.n	800b656 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800b622:	697b      	ldr	r3, [r7, #20]
 800b624:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b628:	2b00      	cmp	r3, #0
 800b62a:	d002      	beq.n	800b632 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800b62c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800b630:	e011      	b.n	800b656 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800b632:	697b      	ldr	r3, [r7, #20]
 800b634:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800b638:	2b00      	cmp	r3, #0
 800b63a:	d002      	beq.n	800b642 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800b63c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800b640:	e009      	b.n	800b656 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800b642:	697b      	ldr	r3, [r7, #20]
 800b644:	f003 0308 	and.w	r3, r3, #8
 800b648:	2b00      	cmp	r3, #0
 800b64a:	d002      	beq.n	800b652 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800b64c:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800b650:	e001      	b.n	800b656 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800b652:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800b656:	4618      	mov	r0, r3
 800b658:	3720      	adds	r7, #32
 800b65a:	46bd      	mov	sp, r7
 800b65c:	bd80      	pop	{r7, pc}
 800b65e:	bf00      	nop
 800b660:	20000018 	.word	0x20000018
 800b664:	10624dd3 	.word	0x10624dd3
 800b668:	fdffe008 	.word	0xfdffe008

0800b66c <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800b66c:	b480      	push	{r7}
 800b66e:	b085      	sub	sp, #20
 800b670:	af00      	add	r7, sp, #0
 800b672:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b674:	4b1f      	ldr	r3, [pc, #124]	; (800b6f4 <SDMMC_GetCmdResp2+0x88>)
 800b676:	681b      	ldr	r3, [r3, #0]
 800b678:	4a1f      	ldr	r2, [pc, #124]	; (800b6f8 <SDMMC_GetCmdResp2+0x8c>)
 800b67a:	fba2 2303 	umull	r2, r3, r2, r3
 800b67e:	0a5b      	lsrs	r3, r3, #9
 800b680:	f241 3288 	movw	r2, #5000	; 0x1388
 800b684:	fb02 f303 	mul.w	r3, r2, r3
 800b688:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800b68a:	68fb      	ldr	r3, [r7, #12]
 800b68c:	1e5a      	subs	r2, r3, #1
 800b68e:	60fa      	str	r2, [r7, #12]
 800b690:	2b00      	cmp	r3, #0
 800b692:	d102      	bne.n	800b69a <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b694:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b698:	e026      	b.n	800b6e8 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b69e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b6a0:	68bb      	ldr	r3, [r7, #8]
 800b6a2:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b6a6:	2b00      	cmp	r3, #0
 800b6a8:	d0ef      	beq.n	800b68a <SDMMC_GetCmdResp2+0x1e>
 800b6aa:	68bb      	ldr	r3, [r7, #8]
 800b6ac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	d1ea      	bne.n	800b68a <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b6b8:	f003 0304 	and.w	r3, r3, #4
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	d004      	beq.n	800b6ca <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	2204      	movs	r2, #4
 800b6c4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b6c6:	2304      	movs	r3, #4
 800b6c8:	e00e      	b.n	800b6e8 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b6ce:	f003 0301 	and.w	r3, r3, #1
 800b6d2:	2b00      	cmp	r3, #0
 800b6d4:	d004      	beq.n	800b6e0 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	2201      	movs	r2, #1
 800b6da:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b6dc:	2301      	movs	r3, #1
 800b6de:	e003      	b.n	800b6e8 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	22c5      	movs	r2, #197	; 0xc5
 800b6e4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800b6e6:	2300      	movs	r3, #0
}
 800b6e8:	4618      	mov	r0, r3
 800b6ea:	3714      	adds	r7, #20
 800b6ec:	46bd      	mov	sp, r7
 800b6ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6f2:	4770      	bx	lr
 800b6f4:	20000018 	.word	0x20000018
 800b6f8:	10624dd3 	.word	0x10624dd3

0800b6fc <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800b6fc:	b480      	push	{r7}
 800b6fe:	b085      	sub	sp, #20
 800b700:	af00      	add	r7, sp, #0
 800b702:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b704:	4b1a      	ldr	r3, [pc, #104]	; (800b770 <SDMMC_GetCmdResp3+0x74>)
 800b706:	681b      	ldr	r3, [r3, #0]
 800b708:	4a1a      	ldr	r2, [pc, #104]	; (800b774 <SDMMC_GetCmdResp3+0x78>)
 800b70a:	fba2 2303 	umull	r2, r3, r2, r3
 800b70e:	0a5b      	lsrs	r3, r3, #9
 800b710:	f241 3288 	movw	r2, #5000	; 0x1388
 800b714:	fb02 f303 	mul.w	r3, r2, r3
 800b718:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800b71a:	68fb      	ldr	r3, [r7, #12]
 800b71c:	1e5a      	subs	r2, r3, #1
 800b71e:	60fa      	str	r2, [r7, #12]
 800b720:	2b00      	cmp	r3, #0
 800b722:	d102      	bne.n	800b72a <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b724:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b728:	e01b      	b.n	800b762 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b72e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b730:	68bb      	ldr	r3, [r7, #8]
 800b732:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b736:	2b00      	cmp	r3, #0
 800b738:	d0ef      	beq.n	800b71a <SDMMC_GetCmdResp3+0x1e>
 800b73a:	68bb      	ldr	r3, [r7, #8]
 800b73c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b740:	2b00      	cmp	r3, #0
 800b742:	d1ea      	bne.n	800b71a <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b748:	f003 0304 	and.w	r3, r3, #4
 800b74c:	2b00      	cmp	r3, #0
 800b74e:	d004      	beq.n	800b75a <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	2204      	movs	r2, #4
 800b754:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b756:	2304      	movs	r3, #4
 800b758:	e003      	b.n	800b762 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	22c5      	movs	r2, #197	; 0xc5
 800b75e:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800b760:	2300      	movs	r3, #0
}
 800b762:	4618      	mov	r0, r3
 800b764:	3714      	adds	r7, #20
 800b766:	46bd      	mov	sp, r7
 800b768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b76c:	4770      	bx	lr
 800b76e:	bf00      	nop
 800b770:	20000018 	.word	0x20000018
 800b774:	10624dd3 	.word	0x10624dd3

0800b778 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800b778:	b580      	push	{r7, lr}
 800b77a:	b088      	sub	sp, #32
 800b77c:	af00      	add	r7, sp, #0
 800b77e:	60f8      	str	r0, [r7, #12]
 800b780:	460b      	mov	r3, r1
 800b782:	607a      	str	r2, [r7, #4]
 800b784:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b786:	4b35      	ldr	r3, [pc, #212]	; (800b85c <SDMMC_GetCmdResp6+0xe4>)
 800b788:	681b      	ldr	r3, [r3, #0]
 800b78a:	4a35      	ldr	r2, [pc, #212]	; (800b860 <SDMMC_GetCmdResp6+0xe8>)
 800b78c:	fba2 2303 	umull	r2, r3, r2, r3
 800b790:	0a5b      	lsrs	r3, r3, #9
 800b792:	f241 3288 	movw	r2, #5000	; 0x1388
 800b796:	fb02 f303 	mul.w	r3, r2, r3
 800b79a:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800b79c:	69fb      	ldr	r3, [r7, #28]
 800b79e:	1e5a      	subs	r2, r3, #1
 800b7a0:	61fa      	str	r2, [r7, #28]
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	d102      	bne.n	800b7ac <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b7a6:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b7aa:	e052      	b.n	800b852 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 800b7ac:	68fb      	ldr	r3, [r7, #12]
 800b7ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b7b0:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b7b2:	69bb      	ldr	r3, [r7, #24]
 800b7b4:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d0ef      	beq.n	800b79c <SDMMC_GetCmdResp6+0x24>
 800b7bc:	69bb      	ldr	r3, [r7, #24]
 800b7be:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b7c2:	2b00      	cmp	r3, #0
 800b7c4:	d1ea      	bne.n	800b79c <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b7c6:	68fb      	ldr	r3, [r7, #12]
 800b7c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b7ca:	f003 0304 	and.w	r3, r3, #4
 800b7ce:	2b00      	cmp	r3, #0
 800b7d0:	d004      	beq.n	800b7dc <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b7d2:	68fb      	ldr	r3, [r7, #12]
 800b7d4:	2204      	movs	r2, #4
 800b7d6:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b7d8:	2304      	movs	r3, #4
 800b7da:	e03a      	b.n	800b852 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b7dc:	68fb      	ldr	r3, [r7, #12]
 800b7de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b7e0:	f003 0301 	and.w	r3, r3, #1
 800b7e4:	2b00      	cmp	r3, #0
 800b7e6:	d004      	beq.n	800b7f2 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b7e8:	68fb      	ldr	r3, [r7, #12]
 800b7ea:	2201      	movs	r2, #1
 800b7ec:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b7ee:	2301      	movs	r3, #1
 800b7f0:	e02f      	b.n	800b852 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800b7f2:	68f8      	ldr	r0, [r7, #12]
 800b7f4:	f7ff fc0d 	bl	800b012 <SDIO_GetCommandResponse>
 800b7f8:	4603      	mov	r3, r0
 800b7fa:	461a      	mov	r2, r3
 800b7fc:	7afb      	ldrb	r3, [r7, #11]
 800b7fe:	4293      	cmp	r3, r2
 800b800:	d001      	beq.n	800b806 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b802:	2301      	movs	r3, #1
 800b804:	e025      	b.n	800b852 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b806:	68fb      	ldr	r3, [r7, #12]
 800b808:	22c5      	movs	r2, #197	; 0xc5
 800b80a:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800b80c:	2100      	movs	r1, #0
 800b80e:	68f8      	ldr	r0, [r7, #12]
 800b810:	f7ff fc0c 	bl	800b02c <SDIO_GetResponse>
 800b814:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800b816:	697b      	ldr	r3, [r7, #20]
 800b818:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800b81c:	2b00      	cmp	r3, #0
 800b81e:	d106      	bne.n	800b82e <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800b820:	697b      	ldr	r3, [r7, #20]
 800b822:	0c1b      	lsrs	r3, r3, #16
 800b824:	b29a      	uxth	r2, r3
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800b82a:	2300      	movs	r3, #0
 800b82c:	e011      	b.n	800b852 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800b82e:	697b      	ldr	r3, [r7, #20]
 800b830:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b834:	2b00      	cmp	r3, #0
 800b836:	d002      	beq.n	800b83e <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800b838:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b83c:	e009      	b.n	800b852 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800b83e:	697b      	ldr	r3, [r7, #20]
 800b840:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b844:	2b00      	cmp	r3, #0
 800b846:	d002      	beq.n	800b84e <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800b848:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b84c:	e001      	b.n	800b852 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800b84e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800b852:	4618      	mov	r0, r3
 800b854:	3720      	adds	r7, #32
 800b856:	46bd      	mov	sp, r7
 800b858:	bd80      	pop	{r7, pc}
 800b85a:	bf00      	nop
 800b85c:	20000018 	.word	0x20000018
 800b860:	10624dd3 	.word	0x10624dd3

0800b864 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800b864:	b480      	push	{r7}
 800b866:	b085      	sub	sp, #20
 800b868:	af00      	add	r7, sp, #0
 800b86a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b86c:	4b22      	ldr	r3, [pc, #136]	; (800b8f8 <SDMMC_GetCmdResp7+0x94>)
 800b86e:	681b      	ldr	r3, [r3, #0]
 800b870:	4a22      	ldr	r2, [pc, #136]	; (800b8fc <SDMMC_GetCmdResp7+0x98>)
 800b872:	fba2 2303 	umull	r2, r3, r2, r3
 800b876:	0a5b      	lsrs	r3, r3, #9
 800b878:	f241 3288 	movw	r2, #5000	; 0x1388
 800b87c:	fb02 f303 	mul.w	r3, r2, r3
 800b880:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800b882:	68fb      	ldr	r3, [r7, #12]
 800b884:	1e5a      	subs	r2, r3, #1
 800b886:	60fa      	str	r2, [r7, #12]
 800b888:	2b00      	cmp	r3, #0
 800b88a:	d102      	bne.n	800b892 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b88c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b890:	e02c      	b.n	800b8ec <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b896:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b898:	68bb      	ldr	r3, [r7, #8]
 800b89a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b89e:	2b00      	cmp	r3, #0
 800b8a0:	d0ef      	beq.n	800b882 <SDMMC_GetCmdResp7+0x1e>
 800b8a2:	68bb      	ldr	r3, [r7, #8]
 800b8a4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b8a8:	2b00      	cmp	r3, #0
 800b8aa:	d1ea      	bne.n	800b882 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b8b0:	f003 0304 	and.w	r3, r3, #4
 800b8b4:	2b00      	cmp	r3, #0
 800b8b6:	d004      	beq.n	800b8c2 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	2204      	movs	r2, #4
 800b8bc:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b8be:	2304      	movs	r3, #4
 800b8c0:	e014      	b.n	800b8ec <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b8c6:	f003 0301 	and.w	r3, r3, #1
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	d004      	beq.n	800b8d8 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	2201      	movs	r2, #1
 800b8d2:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b8d4:	2301      	movs	r3, #1
 800b8d6:	e009      	b.n	800b8ec <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b8dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b8e0:	2b00      	cmp	r3, #0
 800b8e2:	d002      	beq.n	800b8ea <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	2240      	movs	r2, #64	; 0x40
 800b8e8:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800b8ea:	2300      	movs	r3, #0
  
}
 800b8ec:	4618      	mov	r0, r3
 800b8ee:	3714      	adds	r7, #20
 800b8f0:	46bd      	mov	sp, r7
 800b8f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8f6:	4770      	bx	lr
 800b8f8:	20000018 	.word	0x20000018
 800b8fc:	10624dd3 	.word	0x10624dd3

0800b900 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800b900:	b480      	push	{r7}
 800b902:	b085      	sub	sp, #20
 800b904:	af00      	add	r7, sp, #0
 800b906:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b908:	4b11      	ldr	r3, [pc, #68]	; (800b950 <SDMMC_GetCmdError+0x50>)
 800b90a:	681b      	ldr	r3, [r3, #0]
 800b90c:	4a11      	ldr	r2, [pc, #68]	; (800b954 <SDMMC_GetCmdError+0x54>)
 800b90e:	fba2 2303 	umull	r2, r3, r2, r3
 800b912:	0a5b      	lsrs	r3, r3, #9
 800b914:	f241 3288 	movw	r2, #5000	; 0x1388
 800b918:	fb02 f303 	mul.w	r3, r2, r3
 800b91c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800b91e:	68fb      	ldr	r3, [r7, #12]
 800b920:	1e5a      	subs	r2, r3, #1
 800b922:	60fa      	str	r2, [r7, #12]
 800b924:	2b00      	cmp	r3, #0
 800b926:	d102      	bne.n	800b92e <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b928:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b92c:	e009      	b.n	800b942 <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b932:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b936:	2b00      	cmp	r3, #0
 800b938:	d0f1      	beq.n	800b91e <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	22c5      	movs	r2, #197	; 0xc5
 800b93e:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 800b940:	2300      	movs	r3, #0
}
 800b942:	4618      	mov	r0, r3
 800b944:	3714      	adds	r7, #20
 800b946:	46bd      	mov	sp, r7
 800b948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b94c:	4770      	bx	lr
 800b94e:	bf00      	nop
 800b950:	20000018 	.word	0x20000018
 800b954:	10624dd3 	.word	0x10624dd3

0800b958 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800b958:	b580      	push	{r7, lr}
 800b95a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800b95c:	4904      	ldr	r1, [pc, #16]	; (800b970 <MX_FATFS_Init+0x18>)
 800b95e:	4805      	ldr	r0, [pc, #20]	; (800b974 <MX_FATFS_Init+0x1c>)
 800b960:	f002 fde0 	bl	800e524 <FATFS_LinkDriver>
 800b964:	4603      	mov	r3, r0
 800b966:	461a      	mov	r2, r3
 800b968:	4b03      	ldr	r3, [pc, #12]	; (800b978 <MX_FATFS_Init+0x20>)
 800b96a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
	/* additional user code for init */
  /* USER CODE END Init */
}
 800b96c:	bf00      	nop
 800b96e:	bd80      	pop	{r7, pc}
 800b970:	200005ec 	.word	0x200005ec
 800b974:	08012e08 	.word	0x08012e08
 800b978:	200005e8 	.word	0x200005e8

0800b97c <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800b97c:	b480      	push	{r7}
 800b97e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
	return 0;
 800b980:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800b982:	4618      	mov	r0, r3
 800b984:	46bd      	mov	sp, r7
 800b986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b98a:	4770      	bx	lr

0800b98c <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800b98c:	b580      	push	{r7, lr}
 800b98e:	b082      	sub	sp, #8
 800b990:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800b992:	2300      	movs	r3, #0
 800b994:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800b996:	f000 f86b 	bl	800ba70 <BSP_SD_IsDetected>
 800b99a:	4603      	mov	r3, r0
 800b99c:	2b01      	cmp	r3, #1
 800b99e:	d001      	beq.n	800b9a4 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800b9a0:	2301      	movs	r3, #1
 800b9a2:	e005      	b.n	800b9b0 <BSP_SD_Init+0x24>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800b9a4:	4804      	ldr	r0, [pc, #16]	; (800b9b8 <BSP_SD_Init+0x2c>)
 800b9a6:	f7fc fb97 	bl	80080d8 <HAL_SD_Init>
 800b9aa:	4603      	mov	r3, r0
 800b9ac:	71fb      	strb	r3, [r7, #7]

  return sd_state;
 800b9ae:	79fb      	ldrb	r3, [r7, #7]
}
 800b9b0:	4618      	mov	r0, r3
 800b9b2:	3708      	adds	r7, #8
 800b9b4:	46bd      	mov	sp, r7
 800b9b6:	bd80      	pop	{r7, pc}
 800b9b8:	200003dc 	.word	0x200003dc

0800b9bc <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800b9bc:	b580      	push	{r7, lr}
 800b9be:	b088      	sub	sp, #32
 800b9c0:	af02      	add	r7, sp, #8
 800b9c2:	60f8      	str	r0, [r7, #12]
 800b9c4:	60b9      	str	r1, [r7, #8]
 800b9c6:	607a      	str	r2, [r7, #4]
 800b9c8:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800b9ca:	2300      	movs	r3, #0
 800b9cc:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 800b9ce:	683b      	ldr	r3, [r7, #0]
 800b9d0:	9300      	str	r3, [sp, #0]
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	68ba      	ldr	r2, [r7, #8]
 800b9d6:	68f9      	ldr	r1, [r7, #12]
 800b9d8:	4806      	ldr	r0, [pc, #24]	; (800b9f4 <BSP_SD_ReadBlocks+0x38>)
 800b9da:	f7fc fc2d 	bl	8008238 <HAL_SD_ReadBlocks>
 800b9de:	4603      	mov	r3, r0
 800b9e0:	2b00      	cmp	r3, #0
 800b9e2:	d001      	beq.n	800b9e8 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800b9e4:	2301      	movs	r3, #1
 800b9e6:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800b9e8:	7dfb      	ldrb	r3, [r7, #23]
}
 800b9ea:	4618      	mov	r0, r3
 800b9ec:	3718      	adds	r7, #24
 800b9ee:	46bd      	mov	sp, r7
 800b9f0:	bd80      	pop	{r7, pc}
 800b9f2:	bf00      	nop
 800b9f4:	200003dc 	.word	0x200003dc

0800b9f8 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800b9f8:	b580      	push	{r7, lr}
 800b9fa:	b088      	sub	sp, #32
 800b9fc:	af02      	add	r7, sp, #8
 800b9fe:	60f8      	str	r0, [r7, #12]
 800ba00:	60b9      	str	r1, [r7, #8]
 800ba02:	607a      	str	r2, [r7, #4]
 800ba04:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800ba06:	2300      	movs	r3, #0
 800ba08:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 800ba0a:	683b      	ldr	r3, [r7, #0]
 800ba0c:	9300      	str	r3, [sp, #0]
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	68ba      	ldr	r2, [r7, #8]
 800ba12:	68f9      	ldr	r1, [r7, #12]
 800ba14:	4806      	ldr	r0, [pc, #24]	; (800ba30 <BSP_SD_WriteBlocks+0x38>)
 800ba16:	f7fc fded 	bl	80085f4 <HAL_SD_WriteBlocks>
 800ba1a:	4603      	mov	r3, r0
 800ba1c:	2b00      	cmp	r3, #0
 800ba1e:	d001      	beq.n	800ba24 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800ba20:	2301      	movs	r3, #1
 800ba22:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800ba24:	7dfb      	ldrb	r3, [r7, #23]
}
 800ba26:	4618      	mov	r0, r3
 800ba28:	3718      	adds	r7, #24
 800ba2a:	46bd      	mov	sp, r7
 800ba2c:	bd80      	pop	{r7, pc}
 800ba2e:	bf00      	nop
 800ba30:	200003dc 	.word	0x200003dc

0800ba34 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800ba34:	b580      	push	{r7, lr}
 800ba36:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800ba38:	4805      	ldr	r0, [pc, #20]	; (800ba50 <BSP_SD_GetCardState+0x1c>)
 800ba3a:	f7fd f931 	bl	8008ca0 <HAL_SD_GetCardState>
 800ba3e:	4603      	mov	r3, r0
 800ba40:	2b04      	cmp	r3, #4
 800ba42:	bf14      	ite	ne
 800ba44:	2301      	movne	r3, #1
 800ba46:	2300      	moveq	r3, #0
 800ba48:	b2db      	uxtb	r3, r3
}
 800ba4a:	4618      	mov	r0, r3
 800ba4c:	bd80      	pop	{r7, pc}
 800ba4e:	bf00      	nop
 800ba50:	200003dc 	.word	0x200003dc

0800ba54 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800ba54:	b580      	push	{r7, lr}
 800ba56:	b082      	sub	sp, #8
 800ba58:	af00      	add	r7, sp, #0
 800ba5a:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800ba5c:	6879      	ldr	r1, [r7, #4]
 800ba5e:	4803      	ldr	r0, [pc, #12]	; (800ba6c <BSP_SD_GetCardInfo+0x18>)
 800ba60:	f7fd f8f2 	bl	8008c48 <HAL_SD_GetCardInfo>
}
 800ba64:	bf00      	nop
 800ba66:	3708      	adds	r7, #8
 800ba68:	46bd      	mov	sp, r7
 800ba6a:	bd80      	pop	{r7, pc}
 800ba6c:	200003dc 	.word	0x200003dc

0800ba70 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800ba70:	b580      	push	{r7, lr}
 800ba72:	b082      	sub	sp, #8
 800ba74:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800ba76:	2301      	movs	r3, #1
 800ba78:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800ba7a:	f000 f80b 	bl	800ba94 <BSP_PlatformIsDetected>
 800ba7e:	4603      	mov	r3, r0
 800ba80:	2b00      	cmp	r3, #0
 800ba82:	d101      	bne.n	800ba88 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800ba84:	2300      	movs	r3, #0
 800ba86:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800ba88:	79fb      	ldrb	r3, [r7, #7]
 800ba8a:	b2db      	uxtb	r3, r3
}
 800ba8c:	4618      	mov	r0, r3
 800ba8e:	3708      	adds	r7, #8
 800ba90:	46bd      	mov	sp, r7
 800ba92:	bd80      	pop	{r7, pc}

0800ba94 <BSP_PlatformIsDetected>:
 ******************************************************************************
 */
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800ba94:	b580      	push	{r7, lr}
 800ba96:	b082      	sub	sp, #8
 800ba98:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800ba9a:	2301      	movs	r3, #1
 800ba9c:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800ba9e:	2104      	movs	r1, #4
 800baa0:	4806      	ldr	r0, [pc, #24]	; (800babc <BSP_PlatformIsDetected+0x28>)
 800baa2:	f7fa f9d3 	bl	8005e4c <HAL_GPIO_ReadPin>
 800baa6:	4603      	mov	r3, r0
 800baa8:	2b00      	cmp	r3, #0
 800baaa:	d001      	beq.n	800bab0 <BSP_PlatformIsDetected+0x1c>
    {
        status = SD_NOT_PRESENT;
 800baac:	2300      	movs	r3, #0
 800baae:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
	/* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800bab0:	79fb      	ldrb	r3, [r7, #7]
}
 800bab2:	4618      	mov	r0, r3
 800bab4:	3708      	adds	r7, #8
 800bab6:	46bd      	mov	sp, r7
 800bab8:	bd80      	pop	{r7, pc}
 800baba:	bf00      	nop
 800babc:	40020400 	.word	0x40020400

0800bac0 <SD_CheckStatus>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800bac0:	b580      	push	{r7, lr}
 800bac2:	b082      	sub	sp, #8
 800bac4:	af00      	add	r7, sp, #0
 800bac6:	4603      	mov	r3, r0
 800bac8:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800baca:	4b0b      	ldr	r3, [pc, #44]	; (800baf8 <SD_CheckStatus+0x38>)
 800bacc:	2201      	movs	r2, #1
 800bace:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800bad0:	f7ff ffb0 	bl	800ba34 <BSP_SD_GetCardState>
 800bad4:	4603      	mov	r3, r0
 800bad6:	2b00      	cmp	r3, #0
 800bad8:	d107      	bne.n	800baea <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800bada:	4b07      	ldr	r3, [pc, #28]	; (800baf8 <SD_CheckStatus+0x38>)
 800badc:	781b      	ldrb	r3, [r3, #0]
 800bade:	b2db      	uxtb	r3, r3
 800bae0:	f023 0301 	bic.w	r3, r3, #1
 800bae4:	b2da      	uxtb	r2, r3
 800bae6:	4b04      	ldr	r3, [pc, #16]	; (800baf8 <SD_CheckStatus+0x38>)
 800bae8:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800baea:	4b03      	ldr	r3, [pc, #12]	; (800baf8 <SD_CheckStatus+0x38>)
 800baec:	781b      	ldrb	r3, [r3, #0]
 800baee:	b2db      	uxtb	r3, r3
}
 800baf0:	4618      	mov	r0, r3
 800baf2:	3708      	adds	r7, #8
 800baf4:	46bd      	mov	sp, r7
 800baf6:	bd80      	pop	{r7, pc}
 800baf8:	20000021 	.word	0x20000021

0800bafc <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800bafc:	b580      	push	{r7, lr}
 800bafe:	b082      	sub	sp, #8
 800bb00:	af00      	add	r7, sp, #0
 800bb02:	4603      	mov	r3, r0
 800bb04:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 800bb06:	4b0b      	ldr	r3, [pc, #44]	; (800bb34 <SD_initialize+0x38>)
 800bb08:	2201      	movs	r2, #1
 800bb0a:	701a      	strb	r2, [r3, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800bb0c:	f7ff ff3e 	bl	800b98c <BSP_SD_Init>
 800bb10:	4603      	mov	r3, r0
 800bb12:	2b00      	cmp	r3, #0
 800bb14:	d107      	bne.n	800bb26 <SD_initialize+0x2a>
  {
    Stat = SD_CheckStatus(lun);
 800bb16:	79fb      	ldrb	r3, [r7, #7]
 800bb18:	4618      	mov	r0, r3
 800bb1a:	f7ff ffd1 	bl	800bac0 <SD_CheckStatus>
 800bb1e:	4603      	mov	r3, r0
 800bb20:	461a      	mov	r2, r3
 800bb22:	4b04      	ldr	r3, [pc, #16]	; (800bb34 <SD_initialize+0x38>)
 800bb24:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800bb26:	4b03      	ldr	r3, [pc, #12]	; (800bb34 <SD_initialize+0x38>)
 800bb28:	781b      	ldrb	r3, [r3, #0]
 800bb2a:	b2db      	uxtb	r3, r3
}
 800bb2c:	4618      	mov	r0, r3
 800bb2e:	3708      	adds	r7, #8
 800bb30:	46bd      	mov	sp, r7
 800bb32:	bd80      	pop	{r7, pc}
 800bb34:	20000021 	.word	0x20000021

0800bb38 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800bb38:	b580      	push	{r7, lr}
 800bb3a:	b082      	sub	sp, #8
 800bb3c:	af00      	add	r7, sp, #0
 800bb3e:	4603      	mov	r3, r0
 800bb40:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800bb42:	79fb      	ldrb	r3, [r7, #7]
 800bb44:	4618      	mov	r0, r3
 800bb46:	f7ff ffbb 	bl	800bac0 <SD_CheckStatus>
 800bb4a:	4603      	mov	r3, r0
}
 800bb4c:	4618      	mov	r0, r3
 800bb4e:	3708      	adds	r7, #8
 800bb50:	46bd      	mov	sp, r7
 800bb52:	bd80      	pop	{r7, pc}

0800bb54 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800bb54:	b580      	push	{r7, lr}
 800bb56:	b086      	sub	sp, #24
 800bb58:	af00      	add	r7, sp, #0
 800bb5a:	60b9      	str	r1, [r7, #8]
 800bb5c:	607a      	str	r2, [r7, #4]
 800bb5e:	603b      	str	r3, [r7, #0]
 800bb60:	4603      	mov	r3, r0
 800bb62:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800bb64:	2301      	movs	r3, #1
 800bb66:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 800bb68:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800bb6c:	683a      	ldr	r2, [r7, #0]
 800bb6e:	6879      	ldr	r1, [r7, #4]
 800bb70:	68b8      	ldr	r0, [r7, #8]
 800bb72:	f7ff ff23 	bl	800b9bc <BSP_SD_ReadBlocks>
 800bb76:	4603      	mov	r3, r0
 800bb78:	2b00      	cmp	r3, #0
 800bb7a:	d107      	bne.n	800bb8c <SD_read+0x38>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 800bb7c:	bf00      	nop
 800bb7e:	f7ff ff59 	bl	800ba34 <BSP_SD_GetCardState>
 800bb82:	4603      	mov	r3, r0
 800bb84:	2b00      	cmp	r3, #0
 800bb86:	d1fa      	bne.n	800bb7e <SD_read+0x2a>
    {
    }
    res = RES_OK;
 800bb88:	2300      	movs	r3, #0
 800bb8a:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 800bb8c:	7dfb      	ldrb	r3, [r7, #23]
}
 800bb8e:	4618      	mov	r0, r3
 800bb90:	3718      	adds	r7, #24
 800bb92:	46bd      	mov	sp, r7
 800bb94:	bd80      	pop	{r7, pc}

0800bb96 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800bb96:	b580      	push	{r7, lr}
 800bb98:	b086      	sub	sp, #24
 800bb9a:	af00      	add	r7, sp, #0
 800bb9c:	60b9      	str	r1, [r7, #8]
 800bb9e:	607a      	str	r2, [r7, #4]
 800bba0:	603b      	str	r3, [r7, #0]
 800bba2:	4603      	mov	r3, r0
 800bba4:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800bba6:	2301      	movs	r3, #1
 800bba8:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 800bbaa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800bbae:	683a      	ldr	r2, [r7, #0]
 800bbb0:	6879      	ldr	r1, [r7, #4]
 800bbb2:	68b8      	ldr	r0, [r7, #8]
 800bbb4:	f7ff ff20 	bl	800b9f8 <BSP_SD_WriteBlocks>
 800bbb8:	4603      	mov	r3, r0
 800bbba:	2b00      	cmp	r3, #0
 800bbbc:	d107      	bne.n	800bbce <SD_write+0x38>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 800bbbe:	bf00      	nop
 800bbc0:	f7ff ff38 	bl	800ba34 <BSP_SD_GetCardState>
 800bbc4:	4603      	mov	r3, r0
 800bbc6:	2b00      	cmp	r3, #0
 800bbc8:	d1fa      	bne.n	800bbc0 <SD_write+0x2a>
    {
    }
    res = RES_OK;
 800bbca:	2300      	movs	r3, #0
 800bbcc:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 800bbce:	7dfb      	ldrb	r3, [r7, #23]
}
 800bbd0:	4618      	mov	r0, r3
 800bbd2:	3718      	adds	r7, #24
 800bbd4:	46bd      	mov	sp, r7
 800bbd6:	bd80      	pop	{r7, pc}

0800bbd8 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800bbd8:	b580      	push	{r7, lr}
 800bbda:	b08c      	sub	sp, #48	; 0x30
 800bbdc:	af00      	add	r7, sp, #0
 800bbde:	4603      	mov	r3, r0
 800bbe0:	603a      	str	r2, [r7, #0]
 800bbe2:	71fb      	strb	r3, [r7, #7]
 800bbe4:	460b      	mov	r3, r1
 800bbe6:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800bbe8:	2301      	movs	r3, #1
 800bbea:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800bbee:	4b25      	ldr	r3, [pc, #148]	; (800bc84 <SD_ioctl+0xac>)
 800bbf0:	781b      	ldrb	r3, [r3, #0]
 800bbf2:	b2db      	uxtb	r3, r3
 800bbf4:	f003 0301 	and.w	r3, r3, #1
 800bbf8:	2b00      	cmp	r3, #0
 800bbfa:	d001      	beq.n	800bc00 <SD_ioctl+0x28>
 800bbfc:	2303      	movs	r3, #3
 800bbfe:	e03c      	b.n	800bc7a <SD_ioctl+0xa2>

  switch (cmd)
 800bc00:	79bb      	ldrb	r3, [r7, #6]
 800bc02:	2b03      	cmp	r3, #3
 800bc04:	d834      	bhi.n	800bc70 <SD_ioctl+0x98>
 800bc06:	a201      	add	r2, pc, #4	; (adr r2, 800bc0c <SD_ioctl+0x34>)
 800bc08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc0c:	0800bc1d 	.word	0x0800bc1d
 800bc10:	0800bc25 	.word	0x0800bc25
 800bc14:	0800bc3d 	.word	0x0800bc3d
 800bc18:	0800bc57 	.word	0x0800bc57
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800bc1c:	2300      	movs	r3, #0
 800bc1e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800bc22:	e028      	b.n	800bc76 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800bc24:	f107 030c 	add.w	r3, r7, #12
 800bc28:	4618      	mov	r0, r3
 800bc2a:	f7ff ff13 	bl	800ba54 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800bc2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bc30:	683b      	ldr	r3, [r7, #0]
 800bc32:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800bc34:	2300      	movs	r3, #0
 800bc36:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800bc3a:	e01c      	b.n	800bc76 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800bc3c:	f107 030c 	add.w	r3, r7, #12
 800bc40:	4618      	mov	r0, r3
 800bc42:	f7ff ff07 	bl	800ba54 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800bc46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc48:	b29a      	uxth	r2, r3
 800bc4a:	683b      	ldr	r3, [r7, #0]
 800bc4c:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800bc4e:	2300      	movs	r3, #0
 800bc50:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800bc54:	e00f      	b.n	800bc76 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800bc56:	f107 030c 	add.w	r3, r7, #12
 800bc5a:	4618      	mov	r0, r3
 800bc5c:	f7ff fefa 	bl	800ba54 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800bc60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc62:	0a5a      	lsrs	r2, r3, #9
 800bc64:	683b      	ldr	r3, [r7, #0]
 800bc66:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800bc68:	2300      	movs	r3, #0
 800bc6a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800bc6e:	e002      	b.n	800bc76 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800bc70:	2304      	movs	r3, #4
 800bc72:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800bc76:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800bc7a:	4618      	mov	r0, r3
 800bc7c:	3730      	adds	r7, #48	; 0x30
 800bc7e:	46bd      	mov	sp, r7
 800bc80:	bd80      	pop	{r7, pc}
 800bc82:	bf00      	nop
 800bc84:	20000021 	.word	0x20000021

0800bc88 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800bc88:	b580      	push	{r7, lr}
 800bc8a:	b084      	sub	sp, #16
 800bc8c:	af00      	add	r7, sp, #0
 800bc8e:	4603      	mov	r3, r0
 800bc90:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800bc92:	79fb      	ldrb	r3, [r7, #7]
 800bc94:	4a08      	ldr	r2, [pc, #32]	; (800bcb8 <disk_status+0x30>)
 800bc96:	009b      	lsls	r3, r3, #2
 800bc98:	4413      	add	r3, r2
 800bc9a:	685b      	ldr	r3, [r3, #4]
 800bc9c:	685b      	ldr	r3, [r3, #4]
 800bc9e:	79fa      	ldrb	r2, [r7, #7]
 800bca0:	4905      	ldr	r1, [pc, #20]	; (800bcb8 <disk_status+0x30>)
 800bca2:	440a      	add	r2, r1
 800bca4:	7a12      	ldrb	r2, [r2, #8]
 800bca6:	4610      	mov	r0, r2
 800bca8:	4798      	blx	r3
 800bcaa:	4603      	mov	r3, r0
 800bcac:	73fb      	strb	r3, [r7, #15]
  return stat;
 800bcae:	7bfb      	ldrb	r3, [r7, #15]
}
 800bcb0:	4618      	mov	r0, r3
 800bcb2:	3710      	adds	r7, #16
 800bcb4:	46bd      	mov	sp, r7
 800bcb6:	bd80      	pop	{r7, pc}
 800bcb8:	20000618 	.word	0x20000618

0800bcbc <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800bcbc:	b580      	push	{r7, lr}
 800bcbe:	b084      	sub	sp, #16
 800bcc0:	af00      	add	r7, sp, #0
 800bcc2:	4603      	mov	r3, r0
 800bcc4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800bcc6:	2300      	movs	r3, #0
 800bcc8:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800bcca:	79fb      	ldrb	r3, [r7, #7]
 800bccc:	4a0d      	ldr	r2, [pc, #52]	; (800bd04 <disk_initialize+0x48>)
 800bcce:	5cd3      	ldrb	r3, [r2, r3]
 800bcd0:	2b00      	cmp	r3, #0
 800bcd2:	d111      	bne.n	800bcf8 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800bcd4:	79fb      	ldrb	r3, [r7, #7]
 800bcd6:	4a0b      	ldr	r2, [pc, #44]	; (800bd04 <disk_initialize+0x48>)
 800bcd8:	2101      	movs	r1, #1
 800bcda:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800bcdc:	79fb      	ldrb	r3, [r7, #7]
 800bcde:	4a09      	ldr	r2, [pc, #36]	; (800bd04 <disk_initialize+0x48>)
 800bce0:	009b      	lsls	r3, r3, #2
 800bce2:	4413      	add	r3, r2
 800bce4:	685b      	ldr	r3, [r3, #4]
 800bce6:	681b      	ldr	r3, [r3, #0]
 800bce8:	79fa      	ldrb	r2, [r7, #7]
 800bcea:	4906      	ldr	r1, [pc, #24]	; (800bd04 <disk_initialize+0x48>)
 800bcec:	440a      	add	r2, r1
 800bcee:	7a12      	ldrb	r2, [r2, #8]
 800bcf0:	4610      	mov	r0, r2
 800bcf2:	4798      	blx	r3
 800bcf4:	4603      	mov	r3, r0
 800bcf6:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800bcf8:	7bfb      	ldrb	r3, [r7, #15]
}
 800bcfa:	4618      	mov	r0, r3
 800bcfc:	3710      	adds	r7, #16
 800bcfe:	46bd      	mov	sp, r7
 800bd00:	bd80      	pop	{r7, pc}
 800bd02:	bf00      	nop
 800bd04:	20000618 	.word	0x20000618

0800bd08 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800bd08:	b590      	push	{r4, r7, lr}
 800bd0a:	b087      	sub	sp, #28
 800bd0c:	af00      	add	r7, sp, #0
 800bd0e:	60b9      	str	r1, [r7, #8]
 800bd10:	607a      	str	r2, [r7, #4]
 800bd12:	603b      	str	r3, [r7, #0]
 800bd14:	4603      	mov	r3, r0
 800bd16:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800bd18:	7bfb      	ldrb	r3, [r7, #15]
 800bd1a:	4a0a      	ldr	r2, [pc, #40]	; (800bd44 <disk_read+0x3c>)
 800bd1c:	009b      	lsls	r3, r3, #2
 800bd1e:	4413      	add	r3, r2
 800bd20:	685b      	ldr	r3, [r3, #4]
 800bd22:	689c      	ldr	r4, [r3, #8]
 800bd24:	7bfb      	ldrb	r3, [r7, #15]
 800bd26:	4a07      	ldr	r2, [pc, #28]	; (800bd44 <disk_read+0x3c>)
 800bd28:	4413      	add	r3, r2
 800bd2a:	7a18      	ldrb	r0, [r3, #8]
 800bd2c:	683b      	ldr	r3, [r7, #0]
 800bd2e:	687a      	ldr	r2, [r7, #4]
 800bd30:	68b9      	ldr	r1, [r7, #8]
 800bd32:	47a0      	blx	r4
 800bd34:	4603      	mov	r3, r0
 800bd36:	75fb      	strb	r3, [r7, #23]
  return res;
 800bd38:	7dfb      	ldrb	r3, [r7, #23]
}
 800bd3a:	4618      	mov	r0, r3
 800bd3c:	371c      	adds	r7, #28
 800bd3e:	46bd      	mov	sp, r7
 800bd40:	bd90      	pop	{r4, r7, pc}
 800bd42:	bf00      	nop
 800bd44:	20000618 	.word	0x20000618

0800bd48 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800bd48:	b590      	push	{r4, r7, lr}
 800bd4a:	b087      	sub	sp, #28
 800bd4c:	af00      	add	r7, sp, #0
 800bd4e:	60b9      	str	r1, [r7, #8]
 800bd50:	607a      	str	r2, [r7, #4]
 800bd52:	603b      	str	r3, [r7, #0]
 800bd54:	4603      	mov	r3, r0
 800bd56:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800bd58:	7bfb      	ldrb	r3, [r7, #15]
 800bd5a:	4a0a      	ldr	r2, [pc, #40]	; (800bd84 <disk_write+0x3c>)
 800bd5c:	009b      	lsls	r3, r3, #2
 800bd5e:	4413      	add	r3, r2
 800bd60:	685b      	ldr	r3, [r3, #4]
 800bd62:	68dc      	ldr	r4, [r3, #12]
 800bd64:	7bfb      	ldrb	r3, [r7, #15]
 800bd66:	4a07      	ldr	r2, [pc, #28]	; (800bd84 <disk_write+0x3c>)
 800bd68:	4413      	add	r3, r2
 800bd6a:	7a18      	ldrb	r0, [r3, #8]
 800bd6c:	683b      	ldr	r3, [r7, #0]
 800bd6e:	687a      	ldr	r2, [r7, #4]
 800bd70:	68b9      	ldr	r1, [r7, #8]
 800bd72:	47a0      	blx	r4
 800bd74:	4603      	mov	r3, r0
 800bd76:	75fb      	strb	r3, [r7, #23]
  return res;
 800bd78:	7dfb      	ldrb	r3, [r7, #23]
}
 800bd7a:	4618      	mov	r0, r3
 800bd7c:	371c      	adds	r7, #28
 800bd7e:	46bd      	mov	sp, r7
 800bd80:	bd90      	pop	{r4, r7, pc}
 800bd82:	bf00      	nop
 800bd84:	20000618 	.word	0x20000618

0800bd88 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800bd88:	b580      	push	{r7, lr}
 800bd8a:	b084      	sub	sp, #16
 800bd8c:	af00      	add	r7, sp, #0
 800bd8e:	4603      	mov	r3, r0
 800bd90:	603a      	str	r2, [r7, #0]
 800bd92:	71fb      	strb	r3, [r7, #7]
 800bd94:	460b      	mov	r3, r1
 800bd96:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800bd98:	79fb      	ldrb	r3, [r7, #7]
 800bd9a:	4a09      	ldr	r2, [pc, #36]	; (800bdc0 <disk_ioctl+0x38>)
 800bd9c:	009b      	lsls	r3, r3, #2
 800bd9e:	4413      	add	r3, r2
 800bda0:	685b      	ldr	r3, [r3, #4]
 800bda2:	691b      	ldr	r3, [r3, #16]
 800bda4:	79fa      	ldrb	r2, [r7, #7]
 800bda6:	4906      	ldr	r1, [pc, #24]	; (800bdc0 <disk_ioctl+0x38>)
 800bda8:	440a      	add	r2, r1
 800bdaa:	7a10      	ldrb	r0, [r2, #8]
 800bdac:	79b9      	ldrb	r1, [r7, #6]
 800bdae:	683a      	ldr	r2, [r7, #0]
 800bdb0:	4798      	blx	r3
 800bdb2:	4603      	mov	r3, r0
 800bdb4:	73fb      	strb	r3, [r7, #15]
  return res;
 800bdb6:	7bfb      	ldrb	r3, [r7, #15]
}
 800bdb8:	4618      	mov	r0, r3
 800bdba:	3710      	adds	r7, #16
 800bdbc:	46bd      	mov	sp, r7
 800bdbe:	bd80      	pop	{r7, pc}
 800bdc0:	20000618 	.word	0x20000618

0800bdc4 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800bdc4:	b480      	push	{r7}
 800bdc6:	b085      	sub	sp, #20
 800bdc8:	af00      	add	r7, sp, #0
 800bdca:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	3301      	adds	r3, #1
 800bdd0:	781b      	ldrb	r3, [r3, #0]
 800bdd2:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800bdd4:	89fb      	ldrh	r3, [r7, #14]
 800bdd6:	021b      	lsls	r3, r3, #8
 800bdd8:	b21a      	sxth	r2, r3
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	781b      	ldrb	r3, [r3, #0]
 800bdde:	b21b      	sxth	r3, r3
 800bde0:	4313      	orrs	r3, r2
 800bde2:	b21b      	sxth	r3, r3
 800bde4:	81fb      	strh	r3, [r7, #14]
	return rv;
 800bde6:	89fb      	ldrh	r3, [r7, #14]
}
 800bde8:	4618      	mov	r0, r3
 800bdea:	3714      	adds	r7, #20
 800bdec:	46bd      	mov	sp, r7
 800bdee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdf2:	4770      	bx	lr

0800bdf4 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800bdf4:	b480      	push	{r7}
 800bdf6:	b085      	sub	sp, #20
 800bdf8:	af00      	add	r7, sp, #0
 800bdfa:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	3303      	adds	r3, #3
 800be00:	781b      	ldrb	r3, [r3, #0]
 800be02:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800be04:	68fb      	ldr	r3, [r7, #12]
 800be06:	021b      	lsls	r3, r3, #8
 800be08:	687a      	ldr	r2, [r7, #4]
 800be0a:	3202      	adds	r2, #2
 800be0c:	7812      	ldrb	r2, [r2, #0]
 800be0e:	4313      	orrs	r3, r2
 800be10:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800be12:	68fb      	ldr	r3, [r7, #12]
 800be14:	021b      	lsls	r3, r3, #8
 800be16:	687a      	ldr	r2, [r7, #4]
 800be18:	3201      	adds	r2, #1
 800be1a:	7812      	ldrb	r2, [r2, #0]
 800be1c:	4313      	orrs	r3, r2
 800be1e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800be20:	68fb      	ldr	r3, [r7, #12]
 800be22:	021b      	lsls	r3, r3, #8
 800be24:	687a      	ldr	r2, [r7, #4]
 800be26:	7812      	ldrb	r2, [r2, #0]
 800be28:	4313      	orrs	r3, r2
 800be2a:	60fb      	str	r3, [r7, #12]
	return rv;
 800be2c:	68fb      	ldr	r3, [r7, #12]
}
 800be2e:	4618      	mov	r0, r3
 800be30:	3714      	adds	r7, #20
 800be32:	46bd      	mov	sp, r7
 800be34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be38:	4770      	bx	lr

0800be3a <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800be3a:	b480      	push	{r7}
 800be3c:	b083      	sub	sp, #12
 800be3e:	af00      	add	r7, sp, #0
 800be40:	6078      	str	r0, [r7, #4]
 800be42:	460b      	mov	r3, r1
 800be44:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	1c5a      	adds	r2, r3, #1
 800be4a:	607a      	str	r2, [r7, #4]
 800be4c:	887a      	ldrh	r2, [r7, #2]
 800be4e:	b2d2      	uxtb	r2, r2
 800be50:	701a      	strb	r2, [r3, #0]
 800be52:	887b      	ldrh	r3, [r7, #2]
 800be54:	0a1b      	lsrs	r3, r3, #8
 800be56:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	1c5a      	adds	r2, r3, #1
 800be5c:	607a      	str	r2, [r7, #4]
 800be5e:	887a      	ldrh	r2, [r7, #2]
 800be60:	b2d2      	uxtb	r2, r2
 800be62:	701a      	strb	r2, [r3, #0]
}
 800be64:	bf00      	nop
 800be66:	370c      	adds	r7, #12
 800be68:	46bd      	mov	sp, r7
 800be6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be6e:	4770      	bx	lr

0800be70 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800be70:	b480      	push	{r7}
 800be72:	b083      	sub	sp, #12
 800be74:	af00      	add	r7, sp, #0
 800be76:	6078      	str	r0, [r7, #4]
 800be78:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	1c5a      	adds	r2, r3, #1
 800be7e:	607a      	str	r2, [r7, #4]
 800be80:	683a      	ldr	r2, [r7, #0]
 800be82:	b2d2      	uxtb	r2, r2
 800be84:	701a      	strb	r2, [r3, #0]
 800be86:	683b      	ldr	r3, [r7, #0]
 800be88:	0a1b      	lsrs	r3, r3, #8
 800be8a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	1c5a      	adds	r2, r3, #1
 800be90:	607a      	str	r2, [r7, #4]
 800be92:	683a      	ldr	r2, [r7, #0]
 800be94:	b2d2      	uxtb	r2, r2
 800be96:	701a      	strb	r2, [r3, #0]
 800be98:	683b      	ldr	r3, [r7, #0]
 800be9a:	0a1b      	lsrs	r3, r3, #8
 800be9c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	1c5a      	adds	r2, r3, #1
 800bea2:	607a      	str	r2, [r7, #4]
 800bea4:	683a      	ldr	r2, [r7, #0]
 800bea6:	b2d2      	uxtb	r2, r2
 800bea8:	701a      	strb	r2, [r3, #0]
 800beaa:	683b      	ldr	r3, [r7, #0]
 800beac:	0a1b      	lsrs	r3, r3, #8
 800beae:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	1c5a      	adds	r2, r3, #1
 800beb4:	607a      	str	r2, [r7, #4]
 800beb6:	683a      	ldr	r2, [r7, #0]
 800beb8:	b2d2      	uxtb	r2, r2
 800beba:	701a      	strb	r2, [r3, #0]
}
 800bebc:	bf00      	nop
 800bebe:	370c      	adds	r7, #12
 800bec0:	46bd      	mov	sp, r7
 800bec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bec6:	4770      	bx	lr

0800bec8 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800bec8:	b480      	push	{r7}
 800beca:	b087      	sub	sp, #28
 800becc:	af00      	add	r7, sp, #0
 800bece:	60f8      	str	r0, [r7, #12]
 800bed0:	60b9      	str	r1, [r7, #8]
 800bed2:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800bed4:	68fb      	ldr	r3, [r7, #12]
 800bed6:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800bed8:	68bb      	ldr	r3, [r7, #8]
 800beda:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	2b00      	cmp	r3, #0
 800bee0:	d00d      	beq.n	800befe <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800bee2:	693a      	ldr	r2, [r7, #16]
 800bee4:	1c53      	adds	r3, r2, #1
 800bee6:	613b      	str	r3, [r7, #16]
 800bee8:	697b      	ldr	r3, [r7, #20]
 800beea:	1c59      	adds	r1, r3, #1
 800beec:	6179      	str	r1, [r7, #20]
 800beee:	7812      	ldrb	r2, [r2, #0]
 800bef0:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	3b01      	subs	r3, #1
 800bef6:	607b      	str	r3, [r7, #4]
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	2b00      	cmp	r3, #0
 800befc:	d1f1      	bne.n	800bee2 <mem_cpy+0x1a>
	}
}
 800befe:	bf00      	nop
 800bf00:	371c      	adds	r7, #28
 800bf02:	46bd      	mov	sp, r7
 800bf04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf08:	4770      	bx	lr

0800bf0a <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800bf0a:	b480      	push	{r7}
 800bf0c:	b087      	sub	sp, #28
 800bf0e:	af00      	add	r7, sp, #0
 800bf10:	60f8      	str	r0, [r7, #12]
 800bf12:	60b9      	str	r1, [r7, #8]
 800bf14:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800bf16:	68fb      	ldr	r3, [r7, #12]
 800bf18:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800bf1a:	697b      	ldr	r3, [r7, #20]
 800bf1c:	1c5a      	adds	r2, r3, #1
 800bf1e:	617a      	str	r2, [r7, #20]
 800bf20:	68ba      	ldr	r2, [r7, #8]
 800bf22:	b2d2      	uxtb	r2, r2
 800bf24:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	3b01      	subs	r3, #1
 800bf2a:	607b      	str	r3, [r7, #4]
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	2b00      	cmp	r3, #0
 800bf30:	d1f3      	bne.n	800bf1a <mem_set+0x10>
}
 800bf32:	bf00      	nop
 800bf34:	bf00      	nop
 800bf36:	371c      	adds	r7, #28
 800bf38:	46bd      	mov	sp, r7
 800bf3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf3e:	4770      	bx	lr

0800bf40 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800bf40:	b480      	push	{r7}
 800bf42:	b089      	sub	sp, #36	; 0x24
 800bf44:	af00      	add	r7, sp, #0
 800bf46:	60f8      	str	r0, [r7, #12]
 800bf48:	60b9      	str	r1, [r7, #8]
 800bf4a:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800bf4c:	68fb      	ldr	r3, [r7, #12]
 800bf4e:	61fb      	str	r3, [r7, #28]
 800bf50:	68bb      	ldr	r3, [r7, #8]
 800bf52:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800bf54:	2300      	movs	r3, #0
 800bf56:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800bf58:	69fb      	ldr	r3, [r7, #28]
 800bf5a:	1c5a      	adds	r2, r3, #1
 800bf5c:	61fa      	str	r2, [r7, #28]
 800bf5e:	781b      	ldrb	r3, [r3, #0]
 800bf60:	4619      	mov	r1, r3
 800bf62:	69bb      	ldr	r3, [r7, #24]
 800bf64:	1c5a      	adds	r2, r3, #1
 800bf66:	61ba      	str	r2, [r7, #24]
 800bf68:	781b      	ldrb	r3, [r3, #0]
 800bf6a:	1acb      	subs	r3, r1, r3
 800bf6c:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	3b01      	subs	r3, #1
 800bf72:	607b      	str	r3, [r7, #4]
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	2b00      	cmp	r3, #0
 800bf78:	d002      	beq.n	800bf80 <mem_cmp+0x40>
 800bf7a:	697b      	ldr	r3, [r7, #20]
 800bf7c:	2b00      	cmp	r3, #0
 800bf7e:	d0eb      	beq.n	800bf58 <mem_cmp+0x18>

	return r;
 800bf80:	697b      	ldr	r3, [r7, #20]
}
 800bf82:	4618      	mov	r0, r3
 800bf84:	3724      	adds	r7, #36	; 0x24
 800bf86:	46bd      	mov	sp, r7
 800bf88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf8c:	4770      	bx	lr

0800bf8e <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800bf8e:	b480      	push	{r7}
 800bf90:	b083      	sub	sp, #12
 800bf92:	af00      	add	r7, sp, #0
 800bf94:	6078      	str	r0, [r7, #4]
 800bf96:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800bf98:	e002      	b.n	800bfa0 <chk_chr+0x12>
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	3301      	adds	r3, #1
 800bf9e:	607b      	str	r3, [r7, #4]
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	781b      	ldrb	r3, [r3, #0]
 800bfa4:	2b00      	cmp	r3, #0
 800bfa6:	d005      	beq.n	800bfb4 <chk_chr+0x26>
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	781b      	ldrb	r3, [r3, #0]
 800bfac:	461a      	mov	r2, r3
 800bfae:	683b      	ldr	r3, [r7, #0]
 800bfb0:	4293      	cmp	r3, r2
 800bfb2:	d1f2      	bne.n	800bf9a <chk_chr+0xc>
	return *str;
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	781b      	ldrb	r3, [r3, #0]
}
 800bfb8:	4618      	mov	r0, r3
 800bfba:	370c      	adds	r7, #12
 800bfbc:	46bd      	mov	sp, r7
 800bfbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfc2:	4770      	bx	lr

0800bfc4 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800bfc4:	b480      	push	{r7}
 800bfc6:	b085      	sub	sp, #20
 800bfc8:	af00      	add	r7, sp, #0
 800bfca:	6078      	str	r0, [r7, #4]
 800bfcc:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800bfce:	2300      	movs	r3, #0
 800bfd0:	60bb      	str	r3, [r7, #8]
 800bfd2:	68bb      	ldr	r3, [r7, #8]
 800bfd4:	60fb      	str	r3, [r7, #12]
 800bfd6:	e029      	b.n	800c02c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800bfd8:	4a27      	ldr	r2, [pc, #156]	; (800c078 <chk_lock+0xb4>)
 800bfda:	68fb      	ldr	r3, [r7, #12]
 800bfdc:	011b      	lsls	r3, r3, #4
 800bfde:	4413      	add	r3, r2
 800bfe0:	681b      	ldr	r3, [r3, #0]
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	d01d      	beq.n	800c022 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800bfe6:	4a24      	ldr	r2, [pc, #144]	; (800c078 <chk_lock+0xb4>)
 800bfe8:	68fb      	ldr	r3, [r7, #12]
 800bfea:	011b      	lsls	r3, r3, #4
 800bfec:	4413      	add	r3, r2
 800bfee:	681a      	ldr	r2, [r3, #0]
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	681b      	ldr	r3, [r3, #0]
 800bff4:	429a      	cmp	r2, r3
 800bff6:	d116      	bne.n	800c026 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800bff8:	4a1f      	ldr	r2, [pc, #124]	; (800c078 <chk_lock+0xb4>)
 800bffa:	68fb      	ldr	r3, [r7, #12]
 800bffc:	011b      	lsls	r3, r3, #4
 800bffe:	4413      	add	r3, r2
 800c000:	3304      	adds	r3, #4
 800c002:	681a      	ldr	r2, [r3, #0]
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800c008:	429a      	cmp	r2, r3
 800c00a:	d10c      	bne.n	800c026 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800c00c:	4a1a      	ldr	r2, [pc, #104]	; (800c078 <chk_lock+0xb4>)
 800c00e:	68fb      	ldr	r3, [r7, #12]
 800c010:	011b      	lsls	r3, r3, #4
 800c012:	4413      	add	r3, r2
 800c014:	3308      	adds	r3, #8
 800c016:	681a      	ldr	r2, [r3, #0]
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800c01c:	429a      	cmp	r2, r3
 800c01e:	d102      	bne.n	800c026 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800c020:	e007      	b.n	800c032 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800c022:	2301      	movs	r3, #1
 800c024:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800c026:	68fb      	ldr	r3, [r7, #12]
 800c028:	3301      	adds	r3, #1
 800c02a:	60fb      	str	r3, [r7, #12]
 800c02c:	68fb      	ldr	r3, [r7, #12]
 800c02e:	2b01      	cmp	r3, #1
 800c030:	d9d2      	bls.n	800bfd8 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800c032:	68fb      	ldr	r3, [r7, #12]
 800c034:	2b02      	cmp	r3, #2
 800c036:	d109      	bne.n	800c04c <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800c038:	68bb      	ldr	r3, [r7, #8]
 800c03a:	2b00      	cmp	r3, #0
 800c03c:	d102      	bne.n	800c044 <chk_lock+0x80>
 800c03e:	683b      	ldr	r3, [r7, #0]
 800c040:	2b02      	cmp	r3, #2
 800c042:	d101      	bne.n	800c048 <chk_lock+0x84>
 800c044:	2300      	movs	r3, #0
 800c046:	e010      	b.n	800c06a <chk_lock+0xa6>
 800c048:	2312      	movs	r3, #18
 800c04a:	e00e      	b.n	800c06a <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800c04c:	683b      	ldr	r3, [r7, #0]
 800c04e:	2b00      	cmp	r3, #0
 800c050:	d108      	bne.n	800c064 <chk_lock+0xa0>
 800c052:	4a09      	ldr	r2, [pc, #36]	; (800c078 <chk_lock+0xb4>)
 800c054:	68fb      	ldr	r3, [r7, #12]
 800c056:	011b      	lsls	r3, r3, #4
 800c058:	4413      	add	r3, r2
 800c05a:	330c      	adds	r3, #12
 800c05c:	881b      	ldrh	r3, [r3, #0]
 800c05e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c062:	d101      	bne.n	800c068 <chk_lock+0xa4>
 800c064:	2310      	movs	r3, #16
 800c066:	e000      	b.n	800c06a <chk_lock+0xa6>
 800c068:	2300      	movs	r3, #0
}
 800c06a:	4618      	mov	r0, r3
 800c06c:	3714      	adds	r7, #20
 800c06e:	46bd      	mov	sp, r7
 800c070:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c074:	4770      	bx	lr
 800c076:	bf00      	nop
 800c078:	200005f8 	.word	0x200005f8

0800c07c <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800c07c:	b480      	push	{r7}
 800c07e:	b083      	sub	sp, #12
 800c080:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800c082:	2300      	movs	r3, #0
 800c084:	607b      	str	r3, [r7, #4]
 800c086:	e002      	b.n	800c08e <enq_lock+0x12>
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	3301      	adds	r3, #1
 800c08c:	607b      	str	r3, [r7, #4]
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	2b01      	cmp	r3, #1
 800c092:	d806      	bhi.n	800c0a2 <enq_lock+0x26>
 800c094:	4a09      	ldr	r2, [pc, #36]	; (800c0bc <enq_lock+0x40>)
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	011b      	lsls	r3, r3, #4
 800c09a:	4413      	add	r3, r2
 800c09c:	681b      	ldr	r3, [r3, #0]
 800c09e:	2b00      	cmp	r3, #0
 800c0a0:	d1f2      	bne.n	800c088 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800c0a2:	687b      	ldr	r3, [r7, #4]
 800c0a4:	2b02      	cmp	r3, #2
 800c0a6:	bf14      	ite	ne
 800c0a8:	2301      	movne	r3, #1
 800c0aa:	2300      	moveq	r3, #0
 800c0ac:	b2db      	uxtb	r3, r3
}
 800c0ae:	4618      	mov	r0, r3
 800c0b0:	370c      	adds	r7, #12
 800c0b2:	46bd      	mov	sp, r7
 800c0b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0b8:	4770      	bx	lr
 800c0ba:	bf00      	nop
 800c0bc:	200005f8 	.word	0x200005f8

0800c0c0 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800c0c0:	b480      	push	{r7}
 800c0c2:	b085      	sub	sp, #20
 800c0c4:	af00      	add	r7, sp, #0
 800c0c6:	6078      	str	r0, [r7, #4]
 800c0c8:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800c0ca:	2300      	movs	r3, #0
 800c0cc:	60fb      	str	r3, [r7, #12]
 800c0ce:	e01f      	b.n	800c110 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800c0d0:	4a41      	ldr	r2, [pc, #260]	; (800c1d8 <inc_lock+0x118>)
 800c0d2:	68fb      	ldr	r3, [r7, #12]
 800c0d4:	011b      	lsls	r3, r3, #4
 800c0d6:	4413      	add	r3, r2
 800c0d8:	681a      	ldr	r2, [r3, #0]
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	681b      	ldr	r3, [r3, #0]
 800c0de:	429a      	cmp	r2, r3
 800c0e0:	d113      	bne.n	800c10a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800c0e2:	4a3d      	ldr	r2, [pc, #244]	; (800c1d8 <inc_lock+0x118>)
 800c0e4:	68fb      	ldr	r3, [r7, #12]
 800c0e6:	011b      	lsls	r3, r3, #4
 800c0e8:	4413      	add	r3, r2
 800c0ea:	3304      	adds	r3, #4
 800c0ec:	681a      	ldr	r2, [r3, #0]
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800c0f2:	429a      	cmp	r2, r3
 800c0f4:	d109      	bne.n	800c10a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800c0f6:	4a38      	ldr	r2, [pc, #224]	; (800c1d8 <inc_lock+0x118>)
 800c0f8:	68fb      	ldr	r3, [r7, #12]
 800c0fa:	011b      	lsls	r3, r3, #4
 800c0fc:	4413      	add	r3, r2
 800c0fe:	3308      	adds	r3, #8
 800c100:	681a      	ldr	r2, [r3, #0]
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800c106:	429a      	cmp	r2, r3
 800c108:	d006      	beq.n	800c118 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800c10a:	68fb      	ldr	r3, [r7, #12]
 800c10c:	3301      	adds	r3, #1
 800c10e:	60fb      	str	r3, [r7, #12]
 800c110:	68fb      	ldr	r3, [r7, #12]
 800c112:	2b01      	cmp	r3, #1
 800c114:	d9dc      	bls.n	800c0d0 <inc_lock+0x10>
 800c116:	e000      	b.n	800c11a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800c118:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800c11a:	68fb      	ldr	r3, [r7, #12]
 800c11c:	2b02      	cmp	r3, #2
 800c11e:	d132      	bne.n	800c186 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800c120:	2300      	movs	r3, #0
 800c122:	60fb      	str	r3, [r7, #12]
 800c124:	e002      	b.n	800c12c <inc_lock+0x6c>
 800c126:	68fb      	ldr	r3, [r7, #12]
 800c128:	3301      	adds	r3, #1
 800c12a:	60fb      	str	r3, [r7, #12]
 800c12c:	68fb      	ldr	r3, [r7, #12]
 800c12e:	2b01      	cmp	r3, #1
 800c130:	d806      	bhi.n	800c140 <inc_lock+0x80>
 800c132:	4a29      	ldr	r2, [pc, #164]	; (800c1d8 <inc_lock+0x118>)
 800c134:	68fb      	ldr	r3, [r7, #12]
 800c136:	011b      	lsls	r3, r3, #4
 800c138:	4413      	add	r3, r2
 800c13a:	681b      	ldr	r3, [r3, #0]
 800c13c:	2b00      	cmp	r3, #0
 800c13e:	d1f2      	bne.n	800c126 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800c140:	68fb      	ldr	r3, [r7, #12]
 800c142:	2b02      	cmp	r3, #2
 800c144:	d101      	bne.n	800c14a <inc_lock+0x8a>
 800c146:	2300      	movs	r3, #0
 800c148:	e040      	b.n	800c1cc <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	681a      	ldr	r2, [r3, #0]
 800c14e:	4922      	ldr	r1, [pc, #136]	; (800c1d8 <inc_lock+0x118>)
 800c150:	68fb      	ldr	r3, [r7, #12]
 800c152:	011b      	lsls	r3, r3, #4
 800c154:	440b      	add	r3, r1
 800c156:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	689a      	ldr	r2, [r3, #8]
 800c15c:	491e      	ldr	r1, [pc, #120]	; (800c1d8 <inc_lock+0x118>)
 800c15e:	68fb      	ldr	r3, [r7, #12]
 800c160:	011b      	lsls	r3, r3, #4
 800c162:	440b      	add	r3, r1
 800c164:	3304      	adds	r3, #4
 800c166:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	695a      	ldr	r2, [r3, #20]
 800c16c:	491a      	ldr	r1, [pc, #104]	; (800c1d8 <inc_lock+0x118>)
 800c16e:	68fb      	ldr	r3, [r7, #12]
 800c170:	011b      	lsls	r3, r3, #4
 800c172:	440b      	add	r3, r1
 800c174:	3308      	adds	r3, #8
 800c176:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800c178:	4a17      	ldr	r2, [pc, #92]	; (800c1d8 <inc_lock+0x118>)
 800c17a:	68fb      	ldr	r3, [r7, #12]
 800c17c:	011b      	lsls	r3, r3, #4
 800c17e:	4413      	add	r3, r2
 800c180:	330c      	adds	r3, #12
 800c182:	2200      	movs	r2, #0
 800c184:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800c186:	683b      	ldr	r3, [r7, #0]
 800c188:	2b00      	cmp	r3, #0
 800c18a:	d009      	beq.n	800c1a0 <inc_lock+0xe0>
 800c18c:	4a12      	ldr	r2, [pc, #72]	; (800c1d8 <inc_lock+0x118>)
 800c18e:	68fb      	ldr	r3, [r7, #12]
 800c190:	011b      	lsls	r3, r3, #4
 800c192:	4413      	add	r3, r2
 800c194:	330c      	adds	r3, #12
 800c196:	881b      	ldrh	r3, [r3, #0]
 800c198:	2b00      	cmp	r3, #0
 800c19a:	d001      	beq.n	800c1a0 <inc_lock+0xe0>
 800c19c:	2300      	movs	r3, #0
 800c19e:	e015      	b.n	800c1cc <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800c1a0:	683b      	ldr	r3, [r7, #0]
 800c1a2:	2b00      	cmp	r3, #0
 800c1a4:	d108      	bne.n	800c1b8 <inc_lock+0xf8>
 800c1a6:	4a0c      	ldr	r2, [pc, #48]	; (800c1d8 <inc_lock+0x118>)
 800c1a8:	68fb      	ldr	r3, [r7, #12]
 800c1aa:	011b      	lsls	r3, r3, #4
 800c1ac:	4413      	add	r3, r2
 800c1ae:	330c      	adds	r3, #12
 800c1b0:	881b      	ldrh	r3, [r3, #0]
 800c1b2:	3301      	adds	r3, #1
 800c1b4:	b29a      	uxth	r2, r3
 800c1b6:	e001      	b.n	800c1bc <inc_lock+0xfc>
 800c1b8:	f44f 7280 	mov.w	r2, #256	; 0x100
 800c1bc:	4906      	ldr	r1, [pc, #24]	; (800c1d8 <inc_lock+0x118>)
 800c1be:	68fb      	ldr	r3, [r7, #12]
 800c1c0:	011b      	lsls	r3, r3, #4
 800c1c2:	440b      	add	r3, r1
 800c1c4:	330c      	adds	r3, #12
 800c1c6:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800c1c8:	68fb      	ldr	r3, [r7, #12]
 800c1ca:	3301      	adds	r3, #1
}
 800c1cc:	4618      	mov	r0, r3
 800c1ce:	3714      	adds	r7, #20
 800c1d0:	46bd      	mov	sp, r7
 800c1d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1d6:	4770      	bx	lr
 800c1d8:	200005f8 	.word	0x200005f8

0800c1dc <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800c1dc:	b480      	push	{r7}
 800c1de:	b085      	sub	sp, #20
 800c1e0:	af00      	add	r7, sp, #0
 800c1e2:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800c1e4:	2300      	movs	r3, #0
 800c1e6:	60fb      	str	r3, [r7, #12]
 800c1e8:	e010      	b.n	800c20c <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800c1ea:	4a0d      	ldr	r2, [pc, #52]	; (800c220 <clear_lock+0x44>)
 800c1ec:	68fb      	ldr	r3, [r7, #12]
 800c1ee:	011b      	lsls	r3, r3, #4
 800c1f0:	4413      	add	r3, r2
 800c1f2:	681b      	ldr	r3, [r3, #0]
 800c1f4:	687a      	ldr	r2, [r7, #4]
 800c1f6:	429a      	cmp	r2, r3
 800c1f8:	d105      	bne.n	800c206 <clear_lock+0x2a>
 800c1fa:	4a09      	ldr	r2, [pc, #36]	; (800c220 <clear_lock+0x44>)
 800c1fc:	68fb      	ldr	r3, [r7, #12]
 800c1fe:	011b      	lsls	r3, r3, #4
 800c200:	4413      	add	r3, r2
 800c202:	2200      	movs	r2, #0
 800c204:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800c206:	68fb      	ldr	r3, [r7, #12]
 800c208:	3301      	adds	r3, #1
 800c20a:	60fb      	str	r3, [r7, #12]
 800c20c:	68fb      	ldr	r3, [r7, #12]
 800c20e:	2b01      	cmp	r3, #1
 800c210:	d9eb      	bls.n	800c1ea <clear_lock+0xe>
	}
}
 800c212:	bf00      	nop
 800c214:	bf00      	nop
 800c216:	3714      	adds	r7, #20
 800c218:	46bd      	mov	sp, r7
 800c21a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c21e:	4770      	bx	lr
 800c220:	200005f8 	.word	0x200005f8

0800c224 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800c224:	b580      	push	{r7, lr}
 800c226:	b086      	sub	sp, #24
 800c228:	af00      	add	r7, sp, #0
 800c22a:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800c22c:	2300      	movs	r3, #0
 800c22e:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	78db      	ldrb	r3, [r3, #3]
 800c234:	2b00      	cmp	r3, #0
 800c236:	d034      	beq.n	800c2a2 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c23c:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800c23e:	687b      	ldr	r3, [r7, #4]
 800c240:	7858      	ldrb	r0, [r3, #1]
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800c248:	2301      	movs	r3, #1
 800c24a:	697a      	ldr	r2, [r7, #20]
 800c24c:	f7ff fd7c 	bl	800bd48 <disk_write>
 800c250:	4603      	mov	r3, r0
 800c252:	2b00      	cmp	r3, #0
 800c254:	d002      	beq.n	800c25c <sync_window+0x38>
			res = FR_DISK_ERR;
 800c256:	2301      	movs	r3, #1
 800c258:	73fb      	strb	r3, [r7, #15]
 800c25a:	e022      	b.n	800c2a2 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	2200      	movs	r2, #0
 800c260:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800c262:	687b      	ldr	r3, [r7, #4]
 800c264:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c266:	697a      	ldr	r2, [r7, #20]
 800c268:	1ad2      	subs	r2, r2, r3
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	69db      	ldr	r3, [r3, #28]
 800c26e:	429a      	cmp	r2, r3
 800c270:	d217      	bcs.n	800c2a2 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800c272:	687b      	ldr	r3, [r7, #4]
 800c274:	789b      	ldrb	r3, [r3, #2]
 800c276:	613b      	str	r3, [r7, #16]
 800c278:	e010      	b.n	800c29c <sync_window+0x78>
					wsect += fs->fsize;
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	69db      	ldr	r3, [r3, #28]
 800c27e:	697a      	ldr	r2, [r7, #20]
 800c280:	4413      	add	r3, r2
 800c282:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	7858      	ldrb	r0, [r3, #1]
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800c28e:	2301      	movs	r3, #1
 800c290:	697a      	ldr	r2, [r7, #20]
 800c292:	f7ff fd59 	bl	800bd48 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800c296:	693b      	ldr	r3, [r7, #16]
 800c298:	3b01      	subs	r3, #1
 800c29a:	613b      	str	r3, [r7, #16]
 800c29c:	693b      	ldr	r3, [r7, #16]
 800c29e:	2b01      	cmp	r3, #1
 800c2a0:	d8eb      	bhi.n	800c27a <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800c2a2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c2a4:	4618      	mov	r0, r3
 800c2a6:	3718      	adds	r7, #24
 800c2a8:	46bd      	mov	sp, r7
 800c2aa:	bd80      	pop	{r7, pc}

0800c2ac <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800c2ac:	b580      	push	{r7, lr}
 800c2ae:	b084      	sub	sp, #16
 800c2b0:	af00      	add	r7, sp, #0
 800c2b2:	6078      	str	r0, [r7, #4]
 800c2b4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800c2b6:	2300      	movs	r3, #0
 800c2b8:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800c2ba:	687b      	ldr	r3, [r7, #4]
 800c2bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c2be:	683a      	ldr	r2, [r7, #0]
 800c2c0:	429a      	cmp	r2, r3
 800c2c2:	d01b      	beq.n	800c2fc <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800c2c4:	6878      	ldr	r0, [r7, #4]
 800c2c6:	f7ff ffad 	bl	800c224 <sync_window>
 800c2ca:	4603      	mov	r3, r0
 800c2cc:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800c2ce:	7bfb      	ldrb	r3, [r7, #15]
 800c2d0:	2b00      	cmp	r3, #0
 800c2d2:	d113      	bne.n	800c2fc <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	7858      	ldrb	r0, [r3, #1]
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800c2de:	2301      	movs	r3, #1
 800c2e0:	683a      	ldr	r2, [r7, #0]
 800c2e2:	f7ff fd11 	bl	800bd08 <disk_read>
 800c2e6:	4603      	mov	r3, r0
 800c2e8:	2b00      	cmp	r3, #0
 800c2ea:	d004      	beq.n	800c2f6 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800c2ec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c2f0:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800c2f2:	2301      	movs	r3, #1
 800c2f4:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800c2f6:	687b      	ldr	r3, [r7, #4]
 800c2f8:	683a      	ldr	r2, [r7, #0]
 800c2fa:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 800c2fc:	7bfb      	ldrb	r3, [r7, #15]
}
 800c2fe:	4618      	mov	r0, r3
 800c300:	3710      	adds	r7, #16
 800c302:	46bd      	mov	sp, r7
 800c304:	bd80      	pop	{r7, pc}
	...

0800c308 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800c308:	b580      	push	{r7, lr}
 800c30a:	b084      	sub	sp, #16
 800c30c:	af00      	add	r7, sp, #0
 800c30e:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800c310:	6878      	ldr	r0, [r7, #4]
 800c312:	f7ff ff87 	bl	800c224 <sync_window>
 800c316:	4603      	mov	r3, r0
 800c318:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800c31a:	7bfb      	ldrb	r3, [r7, #15]
 800c31c:	2b00      	cmp	r3, #0
 800c31e:	d159      	bne.n	800c3d4 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	781b      	ldrb	r3, [r3, #0]
 800c324:	2b03      	cmp	r3, #3
 800c326:	d149      	bne.n	800c3bc <sync_fs+0xb4>
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	791b      	ldrb	r3, [r3, #4]
 800c32c:	2b01      	cmp	r3, #1
 800c32e:	d145      	bne.n	800c3bc <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800c330:	687b      	ldr	r3, [r7, #4]
 800c332:	f103 0034 	add.w	r0, r3, #52	; 0x34
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	899b      	ldrh	r3, [r3, #12]
 800c33a:	461a      	mov	r2, r3
 800c33c:	2100      	movs	r1, #0
 800c33e:	f7ff fde4 	bl	800bf0a <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800c342:	687b      	ldr	r3, [r7, #4]
 800c344:	3334      	adds	r3, #52	; 0x34
 800c346:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800c34a:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800c34e:	4618      	mov	r0, r3
 800c350:	f7ff fd73 	bl	800be3a <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	3334      	adds	r3, #52	; 0x34
 800c358:	4921      	ldr	r1, [pc, #132]	; (800c3e0 <sync_fs+0xd8>)
 800c35a:	4618      	mov	r0, r3
 800c35c:	f7ff fd88 	bl	800be70 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	3334      	adds	r3, #52	; 0x34
 800c364:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800c368:	491e      	ldr	r1, [pc, #120]	; (800c3e4 <sync_fs+0xdc>)
 800c36a:	4618      	mov	r0, r3
 800c36c:	f7ff fd80 	bl	800be70 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	3334      	adds	r3, #52	; 0x34
 800c374:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	695b      	ldr	r3, [r3, #20]
 800c37c:	4619      	mov	r1, r3
 800c37e:	4610      	mov	r0, r2
 800c380:	f7ff fd76 	bl	800be70 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	3334      	adds	r3, #52	; 0x34
 800c388:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	691b      	ldr	r3, [r3, #16]
 800c390:	4619      	mov	r1, r3
 800c392:	4610      	mov	r0, r2
 800c394:	f7ff fd6c 	bl	800be70 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	6a1b      	ldr	r3, [r3, #32]
 800c39c:	1c5a      	adds	r2, r3, #1
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	631a      	str	r2, [r3, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	7858      	ldrb	r0, [r3, #1]
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c3b0:	2301      	movs	r3, #1
 800c3b2:	f7ff fcc9 	bl	800bd48 <disk_write>
			fs->fsi_flag = 0;
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	2200      	movs	r2, #0
 800c3ba:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800c3bc:	687b      	ldr	r3, [r7, #4]
 800c3be:	785b      	ldrb	r3, [r3, #1]
 800c3c0:	2200      	movs	r2, #0
 800c3c2:	2100      	movs	r1, #0
 800c3c4:	4618      	mov	r0, r3
 800c3c6:	f7ff fcdf 	bl	800bd88 <disk_ioctl>
 800c3ca:	4603      	mov	r3, r0
 800c3cc:	2b00      	cmp	r3, #0
 800c3ce:	d001      	beq.n	800c3d4 <sync_fs+0xcc>
 800c3d0:	2301      	movs	r3, #1
 800c3d2:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800c3d4:	7bfb      	ldrb	r3, [r7, #15]
}
 800c3d6:	4618      	mov	r0, r3
 800c3d8:	3710      	adds	r7, #16
 800c3da:	46bd      	mov	sp, r7
 800c3dc:	bd80      	pop	{r7, pc}
 800c3de:	bf00      	nop
 800c3e0:	41615252 	.word	0x41615252
 800c3e4:	61417272 	.word	0x61417272

0800c3e8 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800c3e8:	b480      	push	{r7}
 800c3ea:	b083      	sub	sp, #12
 800c3ec:	af00      	add	r7, sp, #0
 800c3ee:	6078      	str	r0, [r7, #4]
 800c3f0:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800c3f2:	683b      	ldr	r3, [r7, #0]
 800c3f4:	3b02      	subs	r3, #2
 800c3f6:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	699b      	ldr	r3, [r3, #24]
 800c3fc:	3b02      	subs	r3, #2
 800c3fe:	683a      	ldr	r2, [r7, #0]
 800c400:	429a      	cmp	r2, r3
 800c402:	d301      	bcc.n	800c408 <clust2sect+0x20>
 800c404:	2300      	movs	r3, #0
 800c406:	e008      	b.n	800c41a <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800c408:	687b      	ldr	r3, [r7, #4]
 800c40a:	895b      	ldrh	r3, [r3, #10]
 800c40c:	461a      	mov	r2, r3
 800c40e:	683b      	ldr	r3, [r7, #0]
 800c410:	fb03 f202 	mul.w	r2, r3, r2
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c418:	4413      	add	r3, r2
}
 800c41a:	4618      	mov	r0, r3
 800c41c:	370c      	adds	r7, #12
 800c41e:	46bd      	mov	sp, r7
 800c420:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c424:	4770      	bx	lr

0800c426 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800c426:	b580      	push	{r7, lr}
 800c428:	b086      	sub	sp, #24
 800c42a:	af00      	add	r7, sp, #0
 800c42c:	6078      	str	r0, [r7, #4]
 800c42e:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	681b      	ldr	r3, [r3, #0]
 800c434:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800c436:	683b      	ldr	r3, [r7, #0]
 800c438:	2b01      	cmp	r3, #1
 800c43a:	d904      	bls.n	800c446 <get_fat+0x20>
 800c43c:	693b      	ldr	r3, [r7, #16]
 800c43e:	699b      	ldr	r3, [r3, #24]
 800c440:	683a      	ldr	r2, [r7, #0]
 800c442:	429a      	cmp	r2, r3
 800c444:	d302      	bcc.n	800c44c <get_fat+0x26>
		val = 1;	/* Internal error */
 800c446:	2301      	movs	r3, #1
 800c448:	617b      	str	r3, [r7, #20]
 800c44a:	e0bb      	b.n	800c5c4 <get_fat+0x19e>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800c44c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c450:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800c452:	693b      	ldr	r3, [r7, #16]
 800c454:	781b      	ldrb	r3, [r3, #0]
 800c456:	2b03      	cmp	r3, #3
 800c458:	f000 8083 	beq.w	800c562 <get_fat+0x13c>
 800c45c:	2b03      	cmp	r3, #3
 800c45e:	f300 80a7 	bgt.w	800c5b0 <get_fat+0x18a>
 800c462:	2b01      	cmp	r3, #1
 800c464:	d002      	beq.n	800c46c <get_fat+0x46>
 800c466:	2b02      	cmp	r3, #2
 800c468:	d056      	beq.n	800c518 <get_fat+0xf2>
 800c46a:	e0a1      	b.n	800c5b0 <get_fat+0x18a>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800c46c:	683b      	ldr	r3, [r7, #0]
 800c46e:	60fb      	str	r3, [r7, #12]
 800c470:	68fb      	ldr	r3, [r7, #12]
 800c472:	085b      	lsrs	r3, r3, #1
 800c474:	68fa      	ldr	r2, [r7, #12]
 800c476:	4413      	add	r3, r2
 800c478:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c47a:	693b      	ldr	r3, [r7, #16]
 800c47c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c47e:	693b      	ldr	r3, [r7, #16]
 800c480:	899b      	ldrh	r3, [r3, #12]
 800c482:	4619      	mov	r1, r3
 800c484:	68fb      	ldr	r3, [r7, #12]
 800c486:	fbb3 f3f1 	udiv	r3, r3, r1
 800c48a:	4413      	add	r3, r2
 800c48c:	4619      	mov	r1, r3
 800c48e:	6938      	ldr	r0, [r7, #16]
 800c490:	f7ff ff0c 	bl	800c2ac <move_window>
 800c494:	4603      	mov	r3, r0
 800c496:	2b00      	cmp	r3, #0
 800c498:	f040 808d 	bne.w	800c5b6 <get_fat+0x190>
			wc = fs->win[bc++ % SS(fs)];
 800c49c:	68fb      	ldr	r3, [r7, #12]
 800c49e:	1c5a      	adds	r2, r3, #1
 800c4a0:	60fa      	str	r2, [r7, #12]
 800c4a2:	693a      	ldr	r2, [r7, #16]
 800c4a4:	8992      	ldrh	r2, [r2, #12]
 800c4a6:	fbb3 f1f2 	udiv	r1, r3, r2
 800c4aa:	fb01 f202 	mul.w	r2, r1, r2
 800c4ae:	1a9b      	subs	r3, r3, r2
 800c4b0:	693a      	ldr	r2, [r7, #16]
 800c4b2:	4413      	add	r3, r2
 800c4b4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800c4b8:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c4ba:	693b      	ldr	r3, [r7, #16]
 800c4bc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c4be:	693b      	ldr	r3, [r7, #16]
 800c4c0:	899b      	ldrh	r3, [r3, #12]
 800c4c2:	4619      	mov	r1, r3
 800c4c4:	68fb      	ldr	r3, [r7, #12]
 800c4c6:	fbb3 f3f1 	udiv	r3, r3, r1
 800c4ca:	4413      	add	r3, r2
 800c4cc:	4619      	mov	r1, r3
 800c4ce:	6938      	ldr	r0, [r7, #16]
 800c4d0:	f7ff feec 	bl	800c2ac <move_window>
 800c4d4:	4603      	mov	r3, r0
 800c4d6:	2b00      	cmp	r3, #0
 800c4d8:	d16f      	bne.n	800c5ba <get_fat+0x194>
			wc |= fs->win[bc % SS(fs)] << 8;
 800c4da:	693b      	ldr	r3, [r7, #16]
 800c4dc:	899b      	ldrh	r3, [r3, #12]
 800c4de:	461a      	mov	r2, r3
 800c4e0:	68fb      	ldr	r3, [r7, #12]
 800c4e2:	fbb3 f1f2 	udiv	r1, r3, r2
 800c4e6:	fb01 f202 	mul.w	r2, r1, r2
 800c4ea:	1a9b      	subs	r3, r3, r2
 800c4ec:	693a      	ldr	r2, [r7, #16]
 800c4ee:	4413      	add	r3, r2
 800c4f0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800c4f4:	021b      	lsls	r3, r3, #8
 800c4f6:	461a      	mov	r2, r3
 800c4f8:	68bb      	ldr	r3, [r7, #8]
 800c4fa:	4313      	orrs	r3, r2
 800c4fc:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800c4fe:	683b      	ldr	r3, [r7, #0]
 800c500:	f003 0301 	and.w	r3, r3, #1
 800c504:	2b00      	cmp	r3, #0
 800c506:	d002      	beq.n	800c50e <get_fat+0xe8>
 800c508:	68bb      	ldr	r3, [r7, #8]
 800c50a:	091b      	lsrs	r3, r3, #4
 800c50c:	e002      	b.n	800c514 <get_fat+0xee>
 800c50e:	68bb      	ldr	r3, [r7, #8]
 800c510:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c514:	617b      	str	r3, [r7, #20]
			break;
 800c516:	e055      	b.n	800c5c4 <get_fat+0x19e>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800c518:	693b      	ldr	r3, [r7, #16]
 800c51a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c51c:	693b      	ldr	r3, [r7, #16]
 800c51e:	899b      	ldrh	r3, [r3, #12]
 800c520:	085b      	lsrs	r3, r3, #1
 800c522:	b29b      	uxth	r3, r3
 800c524:	4619      	mov	r1, r3
 800c526:	683b      	ldr	r3, [r7, #0]
 800c528:	fbb3 f3f1 	udiv	r3, r3, r1
 800c52c:	4413      	add	r3, r2
 800c52e:	4619      	mov	r1, r3
 800c530:	6938      	ldr	r0, [r7, #16]
 800c532:	f7ff febb 	bl	800c2ac <move_window>
 800c536:	4603      	mov	r3, r0
 800c538:	2b00      	cmp	r3, #0
 800c53a:	d140      	bne.n	800c5be <get_fat+0x198>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800c53c:	693b      	ldr	r3, [r7, #16]
 800c53e:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800c542:	683b      	ldr	r3, [r7, #0]
 800c544:	005b      	lsls	r3, r3, #1
 800c546:	693a      	ldr	r2, [r7, #16]
 800c548:	8992      	ldrh	r2, [r2, #12]
 800c54a:	fbb3 f0f2 	udiv	r0, r3, r2
 800c54e:	fb00 f202 	mul.w	r2, r0, r2
 800c552:	1a9b      	subs	r3, r3, r2
 800c554:	440b      	add	r3, r1
 800c556:	4618      	mov	r0, r3
 800c558:	f7ff fc34 	bl	800bdc4 <ld_word>
 800c55c:	4603      	mov	r3, r0
 800c55e:	617b      	str	r3, [r7, #20]
			break;
 800c560:	e030      	b.n	800c5c4 <get_fat+0x19e>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800c562:	693b      	ldr	r3, [r7, #16]
 800c564:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c566:	693b      	ldr	r3, [r7, #16]
 800c568:	899b      	ldrh	r3, [r3, #12]
 800c56a:	089b      	lsrs	r3, r3, #2
 800c56c:	b29b      	uxth	r3, r3
 800c56e:	4619      	mov	r1, r3
 800c570:	683b      	ldr	r3, [r7, #0]
 800c572:	fbb3 f3f1 	udiv	r3, r3, r1
 800c576:	4413      	add	r3, r2
 800c578:	4619      	mov	r1, r3
 800c57a:	6938      	ldr	r0, [r7, #16]
 800c57c:	f7ff fe96 	bl	800c2ac <move_window>
 800c580:	4603      	mov	r3, r0
 800c582:	2b00      	cmp	r3, #0
 800c584:	d11d      	bne.n	800c5c2 <get_fat+0x19c>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800c586:	693b      	ldr	r3, [r7, #16]
 800c588:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800c58c:	683b      	ldr	r3, [r7, #0]
 800c58e:	009b      	lsls	r3, r3, #2
 800c590:	693a      	ldr	r2, [r7, #16]
 800c592:	8992      	ldrh	r2, [r2, #12]
 800c594:	fbb3 f0f2 	udiv	r0, r3, r2
 800c598:	fb00 f202 	mul.w	r2, r0, r2
 800c59c:	1a9b      	subs	r3, r3, r2
 800c59e:	440b      	add	r3, r1
 800c5a0:	4618      	mov	r0, r3
 800c5a2:	f7ff fc27 	bl	800bdf4 <ld_dword>
 800c5a6:	4603      	mov	r3, r0
 800c5a8:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800c5ac:	617b      	str	r3, [r7, #20]
			break;
 800c5ae:	e009      	b.n	800c5c4 <get_fat+0x19e>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800c5b0:	2301      	movs	r3, #1
 800c5b2:	617b      	str	r3, [r7, #20]
 800c5b4:	e006      	b.n	800c5c4 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c5b6:	bf00      	nop
 800c5b8:	e004      	b.n	800c5c4 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c5ba:	bf00      	nop
 800c5bc:	e002      	b.n	800c5c4 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800c5be:	bf00      	nop
 800c5c0:	e000      	b.n	800c5c4 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800c5c2:	bf00      	nop
		}
	}

	return val;
 800c5c4:	697b      	ldr	r3, [r7, #20]
}
 800c5c6:	4618      	mov	r0, r3
 800c5c8:	3718      	adds	r7, #24
 800c5ca:	46bd      	mov	sp, r7
 800c5cc:	bd80      	pop	{r7, pc}

0800c5ce <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800c5ce:	b590      	push	{r4, r7, lr}
 800c5d0:	b089      	sub	sp, #36	; 0x24
 800c5d2:	af00      	add	r7, sp, #0
 800c5d4:	60f8      	str	r0, [r7, #12]
 800c5d6:	60b9      	str	r1, [r7, #8]
 800c5d8:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800c5da:	2302      	movs	r3, #2
 800c5dc:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800c5de:	68bb      	ldr	r3, [r7, #8]
 800c5e0:	2b01      	cmp	r3, #1
 800c5e2:	f240 8102 	bls.w	800c7ea <put_fat+0x21c>
 800c5e6:	68fb      	ldr	r3, [r7, #12]
 800c5e8:	699b      	ldr	r3, [r3, #24]
 800c5ea:	68ba      	ldr	r2, [r7, #8]
 800c5ec:	429a      	cmp	r2, r3
 800c5ee:	f080 80fc 	bcs.w	800c7ea <put_fat+0x21c>
		switch (fs->fs_type) {
 800c5f2:	68fb      	ldr	r3, [r7, #12]
 800c5f4:	781b      	ldrb	r3, [r3, #0]
 800c5f6:	2b03      	cmp	r3, #3
 800c5f8:	f000 80b6 	beq.w	800c768 <put_fat+0x19a>
 800c5fc:	2b03      	cmp	r3, #3
 800c5fe:	f300 80fd 	bgt.w	800c7fc <put_fat+0x22e>
 800c602:	2b01      	cmp	r3, #1
 800c604:	d003      	beq.n	800c60e <put_fat+0x40>
 800c606:	2b02      	cmp	r3, #2
 800c608:	f000 8083 	beq.w	800c712 <put_fat+0x144>
 800c60c:	e0f6      	b.n	800c7fc <put_fat+0x22e>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800c60e:	68bb      	ldr	r3, [r7, #8]
 800c610:	61bb      	str	r3, [r7, #24]
 800c612:	69bb      	ldr	r3, [r7, #24]
 800c614:	085b      	lsrs	r3, r3, #1
 800c616:	69ba      	ldr	r2, [r7, #24]
 800c618:	4413      	add	r3, r2
 800c61a:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800c61c:	68fb      	ldr	r3, [r7, #12]
 800c61e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c620:	68fb      	ldr	r3, [r7, #12]
 800c622:	899b      	ldrh	r3, [r3, #12]
 800c624:	4619      	mov	r1, r3
 800c626:	69bb      	ldr	r3, [r7, #24]
 800c628:	fbb3 f3f1 	udiv	r3, r3, r1
 800c62c:	4413      	add	r3, r2
 800c62e:	4619      	mov	r1, r3
 800c630:	68f8      	ldr	r0, [r7, #12]
 800c632:	f7ff fe3b 	bl	800c2ac <move_window>
 800c636:	4603      	mov	r3, r0
 800c638:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c63a:	7ffb      	ldrb	r3, [r7, #31]
 800c63c:	2b00      	cmp	r3, #0
 800c63e:	f040 80d6 	bne.w	800c7ee <put_fat+0x220>
			p = fs->win + bc++ % SS(fs);
 800c642:	68fb      	ldr	r3, [r7, #12]
 800c644:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800c648:	69bb      	ldr	r3, [r7, #24]
 800c64a:	1c5a      	adds	r2, r3, #1
 800c64c:	61ba      	str	r2, [r7, #24]
 800c64e:	68fa      	ldr	r2, [r7, #12]
 800c650:	8992      	ldrh	r2, [r2, #12]
 800c652:	fbb3 f0f2 	udiv	r0, r3, r2
 800c656:	fb00 f202 	mul.w	r2, r0, r2
 800c65a:	1a9b      	subs	r3, r3, r2
 800c65c:	440b      	add	r3, r1
 800c65e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800c660:	68bb      	ldr	r3, [r7, #8]
 800c662:	f003 0301 	and.w	r3, r3, #1
 800c666:	2b00      	cmp	r3, #0
 800c668:	d00d      	beq.n	800c686 <put_fat+0xb8>
 800c66a:	697b      	ldr	r3, [r7, #20]
 800c66c:	781b      	ldrb	r3, [r3, #0]
 800c66e:	b25b      	sxtb	r3, r3
 800c670:	f003 030f 	and.w	r3, r3, #15
 800c674:	b25a      	sxtb	r2, r3
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	b2db      	uxtb	r3, r3
 800c67a:	011b      	lsls	r3, r3, #4
 800c67c:	b25b      	sxtb	r3, r3
 800c67e:	4313      	orrs	r3, r2
 800c680:	b25b      	sxtb	r3, r3
 800c682:	b2db      	uxtb	r3, r3
 800c684:	e001      	b.n	800c68a <put_fat+0xbc>
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	b2db      	uxtb	r3, r3
 800c68a:	697a      	ldr	r2, [r7, #20]
 800c68c:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800c68e:	68fb      	ldr	r3, [r7, #12]
 800c690:	2201      	movs	r2, #1
 800c692:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800c694:	68fb      	ldr	r3, [r7, #12]
 800c696:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c698:	68fb      	ldr	r3, [r7, #12]
 800c69a:	899b      	ldrh	r3, [r3, #12]
 800c69c:	4619      	mov	r1, r3
 800c69e:	69bb      	ldr	r3, [r7, #24]
 800c6a0:	fbb3 f3f1 	udiv	r3, r3, r1
 800c6a4:	4413      	add	r3, r2
 800c6a6:	4619      	mov	r1, r3
 800c6a8:	68f8      	ldr	r0, [r7, #12]
 800c6aa:	f7ff fdff 	bl	800c2ac <move_window>
 800c6ae:	4603      	mov	r3, r0
 800c6b0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c6b2:	7ffb      	ldrb	r3, [r7, #31]
 800c6b4:	2b00      	cmp	r3, #0
 800c6b6:	f040 809c 	bne.w	800c7f2 <put_fat+0x224>
			p = fs->win + bc % SS(fs);
 800c6ba:	68fb      	ldr	r3, [r7, #12]
 800c6bc:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800c6c0:	68fb      	ldr	r3, [r7, #12]
 800c6c2:	899b      	ldrh	r3, [r3, #12]
 800c6c4:	461a      	mov	r2, r3
 800c6c6:	69bb      	ldr	r3, [r7, #24]
 800c6c8:	fbb3 f0f2 	udiv	r0, r3, r2
 800c6cc:	fb00 f202 	mul.w	r2, r0, r2
 800c6d0:	1a9b      	subs	r3, r3, r2
 800c6d2:	440b      	add	r3, r1
 800c6d4:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800c6d6:	68bb      	ldr	r3, [r7, #8]
 800c6d8:	f003 0301 	and.w	r3, r3, #1
 800c6dc:	2b00      	cmp	r3, #0
 800c6de:	d003      	beq.n	800c6e8 <put_fat+0x11a>
 800c6e0:	687b      	ldr	r3, [r7, #4]
 800c6e2:	091b      	lsrs	r3, r3, #4
 800c6e4:	b2db      	uxtb	r3, r3
 800c6e6:	e00e      	b.n	800c706 <put_fat+0x138>
 800c6e8:	697b      	ldr	r3, [r7, #20]
 800c6ea:	781b      	ldrb	r3, [r3, #0]
 800c6ec:	b25b      	sxtb	r3, r3
 800c6ee:	f023 030f 	bic.w	r3, r3, #15
 800c6f2:	b25a      	sxtb	r2, r3
 800c6f4:	687b      	ldr	r3, [r7, #4]
 800c6f6:	0a1b      	lsrs	r3, r3, #8
 800c6f8:	b25b      	sxtb	r3, r3
 800c6fa:	f003 030f 	and.w	r3, r3, #15
 800c6fe:	b25b      	sxtb	r3, r3
 800c700:	4313      	orrs	r3, r2
 800c702:	b25b      	sxtb	r3, r3
 800c704:	b2db      	uxtb	r3, r3
 800c706:	697a      	ldr	r2, [r7, #20]
 800c708:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800c70a:	68fb      	ldr	r3, [r7, #12]
 800c70c:	2201      	movs	r2, #1
 800c70e:	70da      	strb	r2, [r3, #3]
			break;
 800c710:	e074      	b.n	800c7fc <put_fat+0x22e>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800c712:	68fb      	ldr	r3, [r7, #12]
 800c714:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c716:	68fb      	ldr	r3, [r7, #12]
 800c718:	899b      	ldrh	r3, [r3, #12]
 800c71a:	085b      	lsrs	r3, r3, #1
 800c71c:	b29b      	uxth	r3, r3
 800c71e:	4619      	mov	r1, r3
 800c720:	68bb      	ldr	r3, [r7, #8]
 800c722:	fbb3 f3f1 	udiv	r3, r3, r1
 800c726:	4413      	add	r3, r2
 800c728:	4619      	mov	r1, r3
 800c72a:	68f8      	ldr	r0, [r7, #12]
 800c72c:	f7ff fdbe 	bl	800c2ac <move_window>
 800c730:	4603      	mov	r3, r0
 800c732:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c734:	7ffb      	ldrb	r3, [r7, #31]
 800c736:	2b00      	cmp	r3, #0
 800c738:	d15d      	bne.n	800c7f6 <put_fat+0x228>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800c73a:	68fb      	ldr	r3, [r7, #12]
 800c73c:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800c740:	68bb      	ldr	r3, [r7, #8]
 800c742:	005b      	lsls	r3, r3, #1
 800c744:	68fa      	ldr	r2, [r7, #12]
 800c746:	8992      	ldrh	r2, [r2, #12]
 800c748:	fbb3 f0f2 	udiv	r0, r3, r2
 800c74c:	fb00 f202 	mul.w	r2, r0, r2
 800c750:	1a9b      	subs	r3, r3, r2
 800c752:	440b      	add	r3, r1
 800c754:	687a      	ldr	r2, [r7, #4]
 800c756:	b292      	uxth	r2, r2
 800c758:	4611      	mov	r1, r2
 800c75a:	4618      	mov	r0, r3
 800c75c:	f7ff fb6d 	bl	800be3a <st_word>
			fs->wflag = 1;
 800c760:	68fb      	ldr	r3, [r7, #12]
 800c762:	2201      	movs	r2, #1
 800c764:	70da      	strb	r2, [r3, #3]
			break;
 800c766:	e049      	b.n	800c7fc <put_fat+0x22e>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800c768:	68fb      	ldr	r3, [r7, #12]
 800c76a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c76c:	68fb      	ldr	r3, [r7, #12]
 800c76e:	899b      	ldrh	r3, [r3, #12]
 800c770:	089b      	lsrs	r3, r3, #2
 800c772:	b29b      	uxth	r3, r3
 800c774:	4619      	mov	r1, r3
 800c776:	68bb      	ldr	r3, [r7, #8]
 800c778:	fbb3 f3f1 	udiv	r3, r3, r1
 800c77c:	4413      	add	r3, r2
 800c77e:	4619      	mov	r1, r3
 800c780:	68f8      	ldr	r0, [r7, #12]
 800c782:	f7ff fd93 	bl	800c2ac <move_window>
 800c786:	4603      	mov	r3, r0
 800c788:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c78a:	7ffb      	ldrb	r3, [r7, #31]
 800c78c:	2b00      	cmp	r3, #0
 800c78e:	d134      	bne.n	800c7fa <put_fat+0x22c>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800c790:	687b      	ldr	r3, [r7, #4]
 800c792:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800c796:	68fb      	ldr	r3, [r7, #12]
 800c798:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800c79c:	68bb      	ldr	r3, [r7, #8]
 800c79e:	009b      	lsls	r3, r3, #2
 800c7a0:	68fa      	ldr	r2, [r7, #12]
 800c7a2:	8992      	ldrh	r2, [r2, #12]
 800c7a4:	fbb3 f0f2 	udiv	r0, r3, r2
 800c7a8:	fb00 f202 	mul.w	r2, r0, r2
 800c7ac:	1a9b      	subs	r3, r3, r2
 800c7ae:	440b      	add	r3, r1
 800c7b0:	4618      	mov	r0, r3
 800c7b2:	f7ff fb1f 	bl	800bdf4 <ld_dword>
 800c7b6:	4603      	mov	r3, r0
 800c7b8:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800c7bc:	4323      	orrs	r3, r4
 800c7be:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800c7c0:	68fb      	ldr	r3, [r7, #12]
 800c7c2:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800c7c6:	68bb      	ldr	r3, [r7, #8]
 800c7c8:	009b      	lsls	r3, r3, #2
 800c7ca:	68fa      	ldr	r2, [r7, #12]
 800c7cc:	8992      	ldrh	r2, [r2, #12]
 800c7ce:	fbb3 f0f2 	udiv	r0, r3, r2
 800c7d2:	fb00 f202 	mul.w	r2, r0, r2
 800c7d6:	1a9b      	subs	r3, r3, r2
 800c7d8:	440b      	add	r3, r1
 800c7da:	6879      	ldr	r1, [r7, #4]
 800c7dc:	4618      	mov	r0, r3
 800c7de:	f7ff fb47 	bl	800be70 <st_dword>
			fs->wflag = 1;
 800c7e2:	68fb      	ldr	r3, [r7, #12]
 800c7e4:	2201      	movs	r2, #1
 800c7e6:	70da      	strb	r2, [r3, #3]
			break;
 800c7e8:	e008      	b.n	800c7fc <put_fat+0x22e>
		}
	}
 800c7ea:	bf00      	nop
 800c7ec:	e006      	b.n	800c7fc <put_fat+0x22e>
			if (res != FR_OK) break;
 800c7ee:	bf00      	nop
 800c7f0:	e004      	b.n	800c7fc <put_fat+0x22e>
			if (res != FR_OK) break;
 800c7f2:	bf00      	nop
 800c7f4:	e002      	b.n	800c7fc <put_fat+0x22e>
			if (res != FR_OK) break;
 800c7f6:	bf00      	nop
 800c7f8:	e000      	b.n	800c7fc <put_fat+0x22e>
			if (res != FR_OK) break;
 800c7fa:	bf00      	nop
	return res;
 800c7fc:	7ffb      	ldrb	r3, [r7, #31]
}
 800c7fe:	4618      	mov	r0, r3
 800c800:	3724      	adds	r7, #36	; 0x24
 800c802:	46bd      	mov	sp, r7
 800c804:	bd90      	pop	{r4, r7, pc}

0800c806 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800c806:	b580      	push	{r7, lr}
 800c808:	b088      	sub	sp, #32
 800c80a:	af00      	add	r7, sp, #0
 800c80c:	60f8      	str	r0, [r7, #12]
 800c80e:	60b9      	str	r1, [r7, #8]
 800c810:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800c812:	2300      	movs	r3, #0
 800c814:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800c816:	68fb      	ldr	r3, [r7, #12]
 800c818:	681b      	ldr	r3, [r3, #0]
 800c81a:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800c81c:	68bb      	ldr	r3, [r7, #8]
 800c81e:	2b01      	cmp	r3, #1
 800c820:	d904      	bls.n	800c82c <remove_chain+0x26>
 800c822:	69bb      	ldr	r3, [r7, #24]
 800c824:	699b      	ldr	r3, [r3, #24]
 800c826:	68ba      	ldr	r2, [r7, #8]
 800c828:	429a      	cmp	r2, r3
 800c82a:	d301      	bcc.n	800c830 <remove_chain+0x2a>
 800c82c:	2302      	movs	r3, #2
 800c82e:	e04b      	b.n	800c8c8 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	2b00      	cmp	r3, #0
 800c834:	d00c      	beq.n	800c850 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800c836:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c83a:	6879      	ldr	r1, [r7, #4]
 800c83c:	69b8      	ldr	r0, [r7, #24]
 800c83e:	f7ff fec6 	bl	800c5ce <put_fat>
 800c842:	4603      	mov	r3, r0
 800c844:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800c846:	7ffb      	ldrb	r3, [r7, #31]
 800c848:	2b00      	cmp	r3, #0
 800c84a:	d001      	beq.n	800c850 <remove_chain+0x4a>
 800c84c:	7ffb      	ldrb	r3, [r7, #31]
 800c84e:	e03b      	b.n	800c8c8 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800c850:	68b9      	ldr	r1, [r7, #8]
 800c852:	68f8      	ldr	r0, [r7, #12]
 800c854:	f7ff fde7 	bl	800c426 <get_fat>
 800c858:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800c85a:	697b      	ldr	r3, [r7, #20]
 800c85c:	2b00      	cmp	r3, #0
 800c85e:	d031      	beq.n	800c8c4 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800c860:	697b      	ldr	r3, [r7, #20]
 800c862:	2b01      	cmp	r3, #1
 800c864:	d101      	bne.n	800c86a <remove_chain+0x64>
 800c866:	2302      	movs	r3, #2
 800c868:	e02e      	b.n	800c8c8 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800c86a:	697b      	ldr	r3, [r7, #20]
 800c86c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c870:	d101      	bne.n	800c876 <remove_chain+0x70>
 800c872:	2301      	movs	r3, #1
 800c874:	e028      	b.n	800c8c8 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800c876:	2200      	movs	r2, #0
 800c878:	68b9      	ldr	r1, [r7, #8]
 800c87a:	69b8      	ldr	r0, [r7, #24]
 800c87c:	f7ff fea7 	bl	800c5ce <put_fat>
 800c880:	4603      	mov	r3, r0
 800c882:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800c884:	7ffb      	ldrb	r3, [r7, #31]
 800c886:	2b00      	cmp	r3, #0
 800c888:	d001      	beq.n	800c88e <remove_chain+0x88>
 800c88a:	7ffb      	ldrb	r3, [r7, #31]
 800c88c:	e01c      	b.n	800c8c8 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800c88e:	69bb      	ldr	r3, [r7, #24]
 800c890:	695a      	ldr	r2, [r3, #20]
 800c892:	69bb      	ldr	r3, [r7, #24]
 800c894:	699b      	ldr	r3, [r3, #24]
 800c896:	3b02      	subs	r3, #2
 800c898:	429a      	cmp	r2, r3
 800c89a:	d20b      	bcs.n	800c8b4 <remove_chain+0xae>
			fs->free_clst++;
 800c89c:	69bb      	ldr	r3, [r7, #24]
 800c89e:	695b      	ldr	r3, [r3, #20]
 800c8a0:	1c5a      	adds	r2, r3, #1
 800c8a2:	69bb      	ldr	r3, [r7, #24]
 800c8a4:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800c8a6:	69bb      	ldr	r3, [r7, #24]
 800c8a8:	791b      	ldrb	r3, [r3, #4]
 800c8aa:	f043 0301 	orr.w	r3, r3, #1
 800c8ae:	b2da      	uxtb	r2, r3
 800c8b0:	69bb      	ldr	r3, [r7, #24]
 800c8b2:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800c8b4:	697b      	ldr	r3, [r7, #20]
 800c8b6:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800c8b8:	69bb      	ldr	r3, [r7, #24]
 800c8ba:	699b      	ldr	r3, [r3, #24]
 800c8bc:	68ba      	ldr	r2, [r7, #8]
 800c8be:	429a      	cmp	r2, r3
 800c8c0:	d3c6      	bcc.n	800c850 <remove_chain+0x4a>
 800c8c2:	e000      	b.n	800c8c6 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800c8c4:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800c8c6:	2300      	movs	r3, #0
}
 800c8c8:	4618      	mov	r0, r3
 800c8ca:	3720      	adds	r7, #32
 800c8cc:	46bd      	mov	sp, r7
 800c8ce:	bd80      	pop	{r7, pc}

0800c8d0 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800c8d0:	b580      	push	{r7, lr}
 800c8d2:	b088      	sub	sp, #32
 800c8d4:	af00      	add	r7, sp, #0
 800c8d6:	6078      	str	r0, [r7, #4]
 800c8d8:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800c8da:	687b      	ldr	r3, [r7, #4]
 800c8dc:	681b      	ldr	r3, [r3, #0]
 800c8de:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800c8e0:	683b      	ldr	r3, [r7, #0]
 800c8e2:	2b00      	cmp	r3, #0
 800c8e4:	d10d      	bne.n	800c902 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800c8e6:	693b      	ldr	r3, [r7, #16]
 800c8e8:	691b      	ldr	r3, [r3, #16]
 800c8ea:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800c8ec:	69bb      	ldr	r3, [r7, #24]
 800c8ee:	2b00      	cmp	r3, #0
 800c8f0:	d004      	beq.n	800c8fc <create_chain+0x2c>
 800c8f2:	693b      	ldr	r3, [r7, #16]
 800c8f4:	699b      	ldr	r3, [r3, #24]
 800c8f6:	69ba      	ldr	r2, [r7, #24]
 800c8f8:	429a      	cmp	r2, r3
 800c8fa:	d31b      	bcc.n	800c934 <create_chain+0x64>
 800c8fc:	2301      	movs	r3, #1
 800c8fe:	61bb      	str	r3, [r7, #24]
 800c900:	e018      	b.n	800c934 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800c902:	6839      	ldr	r1, [r7, #0]
 800c904:	6878      	ldr	r0, [r7, #4]
 800c906:	f7ff fd8e 	bl	800c426 <get_fat>
 800c90a:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800c90c:	68fb      	ldr	r3, [r7, #12]
 800c90e:	2b01      	cmp	r3, #1
 800c910:	d801      	bhi.n	800c916 <create_chain+0x46>
 800c912:	2301      	movs	r3, #1
 800c914:	e070      	b.n	800c9f8 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800c916:	68fb      	ldr	r3, [r7, #12]
 800c918:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c91c:	d101      	bne.n	800c922 <create_chain+0x52>
 800c91e:	68fb      	ldr	r3, [r7, #12]
 800c920:	e06a      	b.n	800c9f8 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800c922:	693b      	ldr	r3, [r7, #16]
 800c924:	699b      	ldr	r3, [r3, #24]
 800c926:	68fa      	ldr	r2, [r7, #12]
 800c928:	429a      	cmp	r2, r3
 800c92a:	d201      	bcs.n	800c930 <create_chain+0x60>
 800c92c:	68fb      	ldr	r3, [r7, #12]
 800c92e:	e063      	b.n	800c9f8 <create_chain+0x128>
		scl = clst;
 800c930:	683b      	ldr	r3, [r7, #0]
 800c932:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800c934:	69bb      	ldr	r3, [r7, #24]
 800c936:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800c938:	69fb      	ldr	r3, [r7, #28]
 800c93a:	3301      	adds	r3, #1
 800c93c:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800c93e:	693b      	ldr	r3, [r7, #16]
 800c940:	699b      	ldr	r3, [r3, #24]
 800c942:	69fa      	ldr	r2, [r7, #28]
 800c944:	429a      	cmp	r2, r3
 800c946:	d307      	bcc.n	800c958 <create_chain+0x88>
				ncl = 2;
 800c948:	2302      	movs	r3, #2
 800c94a:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800c94c:	69fa      	ldr	r2, [r7, #28]
 800c94e:	69bb      	ldr	r3, [r7, #24]
 800c950:	429a      	cmp	r2, r3
 800c952:	d901      	bls.n	800c958 <create_chain+0x88>
 800c954:	2300      	movs	r3, #0
 800c956:	e04f      	b.n	800c9f8 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800c958:	69f9      	ldr	r1, [r7, #28]
 800c95a:	6878      	ldr	r0, [r7, #4]
 800c95c:	f7ff fd63 	bl	800c426 <get_fat>
 800c960:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800c962:	68fb      	ldr	r3, [r7, #12]
 800c964:	2b00      	cmp	r3, #0
 800c966:	d00e      	beq.n	800c986 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800c968:	68fb      	ldr	r3, [r7, #12]
 800c96a:	2b01      	cmp	r3, #1
 800c96c:	d003      	beq.n	800c976 <create_chain+0xa6>
 800c96e:	68fb      	ldr	r3, [r7, #12]
 800c970:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c974:	d101      	bne.n	800c97a <create_chain+0xaa>
 800c976:	68fb      	ldr	r3, [r7, #12]
 800c978:	e03e      	b.n	800c9f8 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800c97a:	69fa      	ldr	r2, [r7, #28]
 800c97c:	69bb      	ldr	r3, [r7, #24]
 800c97e:	429a      	cmp	r2, r3
 800c980:	d1da      	bne.n	800c938 <create_chain+0x68>
 800c982:	2300      	movs	r3, #0
 800c984:	e038      	b.n	800c9f8 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800c986:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800c988:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c98c:	69f9      	ldr	r1, [r7, #28]
 800c98e:	6938      	ldr	r0, [r7, #16]
 800c990:	f7ff fe1d 	bl	800c5ce <put_fat>
 800c994:	4603      	mov	r3, r0
 800c996:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800c998:	7dfb      	ldrb	r3, [r7, #23]
 800c99a:	2b00      	cmp	r3, #0
 800c99c:	d109      	bne.n	800c9b2 <create_chain+0xe2>
 800c99e:	683b      	ldr	r3, [r7, #0]
 800c9a0:	2b00      	cmp	r3, #0
 800c9a2:	d006      	beq.n	800c9b2 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800c9a4:	69fa      	ldr	r2, [r7, #28]
 800c9a6:	6839      	ldr	r1, [r7, #0]
 800c9a8:	6938      	ldr	r0, [r7, #16]
 800c9aa:	f7ff fe10 	bl	800c5ce <put_fat>
 800c9ae:	4603      	mov	r3, r0
 800c9b0:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800c9b2:	7dfb      	ldrb	r3, [r7, #23]
 800c9b4:	2b00      	cmp	r3, #0
 800c9b6:	d116      	bne.n	800c9e6 <create_chain+0x116>
		fs->last_clst = ncl;
 800c9b8:	693b      	ldr	r3, [r7, #16]
 800c9ba:	69fa      	ldr	r2, [r7, #28]
 800c9bc:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800c9be:	693b      	ldr	r3, [r7, #16]
 800c9c0:	695a      	ldr	r2, [r3, #20]
 800c9c2:	693b      	ldr	r3, [r7, #16]
 800c9c4:	699b      	ldr	r3, [r3, #24]
 800c9c6:	3b02      	subs	r3, #2
 800c9c8:	429a      	cmp	r2, r3
 800c9ca:	d804      	bhi.n	800c9d6 <create_chain+0x106>
 800c9cc:	693b      	ldr	r3, [r7, #16]
 800c9ce:	695b      	ldr	r3, [r3, #20]
 800c9d0:	1e5a      	subs	r2, r3, #1
 800c9d2:	693b      	ldr	r3, [r7, #16]
 800c9d4:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800c9d6:	693b      	ldr	r3, [r7, #16]
 800c9d8:	791b      	ldrb	r3, [r3, #4]
 800c9da:	f043 0301 	orr.w	r3, r3, #1
 800c9de:	b2da      	uxtb	r2, r3
 800c9e0:	693b      	ldr	r3, [r7, #16]
 800c9e2:	711a      	strb	r2, [r3, #4]
 800c9e4:	e007      	b.n	800c9f6 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800c9e6:	7dfb      	ldrb	r3, [r7, #23]
 800c9e8:	2b01      	cmp	r3, #1
 800c9ea:	d102      	bne.n	800c9f2 <create_chain+0x122>
 800c9ec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c9f0:	e000      	b.n	800c9f4 <create_chain+0x124>
 800c9f2:	2301      	movs	r3, #1
 800c9f4:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800c9f6:	69fb      	ldr	r3, [r7, #28]
}
 800c9f8:	4618      	mov	r0, r3
 800c9fa:	3720      	adds	r7, #32
 800c9fc:	46bd      	mov	sp, r7
 800c9fe:	bd80      	pop	{r7, pc}

0800ca00 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800ca00:	b480      	push	{r7}
 800ca02:	b087      	sub	sp, #28
 800ca04:	af00      	add	r7, sp, #0
 800ca06:	6078      	str	r0, [r7, #4]
 800ca08:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800ca0a:	687b      	ldr	r3, [r7, #4]
 800ca0c:	681b      	ldr	r3, [r3, #0]
 800ca0e:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800ca10:	687b      	ldr	r3, [r7, #4]
 800ca12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ca14:	3304      	adds	r3, #4
 800ca16:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800ca18:	68fb      	ldr	r3, [r7, #12]
 800ca1a:	899b      	ldrh	r3, [r3, #12]
 800ca1c:	461a      	mov	r2, r3
 800ca1e:	683b      	ldr	r3, [r7, #0]
 800ca20:	fbb3 f3f2 	udiv	r3, r3, r2
 800ca24:	68fa      	ldr	r2, [r7, #12]
 800ca26:	8952      	ldrh	r2, [r2, #10]
 800ca28:	fbb3 f3f2 	udiv	r3, r3, r2
 800ca2c:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800ca2e:	693b      	ldr	r3, [r7, #16]
 800ca30:	1d1a      	adds	r2, r3, #4
 800ca32:	613a      	str	r2, [r7, #16]
 800ca34:	681b      	ldr	r3, [r3, #0]
 800ca36:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800ca38:	68bb      	ldr	r3, [r7, #8]
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	d101      	bne.n	800ca42 <clmt_clust+0x42>
 800ca3e:	2300      	movs	r3, #0
 800ca40:	e010      	b.n	800ca64 <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 800ca42:	697a      	ldr	r2, [r7, #20]
 800ca44:	68bb      	ldr	r3, [r7, #8]
 800ca46:	429a      	cmp	r2, r3
 800ca48:	d307      	bcc.n	800ca5a <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 800ca4a:	697a      	ldr	r2, [r7, #20]
 800ca4c:	68bb      	ldr	r3, [r7, #8]
 800ca4e:	1ad3      	subs	r3, r2, r3
 800ca50:	617b      	str	r3, [r7, #20]
 800ca52:	693b      	ldr	r3, [r7, #16]
 800ca54:	3304      	adds	r3, #4
 800ca56:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800ca58:	e7e9      	b.n	800ca2e <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 800ca5a:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800ca5c:	693b      	ldr	r3, [r7, #16]
 800ca5e:	681a      	ldr	r2, [r3, #0]
 800ca60:	697b      	ldr	r3, [r7, #20]
 800ca62:	4413      	add	r3, r2
}
 800ca64:	4618      	mov	r0, r3
 800ca66:	371c      	adds	r7, #28
 800ca68:	46bd      	mov	sp, r7
 800ca6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca6e:	4770      	bx	lr

0800ca70 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800ca70:	b580      	push	{r7, lr}
 800ca72:	b086      	sub	sp, #24
 800ca74:	af00      	add	r7, sp, #0
 800ca76:	6078      	str	r0, [r7, #4]
 800ca78:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800ca7a:	687b      	ldr	r3, [r7, #4]
 800ca7c:	681b      	ldr	r3, [r3, #0]
 800ca7e:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800ca80:	683b      	ldr	r3, [r7, #0]
 800ca82:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800ca86:	d204      	bcs.n	800ca92 <dir_sdi+0x22>
 800ca88:	683b      	ldr	r3, [r7, #0]
 800ca8a:	f003 031f 	and.w	r3, r3, #31
 800ca8e:	2b00      	cmp	r3, #0
 800ca90:	d001      	beq.n	800ca96 <dir_sdi+0x26>
		return FR_INT_ERR;
 800ca92:	2302      	movs	r3, #2
 800ca94:	e071      	b.n	800cb7a <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	683a      	ldr	r2, [r7, #0]
 800ca9a:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800ca9c:	687b      	ldr	r3, [r7, #4]
 800ca9e:	689b      	ldr	r3, [r3, #8]
 800caa0:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800caa2:	697b      	ldr	r3, [r7, #20]
 800caa4:	2b00      	cmp	r3, #0
 800caa6:	d106      	bne.n	800cab6 <dir_sdi+0x46>
 800caa8:	693b      	ldr	r3, [r7, #16]
 800caaa:	781b      	ldrb	r3, [r3, #0]
 800caac:	2b02      	cmp	r3, #2
 800caae:	d902      	bls.n	800cab6 <dir_sdi+0x46>
		clst = fs->dirbase;
 800cab0:	693b      	ldr	r3, [r7, #16]
 800cab2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cab4:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800cab6:	697b      	ldr	r3, [r7, #20]
 800cab8:	2b00      	cmp	r3, #0
 800caba:	d10c      	bne.n	800cad6 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800cabc:	683b      	ldr	r3, [r7, #0]
 800cabe:	095b      	lsrs	r3, r3, #5
 800cac0:	693a      	ldr	r2, [r7, #16]
 800cac2:	8912      	ldrh	r2, [r2, #8]
 800cac4:	4293      	cmp	r3, r2
 800cac6:	d301      	bcc.n	800cacc <dir_sdi+0x5c>
 800cac8:	2302      	movs	r3, #2
 800caca:	e056      	b.n	800cb7a <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 800cacc:	693b      	ldr	r3, [r7, #16]
 800cace:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800cad0:	687b      	ldr	r3, [r7, #4]
 800cad2:	61da      	str	r2, [r3, #28]
 800cad4:	e02d      	b.n	800cb32 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800cad6:	693b      	ldr	r3, [r7, #16]
 800cad8:	895b      	ldrh	r3, [r3, #10]
 800cada:	461a      	mov	r2, r3
 800cadc:	693b      	ldr	r3, [r7, #16]
 800cade:	899b      	ldrh	r3, [r3, #12]
 800cae0:	fb02 f303 	mul.w	r3, r2, r3
 800cae4:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800cae6:	e019      	b.n	800cb1c <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800cae8:	687b      	ldr	r3, [r7, #4]
 800caea:	6979      	ldr	r1, [r7, #20]
 800caec:	4618      	mov	r0, r3
 800caee:	f7ff fc9a 	bl	800c426 <get_fat>
 800caf2:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800caf4:	697b      	ldr	r3, [r7, #20]
 800caf6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800cafa:	d101      	bne.n	800cb00 <dir_sdi+0x90>
 800cafc:	2301      	movs	r3, #1
 800cafe:	e03c      	b.n	800cb7a <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800cb00:	697b      	ldr	r3, [r7, #20]
 800cb02:	2b01      	cmp	r3, #1
 800cb04:	d904      	bls.n	800cb10 <dir_sdi+0xa0>
 800cb06:	693b      	ldr	r3, [r7, #16]
 800cb08:	699b      	ldr	r3, [r3, #24]
 800cb0a:	697a      	ldr	r2, [r7, #20]
 800cb0c:	429a      	cmp	r2, r3
 800cb0e:	d301      	bcc.n	800cb14 <dir_sdi+0xa4>
 800cb10:	2302      	movs	r3, #2
 800cb12:	e032      	b.n	800cb7a <dir_sdi+0x10a>
			ofs -= csz;
 800cb14:	683a      	ldr	r2, [r7, #0]
 800cb16:	68fb      	ldr	r3, [r7, #12]
 800cb18:	1ad3      	subs	r3, r2, r3
 800cb1a:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800cb1c:	683a      	ldr	r2, [r7, #0]
 800cb1e:	68fb      	ldr	r3, [r7, #12]
 800cb20:	429a      	cmp	r2, r3
 800cb22:	d2e1      	bcs.n	800cae8 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 800cb24:	6979      	ldr	r1, [r7, #20]
 800cb26:	6938      	ldr	r0, [r7, #16]
 800cb28:	f7ff fc5e 	bl	800c3e8 <clust2sect>
 800cb2c:	4602      	mov	r2, r0
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	697a      	ldr	r2, [r7, #20]
 800cb36:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	69db      	ldr	r3, [r3, #28]
 800cb3c:	2b00      	cmp	r3, #0
 800cb3e:	d101      	bne.n	800cb44 <dir_sdi+0xd4>
 800cb40:	2302      	movs	r3, #2
 800cb42:	e01a      	b.n	800cb7a <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800cb44:	687b      	ldr	r3, [r7, #4]
 800cb46:	69da      	ldr	r2, [r3, #28]
 800cb48:	693b      	ldr	r3, [r7, #16]
 800cb4a:	899b      	ldrh	r3, [r3, #12]
 800cb4c:	4619      	mov	r1, r3
 800cb4e:	683b      	ldr	r3, [r7, #0]
 800cb50:	fbb3 f3f1 	udiv	r3, r3, r1
 800cb54:	441a      	add	r2, r3
 800cb56:	687b      	ldr	r3, [r7, #4]
 800cb58:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800cb5a:	693b      	ldr	r3, [r7, #16]
 800cb5c:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800cb60:	693b      	ldr	r3, [r7, #16]
 800cb62:	899b      	ldrh	r3, [r3, #12]
 800cb64:	461a      	mov	r2, r3
 800cb66:	683b      	ldr	r3, [r7, #0]
 800cb68:	fbb3 f0f2 	udiv	r0, r3, r2
 800cb6c:	fb00 f202 	mul.w	r2, r0, r2
 800cb70:	1a9b      	subs	r3, r3, r2
 800cb72:	18ca      	adds	r2, r1, r3
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800cb78:	2300      	movs	r3, #0
}
 800cb7a:	4618      	mov	r0, r3
 800cb7c:	3718      	adds	r7, #24
 800cb7e:	46bd      	mov	sp, r7
 800cb80:	bd80      	pop	{r7, pc}

0800cb82 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800cb82:	b580      	push	{r7, lr}
 800cb84:	b086      	sub	sp, #24
 800cb86:	af00      	add	r7, sp, #0
 800cb88:	6078      	str	r0, [r7, #4]
 800cb8a:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	681b      	ldr	r3, [r3, #0]
 800cb90:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	695b      	ldr	r3, [r3, #20]
 800cb96:	3320      	adds	r3, #32
 800cb98:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	69db      	ldr	r3, [r3, #28]
 800cb9e:	2b00      	cmp	r3, #0
 800cba0:	d003      	beq.n	800cbaa <dir_next+0x28>
 800cba2:	68bb      	ldr	r3, [r7, #8]
 800cba4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800cba8:	d301      	bcc.n	800cbae <dir_next+0x2c>
 800cbaa:	2304      	movs	r3, #4
 800cbac:	e0bb      	b.n	800cd26 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800cbae:	68fb      	ldr	r3, [r7, #12]
 800cbb0:	899b      	ldrh	r3, [r3, #12]
 800cbb2:	461a      	mov	r2, r3
 800cbb4:	68bb      	ldr	r3, [r7, #8]
 800cbb6:	fbb3 f1f2 	udiv	r1, r3, r2
 800cbba:	fb01 f202 	mul.w	r2, r1, r2
 800cbbe:	1a9b      	subs	r3, r3, r2
 800cbc0:	2b00      	cmp	r3, #0
 800cbc2:	f040 809d 	bne.w	800cd00 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 800cbc6:	687b      	ldr	r3, [r7, #4]
 800cbc8:	69db      	ldr	r3, [r3, #28]
 800cbca:	1c5a      	adds	r2, r3, #1
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800cbd0:	687b      	ldr	r3, [r7, #4]
 800cbd2:	699b      	ldr	r3, [r3, #24]
 800cbd4:	2b00      	cmp	r3, #0
 800cbd6:	d10b      	bne.n	800cbf0 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800cbd8:	68bb      	ldr	r3, [r7, #8]
 800cbda:	095b      	lsrs	r3, r3, #5
 800cbdc:	68fa      	ldr	r2, [r7, #12]
 800cbde:	8912      	ldrh	r2, [r2, #8]
 800cbe0:	4293      	cmp	r3, r2
 800cbe2:	f0c0 808d 	bcc.w	800cd00 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	2200      	movs	r2, #0
 800cbea:	61da      	str	r2, [r3, #28]
 800cbec:	2304      	movs	r3, #4
 800cbee:	e09a      	b.n	800cd26 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800cbf0:	68fb      	ldr	r3, [r7, #12]
 800cbf2:	899b      	ldrh	r3, [r3, #12]
 800cbf4:	461a      	mov	r2, r3
 800cbf6:	68bb      	ldr	r3, [r7, #8]
 800cbf8:	fbb3 f3f2 	udiv	r3, r3, r2
 800cbfc:	68fa      	ldr	r2, [r7, #12]
 800cbfe:	8952      	ldrh	r2, [r2, #10]
 800cc00:	3a01      	subs	r2, #1
 800cc02:	4013      	ands	r3, r2
 800cc04:	2b00      	cmp	r3, #0
 800cc06:	d17b      	bne.n	800cd00 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800cc08:	687a      	ldr	r2, [r7, #4]
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	699b      	ldr	r3, [r3, #24]
 800cc0e:	4619      	mov	r1, r3
 800cc10:	4610      	mov	r0, r2
 800cc12:	f7ff fc08 	bl	800c426 <get_fat>
 800cc16:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800cc18:	697b      	ldr	r3, [r7, #20]
 800cc1a:	2b01      	cmp	r3, #1
 800cc1c:	d801      	bhi.n	800cc22 <dir_next+0xa0>
 800cc1e:	2302      	movs	r3, #2
 800cc20:	e081      	b.n	800cd26 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800cc22:	697b      	ldr	r3, [r7, #20]
 800cc24:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800cc28:	d101      	bne.n	800cc2e <dir_next+0xac>
 800cc2a:	2301      	movs	r3, #1
 800cc2c:	e07b      	b.n	800cd26 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800cc2e:	68fb      	ldr	r3, [r7, #12]
 800cc30:	699b      	ldr	r3, [r3, #24]
 800cc32:	697a      	ldr	r2, [r7, #20]
 800cc34:	429a      	cmp	r2, r3
 800cc36:	d359      	bcc.n	800ccec <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800cc38:	683b      	ldr	r3, [r7, #0]
 800cc3a:	2b00      	cmp	r3, #0
 800cc3c:	d104      	bne.n	800cc48 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 800cc3e:	687b      	ldr	r3, [r7, #4]
 800cc40:	2200      	movs	r2, #0
 800cc42:	61da      	str	r2, [r3, #28]
 800cc44:	2304      	movs	r3, #4
 800cc46:	e06e      	b.n	800cd26 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800cc48:	687a      	ldr	r2, [r7, #4]
 800cc4a:	687b      	ldr	r3, [r7, #4]
 800cc4c:	699b      	ldr	r3, [r3, #24]
 800cc4e:	4619      	mov	r1, r3
 800cc50:	4610      	mov	r0, r2
 800cc52:	f7ff fe3d 	bl	800c8d0 <create_chain>
 800cc56:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800cc58:	697b      	ldr	r3, [r7, #20]
 800cc5a:	2b00      	cmp	r3, #0
 800cc5c:	d101      	bne.n	800cc62 <dir_next+0xe0>
 800cc5e:	2307      	movs	r3, #7
 800cc60:	e061      	b.n	800cd26 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800cc62:	697b      	ldr	r3, [r7, #20]
 800cc64:	2b01      	cmp	r3, #1
 800cc66:	d101      	bne.n	800cc6c <dir_next+0xea>
 800cc68:	2302      	movs	r3, #2
 800cc6a:	e05c      	b.n	800cd26 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800cc6c:	697b      	ldr	r3, [r7, #20]
 800cc6e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800cc72:	d101      	bne.n	800cc78 <dir_next+0xf6>
 800cc74:	2301      	movs	r3, #1
 800cc76:	e056      	b.n	800cd26 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800cc78:	68f8      	ldr	r0, [r7, #12]
 800cc7a:	f7ff fad3 	bl	800c224 <sync_window>
 800cc7e:	4603      	mov	r3, r0
 800cc80:	2b00      	cmp	r3, #0
 800cc82:	d001      	beq.n	800cc88 <dir_next+0x106>
 800cc84:	2301      	movs	r3, #1
 800cc86:	e04e      	b.n	800cd26 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800cc88:	68fb      	ldr	r3, [r7, #12]
 800cc8a:	f103 0034 	add.w	r0, r3, #52	; 0x34
 800cc8e:	68fb      	ldr	r3, [r7, #12]
 800cc90:	899b      	ldrh	r3, [r3, #12]
 800cc92:	461a      	mov	r2, r3
 800cc94:	2100      	movs	r1, #0
 800cc96:	f7ff f938 	bl	800bf0a <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800cc9a:	2300      	movs	r3, #0
 800cc9c:	613b      	str	r3, [r7, #16]
 800cc9e:	6979      	ldr	r1, [r7, #20]
 800cca0:	68f8      	ldr	r0, [r7, #12]
 800cca2:	f7ff fba1 	bl	800c3e8 <clust2sect>
 800cca6:	4602      	mov	r2, r0
 800cca8:	68fb      	ldr	r3, [r7, #12]
 800ccaa:	631a      	str	r2, [r3, #48]	; 0x30
 800ccac:	e012      	b.n	800ccd4 <dir_next+0x152>
						fs->wflag = 1;
 800ccae:	68fb      	ldr	r3, [r7, #12]
 800ccb0:	2201      	movs	r2, #1
 800ccb2:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800ccb4:	68f8      	ldr	r0, [r7, #12]
 800ccb6:	f7ff fab5 	bl	800c224 <sync_window>
 800ccba:	4603      	mov	r3, r0
 800ccbc:	2b00      	cmp	r3, #0
 800ccbe:	d001      	beq.n	800ccc4 <dir_next+0x142>
 800ccc0:	2301      	movs	r3, #1
 800ccc2:	e030      	b.n	800cd26 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800ccc4:	693b      	ldr	r3, [r7, #16]
 800ccc6:	3301      	adds	r3, #1
 800ccc8:	613b      	str	r3, [r7, #16]
 800ccca:	68fb      	ldr	r3, [r7, #12]
 800cccc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ccce:	1c5a      	adds	r2, r3, #1
 800ccd0:	68fb      	ldr	r3, [r7, #12]
 800ccd2:	631a      	str	r2, [r3, #48]	; 0x30
 800ccd4:	68fb      	ldr	r3, [r7, #12]
 800ccd6:	895b      	ldrh	r3, [r3, #10]
 800ccd8:	461a      	mov	r2, r3
 800ccda:	693b      	ldr	r3, [r7, #16]
 800ccdc:	4293      	cmp	r3, r2
 800ccde:	d3e6      	bcc.n	800ccae <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 800cce0:	68fb      	ldr	r3, [r7, #12]
 800cce2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cce4:	693b      	ldr	r3, [r7, #16]
 800cce6:	1ad2      	subs	r2, r2, r3
 800cce8:	68fb      	ldr	r3, [r7, #12]
 800ccea:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	697a      	ldr	r2, [r7, #20]
 800ccf0:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800ccf2:	6979      	ldr	r1, [r7, #20]
 800ccf4:	68f8      	ldr	r0, [r7, #12]
 800ccf6:	f7ff fb77 	bl	800c3e8 <clust2sect>
 800ccfa:	4602      	mov	r2, r0
 800ccfc:	687b      	ldr	r3, [r7, #4]
 800ccfe:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800cd00:	687b      	ldr	r3, [r7, #4]
 800cd02:	68ba      	ldr	r2, [r7, #8]
 800cd04:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800cd06:	68fb      	ldr	r3, [r7, #12]
 800cd08:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800cd0c:	68fb      	ldr	r3, [r7, #12]
 800cd0e:	899b      	ldrh	r3, [r3, #12]
 800cd10:	461a      	mov	r2, r3
 800cd12:	68bb      	ldr	r3, [r7, #8]
 800cd14:	fbb3 f0f2 	udiv	r0, r3, r2
 800cd18:	fb00 f202 	mul.w	r2, r0, r2
 800cd1c:	1a9b      	subs	r3, r3, r2
 800cd1e:	18ca      	adds	r2, r1, r3
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800cd24:	2300      	movs	r3, #0
}
 800cd26:	4618      	mov	r0, r3
 800cd28:	3718      	adds	r7, #24
 800cd2a:	46bd      	mov	sp, r7
 800cd2c:	bd80      	pop	{r7, pc}

0800cd2e <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800cd2e:	b580      	push	{r7, lr}
 800cd30:	b086      	sub	sp, #24
 800cd32:	af00      	add	r7, sp, #0
 800cd34:	6078      	str	r0, [r7, #4]
 800cd36:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800cd38:	687b      	ldr	r3, [r7, #4]
 800cd3a:	681b      	ldr	r3, [r3, #0]
 800cd3c:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800cd3e:	2100      	movs	r1, #0
 800cd40:	6878      	ldr	r0, [r7, #4]
 800cd42:	f7ff fe95 	bl	800ca70 <dir_sdi>
 800cd46:	4603      	mov	r3, r0
 800cd48:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800cd4a:	7dfb      	ldrb	r3, [r7, #23]
 800cd4c:	2b00      	cmp	r3, #0
 800cd4e:	d12b      	bne.n	800cda8 <dir_alloc+0x7a>
		n = 0;
 800cd50:	2300      	movs	r3, #0
 800cd52:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800cd54:	687b      	ldr	r3, [r7, #4]
 800cd56:	69db      	ldr	r3, [r3, #28]
 800cd58:	4619      	mov	r1, r3
 800cd5a:	68f8      	ldr	r0, [r7, #12]
 800cd5c:	f7ff faa6 	bl	800c2ac <move_window>
 800cd60:	4603      	mov	r3, r0
 800cd62:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800cd64:	7dfb      	ldrb	r3, [r7, #23]
 800cd66:	2b00      	cmp	r3, #0
 800cd68:	d11d      	bne.n	800cda6 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	6a1b      	ldr	r3, [r3, #32]
 800cd6e:	781b      	ldrb	r3, [r3, #0]
 800cd70:	2be5      	cmp	r3, #229	; 0xe5
 800cd72:	d004      	beq.n	800cd7e <dir_alloc+0x50>
 800cd74:	687b      	ldr	r3, [r7, #4]
 800cd76:	6a1b      	ldr	r3, [r3, #32]
 800cd78:	781b      	ldrb	r3, [r3, #0]
 800cd7a:	2b00      	cmp	r3, #0
 800cd7c:	d107      	bne.n	800cd8e <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800cd7e:	693b      	ldr	r3, [r7, #16]
 800cd80:	3301      	adds	r3, #1
 800cd82:	613b      	str	r3, [r7, #16]
 800cd84:	693a      	ldr	r2, [r7, #16]
 800cd86:	683b      	ldr	r3, [r7, #0]
 800cd88:	429a      	cmp	r2, r3
 800cd8a:	d102      	bne.n	800cd92 <dir_alloc+0x64>
 800cd8c:	e00c      	b.n	800cda8 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800cd8e:	2300      	movs	r3, #0
 800cd90:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800cd92:	2101      	movs	r1, #1
 800cd94:	6878      	ldr	r0, [r7, #4]
 800cd96:	f7ff fef4 	bl	800cb82 <dir_next>
 800cd9a:	4603      	mov	r3, r0
 800cd9c:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800cd9e:	7dfb      	ldrb	r3, [r7, #23]
 800cda0:	2b00      	cmp	r3, #0
 800cda2:	d0d7      	beq.n	800cd54 <dir_alloc+0x26>
 800cda4:	e000      	b.n	800cda8 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800cda6:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800cda8:	7dfb      	ldrb	r3, [r7, #23]
 800cdaa:	2b04      	cmp	r3, #4
 800cdac:	d101      	bne.n	800cdb2 <dir_alloc+0x84>
 800cdae:	2307      	movs	r3, #7
 800cdb0:	75fb      	strb	r3, [r7, #23]
	return res;
 800cdb2:	7dfb      	ldrb	r3, [r7, #23]
}
 800cdb4:	4618      	mov	r0, r3
 800cdb6:	3718      	adds	r7, #24
 800cdb8:	46bd      	mov	sp, r7
 800cdba:	bd80      	pop	{r7, pc}

0800cdbc <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800cdbc:	b580      	push	{r7, lr}
 800cdbe:	b084      	sub	sp, #16
 800cdc0:	af00      	add	r7, sp, #0
 800cdc2:	6078      	str	r0, [r7, #4]
 800cdc4:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800cdc6:	683b      	ldr	r3, [r7, #0]
 800cdc8:	331a      	adds	r3, #26
 800cdca:	4618      	mov	r0, r3
 800cdcc:	f7fe fffa 	bl	800bdc4 <ld_word>
 800cdd0:	4603      	mov	r3, r0
 800cdd2:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	781b      	ldrb	r3, [r3, #0]
 800cdd8:	2b03      	cmp	r3, #3
 800cdda:	d109      	bne.n	800cdf0 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800cddc:	683b      	ldr	r3, [r7, #0]
 800cdde:	3314      	adds	r3, #20
 800cde0:	4618      	mov	r0, r3
 800cde2:	f7fe ffef 	bl	800bdc4 <ld_word>
 800cde6:	4603      	mov	r3, r0
 800cde8:	041b      	lsls	r3, r3, #16
 800cdea:	68fa      	ldr	r2, [r7, #12]
 800cdec:	4313      	orrs	r3, r2
 800cdee:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800cdf0:	68fb      	ldr	r3, [r7, #12]
}
 800cdf2:	4618      	mov	r0, r3
 800cdf4:	3710      	adds	r7, #16
 800cdf6:	46bd      	mov	sp, r7
 800cdf8:	bd80      	pop	{r7, pc}

0800cdfa <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800cdfa:	b580      	push	{r7, lr}
 800cdfc:	b084      	sub	sp, #16
 800cdfe:	af00      	add	r7, sp, #0
 800ce00:	60f8      	str	r0, [r7, #12]
 800ce02:	60b9      	str	r1, [r7, #8]
 800ce04:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800ce06:	68bb      	ldr	r3, [r7, #8]
 800ce08:	331a      	adds	r3, #26
 800ce0a:	687a      	ldr	r2, [r7, #4]
 800ce0c:	b292      	uxth	r2, r2
 800ce0e:	4611      	mov	r1, r2
 800ce10:	4618      	mov	r0, r3
 800ce12:	f7ff f812 	bl	800be3a <st_word>
	if (fs->fs_type == FS_FAT32) {
 800ce16:	68fb      	ldr	r3, [r7, #12]
 800ce18:	781b      	ldrb	r3, [r3, #0]
 800ce1a:	2b03      	cmp	r3, #3
 800ce1c:	d109      	bne.n	800ce32 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800ce1e:	68bb      	ldr	r3, [r7, #8]
 800ce20:	f103 0214 	add.w	r2, r3, #20
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	0c1b      	lsrs	r3, r3, #16
 800ce28:	b29b      	uxth	r3, r3
 800ce2a:	4619      	mov	r1, r3
 800ce2c:	4610      	mov	r0, r2
 800ce2e:	f7ff f804 	bl	800be3a <st_word>
	}
}
 800ce32:	bf00      	nop
 800ce34:	3710      	adds	r7, #16
 800ce36:	46bd      	mov	sp, r7
 800ce38:	bd80      	pop	{r7, pc}

0800ce3a <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800ce3a:	b580      	push	{r7, lr}
 800ce3c:	b086      	sub	sp, #24
 800ce3e:	af00      	add	r7, sp, #0
 800ce40:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800ce42:	687b      	ldr	r3, [r7, #4]
 800ce44:	681b      	ldr	r3, [r3, #0]
 800ce46:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800ce48:	2100      	movs	r1, #0
 800ce4a:	6878      	ldr	r0, [r7, #4]
 800ce4c:	f7ff fe10 	bl	800ca70 <dir_sdi>
 800ce50:	4603      	mov	r3, r0
 800ce52:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800ce54:	7dfb      	ldrb	r3, [r7, #23]
 800ce56:	2b00      	cmp	r3, #0
 800ce58:	d001      	beq.n	800ce5e <dir_find+0x24>
 800ce5a:	7dfb      	ldrb	r3, [r7, #23]
 800ce5c:	e03e      	b.n	800cedc <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800ce5e:	687b      	ldr	r3, [r7, #4]
 800ce60:	69db      	ldr	r3, [r3, #28]
 800ce62:	4619      	mov	r1, r3
 800ce64:	6938      	ldr	r0, [r7, #16]
 800ce66:	f7ff fa21 	bl	800c2ac <move_window>
 800ce6a:	4603      	mov	r3, r0
 800ce6c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800ce6e:	7dfb      	ldrb	r3, [r7, #23]
 800ce70:	2b00      	cmp	r3, #0
 800ce72:	d12f      	bne.n	800ced4 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800ce74:	687b      	ldr	r3, [r7, #4]
 800ce76:	6a1b      	ldr	r3, [r3, #32]
 800ce78:	781b      	ldrb	r3, [r3, #0]
 800ce7a:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800ce7c:	7bfb      	ldrb	r3, [r7, #15]
 800ce7e:	2b00      	cmp	r3, #0
 800ce80:	d102      	bne.n	800ce88 <dir_find+0x4e>
 800ce82:	2304      	movs	r3, #4
 800ce84:	75fb      	strb	r3, [r7, #23]
 800ce86:	e028      	b.n	800ceda <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	6a1b      	ldr	r3, [r3, #32]
 800ce8c:	330b      	adds	r3, #11
 800ce8e:	781b      	ldrb	r3, [r3, #0]
 800ce90:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ce94:	b2da      	uxtb	r2, r3
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800ce9a:	687b      	ldr	r3, [r7, #4]
 800ce9c:	6a1b      	ldr	r3, [r3, #32]
 800ce9e:	330b      	adds	r3, #11
 800cea0:	781b      	ldrb	r3, [r3, #0]
 800cea2:	f003 0308 	and.w	r3, r3, #8
 800cea6:	2b00      	cmp	r3, #0
 800cea8:	d10a      	bne.n	800cec0 <dir_find+0x86>
 800ceaa:	687b      	ldr	r3, [r7, #4]
 800ceac:	6a18      	ldr	r0, [r3, #32]
 800ceae:	687b      	ldr	r3, [r7, #4]
 800ceb0:	3324      	adds	r3, #36	; 0x24
 800ceb2:	220b      	movs	r2, #11
 800ceb4:	4619      	mov	r1, r3
 800ceb6:	f7ff f843 	bl	800bf40 <mem_cmp>
 800ceba:	4603      	mov	r3, r0
 800cebc:	2b00      	cmp	r3, #0
 800cebe:	d00b      	beq.n	800ced8 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800cec0:	2100      	movs	r1, #0
 800cec2:	6878      	ldr	r0, [r7, #4]
 800cec4:	f7ff fe5d 	bl	800cb82 <dir_next>
 800cec8:	4603      	mov	r3, r0
 800ceca:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800cecc:	7dfb      	ldrb	r3, [r7, #23]
 800cece:	2b00      	cmp	r3, #0
 800ced0:	d0c5      	beq.n	800ce5e <dir_find+0x24>
 800ced2:	e002      	b.n	800ceda <dir_find+0xa0>
		if (res != FR_OK) break;
 800ced4:	bf00      	nop
 800ced6:	e000      	b.n	800ceda <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800ced8:	bf00      	nop

	return res;
 800ceda:	7dfb      	ldrb	r3, [r7, #23]
}
 800cedc:	4618      	mov	r0, r3
 800cede:	3718      	adds	r7, #24
 800cee0:	46bd      	mov	sp, r7
 800cee2:	bd80      	pop	{r7, pc}

0800cee4 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800cee4:	b580      	push	{r7, lr}
 800cee6:	b084      	sub	sp, #16
 800cee8:	af00      	add	r7, sp, #0
 800ceea:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800ceec:	687b      	ldr	r3, [r7, #4]
 800ceee:	681b      	ldr	r3, [r3, #0]
 800cef0:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800cef2:	2101      	movs	r1, #1
 800cef4:	6878      	ldr	r0, [r7, #4]
 800cef6:	f7ff ff1a 	bl	800cd2e <dir_alloc>
 800cefa:	4603      	mov	r3, r0
 800cefc:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800cefe:	7bfb      	ldrb	r3, [r7, #15]
 800cf00:	2b00      	cmp	r3, #0
 800cf02:	d11c      	bne.n	800cf3e <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	69db      	ldr	r3, [r3, #28]
 800cf08:	4619      	mov	r1, r3
 800cf0a:	68b8      	ldr	r0, [r7, #8]
 800cf0c:	f7ff f9ce 	bl	800c2ac <move_window>
 800cf10:	4603      	mov	r3, r0
 800cf12:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800cf14:	7bfb      	ldrb	r3, [r7, #15]
 800cf16:	2b00      	cmp	r3, #0
 800cf18:	d111      	bne.n	800cf3e <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800cf1a:	687b      	ldr	r3, [r7, #4]
 800cf1c:	6a1b      	ldr	r3, [r3, #32]
 800cf1e:	2220      	movs	r2, #32
 800cf20:	2100      	movs	r1, #0
 800cf22:	4618      	mov	r0, r3
 800cf24:	f7fe fff1 	bl	800bf0a <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	6a18      	ldr	r0, [r3, #32]
 800cf2c:	687b      	ldr	r3, [r7, #4]
 800cf2e:	3324      	adds	r3, #36	; 0x24
 800cf30:	220b      	movs	r2, #11
 800cf32:	4619      	mov	r1, r3
 800cf34:	f7fe ffc8 	bl	800bec8 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800cf38:	68bb      	ldr	r3, [r7, #8]
 800cf3a:	2201      	movs	r2, #1
 800cf3c:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800cf3e:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf40:	4618      	mov	r0, r3
 800cf42:	3710      	adds	r7, #16
 800cf44:	46bd      	mov	sp, r7
 800cf46:	bd80      	pop	{r7, pc}

0800cf48 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800cf48:	b580      	push	{r7, lr}
 800cf4a:	b088      	sub	sp, #32
 800cf4c:	af00      	add	r7, sp, #0
 800cf4e:	6078      	str	r0, [r7, #4]
 800cf50:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800cf52:	683b      	ldr	r3, [r7, #0]
 800cf54:	681b      	ldr	r3, [r3, #0]
 800cf56:	60fb      	str	r3, [r7, #12]
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	3324      	adds	r3, #36	; 0x24
 800cf5c:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800cf5e:	220b      	movs	r2, #11
 800cf60:	2120      	movs	r1, #32
 800cf62:	68b8      	ldr	r0, [r7, #8]
 800cf64:	f7fe ffd1 	bl	800bf0a <mem_set>
	si = i = 0; ni = 8;
 800cf68:	2300      	movs	r3, #0
 800cf6a:	613b      	str	r3, [r7, #16]
 800cf6c:	693b      	ldr	r3, [r7, #16]
 800cf6e:	61fb      	str	r3, [r7, #28]
 800cf70:	2308      	movs	r3, #8
 800cf72:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800cf74:	69fb      	ldr	r3, [r7, #28]
 800cf76:	1c5a      	adds	r2, r3, #1
 800cf78:	61fa      	str	r2, [r7, #28]
 800cf7a:	68fa      	ldr	r2, [r7, #12]
 800cf7c:	4413      	add	r3, r2
 800cf7e:	781b      	ldrb	r3, [r3, #0]
 800cf80:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800cf82:	7efb      	ldrb	r3, [r7, #27]
 800cf84:	2b20      	cmp	r3, #32
 800cf86:	d94e      	bls.n	800d026 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800cf88:	7efb      	ldrb	r3, [r7, #27]
 800cf8a:	2b2f      	cmp	r3, #47	; 0x2f
 800cf8c:	d006      	beq.n	800cf9c <create_name+0x54>
 800cf8e:	7efb      	ldrb	r3, [r7, #27]
 800cf90:	2b5c      	cmp	r3, #92	; 0x5c
 800cf92:	d110      	bne.n	800cfb6 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800cf94:	e002      	b.n	800cf9c <create_name+0x54>
 800cf96:	69fb      	ldr	r3, [r7, #28]
 800cf98:	3301      	adds	r3, #1
 800cf9a:	61fb      	str	r3, [r7, #28]
 800cf9c:	68fa      	ldr	r2, [r7, #12]
 800cf9e:	69fb      	ldr	r3, [r7, #28]
 800cfa0:	4413      	add	r3, r2
 800cfa2:	781b      	ldrb	r3, [r3, #0]
 800cfa4:	2b2f      	cmp	r3, #47	; 0x2f
 800cfa6:	d0f6      	beq.n	800cf96 <create_name+0x4e>
 800cfa8:	68fa      	ldr	r2, [r7, #12]
 800cfaa:	69fb      	ldr	r3, [r7, #28]
 800cfac:	4413      	add	r3, r2
 800cfae:	781b      	ldrb	r3, [r3, #0]
 800cfb0:	2b5c      	cmp	r3, #92	; 0x5c
 800cfb2:	d0f0      	beq.n	800cf96 <create_name+0x4e>
			break;
 800cfb4:	e038      	b.n	800d028 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800cfb6:	7efb      	ldrb	r3, [r7, #27]
 800cfb8:	2b2e      	cmp	r3, #46	; 0x2e
 800cfba:	d003      	beq.n	800cfc4 <create_name+0x7c>
 800cfbc:	693a      	ldr	r2, [r7, #16]
 800cfbe:	697b      	ldr	r3, [r7, #20]
 800cfc0:	429a      	cmp	r2, r3
 800cfc2:	d30c      	bcc.n	800cfde <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800cfc4:	697b      	ldr	r3, [r7, #20]
 800cfc6:	2b0b      	cmp	r3, #11
 800cfc8:	d002      	beq.n	800cfd0 <create_name+0x88>
 800cfca:	7efb      	ldrb	r3, [r7, #27]
 800cfcc:	2b2e      	cmp	r3, #46	; 0x2e
 800cfce:	d001      	beq.n	800cfd4 <create_name+0x8c>
 800cfd0:	2306      	movs	r3, #6
 800cfd2:	e044      	b.n	800d05e <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800cfd4:	2308      	movs	r3, #8
 800cfd6:	613b      	str	r3, [r7, #16]
 800cfd8:	230b      	movs	r3, #11
 800cfda:	617b      	str	r3, [r7, #20]
			continue;
 800cfdc:	e022      	b.n	800d024 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800cfde:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800cfe2:	2b00      	cmp	r3, #0
 800cfe4:	da04      	bge.n	800cff0 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800cfe6:	7efb      	ldrb	r3, [r7, #27]
 800cfe8:	3b80      	subs	r3, #128	; 0x80
 800cfea:	4a1f      	ldr	r2, [pc, #124]	; (800d068 <create_name+0x120>)
 800cfec:	5cd3      	ldrb	r3, [r2, r3]
 800cfee:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800cff0:	7efb      	ldrb	r3, [r7, #27]
 800cff2:	4619      	mov	r1, r3
 800cff4:	481d      	ldr	r0, [pc, #116]	; (800d06c <create_name+0x124>)
 800cff6:	f7fe ffca 	bl	800bf8e <chk_chr>
 800cffa:	4603      	mov	r3, r0
 800cffc:	2b00      	cmp	r3, #0
 800cffe:	d001      	beq.n	800d004 <create_name+0xbc>
 800d000:	2306      	movs	r3, #6
 800d002:	e02c      	b.n	800d05e <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800d004:	7efb      	ldrb	r3, [r7, #27]
 800d006:	2b60      	cmp	r3, #96	; 0x60
 800d008:	d905      	bls.n	800d016 <create_name+0xce>
 800d00a:	7efb      	ldrb	r3, [r7, #27]
 800d00c:	2b7a      	cmp	r3, #122	; 0x7a
 800d00e:	d802      	bhi.n	800d016 <create_name+0xce>
 800d010:	7efb      	ldrb	r3, [r7, #27]
 800d012:	3b20      	subs	r3, #32
 800d014:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800d016:	693b      	ldr	r3, [r7, #16]
 800d018:	1c5a      	adds	r2, r3, #1
 800d01a:	613a      	str	r2, [r7, #16]
 800d01c:	68ba      	ldr	r2, [r7, #8]
 800d01e:	4413      	add	r3, r2
 800d020:	7efa      	ldrb	r2, [r7, #27]
 800d022:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800d024:	e7a6      	b.n	800cf74 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800d026:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800d028:	68fa      	ldr	r2, [r7, #12]
 800d02a:	69fb      	ldr	r3, [r7, #28]
 800d02c:	441a      	add	r2, r3
 800d02e:	683b      	ldr	r3, [r7, #0]
 800d030:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800d032:	693b      	ldr	r3, [r7, #16]
 800d034:	2b00      	cmp	r3, #0
 800d036:	d101      	bne.n	800d03c <create_name+0xf4>
 800d038:	2306      	movs	r3, #6
 800d03a:	e010      	b.n	800d05e <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800d03c:	68bb      	ldr	r3, [r7, #8]
 800d03e:	781b      	ldrb	r3, [r3, #0]
 800d040:	2be5      	cmp	r3, #229	; 0xe5
 800d042:	d102      	bne.n	800d04a <create_name+0x102>
 800d044:	68bb      	ldr	r3, [r7, #8]
 800d046:	2205      	movs	r2, #5
 800d048:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800d04a:	7efb      	ldrb	r3, [r7, #27]
 800d04c:	2b20      	cmp	r3, #32
 800d04e:	d801      	bhi.n	800d054 <create_name+0x10c>
 800d050:	2204      	movs	r2, #4
 800d052:	e000      	b.n	800d056 <create_name+0x10e>
 800d054:	2200      	movs	r2, #0
 800d056:	68bb      	ldr	r3, [r7, #8]
 800d058:	330b      	adds	r3, #11
 800d05a:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800d05c:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800d05e:	4618      	mov	r0, r3
 800d060:	3720      	adds	r7, #32
 800d062:	46bd      	mov	sp, r7
 800d064:	bd80      	pop	{r7, pc}
 800d066:	bf00      	nop
 800d068:	08012e1c 	.word	0x08012e1c
 800d06c:	08012dac 	.word	0x08012dac

0800d070 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800d070:	b580      	push	{r7, lr}
 800d072:	b086      	sub	sp, #24
 800d074:	af00      	add	r7, sp, #0
 800d076:	6078      	str	r0, [r7, #4]
 800d078:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800d07e:	693b      	ldr	r3, [r7, #16]
 800d080:	681b      	ldr	r3, [r3, #0]
 800d082:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800d084:	e002      	b.n	800d08c <follow_path+0x1c>
 800d086:	683b      	ldr	r3, [r7, #0]
 800d088:	3301      	adds	r3, #1
 800d08a:	603b      	str	r3, [r7, #0]
 800d08c:	683b      	ldr	r3, [r7, #0]
 800d08e:	781b      	ldrb	r3, [r3, #0]
 800d090:	2b2f      	cmp	r3, #47	; 0x2f
 800d092:	d0f8      	beq.n	800d086 <follow_path+0x16>
 800d094:	683b      	ldr	r3, [r7, #0]
 800d096:	781b      	ldrb	r3, [r3, #0]
 800d098:	2b5c      	cmp	r3, #92	; 0x5c
 800d09a:	d0f4      	beq.n	800d086 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800d09c:	693b      	ldr	r3, [r7, #16]
 800d09e:	2200      	movs	r2, #0
 800d0a0:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800d0a2:	683b      	ldr	r3, [r7, #0]
 800d0a4:	781b      	ldrb	r3, [r3, #0]
 800d0a6:	2b1f      	cmp	r3, #31
 800d0a8:	d80a      	bhi.n	800d0c0 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800d0aa:	687b      	ldr	r3, [r7, #4]
 800d0ac:	2280      	movs	r2, #128	; 0x80
 800d0ae:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800d0b2:	2100      	movs	r1, #0
 800d0b4:	6878      	ldr	r0, [r7, #4]
 800d0b6:	f7ff fcdb 	bl	800ca70 <dir_sdi>
 800d0ba:	4603      	mov	r3, r0
 800d0bc:	75fb      	strb	r3, [r7, #23]
 800d0be:	e048      	b.n	800d152 <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800d0c0:	463b      	mov	r3, r7
 800d0c2:	4619      	mov	r1, r3
 800d0c4:	6878      	ldr	r0, [r7, #4]
 800d0c6:	f7ff ff3f 	bl	800cf48 <create_name>
 800d0ca:	4603      	mov	r3, r0
 800d0cc:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800d0ce:	7dfb      	ldrb	r3, [r7, #23]
 800d0d0:	2b00      	cmp	r3, #0
 800d0d2:	d139      	bne.n	800d148 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 800d0d4:	6878      	ldr	r0, [r7, #4]
 800d0d6:	f7ff feb0 	bl	800ce3a <dir_find>
 800d0da:	4603      	mov	r3, r0
 800d0dc:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800d0de:	687b      	ldr	r3, [r7, #4]
 800d0e0:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d0e4:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800d0e6:	7dfb      	ldrb	r3, [r7, #23]
 800d0e8:	2b00      	cmp	r3, #0
 800d0ea:	d00a      	beq.n	800d102 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800d0ec:	7dfb      	ldrb	r3, [r7, #23]
 800d0ee:	2b04      	cmp	r3, #4
 800d0f0:	d12c      	bne.n	800d14c <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800d0f2:	7afb      	ldrb	r3, [r7, #11]
 800d0f4:	f003 0304 	and.w	r3, r3, #4
 800d0f8:	2b00      	cmp	r3, #0
 800d0fa:	d127      	bne.n	800d14c <follow_path+0xdc>
 800d0fc:	2305      	movs	r3, #5
 800d0fe:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800d100:	e024      	b.n	800d14c <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800d102:	7afb      	ldrb	r3, [r7, #11]
 800d104:	f003 0304 	and.w	r3, r3, #4
 800d108:	2b00      	cmp	r3, #0
 800d10a:	d121      	bne.n	800d150 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800d10c:	693b      	ldr	r3, [r7, #16]
 800d10e:	799b      	ldrb	r3, [r3, #6]
 800d110:	f003 0310 	and.w	r3, r3, #16
 800d114:	2b00      	cmp	r3, #0
 800d116:	d102      	bne.n	800d11e <follow_path+0xae>
				res = FR_NO_PATH; break;
 800d118:	2305      	movs	r3, #5
 800d11a:	75fb      	strb	r3, [r7, #23]
 800d11c:	e019      	b.n	800d152 <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800d11e:	68fb      	ldr	r3, [r7, #12]
 800d120:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	695b      	ldr	r3, [r3, #20]
 800d128:	68fa      	ldr	r2, [r7, #12]
 800d12a:	8992      	ldrh	r2, [r2, #12]
 800d12c:	fbb3 f0f2 	udiv	r0, r3, r2
 800d130:	fb00 f202 	mul.w	r2, r0, r2
 800d134:	1a9b      	subs	r3, r3, r2
 800d136:	440b      	add	r3, r1
 800d138:	4619      	mov	r1, r3
 800d13a:	68f8      	ldr	r0, [r7, #12]
 800d13c:	f7ff fe3e 	bl	800cdbc <ld_clust>
 800d140:	4602      	mov	r2, r0
 800d142:	693b      	ldr	r3, [r7, #16]
 800d144:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800d146:	e7bb      	b.n	800d0c0 <follow_path+0x50>
			if (res != FR_OK) break;
 800d148:	bf00      	nop
 800d14a:	e002      	b.n	800d152 <follow_path+0xe2>
				break;
 800d14c:	bf00      	nop
 800d14e:	e000      	b.n	800d152 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800d150:	bf00      	nop
			}
		}
	}

	return res;
 800d152:	7dfb      	ldrb	r3, [r7, #23]
}
 800d154:	4618      	mov	r0, r3
 800d156:	3718      	adds	r7, #24
 800d158:	46bd      	mov	sp, r7
 800d15a:	bd80      	pop	{r7, pc}

0800d15c <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800d15c:	b480      	push	{r7}
 800d15e:	b087      	sub	sp, #28
 800d160:	af00      	add	r7, sp, #0
 800d162:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800d164:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d168:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800d16a:	687b      	ldr	r3, [r7, #4]
 800d16c:	681b      	ldr	r3, [r3, #0]
 800d16e:	2b00      	cmp	r3, #0
 800d170:	d031      	beq.n	800d1d6 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	681b      	ldr	r3, [r3, #0]
 800d176:	617b      	str	r3, [r7, #20]
 800d178:	e002      	b.n	800d180 <get_ldnumber+0x24>
 800d17a:	697b      	ldr	r3, [r7, #20]
 800d17c:	3301      	adds	r3, #1
 800d17e:	617b      	str	r3, [r7, #20]
 800d180:	697b      	ldr	r3, [r7, #20]
 800d182:	781b      	ldrb	r3, [r3, #0]
 800d184:	2b20      	cmp	r3, #32
 800d186:	d903      	bls.n	800d190 <get_ldnumber+0x34>
 800d188:	697b      	ldr	r3, [r7, #20]
 800d18a:	781b      	ldrb	r3, [r3, #0]
 800d18c:	2b3a      	cmp	r3, #58	; 0x3a
 800d18e:	d1f4      	bne.n	800d17a <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800d190:	697b      	ldr	r3, [r7, #20]
 800d192:	781b      	ldrb	r3, [r3, #0]
 800d194:	2b3a      	cmp	r3, #58	; 0x3a
 800d196:	d11c      	bne.n	800d1d2 <get_ldnumber+0x76>
			tp = *path;
 800d198:	687b      	ldr	r3, [r7, #4]
 800d19a:	681b      	ldr	r3, [r3, #0]
 800d19c:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800d19e:	68fb      	ldr	r3, [r7, #12]
 800d1a0:	1c5a      	adds	r2, r3, #1
 800d1a2:	60fa      	str	r2, [r7, #12]
 800d1a4:	781b      	ldrb	r3, [r3, #0]
 800d1a6:	3b30      	subs	r3, #48	; 0x30
 800d1a8:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800d1aa:	68bb      	ldr	r3, [r7, #8]
 800d1ac:	2b09      	cmp	r3, #9
 800d1ae:	d80e      	bhi.n	800d1ce <get_ldnumber+0x72>
 800d1b0:	68fa      	ldr	r2, [r7, #12]
 800d1b2:	697b      	ldr	r3, [r7, #20]
 800d1b4:	429a      	cmp	r2, r3
 800d1b6:	d10a      	bne.n	800d1ce <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800d1b8:	68bb      	ldr	r3, [r7, #8]
 800d1ba:	2b00      	cmp	r3, #0
 800d1bc:	d107      	bne.n	800d1ce <get_ldnumber+0x72>
					vol = (int)i;
 800d1be:	68bb      	ldr	r3, [r7, #8]
 800d1c0:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800d1c2:	697b      	ldr	r3, [r7, #20]
 800d1c4:	3301      	adds	r3, #1
 800d1c6:	617b      	str	r3, [r7, #20]
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	697a      	ldr	r2, [r7, #20]
 800d1cc:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800d1ce:	693b      	ldr	r3, [r7, #16]
 800d1d0:	e002      	b.n	800d1d8 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800d1d2:	2300      	movs	r3, #0
 800d1d4:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800d1d6:	693b      	ldr	r3, [r7, #16]
}
 800d1d8:	4618      	mov	r0, r3
 800d1da:	371c      	adds	r7, #28
 800d1dc:	46bd      	mov	sp, r7
 800d1de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1e2:	4770      	bx	lr

0800d1e4 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800d1e4:	b580      	push	{r7, lr}
 800d1e6:	b082      	sub	sp, #8
 800d1e8:	af00      	add	r7, sp, #0
 800d1ea:	6078      	str	r0, [r7, #4]
 800d1ec:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800d1ee:	687b      	ldr	r3, [r7, #4]
 800d1f0:	2200      	movs	r2, #0
 800d1f2:	70da      	strb	r2, [r3, #3]
 800d1f4:	687b      	ldr	r3, [r7, #4]
 800d1f6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d1fa:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800d1fc:	6839      	ldr	r1, [r7, #0]
 800d1fe:	6878      	ldr	r0, [r7, #4]
 800d200:	f7ff f854 	bl	800c2ac <move_window>
 800d204:	4603      	mov	r3, r0
 800d206:	2b00      	cmp	r3, #0
 800d208:	d001      	beq.n	800d20e <check_fs+0x2a>
 800d20a:	2304      	movs	r3, #4
 800d20c:	e038      	b.n	800d280 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800d20e:	687b      	ldr	r3, [r7, #4]
 800d210:	3334      	adds	r3, #52	; 0x34
 800d212:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800d216:	4618      	mov	r0, r3
 800d218:	f7fe fdd4 	bl	800bdc4 <ld_word>
 800d21c:	4603      	mov	r3, r0
 800d21e:	461a      	mov	r2, r3
 800d220:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800d224:	429a      	cmp	r2, r3
 800d226:	d001      	beq.n	800d22c <check_fs+0x48>
 800d228:	2303      	movs	r3, #3
 800d22a:	e029      	b.n	800d280 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800d22c:	687b      	ldr	r3, [r7, #4]
 800d22e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800d232:	2be9      	cmp	r3, #233	; 0xe9
 800d234:	d009      	beq.n	800d24a <check_fs+0x66>
 800d236:	687b      	ldr	r3, [r7, #4]
 800d238:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800d23c:	2beb      	cmp	r3, #235	; 0xeb
 800d23e:	d11e      	bne.n	800d27e <check_fs+0x9a>
 800d240:	687b      	ldr	r3, [r7, #4]
 800d242:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800d246:	2b90      	cmp	r3, #144	; 0x90
 800d248:	d119      	bne.n	800d27e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800d24a:	687b      	ldr	r3, [r7, #4]
 800d24c:	3334      	adds	r3, #52	; 0x34
 800d24e:	3336      	adds	r3, #54	; 0x36
 800d250:	4618      	mov	r0, r3
 800d252:	f7fe fdcf 	bl	800bdf4 <ld_dword>
 800d256:	4603      	mov	r3, r0
 800d258:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800d25c:	4a0a      	ldr	r2, [pc, #40]	; (800d288 <check_fs+0xa4>)
 800d25e:	4293      	cmp	r3, r2
 800d260:	d101      	bne.n	800d266 <check_fs+0x82>
 800d262:	2300      	movs	r3, #0
 800d264:	e00c      	b.n	800d280 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800d266:	687b      	ldr	r3, [r7, #4]
 800d268:	3334      	adds	r3, #52	; 0x34
 800d26a:	3352      	adds	r3, #82	; 0x52
 800d26c:	4618      	mov	r0, r3
 800d26e:	f7fe fdc1 	bl	800bdf4 <ld_dword>
 800d272:	4603      	mov	r3, r0
 800d274:	4a05      	ldr	r2, [pc, #20]	; (800d28c <check_fs+0xa8>)
 800d276:	4293      	cmp	r3, r2
 800d278:	d101      	bne.n	800d27e <check_fs+0x9a>
 800d27a:	2300      	movs	r3, #0
 800d27c:	e000      	b.n	800d280 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800d27e:	2302      	movs	r3, #2
}
 800d280:	4618      	mov	r0, r3
 800d282:	3708      	adds	r7, #8
 800d284:	46bd      	mov	sp, r7
 800d286:	bd80      	pop	{r7, pc}
 800d288:	00544146 	.word	0x00544146
 800d28c:	33544146 	.word	0x33544146

0800d290 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800d290:	b580      	push	{r7, lr}
 800d292:	b096      	sub	sp, #88	; 0x58
 800d294:	af00      	add	r7, sp, #0
 800d296:	60f8      	str	r0, [r7, #12]
 800d298:	60b9      	str	r1, [r7, #8]
 800d29a:	4613      	mov	r3, r2
 800d29c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800d29e:	68bb      	ldr	r3, [r7, #8]
 800d2a0:	2200      	movs	r2, #0
 800d2a2:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800d2a4:	68f8      	ldr	r0, [r7, #12]
 800d2a6:	f7ff ff59 	bl	800d15c <get_ldnumber>
 800d2aa:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800d2ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d2ae:	2b00      	cmp	r3, #0
 800d2b0:	da01      	bge.n	800d2b6 <find_volume+0x26>
 800d2b2:	230b      	movs	r3, #11
 800d2b4:	e262      	b.n	800d77c <find_volume+0x4ec>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800d2b6:	4a9f      	ldr	r2, [pc, #636]	; (800d534 <find_volume+0x2a4>)
 800d2b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d2ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d2be:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800d2c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d2c2:	2b00      	cmp	r3, #0
 800d2c4:	d101      	bne.n	800d2ca <find_volume+0x3a>
 800d2c6:	230c      	movs	r3, #12
 800d2c8:	e258      	b.n	800d77c <find_volume+0x4ec>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800d2ca:	68bb      	ldr	r3, [r7, #8]
 800d2cc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d2ce:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800d2d0:	79fb      	ldrb	r3, [r7, #7]
 800d2d2:	f023 0301 	bic.w	r3, r3, #1
 800d2d6:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800d2d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d2da:	781b      	ldrb	r3, [r3, #0]
 800d2dc:	2b00      	cmp	r3, #0
 800d2de:	d01a      	beq.n	800d316 <find_volume+0x86>
		stat = disk_status(fs->drv);
 800d2e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d2e2:	785b      	ldrb	r3, [r3, #1]
 800d2e4:	4618      	mov	r0, r3
 800d2e6:	f7fe fccf 	bl	800bc88 <disk_status>
 800d2ea:	4603      	mov	r3, r0
 800d2ec:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800d2f0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d2f4:	f003 0301 	and.w	r3, r3, #1
 800d2f8:	2b00      	cmp	r3, #0
 800d2fa:	d10c      	bne.n	800d316 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800d2fc:	79fb      	ldrb	r3, [r7, #7]
 800d2fe:	2b00      	cmp	r3, #0
 800d300:	d007      	beq.n	800d312 <find_volume+0x82>
 800d302:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d306:	f003 0304 	and.w	r3, r3, #4
 800d30a:	2b00      	cmp	r3, #0
 800d30c:	d001      	beq.n	800d312 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800d30e:	230a      	movs	r3, #10
 800d310:	e234      	b.n	800d77c <find_volume+0x4ec>
			}
			return FR_OK;				/* The file system object is valid */
 800d312:	2300      	movs	r3, #0
 800d314:	e232      	b.n	800d77c <find_volume+0x4ec>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800d316:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d318:	2200      	movs	r2, #0
 800d31a:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800d31c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d31e:	b2da      	uxtb	r2, r3
 800d320:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d322:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800d324:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d326:	785b      	ldrb	r3, [r3, #1]
 800d328:	4618      	mov	r0, r3
 800d32a:	f7fe fcc7 	bl	800bcbc <disk_initialize>
 800d32e:	4603      	mov	r3, r0
 800d330:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800d334:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d338:	f003 0301 	and.w	r3, r3, #1
 800d33c:	2b00      	cmp	r3, #0
 800d33e:	d001      	beq.n	800d344 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800d340:	2303      	movs	r3, #3
 800d342:	e21b      	b.n	800d77c <find_volume+0x4ec>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800d344:	79fb      	ldrb	r3, [r7, #7]
 800d346:	2b00      	cmp	r3, #0
 800d348:	d007      	beq.n	800d35a <find_volume+0xca>
 800d34a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d34e:	f003 0304 	and.w	r3, r3, #4
 800d352:	2b00      	cmp	r3, #0
 800d354:	d001      	beq.n	800d35a <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800d356:	230a      	movs	r3, #10
 800d358:	e210      	b.n	800d77c <find_volume+0x4ec>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 800d35a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d35c:	7858      	ldrb	r0, [r3, #1]
 800d35e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d360:	330c      	adds	r3, #12
 800d362:	461a      	mov	r2, r3
 800d364:	2102      	movs	r1, #2
 800d366:	f7fe fd0f 	bl	800bd88 <disk_ioctl>
 800d36a:	4603      	mov	r3, r0
 800d36c:	2b00      	cmp	r3, #0
 800d36e:	d001      	beq.n	800d374 <find_volume+0xe4>
 800d370:	2301      	movs	r3, #1
 800d372:	e203      	b.n	800d77c <find_volume+0x4ec>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 800d374:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d376:	899b      	ldrh	r3, [r3, #12]
 800d378:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d37c:	d80d      	bhi.n	800d39a <find_volume+0x10a>
 800d37e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d380:	899b      	ldrh	r3, [r3, #12]
 800d382:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d386:	d308      	bcc.n	800d39a <find_volume+0x10a>
 800d388:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d38a:	899b      	ldrh	r3, [r3, #12]
 800d38c:	461a      	mov	r2, r3
 800d38e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d390:	899b      	ldrh	r3, [r3, #12]
 800d392:	3b01      	subs	r3, #1
 800d394:	4013      	ands	r3, r2
 800d396:	2b00      	cmp	r3, #0
 800d398:	d001      	beq.n	800d39e <find_volume+0x10e>
 800d39a:	2301      	movs	r3, #1
 800d39c:	e1ee      	b.n	800d77c <find_volume+0x4ec>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800d39e:	2300      	movs	r3, #0
 800d3a0:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800d3a2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d3a4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800d3a6:	f7ff ff1d 	bl	800d1e4 <check_fs>
 800d3aa:	4603      	mov	r3, r0
 800d3ac:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800d3b0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d3b4:	2b02      	cmp	r3, #2
 800d3b6:	d149      	bne.n	800d44c <find_volume+0x1bc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800d3b8:	2300      	movs	r3, #0
 800d3ba:	643b      	str	r3, [r7, #64]	; 0x40
 800d3bc:	e01e      	b.n	800d3fc <find_volume+0x16c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800d3be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3c0:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800d3c4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d3c6:	011b      	lsls	r3, r3, #4
 800d3c8:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800d3cc:	4413      	add	r3, r2
 800d3ce:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800d3d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d3d2:	3304      	adds	r3, #4
 800d3d4:	781b      	ldrb	r3, [r3, #0]
 800d3d6:	2b00      	cmp	r3, #0
 800d3d8:	d006      	beq.n	800d3e8 <find_volume+0x158>
 800d3da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d3dc:	3308      	adds	r3, #8
 800d3de:	4618      	mov	r0, r3
 800d3e0:	f7fe fd08 	bl	800bdf4 <ld_dword>
 800d3e4:	4602      	mov	r2, r0
 800d3e6:	e000      	b.n	800d3ea <find_volume+0x15a>
 800d3e8:	2200      	movs	r2, #0
 800d3ea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d3ec:	009b      	lsls	r3, r3, #2
 800d3ee:	3358      	adds	r3, #88	; 0x58
 800d3f0:	443b      	add	r3, r7
 800d3f2:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800d3f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d3f8:	3301      	adds	r3, #1
 800d3fa:	643b      	str	r3, [r7, #64]	; 0x40
 800d3fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d3fe:	2b03      	cmp	r3, #3
 800d400:	d9dd      	bls.n	800d3be <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800d402:	2300      	movs	r3, #0
 800d404:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800d406:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d408:	2b00      	cmp	r3, #0
 800d40a:	d002      	beq.n	800d412 <find_volume+0x182>
 800d40c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d40e:	3b01      	subs	r3, #1
 800d410:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800d412:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d414:	009b      	lsls	r3, r3, #2
 800d416:	3358      	adds	r3, #88	; 0x58
 800d418:	443b      	add	r3, r7
 800d41a:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800d41e:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800d420:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d422:	2b00      	cmp	r3, #0
 800d424:	d005      	beq.n	800d432 <find_volume+0x1a2>
 800d426:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d428:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800d42a:	f7ff fedb 	bl	800d1e4 <check_fs>
 800d42e:	4603      	mov	r3, r0
 800d430:	e000      	b.n	800d434 <find_volume+0x1a4>
 800d432:	2303      	movs	r3, #3
 800d434:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800d438:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d43c:	2b01      	cmp	r3, #1
 800d43e:	d905      	bls.n	800d44c <find_volume+0x1bc>
 800d440:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d442:	3301      	adds	r3, #1
 800d444:	643b      	str	r3, [r7, #64]	; 0x40
 800d446:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d448:	2b03      	cmp	r3, #3
 800d44a:	d9e2      	bls.n	800d412 <find_volume+0x182>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800d44c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d450:	2b04      	cmp	r3, #4
 800d452:	d101      	bne.n	800d458 <find_volume+0x1c8>
 800d454:	2301      	movs	r3, #1
 800d456:	e191      	b.n	800d77c <find_volume+0x4ec>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800d458:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d45c:	2b01      	cmp	r3, #1
 800d45e:	d901      	bls.n	800d464 <find_volume+0x1d4>
 800d460:	230d      	movs	r3, #13
 800d462:	e18b      	b.n	800d77c <find_volume+0x4ec>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800d464:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d466:	3334      	adds	r3, #52	; 0x34
 800d468:	330b      	adds	r3, #11
 800d46a:	4618      	mov	r0, r3
 800d46c:	f7fe fcaa 	bl	800bdc4 <ld_word>
 800d470:	4603      	mov	r3, r0
 800d472:	461a      	mov	r2, r3
 800d474:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d476:	899b      	ldrh	r3, [r3, #12]
 800d478:	429a      	cmp	r2, r3
 800d47a:	d001      	beq.n	800d480 <find_volume+0x1f0>
 800d47c:	230d      	movs	r3, #13
 800d47e:	e17d      	b.n	800d77c <find_volume+0x4ec>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800d480:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d482:	3334      	adds	r3, #52	; 0x34
 800d484:	3316      	adds	r3, #22
 800d486:	4618      	mov	r0, r3
 800d488:	f7fe fc9c 	bl	800bdc4 <ld_word>
 800d48c:	4603      	mov	r3, r0
 800d48e:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800d490:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d492:	2b00      	cmp	r3, #0
 800d494:	d106      	bne.n	800d4a4 <find_volume+0x214>
 800d496:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d498:	3334      	adds	r3, #52	; 0x34
 800d49a:	3324      	adds	r3, #36	; 0x24
 800d49c:	4618      	mov	r0, r3
 800d49e:	f7fe fca9 	bl	800bdf4 <ld_dword>
 800d4a2:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800d4a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4a6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800d4a8:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800d4aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4ac:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800d4b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4b2:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800d4b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4b6:	789b      	ldrb	r3, [r3, #2]
 800d4b8:	2b01      	cmp	r3, #1
 800d4ba:	d005      	beq.n	800d4c8 <find_volume+0x238>
 800d4bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4be:	789b      	ldrb	r3, [r3, #2]
 800d4c0:	2b02      	cmp	r3, #2
 800d4c2:	d001      	beq.n	800d4c8 <find_volume+0x238>
 800d4c4:	230d      	movs	r3, #13
 800d4c6:	e159      	b.n	800d77c <find_volume+0x4ec>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800d4c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4ca:	789b      	ldrb	r3, [r3, #2]
 800d4cc:	461a      	mov	r2, r3
 800d4ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d4d0:	fb02 f303 	mul.w	r3, r2, r3
 800d4d4:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800d4d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4d8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800d4dc:	b29a      	uxth	r2, r3
 800d4de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4e0:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800d4e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4e4:	895b      	ldrh	r3, [r3, #10]
 800d4e6:	2b00      	cmp	r3, #0
 800d4e8:	d008      	beq.n	800d4fc <find_volume+0x26c>
 800d4ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4ec:	895b      	ldrh	r3, [r3, #10]
 800d4ee:	461a      	mov	r2, r3
 800d4f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4f2:	895b      	ldrh	r3, [r3, #10]
 800d4f4:	3b01      	subs	r3, #1
 800d4f6:	4013      	ands	r3, r2
 800d4f8:	2b00      	cmp	r3, #0
 800d4fa:	d001      	beq.n	800d500 <find_volume+0x270>
 800d4fc:	230d      	movs	r3, #13
 800d4fe:	e13d      	b.n	800d77c <find_volume+0x4ec>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800d500:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d502:	3334      	adds	r3, #52	; 0x34
 800d504:	3311      	adds	r3, #17
 800d506:	4618      	mov	r0, r3
 800d508:	f7fe fc5c 	bl	800bdc4 <ld_word>
 800d50c:	4603      	mov	r3, r0
 800d50e:	461a      	mov	r2, r3
 800d510:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d512:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800d514:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d516:	891b      	ldrh	r3, [r3, #8]
 800d518:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d51a:	8992      	ldrh	r2, [r2, #12]
 800d51c:	0952      	lsrs	r2, r2, #5
 800d51e:	b292      	uxth	r2, r2
 800d520:	fbb3 f1f2 	udiv	r1, r3, r2
 800d524:	fb01 f202 	mul.w	r2, r1, r2
 800d528:	1a9b      	subs	r3, r3, r2
 800d52a:	b29b      	uxth	r3, r3
 800d52c:	2b00      	cmp	r3, #0
 800d52e:	d003      	beq.n	800d538 <find_volume+0x2a8>
 800d530:	230d      	movs	r3, #13
 800d532:	e123      	b.n	800d77c <find_volume+0x4ec>
 800d534:	200005f0 	.word	0x200005f0

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800d538:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d53a:	3334      	adds	r3, #52	; 0x34
 800d53c:	3313      	adds	r3, #19
 800d53e:	4618      	mov	r0, r3
 800d540:	f7fe fc40 	bl	800bdc4 <ld_word>
 800d544:	4603      	mov	r3, r0
 800d546:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800d548:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d54a:	2b00      	cmp	r3, #0
 800d54c:	d106      	bne.n	800d55c <find_volume+0x2cc>
 800d54e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d550:	3334      	adds	r3, #52	; 0x34
 800d552:	3320      	adds	r3, #32
 800d554:	4618      	mov	r0, r3
 800d556:	f7fe fc4d 	bl	800bdf4 <ld_dword>
 800d55a:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800d55c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d55e:	3334      	adds	r3, #52	; 0x34
 800d560:	330e      	adds	r3, #14
 800d562:	4618      	mov	r0, r3
 800d564:	f7fe fc2e 	bl	800bdc4 <ld_word>
 800d568:	4603      	mov	r3, r0
 800d56a:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800d56c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800d56e:	2b00      	cmp	r3, #0
 800d570:	d101      	bne.n	800d576 <find_volume+0x2e6>
 800d572:	230d      	movs	r3, #13
 800d574:	e102      	b.n	800d77c <find_volume+0x4ec>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800d576:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800d578:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d57a:	4413      	add	r3, r2
 800d57c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d57e:	8911      	ldrh	r1, [r2, #8]
 800d580:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d582:	8992      	ldrh	r2, [r2, #12]
 800d584:	0952      	lsrs	r2, r2, #5
 800d586:	b292      	uxth	r2, r2
 800d588:	fbb1 f2f2 	udiv	r2, r1, r2
 800d58c:	b292      	uxth	r2, r2
 800d58e:	4413      	add	r3, r2
 800d590:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800d592:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800d594:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d596:	429a      	cmp	r2, r3
 800d598:	d201      	bcs.n	800d59e <find_volume+0x30e>
 800d59a:	230d      	movs	r3, #13
 800d59c:	e0ee      	b.n	800d77c <find_volume+0x4ec>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800d59e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800d5a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d5a2:	1ad3      	subs	r3, r2, r3
 800d5a4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d5a6:	8952      	ldrh	r2, [r2, #10]
 800d5a8:	fbb3 f3f2 	udiv	r3, r3, r2
 800d5ac:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800d5ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d5b0:	2b00      	cmp	r3, #0
 800d5b2:	d101      	bne.n	800d5b8 <find_volume+0x328>
 800d5b4:	230d      	movs	r3, #13
 800d5b6:	e0e1      	b.n	800d77c <find_volume+0x4ec>
		fmt = FS_FAT32;
 800d5b8:	2303      	movs	r3, #3
 800d5ba:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800d5be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d5c0:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800d5c4:	4293      	cmp	r3, r2
 800d5c6:	d802      	bhi.n	800d5ce <find_volume+0x33e>
 800d5c8:	2302      	movs	r3, #2
 800d5ca:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800d5ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d5d0:	f640 72f5 	movw	r2, #4085	; 0xff5
 800d5d4:	4293      	cmp	r3, r2
 800d5d6:	d802      	bhi.n	800d5de <find_volume+0x34e>
 800d5d8:	2301      	movs	r3, #1
 800d5da:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800d5de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d5e0:	1c9a      	adds	r2, r3, #2
 800d5e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d5e4:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800d5e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d5e8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800d5ea:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800d5ec:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800d5ee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d5f0:	441a      	add	r2, r3
 800d5f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d5f4:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800d5f6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800d5f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d5fa:	441a      	add	r2, r3
 800d5fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d5fe:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 800d600:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d604:	2b03      	cmp	r3, #3
 800d606:	d11e      	bne.n	800d646 <find_volume+0x3b6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800d608:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d60a:	3334      	adds	r3, #52	; 0x34
 800d60c:	332a      	adds	r3, #42	; 0x2a
 800d60e:	4618      	mov	r0, r3
 800d610:	f7fe fbd8 	bl	800bdc4 <ld_word>
 800d614:	4603      	mov	r3, r0
 800d616:	2b00      	cmp	r3, #0
 800d618:	d001      	beq.n	800d61e <find_volume+0x38e>
 800d61a:	230d      	movs	r3, #13
 800d61c:	e0ae      	b.n	800d77c <find_volume+0x4ec>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800d61e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d620:	891b      	ldrh	r3, [r3, #8]
 800d622:	2b00      	cmp	r3, #0
 800d624:	d001      	beq.n	800d62a <find_volume+0x39a>
 800d626:	230d      	movs	r3, #13
 800d628:	e0a8      	b.n	800d77c <find_volume+0x4ec>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800d62a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d62c:	3334      	adds	r3, #52	; 0x34
 800d62e:	332c      	adds	r3, #44	; 0x2c
 800d630:	4618      	mov	r0, r3
 800d632:	f7fe fbdf 	bl	800bdf4 <ld_dword>
 800d636:	4602      	mov	r2, r0
 800d638:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d63a:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800d63c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d63e:	699b      	ldr	r3, [r3, #24]
 800d640:	009b      	lsls	r3, r3, #2
 800d642:	647b      	str	r3, [r7, #68]	; 0x44
 800d644:	e01f      	b.n	800d686 <find_volume+0x3f6>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800d646:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d648:	891b      	ldrh	r3, [r3, #8]
 800d64a:	2b00      	cmp	r3, #0
 800d64c:	d101      	bne.n	800d652 <find_volume+0x3c2>
 800d64e:	230d      	movs	r3, #13
 800d650:	e094      	b.n	800d77c <find_volume+0x4ec>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800d652:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d654:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d656:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d658:	441a      	add	r2, r3
 800d65a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d65c:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800d65e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d662:	2b02      	cmp	r3, #2
 800d664:	d103      	bne.n	800d66e <find_volume+0x3de>
 800d666:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d668:	699b      	ldr	r3, [r3, #24]
 800d66a:	005b      	lsls	r3, r3, #1
 800d66c:	e00a      	b.n	800d684 <find_volume+0x3f4>
 800d66e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d670:	699a      	ldr	r2, [r3, #24]
 800d672:	4613      	mov	r3, r2
 800d674:	005b      	lsls	r3, r3, #1
 800d676:	4413      	add	r3, r2
 800d678:	085a      	lsrs	r2, r3, #1
 800d67a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d67c:	699b      	ldr	r3, [r3, #24]
 800d67e:	f003 0301 	and.w	r3, r3, #1
 800d682:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800d684:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800d686:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d688:	69da      	ldr	r2, [r3, #28]
 800d68a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d68c:	899b      	ldrh	r3, [r3, #12]
 800d68e:	4619      	mov	r1, r3
 800d690:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d692:	440b      	add	r3, r1
 800d694:	3b01      	subs	r3, #1
 800d696:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800d698:	8989      	ldrh	r1, [r1, #12]
 800d69a:	fbb3 f3f1 	udiv	r3, r3, r1
 800d69e:	429a      	cmp	r2, r3
 800d6a0:	d201      	bcs.n	800d6a6 <find_volume+0x416>
 800d6a2:	230d      	movs	r3, #13
 800d6a4:	e06a      	b.n	800d77c <find_volume+0x4ec>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800d6a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d6a8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d6ac:	615a      	str	r2, [r3, #20]
 800d6ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d6b0:	695a      	ldr	r2, [r3, #20]
 800d6b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d6b4:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 800d6b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d6b8:	2280      	movs	r2, #128	; 0x80
 800d6ba:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800d6bc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d6c0:	2b03      	cmp	r3, #3
 800d6c2:	d149      	bne.n	800d758 <find_volume+0x4c8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800d6c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d6c6:	3334      	adds	r3, #52	; 0x34
 800d6c8:	3330      	adds	r3, #48	; 0x30
 800d6ca:	4618      	mov	r0, r3
 800d6cc:	f7fe fb7a 	bl	800bdc4 <ld_word>
 800d6d0:	4603      	mov	r3, r0
 800d6d2:	2b01      	cmp	r3, #1
 800d6d4:	d140      	bne.n	800d758 <find_volume+0x4c8>
			&& move_window(fs, bsect + 1) == FR_OK)
 800d6d6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d6d8:	3301      	adds	r3, #1
 800d6da:	4619      	mov	r1, r3
 800d6dc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800d6de:	f7fe fde5 	bl	800c2ac <move_window>
 800d6e2:	4603      	mov	r3, r0
 800d6e4:	2b00      	cmp	r3, #0
 800d6e6:	d137      	bne.n	800d758 <find_volume+0x4c8>
		{
			fs->fsi_flag = 0;
 800d6e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d6ea:	2200      	movs	r2, #0
 800d6ec:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800d6ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d6f0:	3334      	adds	r3, #52	; 0x34
 800d6f2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800d6f6:	4618      	mov	r0, r3
 800d6f8:	f7fe fb64 	bl	800bdc4 <ld_word>
 800d6fc:	4603      	mov	r3, r0
 800d6fe:	461a      	mov	r2, r3
 800d700:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800d704:	429a      	cmp	r2, r3
 800d706:	d127      	bne.n	800d758 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800d708:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d70a:	3334      	adds	r3, #52	; 0x34
 800d70c:	4618      	mov	r0, r3
 800d70e:	f7fe fb71 	bl	800bdf4 <ld_dword>
 800d712:	4603      	mov	r3, r0
 800d714:	4a1b      	ldr	r2, [pc, #108]	; (800d784 <find_volume+0x4f4>)
 800d716:	4293      	cmp	r3, r2
 800d718:	d11e      	bne.n	800d758 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800d71a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d71c:	3334      	adds	r3, #52	; 0x34
 800d71e:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800d722:	4618      	mov	r0, r3
 800d724:	f7fe fb66 	bl	800bdf4 <ld_dword>
 800d728:	4603      	mov	r3, r0
 800d72a:	4a17      	ldr	r2, [pc, #92]	; (800d788 <find_volume+0x4f8>)
 800d72c:	4293      	cmp	r3, r2
 800d72e:	d113      	bne.n	800d758 <find_volume+0x4c8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800d730:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d732:	3334      	adds	r3, #52	; 0x34
 800d734:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800d738:	4618      	mov	r0, r3
 800d73a:	f7fe fb5b 	bl	800bdf4 <ld_dword>
 800d73e:	4602      	mov	r2, r0
 800d740:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d742:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800d744:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d746:	3334      	adds	r3, #52	; 0x34
 800d748:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800d74c:	4618      	mov	r0, r3
 800d74e:	f7fe fb51 	bl	800bdf4 <ld_dword>
 800d752:	4602      	mov	r2, r0
 800d754:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d756:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800d758:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d75a:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800d75e:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800d760:	4b0a      	ldr	r3, [pc, #40]	; (800d78c <find_volume+0x4fc>)
 800d762:	881b      	ldrh	r3, [r3, #0]
 800d764:	3301      	adds	r3, #1
 800d766:	b29a      	uxth	r2, r3
 800d768:	4b08      	ldr	r3, [pc, #32]	; (800d78c <find_volume+0x4fc>)
 800d76a:	801a      	strh	r2, [r3, #0]
 800d76c:	4b07      	ldr	r3, [pc, #28]	; (800d78c <find_volume+0x4fc>)
 800d76e:	881a      	ldrh	r2, [r3, #0]
 800d770:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d772:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800d774:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800d776:	f7fe fd31 	bl	800c1dc <clear_lock>
#endif
	return FR_OK;
 800d77a:	2300      	movs	r3, #0
}
 800d77c:	4618      	mov	r0, r3
 800d77e:	3758      	adds	r7, #88	; 0x58
 800d780:	46bd      	mov	sp, r7
 800d782:	bd80      	pop	{r7, pc}
 800d784:	41615252 	.word	0x41615252
 800d788:	61417272 	.word	0x61417272
 800d78c:	200005f4 	.word	0x200005f4

0800d790 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800d790:	b580      	push	{r7, lr}
 800d792:	b084      	sub	sp, #16
 800d794:	af00      	add	r7, sp, #0
 800d796:	6078      	str	r0, [r7, #4]
 800d798:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800d79a:	2309      	movs	r3, #9
 800d79c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800d79e:	687b      	ldr	r3, [r7, #4]
 800d7a0:	2b00      	cmp	r3, #0
 800d7a2:	d01c      	beq.n	800d7de <validate+0x4e>
 800d7a4:	687b      	ldr	r3, [r7, #4]
 800d7a6:	681b      	ldr	r3, [r3, #0]
 800d7a8:	2b00      	cmp	r3, #0
 800d7aa:	d018      	beq.n	800d7de <validate+0x4e>
 800d7ac:	687b      	ldr	r3, [r7, #4]
 800d7ae:	681b      	ldr	r3, [r3, #0]
 800d7b0:	781b      	ldrb	r3, [r3, #0]
 800d7b2:	2b00      	cmp	r3, #0
 800d7b4:	d013      	beq.n	800d7de <validate+0x4e>
 800d7b6:	687b      	ldr	r3, [r7, #4]
 800d7b8:	889a      	ldrh	r2, [r3, #4]
 800d7ba:	687b      	ldr	r3, [r7, #4]
 800d7bc:	681b      	ldr	r3, [r3, #0]
 800d7be:	88db      	ldrh	r3, [r3, #6]
 800d7c0:	429a      	cmp	r2, r3
 800d7c2:	d10c      	bne.n	800d7de <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800d7c4:	687b      	ldr	r3, [r7, #4]
 800d7c6:	681b      	ldr	r3, [r3, #0]
 800d7c8:	785b      	ldrb	r3, [r3, #1]
 800d7ca:	4618      	mov	r0, r3
 800d7cc:	f7fe fa5c 	bl	800bc88 <disk_status>
 800d7d0:	4603      	mov	r3, r0
 800d7d2:	f003 0301 	and.w	r3, r3, #1
 800d7d6:	2b00      	cmp	r3, #0
 800d7d8:	d101      	bne.n	800d7de <validate+0x4e>
			res = FR_OK;
 800d7da:	2300      	movs	r3, #0
 800d7dc:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800d7de:	7bfb      	ldrb	r3, [r7, #15]
 800d7e0:	2b00      	cmp	r3, #0
 800d7e2:	d102      	bne.n	800d7ea <validate+0x5a>
 800d7e4:	687b      	ldr	r3, [r7, #4]
 800d7e6:	681b      	ldr	r3, [r3, #0]
 800d7e8:	e000      	b.n	800d7ec <validate+0x5c>
 800d7ea:	2300      	movs	r3, #0
 800d7ec:	683a      	ldr	r2, [r7, #0]
 800d7ee:	6013      	str	r3, [r2, #0]
	return res;
 800d7f0:	7bfb      	ldrb	r3, [r7, #15]
}
 800d7f2:	4618      	mov	r0, r3
 800d7f4:	3710      	adds	r7, #16
 800d7f6:	46bd      	mov	sp, r7
 800d7f8:	bd80      	pop	{r7, pc}
	...

0800d7fc <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800d7fc:	b580      	push	{r7, lr}
 800d7fe:	b088      	sub	sp, #32
 800d800:	af00      	add	r7, sp, #0
 800d802:	60f8      	str	r0, [r7, #12]
 800d804:	60b9      	str	r1, [r7, #8]
 800d806:	4613      	mov	r3, r2
 800d808:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800d80a:	68bb      	ldr	r3, [r7, #8]
 800d80c:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800d80e:	f107 0310 	add.w	r3, r7, #16
 800d812:	4618      	mov	r0, r3
 800d814:	f7ff fca2 	bl	800d15c <get_ldnumber>
 800d818:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800d81a:	69fb      	ldr	r3, [r7, #28]
 800d81c:	2b00      	cmp	r3, #0
 800d81e:	da01      	bge.n	800d824 <f_mount+0x28>
 800d820:	230b      	movs	r3, #11
 800d822:	e02b      	b.n	800d87c <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800d824:	4a17      	ldr	r2, [pc, #92]	; (800d884 <f_mount+0x88>)
 800d826:	69fb      	ldr	r3, [r7, #28]
 800d828:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d82c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800d82e:	69bb      	ldr	r3, [r7, #24]
 800d830:	2b00      	cmp	r3, #0
 800d832:	d005      	beq.n	800d840 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800d834:	69b8      	ldr	r0, [r7, #24]
 800d836:	f7fe fcd1 	bl	800c1dc <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800d83a:	69bb      	ldr	r3, [r7, #24]
 800d83c:	2200      	movs	r2, #0
 800d83e:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800d840:	68fb      	ldr	r3, [r7, #12]
 800d842:	2b00      	cmp	r3, #0
 800d844:	d002      	beq.n	800d84c <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800d846:	68fb      	ldr	r3, [r7, #12]
 800d848:	2200      	movs	r2, #0
 800d84a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800d84c:	68fa      	ldr	r2, [r7, #12]
 800d84e:	490d      	ldr	r1, [pc, #52]	; (800d884 <f_mount+0x88>)
 800d850:	69fb      	ldr	r3, [r7, #28]
 800d852:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800d856:	68fb      	ldr	r3, [r7, #12]
 800d858:	2b00      	cmp	r3, #0
 800d85a:	d002      	beq.n	800d862 <f_mount+0x66>
 800d85c:	79fb      	ldrb	r3, [r7, #7]
 800d85e:	2b01      	cmp	r3, #1
 800d860:	d001      	beq.n	800d866 <f_mount+0x6a>
 800d862:	2300      	movs	r3, #0
 800d864:	e00a      	b.n	800d87c <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800d866:	f107 010c 	add.w	r1, r7, #12
 800d86a:	f107 0308 	add.w	r3, r7, #8
 800d86e:	2200      	movs	r2, #0
 800d870:	4618      	mov	r0, r3
 800d872:	f7ff fd0d 	bl	800d290 <find_volume>
 800d876:	4603      	mov	r3, r0
 800d878:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800d87a:	7dfb      	ldrb	r3, [r7, #23]
}
 800d87c:	4618      	mov	r0, r3
 800d87e:	3720      	adds	r7, #32
 800d880:	46bd      	mov	sp, r7
 800d882:	bd80      	pop	{r7, pc}
 800d884:	200005f0 	.word	0x200005f0

0800d888 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800d888:	b580      	push	{r7, lr}
 800d88a:	b098      	sub	sp, #96	; 0x60
 800d88c:	af00      	add	r7, sp, #0
 800d88e:	60f8      	str	r0, [r7, #12]
 800d890:	60b9      	str	r1, [r7, #8]
 800d892:	4613      	mov	r3, r2
 800d894:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800d896:	68fb      	ldr	r3, [r7, #12]
 800d898:	2b00      	cmp	r3, #0
 800d89a:	d101      	bne.n	800d8a0 <f_open+0x18>
 800d89c:	2309      	movs	r3, #9
 800d89e:	e1bb      	b.n	800dc18 <f_open+0x390>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800d8a0:	79fb      	ldrb	r3, [r7, #7]
 800d8a2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d8a6:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800d8a8:	79fa      	ldrb	r2, [r7, #7]
 800d8aa:	f107 0110 	add.w	r1, r7, #16
 800d8ae:	f107 0308 	add.w	r3, r7, #8
 800d8b2:	4618      	mov	r0, r3
 800d8b4:	f7ff fcec 	bl	800d290 <find_volume>
 800d8b8:	4603      	mov	r3, r0
 800d8ba:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 800d8be:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d8c2:	2b00      	cmp	r3, #0
 800d8c4:	f040 819f 	bne.w	800dc06 <f_open+0x37e>
		dj.obj.fs = fs;
 800d8c8:	693b      	ldr	r3, [r7, #16]
 800d8ca:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800d8cc:	68ba      	ldr	r2, [r7, #8]
 800d8ce:	f107 0314 	add.w	r3, r7, #20
 800d8d2:	4611      	mov	r1, r2
 800d8d4:	4618      	mov	r0, r3
 800d8d6:	f7ff fbcb 	bl	800d070 <follow_path>
 800d8da:	4603      	mov	r3, r0
 800d8dc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800d8e0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d8e4:	2b00      	cmp	r3, #0
 800d8e6:	d11a      	bne.n	800d91e <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800d8e8:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800d8ec:	b25b      	sxtb	r3, r3
 800d8ee:	2b00      	cmp	r3, #0
 800d8f0:	da03      	bge.n	800d8fa <f_open+0x72>
				res = FR_INVALID_NAME;
 800d8f2:	2306      	movs	r3, #6
 800d8f4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800d8f8:	e011      	b.n	800d91e <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800d8fa:	79fb      	ldrb	r3, [r7, #7]
 800d8fc:	f023 0301 	bic.w	r3, r3, #1
 800d900:	2b00      	cmp	r3, #0
 800d902:	bf14      	ite	ne
 800d904:	2301      	movne	r3, #1
 800d906:	2300      	moveq	r3, #0
 800d908:	b2db      	uxtb	r3, r3
 800d90a:	461a      	mov	r2, r3
 800d90c:	f107 0314 	add.w	r3, r7, #20
 800d910:	4611      	mov	r1, r2
 800d912:	4618      	mov	r0, r3
 800d914:	f7fe fb56 	bl	800bfc4 <chk_lock>
 800d918:	4603      	mov	r3, r0
 800d91a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800d91e:	79fb      	ldrb	r3, [r7, #7]
 800d920:	f003 031c 	and.w	r3, r3, #28
 800d924:	2b00      	cmp	r3, #0
 800d926:	d07f      	beq.n	800da28 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800d928:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d92c:	2b00      	cmp	r3, #0
 800d92e:	d017      	beq.n	800d960 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800d930:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d934:	2b04      	cmp	r3, #4
 800d936:	d10e      	bne.n	800d956 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800d938:	f7fe fba0 	bl	800c07c <enq_lock>
 800d93c:	4603      	mov	r3, r0
 800d93e:	2b00      	cmp	r3, #0
 800d940:	d006      	beq.n	800d950 <f_open+0xc8>
 800d942:	f107 0314 	add.w	r3, r7, #20
 800d946:	4618      	mov	r0, r3
 800d948:	f7ff facc 	bl	800cee4 <dir_register>
 800d94c:	4603      	mov	r3, r0
 800d94e:	e000      	b.n	800d952 <f_open+0xca>
 800d950:	2312      	movs	r3, #18
 800d952:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800d956:	79fb      	ldrb	r3, [r7, #7]
 800d958:	f043 0308 	orr.w	r3, r3, #8
 800d95c:	71fb      	strb	r3, [r7, #7]
 800d95e:	e010      	b.n	800d982 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800d960:	7ebb      	ldrb	r3, [r7, #26]
 800d962:	f003 0311 	and.w	r3, r3, #17
 800d966:	2b00      	cmp	r3, #0
 800d968:	d003      	beq.n	800d972 <f_open+0xea>
					res = FR_DENIED;
 800d96a:	2307      	movs	r3, #7
 800d96c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800d970:	e007      	b.n	800d982 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800d972:	79fb      	ldrb	r3, [r7, #7]
 800d974:	f003 0304 	and.w	r3, r3, #4
 800d978:	2b00      	cmp	r3, #0
 800d97a:	d002      	beq.n	800d982 <f_open+0xfa>
 800d97c:	2308      	movs	r3, #8
 800d97e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800d982:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d986:	2b00      	cmp	r3, #0
 800d988:	d168      	bne.n	800da5c <f_open+0x1d4>
 800d98a:	79fb      	ldrb	r3, [r7, #7]
 800d98c:	f003 0308 	and.w	r3, r3, #8
 800d990:	2b00      	cmp	r3, #0
 800d992:	d063      	beq.n	800da5c <f_open+0x1d4>
				dw = GET_FATTIME();
 800d994:	f7fd fff2 	bl	800b97c <get_fattime>
 800d998:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800d99a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d99c:	330e      	adds	r3, #14
 800d99e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d9a0:	4618      	mov	r0, r3
 800d9a2:	f7fe fa65 	bl	800be70 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800d9a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d9a8:	3316      	adds	r3, #22
 800d9aa:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d9ac:	4618      	mov	r0, r3
 800d9ae:	f7fe fa5f 	bl	800be70 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800d9b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d9b4:	330b      	adds	r3, #11
 800d9b6:	2220      	movs	r2, #32
 800d9b8:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800d9ba:	693b      	ldr	r3, [r7, #16]
 800d9bc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d9be:	4611      	mov	r1, r2
 800d9c0:	4618      	mov	r0, r3
 800d9c2:	f7ff f9fb 	bl	800cdbc <ld_clust>
 800d9c6:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800d9c8:	693b      	ldr	r3, [r7, #16]
 800d9ca:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800d9cc:	2200      	movs	r2, #0
 800d9ce:	4618      	mov	r0, r3
 800d9d0:	f7ff fa13 	bl	800cdfa <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800d9d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d9d6:	331c      	adds	r3, #28
 800d9d8:	2100      	movs	r1, #0
 800d9da:	4618      	mov	r0, r3
 800d9dc:	f7fe fa48 	bl	800be70 <st_dword>
					fs->wflag = 1;
 800d9e0:	693b      	ldr	r3, [r7, #16]
 800d9e2:	2201      	movs	r2, #1
 800d9e4:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800d9e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d9e8:	2b00      	cmp	r3, #0
 800d9ea:	d037      	beq.n	800da5c <f_open+0x1d4>
						dw = fs->winsect;
 800d9ec:	693b      	ldr	r3, [r7, #16]
 800d9ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d9f0:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800d9f2:	f107 0314 	add.w	r3, r7, #20
 800d9f6:	2200      	movs	r2, #0
 800d9f8:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800d9fa:	4618      	mov	r0, r3
 800d9fc:	f7fe ff03 	bl	800c806 <remove_chain>
 800da00:	4603      	mov	r3, r0
 800da02:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 800da06:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800da0a:	2b00      	cmp	r3, #0
 800da0c:	d126      	bne.n	800da5c <f_open+0x1d4>
							res = move_window(fs, dw);
 800da0e:	693b      	ldr	r3, [r7, #16]
 800da10:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800da12:	4618      	mov	r0, r3
 800da14:	f7fe fc4a 	bl	800c2ac <move_window>
 800da18:	4603      	mov	r3, r0
 800da1a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800da1e:	693b      	ldr	r3, [r7, #16]
 800da20:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800da22:	3a01      	subs	r2, #1
 800da24:	611a      	str	r2, [r3, #16]
 800da26:	e019      	b.n	800da5c <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800da28:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800da2c:	2b00      	cmp	r3, #0
 800da2e:	d115      	bne.n	800da5c <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800da30:	7ebb      	ldrb	r3, [r7, #26]
 800da32:	f003 0310 	and.w	r3, r3, #16
 800da36:	2b00      	cmp	r3, #0
 800da38:	d003      	beq.n	800da42 <f_open+0x1ba>
					res = FR_NO_FILE;
 800da3a:	2304      	movs	r3, #4
 800da3c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800da40:	e00c      	b.n	800da5c <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800da42:	79fb      	ldrb	r3, [r7, #7]
 800da44:	f003 0302 	and.w	r3, r3, #2
 800da48:	2b00      	cmp	r3, #0
 800da4a:	d007      	beq.n	800da5c <f_open+0x1d4>
 800da4c:	7ebb      	ldrb	r3, [r7, #26]
 800da4e:	f003 0301 	and.w	r3, r3, #1
 800da52:	2b00      	cmp	r3, #0
 800da54:	d002      	beq.n	800da5c <f_open+0x1d4>
						res = FR_DENIED;
 800da56:	2307      	movs	r3, #7
 800da58:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800da5c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800da60:	2b00      	cmp	r3, #0
 800da62:	d128      	bne.n	800dab6 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800da64:	79fb      	ldrb	r3, [r7, #7]
 800da66:	f003 0308 	and.w	r3, r3, #8
 800da6a:	2b00      	cmp	r3, #0
 800da6c:	d003      	beq.n	800da76 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800da6e:	79fb      	ldrb	r3, [r7, #7]
 800da70:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800da74:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800da76:	693b      	ldr	r3, [r7, #16]
 800da78:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800da7a:	68fb      	ldr	r3, [r7, #12]
 800da7c:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800da7e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800da80:	68fb      	ldr	r3, [r7, #12]
 800da82:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800da84:	79fb      	ldrb	r3, [r7, #7]
 800da86:	f023 0301 	bic.w	r3, r3, #1
 800da8a:	2b00      	cmp	r3, #0
 800da8c:	bf14      	ite	ne
 800da8e:	2301      	movne	r3, #1
 800da90:	2300      	moveq	r3, #0
 800da92:	b2db      	uxtb	r3, r3
 800da94:	461a      	mov	r2, r3
 800da96:	f107 0314 	add.w	r3, r7, #20
 800da9a:	4611      	mov	r1, r2
 800da9c:	4618      	mov	r0, r3
 800da9e:	f7fe fb0f 	bl	800c0c0 <inc_lock>
 800daa2:	4602      	mov	r2, r0
 800daa4:	68fb      	ldr	r3, [r7, #12]
 800daa6:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800daa8:	68fb      	ldr	r3, [r7, #12]
 800daaa:	691b      	ldr	r3, [r3, #16]
 800daac:	2b00      	cmp	r3, #0
 800daae:	d102      	bne.n	800dab6 <f_open+0x22e>
 800dab0:	2302      	movs	r3, #2
 800dab2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800dab6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800daba:	2b00      	cmp	r3, #0
 800dabc:	f040 80a3 	bne.w	800dc06 <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800dac0:	693b      	ldr	r3, [r7, #16]
 800dac2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800dac4:	4611      	mov	r1, r2
 800dac6:	4618      	mov	r0, r3
 800dac8:	f7ff f978 	bl	800cdbc <ld_clust>
 800dacc:	4602      	mov	r2, r0
 800dace:	68fb      	ldr	r3, [r7, #12]
 800dad0:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800dad2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dad4:	331c      	adds	r3, #28
 800dad6:	4618      	mov	r0, r3
 800dad8:	f7fe f98c 	bl	800bdf4 <ld_dword>
 800dadc:	4602      	mov	r2, r0
 800dade:	68fb      	ldr	r3, [r7, #12]
 800dae0:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800dae2:	68fb      	ldr	r3, [r7, #12]
 800dae4:	2200      	movs	r2, #0
 800dae6:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800dae8:	693a      	ldr	r2, [r7, #16]
 800daea:	68fb      	ldr	r3, [r7, #12]
 800daec:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800daee:	693b      	ldr	r3, [r7, #16]
 800daf0:	88da      	ldrh	r2, [r3, #6]
 800daf2:	68fb      	ldr	r3, [r7, #12]
 800daf4:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800daf6:	68fb      	ldr	r3, [r7, #12]
 800daf8:	79fa      	ldrb	r2, [r7, #7]
 800dafa:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800dafc:	68fb      	ldr	r3, [r7, #12]
 800dafe:	2200      	movs	r2, #0
 800db00:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800db02:	68fb      	ldr	r3, [r7, #12]
 800db04:	2200      	movs	r2, #0
 800db06:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800db08:	68fb      	ldr	r3, [r7, #12]
 800db0a:	2200      	movs	r2, #0
 800db0c:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800db0e:	68fb      	ldr	r3, [r7, #12]
 800db10:	3330      	adds	r3, #48	; 0x30
 800db12:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800db16:	2100      	movs	r1, #0
 800db18:	4618      	mov	r0, r3
 800db1a:	f7fe f9f6 	bl	800bf0a <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800db1e:	79fb      	ldrb	r3, [r7, #7]
 800db20:	f003 0320 	and.w	r3, r3, #32
 800db24:	2b00      	cmp	r3, #0
 800db26:	d06e      	beq.n	800dc06 <f_open+0x37e>
 800db28:	68fb      	ldr	r3, [r7, #12]
 800db2a:	68db      	ldr	r3, [r3, #12]
 800db2c:	2b00      	cmp	r3, #0
 800db2e:	d06a      	beq.n	800dc06 <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800db30:	68fb      	ldr	r3, [r7, #12]
 800db32:	68da      	ldr	r2, [r3, #12]
 800db34:	68fb      	ldr	r3, [r7, #12]
 800db36:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800db38:	693b      	ldr	r3, [r7, #16]
 800db3a:	895b      	ldrh	r3, [r3, #10]
 800db3c:	461a      	mov	r2, r3
 800db3e:	693b      	ldr	r3, [r7, #16]
 800db40:	899b      	ldrh	r3, [r3, #12]
 800db42:	fb02 f303 	mul.w	r3, r2, r3
 800db46:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800db48:	68fb      	ldr	r3, [r7, #12]
 800db4a:	689b      	ldr	r3, [r3, #8]
 800db4c:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800db4e:	68fb      	ldr	r3, [r7, #12]
 800db50:	68db      	ldr	r3, [r3, #12]
 800db52:	657b      	str	r3, [r7, #84]	; 0x54
 800db54:	e016      	b.n	800db84 <f_open+0x2fc>
					clst = get_fat(&fp->obj, clst);
 800db56:	68fb      	ldr	r3, [r7, #12]
 800db58:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800db5a:	4618      	mov	r0, r3
 800db5c:	f7fe fc63 	bl	800c426 <get_fat>
 800db60:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800db62:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800db64:	2b01      	cmp	r3, #1
 800db66:	d802      	bhi.n	800db6e <f_open+0x2e6>
 800db68:	2302      	movs	r3, #2
 800db6a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800db6e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800db70:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800db74:	d102      	bne.n	800db7c <f_open+0x2f4>
 800db76:	2301      	movs	r3, #1
 800db78:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800db7c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800db7e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800db80:	1ad3      	subs	r3, r2, r3
 800db82:	657b      	str	r3, [r7, #84]	; 0x54
 800db84:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800db88:	2b00      	cmp	r3, #0
 800db8a:	d103      	bne.n	800db94 <f_open+0x30c>
 800db8c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800db8e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800db90:	429a      	cmp	r2, r3
 800db92:	d8e0      	bhi.n	800db56 <f_open+0x2ce>
				}
				fp->clust = clst;
 800db94:	68fb      	ldr	r3, [r7, #12]
 800db96:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800db98:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800db9a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800db9e:	2b00      	cmp	r3, #0
 800dba0:	d131      	bne.n	800dc06 <f_open+0x37e>
 800dba2:	693b      	ldr	r3, [r7, #16]
 800dba4:	899b      	ldrh	r3, [r3, #12]
 800dba6:	461a      	mov	r2, r3
 800dba8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800dbaa:	fbb3 f1f2 	udiv	r1, r3, r2
 800dbae:	fb01 f202 	mul.w	r2, r1, r2
 800dbb2:	1a9b      	subs	r3, r3, r2
 800dbb4:	2b00      	cmp	r3, #0
 800dbb6:	d026      	beq.n	800dc06 <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800dbb8:	693b      	ldr	r3, [r7, #16]
 800dbba:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800dbbc:	4618      	mov	r0, r3
 800dbbe:	f7fe fc13 	bl	800c3e8 <clust2sect>
 800dbc2:	6478      	str	r0, [r7, #68]	; 0x44
 800dbc4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800dbc6:	2b00      	cmp	r3, #0
 800dbc8:	d103      	bne.n	800dbd2 <f_open+0x34a>
						res = FR_INT_ERR;
 800dbca:	2302      	movs	r3, #2
 800dbcc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800dbd0:	e019      	b.n	800dc06 <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800dbd2:	693b      	ldr	r3, [r7, #16]
 800dbd4:	899b      	ldrh	r3, [r3, #12]
 800dbd6:	461a      	mov	r2, r3
 800dbd8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800dbda:	fbb3 f2f2 	udiv	r2, r3, r2
 800dbde:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800dbe0:	441a      	add	r2, r3
 800dbe2:	68fb      	ldr	r3, [r7, #12]
 800dbe4:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800dbe6:	693b      	ldr	r3, [r7, #16]
 800dbe8:	7858      	ldrb	r0, [r3, #1]
 800dbea:	68fb      	ldr	r3, [r7, #12]
 800dbec:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800dbf0:	68fb      	ldr	r3, [r7, #12]
 800dbf2:	6a1a      	ldr	r2, [r3, #32]
 800dbf4:	2301      	movs	r3, #1
 800dbf6:	f7fe f887 	bl	800bd08 <disk_read>
 800dbfa:	4603      	mov	r3, r0
 800dbfc:	2b00      	cmp	r3, #0
 800dbfe:	d002      	beq.n	800dc06 <f_open+0x37e>
 800dc00:	2301      	movs	r3, #1
 800dc02:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800dc06:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800dc0a:	2b00      	cmp	r3, #0
 800dc0c:	d002      	beq.n	800dc14 <f_open+0x38c>
 800dc0e:	68fb      	ldr	r3, [r7, #12]
 800dc10:	2200      	movs	r2, #0
 800dc12:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800dc14:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 800dc18:	4618      	mov	r0, r3
 800dc1a:	3760      	adds	r7, #96	; 0x60
 800dc1c:	46bd      	mov	sp, r7
 800dc1e:	bd80      	pop	{r7, pc}

0800dc20 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800dc20:	b580      	push	{r7, lr}
 800dc22:	b08c      	sub	sp, #48	; 0x30
 800dc24:	af00      	add	r7, sp, #0
 800dc26:	60f8      	str	r0, [r7, #12]
 800dc28:	60b9      	str	r1, [r7, #8]
 800dc2a:	607a      	str	r2, [r7, #4]
 800dc2c:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800dc2e:	68bb      	ldr	r3, [r7, #8]
 800dc30:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800dc32:	683b      	ldr	r3, [r7, #0]
 800dc34:	2200      	movs	r2, #0
 800dc36:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800dc38:	68fb      	ldr	r3, [r7, #12]
 800dc3a:	f107 0210 	add.w	r2, r7, #16
 800dc3e:	4611      	mov	r1, r2
 800dc40:	4618      	mov	r0, r3
 800dc42:	f7ff fda5 	bl	800d790 <validate>
 800dc46:	4603      	mov	r3, r0
 800dc48:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800dc4c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800dc50:	2b00      	cmp	r3, #0
 800dc52:	d107      	bne.n	800dc64 <f_write+0x44>
 800dc54:	68fb      	ldr	r3, [r7, #12]
 800dc56:	7d5b      	ldrb	r3, [r3, #21]
 800dc58:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800dc5c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800dc60:	2b00      	cmp	r3, #0
 800dc62:	d002      	beq.n	800dc6a <f_write+0x4a>
 800dc64:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800dc68:	e16a      	b.n	800df40 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800dc6a:	68fb      	ldr	r3, [r7, #12]
 800dc6c:	7d1b      	ldrb	r3, [r3, #20]
 800dc6e:	f003 0302 	and.w	r3, r3, #2
 800dc72:	2b00      	cmp	r3, #0
 800dc74:	d101      	bne.n	800dc7a <f_write+0x5a>
 800dc76:	2307      	movs	r3, #7
 800dc78:	e162      	b.n	800df40 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800dc7a:	68fb      	ldr	r3, [r7, #12]
 800dc7c:	699a      	ldr	r2, [r3, #24]
 800dc7e:	687b      	ldr	r3, [r7, #4]
 800dc80:	441a      	add	r2, r3
 800dc82:	68fb      	ldr	r3, [r7, #12]
 800dc84:	699b      	ldr	r3, [r3, #24]
 800dc86:	429a      	cmp	r2, r3
 800dc88:	f080 814c 	bcs.w	800df24 <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800dc8c:	68fb      	ldr	r3, [r7, #12]
 800dc8e:	699b      	ldr	r3, [r3, #24]
 800dc90:	43db      	mvns	r3, r3
 800dc92:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800dc94:	e146      	b.n	800df24 <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800dc96:	68fb      	ldr	r3, [r7, #12]
 800dc98:	699b      	ldr	r3, [r3, #24]
 800dc9a:	693a      	ldr	r2, [r7, #16]
 800dc9c:	8992      	ldrh	r2, [r2, #12]
 800dc9e:	fbb3 f1f2 	udiv	r1, r3, r2
 800dca2:	fb01 f202 	mul.w	r2, r1, r2
 800dca6:	1a9b      	subs	r3, r3, r2
 800dca8:	2b00      	cmp	r3, #0
 800dcaa:	f040 80f1 	bne.w	800de90 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800dcae:	68fb      	ldr	r3, [r7, #12]
 800dcb0:	699b      	ldr	r3, [r3, #24]
 800dcb2:	693a      	ldr	r2, [r7, #16]
 800dcb4:	8992      	ldrh	r2, [r2, #12]
 800dcb6:	fbb3 f3f2 	udiv	r3, r3, r2
 800dcba:	693a      	ldr	r2, [r7, #16]
 800dcbc:	8952      	ldrh	r2, [r2, #10]
 800dcbe:	3a01      	subs	r2, #1
 800dcc0:	4013      	ands	r3, r2
 800dcc2:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800dcc4:	69bb      	ldr	r3, [r7, #24]
 800dcc6:	2b00      	cmp	r3, #0
 800dcc8:	d143      	bne.n	800dd52 <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800dcca:	68fb      	ldr	r3, [r7, #12]
 800dccc:	699b      	ldr	r3, [r3, #24]
 800dcce:	2b00      	cmp	r3, #0
 800dcd0:	d10c      	bne.n	800dcec <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800dcd2:	68fb      	ldr	r3, [r7, #12]
 800dcd4:	689b      	ldr	r3, [r3, #8]
 800dcd6:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800dcd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dcda:	2b00      	cmp	r3, #0
 800dcdc:	d11a      	bne.n	800dd14 <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800dcde:	68fb      	ldr	r3, [r7, #12]
 800dce0:	2100      	movs	r1, #0
 800dce2:	4618      	mov	r0, r3
 800dce4:	f7fe fdf4 	bl	800c8d0 <create_chain>
 800dce8:	62b8      	str	r0, [r7, #40]	; 0x28
 800dcea:	e013      	b.n	800dd14 <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800dcec:	68fb      	ldr	r3, [r7, #12]
 800dcee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dcf0:	2b00      	cmp	r3, #0
 800dcf2:	d007      	beq.n	800dd04 <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800dcf4:	68fb      	ldr	r3, [r7, #12]
 800dcf6:	699b      	ldr	r3, [r3, #24]
 800dcf8:	4619      	mov	r1, r3
 800dcfa:	68f8      	ldr	r0, [r7, #12]
 800dcfc:	f7fe fe80 	bl	800ca00 <clmt_clust>
 800dd00:	62b8      	str	r0, [r7, #40]	; 0x28
 800dd02:	e007      	b.n	800dd14 <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800dd04:	68fa      	ldr	r2, [r7, #12]
 800dd06:	68fb      	ldr	r3, [r7, #12]
 800dd08:	69db      	ldr	r3, [r3, #28]
 800dd0a:	4619      	mov	r1, r3
 800dd0c:	4610      	mov	r0, r2
 800dd0e:	f7fe fddf 	bl	800c8d0 <create_chain>
 800dd12:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800dd14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dd16:	2b00      	cmp	r3, #0
 800dd18:	f000 8109 	beq.w	800df2e <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800dd1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dd1e:	2b01      	cmp	r3, #1
 800dd20:	d104      	bne.n	800dd2c <f_write+0x10c>
 800dd22:	68fb      	ldr	r3, [r7, #12]
 800dd24:	2202      	movs	r2, #2
 800dd26:	755a      	strb	r2, [r3, #21]
 800dd28:	2302      	movs	r3, #2
 800dd2a:	e109      	b.n	800df40 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800dd2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dd2e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800dd32:	d104      	bne.n	800dd3e <f_write+0x11e>
 800dd34:	68fb      	ldr	r3, [r7, #12]
 800dd36:	2201      	movs	r2, #1
 800dd38:	755a      	strb	r2, [r3, #21]
 800dd3a:	2301      	movs	r3, #1
 800dd3c:	e100      	b.n	800df40 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 800dd3e:	68fb      	ldr	r3, [r7, #12]
 800dd40:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800dd42:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800dd44:	68fb      	ldr	r3, [r7, #12]
 800dd46:	689b      	ldr	r3, [r3, #8]
 800dd48:	2b00      	cmp	r3, #0
 800dd4a:	d102      	bne.n	800dd52 <f_write+0x132>
 800dd4c:	68fb      	ldr	r3, [r7, #12]
 800dd4e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800dd50:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800dd52:	68fb      	ldr	r3, [r7, #12]
 800dd54:	7d1b      	ldrb	r3, [r3, #20]
 800dd56:	b25b      	sxtb	r3, r3
 800dd58:	2b00      	cmp	r3, #0
 800dd5a:	da18      	bge.n	800dd8e <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800dd5c:	693b      	ldr	r3, [r7, #16]
 800dd5e:	7858      	ldrb	r0, [r3, #1]
 800dd60:	68fb      	ldr	r3, [r7, #12]
 800dd62:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800dd66:	68fb      	ldr	r3, [r7, #12]
 800dd68:	6a1a      	ldr	r2, [r3, #32]
 800dd6a:	2301      	movs	r3, #1
 800dd6c:	f7fd ffec 	bl	800bd48 <disk_write>
 800dd70:	4603      	mov	r3, r0
 800dd72:	2b00      	cmp	r3, #0
 800dd74:	d004      	beq.n	800dd80 <f_write+0x160>
 800dd76:	68fb      	ldr	r3, [r7, #12]
 800dd78:	2201      	movs	r2, #1
 800dd7a:	755a      	strb	r2, [r3, #21]
 800dd7c:	2301      	movs	r3, #1
 800dd7e:	e0df      	b.n	800df40 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 800dd80:	68fb      	ldr	r3, [r7, #12]
 800dd82:	7d1b      	ldrb	r3, [r3, #20]
 800dd84:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dd88:	b2da      	uxtb	r2, r3
 800dd8a:	68fb      	ldr	r3, [r7, #12]
 800dd8c:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800dd8e:	693a      	ldr	r2, [r7, #16]
 800dd90:	68fb      	ldr	r3, [r7, #12]
 800dd92:	69db      	ldr	r3, [r3, #28]
 800dd94:	4619      	mov	r1, r3
 800dd96:	4610      	mov	r0, r2
 800dd98:	f7fe fb26 	bl	800c3e8 <clust2sect>
 800dd9c:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800dd9e:	697b      	ldr	r3, [r7, #20]
 800dda0:	2b00      	cmp	r3, #0
 800dda2:	d104      	bne.n	800ddae <f_write+0x18e>
 800dda4:	68fb      	ldr	r3, [r7, #12]
 800dda6:	2202      	movs	r2, #2
 800dda8:	755a      	strb	r2, [r3, #21]
 800ddaa:	2302      	movs	r3, #2
 800ddac:	e0c8      	b.n	800df40 <f_write+0x320>
			sect += csect;
 800ddae:	697a      	ldr	r2, [r7, #20]
 800ddb0:	69bb      	ldr	r3, [r7, #24]
 800ddb2:	4413      	add	r3, r2
 800ddb4:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800ddb6:	693b      	ldr	r3, [r7, #16]
 800ddb8:	899b      	ldrh	r3, [r3, #12]
 800ddba:	461a      	mov	r2, r3
 800ddbc:	687b      	ldr	r3, [r7, #4]
 800ddbe:	fbb3 f3f2 	udiv	r3, r3, r2
 800ddc2:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800ddc4:	6a3b      	ldr	r3, [r7, #32]
 800ddc6:	2b00      	cmp	r3, #0
 800ddc8:	d043      	beq.n	800de52 <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800ddca:	69ba      	ldr	r2, [r7, #24]
 800ddcc:	6a3b      	ldr	r3, [r7, #32]
 800ddce:	4413      	add	r3, r2
 800ddd0:	693a      	ldr	r2, [r7, #16]
 800ddd2:	8952      	ldrh	r2, [r2, #10]
 800ddd4:	4293      	cmp	r3, r2
 800ddd6:	d905      	bls.n	800dde4 <f_write+0x1c4>
					cc = fs->csize - csect;
 800ddd8:	693b      	ldr	r3, [r7, #16]
 800ddda:	895b      	ldrh	r3, [r3, #10]
 800dddc:	461a      	mov	r2, r3
 800ddde:	69bb      	ldr	r3, [r7, #24]
 800dde0:	1ad3      	subs	r3, r2, r3
 800dde2:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800dde4:	693b      	ldr	r3, [r7, #16]
 800dde6:	7858      	ldrb	r0, [r3, #1]
 800dde8:	6a3b      	ldr	r3, [r7, #32]
 800ddea:	697a      	ldr	r2, [r7, #20]
 800ddec:	69f9      	ldr	r1, [r7, #28]
 800ddee:	f7fd ffab 	bl	800bd48 <disk_write>
 800ddf2:	4603      	mov	r3, r0
 800ddf4:	2b00      	cmp	r3, #0
 800ddf6:	d004      	beq.n	800de02 <f_write+0x1e2>
 800ddf8:	68fb      	ldr	r3, [r7, #12]
 800ddfa:	2201      	movs	r2, #1
 800ddfc:	755a      	strb	r2, [r3, #21]
 800ddfe:	2301      	movs	r3, #1
 800de00:	e09e      	b.n	800df40 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800de02:	68fb      	ldr	r3, [r7, #12]
 800de04:	6a1a      	ldr	r2, [r3, #32]
 800de06:	697b      	ldr	r3, [r7, #20]
 800de08:	1ad3      	subs	r3, r2, r3
 800de0a:	6a3a      	ldr	r2, [r7, #32]
 800de0c:	429a      	cmp	r2, r3
 800de0e:	d918      	bls.n	800de42 <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800de10:	68fb      	ldr	r3, [r7, #12]
 800de12:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800de16:	68fb      	ldr	r3, [r7, #12]
 800de18:	6a1a      	ldr	r2, [r3, #32]
 800de1a:	697b      	ldr	r3, [r7, #20]
 800de1c:	1ad3      	subs	r3, r2, r3
 800de1e:	693a      	ldr	r2, [r7, #16]
 800de20:	8992      	ldrh	r2, [r2, #12]
 800de22:	fb02 f303 	mul.w	r3, r2, r3
 800de26:	69fa      	ldr	r2, [r7, #28]
 800de28:	18d1      	adds	r1, r2, r3
 800de2a:	693b      	ldr	r3, [r7, #16]
 800de2c:	899b      	ldrh	r3, [r3, #12]
 800de2e:	461a      	mov	r2, r3
 800de30:	f7fe f84a 	bl	800bec8 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800de34:	68fb      	ldr	r3, [r7, #12]
 800de36:	7d1b      	ldrb	r3, [r3, #20]
 800de38:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800de3c:	b2da      	uxtb	r2, r3
 800de3e:	68fb      	ldr	r3, [r7, #12]
 800de40:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800de42:	693b      	ldr	r3, [r7, #16]
 800de44:	899b      	ldrh	r3, [r3, #12]
 800de46:	461a      	mov	r2, r3
 800de48:	6a3b      	ldr	r3, [r7, #32]
 800de4a:	fb02 f303 	mul.w	r3, r2, r3
 800de4e:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800de50:	e04b      	b.n	800deea <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800de52:	68fb      	ldr	r3, [r7, #12]
 800de54:	6a1b      	ldr	r3, [r3, #32]
 800de56:	697a      	ldr	r2, [r7, #20]
 800de58:	429a      	cmp	r2, r3
 800de5a:	d016      	beq.n	800de8a <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 800de5c:	68fb      	ldr	r3, [r7, #12]
 800de5e:	699a      	ldr	r2, [r3, #24]
 800de60:	68fb      	ldr	r3, [r7, #12]
 800de62:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800de64:	429a      	cmp	r2, r3
 800de66:	d210      	bcs.n	800de8a <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800de68:	693b      	ldr	r3, [r7, #16]
 800de6a:	7858      	ldrb	r0, [r3, #1]
 800de6c:	68fb      	ldr	r3, [r7, #12]
 800de6e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800de72:	2301      	movs	r3, #1
 800de74:	697a      	ldr	r2, [r7, #20]
 800de76:	f7fd ff47 	bl	800bd08 <disk_read>
 800de7a:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800de7c:	2b00      	cmp	r3, #0
 800de7e:	d004      	beq.n	800de8a <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 800de80:	68fb      	ldr	r3, [r7, #12]
 800de82:	2201      	movs	r2, #1
 800de84:	755a      	strb	r2, [r3, #21]
 800de86:	2301      	movs	r3, #1
 800de88:	e05a      	b.n	800df40 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 800de8a:	68fb      	ldr	r3, [r7, #12]
 800de8c:	697a      	ldr	r2, [r7, #20]
 800de8e:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800de90:	693b      	ldr	r3, [r7, #16]
 800de92:	899b      	ldrh	r3, [r3, #12]
 800de94:	4618      	mov	r0, r3
 800de96:	68fb      	ldr	r3, [r7, #12]
 800de98:	699b      	ldr	r3, [r3, #24]
 800de9a:	693a      	ldr	r2, [r7, #16]
 800de9c:	8992      	ldrh	r2, [r2, #12]
 800de9e:	fbb3 f1f2 	udiv	r1, r3, r2
 800dea2:	fb01 f202 	mul.w	r2, r1, r2
 800dea6:	1a9b      	subs	r3, r3, r2
 800dea8:	1ac3      	subs	r3, r0, r3
 800deaa:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800deac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800deae:	687b      	ldr	r3, [r7, #4]
 800deb0:	429a      	cmp	r2, r3
 800deb2:	d901      	bls.n	800deb8 <f_write+0x298>
 800deb4:	687b      	ldr	r3, [r7, #4]
 800deb6:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800deb8:	68fb      	ldr	r3, [r7, #12]
 800deba:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800debe:	68fb      	ldr	r3, [r7, #12]
 800dec0:	699b      	ldr	r3, [r3, #24]
 800dec2:	693a      	ldr	r2, [r7, #16]
 800dec4:	8992      	ldrh	r2, [r2, #12]
 800dec6:	fbb3 f0f2 	udiv	r0, r3, r2
 800deca:	fb00 f202 	mul.w	r2, r0, r2
 800dece:	1a9b      	subs	r3, r3, r2
 800ded0:	440b      	add	r3, r1
 800ded2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ded4:	69f9      	ldr	r1, [r7, #28]
 800ded6:	4618      	mov	r0, r3
 800ded8:	f7fd fff6 	bl	800bec8 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800dedc:	68fb      	ldr	r3, [r7, #12]
 800dede:	7d1b      	ldrb	r3, [r3, #20]
 800dee0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800dee4:	b2da      	uxtb	r2, r3
 800dee6:	68fb      	ldr	r3, [r7, #12]
 800dee8:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800deea:	69fa      	ldr	r2, [r7, #28]
 800deec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800deee:	4413      	add	r3, r2
 800def0:	61fb      	str	r3, [r7, #28]
 800def2:	68fb      	ldr	r3, [r7, #12]
 800def4:	699a      	ldr	r2, [r3, #24]
 800def6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800def8:	441a      	add	r2, r3
 800defa:	68fb      	ldr	r3, [r7, #12]
 800defc:	619a      	str	r2, [r3, #24]
 800defe:	68fb      	ldr	r3, [r7, #12]
 800df00:	68da      	ldr	r2, [r3, #12]
 800df02:	68fb      	ldr	r3, [r7, #12]
 800df04:	699b      	ldr	r3, [r3, #24]
 800df06:	429a      	cmp	r2, r3
 800df08:	bf38      	it	cc
 800df0a:	461a      	movcc	r2, r3
 800df0c:	68fb      	ldr	r3, [r7, #12]
 800df0e:	60da      	str	r2, [r3, #12]
 800df10:	683b      	ldr	r3, [r7, #0]
 800df12:	681a      	ldr	r2, [r3, #0]
 800df14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df16:	441a      	add	r2, r3
 800df18:	683b      	ldr	r3, [r7, #0]
 800df1a:	601a      	str	r2, [r3, #0]
 800df1c:	687a      	ldr	r2, [r7, #4]
 800df1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df20:	1ad3      	subs	r3, r2, r3
 800df22:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800df24:	687b      	ldr	r3, [r7, #4]
 800df26:	2b00      	cmp	r3, #0
 800df28:	f47f aeb5 	bne.w	800dc96 <f_write+0x76>
 800df2c:	e000      	b.n	800df30 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800df2e:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800df30:	68fb      	ldr	r3, [r7, #12]
 800df32:	7d1b      	ldrb	r3, [r3, #20]
 800df34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800df38:	b2da      	uxtb	r2, r3
 800df3a:	68fb      	ldr	r3, [r7, #12]
 800df3c:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800df3e:	2300      	movs	r3, #0
}
 800df40:	4618      	mov	r0, r3
 800df42:	3730      	adds	r7, #48	; 0x30
 800df44:	46bd      	mov	sp, r7
 800df46:	bd80      	pop	{r7, pc}

0800df48 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800df48:	b580      	push	{r7, lr}
 800df4a:	b086      	sub	sp, #24
 800df4c:	af00      	add	r7, sp, #0
 800df4e:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800df50:	687b      	ldr	r3, [r7, #4]
 800df52:	f107 0208 	add.w	r2, r7, #8
 800df56:	4611      	mov	r1, r2
 800df58:	4618      	mov	r0, r3
 800df5a:	f7ff fc19 	bl	800d790 <validate>
 800df5e:	4603      	mov	r3, r0
 800df60:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800df62:	7dfb      	ldrb	r3, [r7, #23]
 800df64:	2b00      	cmp	r3, #0
 800df66:	d168      	bne.n	800e03a <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800df68:	687b      	ldr	r3, [r7, #4]
 800df6a:	7d1b      	ldrb	r3, [r3, #20]
 800df6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800df70:	2b00      	cmp	r3, #0
 800df72:	d062      	beq.n	800e03a <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800df74:	687b      	ldr	r3, [r7, #4]
 800df76:	7d1b      	ldrb	r3, [r3, #20]
 800df78:	b25b      	sxtb	r3, r3
 800df7a:	2b00      	cmp	r3, #0
 800df7c:	da15      	bge.n	800dfaa <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800df7e:	68bb      	ldr	r3, [r7, #8]
 800df80:	7858      	ldrb	r0, [r3, #1]
 800df82:	687b      	ldr	r3, [r7, #4]
 800df84:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800df88:	687b      	ldr	r3, [r7, #4]
 800df8a:	6a1a      	ldr	r2, [r3, #32]
 800df8c:	2301      	movs	r3, #1
 800df8e:	f7fd fedb 	bl	800bd48 <disk_write>
 800df92:	4603      	mov	r3, r0
 800df94:	2b00      	cmp	r3, #0
 800df96:	d001      	beq.n	800df9c <f_sync+0x54>
 800df98:	2301      	movs	r3, #1
 800df9a:	e04f      	b.n	800e03c <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800df9c:	687b      	ldr	r3, [r7, #4]
 800df9e:	7d1b      	ldrb	r3, [r3, #20]
 800dfa0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dfa4:	b2da      	uxtb	r2, r3
 800dfa6:	687b      	ldr	r3, [r7, #4]
 800dfa8:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800dfaa:	f7fd fce7 	bl	800b97c <get_fattime>
 800dfae:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800dfb0:	68ba      	ldr	r2, [r7, #8]
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dfb6:	4619      	mov	r1, r3
 800dfb8:	4610      	mov	r0, r2
 800dfba:	f7fe f977 	bl	800c2ac <move_window>
 800dfbe:	4603      	mov	r3, r0
 800dfc0:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800dfc2:	7dfb      	ldrb	r3, [r7, #23]
 800dfc4:	2b00      	cmp	r3, #0
 800dfc6:	d138      	bne.n	800e03a <f_sync+0xf2>
					dir = fp->dir_ptr;
 800dfc8:	687b      	ldr	r3, [r7, #4]
 800dfca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dfcc:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800dfce:	68fb      	ldr	r3, [r7, #12]
 800dfd0:	330b      	adds	r3, #11
 800dfd2:	781a      	ldrb	r2, [r3, #0]
 800dfd4:	68fb      	ldr	r3, [r7, #12]
 800dfd6:	330b      	adds	r3, #11
 800dfd8:	f042 0220 	orr.w	r2, r2, #32
 800dfdc:	b2d2      	uxtb	r2, r2
 800dfde:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	6818      	ldr	r0, [r3, #0]
 800dfe4:	687b      	ldr	r3, [r7, #4]
 800dfe6:	689b      	ldr	r3, [r3, #8]
 800dfe8:	461a      	mov	r2, r3
 800dfea:	68f9      	ldr	r1, [r7, #12]
 800dfec:	f7fe ff05 	bl	800cdfa <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800dff0:	68fb      	ldr	r3, [r7, #12]
 800dff2:	f103 021c 	add.w	r2, r3, #28
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	68db      	ldr	r3, [r3, #12]
 800dffa:	4619      	mov	r1, r3
 800dffc:	4610      	mov	r0, r2
 800dffe:	f7fd ff37 	bl	800be70 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800e002:	68fb      	ldr	r3, [r7, #12]
 800e004:	3316      	adds	r3, #22
 800e006:	6939      	ldr	r1, [r7, #16]
 800e008:	4618      	mov	r0, r3
 800e00a:	f7fd ff31 	bl	800be70 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800e00e:	68fb      	ldr	r3, [r7, #12]
 800e010:	3312      	adds	r3, #18
 800e012:	2100      	movs	r1, #0
 800e014:	4618      	mov	r0, r3
 800e016:	f7fd ff10 	bl	800be3a <st_word>
					fs->wflag = 1;
 800e01a:	68bb      	ldr	r3, [r7, #8]
 800e01c:	2201      	movs	r2, #1
 800e01e:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800e020:	68bb      	ldr	r3, [r7, #8]
 800e022:	4618      	mov	r0, r3
 800e024:	f7fe f970 	bl	800c308 <sync_fs>
 800e028:	4603      	mov	r3, r0
 800e02a:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800e02c:	687b      	ldr	r3, [r7, #4]
 800e02e:	7d1b      	ldrb	r3, [r3, #20]
 800e030:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e034:	b2da      	uxtb	r2, r3
 800e036:	687b      	ldr	r3, [r7, #4]
 800e038:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800e03a:	7dfb      	ldrb	r3, [r7, #23]
}
 800e03c:	4618      	mov	r0, r3
 800e03e:	3718      	adds	r7, #24
 800e040:	46bd      	mov	sp, r7
 800e042:	bd80      	pop	{r7, pc}

0800e044 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800e044:	b580      	push	{r7, lr}
 800e046:	b090      	sub	sp, #64	; 0x40
 800e048:	af00      	add	r7, sp, #0
 800e04a:	6078      	str	r0, [r7, #4]
 800e04c:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800e04e:	687b      	ldr	r3, [r7, #4]
 800e050:	f107 0208 	add.w	r2, r7, #8
 800e054:	4611      	mov	r1, r2
 800e056:	4618      	mov	r0, r3
 800e058:	f7ff fb9a 	bl	800d790 <validate>
 800e05c:	4603      	mov	r3, r0
 800e05e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 800e062:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800e066:	2b00      	cmp	r3, #0
 800e068:	d103      	bne.n	800e072 <f_lseek+0x2e>
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	7d5b      	ldrb	r3, [r3, #21]
 800e06e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800e072:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800e076:	2b00      	cmp	r3, #0
 800e078:	d002      	beq.n	800e080 <f_lseek+0x3c>
 800e07a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800e07e:	e201      	b.n	800e484 <f_lseek+0x440>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800e080:	687b      	ldr	r3, [r7, #4]
 800e082:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e084:	2b00      	cmp	r3, #0
 800e086:	f000 80d9 	beq.w	800e23c <f_lseek+0x1f8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800e08a:	683b      	ldr	r3, [r7, #0]
 800e08c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e090:	d15a      	bne.n	800e148 <f_lseek+0x104>
			tbl = fp->cltbl;
 800e092:	687b      	ldr	r3, [r7, #4]
 800e094:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e096:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800e098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e09a:	1d1a      	adds	r2, r3, #4
 800e09c:	627a      	str	r2, [r7, #36]	; 0x24
 800e09e:	681b      	ldr	r3, [r3, #0]
 800e0a0:	617b      	str	r3, [r7, #20]
 800e0a2:	2302      	movs	r3, #2
 800e0a4:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 800e0a6:	687b      	ldr	r3, [r7, #4]
 800e0a8:	689b      	ldr	r3, [r3, #8]
 800e0aa:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 800e0ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e0ae:	2b00      	cmp	r3, #0
 800e0b0:	d03a      	beq.n	800e128 <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800e0b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e0b4:	613b      	str	r3, [r7, #16]
 800e0b6:	2300      	movs	r3, #0
 800e0b8:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e0ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e0bc:	3302      	adds	r3, #2
 800e0be:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 800e0c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e0c2:	60fb      	str	r3, [r7, #12]
 800e0c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e0c6:	3301      	adds	r3, #1
 800e0c8:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 800e0ca:	687b      	ldr	r3, [r7, #4]
 800e0cc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800e0ce:	4618      	mov	r0, r3
 800e0d0:	f7fe f9a9 	bl	800c426 <get_fat>
 800e0d4:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800e0d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e0d8:	2b01      	cmp	r3, #1
 800e0da:	d804      	bhi.n	800e0e6 <f_lseek+0xa2>
 800e0dc:	687b      	ldr	r3, [r7, #4]
 800e0de:	2202      	movs	r2, #2
 800e0e0:	755a      	strb	r2, [r3, #21]
 800e0e2:	2302      	movs	r3, #2
 800e0e4:	e1ce      	b.n	800e484 <f_lseek+0x440>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800e0e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e0e8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e0ec:	d104      	bne.n	800e0f8 <f_lseek+0xb4>
 800e0ee:	687b      	ldr	r3, [r7, #4]
 800e0f0:	2201      	movs	r2, #1
 800e0f2:	755a      	strb	r2, [r3, #21]
 800e0f4:	2301      	movs	r3, #1
 800e0f6:	e1c5      	b.n	800e484 <f_lseek+0x440>
					} while (cl == pcl + 1);
 800e0f8:	68fb      	ldr	r3, [r7, #12]
 800e0fa:	3301      	adds	r3, #1
 800e0fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e0fe:	429a      	cmp	r2, r3
 800e100:	d0de      	beq.n	800e0c0 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800e102:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e104:	697b      	ldr	r3, [r7, #20]
 800e106:	429a      	cmp	r2, r3
 800e108:	d809      	bhi.n	800e11e <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 800e10a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e10c:	1d1a      	adds	r2, r3, #4
 800e10e:	627a      	str	r2, [r7, #36]	; 0x24
 800e110:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e112:	601a      	str	r2, [r3, #0]
 800e114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e116:	1d1a      	adds	r2, r3, #4
 800e118:	627a      	str	r2, [r7, #36]	; 0x24
 800e11a:	693a      	ldr	r2, [r7, #16]
 800e11c:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800e11e:	68bb      	ldr	r3, [r7, #8]
 800e120:	699b      	ldr	r3, [r3, #24]
 800e122:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e124:	429a      	cmp	r2, r3
 800e126:	d3c4      	bcc.n	800e0b2 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800e128:	687b      	ldr	r3, [r7, #4]
 800e12a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e12c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e12e:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 800e130:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e132:	697b      	ldr	r3, [r7, #20]
 800e134:	429a      	cmp	r2, r3
 800e136:	d803      	bhi.n	800e140 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 800e138:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e13a:	2200      	movs	r2, #0
 800e13c:	601a      	str	r2, [r3, #0]
 800e13e:	e19f      	b.n	800e480 <f_lseek+0x43c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800e140:	2311      	movs	r3, #17
 800e142:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800e146:	e19b      	b.n	800e480 <f_lseek+0x43c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800e148:	687b      	ldr	r3, [r7, #4]
 800e14a:	68db      	ldr	r3, [r3, #12]
 800e14c:	683a      	ldr	r2, [r7, #0]
 800e14e:	429a      	cmp	r2, r3
 800e150:	d902      	bls.n	800e158 <f_lseek+0x114>
 800e152:	687b      	ldr	r3, [r7, #4]
 800e154:	68db      	ldr	r3, [r3, #12]
 800e156:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800e158:	687b      	ldr	r3, [r7, #4]
 800e15a:	683a      	ldr	r2, [r7, #0]
 800e15c:	619a      	str	r2, [r3, #24]
			if (ofs) {
 800e15e:	683b      	ldr	r3, [r7, #0]
 800e160:	2b00      	cmp	r3, #0
 800e162:	f000 818d 	beq.w	800e480 <f_lseek+0x43c>
				fp->clust = clmt_clust(fp, ofs - 1);
 800e166:	683b      	ldr	r3, [r7, #0]
 800e168:	3b01      	subs	r3, #1
 800e16a:	4619      	mov	r1, r3
 800e16c:	6878      	ldr	r0, [r7, #4]
 800e16e:	f7fe fc47 	bl	800ca00 <clmt_clust>
 800e172:	4602      	mov	r2, r0
 800e174:	687b      	ldr	r3, [r7, #4]
 800e176:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 800e178:	68ba      	ldr	r2, [r7, #8]
 800e17a:	687b      	ldr	r3, [r7, #4]
 800e17c:	69db      	ldr	r3, [r3, #28]
 800e17e:	4619      	mov	r1, r3
 800e180:	4610      	mov	r0, r2
 800e182:	f7fe f931 	bl	800c3e8 <clust2sect>
 800e186:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800e188:	69bb      	ldr	r3, [r7, #24]
 800e18a:	2b00      	cmp	r3, #0
 800e18c:	d104      	bne.n	800e198 <f_lseek+0x154>
 800e18e:	687b      	ldr	r3, [r7, #4]
 800e190:	2202      	movs	r2, #2
 800e192:	755a      	strb	r2, [r3, #21]
 800e194:	2302      	movs	r3, #2
 800e196:	e175      	b.n	800e484 <f_lseek+0x440>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800e198:	683b      	ldr	r3, [r7, #0]
 800e19a:	3b01      	subs	r3, #1
 800e19c:	68ba      	ldr	r2, [r7, #8]
 800e19e:	8992      	ldrh	r2, [r2, #12]
 800e1a0:	fbb3 f3f2 	udiv	r3, r3, r2
 800e1a4:	68ba      	ldr	r2, [r7, #8]
 800e1a6:	8952      	ldrh	r2, [r2, #10]
 800e1a8:	3a01      	subs	r2, #1
 800e1aa:	4013      	ands	r3, r2
 800e1ac:	69ba      	ldr	r2, [r7, #24]
 800e1ae:	4413      	add	r3, r2
 800e1b0:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800e1b2:	687b      	ldr	r3, [r7, #4]
 800e1b4:	699b      	ldr	r3, [r3, #24]
 800e1b6:	68ba      	ldr	r2, [r7, #8]
 800e1b8:	8992      	ldrh	r2, [r2, #12]
 800e1ba:	fbb3 f1f2 	udiv	r1, r3, r2
 800e1be:	fb01 f202 	mul.w	r2, r1, r2
 800e1c2:	1a9b      	subs	r3, r3, r2
 800e1c4:	2b00      	cmp	r3, #0
 800e1c6:	f000 815b 	beq.w	800e480 <f_lseek+0x43c>
 800e1ca:	687b      	ldr	r3, [r7, #4]
 800e1cc:	6a1b      	ldr	r3, [r3, #32]
 800e1ce:	69ba      	ldr	r2, [r7, #24]
 800e1d0:	429a      	cmp	r2, r3
 800e1d2:	f000 8155 	beq.w	800e480 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800e1d6:	687b      	ldr	r3, [r7, #4]
 800e1d8:	7d1b      	ldrb	r3, [r3, #20]
 800e1da:	b25b      	sxtb	r3, r3
 800e1dc:	2b00      	cmp	r3, #0
 800e1de:	da18      	bge.n	800e212 <f_lseek+0x1ce>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e1e0:	68bb      	ldr	r3, [r7, #8]
 800e1e2:	7858      	ldrb	r0, [r3, #1]
 800e1e4:	687b      	ldr	r3, [r7, #4]
 800e1e6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e1ea:	687b      	ldr	r3, [r7, #4]
 800e1ec:	6a1a      	ldr	r2, [r3, #32]
 800e1ee:	2301      	movs	r3, #1
 800e1f0:	f7fd fdaa 	bl	800bd48 <disk_write>
 800e1f4:	4603      	mov	r3, r0
 800e1f6:	2b00      	cmp	r3, #0
 800e1f8:	d004      	beq.n	800e204 <f_lseek+0x1c0>
 800e1fa:	687b      	ldr	r3, [r7, #4]
 800e1fc:	2201      	movs	r2, #1
 800e1fe:	755a      	strb	r2, [r3, #21]
 800e200:	2301      	movs	r3, #1
 800e202:	e13f      	b.n	800e484 <f_lseek+0x440>
						fp->flag &= (BYTE)~FA_DIRTY;
 800e204:	687b      	ldr	r3, [r7, #4]
 800e206:	7d1b      	ldrb	r3, [r3, #20]
 800e208:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e20c:	b2da      	uxtb	r2, r3
 800e20e:	687b      	ldr	r3, [r7, #4]
 800e210:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800e212:	68bb      	ldr	r3, [r7, #8]
 800e214:	7858      	ldrb	r0, [r3, #1]
 800e216:	687b      	ldr	r3, [r7, #4]
 800e218:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e21c:	2301      	movs	r3, #1
 800e21e:	69ba      	ldr	r2, [r7, #24]
 800e220:	f7fd fd72 	bl	800bd08 <disk_read>
 800e224:	4603      	mov	r3, r0
 800e226:	2b00      	cmp	r3, #0
 800e228:	d004      	beq.n	800e234 <f_lseek+0x1f0>
 800e22a:	687b      	ldr	r3, [r7, #4]
 800e22c:	2201      	movs	r2, #1
 800e22e:	755a      	strb	r2, [r3, #21]
 800e230:	2301      	movs	r3, #1
 800e232:	e127      	b.n	800e484 <f_lseek+0x440>
#endif
					fp->sect = dsc;
 800e234:	687b      	ldr	r3, [r7, #4]
 800e236:	69ba      	ldr	r2, [r7, #24]
 800e238:	621a      	str	r2, [r3, #32]
 800e23a:	e121      	b.n	800e480 <f_lseek+0x43c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800e23c:	687b      	ldr	r3, [r7, #4]
 800e23e:	68db      	ldr	r3, [r3, #12]
 800e240:	683a      	ldr	r2, [r7, #0]
 800e242:	429a      	cmp	r2, r3
 800e244:	d908      	bls.n	800e258 <f_lseek+0x214>
 800e246:	687b      	ldr	r3, [r7, #4]
 800e248:	7d1b      	ldrb	r3, [r3, #20]
 800e24a:	f003 0302 	and.w	r3, r3, #2
 800e24e:	2b00      	cmp	r3, #0
 800e250:	d102      	bne.n	800e258 <f_lseek+0x214>
			ofs = fp->obj.objsize;
 800e252:	687b      	ldr	r3, [r7, #4]
 800e254:	68db      	ldr	r3, [r3, #12]
 800e256:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800e258:	687b      	ldr	r3, [r7, #4]
 800e25a:	699b      	ldr	r3, [r3, #24]
 800e25c:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800e25e:	2300      	movs	r3, #0
 800e260:	637b      	str	r3, [r7, #52]	; 0x34
 800e262:	687b      	ldr	r3, [r7, #4]
 800e264:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e266:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800e268:	683b      	ldr	r3, [r7, #0]
 800e26a:	2b00      	cmp	r3, #0
 800e26c:	f000 80b5 	beq.w	800e3da <f_lseek+0x396>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800e270:	68bb      	ldr	r3, [r7, #8]
 800e272:	895b      	ldrh	r3, [r3, #10]
 800e274:	461a      	mov	r2, r3
 800e276:	68bb      	ldr	r3, [r7, #8]
 800e278:	899b      	ldrh	r3, [r3, #12]
 800e27a:	fb02 f303 	mul.w	r3, r2, r3
 800e27e:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800e280:	6a3b      	ldr	r3, [r7, #32]
 800e282:	2b00      	cmp	r3, #0
 800e284:	d01b      	beq.n	800e2be <f_lseek+0x27a>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800e286:	683b      	ldr	r3, [r7, #0]
 800e288:	1e5a      	subs	r2, r3, #1
 800e28a:	69fb      	ldr	r3, [r7, #28]
 800e28c:	fbb2 f2f3 	udiv	r2, r2, r3
 800e290:	6a3b      	ldr	r3, [r7, #32]
 800e292:	1e59      	subs	r1, r3, #1
 800e294:	69fb      	ldr	r3, [r7, #28]
 800e296:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800e29a:	429a      	cmp	r2, r3
 800e29c:	d30f      	bcc.n	800e2be <f_lseek+0x27a>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800e29e:	6a3b      	ldr	r3, [r7, #32]
 800e2a0:	1e5a      	subs	r2, r3, #1
 800e2a2:	69fb      	ldr	r3, [r7, #28]
 800e2a4:	425b      	negs	r3, r3
 800e2a6:	401a      	ands	r2, r3
 800e2a8:	687b      	ldr	r3, [r7, #4]
 800e2aa:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800e2ac:	687b      	ldr	r3, [r7, #4]
 800e2ae:	699b      	ldr	r3, [r3, #24]
 800e2b0:	683a      	ldr	r2, [r7, #0]
 800e2b2:	1ad3      	subs	r3, r2, r3
 800e2b4:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800e2b6:	687b      	ldr	r3, [r7, #4]
 800e2b8:	69db      	ldr	r3, [r3, #28]
 800e2ba:	63bb      	str	r3, [r7, #56]	; 0x38
 800e2bc:	e022      	b.n	800e304 <f_lseek+0x2c0>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800e2be:	687b      	ldr	r3, [r7, #4]
 800e2c0:	689b      	ldr	r3, [r3, #8]
 800e2c2:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800e2c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e2c6:	2b00      	cmp	r3, #0
 800e2c8:	d119      	bne.n	800e2fe <f_lseek+0x2ba>
					clst = create_chain(&fp->obj, 0);
 800e2ca:	687b      	ldr	r3, [r7, #4]
 800e2cc:	2100      	movs	r1, #0
 800e2ce:	4618      	mov	r0, r3
 800e2d0:	f7fe fafe 	bl	800c8d0 <create_chain>
 800e2d4:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800e2d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e2d8:	2b01      	cmp	r3, #1
 800e2da:	d104      	bne.n	800e2e6 <f_lseek+0x2a2>
 800e2dc:	687b      	ldr	r3, [r7, #4]
 800e2de:	2202      	movs	r2, #2
 800e2e0:	755a      	strb	r2, [r3, #21]
 800e2e2:	2302      	movs	r3, #2
 800e2e4:	e0ce      	b.n	800e484 <f_lseek+0x440>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800e2e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e2e8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e2ec:	d104      	bne.n	800e2f8 <f_lseek+0x2b4>
 800e2ee:	687b      	ldr	r3, [r7, #4]
 800e2f0:	2201      	movs	r2, #1
 800e2f2:	755a      	strb	r2, [r3, #21]
 800e2f4:	2301      	movs	r3, #1
 800e2f6:	e0c5      	b.n	800e484 <f_lseek+0x440>
					fp->obj.sclust = clst;
 800e2f8:	687b      	ldr	r3, [r7, #4]
 800e2fa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e2fc:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800e2fe:	687b      	ldr	r3, [r7, #4]
 800e300:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e302:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 800e304:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e306:	2b00      	cmp	r3, #0
 800e308:	d067      	beq.n	800e3da <f_lseek+0x396>
				while (ofs > bcs) {						/* Cluster following loop */
 800e30a:	e03a      	b.n	800e382 <f_lseek+0x33e>
					ofs -= bcs; fp->fptr += bcs;
 800e30c:	683a      	ldr	r2, [r7, #0]
 800e30e:	69fb      	ldr	r3, [r7, #28]
 800e310:	1ad3      	subs	r3, r2, r3
 800e312:	603b      	str	r3, [r7, #0]
 800e314:	687b      	ldr	r3, [r7, #4]
 800e316:	699a      	ldr	r2, [r3, #24]
 800e318:	69fb      	ldr	r3, [r7, #28]
 800e31a:	441a      	add	r2, r3
 800e31c:	687b      	ldr	r3, [r7, #4]
 800e31e:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800e320:	687b      	ldr	r3, [r7, #4]
 800e322:	7d1b      	ldrb	r3, [r3, #20]
 800e324:	f003 0302 	and.w	r3, r3, #2
 800e328:	2b00      	cmp	r3, #0
 800e32a:	d00b      	beq.n	800e344 <f_lseek+0x300>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800e32c:	687b      	ldr	r3, [r7, #4]
 800e32e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800e330:	4618      	mov	r0, r3
 800e332:	f7fe facd 	bl	800c8d0 <create_chain>
 800e336:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800e338:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e33a:	2b00      	cmp	r3, #0
 800e33c:	d108      	bne.n	800e350 <f_lseek+0x30c>
							ofs = 0; break;
 800e33e:	2300      	movs	r3, #0
 800e340:	603b      	str	r3, [r7, #0]
 800e342:	e022      	b.n	800e38a <f_lseek+0x346>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800e344:	687b      	ldr	r3, [r7, #4]
 800e346:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800e348:	4618      	mov	r0, r3
 800e34a:	f7fe f86c 	bl	800c426 <get_fat>
 800e34e:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800e350:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e352:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e356:	d104      	bne.n	800e362 <f_lseek+0x31e>
 800e358:	687b      	ldr	r3, [r7, #4]
 800e35a:	2201      	movs	r2, #1
 800e35c:	755a      	strb	r2, [r3, #21]
 800e35e:	2301      	movs	r3, #1
 800e360:	e090      	b.n	800e484 <f_lseek+0x440>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800e362:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e364:	2b01      	cmp	r3, #1
 800e366:	d904      	bls.n	800e372 <f_lseek+0x32e>
 800e368:	68bb      	ldr	r3, [r7, #8]
 800e36a:	699b      	ldr	r3, [r3, #24]
 800e36c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e36e:	429a      	cmp	r2, r3
 800e370:	d304      	bcc.n	800e37c <f_lseek+0x338>
 800e372:	687b      	ldr	r3, [r7, #4]
 800e374:	2202      	movs	r2, #2
 800e376:	755a      	strb	r2, [r3, #21]
 800e378:	2302      	movs	r3, #2
 800e37a:	e083      	b.n	800e484 <f_lseek+0x440>
					fp->clust = clst;
 800e37c:	687b      	ldr	r3, [r7, #4]
 800e37e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e380:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800e382:	683a      	ldr	r2, [r7, #0]
 800e384:	69fb      	ldr	r3, [r7, #28]
 800e386:	429a      	cmp	r2, r3
 800e388:	d8c0      	bhi.n	800e30c <f_lseek+0x2c8>
				}
				fp->fptr += ofs;
 800e38a:	687b      	ldr	r3, [r7, #4]
 800e38c:	699a      	ldr	r2, [r3, #24]
 800e38e:	683b      	ldr	r3, [r7, #0]
 800e390:	441a      	add	r2, r3
 800e392:	687b      	ldr	r3, [r7, #4]
 800e394:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 800e396:	68bb      	ldr	r3, [r7, #8]
 800e398:	899b      	ldrh	r3, [r3, #12]
 800e39a:	461a      	mov	r2, r3
 800e39c:	683b      	ldr	r3, [r7, #0]
 800e39e:	fbb3 f1f2 	udiv	r1, r3, r2
 800e3a2:	fb01 f202 	mul.w	r2, r1, r2
 800e3a6:	1a9b      	subs	r3, r3, r2
 800e3a8:	2b00      	cmp	r3, #0
 800e3aa:	d016      	beq.n	800e3da <f_lseek+0x396>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800e3ac:	68bb      	ldr	r3, [r7, #8]
 800e3ae:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800e3b0:	4618      	mov	r0, r3
 800e3b2:	f7fe f819 	bl	800c3e8 <clust2sect>
 800e3b6:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800e3b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e3ba:	2b00      	cmp	r3, #0
 800e3bc:	d104      	bne.n	800e3c8 <f_lseek+0x384>
 800e3be:	687b      	ldr	r3, [r7, #4]
 800e3c0:	2202      	movs	r2, #2
 800e3c2:	755a      	strb	r2, [r3, #21]
 800e3c4:	2302      	movs	r3, #2
 800e3c6:	e05d      	b.n	800e484 <f_lseek+0x440>
					nsect += (DWORD)(ofs / SS(fs));
 800e3c8:	68bb      	ldr	r3, [r7, #8]
 800e3ca:	899b      	ldrh	r3, [r3, #12]
 800e3cc:	461a      	mov	r2, r3
 800e3ce:	683b      	ldr	r3, [r7, #0]
 800e3d0:	fbb3 f3f2 	udiv	r3, r3, r2
 800e3d4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e3d6:	4413      	add	r3, r2
 800e3d8:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800e3da:	687b      	ldr	r3, [r7, #4]
 800e3dc:	699a      	ldr	r2, [r3, #24]
 800e3de:	687b      	ldr	r3, [r7, #4]
 800e3e0:	68db      	ldr	r3, [r3, #12]
 800e3e2:	429a      	cmp	r2, r3
 800e3e4:	d90a      	bls.n	800e3fc <f_lseek+0x3b8>
			fp->obj.objsize = fp->fptr;
 800e3e6:	687b      	ldr	r3, [r7, #4]
 800e3e8:	699a      	ldr	r2, [r3, #24]
 800e3ea:	687b      	ldr	r3, [r7, #4]
 800e3ec:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800e3ee:	687b      	ldr	r3, [r7, #4]
 800e3f0:	7d1b      	ldrb	r3, [r3, #20]
 800e3f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e3f6:	b2da      	uxtb	r2, r3
 800e3f8:	687b      	ldr	r3, [r7, #4]
 800e3fa:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800e3fc:	687b      	ldr	r3, [r7, #4]
 800e3fe:	699b      	ldr	r3, [r3, #24]
 800e400:	68ba      	ldr	r2, [r7, #8]
 800e402:	8992      	ldrh	r2, [r2, #12]
 800e404:	fbb3 f1f2 	udiv	r1, r3, r2
 800e408:	fb01 f202 	mul.w	r2, r1, r2
 800e40c:	1a9b      	subs	r3, r3, r2
 800e40e:	2b00      	cmp	r3, #0
 800e410:	d036      	beq.n	800e480 <f_lseek+0x43c>
 800e412:	687b      	ldr	r3, [r7, #4]
 800e414:	6a1b      	ldr	r3, [r3, #32]
 800e416:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e418:	429a      	cmp	r2, r3
 800e41a:	d031      	beq.n	800e480 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800e41c:	687b      	ldr	r3, [r7, #4]
 800e41e:	7d1b      	ldrb	r3, [r3, #20]
 800e420:	b25b      	sxtb	r3, r3
 800e422:	2b00      	cmp	r3, #0
 800e424:	da18      	bge.n	800e458 <f_lseek+0x414>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e426:	68bb      	ldr	r3, [r7, #8]
 800e428:	7858      	ldrb	r0, [r3, #1]
 800e42a:	687b      	ldr	r3, [r7, #4]
 800e42c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e430:	687b      	ldr	r3, [r7, #4]
 800e432:	6a1a      	ldr	r2, [r3, #32]
 800e434:	2301      	movs	r3, #1
 800e436:	f7fd fc87 	bl	800bd48 <disk_write>
 800e43a:	4603      	mov	r3, r0
 800e43c:	2b00      	cmp	r3, #0
 800e43e:	d004      	beq.n	800e44a <f_lseek+0x406>
 800e440:	687b      	ldr	r3, [r7, #4]
 800e442:	2201      	movs	r2, #1
 800e444:	755a      	strb	r2, [r3, #21]
 800e446:	2301      	movs	r3, #1
 800e448:	e01c      	b.n	800e484 <f_lseek+0x440>
				fp->flag &= (BYTE)~FA_DIRTY;
 800e44a:	687b      	ldr	r3, [r7, #4]
 800e44c:	7d1b      	ldrb	r3, [r3, #20]
 800e44e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e452:	b2da      	uxtb	r2, r3
 800e454:	687b      	ldr	r3, [r7, #4]
 800e456:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800e458:	68bb      	ldr	r3, [r7, #8]
 800e45a:	7858      	ldrb	r0, [r3, #1]
 800e45c:	687b      	ldr	r3, [r7, #4]
 800e45e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e462:	2301      	movs	r3, #1
 800e464:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e466:	f7fd fc4f 	bl	800bd08 <disk_read>
 800e46a:	4603      	mov	r3, r0
 800e46c:	2b00      	cmp	r3, #0
 800e46e:	d004      	beq.n	800e47a <f_lseek+0x436>
 800e470:	687b      	ldr	r3, [r7, #4]
 800e472:	2201      	movs	r2, #1
 800e474:	755a      	strb	r2, [r3, #21]
 800e476:	2301      	movs	r3, #1
 800e478:	e004      	b.n	800e484 <f_lseek+0x440>
#endif
			fp->sect = nsect;
 800e47a:	687b      	ldr	r3, [r7, #4]
 800e47c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e47e:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800e480:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 800e484:	4618      	mov	r0, r3
 800e486:	3740      	adds	r7, #64	; 0x40
 800e488:	46bd      	mov	sp, r7
 800e48a:	bd80      	pop	{r7, pc}

0800e48c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800e48c:	b480      	push	{r7}
 800e48e:	b087      	sub	sp, #28
 800e490:	af00      	add	r7, sp, #0
 800e492:	60f8      	str	r0, [r7, #12]
 800e494:	60b9      	str	r1, [r7, #8]
 800e496:	4613      	mov	r3, r2
 800e498:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800e49a:	2301      	movs	r3, #1
 800e49c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800e49e:	2300      	movs	r3, #0
 800e4a0:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800e4a2:	4b1f      	ldr	r3, [pc, #124]	; (800e520 <FATFS_LinkDriverEx+0x94>)
 800e4a4:	7a5b      	ldrb	r3, [r3, #9]
 800e4a6:	b2db      	uxtb	r3, r3
 800e4a8:	2b00      	cmp	r3, #0
 800e4aa:	d131      	bne.n	800e510 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800e4ac:	4b1c      	ldr	r3, [pc, #112]	; (800e520 <FATFS_LinkDriverEx+0x94>)
 800e4ae:	7a5b      	ldrb	r3, [r3, #9]
 800e4b0:	b2db      	uxtb	r3, r3
 800e4b2:	461a      	mov	r2, r3
 800e4b4:	4b1a      	ldr	r3, [pc, #104]	; (800e520 <FATFS_LinkDriverEx+0x94>)
 800e4b6:	2100      	movs	r1, #0
 800e4b8:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800e4ba:	4b19      	ldr	r3, [pc, #100]	; (800e520 <FATFS_LinkDriverEx+0x94>)
 800e4bc:	7a5b      	ldrb	r3, [r3, #9]
 800e4be:	b2db      	uxtb	r3, r3
 800e4c0:	4a17      	ldr	r2, [pc, #92]	; (800e520 <FATFS_LinkDriverEx+0x94>)
 800e4c2:	009b      	lsls	r3, r3, #2
 800e4c4:	4413      	add	r3, r2
 800e4c6:	68fa      	ldr	r2, [r7, #12]
 800e4c8:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800e4ca:	4b15      	ldr	r3, [pc, #84]	; (800e520 <FATFS_LinkDriverEx+0x94>)
 800e4cc:	7a5b      	ldrb	r3, [r3, #9]
 800e4ce:	b2db      	uxtb	r3, r3
 800e4d0:	461a      	mov	r2, r3
 800e4d2:	4b13      	ldr	r3, [pc, #76]	; (800e520 <FATFS_LinkDriverEx+0x94>)
 800e4d4:	4413      	add	r3, r2
 800e4d6:	79fa      	ldrb	r2, [r7, #7]
 800e4d8:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800e4da:	4b11      	ldr	r3, [pc, #68]	; (800e520 <FATFS_LinkDriverEx+0x94>)
 800e4dc:	7a5b      	ldrb	r3, [r3, #9]
 800e4de:	b2db      	uxtb	r3, r3
 800e4e0:	1c5a      	adds	r2, r3, #1
 800e4e2:	b2d1      	uxtb	r1, r2
 800e4e4:	4a0e      	ldr	r2, [pc, #56]	; (800e520 <FATFS_LinkDriverEx+0x94>)
 800e4e6:	7251      	strb	r1, [r2, #9]
 800e4e8:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800e4ea:	7dbb      	ldrb	r3, [r7, #22]
 800e4ec:	3330      	adds	r3, #48	; 0x30
 800e4ee:	b2da      	uxtb	r2, r3
 800e4f0:	68bb      	ldr	r3, [r7, #8]
 800e4f2:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800e4f4:	68bb      	ldr	r3, [r7, #8]
 800e4f6:	3301      	adds	r3, #1
 800e4f8:	223a      	movs	r2, #58	; 0x3a
 800e4fa:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800e4fc:	68bb      	ldr	r3, [r7, #8]
 800e4fe:	3302      	adds	r3, #2
 800e500:	222f      	movs	r2, #47	; 0x2f
 800e502:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800e504:	68bb      	ldr	r3, [r7, #8]
 800e506:	3303      	adds	r3, #3
 800e508:	2200      	movs	r2, #0
 800e50a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800e50c:	2300      	movs	r3, #0
 800e50e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800e510:	7dfb      	ldrb	r3, [r7, #23]
}
 800e512:	4618      	mov	r0, r3
 800e514:	371c      	adds	r7, #28
 800e516:	46bd      	mov	sp, r7
 800e518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e51c:	4770      	bx	lr
 800e51e:	bf00      	nop
 800e520:	20000618 	.word	0x20000618

0800e524 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800e524:	b580      	push	{r7, lr}
 800e526:	b082      	sub	sp, #8
 800e528:	af00      	add	r7, sp, #0
 800e52a:	6078      	str	r0, [r7, #4]
 800e52c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800e52e:	2200      	movs	r2, #0
 800e530:	6839      	ldr	r1, [r7, #0]
 800e532:	6878      	ldr	r0, [r7, #4]
 800e534:	f7ff ffaa 	bl	800e48c <FATFS_LinkDriverEx>
 800e538:	4603      	mov	r3, r0
}
 800e53a:	4618      	mov	r0, r3
 800e53c:	3708      	adds	r7, #8
 800e53e:	46bd      	mov	sp, r7
 800e540:	bd80      	pop	{r7, pc}
	...

0800e544 <__errno>:
 800e544:	4b01      	ldr	r3, [pc, #4]	; (800e54c <__errno+0x8>)
 800e546:	6818      	ldr	r0, [r3, #0]
 800e548:	4770      	bx	lr
 800e54a:	bf00      	nop
 800e54c:	20000024 	.word	0x20000024

0800e550 <__libc_init_array>:
 800e550:	b570      	push	{r4, r5, r6, lr}
 800e552:	4d0d      	ldr	r5, [pc, #52]	; (800e588 <__libc_init_array+0x38>)
 800e554:	4c0d      	ldr	r4, [pc, #52]	; (800e58c <__libc_init_array+0x3c>)
 800e556:	1b64      	subs	r4, r4, r5
 800e558:	10a4      	asrs	r4, r4, #2
 800e55a:	2600      	movs	r6, #0
 800e55c:	42a6      	cmp	r6, r4
 800e55e:	d109      	bne.n	800e574 <__libc_init_array+0x24>
 800e560:	4d0b      	ldr	r5, [pc, #44]	; (800e590 <__libc_init_array+0x40>)
 800e562:	4c0c      	ldr	r4, [pc, #48]	; (800e594 <__libc_init_array+0x44>)
 800e564:	f004 fb08 	bl	8012b78 <_init>
 800e568:	1b64      	subs	r4, r4, r5
 800e56a:	10a4      	asrs	r4, r4, #2
 800e56c:	2600      	movs	r6, #0
 800e56e:	42a6      	cmp	r6, r4
 800e570:	d105      	bne.n	800e57e <__libc_init_array+0x2e>
 800e572:	bd70      	pop	{r4, r5, r6, pc}
 800e574:	f855 3b04 	ldr.w	r3, [r5], #4
 800e578:	4798      	blx	r3
 800e57a:	3601      	adds	r6, #1
 800e57c:	e7ee      	b.n	800e55c <__libc_init_array+0xc>
 800e57e:	f855 3b04 	ldr.w	r3, [r5], #4
 800e582:	4798      	blx	r3
 800e584:	3601      	adds	r6, #1
 800e586:	e7f2      	b.n	800e56e <__libc_init_array+0x1e>
 800e588:	080132e8 	.word	0x080132e8
 800e58c:	080132e8 	.word	0x080132e8
 800e590:	080132e8 	.word	0x080132e8
 800e594:	080132ec 	.word	0x080132ec

0800e598 <memset>:
 800e598:	4402      	add	r2, r0
 800e59a:	4603      	mov	r3, r0
 800e59c:	4293      	cmp	r3, r2
 800e59e:	d100      	bne.n	800e5a2 <memset+0xa>
 800e5a0:	4770      	bx	lr
 800e5a2:	f803 1b01 	strb.w	r1, [r3], #1
 800e5a6:	e7f9      	b.n	800e59c <memset+0x4>

0800e5a8 <__cvt>:
 800e5a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e5ac:	ec55 4b10 	vmov	r4, r5, d0
 800e5b0:	2d00      	cmp	r5, #0
 800e5b2:	460e      	mov	r6, r1
 800e5b4:	4619      	mov	r1, r3
 800e5b6:	462b      	mov	r3, r5
 800e5b8:	bfbb      	ittet	lt
 800e5ba:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800e5be:	461d      	movlt	r5, r3
 800e5c0:	2300      	movge	r3, #0
 800e5c2:	232d      	movlt	r3, #45	; 0x2d
 800e5c4:	700b      	strb	r3, [r1, #0]
 800e5c6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e5c8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800e5cc:	4691      	mov	r9, r2
 800e5ce:	f023 0820 	bic.w	r8, r3, #32
 800e5d2:	bfbc      	itt	lt
 800e5d4:	4622      	movlt	r2, r4
 800e5d6:	4614      	movlt	r4, r2
 800e5d8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800e5dc:	d005      	beq.n	800e5ea <__cvt+0x42>
 800e5de:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800e5e2:	d100      	bne.n	800e5e6 <__cvt+0x3e>
 800e5e4:	3601      	adds	r6, #1
 800e5e6:	2102      	movs	r1, #2
 800e5e8:	e000      	b.n	800e5ec <__cvt+0x44>
 800e5ea:	2103      	movs	r1, #3
 800e5ec:	ab03      	add	r3, sp, #12
 800e5ee:	9301      	str	r3, [sp, #4]
 800e5f0:	ab02      	add	r3, sp, #8
 800e5f2:	9300      	str	r3, [sp, #0]
 800e5f4:	ec45 4b10 	vmov	d0, r4, r5
 800e5f8:	4653      	mov	r3, sl
 800e5fa:	4632      	mov	r2, r6
 800e5fc:	f000 fcec 	bl	800efd8 <_dtoa_r>
 800e600:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800e604:	4607      	mov	r7, r0
 800e606:	d102      	bne.n	800e60e <__cvt+0x66>
 800e608:	f019 0f01 	tst.w	r9, #1
 800e60c:	d022      	beq.n	800e654 <__cvt+0xac>
 800e60e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800e612:	eb07 0906 	add.w	r9, r7, r6
 800e616:	d110      	bne.n	800e63a <__cvt+0x92>
 800e618:	783b      	ldrb	r3, [r7, #0]
 800e61a:	2b30      	cmp	r3, #48	; 0x30
 800e61c:	d10a      	bne.n	800e634 <__cvt+0x8c>
 800e61e:	2200      	movs	r2, #0
 800e620:	2300      	movs	r3, #0
 800e622:	4620      	mov	r0, r4
 800e624:	4629      	mov	r1, r5
 800e626:	f7f2 fa57 	bl	8000ad8 <__aeabi_dcmpeq>
 800e62a:	b918      	cbnz	r0, 800e634 <__cvt+0x8c>
 800e62c:	f1c6 0601 	rsb	r6, r6, #1
 800e630:	f8ca 6000 	str.w	r6, [sl]
 800e634:	f8da 3000 	ldr.w	r3, [sl]
 800e638:	4499      	add	r9, r3
 800e63a:	2200      	movs	r2, #0
 800e63c:	2300      	movs	r3, #0
 800e63e:	4620      	mov	r0, r4
 800e640:	4629      	mov	r1, r5
 800e642:	f7f2 fa49 	bl	8000ad8 <__aeabi_dcmpeq>
 800e646:	b108      	cbz	r0, 800e64c <__cvt+0xa4>
 800e648:	f8cd 900c 	str.w	r9, [sp, #12]
 800e64c:	2230      	movs	r2, #48	; 0x30
 800e64e:	9b03      	ldr	r3, [sp, #12]
 800e650:	454b      	cmp	r3, r9
 800e652:	d307      	bcc.n	800e664 <__cvt+0xbc>
 800e654:	9b03      	ldr	r3, [sp, #12]
 800e656:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e658:	1bdb      	subs	r3, r3, r7
 800e65a:	4638      	mov	r0, r7
 800e65c:	6013      	str	r3, [r2, #0]
 800e65e:	b004      	add	sp, #16
 800e660:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e664:	1c59      	adds	r1, r3, #1
 800e666:	9103      	str	r1, [sp, #12]
 800e668:	701a      	strb	r2, [r3, #0]
 800e66a:	e7f0      	b.n	800e64e <__cvt+0xa6>

0800e66c <__exponent>:
 800e66c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e66e:	4603      	mov	r3, r0
 800e670:	2900      	cmp	r1, #0
 800e672:	bfb8      	it	lt
 800e674:	4249      	neglt	r1, r1
 800e676:	f803 2b02 	strb.w	r2, [r3], #2
 800e67a:	bfb4      	ite	lt
 800e67c:	222d      	movlt	r2, #45	; 0x2d
 800e67e:	222b      	movge	r2, #43	; 0x2b
 800e680:	2909      	cmp	r1, #9
 800e682:	7042      	strb	r2, [r0, #1]
 800e684:	dd2a      	ble.n	800e6dc <__exponent+0x70>
 800e686:	f10d 0407 	add.w	r4, sp, #7
 800e68a:	46a4      	mov	ip, r4
 800e68c:	270a      	movs	r7, #10
 800e68e:	46a6      	mov	lr, r4
 800e690:	460a      	mov	r2, r1
 800e692:	fb91 f6f7 	sdiv	r6, r1, r7
 800e696:	fb07 1516 	mls	r5, r7, r6, r1
 800e69a:	3530      	adds	r5, #48	; 0x30
 800e69c:	2a63      	cmp	r2, #99	; 0x63
 800e69e:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800e6a2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800e6a6:	4631      	mov	r1, r6
 800e6a8:	dcf1      	bgt.n	800e68e <__exponent+0x22>
 800e6aa:	3130      	adds	r1, #48	; 0x30
 800e6ac:	f1ae 0502 	sub.w	r5, lr, #2
 800e6b0:	f804 1c01 	strb.w	r1, [r4, #-1]
 800e6b4:	1c44      	adds	r4, r0, #1
 800e6b6:	4629      	mov	r1, r5
 800e6b8:	4561      	cmp	r1, ip
 800e6ba:	d30a      	bcc.n	800e6d2 <__exponent+0x66>
 800e6bc:	f10d 0209 	add.w	r2, sp, #9
 800e6c0:	eba2 020e 	sub.w	r2, r2, lr
 800e6c4:	4565      	cmp	r5, ip
 800e6c6:	bf88      	it	hi
 800e6c8:	2200      	movhi	r2, #0
 800e6ca:	4413      	add	r3, r2
 800e6cc:	1a18      	subs	r0, r3, r0
 800e6ce:	b003      	add	sp, #12
 800e6d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e6d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e6d6:	f804 2f01 	strb.w	r2, [r4, #1]!
 800e6da:	e7ed      	b.n	800e6b8 <__exponent+0x4c>
 800e6dc:	2330      	movs	r3, #48	; 0x30
 800e6de:	3130      	adds	r1, #48	; 0x30
 800e6e0:	7083      	strb	r3, [r0, #2]
 800e6e2:	70c1      	strb	r1, [r0, #3]
 800e6e4:	1d03      	adds	r3, r0, #4
 800e6e6:	e7f1      	b.n	800e6cc <__exponent+0x60>

0800e6e8 <_printf_float>:
 800e6e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e6ec:	ed2d 8b02 	vpush	{d8}
 800e6f0:	b08d      	sub	sp, #52	; 0x34
 800e6f2:	460c      	mov	r4, r1
 800e6f4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800e6f8:	4616      	mov	r6, r2
 800e6fa:	461f      	mov	r7, r3
 800e6fc:	4605      	mov	r5, r0
 800e6fe:	f001 fa59 	bl	800fbb4 <_localeconv_r>
 800e702:	f8d0 a000 	ldr.w	sl, [r0]
 800e706:	4650      	mov	r0, sl
 800e708:	f7f1 fd6a 	bl	80001e0 <strlen>
 800e70c:	2300      	movs	r3, #0
 800e70e:	930a      	str	r3, [sp, #40]	; 0x28
 800e710:	6823      	ldr	r3, [r4, #0]
 800e712:	9305      	str	r3, [sp, #20]
 800e714:	f8d8 3000 	ldr.w	r3, [r8]
 800e718:	f894 b018 	ldrb.w	fp, [r4, #24]
 800e71c:	3307      	adds	r3, #7
 800e71e:	f023 0307 	bic.w	r3, r3, #7
 800e722:	f103 0208 	add.w	r2, r3, #8
 800e726:	f8c8 2000 	str.w	r2, [r8]
 800e72a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e72e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800e732:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800e736:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800e73a:	9307      	str	r3, [sp, #28]
 800e73c:	f8cd 8018 	str.w	r8, [sp, #24]
 800e740:	ee08 0a10 	vmov	s16, r0
 800e744:	4b9f      	ldr	r3, [pc, #636]	; (800e9c4 <_printf_float+0x2dc>)
 800e746:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e74a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e74e:	f7f2 f9f5 	bl	8000b3c <__aeabi_dcmpun>
 800e752:	bb88      	cbnz	r0, 800e7b8 <_printf_float+0xd0>
 800e754:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e758:	4b9a      	ldr	r3, [pc, #616]	; (800e9c4 <_printf_float+0x2dc>)
 800e75a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e75e:	f7f2 f9cf 	bl	8000b00 <__aeabi_dcmple>
 800e762:	bb48      	cbnz	r0, 800e7b8 <_printf_float+0xd0>
 800e764:	2200      	movs	r2, #0
 800e766:	2300      	movs	r3, #0
 800e768:	4640      	mov	r0, r8
 800e76a:	4649      	mov	r1, r9
 800e76c:	f7f2 f9be 	bl	8000aec <__aeabi_dcmplt>
 800e770:	b110      	cbz	r0, 800e778 <_printf_float+0x90>
 800e772:	232d      	movs	r3, #45	; 0x2d
 800e774:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e778:	4b93      	ldr	r3, [pc, #588]	; (800e9c8 <_printf_float+0x2e0>)
 800e77a:	4894      	ldr	r0, [pc, #592]	; (800e9cc <_printf_float+0x2e4>)
 800e77c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800e780:	bf94      	ite	ls
 800e782:	4698      	movls	r8, r3
 800e784:	4680      	movhi	r8, r0
 800e786:	2303      	movs	r3, #3
 800e788:	6123      	str	r3, [r4, #16]
 800e78a:	9b05      	ldr	r3, [sp, #20]
 800e78c:	f023 0204 	bic.w	r2, r3, #4
 800e790:	6022      	str	r2, [r4, #0]
 800e792:	f04f 0900 	mov.w	r9, #0
 800e796:	9700      	str	r7, [sp, #0]
 800e798:	4633      	mov	r3, r6
 800e79a:	aa0b      	add	r2, sp, #44	; 0x2c
 800e79c:	4621      	mov	r1, r4
 800e79e:	4628      	mov	r0, r5
 800e7a0:	f000 f9d8 	bl	800eb54 <_printf_common>
 800e7a4:	3001      	adds	r0, #1
 800e7a6:	f040 8090 	bne.w	800e8ca <_printf_float+0x1e2>
 800e7aa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e7ae:	b00d      	add	sp, #52	; 0x34
 800e7b0:	ecbd 8b02 	vpop	{d8}
 800e7b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e7b8:	4642      	mov	r2, r8
 800e7ba:	464b      	mov	r3, r9
 800e7bc:	4640      	mov	r0, r8
 800e7be:	4649      	mov	r1, r9
 800e7c0:	f7f2 f9bc 	bl	8000b3c <__aeabi_dcmpun>
 800e7c4:	b140      	cbz	r0, 800e7d8 <_printf_float+0xf0>
 800e7c6:	464b      	mov	r3, r9
 800e7c8:	2b00      	cmp	r3, #0
 800e7ca:	bfbc      	itt	lt
 800e7cc:	232d      	movlt	r3, #45	; 0x2d
 800e7ce:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800e7d2:	487f      	ldr	r0, [pc, #508]	; (800e9d0 <_printf_float+0x2e8>)
 800e7d4:	4b7f      	ldr	r3, [pc, #508]	; (800e9d4 <_printf_float+0x2ec>)
 800e7d6:	e7d1      	b.n	800e77c <_printf_float+0x94>
 800e7d8:	6863      	ldr	r3, [r4, #4]
 800e7da:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800e7de:	9206      	str	r2, [sp, #24]
 800e7e0:	1c5a      	adds	r2, r3, #1
 800e7e2:	d13f      	bne.n	800e864 <_printf_float+0x17c>
 800e7e4:	2306      	movs	r3, #6
 800e7e6:	6063      	str	r3, [r4, #4]
 800e7e8:	9b05      	ldr	r3, [sp, #20]
 800e7ea:	6861      	ldr	r1, [r4, #4]
 800e7ec:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800e7f0:	2300      	movs	r3, #0
 800e7f2:	9303      	str	r3, [sp, #12]
 800e7f4:	ab0a      	add	r3, sp, #40	; 0x28
 800e7f6:	e9cd b301 	strd	fp, r3, [sp, #4]
 800e7fa:	ab09      	add	r3, sp, #36	; 0x24
 800e7fc:	ec49 8b10 	vmov	d0, r8, r9
 800e800:	9300      	str	r3, [sp, #0]
 800e802:	6022      	str	r2, [r4, #0]
 800e804:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800e808:	4628      	mov	r0, r5
 800e80a:	f7ff fecd 	bl	800e5a8 <__cvt>
 800e80e:	9b06      	ldr	r3, [sp, #24]
 800e810:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e812:	2b47      	cmp	r3, #71	; 0x47
 800e814:	4680      	mov	r8, r0
 800e816:	d108      	bne.n	800e82a <_printf_float+0x142>
 800e818:	1cc8      	adds	r0, r1, #3
 800e81a:	db02      	blt.n	800e822 <_printf_float+0x13a>
 800e81c:	6863      	ldr	r3, [r4, #4]
 800e81e:	4299      	cmp	r1, r3
 800e820:	dd41      	ble.n	800e8a6 <_printf_float+0x1be>
 800e822:	f1ab 0b02 	sub.w	fp, fp, #2
 800e826:	fa5f fb8b 	uxtb.w	fp, fp
 800e82a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800e82e:	d820      	bhi.n	800e872 <_printf_float+0x18a>
 800e830:	3901      	subs	r1, #1
 800e832:	465a      	mov	r2, fp
 800e834:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800e838:	9109      	str	r1, [sp, #36]	; 0x24
 800e83a:	f7ff ff17 	bl	800e66c <__exponent>
 800e83e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e840:	1813      	adds	r3, r2, r0
 800e842:	2a01      	cmp	r2, #1
 800e844:	4681      	mov	r9, r0
 800e846:	6123      	str	r3, [r4, #16]
 800e848:	dc02      	bgt.n	800e850 <_printf_float+0x168>
 800e84a:	6822      	ldr	r2, [r4, #0]
 800e84c:	07d2      	lsls	r2, r2, #31
 800e84e:	d501      	bpl.n	800e854 <_printf_float+0x16c>
 800e850:	3301      	adds	r3, #1
 800e852:	6123      	str	r3, [r4, #16]
 800e854:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800e858:	2b00      	cmp	r3, #0
 800e85a:	d09c      	beq.n	800e796 <_printf_float+0xae>
 800e85c:	232d      	movs	r3, #45	; 0x2d
 800e85e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e862:	e798      	b.n	800e796 <_printf_float+0xae>
 800e864:	9a06      	ldr	r2, [sp, #24]
 800e866:	2a47      	cmp	r2, #71	; 0x47
 800e868:	d1be      	bne.n	800e7e8 <_printf_float+0x100>
 800e86a:	2b00      	cmp	r3, #0
 800e86c:	d1bc      	bne.n	800e7e8 <_printf_float+0x100>
 800e86e:	2301      	movs	r3, #1
 800e870:	e7b9      	b.n	800e7e6 <_printf_float+0xfe>
 800e872:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800e876:	d118      	bne.n	800e8aa <_printf_float+0x1c2>
 800e878:	2900      	cmp	r1, #0
 800e87a:	6863      	ldr	r3, [r4, #4]
 800e87c:	dd0b      	ble.n	800e896 <_printf_float+0x1ae>
 800e87e:	6121      	str	r1, [r4, #16]
 800e880:	b913      	cbnz	r3, 800e888 <_printf_float+0x1a0>
 800e882:	6822      	ldr	r2, [r4, #0]
 800e884:	07d0      	lsls	r0, r2, #31
 800e886:	d502      	bpl.n	800e88e <_printf_float+0x1a6>
 800e888:	3301      	adds	r3, #1
 800e88a:	440b      	add	r3, r1
 800e88c:	6123      	str	r3, [r4, #16]
 800e88e:	65a1      	str	r1, [r4, #88]	; 0x58
 800e890:	f04f 0900 	mov.w	r9, #0
 800e894:	e7de      	b.n	800e854 <_printf_float+0x16c>
 800e896:	b913      	cbnz	r3, 800e89e <_printf_float+0x1b6>
 800e898:	6822      	ldr	r2, [r4, #0]
 800e89a:	07d2      	lsls	r2, r2, #31
 800e89c:	d501      	bpl.n	800e8a2 <_printf_float+0x1ba>
 800e89e:	3302      	adds	r3, #2
 800e8a0:	e7f4      	b.n	800e88c <_printf_float+0x1a4>
 800e8a2:	2301      	movs	r3, #1
 800e8a4:	e7f2      	b.n	800e88c <_printf_float+0x1a4>
 800e8a6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800e8aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e8ac:	4299      	cmp	r1, r3
 800e8ae:	db05      	blt.n	800e8bc <_printf_float+0x1d4>
 800e8b0:	6823      	ldr	r3, [r4, #0]
 800e8b2:	6121      	str	r1, [r4, #16]
 800e8b4:	07d8      	lsls	r0, r3, #31
 800e8b6:	d5ea      	bpl.n	800e88e <_printf_float+0x1a6>
 800e8b8:	1c4b      	adds	r3, r1, #1
 800e8ba:	e7e7      	b.n	800e88c <_printf_float+0x1a4>
 800e8bc:	2900      	cmp	r1, #0
 800e8be:	bfd4      	ite	le
 800e8c0:	f1c1 0202 	rsble	r2, r1, #2
 800e8c4:	2201      	movgt	r2, #1
 800e8c6:	4413      	add	r3, r2
 800e8c8:	e7e0      	b.n	800e88c <_printf_float+0x1a4>
 800e8ca:	6823      	ldr	r3, [r4, #0]
 800e8cc:	055a      	lsls	r2, r3, #21
 800e8ce:	d407      	bmi.n	800e8e0 <_printf_float+0x1f8>
 800e8d0:	6923      	ldr	r3, [r4, #16]
 800e8d2:	4642      	mov	r2, r8
 800e8d4:	4631      	mov	r1, r6
 800e8d6:	4628      	mov	r0, r5
 800e8d8:	47b8      	blx	r7
 800e8da:	3001      	adds	r0, #1
 800e8dc:	d12c      	bne.n	800e938 <_printf_float+0x250>
 800e8de:	e764      	b.n	800e7aa <_printf_float+0xc2>
 800e8e0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800e8e4:	f240 80e0 	bls.w	800eaa8 <_printf_float+0x3c0>
 800e8e8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e8ec:	2200      	movs	r2, #0
 800e8ee:	2300      	movs	r3, #0
 800e8f0:	f7f2 f8f2 	bl	8000ad8 <__aeabi_dcmpeq>
 800e8f4:	2800      	cmp	r0, #0
 800e8f6:	d034      	beq.n	800e962 <_printf_float+0x27a>
 800e8f8:	4a37      	ldr	r2, [pc, #220]	; (800e9d8 <_printf_float+0x2f0>)
 800e8fa:	2301      	movs	r3, #1
 800e8fc:	4631      	mov	r1, r6
 800e8fe:	4628      	mov	r0, r5
 800e900:	47b8      	blx	r7
 800e902:	3001      	adds	r0, #1
 800e904:	f43f af51 	beq.w	800e7aa <_printf_float+0xc2>
 800e908:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e90c:	429a      	cmp	r2, r3
 800e90e:	db02      	blt.n	800e916 <_printf_float+0x22e>
 800e910:	6823      	ldr	r3, [r4, #0]
 800e912:	07d8      	lsls	r0, r3, #31
 800e914:	d510      	bpl.n	800e938 <_printf_float+0x250>
 800e916:	ee18 3a10 	vmov	r3, s16
 800e91a:	4652      	mov	r2, sl
 800e91c:	4631      	mov	r1, r6
 800e91e:	4628      	mov	r0, r5
 800e920:	47b8      	blx	r7
 800e922:	3001      	adds	r0, #1
 800e924:	f43f af41 	beq.w	800e7aa <_printf_float+0xc2>
 800e928:	f04f 0800 	mov.w	r8, #0
 800e92c:	f104 091a 	add.w	r9, r4, #26
 800e930:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e932:	3b01      	subs	r3, #1
 800e934:	4543      	cmp	r3, r8
 800e936:	dc09      	bgt.n	800e94c <_printf_float+0x264>
 800e938:	6823      	ldr	r3, [r4, #0]
 800e93a:	079b      	lsls	r3, r3, #30
 800e93c:	f100 8105 	bmi.w	800eb4a <_printf_float+0x462>
 800e940:	68e0      	ldr	r0, [r4, #12]
 800e942:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e944:	4298      	cmp	r0, r3
 800e946:	bfb8      	it	lt
 800e948:	4618      	movlt	r0, r3
 800e94a:	e730      	b.n	800e7ae <_printf_float+0xc6>
 800e94c:	2301      	movs	r3, #1
 800e94e:	464a      	mov	r2, r9
 800e950:	4631      	mov	r1, r6
 800e952:	4628      	mov	r0, r5
 800e954:	47b8      	blx	r7
 800e956:	3001      	adds	r0, #1
 800e958:	f43f af27 	beq.w	800e7aa <_printf_float+0xc2>
 800e95c:	f108 0801 	add.w	r8, r8, #1
 800e960:	e7e6      	b.n	800e930 <_printf_float+0x248>
 800e962:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e964:	2b00      	cmp	r3, #0
 800e966:	dc39      	bgt.n	800e9dc <_printf_float+0x2f4>
 800e968:	4a1b      	ldr	r2, [pc, #108]	; (800e9d8 <_printf_float+0x2f0>)
 800e96a:	2301      	movs	r3, #1
 800e96c:	4631      	mov	r1, r6
 800e96e:	4628      	mov	r0, r5
 800e970:	47b8      	blx	r7
 800e972:	3001      	adds	r0, #1
 800e974:	f43f af19 	beq.w	800e7aa <_printf_float+0xc2>
 800e978:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e97c:	4313      	orrs	r3, r2
 800e97e:	d102      	bne.n	800e986 <_printf_float+0x29e>
 800e980:	6823      	ldr	r3, [r4, #0]
 800e982:	07d9      	lsls	r1, r3, #31
 800e984:	d5d8      	bpl.n	800e938 <_printf_float+0x250>
 800e986:	ee18 3a10 	vmov	r3, s16
 800e98a:	4652      	mov	r2, sl
 800e98c:	4631      	mov	r1, r6
 800e98e:	4628      	mov	r0, r5
 800e990:	47b8      	blx	r7
 800e992:	3001      	adds	r0, #1
 800e994:	f43f af09 	beq.w	800e7aa <_printf_float+0xc2>
 800e998:	f04f 0900 	mov.w	r9, #0
 800e99c:	f104 0a1a 	add.w	sl, r4, #26
 800e9a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e9a2:	425b      	negs	r3, r3
 800e9a4:	454b      	cmp	r3, r9
 800e9a6:	dc01      	bgt.n	800e9ac <_printf_float+0x2c4>
 800e9a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e9aa:	e792      	b.n	800e8d2 <_printf_float+0x1ea>
 800e9ac:	2301      	movs	r3, #1
 800e9ae:	4652      	mov	r2, sl
 800e9b0:	4631      	mov	r1, r6
 800e9b2:	4628      	mov	r0, r5
 800e9b4:	47b8      	blx	r7
 800e9b6:	3001      	adds	r0, #1
 800e9b8:	f43f aef7 	beq.w	800e7aa <_printf_float+0xc2>
 800e9bc:	f109 0901 	add.w	r9, r9, #1
 800e9c0:	e7ee      	b.n	800e9a0 <_printf_float+0x2b8>
 800e9c2:	bf00      	nop
 800e9c4:	7fefffff 	.word	0x7fefffff
 800e9c8:	08012ea0 	.word	0x08012ea0
 800e9cc:	08012ea4 	.word	0x08012ea4
 800e9d0:	08012eac 	.word	0x08012eac
 800e9d4:	08012ea8 	.word	0x08012ea8
 800e9d8:	08012eb0 	.word	0x08012eb0
 800e9dc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e9de:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e9e0:	429a      	cmp	r2, r3
 800e9e2:	bfa8      	it	ge
 800e9e4:	461a      	movge	r2, r3
 800e9e6:	2a00      	cmp	r2, #0
 800e9e8:	4691      	mov	r9, r2
 800e9ea:	dc37      	bgt.n	800ea5c <_printf_float+0x374>
 800e9ec:	f04f 0b00 	mov.w	fp, #0
 800e9f0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e9f4:	f104 021a 	add.w	r2, r4, #26
 800e9f8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e9fa:	9305      	str	r3, [sp, #20]
 800e9fc:	eba3 0309 	sub.w	r3, r3, r9
 800ea00:	455b      	cmp	r3, fp
 800ea02:	dc33      	bgt.n	800ea6c <_printf_float+0x384>
 800ea04:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ea08:	429a      	cmp	r2, r3
 800ea0a:	db3b      	blt.n	800ea84 <_printf_float+0x39c>
 800ea0c:	6823      	ldr	r3, [r4, #0]
 800ea0e:	07da      	lsls	r2, r3, #31
 800ea10:	d438      	bmi.n	800ea84 <_printf_float+0x39c>
 800ea12:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ea14:	9a05      	ldr	r2, [sp, #20]
 800ea16:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ea18:	1a9a      	subs	r2, r3, r2
 800ea1a:	eba3 0901 	sub.w	r9, r3, r1
 800ea1e:	4591      	cmp	r9, r2
 800ea20:	bfa8      	it	ge
 800ea22:	4691      	movge	r9, r2
 800ea24:	f1b9 0f00 	cmp.w	r9, #0
 800ea28:	dc35      	bgt.n	800ea96 <_printf_float+0x3ae>
 800ea2a:	f04f 0800 	mov.w	r8, #0
 800ea2e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ea32:	f104 0a1a 	add.w	sl, r4, #26
 800ea36:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ea3a:	1a9b      	subs	r3, r3, r2
 800ea3c:	eba3 0309 	sub.w	r3, r3, r9
 800ea40:	4543      	cmp	r3, r8
 800ea42:	f77f af79 	ble.w	800e938 <_printf_float+0x250>
 800ea46:	2301      	movs	r3, #1
 800ea48:	4652      	mov	r2, sl
 800ea4a:	4631      	mov	r1, r6
 800ea4c:	4628      	mov	r0, r5
 800ea4e:	47b8      	blx	r7
 800ea50:	3001      	adds	r0, #1
 800ea52:	f43f aeaa 	beq.w	800e7aa <_printf_float+0xc2>
 800ea56:	f108 0801 	add.w	r8, r8, #1
 800ea5a:	e7ec      	b.n	800ea36 <_printf_float+0x34e>
 800ea5c:	4613      	mov	r3, r2
 800ea5e:	4631      	mov	r1, r6
 800ea60:	4642      	mov	r2, r8
 800ea62:	4628      	mov	r0, r5
 800ea64:	47b8      	blx	r7
 800ea66:	3001      	adds	r0, #1
 800ea68:	d1c0      	bne.n	800e9ec <_printf_float+0x304>
 800ea6a:	e69e      	b.n	800e7aa <_printf_float+0xc2>
 800ea6c:	2301      	movs	r3, #1
 800ea6e:	4631      	mov	r1, r6
 800ea70:	4628      	mov	r0, r5
 800ea72:	9205      	str	r2, [sp, #20]
 800ea74:	47b8      	blx	r7
 800ea76:	3001      	adds	r0, #1
 800ea78:	f43f ae97 	beq.w	800e7aa <_printf_float+0xc2>
 800ea7c:	9a05      	ldr	r2, [sp, #20]
 800ea7e:	f10b 0b01 	add.w	fp, fp, #1
 800ea82:	e7b9      	b.n	800e9f8 <_printf_float+0x310>
 800ea84:	ee18 3a10 	vmov	r3, s16
 800ea88:	4652      	mov	r2, sl
 800ea8a:	4631      	mov	r1, r6
 800ea8c:	4628      	mov	r0, r5
 800ea8e:	47b8      	blx	r7
 800ea90:	3001      	adds	r0, #1
 800ea92:	d1be      	bne.n	800ea12 <_printf_float+0x32a>
 800ea94:	e689      	b.n	800e7aa <_printf_float+0xc2>
 800ea96:	9a05      	ldr	r2, [sp, #20]
 800ea98:	464b      	mov	r3, r9
 800ea9a:	4442      	add	r2, r8
 800ea9c:	4631      	mov	r1, r6
 800ea9e:	4628      	mov	r0, r5
 800eaa0:	47b8      	blx	r7
 800eaa2:	3001      	adds	r0, #1
 800eaa4:	d1c1      	bne.n	800ea2a <_printf_float+0x342>
 800eaa6:	e680      	b.n	800e7aa <_printf_float+0xc2>
 800eaa8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800eaaa:	2a01      	cmp	r2, #1
 800eaac:	dc01      	bgt.n	800eab2 <_printf_float+0x3ca>
 800eaae:	07db      	lsls	r3, r3, #31
 800eab0:	d538      	bpl.n	800eb24 <_printf_float+0x43c>
 800eab2:	2301      	movs	r3, #1
 800eab4:	4642      	mov	r2, r8
 800eab6:	4631      	mov	r1, r6
 800eab8:	4628      	mov	r0, r5
 800eaba:	47b8      	blx	r7
 800eabc:	3001      	adds	r0, #1
 800eabe:	f43f ae74 	beq.w	800e7aa <_printf_float+0xc2>
 800eac2:	ee18 3a10 	vmov	r3, s16
 800eac6:	4652      	mov	r2, sl
 800eac8:	4631      	mov	r1, r6
 800eaca:	4628      	mov	r0, r5
 800eacc:	47b8      	blx	r7
 800eace:	3001      	adds	r0, #1
 800ead0:	f43f ae6b 	beq.w	800e7aa <_printf_float+0xc2>
 800ead4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ead8:	2200      	movs	r2, #0
 800eada:	2300      	movs	r3, #0
 800eadc:	f7f1 fffc 	bl	8000ad8 <__aeabi_dcmpeq>
 800eae0:	b9d8      	cbnz	r0, 800eb1a <_printf_float+0x432>
 800eae2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800eae4:	f108 0201 	add.w	r2, r8, #1
 800eae8:	3b01      	subs	r3, #1
 800eaea:	4631      	mov	r1, r6
 800eaec:	4628      	mov	r0, r5
 800eaee:	47b8      	blx	r7
 800eaf0:	3001      	adds	r0, #1
 800eaf2:	d10e      	bne.n	800eb12 <_printf_float+0x42a>
 800eaf4:	e659      	b.n	800e7aa <_printf_float+0xc2>
 800eaf6:	2301      	movs	r3, #1
 800eaf8:	4652      	mov	r2, sl
 800eafa:	4631      	mov	r1, r6
 800eafc:	4628      	mov	r0, r5
 800eafe:	47b8      	blx	r7
 800eb00:	3001      	adds	r0, #1
 800eb02:	f43f ae52 	beq.w	800e7aa <_printf_float+0xc2>
 800eb06:	f108 0801 	add.w	r8, r8, #1
 800eb0a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800eb0c:	3b01      	subs	r3, #1
 800eb0e:	4543      	cmp	r3, r8
 800eb10:	dcf1      	bgt.n	800eaf6 <_printf_float+0x40e>
 800eb12:	464b      	mov	r3, r9
 800eb14:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800eb18:	e6dc      	b.n	800e8d4 <_printf_float+0x1ec>
 800eb1a:	f04f 0800 	mov.w	r8, #0
 800eb1e:	f104 0a1a 	add.w	sl, r4, #26
 800eb22:	e7f2      	b.n	800eb0a <_printf_float+0x422>
 800eb24:	2301      	movs	r3, #1
 800eb26:	4642      	mov	r2, r8
 800eb28:	e7df      	b.n	800eaea <_printf_float+0x402>
 800eb2a:	2301      	movs	r3, #1
 800eb2c:	464a      	mov	r2, r9
 800eb2e:	4631      	mov	r1, r6
 800eb30:	4628      	mov	r0, r5
 800eb32:	47b8      	blx	r7
 800eb34:	3001      	adds	r0, #1
 800eb36:	f43f ae38 	beq.w	800e7aa <_printf_float+0xc2>
 800eb3a:	f108 0801 	add.w	r8, r8, #1
 800eb3e:	68e3      	ldr	r3, [r4, #12]
 800eb40:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800eb42:	1a5b      	subs	r3, r3, r1
 800eb44:	4543      	cmp	r3, r8
 800eb46:	dcf0      	bgt.n	800eb2a <_printf_float+0x442>
 800eb48:	e6fa      	b.n	800e940 <_printf_float+0x258>
 800eb4a:	f04f 0800 	mov.w	r8, #0
 800eb4e:	f104 0919 	add.w	r9, r4, #25
 800eb52:	e7f4      	b.n	800eb3e <_printf_float+0x456>

0800eb54 <_printf_common>:
 800eb54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eb58:	4616      	mov	r6, r2
 800eb5a:	4699      	mov	r9, r3
 800eb5c:	688a      	ldr	r2, [r1, #8]
 800eb5e:	690b      	ldr	r3, [r1, #16]
 800eb60:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800eb64:	4293      	cmp	r3, r2
 800eb66:	bfb8      	it	lt
 800eb68:	4613      	movlt	r3, r2
 800eb6a:	6033      	str	r3, [r6, #0]
 800eb6c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800eb70:	4607      	mov	r7, r0
 800eb72:	460c      	mov	r4, r1
 800eb74:	b10a      	cbz	r2, 800eb7a <_printf_common+0x26>
 800eb76:	3301      	adds	r3, #1
 800eb78:	6033      	str	r3, [r6, #0]
 800eb7a:	6823      	ldr	r3, [r4, #0]
 800eb7c:	0699      	lsls	r1, r3, #26
 800eb7e:	bf42      	ittt	mi
 800eb80:	6833      	ldrmi	r3, [r6, #0]
 800eb82:	3302      	addmi	r3, #2
 800eb84:	6033      	strmi	r3, [r6, #0]
 800eb86:	6825      	ldr	r5, [r4, #0]
 800eb88:	f015 0506 	ands.w	r5, r5, #6
 800eb8c:	d106      	bne.n	800eb9c <_printf_common+0x48>
 800eb8e:	f104 0a19 	add.w	sl, r4, #25
 800eb92:	68e3      	ldr	r3, [r4, #12]
 800eb94:	6832      	ldr	r2, [r6, #0]
 800eb96:	1a9b      	subs	r3, r3, r2
 800eb98:	42ab      	cmp	r3, r5
 800eb9a:	dc26      	bgt.n	800ebea <_printf_common+0x96>
 800eb9c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800eba0:	1e13      	subs	r3, r2, #0
 800eba2:	6822      	ldr	r2, [r4, #0]
 800eba4:	bf18      	it	ne
 800eba6:	2301      	movne	r3, #1
 800eba8:	0692      	lsls	r2, r2, #26
 800ebaa:	d42b      	bmi.n	800ec04 <_printf_common+0xb0>
 800ebac:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ebb0:	4649      	mov	r1, r9
 800ebb2:	4638      	mov	r0, r7
 800ebb4:	47c0      	blx	r8
 800ebb6:	3001      	adds	r0, #1
 800ebb8:	d01e      	beq.n	800ebf8 <_printf_common+0xa4>
 800ebba:	6823      	ldr	r3, [r4, #0]
 800ebbc:	68e5      	ldr	r5, [r4, #12]
 800ebbe:	6832      	ldr	r2, [r6, #0]
 800ebc0:	f003 0306 	and.w	r3, r3, #6
 800ebc4:	2b04      	cmp	r3, #4
 800ebc6:	bf08      	it	eq
 800ebc8:	1aad      	subeq	r5, r5, r2
 800ebca:	68a3      	ldr	r3, [r4, #8]
 800ebcc:	6922      	ldr	r2, [r4, #16]
 800ebce:	bf0c      	ite	eq
 800ebd0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ebd4:	2500      	movne	r5, #0
 800ebd6:	4293      	cmp	r3, r2
 800ebd8:	bfc4      	itt	gt
 800ebda:	1a9b      	subgt	r3, r3, r2
 800ebdc:	18ed      	addgt	r5, r5, r3
 800ebde:	2600      	movs	r6, #0
 800ebe0:	341a      	adds	r4, #26
 800ebe2:	42b5      	cmp	r5, r6
 800ebe4:	d11a      	bne.n	800ec1c <_printf_common+0xc8>
 800ebe6:	2000      	movs	r0, #0
 800ebe8:	e008      	b.n	800ebfc <_printf_common+0xa8>
 800ebea:	2301      	movs	r3, #1
 800ebec:	4652      	mov	r2, sl
 800ebee:	4649      	mov	r1, r9
 800ebf0:	4638      	mov	r0, r7
 800ebf2:	47c0      	blx	r8
 800ebf4:	3001      	adds	r0, #1
 800ebf6:	d103      	bne.n	800ec00 <_printf_common+0xac>
 800ebf8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ebfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ec00:	3501      	adds	r5, #1
 800ec02:	e7c6      	b.n	800eb92 <_printf_common+0x3e>
 800ec04:	18e1      	adds	r1, r4, r3
 800ec06:	1c5a      	adds	r2, r3, #1
 800ec08:	2030      	movs	r0, #48	; 0x30
 800ec0a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ec0e:	4422      	add	r2, r4
 800ec10:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ec14:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ec18:	3302      	adds	r3, #2
 800ec1a:	e7c7      	b.n	800ebac <_printf_common+0x58>
 800ec1c:	2301      	movs	r3, #1
 800ec1e:	4622      	mov	r2, r4
 800ec20:	4649      	mov	r1, r9
 800ec22:	4638      	mov	r0, r7
 800ec24:	47c0      	blx	r8
 800ec26:	3001      	adds	r0, #1
 800ec28:	d0e6      	beq.n	800ebf8 <_printf_common+0xa4>
 800ec2a:	3601      	adds	r6, #1
 800ec2c:	e7d9      	b.n	800ebe2 <_printf_common+0x8e>
	...

0800ec30 <_printf_i>:
 800ec30:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ec34:	7e0f      	ldrb	r7, [r1, #24]
 800ec36:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800ec38:	2f78      	cmp	r7, #120	; 0x78
 800ec3a:	4691      	mov	r9, r2
 800ec3c:	4680      	mov	r8, r0
 800ec3e:	460c      	mov	r4, r1
 800ec40:	469a      	mov	sl, r3
 800ec42:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800ec46:	d807      	bhi.n	800ec58 <_printf_i+0x28>
 800ec48:	2f62      	cmp	r7, #98	; 0x62
 800ec4a:	d80a      	bhi.n	800ec62 <_printf_i+0x32>
 800ec4c:	2f00      	cmp	r7, #0
 800ec4e:	f000 80d8 	beq.w	800ee02 <_printf_i+0x1d2>
 800ec52:	2f58      	cmp	r7, #88	; 0x58
 800ec54:	f000 80a3 	beq.w	800ed9e <_printf_i+0x16e>
 800ec58:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ec5c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800ec60:	e03a      	b.n	800ecd8 <_printf_i+0xa8>
 800ec62:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ec66:	2b15      	cmp	r3, #21
 800ec68:	d8f6      	bhi.n	800ec58 <_printf_i+0x28>
 800ec6a:	a101      	add	r1, pc, #4	; (adr r1, 800ec70 <_printf_i+0x40>)
 800ec6c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ec70:	0800ecc9 	.word	0x0800ecc9
 800ec74:	0800ecdd 	.word	0x0800ecdd
 800ec78:	0800ec59 	.word	0x0800ec59
 800ec7c:	0800ec59 	.word	0x0800ec59
 800ec80:	0800ec59 	.word	0x0800ec59
 800ec84:	0800ec59 	.word	0x0800ec59
 800ec88:	0800ecdd 	.word	0x0800ecdd
 800ec8c:	0800ec59 	.word	0x0800ec59
 800ec90:	0800ec59 	.word	0x0800ec59
 800ec94:	0800ec59 	.word	0x0800ec59
 800ec98:	0800ec59 	.word	0x0800ec59
 800ec9c:	0800ede9 	.word	0x0800ede9
 800eca0:	0800ed0d 	.word	0x0800ed0d
 800eca4:	0800edcb 	.word	0x0800edcb
 800eca8:	0800ec59 	.word	0x0800ec59
 800ecac:	0800ec59 	.word	0x0800ec59
 800ecb0:	0800ee0b 	.word	0x0800ee0b
 800ecb4:	0800ec59 	.word	0x0800ec59
 800ecb8:	0800ed0d 	.word	0x0800ed0d
 800ecbc:	0800ec59 	.word	0x0800ec59
 800ecc0:	0800ec59 	.word	0x0800ec59
 800ecc4:	0800edd3 	.word	0x0800edd3
 800ecc8:	682b      	ldr	r3, [r5, #0]
 800ecca:	1d1a      	adds	r2, r3, #4
 800eccc:	681b      	ldr	r3, [r3, #0]
 800ecce:	602a      	str	r2, [r5, #0]
 800ecd0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ecd4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ecd8:	2301      	movs	r3, #1
 800ecda:	e0a3      	b.n	800ee24 <_printf_i+0x1f4>
 800ecdc:	6820      	ldr	r0, [r4, #0]
 800ecde:	6829      	ldr	r1, [r5, #0]
 800ece0:	0606      	lsls	r6, r0, #24
 800ece2:	f101 0304 	add.w	r3, r1, #4
 800ece6:	d50a      	bpl.n	800ecfe <_printf_i+0xce>
 800ece8:	680e      	ldr	r6, [r1, #0]
 800ecea:	602b      	str	r3, [r5, #0]
 800ecec:	2e00      	cmp	r6, #0
 800ecee:	da03      	bge.n	800ecf8 <_printf_i+0xc8>
 800ecf0:	232d      	movs	r3, #45	; 0x2d
 800ecf2:	4276      	negs	r6, r6
 800ecf4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ecf8:	485e      	ldr	r0, [pc, #376]	; (800ee74 <_printf_i+0x244>)
 800ecfa:	230a      	movs	r3, #10
 800ecfc:	e019      	b.n	800ed32 <_printf_i+0x102>
 800ecfe:	680e      	ldr	r6, [r1, #0]
 800ed00:	602b      	str	r3, [r5, #0]
 800ed02:	f010 0f40 	tst.w	r0, #64	; 0x40
 800ed06:	bf18      	it	ne
 800ed08:	b236      	sxthne	r6, r6
 800ed0a:	e7ef      	b.n	800ecec <_printf_i+0xbc>
 800ed0c:	682b      	ldr	r3, [r5, #0]
 800ed0e:	6820      	ldr	r0, [r4, #0]
 800ed10:	1d19      	adds	r1, r3, #4
 800ed12:	6029      	str	r1, [r5, #0]
 800ed14:	0601      	lsls	r1, r0, #24
 800ed16:	d501      	bpl.n	800ed1c <_printf_i+0xec>
 800ed18:	681e      	ldr	r6, [r3, #0]
 800ed1a:	e002      	b.n	800ed22 <_printf_i+0xf2>
 800ed1c:	0646      	lsls	r6, r0, #25
 800ed1e:	d5fb      	bpl.n	800ed18 <_printf_i+0xe8>
 800ed20:	881e      	ldrh	r6, [r3, #0]
 800ed22:	4854      	ldr	r0, [pc, #336]	; (800ee74 <_printf_i+0x244>)
 800ed24:	2f6f      	cmp	r7, #111	; 0x6f
 800ed26:	bf0c      	ite	eq
 800ed28:	2308      	moveq	r3, #8
 800ed2a:	230a      	movne	r3, #10
 800ed2c:	2100      	movs	r1, #0
 800ed2e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ed32:	6865      	ldr	r5, [r4, #4]
 800ed34:	60a5      	str	r5, [r4, #8]
 800ed36:	2d00      	cmp	r5, #0
 800ed38:	bfa2      	ittt	ge
 800ed3a:	6821      	ldrge	r1, [r4, #0]
 800ed3c:	f021 0104 	bicge.w	r1, r1, #4
 800ed40:	6021      	strge	r1, [r4, #0]
 800ed42:	b90e      	cbnz	r6, 800ed48 <_printf_i+0x118>
 800ed44:	2d00      	cmp	r5, #0
 800ed46:	d04d      	beq.n	800ede4 <_printf_i+0x1b4>
 800ed48:	4615      	mov	r5, r2
 800ed4a:	fbb6 f1f3 	udiv	r1, r6, r3
 800ed4e:	fb03 6711 	mls	r7, r3, r1, r6
 800ed52:	5dc7      	ldrb	r7, [r0, r7]
 800ed54:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800ed58:	4637      	mov	r7, r6
 800ed5a:	42bb      	cmp	r3, r7
 800ed5c:	460e      	mov	r6, r1
 800ed5e:	d9f4      	bls.n	800ed4a <_printf_i+0x11a>
 800ed60:	2b08      	cmp	r3, #8
 800ed62:	d10b      	bne.n	800ed7c <_printf_i+0x14c>
 800ed64:	6823      	ldr	r3, [r4, #0]
 800ed66:	07de      	lsls	r6, r3, #31
 800ed68:	d508      	bpl.n	800ed7c <_printf_i+0x14c>
 800ed6a:	6923      	ldr	r3, [r4, #16]
 800ed6c:	6861      	ldr	r1, [r4, #4]
 800ed6e:	4299      	cmp	r1, r3
 800ed70:	bfde      	ittt	le
 800ed72:	2330      	movle	r3, #48	; 0x30
 800ed74:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ed78:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800ed7c:	1b52      	subs	r2, r2, r5
 800ed7e:	6122      	str	r2, [r4, #16]
 800ed80:	f8cd a000 	str.w	sl, [sp]
 800ed84:	464b      	mov	r3, r9
 800ed86:	aa03      	add	r2, sp, #12
 800ed88:	4621      	mov	r1, r4
 800ed8a:	4640      	mov	r0, r8
 800ed8c:	f7ff fee2 	bl	800eb54 <_printf_common>
 800ed90:	3001      	adds	r0, #1
 800ed92:	d14c      	bne.n	800ee2e <_printf_i+0x1fe>
 800ed94:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ed98:	b004      	add	sp, #16
 800ed9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ed9e:	4835      	ldr	r0, [pc, #212]	; (800ee74 <_printf_i+0x244>)
 800eda0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800eda4:	6829      	ldr	r1, [r5, #0]
 800eda6:	6823      	ldr	r3, [r4, #0]
 800eda8:	f851 6b04 	ldr.w	r6, [r1], #4
 800edac:	6029      	str	r1, [r5, #0]
 800edae:	061d      	lsls	r5, r3, #24
 800edb0:	d514      	bpl.n	800eddc <_printf_i+0x1ac>
 800edb2:	07df      	lsls	r7, r3, #31
 800edb4:	bf44      	itt	mi
 800edb6:	f043 0320 	orrmi.w	r3, r3, #32
 800edba:	6023      	strmi	r3, [r4, #0]
 800edbc:	b91e      	cbnz	r6, 800edc6 <_printf_i+0x196>
 800edbe:	6823      	ldr	r3, [r4, #0]
 800edc0:	f023 0320 	bic.w	r3, r3, #32
 800edc4:	6023      	str	r3, [r4, #0]
 800edc6:	2310      	movs	r3, #16
 800edc8:	e7b0      	b.n	800ed2c <_printf_i+0xfc>
 800edca:	6823      	ldr	r3, [r4, #0]
 800edcc:	f043 0320 	orr.w	r3, r3, #32
 800edd0:	6023      	str	r3, [r4, #0]
 800edd2:	2378      	movs	r3, #120	; 0x78
 800edd4:	4828      	ldr	r0, [pc, #160]	; (800ee78 <_printf_i+0x248>)
 800edd6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800edda:	e7e3      	b.n	800eda4 <_printf_i+0x174>
 800eddc:	0659      	lsls	r1, r3, #25
 800edde:	bf48      	it	mi
 800ede0:	b2b6      	uxthmi	r6, r6
 800ede2:	e7e6      	b.n	800edb2 <_printf_i+0x182>
 800ede4:	4615      	mov	r5, r2
 800ede6:	e7bb      	b.n	800ed60 <_printf_i+0x130>
 800ede8:	682b      	ldr	r3, [r5, #0]
 800edea:	6826      	ldr	r6, [r4, #0]
 800edec:	6961      	ldr	r1, [r4, #20]
 800edee:	1d18      	adds	r0, r3, #4
 800edf0:	6028      	str	r0, [r5, #0]
 800edf2:	0635      	lsls	r5, r6, #24
 800edf4:	681b      	ldr	r3, [r3, #0]
 800edf6:	d501      	bpl.n	800edfc <_printf_i+0x1cc>
 800edf8:	6019      	str	r1, [r3, #0]
 800edfa:	e002      	b.n	800ee02 <_printf_i+0x1d2>
 800edfc:	0670      	lsls	r0, r6, #25
 800edfe:	d5fb      	bpl.n	800edf8 <_printf_i+0x1c8>
 800ee00:	8019      	strh	r1, [r3, #0]
 800ee02:	2300      	movs	r3, #0
 800ee04:	6123      	str	r3, [r4, #16]
 800ee06:	4615      	mov	r5, r2
 800ee08:	e7ba      	b.n	800ed80 <_printf_i+0x150>
 800ee0a:	682b      	ldr	r3, [r5, #0]
 800ee0c:	1d1a      	adds	r2, r3, #4
 800ee0e:	602a      	str	r2, [r5, #0]
 800ee10:	681d      	ldr	r5, [r3, #0]
 800ee12:	6862      	ldr	r2, [r4, #4]
 800ee14:	2100      	movs	r1, #0
 800ee16:	4628      	mov	r0, r5
 800ee18:	f7f1 f9ea 	bl	80001f0 <memchr>
 800ee1c:	b108      	cbz	r0, 800ee22 <_printf_i+0x1f2>
 800ee1e:	1b40      	subs	r0, r0, r5
 800ee20:	6060      	str	r0, [r4, #4]
 800ee22:	6863      	ldr	r3, [r4, #4]
 800ee24:	6123      	str	r3, [r4, #16]
 800ee26:	2300      	movs	r3, #0
 800ee28:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ee2c:	e7a8      	b.n	800ed80 <_printf_i+0x150>
 800ee2e:	6923      	ldr	r3, [r4, #16]
 800ee30:	462a      	mov	r2, r5
 800ee32:	4649      	mov	r1, r9
 800ee34:	4640      	mov	r0, r8
 800ee36:	47d0      	blx	sl
 800ee38:	3001      	adds	r0, #1
 800ee3a:	d0ab      	beq.n	800ed94 <_printf_i+0x164>
 800ee3c:	6823      	ldr	r3, [r4, #0]
 800ee3e:	079b      	lsls	r3, r3, #30
 800ee40:	d413      	bmi.n	800ee6a <_printf_i+0x23a>
 800ee42:	68e0      	ldr	r0, [r4, #12]
 800ee44:	9b03      	ldr	r3, [sp, #12]
 800ee46:	4298      	cmp	r0, r3
 800ee48:	bfb8      	it	lt
 800ee4a:	4618      	movlt	r0, r3
 800ee4c:	e7a4      	b.n	800ed98 <_printf_i+0x168>
 800ee4e:	2301      	movs	r3, #1
 800ee50:	4632      	mov	r2, r6
 800ee52:	4649      	mov	r1, r9
 800ee54:	4640      	mov	r0, r8
 800ee56:	47d0      	blx	sl
 800ee58:	3001      	adds	r0, #1
 800ee5a:	d09b      	beq.n	800ed94 <_printf_i+0x164>
 800ee5c:	3501      	adds	r5, #1
 800ee5e:	68e3      	ldr	r3, [r4, #12]
 800ee60:	9903      	ldr	r1, [sp, #12]
 800ee62:	1a5b      	subs	r3, r3, r1
 800ee64:	42ab      	cmp	r3, r5
 800ee66:	dcf2      	bgt.n	800ee4e <_printf_i+0x21e>
 800ee68:	e7eb      	b.n	800ee42 <_printf_i+0x212>
 800ee6a:	2500      	movs	r5, #0
 800ee6c:	f104 0619 	add.w	r6, r4, #25
 800ee70:	e7f5      	b.n	800ee5e <_printf_i+0x22e>
 800ee72:	bf00      	nop
 800ee74:	08012eb2 	.word	0x08012eb2
 800ee78:	08012ec3 	.word	0x08012ec3

0800ee7c <siprintf>:
 800ee7c:	b40e      	push	{r1, r2, r3}
 800ee7e:	b500      	push	{lr}
 800ee80:	b09c      	sub	sp, #112	; 0x70
 800ee82:	ab1d      	add	r3, sp, #116	; 0x74
 800ee84:	9002      	str	r0, [sp, #8]
 800ee86:	9006      	str	r0, [sp, #24]
 800ee88:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800ee8c:	4809      	ldr	r0, [pc, #36]	; (800eeb4 <siprintf+0x38>)
 800ee8e:	9107      	str	r1, [sp, #28]
 800ee90:	9104      	str	r1, [sp, #16]
 800ee92:	4909      	ldr	r1, [pc, #36]	; (800eeb8 <siprintf+0x3c>)
 800ee94:	f853 2b04 	ldr.w	r2, [r3], #4
 800ee98:	9105      	str	r1, [sp, #20]
 800ee9a:	6800      	ldr	r0, [r0, #0]
 800ee9c:	9301      	str	r3, [sp, #4]
 800ee9e:	a902      	add	r1, sp, #8
 800eea0:	f001 fb78 	bl	8010594 <_svfiprintf_r>
 800eea4:	9b02      	ldr	r3, [sp, #8]
 800eea6:	2200      	movs	r2, #0
 800eea8:	701a      	strb	r2, [r3, #0]
 800eeaa:	b01c      	add	sp, #112	; 0x70
 800eeac:	f85d eb04 	ldr.w	lr, [sp], #4
 800eeb0:	b003      	add	sp, #12
 800eeb2:	4770      	bx	lr
 800eeb4:	20000024 	.word	0x20000024
 800eeb8:	ffff0208 	.word	0xffff0208

0800eebc <quorem>:
 800eebc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eec0:	6903      	ldr	r3, [r0, #16]
 800eec2:	690c      	ldr	r4, [r1, #16]
 800eec4:	42a3      	cmp	r3, r4
 800eec6:	4607      	mov	r7, r0
 800eec8:	f2c0 8081 	blt.w	800efce <quorem+0x112>
 800eecc:	3c01      	subs	r4, #1
 800eece:	f101 0814 	add.w	r8, r1, #20
 800eed2:	f100 0514 	add.w	r5, r0, #20
 800eed6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800eeda:	9301      	str	r3, [sp, #4]
 800eedc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800eee0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800eee4:	3301      	adds	r3, #1
 800eee6:	429a      	cmp	r2, r3
 800eee8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800eeec:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800eef0:	fbb2 f6f3 	udiv	r6, r2, r3
 800eef4:	d331      	bcc.n	800ef5a <quorem+0x9e>
 800eef6:	f04f 0e00 	mov.w	lr, #0
 800eefa:	4640      	mov	r0, r8
 800eefc:	46ac      	mov	ip, r5
 800eefe:	46f2      	mov	sl, lr
 800ef00:	f850 2b04 	ldr.w	r2, [r0], #4
 800ef04:	b293      	uxth	r3, r2
 800ef06:	fb06 e303 	mla	r3, r6, r3, lr
 800ef0a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800ef0e:	b29b      	uxth	r3, r3
 800ef10:	ebaa 0303 	sub.w	r3, sl, r3
 800ef14:	f8dc a000 	ldr.w	sl, [ip]
 800ef18:	0c12      	lsrs	r2, r2, #16
 800ef1a:	fa13 f38a 	uxtah	r3, r3, sl
 800ef1e:	fb06 e202 	mla	r2, r6, r2, lr
 800ef22:	9300      	str	r3, [sp, #0]
 800ef24:	9b00      	ldr	r3, [sp, #0]
 800ef26:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800ef2a:	b292      	uxth	r2, r2
 800ef2c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800ef30:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ef34:	f8bd 3000 	ldrh.w	r3, [sp]
 800ef38:	4581      	cmp	r9, r0
 800ef3a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ef3e:	f84c 3b04 	str.w	r3, [ip], #4
 800ef42:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800ef46:	d2db      	bcs.n	800ef00 <quorem+0x44>
 800ef48:	f855 300b 	ldr.w	r3, [r5, fp]
 800ef4c:	b92b      	cbnz	r3, 800ef5a <quorem+0x9e>
 800ef4e:	9b01      	ldr	r3, [sp, #4]
 800ef50:	3b04      	subs	r3, #4
 800ef52:	429d      	cmp	r5, r3
 800ef54:	461a      	mov	r2, r3
 800ef56:	d32e      	bcc.n	800efb6 <quorem+0xfa>
 800ef58:	613c      	str	r4, [r7, #16]
 800ef5a:	4638      	mov	r0, r7
 800ef5c:	f001 f8c6 	bl	80100ec <__mcmp>
 800ef60:	2800      	cmp	r0, #0
 800ef62:	db24      	blt.n	800efae <quorem+0xf2>
 800ef64:	3601      	adds	r6, #1
 800ef66:	4628      	mov	r0, r5
 800ef68:	f04f 0c00 	mov.w	ip, #0
 800ef6c:	f858 2b04 	ldr.w	r2, [r8], #4
 800ef70:	f8d0 e000 	ldr.w	lr, [r0]
 800ef74:	b293      	uxth	r3, r2
 800ef76:	ebac 0303 	sub.w	r3, ip, r3
 800ef7a:	0c12      	lsrs	r2, r2, #16
 800ef7c:	fa13 f38e 	uxtah	r3, r3, lr
 800ef80:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800ef84:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ef88:	b29b      	uxth	r3, r3
 800ef8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ef8e:	45c1      	cmp	r9, r8
 800ef90:	f840 3b04 	str.w	r3, [r0], #4
 800ef94:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800ef98:	d2e8      	bcs.n	800ef6c <quorem+0xb0>
 800ef9a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ef9e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800efa2:	b922      	cbnz	r2, 800efae <quorem+0xf2>
 800efa4:	3b04      	subs	r3, #4
 800efa6:	429d      	cmp	r5, r3
 800efa8:	461a      	mov	r2, r3
 800efaa:	d30a      	bcc.n	800efc2 <quorem+0x106>
 800efac:	613c      	str	r4, [r7, #16]
 800efae:	4630      	mov	r0, r6
 800efb0:	b003      	add	sp, #12
 800efb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800efb6:	6812      	ldr	r2, [r2, #0]
 800efb8:	3b04      	subs	r3, #4
 800efba:	2a00      	cmp	r2, #0
 800efbc:	d1cc      	bne.n	800ef58 <quorem+0x9c>
 800efbe:	3c01      	subs	r4, #1
 800efc0:	e7c7      	b.n	800ef52 <quorem+0x96>
 800efc2:	6812      	ldr	r2, [r2, #0]
 800efc4:	3b04      	subs	r3, #4
 800efc6:	2a00      	cmp	r2, #0
 800efc8:	d1f0      	bne.n	800efac <quorem+0xf0>
 800efca:	3c01      	subs	r4, #1
 800efcc:	e7eb      	b.n	800efa6 <quorem+0xea>
 800efce:	2000      	movs	r0, #0
 800efd0:	e7ee      	b.n	800efb0 <quorem+0xf4>
 800efd2:	0000      	movs	r0, r0
 800efd4:	0000      	movs	r0, r0
	...

0800efd8 <_dtoa_r>:
 800efd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800efdc:	ed2d 8b04 	vpush	{d8-d9}
 800efe0:	ec57 6b10 	vmov	r6, r7, d0
 800efe4:	b093      	sub	sp, #76	; 0x4c
 800efe6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800efe8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800efec:	9106      	str	r1, [sp, #24]
 800efee:	ee10 aa10 	vmov	sl, s0
 800eff2:	4604      	mov	r4, r0
 800eff4:	9209      	str	r2, [sp, #36]	; 0x24
 800eff6:	930c      	str	r3, [sp, #48]	; 0x30
 800eff8:	46bb      	mov	fp, r7
 800effa:	b975      	cbnz	r5, 800f01a <_dtoa_r+0x42>
 800effc:	2010      	movs	r0, #16
 800effe:	f000 fddd 	bl	800fbbc <malloc>
 800f002:	4602      	mov	r2, r0
 800f004:	6260      	str	r0, [r4, #36]	; 0x24
 800f006:	b920      	cbnz	r0, 800f012 <_dtoa_r+0x3a>
 800f008:	4ba7      	ldr	r3, [pc, #668]	; (800f2a8 <_dtoa_r+0x2d0>)
 800f00a:	21ea      	movs	r1, #234	; 0xea
 800f00c:	48a7      	ldr	r0, [pc, #668]	; (800f2ac <_dtoa_r+0x2d4>)
 800f00e:	f001 fbd1 	bl	80107b4 <__assert_func>
 800f012:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800f016:	6005      	str	r5, [r0, #0]
 800f018:	60c5      	str	r5, [r0, #12]
 800f01a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f01c:	6819      	ldr	r1, [r3, #0]
 800f01e:	b151      	cbz	r1, 800f036 <_dtoa_r+0x5e>
 800f020:	685a      	ldr	r2, [r3, #4]
 800f022:	604a      	str	r2, [r1, #4]
 800f024:	2301      	movs	r3, #1
 800f026:	4093      	lsls	r3, r2
 800f028:	608b      	str	r3, [r1, #8]
 800f02a:	4620      	mov	r0, r4
 800f02c:	f000 fe1c 	bl	800fc68 <_Bfree>
 800f030:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f032:	2200      	movs	r2, #0
 800f034:	601a      	str	r2, [r3, #0]
 800f036:	1e3b      	subs	r3, r7, #0
 800f038:	bfaa      	itet	ge
 800f03a:	2300      	movge	r3, #0
 800f03c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800f040:	f8c8 3000 	strge.w	r3, [r8]
 800f044:	4b9a      	ldr	r3, [pc, #616]	; (800f2b0 <_dtoa_r+0x2d8>)
 800f046:	bfbc      	itt	lt
 800f048:	2201      	movlt	r2, #1
 800f04a:	f8c8 2000 	strlt.w	r2, [r8]
 800f04e:	ea33 030b 	bics.w	r3, r3, fp
 800f052:	d11b      	bne.n	800f08c <_dtoa_r+0xb4>
 800f054:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f056:	f242 730f 	movw	r3, #9999	; 0x270f
 800f05a:	6013      	str	r3, [r2, #0]
 800f05c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f060:	4333      	orrs	r3, r6
 800f062:	f000 8592 	beq.w	800fb8a <_dtoa_r+0xbb2>
 800f066:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f068:	b963      	cbnz	r3, 800f084 <_dtoa_r+0xac>
 800f06a:	4b92      	ldr	r3, [pc, #584]	; (800f2b4 <_dtoa_r+0x2dc>)
 800f06c:	e022      	b.n	800f0b4 <_dtoa_r+0xdc>
 800f06e:	4b92      	ldr	r3, [pc, #584]	; (800f2b8 <_dtoa_r+0x2e0>)
 800f070:	9301      	str	r3, [sp, #4]
 800f072:	3308      	adds	r3, #8
 800f074:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800f076:	6013      	str	r3, [r2, #0]
 800f078:	9801      	ldr	r0, [sp, #4]
 800f07a:	b013      	add	sp, #76	; 0x4c
 800f07c:	ecbd 8b04 	vpop	{d8-d9}
 800f080:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f084:	4b8b      	ldr	r3, [pc, #556]	; (800f2b4 <_dtoa_r+0x2dc>)
 800f086:	9301      	str	r3, [sp, #4]
 800f088:	3303      	adds	r3, #3
 800f08a:	e7f3      	b.n	800f074 <_dtoa_r+0x9c>
 800f08c:	2200      	movs	r2, #0
 800f08e:	2300      	movs	r3, #0
 800f090:	4650      	mov	r0, sl
 800f092:	4659      	mov	r1, fp
 800f094:	f7f1 fd20 	bl	8000ad8 <__aeabi_dcmpeq>
 800f098:	ec4b ab19 	vmov	d9, sl, fp
 800f09c:	4680      	mov	r8, r0
 800f09e:	b158      	cbz	r0, 800f0b8 <_dtoa_r+0xe0>
 800f0a0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f0a2:	2301      	movs	r3, #1
 800f0a4:	6013      	str	r3, [r2, #0]
 800f0a6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f0a8:	2b00      	cmp	r3, #0
 800f0aa:	f000 856b 	beq.w	800fb84 <_dtoa_r+0xbac>
 800f0ae:	4883      	ldr	r0, [pc, #524]	; (800f2bc <_dtoa_r+0x2e4>)
 800f0b0:	6018      	str	r0, [r3, #0]
 800f0b2:	1e43      	subs	r3, r0, #1
 800f0b4:	9301      	str	r3, [sp, #4]
 800f0b6:	e7df      	b.n	800f078 <_dtoa_r+0xa0>
 800f0b8:	ec4b ab10 	vmov	d0, sl, fp
 800f0bc:	aa10      	add	r2, sp, #64	; 0x40
 800f0be:	a911      	add	r1, sp, #68	; 0x44
 800f0c0:	4620      	mov	r0, r4
 800f0c2:	f001 f8b9 	bl	8010238 <__d2b>
 800f0c6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800f0ca:	ee08 0a10 	vmov	s16, r0
 800f0ce:	2d00      	cmp	r5, #0
 800f0d0:	f000 8084 	beq.w	800f1dc <_dtoa_r+0x204>
 800f0d4:	ee19 3a90 	vmov	r3, s19
 800f0d8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f0dc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800f0e0:	4656      	mov	r6, sl
 800f0e2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800f0e6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800f0ea:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800f0ee:	4b74      	ldr	r3, [pc, #464]	; (800f2c0 <_dtoa_r+0x2e8>)
 800f0f0:	2200      	movs	r2, #0
 800f0f2:	4630      	mov	r0, r6
 800f0f4:	4639      	mov	r1, r7
 800f0f6:	f7f1 f8cf 	bl	8000298 <__aeabi_dsub>
 800f0fa:	a365      	add	r3, pc, #404	; (adr r3, 800f290 <_dtoa_r+0x2b8>)
 800f0fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f100:	f7f1 fa82 	bl	8000608 <__aeabi_dmul>
 800f104:	a364      	add	r3, pc, #400	; (adr r3, 800f298 <_dtoa_r+0x2c0>)
 800f106:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f10a:	f7f1 f8c7 	bl	800029c <__adddf3>
 800f10e:	4606      	mov	r6, r0
 800f110:	4628      	mov	r0, r5
 800f112:	460f      	mov	r7, r1
 800f114:	f7f1 fa0e 	bl	8000534 <__aeabi_i2d>
 800f118:	a361      	add	r3, pc, #388	; (adr r3, 800f2a0 <_dtoa_r+0x2c8>)
 800f11a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f11e:	f7f1 fa73 	bl	8000608 <__aeabi_dmul>
 800f122:	4602      	mov	r2, r0
 800f124:	460b      	mov	r3, r1
 800f126:	4630      	mov	r0, r6
 800f128:	4639      	mov	r1, r7
 800f12a:	f7f1 f8b7 	bl	800029c <__adddf3>
 800f12e:	4606      	mov	r6, r0
 800f130:	460f      	mov	r7, r1
 800f132:	f7f1 fd19 	bl	8000b68 <__aeabi_d2iz>
 800f136:	2200      	movs	r2, #0
 800f138:	9000      	str	r0, [sp, #0]
 800f13a:	2300      	movs	r3, #0
 800f13c:	4630      	mov	r0, r6
 800f13e:	4639      	mov	r1, r7
 800f140:	f7f1 fcd4 	bl	8000aec <__aeabi_dcmplt>
 800f144:	b150      	cbz	r0, 800f15c <_dtoa_r+0x184>
 800f146:	9800      	ldr	r0, [sp, #0]
 800f148:	f7f1 f9f4 	bl	8000534 <__aeabi_i2d>
 800f14c:	4632      	mov	r2, r6
 800f14e:	463b      	mov	r3, r7
 800f150:	f7f1 fcc2 	bl	8000ad8 <__aeabi_dcmpeq>
 800f154:	b910      	cbnz	r0, 800f15c <_dtoa_r+0x184>
 800f156:	9b00      	ldr	r3, [sp, #0]
 800f158:	3b01      	subs	r3, #1
 800f15a:	9300      	str	r3, [sp, #0]
 800f15c:	9b00      	ldr	r3, [sp, #0]
 800f15e:	2b16      	cmp	r3, #22
 800f160:	d85a      	bhi.n	800f218 <_dtoa_r+0x240>
 800f162:	9a00      	ldr	r2, [sp, #0]
 800f164:	4b57      	ldr	r3, [pc, #348]	; (800f2c4 <_dtoa_r+0x2ec>)
 800f166:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f16a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f16e:	ec51 0b19 	vmov	r0, r1, d9
 800f172:	f7f1 fcbb 	bl	8000aec <__aeabi_dcmplt>
 800f176:	2800      	cmp	r0, #0
 800f178:	d050      	beq.n	800f21c <_dtoa_r+0x244>
 800f17a:	9b00      	ldr	r3, [sp, #0]
 800f17c:	3b01      	subs	r3, #1
 800f17e:	9300      	str	r3, [sp, #0]
 800f180:	2300      	movs	r3, #0
 800f182:	930b      	str	r3, [sp, #44]	; 0x2c
 800f184:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f186:	1b5d      	subs	r5, r3, r5
 800f188:	1e6b      	subs	r3, r5, #1
 800f18a:	9305      	str	r3, [sp, #20]
 800f18c:	bf45      	ittet	mi
 800f18e:	f1c5 0301 	rsbmi	r3, r5, #1
 800f192:	9304      	strmi	r3, [sp, #16]
 800f194:	2300      	movpl	r3, #0
 800f196:	2300      	movmi	r3, #0
 800f198:	bf4c      	ite	mi
 800f19a:	9305      	strmi	r3, [sp, #20]
 800f19c:	9304      	strpl	r3, [sp, #16]
 800f19e:	9b00      	ldr	r3, [sp, #0]
 800f1a0:	2b00      	cmp	r3, #0
 800f1a2:	db3d      	blt.n	800f220 <_dtoa_r+0x248>
 800f1a4:	9b05      	ldr	r3, [sp, #20]
 800f1a6:	9a00      	ldr	r2, [sp, #0]
 800f1a8:	920a      	str	r2, [sp, #40]	; 0x28
 800f1aa:	4413      	add	r3, r2
 800f1ac:	9305      	str	r3, [sp, #20]
 800f1ae:	2300      	movs	r3, #0
 800f1b0:	9307      	str	r3, [sp, #28]
 800f1b2:	9b06      	ldr	r3, [sp, #24]
 800f1b4:	2b09      	cmp	r3, #9
 800f1b6:	f200 8089 	bhi.w	800f2cc <_dtoa_r+0x2f4>
 800f1ba:	2b05      	cmp	r3, #5
 800f1bc:	bfc4      	itt	gt
 800f1be:	3b04      	subgt	r3, #4
 800f1c0:	9306      	strgt	r3, [sp, #24]
 800f1c2:	9b06      	ldr	r3, [sp, #24]
 800f1c4:	f1a3 0302 	sub.w	r3, r3, #2
 800f1c8:	bfcc      	ite	gt
 800f1ca:	2500      	movgt	r5, #0
 800f1cc:	2501      	movle	r5, #1
 800f1ce:	2b03      	cmp	r3, #3
 800f1d0:	f200 8087 	bhi.w	800f2e2 <_dtoa_r+0x30a>
 800f1d4:	e8df f003 	tbb	[pc, r3]
 800f1d8:	59383a2d 	.word	0x59383a2d
 800f1dc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800f1e0:	441d      	add	r5, r3
 800f1e2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800f1e6:	2b20      	cmp	r3, #32
 800f1e8:	bfc1      	itttt	gt
 800f1ea:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800f1ee:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800f1f2:	fa0b f303 	lslgt.w	r3, fp, r3
 800f1f6:	fa26 f000 	lsrgt.w	r0, r6, r0
 800f1fa:	bfda      	itte	le
 800f1fc:	f1c3 0320 	rsble	r3, r3, #32
 800f200:	fa06 f003 	lslle.w	r0, r6, r3
 800f204:	4318      	orrgt	r0, r3
 800f206:	f7f1 f985 	bl	8000514 <__aeabi_ui2d>
 800f20a:	2301      	movs	r3, #1
 800f20c:	4606      	mov	r6, r0
 800f20e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800f212:	3d01      	subs	r5, #1
 800f214:	930e      	str	r3, [sp, #56]	; 0x38
 800f216:	e76a      	b.n	800f0ee <_dtoa_r+0x116>
 800f218:	2301      	movs	r3, #1
 800f21a:	e7b2      	b.n	800f182 <_dtoa_r+0x1aa>
 800f21c:	900b      	str	r0, [sp, #44]	; 0x2c
 800f21e:	e7b1      	b.n	800f184 <_dtoa_r+0x1ac>
 800f220:	9b04      	ldr	r3, [sp, #16]
 800f222:	9a00      	ldr	r2, [sp, #0]
 800f224:	1a9b      	subs	r3, r3, r2
 800f226:	9304      	str	r3, [sp, #16]
 800f228:	4253      	negs	r3, r2
 800f22a:	9307      	str	r3, [sp, #28]
 800f22c:	2300      	movs	r3, #0
 800f22e:	930a      	str	r3, [sp, #40]	; 0x28
 800f230:	e7bf      	b.n	800f1b2 <_dtoa_r+0x1da>
 800f232:	2300      	movs	r3, #0
 800f234:	9308      	str	r3, [sp, #32]
 800f236:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f238:	2b00      	cmp	r3, #0
 800f23a:	dc55      	bgt.n	800f2e8 <_dtoa_r+0x310>
 800f23c:	2301      	movs	r3, #1
 800f23e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800f242:	461a      	mov	r2, r3
 800f244:	9209      	str	r2, [sp, #36]	; 0x24
 800f246:	e00c      	b.n	800f262 <_dtoa_r+0x28a>
 800f248:	2301      	movs	r3, #1
 800f24a:	e7f3      	b.n	800f234 <_dtoa_r+0x25c>
 800f24c:	2300      	movs	r3, #0
 800f24e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f250:	9308      	str	r3, [sp, #32]
 800f252:	9b00      	ldr	r3, [sp, #0]
 800f254:	4413      	add	r3, r2
 800f256:	9302      	str	r3, [sp, #8]
 800f258:	3301      	adds	r3, #1
 800f25a:	2b01      	cmp	r3, #1
 800f25c:	9303      	str	r3, [sp, #12]
 800f25e:	bfb8      	it	lt
 800f260:	2301      	movlt	r3, #1
 800f262:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800f264:	2200      	movs	r2, #0
 800f266:	6042      	str	r2, [r0, #4]
 800f268:	2204      	movs	r2, #4
 800f26a:	f102 0614 	add.w	r6, r2, #20
 800f26e:	429e      	cmp	r6, r3
 800f270:	6841      	ldr	r1, [r0, #4]
 800f272:	d93d      	bls.n	800f2f0 <_dtoa_r+0x318>
 800f274:	4620      	mov	r0, r4
 800f276:	f000 fcb7 	bl	800fbe8 <_Balloc>
 800f27a:	9001      	str	r0, [sp, #4]
 800f27c:	2800      	cmp	r0, #0
 800f27e:	d13b      	bne.n	800f2f8 <_dtoa_r+0x320>
 800f280:	4b11      	ldr	r3, [pc, #68]	; (800f2c8 <_dtoa_r+0x2f0>)
 800f282:	4602      	mov	r2, r0
 800f284:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800f288:	e6c0      	b.n	800f00c <_dtoa_r+0x34>
 800f28a:	2301      	movs	r3, #1
 800f28c:	e7df      	b.n	800f24e <_dtoa_r+0x276>
 800f28e:	bf00      	nop
 800f290:	636f4361 	.word	0x636f4361
 800f294:	3fd287a7 	.word	0x3fd287a7
 800f298:	8b60c8b3 	.word	0x8b60c8b3
 800f29c:	3fc68a28 	.word	0x3fc68a28
 800f2a0:	509f79fb 	.word	0x509f79fb
 800f2a4:	3fd34413 	.word	0x3fd34413
 800f2a8:	08012ee1 	.word	0x08012ee1
 800f2ac:	08012ef8 	.word	0x08012ef8
 800f2b0:	7ff00000 	.word	0x7ff00000
 800f2b4:	08012edd 	.word	0x08012edd
 800f2b8:	08012ed4 	.word	0x08012ed4
 800f2bc:	08012eb1 	.word	0x08012eb1
 800f2c0:	3ff80000 	.word	0x3ff80000
 800f2c4:	08012fe8 	.word	0x08012fe8
 800f2c8:	08012f53 	.word	0x08012f53
 800f2cc:	2501      	movs	r5, #1
 800f2ce:	2300      	movs	r3, #0
 800f2d0:	9306      	str	r3, [sp, #24]
 800f2d2:	9508      	str	r5, [sp, #32]
 800f2d4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800f2d8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800f2dc:	2200      	movs	r2, #0
 800f2de:	2312      	movs	r3, #18
 800f2e0:	e7b0      	b.n	800f244 <_dtoa_r+0x26c>
 800f2e2:	2301      	movs	r3, #1
 800f2e4:	9308      	str	r3, [sp, #32]
 800f2e6:	e7f5      	b.n	800f2d4 <_dtoa_r+0x2fc>
 800f2e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f2ea:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800f2ee:	e7b8      	b.n	800f262 <_dtoa_r+0x28a>
 800f2f0:	3101      	adds	r1, #1
 800f2f2:	6041      	str	r1, [r0, #4]
 800f2f4:	0052      	lsls	r2, r2, #1
 800f2f6:	e7b8      	b.n	800f26a <_dtoa_r+0x292>
 800f2f8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f2fa:	9a01      	ldr	r2, [sp, #4]
 800f2fc:	601a      	str	r2, [r3, #0]
 800f2fe:	9b03      	ldr	r3, [sp, #12]
 800f300:	2b0e      	cmp	r3, #14
 800f302:	f200 809d 	bhi.w	800f440 <_dtoa_r+0x468>
 800f306:	2d00      	cmp	r5, #0
 800f308:	f000 809a 	beq.w	800f440 <_dtoa_r+0x468>
 800f30c:	9b00      	ldr	r3, [sp, #0]
 800f30e:	2b00      	cmp	r3, #0
 800f310:	dd32      	ble.n	800f378 <_dtoa_r+0x3a0>
 800f312:	4ab7      	ldr	r2, [pc, #732]	; (800f5f0 <_dtoa_r+0x618>)
 800f314:	f003 030f 	and.w	r3, r3, #15
 800f318:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800f31c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f320:	9b00      	ldr	r3, [sp, #0]
 800f322:	05d8      	lsls	r0, r3, #23
 800f324:	ea4f 1723 	mov.w	r7, r3, asr #4
 800f328:	d516      	bpl.n	800f358 <_dtoa_r+0x380>
 800f32a:	4bb2      	ldr	r3, [pc, #712]	; (800f5f4 <_dtoa_r+0x61c>)
 800f32c:	ec51 0b19 	vmov	r0, r1, d9
 800f330:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800f334:	f7f1 fa92 	bl	800085c <__aeabi_ddiv>
 800f338:	f007 070f 	and.w	r7, r7, #15
 800f33c:	4682      	mov	sl, r0
 800f33e:	468b      	mov	fp, r1
 800f340:	2503      	movs	r5, #3
 800f342:	4eac      	ldr	r6, [pc, #688]	; (800f5f4 <_dtoa_r+0x61c>)
 800f344:	b957      	cbnz	r7, 800f35c <_dtoa_r+0x384>
 800f346:	4642      	mov	r2, r8
 800f348:	464b      	mov	r3, r9
 800f34a:	4650      	mov	r0, sl
 800f34c:	4659      	mov	r1, fp
 800f34e:	f7f1 fa85 	bl	800085c <__aeabi_ddiv>
 800f352:	4682      	mov	sl, r0
 800f354:	468b      	mov	fp, r1
 800f356:	e028      	b.n	800f3aa <_dtoa_r+0x3d2>
 800f358:	2502      	movs	r5, #2
 800f35a:	e7f2      	b.n	800f342 <_dtoa_r+0x36a>
 800f35c:	07f9      	lsls	r1, r7, #31
 800f35e:	d508      	bpl.n	800f372 <_dtoa_r+0x39a>
 800f360:	4640      	mov	r0, r8
 800f362:	4649      	mov	r1, r9
 800f364:	e9d6 2300 	ldrd	r2, r3, [r6]
 800f368:	f7f1 f94e 	bl	8000608 <__aeabi_dmul>
 800f36c:	3501      	adds	r5, #1
 800f36e:	4680      	mov	r8, r0
 800f370:	4689      	mov	r9, r1
 800f372:	107f      	asrs	r7, r7, #1
 800f374:	3608      	adds	r6, #8
 800f376:	e7e5      	b.n	800f344 <_dtoa_r+0x36c>
 800f378:	f000 809b 	beq.w	800f4b2 <_dtoa_r+0x4da>
 800f37c:	9b00      	ldr	r3, [sp, #0]
 800f37e:	4f9d      	ldr	r7, [pc, #628]	; (800f5f4 <_dtoa_r+0x61c>)
 800f380:	425e      	negs	r6, r3
 800f382:	4b9b      	ldr	r3, [pc, #620]	; (800f5f0 <_dtoa_r+0x618>)
 800f384:	f006 020f 	and.w	r2, r6, #15
 800f388:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f38c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f390:	ec51 0b19 	vmov	r0, r1, d9
 800f394:	f7f1 f938 	bl	8000608 <__aeabi_dmul>
 800f398:	1136      	asrs	r6, r6, #4
 800f39a:	4682      	mov	sl, r0
 800f39c:	468b      	mov	fp, r1
 800f39e:	2300      	movs	r3, #0
 800f3a0:	2502      	movs	r5, #2
 800f3a2:	2e00      	cmp	r6, #0
 800f3a4:	d17a      	bne.n	800f49c <_dtoa_r+0x4c4>
 800f3a6:	2b00      	cmp	r3, #0
 800f3a8:	d1d3      	bne.n	800f352 <_dtoa_r+0x37a>
 800f3aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f3ac:	2b00      	cmp	r3, #0
 800f3ae:	f000 8082 	beq.w	800f4b6 <_dtoa_r+0x4de>
 800f3b2:	4b91      	ldr	r3, [pc, #580]	; (800f5f8 <_dtoa_r+0x620>)
 800f3b4:	2200      	movs	r2, #0
 800f3b6:	4650      	mov	r0, sl
 800f3b8:	4659      	mov	r1, fp
 800f3ba:	f7f1 fb97 	bl	8000aec <__aeabi_dcmplt>
 800f3be:	2800      	cmp	r0, #0
 800f3c0:	d079      	beq.n	800f4b6 <_dtoa_r+0x4de>
 800f3c2:	9b03      	ldr	r3, [sp, #12]
 800f3c4:	2b00      	cmp	r3, #0
 800f3c6:	d076      	beq.n	800f4b6 <_dtoa_r+0x4de>
 800f3c8:	9b02      	ldr	r3, [sp, #8]
 800f3ca:	2b00      	cmp	r3, #0
 800f3cc:	dd36      	ble.n	800f43c <_dtoa_r+0x464>
 800f3ce:	9b00      	ldr	r3, [sp, #0]
 800f3d0:	4650      	mov	r0, sl
 800f3d2:	4659      	mov	r1, fp
 800f3d4:	1e5f      	subs	r7, r3, #1
 800f3d6:	2200      	movs	r2, #0
 800f3d8:	4b88      	ldr	r3, [pc, #544]	; (800f5fc <_dtoa_r+0x624>)
 800f3da:	f7f1 f915 	bl	8000608 <__aeabi_dmul>
 800f3de:	9e02      	ldr	r6, [sp, #8]
 800f3e0:	4682      	mov	sl, r0
 800f3e2:	468b      	mov	fp, r1
 800f3e4:	3501      	adds	r5, #1
 800f3e6:	4628      	mov	r0, r5
 800f3e8:	f7f1 f8a4 	bl	8000534 <__aeabi_i2d>
 800f3ec:	4652      	mov	r2, sl
 800f3ee:	465b      	mov	r3, fp
 800f3f0:	f7f1 f90a 	bl	8000608 <__aeabi_dmul>
 800f3f4:	4b82      	ldr	r3, [pc, #520]	; (800f600 <_dtoa_r+0x628>)
 800f3f6:	2200      	movs	r2, #0
 800f3f8:	f7f0 ff50 	bl	800029c <__adddf3>
 800f3fc:	46d0      	mov	r8, sl
 800f3fe:	46d9      	mov	r9, fp
 800f400:	4682      	mov	sl, r0
 800f402:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800f406:	2e00      	cmp	r6, #0
 800f408:	d158      	bne.n	800f4bc <_dtoa_r+0x4e4>
 800f40a:	4b7e      	ldr	r3, [pc, #504]	; (800f604 <_dtoa_r+0x62c>)
 800f40c:	2200      	movs	r2, #0
 800f40e:	4640      	mov	r0, r8
 800f410:	4649      	mov	r1, r9
 800f412:	f7f0 ff41 	bl	8000298 <__aeabi_dsub>
 800f416:	4652      	mov	r2, sl
 800f418:	465b      	mov	r3, fp
 800f41a:	4680      	mov	r8, r0
 800f41c:	4689      	mov	r9, r1
 800f41e:	f7f1 fb83 	bl	8000b28 <__aeabi_dcmpgt>
 800f422:	2800      	cmp	r0, #0
 800f424:	f040 8295 	bne.w	800f952 <_dtoa_r+0x97a>
 800f428:	4652      	mov	r2, sl
 800f42a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800f42e:	4640      	mov	r0, r8
 800f430:	4649      	mov	r1, r9
 800f432:	f7f1 fb5b 	bl	8000aec <__aeabi_dcmplt>
 800f436:	2800      	cmp	r0, #0
 800f438:	f040 8289 	bne.w	800f94e <_dtoa_r+0x976>
 800f43c:	ec5b ab19 	vmov	sl, fp, d9
 800f440:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f442:	2b00      	cmp	r3, #0
 800f444:	f2c0 8148 	blt.w	800f6d8 <_dtoa_r+0x700>
 800f448:	9a00      	ldr	r2, [sp, #0]
 800f44a:	2a0e      	cmp	r2, #14
 800f44c:	f300 8144 	bgt.w	800f6d8 <_dtoa_r+0x700>
 800f450:	4b67      	ldr	r3, [pc, #412]	; (800f5f0 <_dtoa_r+0x618>)
 800f452:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f456:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f45a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f45c:	2b00      	cmp	r3, #0
 800f45e:	f280 80d5 	bge.w	800f60c <_dtoa_r+0x634>
 800f462:	9b03      	ldr	r3, [sp, #12]
 800f464:	2b00      	cmp	r3, #0
 800f466:	f300 80d1 	bgt.w	800f60c <_dtoa_r+0x634>
 800f46a:	f040 826f 	bne.w	800f94c <_dtoa_r+0x974>
 800f46e:	4b65      	ldr	r3, [pc, #404]	; (800f604 <_dtoa_r+0x62c>)
 800f470:	2200      	movs	r2, #0
 800f472:	4640      	mov	r0, r8
 800f474:	4649      	mov	r1, r9
 800f476:	f7f1 f8c7 	bl	8000608 <__aeabi_dmul>
 800f47a:	4652      	mov	r2, sl
 800f47c:	465b      	mov	r3, fp
 800f47e:	f7f1 fb49 	bl	8000b14 <__aeabi_dcmpge>
 800f482:	9e03      	ldr	r6, [sp, #12]
 800f484:	4637      	mov	r7, r6
 800f486:	2800      	cmp	r0, #0
 800f488:	f040 8245 	bne.w	800f916 <_dtoa_r+0x93e>
 800f48c:	9d01      	ldr	r5, [sp, #4]
 800f48e:	2331      	movs	r3, #49	; 0x31
 800f490:	f805 3b01 	strb.w	r3, [r5], #1
 800f494:	9b00      	ldr	r3, [sp, #0]
 800f496:	3301      	adds	r3, #1
 800f498:	9300      	str	r3, [sp, #0]
 800f49a:	e240      	b.n	800f91e <_dtoa_r+0x946>
 800f49c:	07f2      	lsls	r2, r6, #31
 800f49e:	d505      	bpl.n	800f4ac <_dtoa_r+0x4d4>
 800f4a0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f4a4:	f7f1 f8b0 	bl	8000608 <__aeabi_dmul>
 800f4a8:	3501      	adds	r5, #1
 800f4aa:	2301      	movs	r3, #1
 800f4ac:	1076      	asrs	r6, r6, #1
 800f4ae:	3708      	adds	r7, #8
 800f4b0:	e777      	b.n	800f3a2 <_dtoa_r+0x3ca>
 800f4b2:	2502      	movs	r5, #2
 800f4b4:	e779      	b.n	800f3aa <_dtoa_r+0x3d2>
 800f4b6:	9f00      	ldr	r7, [sp, #0]
 800f4b8:	9e03      	ldr	r6, [sp, #12]
 800f4ba:	e794      	b.n	800f3e6 <_dtoa_r+0x40e>
 800f4bc:	9901      	ldr	r1, [sp, #4]
 800f4be:	4b4c      	ldr	r3, [pc, #304]	; (800f5f0 <_dtoa_r+0x618>)
 800f4c0:	4431      	add	r1, r6
 800f4c2:	910d      	str	r1, [sp, #52]	; 0x34
 800f4c4:	9908      	ldr	r1, [sp, #32]
 800f4c6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800f4ca:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800f4ce:	2900      	cmp	r1, #0
 800f4d0:	d043      	beq.n	800f55a <_dtoa_r+0x582>
 800f4d2:	494d      	ldr	r1, [pc, #308]	; (800f608 <_dtoa_r+0x630>)
 800f4d4:	2000      	movs	r0, #0
 800f4d6:	f7f1 f9c1 	bl	800085c <__aeabi_ddiv>
 800f4da:	4652      	mov	r2, sl
 800f4dc:	465b      	mov	r3, fp
 800f4de:	f7f0 fedb 	bl	8000298 <__aeabi_dsub>
 800f4e2:	9d01      	ldr	r5, [sp, #4]
 800f4e4:	4682      	mov	sl, r0
 800f4e6:	468b      	mov	fp, r1
 800f4e8:	4649      	mov	r1, r9
 800f4ea:	4640      	mov	r0, r8
 800f4ec:	f7f1 fb3c 	bl	8000b68 <__aeabi_d2iz>
 800f4f0:	4606      	mov	r6, r0
 800f4f2:	f7f1 f81f 	bl	8000534 <__aeabi_i2d>
 800f4f6:	4602      	mov	r2, r0
 800f4f8:	460b      	mov	r3, r1
 800f4fa:	4640      	mov	r0, r8
 800f4fc:	4649      	mov	r1, r9
 800f4fe:	f7f0 fecb 	bl	8000298 <__aeabi_dsub>
 800f502:	3630      	adds	r6, #48	; 0x30
 800f504:	f805 6b01 	strb.w	r6, [r5], #1
 800f508:	4652      	mov	r2, sl
 800f50a:	465b      	mov	r3, fp
 800f50c:	4680      	mov	r8, r0
 800f50e:	4689      	mov	r9, r1
 800f510:	f7f1 faec 	bl	8000aec <__aeabi_dcmplt>
 800f514:	2800      	cmp	r0, #0
 800f516:	d163      	bne.n	800f5e0 <_dtoa_r+0x608>
 800f518:	4642      	mov	r2, r8
 800f51a:	464b      	mov	r3, r9
 800f51c:	4936      	ldr	r1, [pc, #216]	; (800f5f8 <_dtoa_r+0x620>)
 800f51e:	2000      	movs	r0, #0
 800f520:	f7f0 feba 	bl	8000298 <__aeabi_dsub>
 800f524:	4652      	mov	r2, sl
 800f526:	465b      	mov	r3, fp
 800f528:	f7f1 fae0 	bl	8000aec <__aeabi_dcmplt>
 800f52c:	2800      	cmp	r0, #0
 800f52e:	f040 80b5 	bne.w	800f69c <_dtoa_r+0x6c4>
 800f532:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f534:	429d      	cmp	r5, r3
 800f536:	d081      	beq.n	800f43c <_dtoa_r+0x464>
 800f538:	4b30      	ldr	r3, [pc, #192]	; (800f5fc <_dtoa_r+0x624>)
 800f53a:	2200      	movs	r2, #0
 800f53c:	4650      	mov	r0, sl
 800f53e:	4659      	mov	r1, fp
 800f540:	f7f1 f862 	bl	8000608 <__aeabi_dmul>
 800f544:	4b2d      	ldr	r3, [pc, #180]	; (800f5fc <_dtoa_r+0x624>)
 800f546:	4682      	mov	sl, r0
 800f548:	468b      	mov	fp, r1
 800f54a:	4640      	mov	r0, r8
 800f54c:	4649      	mov	r1, r9
 800f54e:	2200      	movs	r2, #0
 800f550:	f7f1 f85a 	bl	8000608 <__aeabi_dmul>
 800f554:	4680      	mov	r8, r0
 800f556:	4689      	mov	r9, r1
 800f558:	e7c6      	b.n	800f4e8 <_dtoa_r+0x510>
 800f55a:	4650      	mov	r0, sl
 800f55c:	4659      	mov	r1, fp
 800f55e:	f7f1 f853 	bl	8000608 <__aeabi_dmul>
 800f562:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f564:	9d01      	ldr	r5, [sp, #4]
 800f566:	930f      	str	r3, [sp, #60]	; 0x3c
 800f568:	4682      	mov	sl, r0
 800f56a:	468b      	mov	fp, r1
 800f56c:	4649      	mov	r1, r9
 800f56e:	4640      	mov	r0, r8
 800f570:	f7f1 fafa 	bl	8000b68 <__aeabi_d2iz>
 800f574:	4606      	mov	r6, r0
 800f576:	f7f0 ffdd 	bl	8000534 <__aeabi_i2d>
 800f57a:	3630      	adds	r6, #48	; 0x30
 800f57c:	4602      	mov	r2, r0
 800f57e:	460b      	mov	r3, r1
 800f580:	4640      	mov	r0, r8
 800f582:	4649      	mov	r1, r9
 800f584:	f7f0 fe88 	bl	8000298 <__aeabi_dsub>
 800f588:	f805 6b01 	strb.w	r6, [r5], #1
 800f58c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f58e:	429d      	cmp	r5, r3
 800f590:	4680      	mov	r8, r0
 800f592:	4689      	mov	r9, r1
 800f594:	f04f 0200 	mov.w	r2, #0
 800f598:	d124      	bne.n	800f5e4 <_dtoa_r+0x60c>
 800f59a:	4b1b      	ldr	r3, [pc, #108]	; (800f608 <_dtoa_r+0x630>)
 800f59c:	4650      	mov	r0, sl
 800f59e:	4659      	mov	r1, fp
 800f5a0:	f7f0 fe7c 	bl	800029c <__adddf3>
 800f5a4:	4602      	mov	r2, r0
 800f5a6:	460b      	mov	r3, r1
 800f5a8:	4640      	mov	r0, r8
 800f5aa:	4649      	mov	r1, r9
 800f5ac:	f7f1 fabc 	bl	8000b28 <__aeabi_dcmpgt>
 800f5b0:	2800      	cmp	r0, #0
 800f5b2:	d173      	bne.n	800f69c <_dtoa_r+0x6c4>
 800f5b4:	4652      	mov	r2, sl
 800f5b6:	465b      	mov	r3, fp
 800f5b8:	4913      	ldr	r1, [pc, #76]	; (800f608 <_dtoa_r+0x630>)
 800f5ba:	2000      	movs	r0, #0
 800f5bc:	f7f0 fe6c 	bl	8000298 <__aeabi_dsub>
 800f5c0:	4602      	mov	r2, r0
 800f5c2:	460b      	mov	r3, r1
 800f5c4:	4640      	mov	r0, r8
 800f5c6:	4649      	mov	r1, r9
 800f5c8:	f7f1 fa90 	bl	8000aec <__aeabi_dcmplt>
 800f5cc:	2800      	cmp	r0, #0
 800f5ce:	f43f af35 	beq.w	800f43c <_dtoa_r+0x464>
 800f5d2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800f5d4:	1e6b      	subs	r3, r5, #1
 800f5d6:	930f      	str	r3, [sp, #60]	; 0x3c
 800f5d8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800f5dc:	2b30      	cmp	r3, #48	; 0x30
 800f5de:	d0f8      	beq.n	800f5d2 <_dtoa_r+0x5fa>
 800f5e0:	9700      	str	r7, [sp, #0]
 800f5e2:	e049      	b.n	800f678 <_dtoa_r+0x6a0>
 800f5e4:	4b05      	ldr	r3, [pc, #20]	; (800f5fc <_dtoa_r+0x624>)
 800f5e6:	f7f1 f80f 	bl	8000608 <__aeabi_dmul>
 800f5ea:	4680      	mov	r8, r0
 800f5ec:	4689      	mov	r9, r1
 800f5ee:	e7bd      	b.n	800f56c <_dtoa_r+0x594>
 800f5f0:	08012fe8 	.word	0x08012fe8
 800f5f4:	08012fc0 	.word	0x08012fc0
 800f5f8:	3ff00000 	.word	0x3ff00000
 800f5fc:	40240000 	.word	0x40240000
 800f600:	401c0000 	.word	0x401c0000
 800f604:	40140000 	.word	0x40140000
 800f608:	3fe00000 	.word	0x3fe00000
 800f60c:	9d01      	ldr	r5, [sp, #4]
 800f60e:	4656      	mov	r6, sl
 800f610:	465f      	mov	r7, fp
 800f612:	4642      	mov	r2, r8
 800f614:	464b      	mov	r3, r9
 800f616:	4630      	mov	r0, r6
 800f618:	4639      	mov	r1, r7
 800f61a:	f7f1 f91f 	bl	800085c <__aeabi_ddiv>
 800f61e:	f7f1 faa3 	bl	8000b68 <__aeabi_d2iz>
 800f622:	4682      	mov	sl, r0
 800f624:	f7f0 ff86 	bl	8000534 <__aeabi_i2d>
 800f628:	4642      	mov	r2, r8
 800f62a:	464b      	mov	r3, r9
 800f62c:	f7f0 ffec 	bl	8000608 <__aeabi_dmul>
 800f630:	4602      	mov	r2, r0
 800f632:	460b      	mov	r3, r1
 800f634:	4630      	mov	r0, r6
 800f636:	4639      	mov	r1, r7
 800f638:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800f63c:	f7f0 fe2c 	bl	8000298 <__aeabi_dsub>
 800f640:	f805 6b01 	strb.w	r6, [r5], #1
 800f644:	9e01      	ldr	r6, [sp, #4]
 800f646:	9f03      	ldr	r7, [sp, #12]
 800f648:	1bae      	subs	r6, r5, r6
 800f64a:	42b7      	cmp	r7, r6
 800f64c:	4602      	mov	r2, r0
 800f64e:	460b      	mov	r3, r1
 800f650:	d135      	bne.n	800f6be <_dtoa_r+0x6e6>
 800f652:	f7f0 fe23 	bl	800029c <__adddf3>
 800f656:	4642      	mov	r2, r8
 800f658:	464b      	mov	r3, r9
 800f65a:	4606      	mov	r6, r0
 800f65c:	460f      	mov	r7, r1
 800f65e:	f7f1 fa63 	bl	8000b28 <__aeabi_dcmpgt>
 800f662:	b9d0      	cbnz	r0, 800f69a <_dtoa_r+0x6c2>
 800f664:	4642      	mov	r2, r8
 800f666:	464b      	mov	r3, r9
 800f668:	4630      	mov	r0, r6
 800f66a:	4639      	mov	r1, r7
 800f66c:	f7f1 fa34 	bl	8000ad8 <__aeabi_dcmpeq>
 800f670:	b110      	cbz	r0, 800f678 <_dtoa_r+0x6a0>
 800f672:	f01a 0f01 	tst.w	sl, #1
 800f676:	d110      	bne.n	800f69a <_dtoa_r+0x6c2>
 800f678:	4620      	mov	r0, r4
 800f67a:	ee18 1a10 	vmov	r1, s16
 800f67e:	f000 faf3 	bl	800fc68 <_Bfree>
 800f682:	2300      	movs	r3, #0
 800f684:	9800      	ldr	r0, [sp, #0]
 800f686:	702b      	strb	r3, [r5, #0]
 800f688:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f68a:	3001      	adds	r0, #1
 800f68c:	6018      	str	r0, [r3, #0]
 800f68e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f690:	2b00      	cmp	r3, #0
 800f692:	f43f acf1 	beq.w	800f078 <_dtoa_r+0xa0>
 800f696:	601d      	str	r5, [r3, #0]
 800f698:	e4ee      	b.n	800f078 <_dtoa_r+0xa0>
 800f69a:	9f00      	ldr	r7, [sp, #0]
 800f69c:	462b      	mov	r3, r5
 800f69e:	461d      	mov	r5, r3
 800f6a0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f6a4:	2a39      	cmp	r2, #57	; 0x39
 800f6a6:	d106      	bne.n	800f6b6 <_dtoa_r+0x6de>
 800f6a8:	9a01      	ldr	r2, [sp, #4]
 800f6aa:	429a      	cmp	r2, r3
 800f6ac:	d1f7      	bne.n	800f69e <_dtoa_r+0x6c6>
 800f6ae:	9901      	ldr	r1, [sp, #4]
 800f6b0:	2230      	movs	r2, #48	; 0x30
 800f6b2:	3701      	adds	r7, #1
 800f6b4:	700a      	strb	r2, [r1, #0]
 800f6b6:	781a      	ldrb	r2, [r3, #0]
 800f6b8:	3201      	adds	r2, #1
 800f6ba:	701a      	strb	r2, [r3, #0]
 800f6bc:	e790      	b.n	800f5e0 <_dtoa_r+0x608>
 800f6be:	4ba6      	ldr	r3, [pc, #664]	; (800f958 <_dtoa_r+0x980>)
 800f6c0:	2200      	movs	r2, #0
 800f6c2:	f7f0 ffa1 	bl	8000608 <__aeabi_dmul>
 800f6c6:	2200      	movs	r2, #0
 800f6c8:	2300      	movs	r3, #0
 800f6ca:	4606      	mov	r6, r0
 800f6cc:	460f      	mov	r7, r1
 800f6ce:	f7f1 fa03 	bl	8000ad8 <__aeabi_dcmpeq>
 800f6d2:	2800      	cmp	r0, #0
 800f6d4:	d09d      	beq.n	800f612 <_dtoa_r+0x63a>
 800f6d6:	e7cf      	b.n	800f678 <_dtoa_r+0x6a0>
 800f6d8:	9a08      	ldr	r2, [sp, #32]
 800f6da:	2a00      	cmp	r2, #0
 800f6dc:	f000 80d7 	beq.w	800f88e <_dtoa_r+0x8b6>
 800f6e0:	9a06      	ldr	r2, [sp, #24]
 800f6e2:	2a01      	cmp	r2, #1
 800f6e4:	f300 80ba 	bgt.w	800f85c <_dtoa_r+0x884>
 800f6e8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f6ea:	2a00      	cmp	r2, #0
 800f6ec:	f000 80b2 	beq.w	800f854 <_dtoa_r+0x87c>
 800f6f0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800f6f4:	9e07      	ldr	r6, [sp, #28]
 800f6f6:	9d04      	ldr	r5, [sp, #16]
 800f6f8:	9a04      	ldr	r2, [sp, #16]
 800f6fa:	441a      	add	r2, r3
 800f6fc:	9204      	str	r2, [sp, #16]
 800f6fe:	9a05      	ldr	r2, [sp, #20]
 800f700:	2101      	movs	r1, #1
 800f702:	441a      	add	r2, r3
 800f704:	4620      	mov	r0, r4
 800f706:	9205      	str	r2, [sp, #20]
 800f708:	f000 fb66 	bl	800fdd8 <__i2b>
 800f70c:	4607      	mov	r7, r0
 800f70e:	2d00      	cmp	r5, #0
 800f710:	dd0c      	ble.n	800f72c <_dtoa_r+0x754>
 800f712:	9b05      	ldr	r3, [sp, #20]
 800f714:	2b00      	cmp	r3, #0
 800f716:	dd09      	ble.n	800f72c <_dtoa_r+0x754>
 800f718:	42ab      	cmp	r3, r5
 800f71a:	9a04      	ldr	r2, [sp, #16]
 800f71c:	bfa8      	it	ge
 800f71e:	462b      	movge	r3, r5
 800f720:	1ad2      	subs	r2, r2, r3
 800f722:	9204      	str	r2, [sp, #16]
 800f724:	9a05      	ldr	r2, [sp, #20]
 800f726:	1aed      	subs	r5, r5, r3
 800f728:	1ad3      	subs	r3, r2, r3
 800f72a:	9305      	str	r3, [sp, #20]
 800f72c:	9b07      	ldr	r3, [sp, #28]
 800f72e:	b31b      	cbz	r3, 800f778 <_dtoa_r+0x7a0>
 800f730:	9b08      	ldr	r3, [sp, #32]
 800f732:	2b00      	cmp	r3, #0
 800f734:	f000 80af 	beq.w	800f896 <_dtoa_r+0x8be>
 800f738:	2e00      	cmp	r6, #0
 800f73a:	dd13      	ble.n	800f764 <_dtoa_r+0x78c>
 800f73c:	4639      	mov	r1, r7
 800f73e:	4632      	mov	r2, r6
 800f740:	4620      	mov	r0, r4
 800f742:	f000 fc09 	bl	800ff58 <__pow5mult>
 800f746:	ee18 2a10 	vmov	r2, s16
 800f74a:	4601      	mov	r1, r0
 800f74c:	4607      	mov	r7, r0
 800f74e:	4620      	mov	r0, r4
 800f750:	f000 fb58 	bl	800fe04 <__multiply>
 800f754:	ee18 1a10 	vmov	r1, s16
 800f758:	4680      	mov	r8, r0
 800f75a:	4620      	mov	r0, r4
 800f75c:	f000 fa84 	bl	800fc68 <_Bfree>
 800f760:	ee08 8a10 	vmov	s16, r8
 800f764:	9b07      	ldr	r3, [sp, #28]
 800f766:	1b9a      	subs	r2, r3, r6
 800f768:	d006      	beq.n	800f778 <_dtoa_r+0x7a0>
 800f76a:	ee18 1a10 	vmov	r1, s16
 800f76e:	4620      	mov	r0, r4
 800f770:	f000 fbf2 	bl	800ff58 <__pow5mult>
 800f774:	ee08 0a10 	vmov	s16, r0
 800f778:	2101      	movs	r1, #1
 800f77a:	4620      	mov	r0, r4
 800f77c:	f000 fb2c 	bl	800fdd8 <__i2b>
 800f780:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f782:	2b00      	cmp	r3, #0
 800f784:	4606      	mov	r6, r0
 800f786:	f340 8088 	ble.w	800f89a <_dtoa_r+0x8c2>
 800f78a:	461a      	mov	r2, r3
 800f78c:	4601      	mov	r1, r0
 800f78e:	4620      	mov	r0, r4
 800f790:	f000 fbe2 	bl	800ff58 <__pow5mult>
 800f794:	9b06      	ldr	r3, [sp, #24]
 800f796:	2b01      	cmp	r3, #1
 800f798:	4606      	mov	r6, r0
 800f79a:	f340 8081 	ble.w	800f8a0 <_dtoa_r+0x8c8>
 800f79e:	f04f 0800 	mov.w	r8, #0
 800f7a2:	6933      	ldr	r3, [r6, #16]
 800f7a4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800f7a8:	6918      	ldr	r0, [r3, #16]
 800f7aa:	f000 fac5 	bl	800fd38 <__hi0bits>
 800f7ae:	f1c0 0020 	rsb	r0, r0, #32
 800f7b2:	9b05      	ldr	r3, [sp, #20]
 800f7b4:	4418      	add	r0, r3
 800f7b6:	f010 001f 	ands.w	r0, r0, #31
 800f7ba:	f000 8092 	beq.w	800f8e2 <_dtoa_r+0x90a>
 800f7be:	f1c0 0320 	rsb	r3, r0, #32
 800f7c2:	2b04      	cmp	r3, #4
 800f7c4:	f340 808a 	ble.w	800f8dc <_dtoa_r+0x904>
 800f7c8:	f1c0 001c 	rsb	r0, r0, #28
 800f7cc:	9b04      	ldr	r3, [sp, #16]
 800f7ce:	4403      	add	r3, r0
 800f7d0:	9304      	str	r3, [sp, #16]
 800f7d2:	9b05      	ldr	r3, [sp, #20]
 800f7d4:	4403      	add	r3, r0
 800f7d6:	4405      	add	r5, r0
 800f7d8:	9305      	str	r3, [sp, #20]
 800f7da:	9b04      	ldr	r3, [sp, #16]
 800f7dc:	2b00      	cmp	r3, #0
 800f7de:	dd07      	ble.n	800f7f0 <_dtoa_r+0x818>
 800f7e0:	ee18 1a10 	vmov	r1, s16
 800f7e4:	461a      	mov	r2, r3
 800f7e6:	4620      	mov	r0, r4
 800f7e8:	f000 fc10 	bl	801000c <__lshift>
 800f7ec:	ee08 0a10 	vmov	s16, r0
 800f7f0:	9b05      	ldr	r3, [sp, #20]
 800f7f2:	2b00      	cmp	r3, #0
 800f7f4:	dd05      	ble.n	800f802 <_dtoa_r+0x82a>
 800f7f6:	4631      	mov	r1, r6
 800f7f8:	461a      	mov	r2, r3
 800f7fa:	4620      	mov	r0, r4
 800f7fc:	f000 fc06 	bl	801000c <__lshift>
 800f800:	4606      	mov	r6, r0
 800f802:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f804:	2b00      	cmp	r3, #0
 800f806:	d06e      	beq.n	800f8e6 <_dtoa_r+0x90e>
 800f808:	ee18 0a10 	vmov	r0, s16
 800f80c:	4631      	mov	r1, r6
 800f80e:	f000 fc6d 	bl	80100ec <__mcmp>
 800f812:	2800      	cmp	r0, #0
 800f814:	da67      	bge.n	800f8e6 <_dtoa_r+0x90e>
 800f816:	9b00      	ldr	r3, [sp, #0]
 800f818:	3b01      	subs	r3, #1
 800f81a:	ee18 1a10 	vmov	r1, s16
 800f81e:	9300      	str	r3, [sp, #0]
 800f820:	220a      	movs	r2, #10
 800f822:	2300      	movs	r3, #0
 800f824:	4620      	mov	r0, r4
 800f826:	f000 fa41 	bl	800fcac <__multadd>
 800f82a:	9b08      	ldr	r3, [sp, #32]
 800f82c:	ee08 0a10 	vmov	s16, r0
 800f830:	2b00      	cmp	r3, #0
 800f832:	f000 81b1 	beq.w	800fb98 <_dtoa_r+0xbc0>
 800f836:	2300      	movs	r3, #0
 800f838:	4639      	mov	r1, r7
 800f83a:	220a      	movs	r2, #10
 800f83c:	4620      	mov	r0, r4
 800f83e:	f000 fa35 	bl	800fcac <__multadd>
 800f842:	9b02      	ldr	r3, [sp, #8]
 800f844:	2b00      	cmp	r3, #0
 800f846:	4607      	mov	r7, r0
 800f848:	f300 808e 	bgt.w	800f968 <_dtoa_r+0x990>
 800f84c:	9b06      	ldr	r3, [sp, #24]
 800f84e:	2b02      	cmp	r3, #2
 800f850:	dc51      	bgt.n	800f8f6 <_dtoa_r+0x91e>
 800f852:	e089      	b.n	800f968 <_dtoa_r+0x990>
 800f854:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f856:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800f85a:	e74b      	b.n	800f6f4 <_dtoa_r+0x71c>
 800f85c:	9b03      	ldr	r3, [sp, #12]
 800f85e:	1e5e      	subs	r6, r3, #1
 800f860:	9b07      	ldr	r3, [sp, #28]
 800f862:	42b3      	cmp	r3, r6
 800f864:	bfbf      	itttt	lt
 800f866:	9b07      	ldrlt	r3, [sp, #28]
 800f868:	9607      	strlt	r6, [sp, #28]
 800f86a:	1af2      	sublt	r2, r6, r3
 800f86c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800f86e:	bfb6      	itet	lt
 800f870:	189b      	addlt	r3, r3, r2
 800f872:	1b9e      	subge	r6, r3, r6
 800f874:	930a      	strlt	r3, [sp, #40]	; 0x28
 800f876:	9b03      	ldr	r3, [sp, #12]
 800f878:	bfb8      	it	lt
 800f87a:	2600      	movlt	r6, #0
 800f87c:	2b00      	cmp	r3, #0
 800f87e:	bfb7      	itett	lt
 800f880:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800f884:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800f888:	1a9d      	sublt	r5, r3, r2
 800f88a:	2300      	movlt	r3, #0
 800f88c:	e734      	b.n	800f6f8 <_dtoa_r+0x720>
 800f88e:	9e07      	ldr	r6, [sp, #28]
 800f890:	9d04      	ldr	r5, [sp, #16]
 800f892:	9f08      	ldr	r7, [sp, #32]
 800f894:	e73b      	b.n	800f70e <_dtoa_r+0x736>
 800f896:	9a07      	ldr	r2, [sp, #28]
 800f898:	e767      	b.n	800f76a <_dtoa_r+0x792>
 800f89a:	9b06      	ldr	r3, [sp, #24]
 800f89c:	2b01      	cmp	r3, #1
 800f89e:	dc18      	bgt.n	800f8d2 <_dtoa_r+0x8fa>
 800f8a0:	f1ba 0f00 	cmp.w	sl, #0
 800f8a4:	d115      	bne.n	800f8d2 <_dtoa_r+0x8fa>
 800f8a6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f8aa:	b993      	cbnz	r3, 800f8d2 <_dtoa_r+0x8fa>
 800f8ac:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800f8b0:	0d1b      	lsrs	r3, r3, #20
 800f8b2:	051b      	lsls	r3, r3, #20
 800f8b4:	b183      	cbz	r3, 800f8d8 <_dtoa_r+0x900>
 800f8b6:	9b04      	ldr	r3, [sp, #16]
 800f8b8:	3301      	adds	r3, #1
 800f8ba:	9304      	str	r3, [sp, #16]
 800f8bc:	9b05      	ldr	r3, [sp, #20]
 800f8be:	3301      	adds	r3, #1
 800f8c0:	9305      	str	r3, [sp, #20]
 800f8c2:	f04f 0801 	mov.w	r8, #1
 800f8c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f8c8:	2b00      	cmp	r3, #0
 800f8ca:	f47f af6a 	bne.w	800f7a2 <_dtoa_r+0x7ca>
 800f8ce:	2001      	movs	r0, #1
 800f8d0:	e76f      	b.n	800f7b2 <_dtoa_r+0x7da>
 800f8d2:	f04f 0800 	mov.w	r8, #0
 800f8d6:	e7f6      	b.n	800f8c6 <_dtoa_r+0x8ee>
 800f8d8:	4698      	mov	r8, r3
 800f8da:	e7f4      	b.n	800f8c6 <_dtoa_r+0x8ee>
 800f8dc:	f43f af7d 	beq.w	800f7da <_dtoa_r+0x802>
 800f8e0:	4618      	mov	r0, r3
 800f8e2:	301c      	adds	r0, #28
 800f8e4:	e772      	b.n	800f7cc <_dtoa_r+0x7f4>
 800f8e6:	9b03      	ldr	r3, [sp, #12]
 800f8e8:	2b00      	cmp	r3, #0
 800f8ea:	dc37      	bgt.n	800f95c <_dtoa_r+0x984>
 800f8ec:	9b06      	ldr	r3, [sp, #24]
 800f8ee:	2b02      	cmp	r3, #2
 800f8f0:	dd34      	ble.n	800f95c <_dtoa_r+0x984>
 800f8f2:	9b03      	ldr	r3, [sp, #12]
 800f8f4:	9302      	str	r3, [sp, #8]
 800f8f6:	9b02      	ldr	r3, [sp, #8]
 800f8f8:	b96b      	cbnz	r3, 800f916 <_dtoa_r+0x93e>
 800f8fa:	4631      	mov	r1, r6
 800f8fc:	2205      	movs	r2, #5
 800f8fe:	4620      	mov	r0, r4
 800f900:	f000 f9d4 	bl	800fcac <__multadd>
 800f904:	4601      	mov	r1, r0
 800f906:	4606      	mov	r6, r0
 800f908:	ee18 0a10 	vmov	r0, s16
 800f90c:	f000 fbee 	bl	80100ec <__mcmp>
 800f910:	2800      	cmp	r0, #0
 800f912:	f73f adbb 	bgt.w	800f48c <_dtoa_r+0x4b4>
 800f916:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f918:	9d01      	ldr	r5, [sp, #4]
 800f91a:	43db      	mvns	r3, r3
 800f91c:	9300      	str	r3, [sp, #0]
 800f91e:	f04f 0800 	mov.w	r8, #0
 800f922:	4631      	mov	r1, r6
 800f924:	4620      	mov	r0, r4
 800f926:	f000 f99f 	bl	800fc68 <_Bfree>
 800f92a:	2f00      	cmp	r7, #0
 800f92c:	f43f aea4 	beq.w	800f678 <_dtoa_r+0x6a0>
 800f930:	f1b8 0f00 	cmp.w	r8, #0
 800f934:	d005      	beq.n	800f942 <_dtoa_r+0x96a>
 800f936:	45b8      	cmp	r8, r7
 800f938:	d003      	beq.n	800f942 <_dtoa_r+0x96a>
 800f93a:	4641      	mov	r1, r8
 800f93c:	4620      	mov	r0, r4
 800f93e:	f000 f993 	bl	800fc68 <_Bfree>
 800f942:	4639      	mov	r1, r7
 800f944:	4620      	mov	r0, r4
 800f946:	f000 f98f 	bl	800fc68 <_Bfree>
 800f94a:	e695      	b.n	800f678 <_dtoa_r+0x6a0>
 800f94c:	2600      	movs	r6, #0
 800f94e:	4637      	mov	r7, r6
 800f950:	e7e1      	b.n	800f916 <_dtoa_r+0x93e>
 800f952:	9700      	str	r7, [sp, #0]
 800f954:	4637      	mov	r7, r6
 800f956:	e599      	b.n	800f48c <_dtoa_r+0x4b4>
 800f958:	40240000 	.word	0x40240000
 800f95c:	9b08      	ldr	r3, [sp, #32]
 800f95e:	2b00      	cmp	r3, #0
 800f960:	f000 80ca 	beq.w	800faf8 <_dtoa_r+0xb20>
 800f964:	9b03      	ldr	r3, [sp, #12]
 800f966:	9302      	str	r3, [sp, #8]
 800f968:	2d00      	cmp	r5, #0
 800f96a:	dd05      	ble.n	800f978 <_dtoa_r+0x9a0>
 800f96c:	4639      	mov	r1, r7
 800f96e:	462a      	mov	r2, r5
 800f970:	4620      	mov	r0, r4
 800f972:	f000 fb4b 	bl	801000c <__lshift>
 800f976:	4607      	mov	r7, r0
 800f978:	f1b8 0f00 	cmp.w	r8, #0
 800f97c:	d05b      	beq.n	800fa36 <_dtoa_r+0xa5e>
 800f97e:	6879      	ldr	r1, [r7, #4]
 800f980:	4620      	mov	r0, r4
 800f982:	f000 f931 	bl	800fbe8 <_Balloc>
 800f986:	4605      	mov	r5, r0
 800f988:	b928      	cbnz	r0, 800f996 <_dtoa_r+0x9be>
 800f98a:	4b87      	ldr	r3, [pc, #540]	; (800fba8 <_dtoa_r+0xbd0>)
 800f98c:	4602      	mov	r2, r0
 800f98e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800f992:	f7ff bb3b 	b.w	800f00c <_dtoa_r+0x34>
 800f996:	693a      	ldr	r2, [r7, #16]
 800f998:	3202      	adds	r2, #2
 800f99a:	0092      	lsls	r2, r2, #2
 800f99c:	f107 010c 	add.w	r1, r7, #12
 800f9a0:	300c      	adds	r0, #12
 800f9a2:	f000 f913 	bl	800fbcc <memcpy>
 800f9a6:	2201      	movs	r2, #1
 800f9a8:	4629      	mov	r1, r5
 800f9aa:	4620      	mov	r0, r4
 800f9ac:	f000 fb2e 	bl	801000c <__lshift>
 800f9b0:	9b01      	ldr	r3, [sp, #4]
 800f9b2:	f103 0901 	add.w	r9, r3, #1
 800f9b6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800f9ba:	4413      	add	r3, r2
 800f9bc:	9305      	str	r3, [sp, #20]
 800f9be:	f00a 0301 	and.w	r3, sl, #1
 800f9c2:	46b8      	mov	r8, r7
 800f9c4:	9304      	str	r3, [sp, #16]
 800f9c6:	4607      	mov	r7, r0
 800f9c8:	4631      	mov	r1, r6
 800f9ca:	ee18 0a10 	vmov	r0, s16
 800f9ce:	f7ff fa75 	bl	800eebc <quorem>
 800f9d2:	4641      	mov	r1, r8
 800f9d4:	9002      	str	r0, [sp, #8]
 800f9d6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800f9da:	ee18 0a10 	vmov	r0, s16
 800f9de:	f000 fb85 	bl	80100ec <__mcmp>
 800f9e2:	463a      	mov	r2, r7
 800f9e4:	9003      	str	r0, [sp, #12]
 800f9e6:	4631      	mov	r1, r6
 800f9e8:	4620      	mov	r0, r4
 800f9ea:	f000 fb9b 	bl	8010124 <__mdiff>
 800f9ee:	68c2      	ldr	r2, [r0, #12]
 800f9f0:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 800f9f4:	4605      	mov	r5, r0
 800f9f6:	bb02      	cbnz	r2, 800fa3a <_dtoa_r+0xa62>
 800f9f8:	4601      	mov	r1, r0
 800f9fa:	ee18 0a10 	vmov	r0, s16
 800f9fe:	f000 fb75 	bl	80100ec <__mcmp>
 800fa02:	4602      	mov	r2, r0
 800fa04:	4629      	mov	r1, r5
 800fa06:	4620      	mov	r0, r4
 800fa08:	9207      	str	r2, [sp, #28]
 800fa0a:	f000 f92d 	bl	800fc68 <_Bfree>
 800fa0e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800fa12:	ea43 0102 	orr.w	r1, r3, r2
 800fa16:	9b04      	ldr	r3, [sp, #16]
 800fa18:	430b      	orrs	r3, r1
 800fa1a:	464d      	mov	r5, r9
 800fa1c:	d10f      	bne.n	800fa3e <_dtoa_r+0xa66>
 800fa1e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800fa22:	d02a      	beq.n	800fa7a <_dtoa_r+0xaa2>
 800fa24:	9b03      	ldr	r3, [sp, #12]
 800fa26:	2b00      	cmp	r3, #0
 800fa28:	dd02      	ble.n	800fa30 <_dtoa_r+0xa58>
 800fa2a:	9b02      	ldr	r3, [sp, #8]
 800fa2c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800fa30:	f88b a000 	strb.w	sl, [fp]
 800fa34:	e775      	b.n	800f922 <_dtoa_r+0x94a>
 800fa36:	4638      	mov	r0, r7
 800fa38:	e7ba      	b.n	800f9b0 <_dtoa_r+0x9d8>
 800fa3a:	2201      	movs	r2, #1
 800fa3c:	e7e2      	b.n	800fa04 <_dtoa_r+0xa2c>
 800fa3e:	9b03      	ldr	r3, [sp, #12]
 800fa40:	2b00      	cmp	r3, #0
 800fa42:	db04      	blt.n	800fa4e <_dtoa_r+0xa76>
 800fa44:	9906      	ldr	r1, [sp, #24]
 800fa46:	430b      	orrs	r3, r1
 800fa48:	9904      	ldr	r1, [sp, #16]
 800fa4a:	430b      	orrs	r3, r1
 800fa4c:	d122      	bne.n	800fa94 <_dtoa_r+0xabc>
 800fa4e:	2a00      	cmp	r2, #0
 800fa50:	ddee      	ble.n	800fa30 <_dtoa_r+0xa58>
 800fa52:	ee18 1a10 	vmov	r1, s16
 800fa56:	2201      	movs	r2, #1
 800fa58:	4620      	mov	r0, r4
 800fa5a:	f000 fad7 	bl	801000c <__lshift>
 800fa5e:	4631      	mov	r1, r6
 800fa60:	ee08 0a10 	vmov	s16, r0
 800fa64:	f000 fb42 	bl	80100ec <__mcmp>
 800fa68:	2800      	cmp	r0, #0
 800fa6a:	dc03      	bgt.n	800fa74 <_dtoa_r+0xa9c>
 800fa6c:	d1e0      	bne.n	800fa30 <_dtoa_r+0xa58>
 800fa6e:	f01a 0f01 	tst.w	sl, #1
 800fa72:	d0dd      	beq.n	800fa30 <_dtoa_r+0xa58>
 800fa74:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800fa78:	d1d7      	bne.n	800fa2a <_dtoa_r+0xa52>
 800fa7a:	2339      	movs	r3, #57	; 0x39
 800fa7c:	f88b 3000 	strb.w	r3, [fp]
 800fa80:	462b      	mov	r3, r5
 800fa82:	461d      	mov	r5, r3
 800fa84:	3b01      	subs	r3, #1
 800fa86:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800fa8a:	2a39      	cmp	r2, #57	; 0x39
 800fa8c:	d071      	beq.n	800fb72 <_dtoa_r+0xb9a>
 800fa8e:	3201      	adds	r2, #1
 800fa90:	701a      	strb	r2, [r3, #0]
 800fa92:	e746      	b.n	800f922 <_dtoa_r+0x94a>
 800fa94:	2a00      	cmp	r2, #0
 800fa96:	dd07      	ble.n	800faa8 <_dtoa_r+0xad0>
 800fa98:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800fa9c:	d0ed      	beq.n	800fa7a <_dtoa_r+0xaa2>
 800fa9e:	f10a 0301 	add.w	r3, sl, #1
 800faa2:	f88b 3000 	strb.w	r3, [fp]
 800faa6:	e73c      	b.n	800f922 <_dtoa_r+0x94a>
 800faa8:	9b05      	ldr	r3, [sp, #20]
 800faaa:	f809 ac01 	strb.w	sl, [r9, #-1]
 800faae:	4599      	cmp	r9, r3
 800fab0:	d047      	beq.n	800fb42 <_dtoa_r+0xb6a>
 800fab2:	ee18 1a10 	vmov	r1, s16
 800fab6:	2300      	movs	r3, #0
 800fab8:	220a      	movs	r2, #10
 800faba:	4620      	mov	r0, r4
 800fabc:	f000 f8f6 	bl	800fcac <__multadd>
 800fac0:	45b8      	cmp	r8, r7
 800fac2:	ee08 0a10 	vmov	s16, r0
 800fac6:	f04f 0300 	mov.w	r3, #0
 800faca:	f04f 020a 	mov.w	r2, #10
 800face:	4641      	mov	r1, r8
 800fad0:	4620      	mov	r0, r4
 800fad2:	d106      	bne.n	800fae2 <_dtoa_r+0xb0a>
 800fad4:	f000 f8ea 	bl	800fcac <__multadd>
 800fad8:	4680      	mov	r8, r0
 800fada:	4607      	mov	r7, r0
 800fadc:	f109 0901 	add.w	r9, r9, #1
 800fae0:	e772      	b.n	800f9c8 <_dtoa_r+0x9f0>
 800fae2:	f000 f8e3 	bl	800fcac <__multadd>
 800fae6:	4639      	mov	r1, r7
 800fae8:	4680      	mov	r8, r0
 800faea:	2300      	movs	r3, #0
 800faec:	220a      	movs	r2, #10
 800faee:	4620      	mov	r0, r4
 800faf0:	f000 f8dc 	bl	800fcac <__multadd>
 800faf4:	4607      	mov	r7, r0
 800faf6:	e7f1      	b.n	800fadc <_dtoa_r+0xb04>
 800faf8:	9b03      	ldr	r3, [sp, #12]
 800fafa:	9302      	str	r3, [sp, #8]
 800fafc:	9d01      	ldr	r5, [sp, #4]
 800fafe:	ee18 0a10 	vmov	r0, s16
 800fb02:	4631      	mov	r1, r6
 800fb04:	f7ff f9da 	bl	800eebc <quorem>
 800fb08:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800fb0c:	9b01      	ldr	r3, [sp, #4]
 800fb0e:	f805 ab01 	strb.w	sl, [r5], #1
 800fb12:	1aea      	subs	r2, r5, r3
 800fb14:	9b02      	ldr	r3, [sp, #8]
 800fb16:	4293      	cmp	r3, r2
 800fb18:	dd09      	ble.n	800fb2e <_dtoa_r+0xb56>
 800fb1a:	ee18 1a10 	vmov	r1, s16
 800fb1e:	2300      	movs	r3, #0
 800fb20:	220a      	movs	r2, #10
 800fb22:	4620      	mov	r0, r4
 800fb24:	f000 f8c2 	bl	800fcac <__multadd>
 800fb28:	ee08 0a10 	vmov	s16, r0
 800fb2c:	e7e7      	b.n	800fafe <_dtoa_r+0xb26>
 800fb2e:	9b02      	ldr	r3, [sp, #8]
 800fb30:	2b00      	cmp	r3, #0
 800fb32:	bfc8      	it	gt
 800fb34:	461d      	movgt	r5, r3
 800fb36:	9b01      	ldr	r3, [sp, #4]
 800fb38:	bfd8      	it	le
 800fb3a:	2501      	movle	r5, #1
 800fb3c:	441d      	add	r5, r3
 800fb3e:	f04f 0800 	mov.w	r8, #0
 800fb42:	ee18 1a10 	vmov	r1, s16
 800fb46:	2201      	movs	r2, #1
 800fb48:	4620      	mov	r0, r4
 800fb4a:	f000 fa5f 	bl	801000c <__lshift>
 800fb4e:	4631      	mov	r1, r6
 800fb50:	ee08 0a10 	vmov	s16, r0
 800fb54:	f000 faca 	bl	80100ec <__mcmp>
 800fb58:	2800      	cmp	r0, #0
 800fb5a:	dc91      	bgt.n	800fa80 <_dtoa_r+0xaa8>
 800fb5c:	d102      	bne.n	800fb64 <_dtoa_r+0xb8c>
 800fb5e:	f01a 0f01 	tst.w	sl, #1
 800fb62:	d18d      	bne.n	800fa80 <_dtoa_r+0xaa8>
 800fb64:	462b      	mov	r3, r5
 800fb66:	461d      	mov	r5, r3
 800fb68:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800fb6c:	2a30      	cmp	r2, #48	; 0x30
 800fb6e:	d0fa      	beq.n	800fb66 <_dtoa_r+0xb8e>
 800fb70:	e6d7      	b.n	800f922 <_dtoa_r+0x94a>
 800fb72:	9a01      	ldr	r2, [sp, #4]
 800fb74:	429a      	cmp	r2, r3
 800fb76:	d184      	bne.n	800fa82 <_dtoa_r+0xaaa>
 800fb78:	9b00      	ldr	r3, [sp, #0]
 800fb7a:	3301      	adds	r3, #1
 800fb7c:	9300      	str	r3, [sp, #0]
 800fb7e:	2331      	movs	r3, #49	; 0x31
 800fb80:	7013      	strb	r3, [r2, #0]
 800fb82:	e6ce      	b.n	800f922 <_dtoa_r+0x94a>
 800fb84:	4b09      	ldr	r3, [pc, #36]	; (800fbac <_dtoa_r+0xbd4>)
 800fb86:	f7ff ba95 	b.w	800f0b4 <_dtoa_r+0xdc>
 800fb8a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fb8c:	2b00      	cmp	r3, #0
 800fb8e:	f47f aa6e 	bne.w	800f06e <_dtoa_r+0x96>
 800fb92:	4b07      	ldr	r3, [pc, #28]	; (800fbb0 <_dtoa_r+0xbd8>)
 800fb94:	f7ff ba8e 	b.w	800f0b4 <_dtoa_r+0xdc>
 800fb98:	9b02      	ldr	r3, [sp, #8]
 800fb9a:	2b00      	cmp	r3, #0
 800fb9c:	dcae      	bgt.n	800fafc <_dtoa_r+0xb24>
 800fb9e:	9b06      	ldr	r3, [sp, #24]
 800fba0:	2b02      	cmp	r3, #2
 800fba2:	f73f aea8 	bgt.w	800f8f6 <_dtoa_r+0x91e>
 800fba6:	e7a9      	b.n	800fafc <_dtoa_r+0xb24>
 800fba8:	08012f53 	.word	0x08012f53
 800fbac:	08012eb0 	.word	0x08012eb0
 800fbb0:	08012ed4 	.word	0x08012ed4

0800fbb4 <_localeconv_r>:
 800fbb4:	4800      	ldr	r0, [pc, #0]	; (800fbb8 <_localeconv_r+0x4>)
 800fbb6:	4770      	bx	lr
 800fbb8:	20000178 	.word	0x20000178

0800fbbc <malloc>:
 800fbbc:	4b02      	ldr	r3, [pc, #8]	; (800fbc8 <malloc+0xc>)
 800fbbe:	4601      	mov	r1, r0
 800fbc0:	6818      	ldr	r0, [r3, #0]
 800fbc2:	f000 bc17 	b.w	80103f4 <_malloc_r>
 800fbc6:	bf00      	nop
 800fbc8:	20000024 	.word	0x20000024

0800fbcc <memcpy>:
 800fbcc:	440a      	add	r2, r1
 800fbce:	4291      	cmp	r1, r2
 800fbd0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800fbd4:	d100      	bne.n	800fbd8 <memcpy+0xc>
 800fbd6:	4770      	bx	lr
 800fbd8:	b510      	push	{r4, lr}
 800fbda:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fbde:	f803 4f01 	strb.w	r4, [r3, #1]!
 800fbe2:	4291      	cmp	r1, r2
 800fbe4:	d1f9      	bne.n	800fbda <memcpy+0xe>
 800fbe6:	bd10      	pop	{r4, pc}

0800fbe8 <_Balloc>:
 800fbe8:	b570      	push	{r4, r5, r6, lr}
 800fbea:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800fbec:	4604      	mov	r4, r0
 800fbee:	460d      	mov	r5, r1
 800fbf0:	b976      	cbnz	r6, 800fc10 <_Balloc+0x28>
 800fbf2:	2010      	movs	r0, #16
 800fbf4:	f7ff ffe2 	bl	800fbbc <malloc>
 800fbf8:	4602      	mov	r2, r0
 800fbfa:	6260      	str	r0, [r4, #36]	; 0x24
 800fbfc:	b920      	cbnz	r0, 800fc08 <_Balloc+0x20>
 800fbfe:	4b18      	ldr	r3, [pc, #96]	; (800fc60 <_Balloc+0x78>)
 800fc00:	4818      	ldr	r0, [pc, #96]	; (800fc64 <_Balloc+0x7c>)
 800fc02:	2166      	movs	r1, #102	; 0x66
 800fc04:	f000 fdd6 	bl	80107b4 <__assert_func>
 800fc08:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800fc0c:	6006      	str	r6, [r0, #0]
 800fc0e:	60c6      	str	r6, [r0, #12]
 800fc10:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800fc12:	68f3      	ldr	r3, [r6, #12]
 800fc14:	b183      	cbz	r3, 800fc38 <_Balloc+0x50>
 800fc16:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fc18:	68db      	ldr	r3, [r3, #12]
 800fc1a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800fc1e:	b9b8      	cbnz	r0, 800fc50 <_Balloc+0x68>
 800fc20:	2101      	movs	r1, #1
 800fc22:	fa01 f605 	lsl.w	r6, r1, r5
 800fc26:	1d72      	adds	r2, r6, #5
 800fc28:	0092      	lsls	r2, r2, #2
 800fc2a:	4620      	mov	r0, r4
 800fc2c:	f000 fb60 	bl	80102f0 <_calloc_r>
 800fc30:	b160      	cbz	r0, 800fc4c <_Balloc+0x64>
 800fc32:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800fc36:	e00e      	b.n	800fc56 <_Balloc+0x6e>
 800fc38:	2221      	movs	r2, #33	; 0x21
 800fc3a:	2104      	movs	r1, #4
 800fc3c:	4620      	mov	r0, r4
 800fc3e:	f000 fb57 	bl	80102f0 <_calloc_r>
 800fc42:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fc44:	60f0      	str	r0, [r6, #12]
 800fc46:	68db      	ldr	r3, [r3, #12]
 800fc48:	2b00      	cmp	r3, #0
 800fc4a:	d1e4      	bne.n	800fc16 <_Balloc+0x2e>
 800fc4c:	2000      	movs	r0, #0
 800fc4e:	bd70      	pop	{r4, r5, r6, pc}
 800fc50:	6802      	ldr	r2, [r0, #0]
 800fc52:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800fc56:	2300      	movs	r3, #0
 800fc58:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800fc5c:	e7f7      	b.n	800fc4e <_Balloc+0x66>
 800fc5e:	bf00      	nop
 800fc60:	08012ee1 	.word	0x08012ee1
 800fc64:	08012f64 	.word	0x08012f64

0800fc68 <_Bfree>:
 800fc68:	b570      	push	{r4, r5, r6, lr}
 800fc6a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800fc6c:	4605      	mov	r5, r0
 800fc6e:	460c      	mov	r4, r1
 800fc70:	b976      	cbnz	r6, 800fc90 <_Bfree+0x28>
 800fc72:	2010      	movs	r0, #16
 800fc74:	f7ff ffa2 	bl	800fbbc <malloc>
 800fc78:	4602      	mov	r2, r0
 800fc7a:	6268      	str	r0, [r5, #36]	; 0x24
 800fc7c:	b920      	cbnz	r0, 800fc88 <_Bfree+0x20>
 800fc7e:	4b09      	ldr	r3, [pc, #36]	; (800fca4 <_Bfree+0x3c>)
 800fc80:	4809      	ldr	r0, [pc, #36]	; (800fca8 <_Bfree+0x40>)
 800fc82:	218a      	movs	r1, #138	; 0x8a
 800fc84:	f000 fd96 	bl	80107b4 <__assert_func>
 800fc88:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800fc8c:	6006      	str	r6, [r0, #0]
 800fc8e:	60c6      	str	r6, [r0, #12]
 800fc90:	b13c      	cbz	r4, 800fca2 <_Bfree+0x3a>
 800fc92:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800fc94:	6862      	ldr	r2, [r4, #4]
 800fc96:	68db      	ldr	r3, [r3, #12]
 800fc98:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800fc9c:	6021      	str	r1, [r4, #0]
 800fc9e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800fca2:	bd70      	pop	{r4, r5, r6, pc}
 800fca4:	08012ee1 	.word	0x08012ee1
 800fca8:	08012f64 	.word	0x08012f64

0800fcac <__multadd>:
 800fcac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fcb0:	690d      	ldr	r5, [r1, #16]
 800fcb2:	4607      	mov	r7, r0
 800fcb4:	460c      	mov	r4, r1
 800fcb6:	461e      	mov	r6, r3
 800fcb8:	f101 0c14 	add.w	ip, r1, #20
 800fcbc:	2000      	movs	r0, #0
 800fcbe:	f8dc 3000 	ldr.w	r3, [ip]
 800fcc2:	b299      	uxth	r1, r3
 800fcc4:	fb02 6101 	mla	r1, r2, r1, r6
 800fcc8:	0c1e      	lsrs	r6, r3, #16
 800fcca:	0c0b      	lsrs	r3, r1, #16
 800fccc:	fb02 3306 	mla	r3, r2, r6, r3
 800fcd0:	b289      	uxth	r1, r1
 800fcd2:	3001      	adds	r0, #1
 800fcd4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800fcd8:	4285      	cmp	r5, r0
 800fcda:	f84c 1b04 	str.w	r1, [ip], #4
 800fcde:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800fce2:	dcec      	bgt.n	800fcbe <__multadd+0x12>
 800fce4:	b30e      	cbz	r6, 800fd2a <__multadd+0x7e>
 800fce6:	68a3      	ldr	r3, [r4, #8]
 800fce8:	42ab      	cmp	r3, r5
 800fcea:	dc19      	bgt.n	800fd20 <__multadd+0x74>
 800fcec:	6861      	ldr	r1, [r4, #4]
 800fcee:	4638      	mov	r0, r7
 800fcf0:	3101      	adds	r1, #1
 800fcf2:	f7ff ff79 	bl	800fbe8 <_Balloc>
 800fcf6:	4680      	mov	r8, r0
 800fcf8:	b928      	cbnz	r0, 800fd06 <__multadd+0x5a>
 800fcfa:	4602      	mov	r2, r0
 800fcfc:	4b0c      	ldr	r3, [pc, #48]	; (800fd30 <__multadd+0x84>)
 800fcfe:	480d      	ldr	r0, [pc, #52]	; (800fd34 <__multadd+0x88>)
 800fd00:	21b5      	movs	r1, #181	; 0xb5
 800fd02:	f000 fd57 	bl	80107b4 <__assert_func>
 800fd06:	6922      	ldr	r2, [r4, #16]
 800fd08:	3202      	adds	r2, #2
 800fd0a:	f104 010c 	add.w	r1, r4, #12
 800fd0e:	0092      	lsls	r2, r2, #2
 800fd10:	300c      	adds	r0, #12
 800fd12:	f7ff ff5b 	bl	800fbcc <memcpy>
 800fd16:	4621      	mov	r1, r4
 800fd18:	4638      	mov	r0, r7
 800fd1a:	f7ff ffa5 	bl	800fc68 <_Bfree>
 800fd1e:	4644      	mov	r4, r8
 800fd20:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800fd24:	3501      	adds	r5, #1
 800fd26:	615e      	str	r6, [r3, #20]
 800fd28:	6125      	str	r5, [r4, #16]
 800fd2a:	4620      	mov	r0, r4
 800fd2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fd30:	08012f53 	.word	0x08012f53
 800fd34:	08012f64 	.word	0x08012f64

0800fd38 <__hi0bits>:
 800fd38:	0c03      	lsrs	r3, r0, #16
 800fd3a:	041b      	lsls	r3, r3, #16
 800fd3c:	b9d3      	cbnz	r3, 800fd74 <__hi0bits+0x3c>
 800fd3e:	0400      	lsls	r0, r0, #16
 800fd40:	2310      	movs	r3, #16
 800fd42:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800fd46:	bf04      	itt	eq
 800fd48:	0200      	lsleq	r0, r0, #8
 800fd4a:	3308      	addeq	r3, #8
 800fd4c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800fd50:	bf04      	itt	eq
 800fd52:	0100      	lsleq	r0, r0, #4
 800fd54:	3304      	addeq	r3, #4
 800fd56:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800fd5a:	bf04      	itt	eq
 800fd5c:	0080      	lsleq	r0, r0, #2
 800fd5e:	3302      	addeq	r3, #2
 800fd60:	2800      	cmp	r0, #0
 800fd62:	db05      	blt.n	800fd70 <__hi0bits+0x38>
 800fd64:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800fd68:	f103 0301 	add.w	r3, r3, #1
 800fd6c:	bf08      	it	eq
 800fd6e:	2320      	moveq	r3, #32
 800fd70:	4618      	mov	r0, r3
 800fd72:	4770      	bx	lr
 800fd74:	2300      	movs	r3, #0
 800fd76:	e7e4      	b.n	800fd42 <__hi0bits+0xa>

0800fd78 <__lo0bits>:
 800fd78:	6803      	ldr	r3, [r0, #0]
 800fd7a:	f013 0207 	ands.w	r2, r3, #7
 800fd7e:	4601      	mov	r1, r0
 800fd80:	d00b      	beq.n	800fd9a <__lo0bits+0x22>
 800fd82:	07da      	lsls	r2, r3, #31
 800fd84:	d423      	bmi.n	800fdce <__lo0bits+0x56>
 800fd86:	0798      	lsls	r0, r3, #30
 800fd88:	bf49      	itett	mi
 800fd8a:	085b      	lsrmi	r3, r3, #1
 800fd8c:	089b      	lsrpl	r3, r3, #2
 800fd8e:	2001      	movmi	r0, #1
 800fd90:	600b      	strmi	r3, [r1, #0]
 800fd92:	bf5c      	itt	pl
 800fd94:	600b      	strpl	r3, [r1, #0]
 800fd96:	2002      	movpl	r0, #2
 800fd98:	4770      	bx	lr
 800fd9a:	b298      	uxth	r0, r3
 800fd9c:	b9a8      	cbnz	r0, 800fdca <__lo0bits+0x52>
 800fd9e:	0c1b      	lsrs	r3, r3, #16
 800fda0:	2010      	movs	r0, #16
 800fda2:	b2da      	uxtb	r2, r3
 800fda4:	b90a      	cbnz	r2, 800fdaa <__lo0bits+0x32>
 800fda6:	3008      	adds	r0, #8
 800fda8:	0a1b      	lsrs	r3, r3, #8
 800fdaa:	071a      	lsls	r2, r3, #28
 800fdac:	bf04      	itt	eq
 800fdae:	091b      	lsreq	r3, r3, #4
 800fdb0:	3004      	addeq	r0, #4
 800fdb2:	079a      	lsls	r2, r3, #30
 800fdb4:	bf04      	itt	eq
 800fdb6:	089b      	lsreq	r3, r3, #2
 800fdb8:	3002      	addeq	r0, #2
 800fdba:	07da      	lsls	r2, r3, #31
 800fdbc:	d403      	bmi.n	800fdc6 <__lo0bits+0x4e>
 800fdbe:	085b      	lsrs	r3, r3, #1
 800fdc0:	f100 0001 	add.w	r0, r0, #1
 800fdc4:	d005      	beq.n	800fdd2 <__lo0bits+0x5a>
 800fdc6:	600b      	str	r3, [r1, #0]
 800fdc8:	4770      	bx	lr
 800fdca:	4610      	mov	r0, r2
 800fdcc:	e7e9      	b.n	800fda2 <__lo0bits+0x2a>
 800fdce:	2000      	movs	r0, #0
 800fdd0:	4770      	bx	lr
 800fdd2:	2020      	movs	r0, #32
 800fdd4:	4770      	bx	lr
	...

0800fdd8 <__i2b>:
 800fdd8:	b510      	push	{r4, lr}
 800fdda:	460c      	mov	r4, r1
 800fddc:	2101      	movs	r1, #1
 800fdde:	f7ff ff03 	bl	800fbe8 <_Balloc>
 800fde2:	4602      	mov	r2, r0
 800fde4:	b928      	cbnz	r0, 800fdf2 <__i2b+0x1a>
 800fde6:	4b05      	ldr	r3, [pc, #20]	; (800fdfc <__i2b+0x24>)
 800fde8:	4805      	ldr	r0, [pc, #20]	; (800fe00 <__i2b+0x28>)
 800fdea:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800fdee:	f000 fce1 	bl	80107b4 <__assert_func>
 800fdf2:	2301      	movs	r3, #1
 800fdf4:	6144      	str	r4, [r0, #20]
 800fdf6:	6103      	str	r3, [r0, #16]
 800fdf8:	bd10      	pop	{r4, pc}
 800fdfa:	bf00      	nop
 800fdfc:	08012f53 	.word	0x08012f53
 800fe00:	08012f64 	.word	0x08012f64

0800fe04 <__multiply>:
 800fe04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fe08:	4691      	mov	r9, r2
 800fe0a:	690a      	ldr	r2, [r1, #16]
 800fe0c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800fe10:	429a      	cmp	r2, r3
 800fe12:	bfb8      	it	lt
 800fe14:	460b      	movlt	r3, r1
 800fe16:	460c      	mov	r4, r1
 800fe18:	bfbc      	itt	lt
 800fe1a:	464c      	movlt	r4, r9
 800fe1c:	4699      	movlt	r9, r3
 800fe1e:	6927      	ldr	r7, [r4, #16]
 800fe20:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800fe24:	68a3      	ldr	r3, [r4, #8]
 800fe26:	6861      	ldr	r1, [r4, #4]
 800fe28:	eb07 060a 	add.w	r6, r7, sl
 800fe2c:	42b3      	cmp	r3, r6
 800fe2e:	b085      	sub	sp, #20
 800fe30:	bfb8      	it	lt
 800fe32:	3101      	addlt	r1, #1
 800fe34:	f7ff fed8 	bl	800fbe8 <_Balloc>
 800fe38:	b930      	cbnz	r0, 800fe48 <__multiply+0x44>
 800fe3a:	4602      	mov	r2, r0
 800fe3c:	4b44      	ldr	r3, [pc, #272]	; (800ff50 <__multiply+0x14c>)
 800fe3e:	4845      	ldr	r0, [pc, #276]	; (800ff54 <__multiply+0x150>)
 800fe40:	f240 115d 	movw	r1, #349	; 0x15d
 800fe44:	f000 fcb6 	bl	80107b4 <__assert_func>
 800fe48:	f100 0514 	add.w	r5, r0, #20
 800fe4c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800fe50:	462b      	mov	r3, r5
 800fe52:	2200      	movs	r2, #0
 800fe54:	4543      	cmp	r3, r8
 800fe56:	d321      	bcc.n	800fe9c <__multiply+0x98>
 800fe58:	f104 0314 	add.w	r3, r4, #20
 800fe5c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800fe60:	f109 0314 	add.w	r3, r9, #20
 800fe64:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800fe68:	9202      	str	r2, [sp, #8]
 800fe6a:	1b3a      	subs	r2, r7, r4
 800fe6c:	3a15      	subs	r2, #21
 800fe6e:	f022 0203 	bic.w	r2, r2, #3
 800fe72:	3204      	adds	r2, #4
 800fe74:	f104 0115 	add.w	r1, r4, #21
 800fe78:	428f      	cmp	r7, r1
 800fe7a:	bf38      	it	cc
 800fe7c:	2204      	movcc	r2, #4
 800fe7e:	9201      	str	r2, [sp, #4]
 800fe80:	9a02      	ldr	r2, [sp, #8]
 800fe82:	9303      	str	r3, [sp, #12]
 800fe84:	429a      	cmp	r2, r3
 800fe86:	d80c      	bhi.n	800fea2 <__multiply+0x9e>
 800fe88:	2e00      	cmp	r6, #0
 800fe8a:	dd03      	ble.n	800fe94 <__multiply+0x90>
 800fe8c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800fe90:	2b00      	cmp	r3, #0
 800fe92:	d05a      	beq.n	800ff4a <__multiply+0x146>
 800fe94:	6106      	str	r6, [r0, #16]
 800fe96:	b005      	add	sp, #20
 800fe98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fe9c:	f843 2b04 	str.w	r2, [r3], #4
 800fea0:	e7d8      	b.n	800fe54 <__multiply+0x50>
 800fea2:	f8b3 a000 	ldrh.w	sl, [r3]
 800fea6:	f1ba 0f00 	cmp.w	sl, #0
 800feaa:	d024      	beq.n	800fef6 <__multiply+0xf2>
 800feac:	f104 0e14 	add.w	lr, r4, #20
 800feb0:	46a9      	mov	r9, r5
 800feb2:	f04f 0c00 	mov.w	ip, #0
 800feb6:	f85e 2b04 	ldr.w	r2, [lr], #4
 800feba:	f8d9 1000 	ldr.w	r1, [r9]
 800febe:	fa1f fb82 	uxth.w	fp, r2
 800fec2:	b289      	uxth	r1, r1
 800fec4:	fb0a 110b 	mla	r1, sl, fp, r1
 800fec8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800fecc:	f8d9 2000 	ldr.w	r2, [r9]
 800fed0:	4461      	add	r1, ip
 800fed2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800fed6:	fb0a c20b 	mla	r2, sl, fp, ip
 800feda:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800fede:	b289      	uxth	r1, r1
 800fee0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800fee4:	4577      	cmp	r7, lr
 800fee6:	f849 1b04 	str.w	r1, [r9], #4
 800feea:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800feee:	d8e2      	bhi.n	800feb6 <__multiply+0xb2>
 800fef0:	9a01      	ldr	r2, [sp, #4]
 800fef2:	f845 c002 	str.w	ip, [r5, r2]
 800fef6:	9a03      	ldr	r2, [sp, #12]
 800fef8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800fefc:	3304      	adds	r3, #4
 800fefe:	f1b9 0f00 	cmp.w	r9, #0
 800ff02:	d020      	beq.n	800ff46 <__multiply+0x142>
 800ff04:	6829      	ldr	r1, [r5, #0]
 800ff06:	f104 0c14 	add.w	ip, r4, #20
 800ff0a:	46ae      	mov	lr, r5
 800ff0c:	f04f 0a00 	mov.w	sl, #0
 800ff10:	f8bc b000 	ldrh.w	fp, [ip]
 800ff14:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800ff18:	fb09 220b 	mla	r2, r9, fp, r2
 800ff1c:	4492      	add	sl, r2
 800ff1e:	b289      	uxth	r1, r1
 800ff20:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800ff24:	f84e 1b04 	str.w	r1, [lr], #4
 800ff28:	f85c 2b04 	ldr.w	r2, [ip], #4
 800ff2c:	f8be 1000 	ldrh.w	r1, [lr]
 800ff30:	0c12      	lsrs	r2, r2, #16
 800ff32:	fb09 1102 	mla	r1, r9, r2, r1
 800ff36:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800ff3a:	4567      	cmp	r7, ip
 800ff3c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800ff40:	d8e6      	bhi.n	800ff10 <__multiply+0x10c>
 800ff42:	9a01      	ldr	r2, [sp, #4]
 800ff44:	50a9      	str	r1, [r5, r2]
 800ff46:	3504      	adds	r5, #4
 800ff48:	e79a      	b.n	800fe80 <__multiply+0x7c>
 800ff4a:	3e01      	subs	r6, #1
 800ff4c:	e79c      	b.n	800fe88 <__multiply+0x84>
 800ff4e:	bf00      	nop
 800ff50:	08012f53 	.word	0x08012f53
 800ff54:	08012f64 	.word	0x08012f64

0800ff58 <__pow5mult>:
 800ff58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ff5c:	4615      	mov	r5, r2
 800ff5e:	f012 0203 	ands.w	r2, r2, #3
 800ff62:	4606      	mov	r6, r0
 800ff64:	460f      	mov	r7, r1
 800ff66:	d007      	beq.n	800ff78 <__pow5mult+0x20>
 800ff68:	4c25      	ldr	r4, [pc, #148]	; (8010000 <__pow5mult+0xa8>)
 800ff6a:	3a01      	subs	r2, #1
 800ff6c:	2300      	movs	r3, #0
 800ff6e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ff72:	f7ff fe9b 	bl	800fcac <__multadd>
 800ff76:	4607      	mov	r7, r0
 800ff78:	10ad      	asrs	r5, r5, #2
 800ff7a:	d03d      	beq.n	800fff8 <__pow5mult+0xa0>
 800ff7c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800ff7e:	b97c      	cbnz	r4, 800ffa0 <__pow5mult+0x48>
 800ff80:	2010      	movs	r0, #16
 800ff82:	f7ff fe1b 	bl	800fbbc <malloc>
 800ff86:	4602      	mov	r2, r0
 800ff88:	6270      	str	r0, [r6, #36]	; 0x24
 800ff8a:	b928      	cbnz	r0, 800ff98 <__pow5mult+0x40>
 800ff8c:	4b1d      	ldr	r3, [pc, #116]	; (8010004 <__pow5mult+0xac>)
 800ff8e:	481e      	ldr	r0, [pc, #120]	; (8010008 <__pow5mult+0xb0>)
 800ff90:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800ff94:	f000 fc0e 	bl	80107b4 <__assert_func>
 800ff98:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ff9c:	6004      	str	r4, [r0, #0]
 800ff9e:	60c4      	str	r4, [r0, #12]
 800ffa0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800ffa4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ffa8:	b94c      	cbnz	r4, 800ffbe <__pow5mult+0x66>
 800ffaa:	f240 2171 	movw	r1, #625	; 0x271
 800ffae:	4630      	mov	r0, r6
 800ffb0:	f7ff ff12 	bl	800fdd8 <__i2b>
 800ffb4:	2300      	movs	r3, #0
 800ffb6:	f8c8 0008 	str.w	r0, [r8, #8]
 800ffba:	4604      	mov	r4, r0
 800ffbc:	6003      	str	r3, [r0, #0]
 800ffbe:	f04f 0900 	mov.w	r9, #0
 800ffc2:	07eb      	lsls	r3, r5, #31
 800ffc4:	d50a      	bpl.n	800ffdc <__pow5mult+0x84>
 800ffc6:	4639      	mov	r1, r7
 800ffc8:	4622      	mov	r2, r4
 800ffca:	4630      	mov	r0, r6
 800ffcc:	f7ff ff1a 	bl	800fe04 <__multiply>
 800ffd0:	4639      	mov	r1, r7
 800ffd2:	4680      	mov	r8, r0
 800ffd4:	4630      	mov	r0, r6
 800ffd6:	f7ff fe47 	bl	800fc68 <_Bfree>
 800ffda:	4647      	mov	r7, r8
 800ffdc:	106d      	asrs	r5, r5, #1
 800ffde:	d00b      	beq.n	800fff8 <__pow5mult+0xa0>
 800ffe0:	6820      	ldr	r0, [r4, #0]
 800ffe2:	b938      	cbnz	r0, 800fff4 <__pow5mult+0x9c>
 800ffe4:	4622      	mov	r2, r4
 800ffe6:	4621      	mov	r1, r4
 800ffe8:	4630      	mov	r0, r6
 800ffea:	f7ff ff0b 	bl	800fe04 <__multiply>
 800ffee:	6020      	str	r0, [r4, #0]
 800fff0:	f8c0 9000 	str.w	r9, [r0]
 800fff4:	4604      	mov	r4, r0
 800fff6:	e7e4      	b.n	800ffc2 <__pow5mult+0x6a>
 800fff8:	4638      	mov	r0, r7
 800fffa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fffe:	bf00      	nop
 8010000:	080130b0 	.word	0x080130b0
 8010004:	08012ee1 	.word	0x08012ee1
 8010008:	08012f64 	.word	0x08012f64

0801000c <__lshift>:
 801000c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010010:	460c      	mov	r4, r1
 8010012:	6849      	ldr	r1, [r1, #4]
 8010014:	6923      	ldr	r3, [r4, #16]
 8010016:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801001a:	68a3      	ldr	r3, [r4, #8]
 801001c:	4607      	mov	r7, r0
 801001e:	4691      	mov	r9, r2
 8010020:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8010024:	f108 0601 	add.w	r6, r8, #1
 8010028:	42b3      	cmp	r3, r6
 801002a:	db0b      	blt.n	8010044 <__lshift+0x38>
 801002c:	4638      	mov	r0, r7
 801002e:	f7ff fddb 	bl	800fbe8 <_Balloc>
 8010032:	4605      	mov	r5, r0
 8010034:	b948      	cbnz	r0, 801004a <__lshift+0x3e>
 8010036:	4602      	mov	r2, r0
 8010038:	4b2a      	ldr	r3, [pc, #168]	; (80100e4 <__lshift+0xd8>)
 801003a:	482b      	ldr	r0, [pc, #172]	; (80100e8 <__lshift+0xdc>)
 801003c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8010040:	f000 fbb8 	bl	80107b4 <__assert_func>
 8010044:	3101      	adds	r1, #1
 8010046:	005b      	lsls	r3, r3, #1
 8010048:	e7ee      	b.n	8010028 <__lshift+0x1c>
 801004a:	2300      	movs	r3, #0
 801004c:	f100 0114 	add.w	r1, r0, #20
 8010050:	f100 0210 	add.w	r2, r0, #16
 8010054:	4618      	mov	r0, r3
 8010056:	4553      	cmp	r3, sl
 8010058:	db37      	blt.n	80100ca <__lshift+0xbe>
 801005a:	6920      	ldr	r0, [r4, #16]
 801005c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010060:	f104 0314 	add.w	r3, r4, #20
 8010064:	f019 091f 	ands.w	r9, r9, #31
 8010068:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801006c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8010070:	d02f      	beq.n	80100d2 <__lshift+0xc6>
 8010072:	f1c9 0e20 	rsb	lr, r9, #32
 8010076:	468a      	mov	sl, r1
 8010078:	f04f 0c00 	mov.w	ip, #0
 801007c:	681a      	ldr	r2, [r3, #0]
 801007e:	fa02 f209 	lsl.w	r2, r2, r9
 8010082:	ea42 020c 	orr.w	r2, r2, ip
 8010086:	f84a 2b04 	str.w	r2, [sl], #4
 801008a:	f853 2b04 	ldr.w	r2, [r3], #4
 801008e:	4298      	cmp	r0, r3
 8010090:	fa22 fc0e 	lsr.w	ip, r2, lr
 8010094:	d8f2      	bhi.n	801007c <__lshift+0x70>
 8010096:	1b03      	subs	r3, r0, r4
 8010098:	3b15      	subs	r3, #21
 801009a:	f023 0303 	bic.w	r3, r3, #3
 801009e:	3304      	adds	r3, #4
 80100a0:	f104 0215 	add.w	r2, r4, #21
 80100a4:	4290      	cmp	r0, r2
 80100a6:	bf38      	it	cc
 80100a8:	2304      	movcc	r3, #4
 80100aa:	f841 c003 	str.w	ip, [r1, r3]
 80100ae:	f1bc 0f00 	cmp.w	ip, #0
 80100b2:	d001      	beq.n	80100b8 <__lshift+0xac>
 80100b4:	f108 0602 	add.w	r6, r8, #2
 80100b8:	3e01      	subs	r6, #1
 80100ba:	4638      	mov	r0, r7
 80100bc:	612e      	str	r6, [r5, #16]
 80100be:	4621      	mov	r1, r4
 80100c0:	f7ff fdd2 	bl	800fc68 <_Bfree>
 80100c4:	4628      	mov	r0, r5
 80100c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80100ca:	f842 0f04 	str.w	r0, [r2, #4]!
 80100ce:	3301      	adds	r3, #1
 80100d0:	e7c1      	b.n	8010056 <__lshift+0x4a>
 80100d2:	3904      	subs	r1, #4
 80100d4:	f853 2b04 	ldr.w	r2, [r3], #4
 80100d8:	f841 2f04 	str.w	r2, [r1, #4]!
 80100dc:	4298      	cmp	r0, r3
 80100de:	d8f9      	bhi.n	80100d4 <__lshift+0xc8>
 80100e0:	e7ea      	b.n	80100b8 <__lshift+0xac>
 80100e2:	bf00      	nop
 80100e4:	08012f53 	.word	0x08012f53
 80100e8:	08012f64 	.word	0x08012f64

080100ec <__mcmp>:
 80100ec:	b530      	push	{r4, r5, lr}
 80100ee:	6902      	ldr	r2, [r0, #16]
 80100f0:	690c      	ldr	r4, [r1, #16]
 80100f2:	1b12      	subs	r2, r2, r4
 80100f4:	d10e      	bne.n	8010114 <__mcmp+0x28>
 80100f6:	f100 0314 	add.w	r3, r0, #20
 80100fa:	3114      	adds	r1, #20
 80100fc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8010100:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8010104:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8010108:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 801010c:	42a5      	cmp	r5, r4
 801010e:	d003      	beq.n	8010118 <__mcmp+0x2c>
 8010110:	d305      	bcc.n	801011e <__mcmp+0x32>
 8010112:	2201      	movs	r2, #1
 8010114:	4610      	mov	r0, r2
 8010116:	bd30      	pop	{r4, r5, pc}
 8010118:	4283      	cmp	r3, r0
 801011a:	d3f3      	bcc.n	8010104 <__mcmp+0x18>
 801011c:	e7fa      	b.n	8010114 <__mcmp+0x28>
 801011e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8010122:	e7f7      	b.n	8010114 <__mcmp+0x28>

08010124 <__mdiff>:
 8010124:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010128:	460c      	mov	r4, r1
 801012a:	4606      	mov	r6, r0
 801012c:	4611      	mov	r1, r2
 801012e:	4620      	mov	r0, r4
 8010130:	4690      	mov	r8, r2
 8010132:	f7ff ffdb 	bl	80100ec <__mcmp>
 8010136:	1e05      	subs	r5, r0, #0
 8010138:	d110      	bne.n	801015c <__mdiff+0x38>
 801013a:	4629      	mov	r1, r5
 801013c:	4630      	mov	r0, r6
 801013e:	f7ff fd53 	bl	800fbe8 <_Balloc>
 8010142:	b930      	cbnz	r0, 8010152 <__mdiff+0x2e>
 8010144:	4b3a      	ldr	r3, [pc, #232]	; (8010230 <__mdiff+0x10c>)
 8010146:	4602      	mov	r2, r0
 8010148:	f240 2132 	movw	r1, #562	; 0x232
 801014c:	4839      	ldr	r0, [pc, #228]	; (8010234 <__mdiff+0x110>)
 801014e:	f000 fb31 	bl	80107b4 <__assert_func>
 8010152:	2301      	movs	r3, #1
 8010154:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8010158:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801015c:	bfa4      	itt	ge
 801015e:	4643      	movge	r3, r8
 8010160:	46a0      	movge	r8, r4
 8010162:	4630      	mov	r0, r6
 8010164:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8010168:	bfa6      	itte	ge
 801016a:	461c      	movge	r4, r3
 801016c:	2500      	movge	r5, #0
 801016e:	2501      	movlt	r5, #1
 8010170:	f7ff fd3a 	bl	800fbe8 <_Balloc>
 8010174:	b920      	cbnz	r0, 8010180 <__mdiff+0x5c>
 8010176:	4b2e      	ldr	r3, [pc, #184]	; (8010230 <__mdiff+0x10c>)
 8010178:	4602      	mov	r2, r0
 801017a:	f44f 7110 	mov.w	r1, #576	; 0x240
 801017e:	e7e5      	b.n	801014c <__mdiff+0x28>
 8010180:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8010184:	6926      	ldr	r6, [r4, #16]
 8010186:	60c5      	str	r5, [r0, #12]
 8010188:	f104 0914 	add.w	r9, r4, #20
 801018c:	f108 0514 	add.w	r5, r8, #20
 8010190:	f100 0e14 	add.w	lr, r0, #20
 8010194:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8010198:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 801019c:	f108 0210 	add.w	r2, r8, #16
 80101a0:	46f2      	mov	sl, lr
 80101a2:	2100      	movs	r1, #0
 80101a4:	f859 3b04 	ldr.w	r3, [r9], #4
 80101a8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80101ac:	fa1f f883 	uxth.w	r8, r3
 80101b0:	fa11 f18b 	uxtah	r1, r1, fp
 80101b4:	0c1b      	lsrs	r3, r3, #16
 80101b6:	eba1 0808 	sub.w	r8, r1, r8
 80101ba:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80101be:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80101c2:	fa1f f888 	uxth.w	r8, r8
 80101c6:	1419      	asrs	r1, r3, #16
 80101c8:	454e      	cmp	r6, r9
 80101ca:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80101ce:	f84a 3b04 	str.w	r3, [sl], #4
 80101d2:	d8e7      	bhi.n	80101a4 <__mdiff+0x80>
 80101d4:	1b33      	subs	r3, r6, r4
 80101d6:	3b15      	subs	r3, #21
 80101d8:	f023 0303 	bic.w	r3, r3, #3
 80101dc:	3304      	adds	r3, #4
 80101de:	3415      	adds	r4, #21
 80101e0:	42a6      	cmp	r6, r4
 80101e2:	bf38      	it	cc
 80101e4:	2304      	movcc	r3, #4
 80101e6:	441d      	add	r5, r3
 80101e8:	4473      	add	r3, lr
 80101ea:	469e      	mov	lr, r3
 80101ec:	462e      	mov	r6, r5
 80101ee:	4566      	cmp	r6, ip
 80101f0:	d30e      	bcc.n	8010210 <__mdiff+0xec>
 80101f2:	f10c 0203 	add.w	r2, ip, #3
 80101f6:	1b52      	subs	r2, r2, r5
 80101f8:	f022 0203 	bic.w	r2, r2, #3
 80101fc:	3d03      	subs	r5, #3
 80101fe:	45ac      	cmp	ip, r5
 8010200:	bf38      	it	cc
 8010202:	2200      	movcc	r2, #0
 8010204:	441a      	add	r2, r3
 8010206:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 801020a:	b17b      	cbz	r3, 801022c <__mdiff+0x108>
 801020c:	6107      	str	r7, [r0, #16]
 801020e:	e7a3      	b.n	8010158 <__mdiff+0x34>
 8010210:	f856 8b04 	ldr.w	r8, [r6], #4
 8010214:	fa11 f288 	uxtah	r2, r1, r8
 8010218:	1414      	asrs	r4, r2, #16
 801021a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 801021e:	b292      	uxth	r2, r2
 8010220:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8010224:	f84e 2b04 	str.w	r2, [lr], #4
 8010228:	1421      	asrs	r1, r4, #16
 801022a:	e7e0      	b.n	80101ee <__mdiff+0xca>
 801022c:	3f01      	subs	r7, #1
 801022e:	e7ea      	b.n	8010206 <__mdiff+0xe2>
 8010230:	08012f53 	.word	0x08012f53
 8010234:	08012f64 	.word	0x08012f64

08010238 <__d2b>:
 8010238:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801023c:	4689      	mov	r9, r1
 801023e:	2101      	movs	r1, #1
 8010240:	ec57 6b10 	vmov	r6, r7, d0
 8010244:	4690      	mov	r8, r2
 8010246:	f7ff fccf 	bl	800fbe8 <_Balloc>
 801024a:	4604      	mov	r4, r0
 801024c:	b930      	cbnz	r0, 801025c <__d2b+0x24>
 801024e:	4602      	mov	r2, r0
 8010250:	4b25      	ldr	r3, [pc, #148]	; (80102e8 <__d2b+0xb0>)
 8010252:	4826      	ldr	r0, [pc, #152]	; (80102ec <__d2b+0xb4>)
 8010254:	f240 310a 	movw	r1, #778	; 0x30a
 8010258:	f000 faac 	bl	80107b4 <__assert_func>
 801025c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8010260:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8010264:	bb35      	cbnz	r5, 80102b4 <__d2b+0x7c>
 8010266:	2e00      	cmp	r6, #0
 8010268:	9301      	str	r3, [sp, #4]
 801026a:	d028      	beq.n	80102be <__d2b+0x86>
 801026c:	4668      	mov	r0, sp
 801026e:	9600      	str	r6, [sp, #0]
 8010270:	f7ff fd82 	bl	800fd78 <__lo0bits>
 8010274:	9900      	ldr	r1, [sp, #0]
 8010276:	b300      	cbz	r0, 80102ba <__d2b+0x82>
 8010278:	9a01      	ldr	r2, [sp, #4]
 801027a:	f1c0 0320 	rsb	r3, r0, #32
 801027e:	fa02 f303 	lsl.w	r3, r2, r3
 8010282:	430b      	orrs	r3, r1
 8010284:	40c2      	lsrs	r2, r0
 8010286:	6163      	str	r3, [r4, #20]
 8010288:	9201      	str	r2, [sp, #4]
 801028a:	9b01      	ldr	r3, [sp, #4]
 801028c:	61a3      	str	r3, [r4, #24]
 801028e:	2b00      	cmp	r3, #0
 8010290:	bf14      	ite	ne
 8010292:	2202      	movne	r2, #2
 8010294:	2201      	moveq	r2, #1
 8010296:	6122      	str	r2, [r4, #16]
 8010298:	b1d5      	cbz	r5, 80102d0 <__d2b+0x98>
 801029a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801029e:	4405      	add	r5, r0
 80102a0:	f8c9 5000 	str.w	r5, [r9]
 80102a4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80102a8:	f8c8 0000 	str.w	r0, [r8]
 80102ac:	4620      	mov	r0, r4
 80102ae:	b003      	add	sp, #12
 80102b0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80102b4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80102b8:	e7d5      	b.n	8010266 <__d2b+0x2e>
 80102ba:	6161      	str	r1, [r4, #20]
 80102bc:	e7e5      	b.n	801028a <__d2b+0x52>
 80102be:	a801      	add	r0, sp, #4
 80102c0:	f7ff fd5a 	bl	800fd78 <__lo0bits>
 80102c4:	9b01      	ldr	r3, [sp, #4]
 80102c6:	6163      	str	r3, [r4, #20]
 80102c8:	2201      	movs	r2, #1
 80102ca:	6122      	str	r2, [r4, #16]
 80102cc:	3020      	adds	r0, #32
 80102ce:	e7e3      	b.n	8010298 <__d2b+0x60>
 80102d0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80102d4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80102d8:	f8c9 0000 	str.w	r0, [r9]
 80102dc:	6918      	ldr	r0, [r3, #16]
 80102de:	f7ff fd2b 	bl	800fd38 <__hi0bits>
 80102e2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80102e6:	e7df      	b.n	80102a8 <__d2b+0x70>
 80102e8:	08012f53 	.word	0x08012f53
 80102ec:	08012f64 	.word	0x08012f64

080102f0 <_calloc_r>:
 80102f0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80102f2:	fba1 2402 	umull	r2, r4, r1, r2
 80102f6:	b94c      	cbnz	r4, 801030c <_calloc_r+0x1c>
 80102f8:	4611      	mov	r1, r2
 80102fa:	9201      	str	r2, [sp, #4]
 80102fc:	f000 f87a 	bl	80103f4 <_malloc_r>
 8010300:	9a01      	ldr	r2, [sp, #4]
 8010302:	4605      	mov	r5, r0
 8010304:	b930      	cbnz	r0, 8010314 <_calloc_r+0x24>
 8010306:	4628      	mov	r0, r5
 8010308:	b003      	add	sp, #12
 801030a:	bd30      	pop	{r4, r5, pc}
 801030c:	220c      	movs	r2, #12
 801030e:	6002      	str	r2, [r0, #0]
 8010310:	2500      	movs	r5, #0
 8010312:	e7f8      	b.n	8010306 <_calloc_r+0x16>
 8010314:	4621      	mov	r1, r4
 8010316:	f7fe f93f 	bl	800e598 <memset>
 801031a:	e7f4      	b.n	8010306 <_calloc_r+0x16>

0801031c <_free_r>:
 801031c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801031e:	2900      	cmp	r1, #0
 8010320:	d044      	beq.n	80103ac <_free_r+0x90>
 8010322:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010326:	9001      	str	r0, [sp, #4]
 8010328:	2b00      	cmp	r3, #0
 801032a:	f1a1 0404 	sub.w	r4, r1, #4
 801032e:	bfb8      	it	lt
 8010330:	18e4      	addlt	r4, r4, r3
 8010332:	f000 fa9b 	bl	801086c <__malloc_lock>
 8010336:	4a1e      	ldr	r2, [pc, #120]	; (80103b0 <_free_r+0x94>)
 8010338:	9801      	ldr	r0, [sp, #4]
 801033a:	6813      	ldr	r3, [r2, #0]
 801033c:	b933      	cbnz	r3, 801034c <_free_r+0x30>
 801033e:	6063      	str	r3, [r4, #4]
 8010340:	6014      	str	r4, [r2, #0]
 8010342:	b003      	add	sp, #12
 8010344:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010348:	f000 ba96 	b.w	8010878 <__malloc_unlock>
 801034c:	42a3      	cmp	r3, r4
 801034e:	d908      	bls.n	8010362 <_free_r+0x46>
 8010350:	6825      	ldr	r5, [r4, #0]
 8010352:	1961      	adds	r1, r4, r5
 8010354:	428b      	cmp	r3, r1
 8010356:	bf01      	itttt	eq
 8010358:	6819      	ldreq	r1, [r3, #0]
 801035a:	685b      	ldreq	r3, [r3, #4]
 801035c:	1949      	addeq	r1, r1, r5
 801035e:	6021      	streq	r1, [r4, #0]
 8010360:	e7ed      	b.n	801033e <_free_r+0x22>
 8010362:	461a      	mov	r2, r3
 8010364:	685b      	ldr	r3, [r3, #4]
 8010366:	b10b      	cbz	r3, 801036c <_free_r+0x50>
 8010368:	42a3      	cmp	r3, r4
 801036a:	d9fa      	bls.n	8010362 <_free_r+0x46>
 801036c:	6811      	ldr	r1, [r2, #0]
 801036e:	1855      	adds	r5, r2, r1
 8010370:	42a5      	cmp	r5, r4
 8010372:	d10b      	bne.n	801038c <_free_r+0x70>
 8010374:	6824      	ldr	r4, [r4, #0]
 8010376:	4421      	add	r1, r4
 8010378:	1854      	adds	r4, r2, r1
 801037a:	42a3      	cmp	r3, r4
 801037c:	6011      	str	r1, [r2, #0]
 801037e:	d1e0      	bne.n	8010342 <_free_r+0x26>
 8010380:	681c      	ldr	r4, [r3, #0]
 8010382:	685b      	ldr	r3, [r3, #4]
 8010384:	6053      	str	r3, [r2, #4]
 8010386:	4421      	add	r1, r4
 8010388:	6011      	str	r1, [r2, #0]
 801038a:	e7da      	b.n	8010342 <_free_r+0x26>
 801038c:	d902      	bls.n	8010394 <_free_r+0x78>
 801038e:	230c      	movs	r3, #12
 8010390:	6003      	str	r3, [r0, #0]
 8010392:	e7d6      	b.n	8010342 <_free_r+0x26>
 8010394:	6825      	ldr	r5, [r4, #0]
 8010396:	1961      	adds	r1, r4, r5
 8010398:	428b      	cmp	r3, r1
 801039a:	bf04      	itt	eq
 801039c:	6819      	ldreq	r1, [r3, #0]
 801039e:	685b      	ldreq	r3, [r3, #4]
 80103a0:	6063      	str	r3, [r4, #4]
 80103a2:	bf04      	itt	eq
 80103a4:	1949      	addeq	r1, r1, r5
 80103a6:	6021      	streq	r1, [r4, #0]
 80103a8:	6054      	str	r4, [r2, #4]
 80103aa:	e7ca      	b.n	8010342 <_free_r+0x26>
 80103ac:	b003      	add	sp, #12
 80103ae:	bd30      	pop	{r4, r5, pc}
 80103b0:	20000624 	.word	0x20000624

080103b4 <sbrk_aligned>:
 80103b4:	b570      	push	{r4, r5, r6, lr}
 80103b6:	4e0e      	ldr	r6, [pc, #56]	; (80103f0 <sbrk_aligned+0x3c>)
 80103b8:	460c      	mov	r4, r1
 80103ba:	6831      	ldr	r1, [r6, #0]
 80103bc:	4605      	mov	r5, r0
 80103be:	b911      	cbnz	r1, 80103c6 <sbrk_aligned+0x12>
 80103c0:	f000 f9e8 	bl	8010794 <_sbrk_r>
 80103c4:	6030      	str	r0, [r6, #0]
 80103c6:	4621      	mov	r1, r4
 80103c8:	4628      	mov	r0, r5
 80103ca:	f000 f9e3 	bl	8010794 <_sbrk_r>
 80103ce:	1c43      	adds	r3, r0, #1
 80103d0:	d00a      	beq.n	80103e8 <sbrk_aligned+0x34>
 80103d2:	1cc4      	adds	r4, r0, #3
 80103d4:	f024 0403 	bic.w	r4, r4, #3
 80103d8:	42a0      	cmp	r0, r4
 80103da:	d007      	beq.n	80103ec <sbrk_aligned+0x38>
 80103dc:	1a21      	subs	r1, r4, r0
 80103de:	4628      	mov	r0, r5
 80103e0:	f000 f9d8 	bl	8010794 <_sbrk_r>
 80103e4:	3001      	adds	r0, #1
 80103e6:	d101      	bne.n	80103ec <sbrk_aligned+0x38>
 80103e8:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80103ec:	4620      	mov	r0, r4
 80103ee:	bd70      	pop	{r4, r5, r6, pc}
 80103f0:	20000628 	.word	0x20000628

080103f4 <_malloc_r>:
 80103f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80103f8:	1ccd      	adds	r5, r1, #3
 80103fa:	f025 0503 	bic.w	r5, r5, #3
 80103fe:	3508      	adds	r5, #8
 8010400:	2d0c      	cmp	r5, #12
 8010402:	bf38      	it	cc
 8010404:	250c      	movcc	r5, #12
 8010406:	2d00      	cmp	r5, #0
 8010408:	4607      	mov	r7, r0
 801040a:	db01      	blt.n	8010410 <_malloc_r+0x1c>
 801040c:	42a9      	cmp	r1, r5
 801040e:	d905      	bls.n	801041c <_malloc_r+0x28>
 8010410:	230c      	movs	r3, #12
 8010412:	603b      	str	r3, [r7, #0]
 8010414:	2600      	movs	r6, #0
 8010416:	4630      	mov	r0, r6
 8010418:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801041c:	4e2e      	ldr	r6, [pc, #184]	; (80104d8 <_malloc_r+0xe4>)
 801041e:	f000 fa25 	bl	801086c <__malloc_lock>
 8010422:	6833      	ldr	r3, [r6, #0]
 8010424:	461c      	mov	r4, r3
 8010426:	bb34      	cbnz	r4, 8010476 <_malloc_r+0x82>
 8010428:	4629      	mov	r1, r5
 801042a:	4638      	mov	r0, r7
 801042c:	f7ff ffc2 	bl	80103b4 <sbrk_aligned>
 8010430:	1c43      	adds	r3, r0, #1
 8010432:	4604      	mov	r4, r0
 8010434:	d14d      	bne.n	80104d2 <_malloc_r+0xde>
 8010436:	6834      	ldr	r4, [r6, #0]
 8010438:	4626      	mov	r6, r4
 801043a:	2e00      	cmp	r6, #0
 801043c:	d140      	bne.n	80104c0 <_malloc_r+0xcc>
 801043e:	6823      	ldr	r3, [r4, #0]
 8010440:	4631      	mov	r1, r6
 8010442:	4638      	mov	r0, r7
 8010444:	eb04 0803 	add.w	r8, r4, r3
 8010448:	f000 f9a4 	bl	8010794 <_sbrk_r>
 801044c:	4580      	cmp	r8, r0
 801044e:	d13a      	bne.n	80104c6 <_malloc_r+0xd2>
 8010450:	6821      	ldr	r1, [r4, #0]
 8010452:	3503      	adds	r5, #3
 8010454:	1a6d      	subs	r5, r5, r1
 8010456:	f025 0503 	bic.w	r5, r5, #3
 801045a:	3508      	adds	r5, #8
 801045c:	2d0c      	cmp	r5, #12
 801045e:	bf38      	it	cc
 8010460:	250c      	movcc	r5, #12
 8010462:	4629      	mov	r1, r5
 8010464:	4638      	mov	r0, r7
 8010466:	f7ff ffa5 	bl	80103b4 <sbrk_aligned>
 801046a:	3001      	adds	r0, #1
 801046c:	d02b      	beq.n	80104c6 <_malloc_r+0xd2>
 801046e:	6823      	ldr	r3, [r4, #0]
 8010470:	442b      	add	r3, r5
 8010472:	6023      	str	r3, [r4, #0]
 8010474:	e00e      	b.n	8010494 <_malloc_r+0xa0>
 8010476:	6822      	ldr	r2, [r4, #0]
 8010478:	1b52      	subs	r2, r2, r5
 801047a:	d41e      	bmi.n	80104ba <_malloc_r+0xc6>
 801047c:	2a0b      	cmp	r2, #11
 801047e:	d916      	bls.n	80104ae <_malloc_r+0xba>
 8010480:	1961      	adds	r1, r4, r5
 8010482:	42a3      	cmp	r3, r4
 8010484:	6025      	str	r5, [r4, #0]
 8010486:	bf18      	it	ne
 8010488:	6059      	strne	r1, [r3, #4]
 801048a:	6863      	ldr	r3, [r4, #4]
 801048c:	bf08      	it	eq
 801048e:	6031      	streq	r1, [r6, #0]
 8010490:	5162      	str	r2, [r4, r5]
 8010492:	604b      	str	r3, [r1, #4]
 8010494:	4638      	mov	r0, r7
 8010496:	f104 060b 	add.w	r6, r4, #11
 801049a:	f000 f9ed 	bl	8010878 <__malloc_unlock>
 801049e:	f026 0607 	bic.w	r6, r6, #7
 80104a2:	1d23      	adds	r3, r4, #4
 80104a4:	1af2      	subs	r2, r6, r3
 80104a6:	d0b6      	beq.n	8010416 <_malloc_r+0x22>
 80104a8:	1b9b      	subs	r3, r3, r6
 80104aa:	50a3      	str	r3, [r4, r2]
 80104ac:	e7b3      	b.n	8010416 <_malloc_r+0x22>
 80104ae:	6862      	ldr	r2, [r4, #4]
 80104b0:	42a3      	cmp	r3, r4
 80104b2:	bf0c      	ite	eq
 80104b4:	6032      	streq	r2, [r6, #0]
 80104b6:	605a      	strne	r2, [r3, #4]
 80104b8:	e7ec      	b.n	8010494 <_malloc_r+0xa0>
 80104ba:	4623      	mov	r3, r4
 80104bc:	6864      	ldr	r4, [r4, #4]
 80104be:	e7b2      	b.n	8010426 <_malloc_r+0x32>
 80104c0:	4634      	mov	r4, r6
 80104c2:	6876      	ldr	r6, [r6, #4]
 80104c4:	e7b9      	b.n	801043a <_malloc_r+0x46>
 80104c6:	230c      	movs	r3, #12
 80104c8:	603b      	str	r3, [r7, #0]
 80104ca:	4638      	mov	r0, r7
 80104cc:	f000 f9d4 	bl	8010878 <__malloc_unlock>
 80104d0:	e7a1      	b.n	8010416 <_malloc_r+0x22>
 80104d2:	6025      	str	r5, [r4, #0]
 80104d4:	e7de      	b.n	8010494 <_malloc_r+0xa0>
 80104d6:	bf00      	nop
 80104d8:	20000624 	.word	0x20000624

080104dc <__ssputs_r>:
 80104dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80104e0:	688e      	ldr	r6, [r1, #8]
 80104e2:	429e      	cmp	r6, r3
 80104e4:	4682      	mov	sl, r0
 80104e6:	460c      	mov	r4, r1
 80104e8:	4690      	mov	r8, r2
 80104ea:	461f      	mov	r7, r3
 80104ec:	d838      	bhi.n	8010560 <__ssputs_r+0x84>
 80104ee:	898a      	ldrh	r2, [r1, #12]
 80104f0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80104f4:	d032      	beq.n	801055c <__ssputs_r+0x80>
 80104f6:	6825      	ldr	r5, [r4, #0]
 80104f8:	6909      	ldr	r1, [r1, #16]
 80104fa:	eba5 0901 	sub.w	r9, r5, r1
 80104fe:	6965      	ldr	r5, [r4, #20]
 8010500:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010504:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8010508:	3301      	adds	r3, #1
 801050a:	444b      	add	r3, r9
 801050c:	106d      	asrs	r5, r5, #1
 801050e:	429d      	cmp	r5, r3
 8010510:	bf38      	it	cc
 8010512:	461d      	movcc	r5, r3
 8010514:	0553      	lsls	r3, r2, #21
 8010516:	d531      	bpl.n	801057c <__ssputs_r+0xa0>
 8010518:	4629      	mov	r1, r5
 801051a:	f7ff ff6b 	bl	80103f4 <_malloc_r>
 801051e:	4606      	mov	r6, r0
 8010520:	b950      	cbnz	r0, 8010538 <__ssputs_r+0x5c>
 8010522:	230c      	movs	r3, #12
 8010524:	f8ca 3000 	str.w	r3, [sl]
 8010528:	89a3      	ldrh	r3, [r4, #12]
 801052a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801052e:	81a3      	strh	r3, [r4, #12]
 8010530:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010534:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010538:	6921      	ldr	r1, [r4, #16]
 801053a:	464a      	mov	r2, r9
 801053c:	f7ff fb46 	bl	800fbcc <memcpy>
 8010540:	89a3      	ldrh	r3, [r4, #12]
 8010542:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8010546:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801054a:	81a3      	strh	r3, [r4, #12]
 801054c:	6126      	str	r6, [r4, #16]
 801054e:	6165      	str	r5, [r4, #20]
 8010550:	444e      	add	r6, r9
 8010552:	eba5 0509 	sub.w	r5, r5, r9
 8010556:	6026      	str	r6, [r4, #0]
 8010558:	60a5      	str	r5, [r4, #8]
 801055a:	463e      	mov	r6, r7
 801055c:	42be      	cmp	r6, r7
 801055e:	d900      	bls.n	8010562 <__ssputs_r+0x86>
 8010560:	463e      	mov	r6, r7
 8010562:	6820      	ldr	r0, [r4, #0]
 8010564:	4632      	mov	r2, r6
 8010566:	4641      	mov	r1, r8
 8010568:	f000 f966 	bl	8010838 <memmove>
 801056c:	68a3      	ldr	r3, [r4, #8]
 801056e:	1b9b      	subs	r3, r3, r6
 8010570:	60a3      	str	r3, [r4, #8]
 8010572:	6823      	ldr	r3, [r4, #0]
 8010574:	4433      	add	r3, r6
 8010576:	6023      	str	r3, [r4, #0]
 8010578:	2000      	movs	r0, #0
 801057a:	e7db      	b.n	8010534 <__ssputs_r+0x58>
 801057c:	462a      	mov	r2, r5
 801057e:	f000 f981 	bl	8010884 <_realloc_r>
 8010582:	4606      	mov	r6, r0
 8010584:	2800      	cmp	r0, #0
 8010586:	d1e1      	bne.n	801054c <__ssputs_r+0x70>
 8010588:	6921      	ldr	r1, [r4, #16]
 801058a:	4650      	mov	r0, sl
 801058c:	f7ff fec6 	bl	801031c <_free_r>
 8010590:	e7c7      	b.n	8010522 <__ssputs_r+0x46>
	...

08010594 <_svfiprintf_r>:
 8010594:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010598:	4698      	mov	r8, r3
 801059a:	898b      	ldrh	r3, [r1, #12]
 801059c:	061b      	lsls	r3, r3, #24
 801059e:	b09d      	sub	sp, #116	; 0x74
 80105a0:	4607      	mov	r7, r0
 80105a2:	460d      	mov	r5, r1
 80105a4:	4614      	mov	r4, r2
 80105a6:	d50e      	bpl.n	80105c6 <_svfiprintf_r+0x32>
 80105a8:	690b      	ldr	r3, [r1, #16]
 80105aa:	b963      	cbnz	r3, 80105c6 <_svfiprintf_r+0x32>
 80105ac:	2140      	movs	r1, #64	; 0x40
 80105ae:	f7ff ff21 	bl	80103f4 <_malloc_r>
 80105b2:	6028      	str	r0, [r5, #0]
 80105b4:	6128      	str	r0, [r5, #16]
 80105b6:	b920      	cbnz	r0, 80105c2 <_svfiprintf_r+0x2e>
 80105b8:	230c      	movs	r3, #12
 80105ba:	603b      	str	r3, [r7, #0]
 80105bc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80105c0:	e0d1      	b.n	8010766 <_svfiprintf_r+0x1d2>
 80105c2:	2340      	movs	r3, #64	; 0x40
 80105c4:	616b      	str	r3, [r5, #20]
 80105c6:	2300      	movs	r3, #0
 80105c8:	9309      	str	r3, [sp, #36]	; 0x24
 80105ca:	2320      	movs	r3, #32
 80105cc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80105d0:	f8cd 800c 	str.w	r8, [sp, #12]
 80105d4:	2330      	movs	r3, #48	; 0x30
 80105d6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8010780 <_svfiprintf_r+0x1ec>
 80105da:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80105de:	f04f 0901 	mov.w	r9, #1
 80105e2:	4623      	mov	r3, r4
 80105e4:	469a      	mov	sl, r3
 80105e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80105ea:	b10a      	cbz	r2, 80105f0 <_svfiprintf_r+0x5c>
 80105ec:	2a25      	cmp	r2, #37	; 0x25
 80105ee:	d1f9      	bne.n	80105e4 <_svfiprintf_r+0x50>
 80105f0:	ebba 0b04 	subs.w	fp, sl, r4
 80105f4:	d00b      	beq.n	801060e <_svfiprintf_r+0x7a>
 80105f6:	465b      	mov	r3, fp
 80105f8:	4622      	mov	r2, r4
 80105fa:	4629      	mov	r1, r5
 80105fc:	4638      	mov	r0, r7
 80105fe:	f7ff ff6d 	bl	80104dc <__ssputs_r>
 8010602:	3001      	adds	r0, #1
 8010604:	f000 80aa 	beq.w	801075c <_svfiprintf_r+0x1c8>
 8010608:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801060a:	445a      	add	r2, fp
 801060c:	9209      	str	r2, [sp, #36]	; 0x24
 801060e:	f89a 3000 	ldrb.w	r3, [sl]
 8010612:	2b00      	cmp	r3, #0
 8010614:	f000 80a2 	beq.w	801075c <_svfiprintf_r+0x1c8>
 8010618:	2300      	movs	r3, #0
 801061a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801061e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010622:	f10a 0a01 	add.w	sl, sl, #1
 8010626:	9304      	str	r3, [sp, #16]
 8010628:	9307      	str	r3, [sp, #28]
 801062a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801062e:	931a      	str	r3, [sp, #104]	; 0x68
 8010630:	4654      	mov	r4, sl
 8010632:	2205      	movs	r2, #5
 8010634:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010638:	4851      	ldr	r0, [pc, #324]	; (8010780 <_svfiprintf_r+0x1ec>)
 801063a:	f7ef fdd9 	bl	80001f0 <memchr>
 801063e:	9a04      	ldr	r2, [sp, #16]
 8010640:	b9d8      	cbnz	r0, 801067a <_svfiprintf_r+0xe6>
 8010642:	06d0      	lsls	r0, r2, #27
 8010644:	bf44      	itt	mi
 8010646:	2320      	movmi	r3, #32
 8010648:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801064c:	0711      	lsls	r1, r2, #28
 801064e:	bf44      	itt	mi
 8010650:	232b      	movmi	r3, #43	; 0x2b
 8010652:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010656:	f89a 3000 	ldrb.w	r3, [sl]
 801065a:	2b2a      	cmp	r3, #42	; 0x2a
 801065c:	d015      	beq.n	801068a <_svfiprintf_r+0xf6>
 801065e:	9a07      	ldr	r2, [sp, #28]
 8010660:	4654      	mov	r4, sl
 8010662:	2000      	movs	r0, #0
 8010664:	f04f 0c0a 	mov.w	ip, #10
 8010668:	4621      	mov	r1, r4
 801066a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801066e:	3b30      	subs	r3, #48	; 0x30
 8010670:	2b09      	cmp	r3, #9
 8010672:	d94e      	bls.n	8010712 <_svfiprintf_r+0x17e>
 8010674:	b1b0      	cbz	r0, 80106a4 <_svfiprintf_r+0x110>
 8010676:	9207      	str	r2, [sp, #28]
 8010678:	e014      	b.n	80106a4 <_svfiprintf_r+0x110>
 801067a:	eba0 0308 	sub.w	r3, r0, r8
 801067e:	fa09 f303 	lsl.w	r3, r9, r3
 8010682:	4313      	orrs	r3, r2
 8010684:	9304      	str	r3, [sp, #16]
 8010686:	46a2      	mov	sl, r4
 8010688:	e7d2      	b.n	8010630 <_svfiprintf_r+0x9c>
 801068a:	9b03      	ldr	r3, [sp, #12]
 801068c:	1d19      	adds	r1, r3, #4
 801068e:	681b      	ldr	r3, [r3, #0]
 8010690:	9103      	str	r1, [sp, #12]
 8010692:	2b00      	cmp	r3, #0
 8010694:	bfbb      	ittet	lt
 8010696:	425b      	neglt	r3, r3
 8010698:	f042 0202 	orrlt.w	r2, r2, #2
 801069c:	9307      	strge	r3, [sp, #28]
 801069e:	9307      	strlt	r3, [sp, #28]
 80106a0:	bfb8      	it	lt
 80106a2:	9204      	strlt	r2, [sp, #16]
 80106a4:	7823      	ldrb	r3, [r4, #0]
 80106a6:	2b2e      	cmp	r3, #46	; 0x2e
 80106a8:	d10c      	bne.n	80106c4 <_svfiprintf_r+0x130>
 80106aa:	7863      	ldrb	r3, [r4, #1]
 80106ac:	2b2a      	cmp	r3, #42	; 0x2a
 80106ae:	d135      	bne.n	801071c <_svfiprintf_r+0x188>
 80106b0:	9b03      	ldr	r3, [sp, #12]
 80106b2:	1d1a      	adds	r2, r3, #4
 80106b4:	681b      	ldr	r3, [r3, #0]
 80106b6:	9203      	str	r2, [sp, #12]
 80106b8:	2b00      	cmp	r3, #0
 80106ba:	bfb8      	it	lt
 80106bc:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80106c0:	3402      	adds	r4, #2
 80106c2:	9305      	str	r3, [sp, #20]
 80106c4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8010790 <_svfiprintf_r+0x1fc>
 80106c8:	7821      	ldrb	r1, [r4, #0]
 80106ca:	2203      	movs	r2, #3
 80106cc:	4650      	mov	r0, sl
 80106ce:	f7ef fd8f 	bl	80001f0 <memchr>
 80106d2:	b140      	cbz	r0, 80106e6 <_svfiprintf_r+0x152>
 80106d4:	2340      	movs	r3, #64	; 0x40
 80106d6:	eba0 000a 	sub.w	r0, r0, sl
 80106da:	fa03 f000 	lsl.w	r0, r3, r0
 80106de:	9b04      	ldr	r3, [sp, #16]
 80106e0:	4303      	orrs	r3, r0
 80106e2:	3401      	adds	r4, #1
 80106e4:	9304      	str	r3, [sp, #16]
 80106e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80106ea:	4826      	ldr	r0, [pc, #152]	; (8010784 <_svfiprintf_r+0x1f0>)
 80106ec:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80106f0:	2206      	movs	r2, #6
 80106f2:	f7ef fd7d 	bl	80001f0 <memchr>
 80106f6:	2800      	cmp	r0, #0
 80106f8:	d038      	beq.n	801076c <_svfiprintf_r+0x1d8>
 80106fa:	4b23      	ldr	r3, [pc, #140]	; (8010788 <_svfiprintf_r+0x1f4>)
 80106fc:	bb1b      	cbnz	r3, 8010746 <_svfiprintf_r+0x1b2>
 80106fe:	9b03      	ldr	r3, [sp, #12]
 8010700:	3307      	adds	r3, #7
 8010702:	f023 0307 	bic.w	r3, r3, #7
 8010706:	3308      	adds	r3, #8
 8010708:	9303      	str	r3, [sp, #12]
 801070a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801070c:	4433      	add	r3, r6
 801070e:	9309      	str	r3, [sp, #36]	; 0x24
 8010710:	e767      	b.n	80105e2 <_svfiprintf_r+0x4e>
 8010712:	fb0c 3202 	mla	r2, ip, r2, r3
 8010716:	460c      	mov	r4, r1
 8010718:	2001      	movs	r0, #1
 801071a:	e7a5      	b.n	8010668 <_svfiprintf_r+0xd4>
 801071c:	2300      	movs	r3, #0
 801071e:	3401      	adds	r4, #1
 8010720:	9305      	str	r3, [sp, #20]
 8010722:	4619      	mov	r1, r3
 8010724:	f04f 0c0a 	mov.w	ip, #10
 8010728:	4620      	mov	r0, r4
 801072a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801072e:	3a30      	subs	r2, #48	; 0x30
 8010730:	2a09      	cmp	r2, #9
 8010732:	d903      	bls.n	801073c <_svfiprintf_r+0x1a8>
 8010734:	2b00      	cmp	r3, #0
 8010736:	d0c5      	beq.n	80106c4 <_svfiprintf_r+0x130>
 8010738:	9105      	str	r1, [sp, #20]
 801073a:	e7c3      	b.n	80106c4 <_svfiprintf_r+0x130>
 801073c:	fb0c 2101 	mla	r1, ip, r1, r2
 8010740:	4604      	mov	r4, r0
 8010742:	2301      	movs	r3, #1
 8010744:	e7f0      	b.n	8010728 <_svfiprintf_r+0x194>
 8010746:	ab03      	add	r3, sp, #12
 8010748:	9300      	str	r3, [sp, #0]
 801074a:	462a      	mov	r2, r5
 801074c:	4b0f      	ldr	r3, [pc, #60]	; (801078c <_svfiprintf_r+0x1f8>)
 801074e:	a904      	add	r1, sp, #16
 8010750:	4638      	mov	r0, r7
 8010752:	f7fd ffc9 	bl	800e6e8 <_printf_float>
 8010756:	1c42      	adds	r2, r0, #1
 8010758:	4606      	mov	r6, r0
 801075a:	d1d6      	bne.n	801070a <_svfiprintf_r+0x176>
 801075c:	89ab      	ldrh	r3, [r5, #12]
 801075e:	065b      	lsls	r3, r3, #25
 8010760:	f53f af2c 	bmi.w	80105bc <_svfiprintf_r+0x28>
 8010764:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010766:	b01d      	add	sp, #116	; 0x74
 8010768:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801076c:	ab03      	add	r3, sp, #12
 801076e:	9300      	str	r3, [sp, #0]
 8010770:	462a      	mov	r2, r5
 8010772:	4b06      	ldr	r3, [pc, #24]	; (801078c <_svfiprintf_r+0x1f8>)
 8010774:	a904      	add	r1, sp, #16
 8010776:	4638      	mov	r0, r7
 8010778:	f7fe fa5a 	bl	800ec30 <_printf_i>
 801077c:	e7eb      	b.n	8010756 <_svfiprintf_r+0x1c2>
 801077e:	bf00      	nop
 8010780:	080130bc 	.word	0x080130bc
 8010784:	080130c6 	.word	0x080130c6
 8010788:	0800e6e9 	.word	0x0800e6e9
 801078c:	080104dd 	.word	0x080104dd
 8010790:	080130c2 	.word	0x080130c2

08010794 <_sbrk_r>:
 8010794:	b538      	push	{r3, r4, r5, lr}
 8010796:	4d06      	ldr	r5, [pc, #24]	; (80107b0 <_sbrk_r+0x1c>)
 8010798:	2300      	movs	r3, #0
 801079a:	4604      	mov	r4, r0
 801079c:	4608      	mov	r0, r1
 801079e:	602b      	str	r3, [r5, #0]
 80107a0:	f7f4 fefe 	bl	80055a0 <_sbrk>
 80107a4:	1c43      	adds	r3, r0, #1
 80107a6:	d102      	bne.n	80107ae <_sbrk_r+0x1a>
 80107a8:	682b      	ldr	r3, [r5, #0]
 80107aa:	b103      	cbz	r3, 80107ae <_sbrk_r+0x1a>
 80107ac:	6023      	str	r3, [r4, #0]
 80107ae:	bd38      	pop	{r3, r4, r5, pc}
 80107b0:	2000062c 	.word	0x2000062c

080107b4 <__assert_func>:
 80107b4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80107b6:	4614      	mov	r4, r2
 80107b8:	461a      	mov	r2, r3
 80107ba:	4b09      	ldr	r3, [pc, #36]	; (80107e0 <__assert_func+0x2c>)
 80107bc:	681b      	ldr	r3, [r3, #0]
 80107be:	4605      	mov	r5, r0
 80107c0:	68d8      	ldr	r0, [r3, #12]
 80107c2:	b14c      	cbz	r4, 80107d8 <__assert_func+0x24>
 80107c4:	4b07      	ldr	r3, [pc, #28]	; (80107e4 <__assert_func+0x30>)
 80107c6:	9100      	str	r1, [sp, #0]
 80107c8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80107cc:	4906      	ldr	r1, [pc, #24]	; (80107e8 <__assert_func+0x34>)
 80107ce:	462b      	mov	r3, r5
 80107d0:	f000 f80e 	bl	80107f0 <fiprintf>
 80107d4:	f000 faac 	bl	8010d30 <abort>
 80107d8:	4b04      	ldr	r3, [pc, #16]	; (80107ec <__assert_func+0x38>)
 80107da:	461c      	mov	r4, r3
 80107dc:	e7f3      	b.n	80107c6 <__assert_func+0x12>
 80107de:	bf00      	nop
 80107e0:	20000024 	.word	0x20000024
 80107e4:	080130cd 	.word	0x080130cd
 80107e8:	080130da 	.word	0x080130da
 80107ec:	08013108 	.word	0x08013108

080107f0 <fiprintf>:
 80107f0:	b40e      	push	{r1, r2, r3}
 80107f2:	b503      	push	{r0, r1, lr}
 80107f4:	4601      	mov	r1, r0
 80107f6:	ab03      	add	r3, sp, #12
 80107f8:	4805      	ldr	r0, [pc, #20]	; (8010810 <fiprintf+0x20>)
 80107fa:	f853 2b04 	ldr.w	r2, [r3], #4
 80107fe:	6800      	ldr	r0, [r0, #0]
 8010800:	9301      	str	r3, [sp, #4]
 8010802:	f000 f897 	bl	8010934 <_vfiprintf_r>
 8010806:	b002      	add	sp, #8
 8010808:	f85d eb04 	ldr.w	lr, [sp], #4
 801080c:	b003      	add	sp, #12
 801080e:	4770      	bx	lr
 8010810:	20000024 	.word	0x20000024

08010814 <__ascii_mbtowc>:
 8010814:	b082      	sub	sp, #8
 8010816:	b901      	cbnz	r1, 801081a <__ascii_mbtowc+0x6>
 8010818:	a901      	add	r1, sp, #4
 801081a:	b142      	cbz	r2, 801082e <__ascii_mbtowc+0x1a>
 801081c:	b14b      	cbz	r3, 8010832 <__ascii_mbtowc+0x1e>
 801081e:	7813      	ldrb	r3, [r2, #0]
 8010820:	600b      	str	r3, [r1, #0]
 8010822:	7812      	ldrb	r2, [r2, #0]
 8010824:	1e10      	subs	r0, r2, #0
 8010826:	bf18      	it	ne
 8010828:	2001      	movne	r0, #1
 801082a:	b002      	add	sp, #8
 801082c:	4770      	bx	lr
 801082e:	4610      	mov	r0, r2
 8010830:	e7fb      	b.n	801082a <__ascii_mbtowc+0x16>
 8010832:	f06f 0001 	mvn.w	r0, #1
 8010836:	e7f8      	b.n	801082a <__ascii_mbtowc+0x16>

08010838 <memmove>:
 8010838:	4288      	cmp	r0, r1
 801083a:	b510      	push	{r4, lr}
 801083c:	eb01 0402 	add.w	r4, r1, r2
 8010840:	d902      	bls.n	8010848 <memmove+0x10>
 8010842:	4284      	cmp	r4, r0
 8010844:	4623      	mov	r3, r4
 8010846:	d807      	bhi.n	8010858 <memmove+0x20>
 8010848:	1e43      	subs	r3, r0, #1
 801084a:	42a1      	cmp	r1, r4
 801084c:	d008      	beq.n	8010860 <memmove+0x28>
 801084e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010852:	f803 2f01 	strb.w	r2, [r3, #1]!
 8010856:	e7f8      	b.n	801084a <memmove+0x12>
 8010858:	4402      	add	r2, r0
 801085a:	4601      	mov	r1, r0
 801085c:	428a      	cmp	r2, r1
 801085e:	d100      	bne.n	8010862 <memmove+0x2a>
 8010860:	bd10      	pop	{r4, pc}
 8010862:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010866:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801086a:	e7f7      	b.n	801085c <memmove+0x24>

0801086c <__malloc_lock>:
 801086c:	4801      	ldr	r0, [pc, #4]	; (8010874 <__malloc_lock+0x8>)
 801086e:	f000 bc1f 	b.w	80110b0 <__retarget_lock_acquire_recursive>
 8010872:	bf00      	nop
 8010874:	20000630 	.word	0x20000630

08010878 <__malloc_unlock>:
 8010878:	4801      	ldr	r0, [pc, #4]	; (8010880 <__malloc_unlock+0x8>)
 801087a:	f000 bc1a 	b.w	80110b2 <__retarget_lock_release_recursive>
 801087e:	bf00      	nop
 8010880:	20000630 	.word	0x20000630

08010884 <_realloc_r>:
 8010884:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010888:	4680      	mov	r8, r0
 801088a:	4614      	mov	r4, r2
 801088c:	460e      	mov	r6, r1
 801088e:	b921      	cbnz	r1, 801089a <_realloc_r+0x16>
 8010890:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010894:	4611      	mov	r1, r2
 8010896:	f7ff bdad 	b.w	80103f4 <_malloc_r>
 801089a:	b92a      	cbnz	r2, 80108a8 <_realloc_r+0x24>
 801089c:	f7ff fd3e 	bl	801031c <_free_r>
 80108a0:	4625      	mov	r5, r4
 80108a2:	4628      	mov	r0, r5
 80108a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80108a8:	f000 fc6a 	bl	8011180 <_malloc_usable_size_r>
 80108ac:	4284      	cmp	r4, r0
 80108ae:	4607      	mov	r7, r0
 80108b0:	d802      	bhi.n	80108b8 <_realloc_r+0x34>
 80108b2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80108b6:	d812      	bhi.n	80108de <_realloc_r+0x5a>
 80108b8:	4621      	mov	r1, r4
 80108ba:	4640      	mov	r0, r8
 80108bc:	f7ff fd9a 	bl	80103f4 <_malloc_r>
 80108c0:	4605      	mov	r5, r0
 80108c2:	2800      	cmp	r0, #0
 80108c4:	d0ed      	beq.n	80108a2 <_realloc_r+0x1e>
 80108c6:	42bc      	cmp	r4, r7
 80108c8:	4622      	mov	r2, r4
 80108ca:	4631      	mov	r1, r6
 80108cc:	bf28      	it	cs
 80108ce:	463a      	movcs	r2, r7
 80108d0:	f7ff f97c 	bl	800fbcc <memcpy>
 80108d4:	4631      	mov	r1, r6
 80108d6:	4640      	mov	r0, r8
 80108d8:	f7ff fd20 	bl	801031c <_free_r>
 80108dc:	e7e1      	b.n	80108a2 <_realloc_r+0x1e>
 80108de:	4635      	mov	r5, r6
 80108e0:	e7df      	b.n	80108a2 <_realloc_r+0x1e>

080108e2 <__sfputc_r>:
 80108e2:	6893      	ldr	r3, [r2, #8]
 80108e4:	3b01      	subs	r3, #1
 80108e6:	2b00      	cmp	r3, #0
 80108e8:	b410      	push	{r4}
 80108ea:	6093      	str	r3, [r2, #8]
 80108ec:	da08      	bge.n	8010900 <__sfputc_r+0x1e>
 80108ee:	6994      	ldr	r4, [r2, #24]
 80108f0:	42a3      	cmp	r3, r4
 80108f2:	db01      	blt.n	80108f8 <__sfputc_r+0x16>
 80108f4:	290a      	cmp	r1, #10
 80108f6:	d103      	bne.n	8010900 <__sfputc_r+0x1e>
 80108f8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80108fc:	f000 b94a 	b.w	8010b94 <__swbuf_r>
 8010900:	6813      	ldr	r3, [r2, #0]
 8010902:	1c58      	adds	r0, r3, #1
 8010904:	6010      	str	r0, [r2, #0]
 8010906:	7019      	strb	r1, [r3, #0]
 8010908:	4608      	mov	r0, r1
 801090a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801090e:	4770      	bx	lr

08010910 <__sfputs_r>:
 8010910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010912:	4606      	mov	r6, r0
 8010914:	460f      	mov	r7, r1
 8010916:	4614      	mov	r4, r2
 8010918:	18d5      	adds	r5, r2, r3
 801091a:	42ac      	cmp	r4, r5
 801091c:	d101      	bne.n	8010922 <__sfputs_r+0x12>
 801091e:	2000      	movs	r0, #0
 8010920:	e007      	b.n	8010932 <__sfputs_r+0x22>
 8010922:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010926:	463a      	mov	r2, r7
 8010928:	4630      	mov	r0, r6
 801092a:	f7ff ffda 	bl	80108e2 <__sfputc_r>
 801092e:	1c43      	adds	r3, r0, #1
 8010930:	d1f3      	bne.n	801091a <__sfputs_r+0xa>
 8010932:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08010934 <_vfiprintf_r>:
 8010934:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010938:	460d      	mov	r5, r1
 801093a:	b09d      	sub	sp, #116	; 0x74
 801093c:	4614      	mov	r4, r2
 801093e:	4698      	mov	r8, r3
 8010940:	4606      	mov	r6, r0
 8010942:	b118      	cbz	r0, 801094c <_vfiprintf_r+0x18>
 8010944:	6983      	ldr	r3, [r0, #24]
 8010946:	b90b      	cbnz	r3, 801094c <_vfiprintf_r+0x18>
 8010948:	f000 fb14 	bl	8010f74 <__sinit>
 801094c:	4b89      	ldr	r3, [pc, #548]	; (8010b74 <_vfiprintf_r+0x240>)
 801094e:	429d      	cmp	r5, r3
 8010950:	d11b      	bne.n	801098a <_vfiprintf_r+0x56>
 8010952:	6875      	ldr	r5, [r6, #4]
 8010954:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010956:	07d9      	lsls	r1, r3, #31
 8010958:	d405      	bmi.n	8010966 <_vfiprintf_r+0x32>
 801095a:	89ab      	ldrh	r3, [r5, #12]
 801095c:	059a      	lsls	r2, r3, #22
 801095e:	d402      	bmi.n	8010966 <_vfiprintf_r+0x32>
 8010960:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010962:	f000 fba5 	bl	80110b0 <__retarget_lock_acquire_recursive>
 8010966:	89ab      	ldrh	r3, [r5, #12]
 8010968:	071b      	lsls	r3, r3, #28
 801096a:	d501      	bpl.n	8010970 <_vfiprintf_r+0x3c>
 801096c:	692b      	ldr	r3, [r5, #16]
 801096e:	b9eb      	cbnz	r3, 80109ac <_vfiprintf_r+0x78>
 8010970:	4629      	mov	r1, r5
 8010972:	4630      	mov	r0, r6
 8010974:	f000 f96e 	bl	8010c54 <__swsetup_r>
 8010978:	b1c0      	cbz	r0, 80109ac <_vfiprintf_r+0x78>
 801097a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801097c:	07dc      	lsls	r4, r3, #31
 801097e:	d50e      	bpl.n	801099e <_vfiprintf_r+0x6a>
 8010980:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010984:	b01d      	add	sp, #116	; 0x74
 8010986:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801098a:	4b7b      	ldr	r3, [pc, #492]	; (8010b78 <_vfiprintf_r+0x244>)
 801098c:	429d      	cmp	r5, r3
 801098e:	d101      	bne.n	8010994 <_vfiprintf_r+0x60>
 8010990:	68b5      	ldr	r5, [r6, #8]
 8010992:	e7df      	b.n	8010954 <_vfiprintf_r+0x20>
 8010994:	4b79      	ldr	r3, [pc, #484]	; (8010b7c <_vfiprintf_r+0x248>)
 8010996:	429d      	cmp	r5, r3
 8010998:	bf08      	it	eq
 801099a:	68f5      	ldreq	r5, [r6, #12]
 801099c:	e7da      	b.n	8010954 <_vfiprintf_r+0x20>
 801099e:	89ab      	ldrh	r3, [r5, #12]
 80109a0:	0598      	lsls	r0, r3, #22
 80109a2:	d4ed      	bmi.n	8010980 <_vfiprintf_r+0x4c>
 80109a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80109a6:	f000 fb84 	bl	80110b2 <__retarget_lock_release_recursive>
 80109aa:	e7e9      	b.n	8010980 <_vfiprintf_r+0x4c>
 80109ac:	2300      	movs	r3, #0
 80109ae:	9309      	str	r3, [sp, #36]	; 0x24
 80109b0:	2320      	movs	r3, #32
 80109b2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80109b6:	f8cd 800c 	str.w	r8, [sp, #12]
 80109ba:	2330      	movs	r3, #48	; 0x30
 80109bc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8010b80 <_vfiprintf_r+0x24c>
 80109c0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80109c4:	f04f 0901 	mov.w	r9, #1
 80109c8:	4623      	mov	r3, r4
 80109ca:	469a      	mov	sl, r3
 80109cc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80109d0:	b10a      	cbz	r2, 80109d6 <_vfiprintf_r+0xa2>
 80109d2:	2a25      	cmp	r2, #37	; 0x25
 80109d4:	d1f9      	bne.n	80109ca <_vfiprintf_r+0x96>
 80109d6:	ebba 0b04 	subs.w	fp, sl, r4
 80109da:	d00b      	beq.n	80109f4 <_vfiprintf_r+0xc0>
 80109dc:	465b      	mov	r3, fp
 80109de:	4622      	mov	r2, r4
 80109e0:	4629      	mov	r1, r5
 80109e2:	4630      	mov	r0, r6
 80109e4:	f7ff ff94 	bl	8010910 <__sfputs_r>
 80109e8:	3001      	adds	r0, #1
 80109ea:	f000 80aa 	beq.w	8010b42 <_vfiprintf_r+0x20e>
 80109ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80109f0:	445a      	add	r2, fp
 80109f2:	9209      	str	r2, [sp, #36]	; 0x24
 80109f4:	f89a 3000 	ldrb.w	r3, [sl]
 80109f8:	2b00      	cmp	r3, #0
 80109fa:	f000 80a2 	beq.w	8010b42 <_vfiprintf_r+0x20e>
 80109fe:	2300      	movs	r3, #0
 8010a00:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8010a04:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010a08:	f10a 0a01 	add.w	sl, sl, #1
 8010a0c:	9304      	str	r3, [sp, #16]
 8010a0e:	9307      	str	r3, [sp, #28]
 8010a10:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8010a14:	931a      	str	r3, [sp, #104]	; 0x68
 8010a16:	4654      	mov	r4, sl
 8010a18:	2205      	movs	r2, #5
 8010a1a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010a1e:	4858      	ldr	r0, [pc, #352]	; (8010b80 <_vfiprintf_r+0x24c>)
 8010a20:	f7ef fbe6 	bl	80001f0 <memchr>
 8010a24:	9a04      	ldr	r2, [sp, #16]
 8010a26:	b9d8      	cbnz	r0, 8010a60 <_vfiprintf_r+0x12c>
 8010a28:	06d1      	lsls	r1, r2, #27
 8010a2a:	bf44      	itt	mi
 8010a2c:	2320      	movmi	r3, #32
 8010a2e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010a32:	0713      	lsls	r3, r2, #28
 8010a34:	bf44      	itt	mi
 8010a36:	232b      	movmi	r3, #43	; 0x2b
 8010a38:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010a3c:	f89a 3000 	ldrb.w	r3, [sl]
 8010a40:	2b2a      	cmp	r3, #42	; 0x2a
 8010a42:	d015      	beq.n	8010a70 <_vfiprintf_r+0x13c>
 8010a44:	9a07      	ldr	r2, [sp, #28]
 8010a46:	4654      	mov	r4, sl
 8010a48:	2000      	movs	r0, #0
 8010a4a:	f04f 0c0a 	mov.w	ip, #10
 8010a4e:	4621      	mov	r1, r4
 8010a50:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010a54:	3b30      	subs	r3, #48	; 0x30
 8010a56:	2b09      	cmp	r3, #9
 8010a58:	d94e      	bls.n	8010af8 <_vfiprintf_r+0x1c4>
 8010a5a:	b1b0      	cbz	r0, 8010a8a <_vfiprintf_r+0x156>
 8010a5c:	9207      	str	r2, [sp, #28]
 8010a5e:	e014      	b.n	8010a8a <_vfiprintf_r+0x156>
 8010a60:	eba0 0308 	sub.w	r3, r0, r8
 8010a64:	fa09 f303 	lsl.w	r3, r9, r3
 8010a68:	4313      	orrs	r3, r2
 8010a6a:	9304      	str	r3, [sp, #16]
 8010a6c:	46a2      	mov	sl, r4
 8010a6e:	e7d2      	b.n	8010a16 <_vfiprintf_r+0xe2>
 8010a70:	9b03      	ldr	r3, [sp, #12]
 8010a72:	1d19      	adds	r1, r3, #4
 8010a74:	681b      	ldr	r3, [r3, #0]
 8010a76:	9103      	str	r1, [sp, #12]
 8010a78:	2b00      	cmp	r3, #0
 8010a7a:	bfbb      	ittet	lt
 8010a7c:	425b      	neglt	r3, r3
 8010a7e:	f042 0202 	orrlt.w	r2, r2, #2
 8010a82:	9307      	strge	r3, [sp, #28]
 8010a84:	9307      	strlt	r3, [sp, #28]
 8010a86:	bfb8      	it	lt
 8010a88:	9204      	strlt	r2, [sp, #16]
 8010a8a:	7823      	ldrb	r3, [r4, #0]
 8010a8c:	2b2e      	cmp	r3, #46	; 0x2e
 8010a8e:	d10c      	bne.n	8010aaa <_vfiprintf_r+0x176>
 8010a90:	7863      	ldrb	r3, [r4, #1]
 8010a92:	2b2a      	cmp	r3, #42	; 0x2a
 8010a94:	d135      	bne.n	8010b02 <_vfiprintf_r+0x1ce>
 8010a96:	9b03      	ldr	r3, [sp, #12]
 8010a98:	1d1a      	adds	r2, r3, #4
 8010a9a:	681b      	ldr	r3, [r3, #0]
 8010a9c:	9203      	str	r2, [sp, #12]
 8010a9e:	2b00      	cmp	r3, #0
 8010aa0:	bfb8      	it	lt
 8010aa2:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8010aa6:	3402      	adds	r4, #2
 8010aa8:	9305      	str	r3, [sp, #20]
 8010aaa:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8010b90 <_vfiprintf_r+0x25c>
 8010aae:	7821      	ldrb	r1, [r4, #0]
 8010ab0:	2203      	movs	r2, #3
 8010ab2:	4650      	mov	r0, sl
 8010ab4:	f7ef fb9c 	bl	80001f0 <memchr>
 8010ab8:	b140      	cbz	r0, 8010acc <_vfiprintf_r+0x198>
 8010aba:	2340      	movs	r3, #64	; 0x40
 8010abc:	eba0 000a 	sub.w	r0, r0, sl
 8010ac0:	fa03 f000 	lsl.w	r0, r3, r0
 8010ac4:	9b04      	ldr	r3, [sp, #16]
 8010ac6:	4303      	orrs	r3, r0
 8010ac8:	3401      	adds	r4, #1
 8010aca:	9304      	str	r3, [sp, #16]
 8010acc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010ad0:	482c      	ldr	r0, [pc, #176]	; (8010b84 <_vfiprintf_r+0x250>)
 8010ad2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010ad6:	2206      	movs	r2, #6
 8010ad8:	f7ef fb8a 	bl	80001f0 <memchr>
 8010adc:	2800      	cmp	r0, #0
 8010ade:	d03f      	beq.n	8010b60 <_vfiprintf_r+0x22c>
 8010ae0:	4b29      	ldr	r3, [pc, #164]	; (8010b88 <_vfiprintf_r+0x254>)
 8010ae2:	bb1b      	cbnz	r3, 8010b2c <_vfiprintf_r+0x1f8>
 8010ae4:	9b03      	ldr	r3, [sp, #12]
 8010ae6:	3307      	adds	r3, #7
 8010ae8:	f023 0307 	bic.w	r3, r3, #7
 8010aec:	3308      	adds	r3, #8
 8010aee:	9303      	str	r3, [sp, #12]
 8010af0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010af2:	443b      	add	r3, r7
 8010af4:	9309      	str	r3, [sp, #36]	; 0x24
 8010af6:	e767      	b.n	80109c8 <_vfiprintf_r+0x94>
 8010af8:	fb0c 3202 	mla	r2, ip, r2, r3
 8010afc:	460c      	mov	r4, r1
 8010afe:	2001      	movs	r0, #1
 8010b00:	e7a5      	b.n	8010a4e <_vfiprintf_r+0x11a>
 8010b02:	2300      	movs	r3, #0
 8010b04:	3401      	adds	r4, #1
 8010b06:	9305      	str	r3, [sp, #20]
 8010b08:	4619      	mov	r1, r3
 8010b0a:	f04f 0c0a 	mov.w	ip, #10
 8010b0e:	4620      	mov	r0, r4
 8010b10:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010b14:	3a30      	subs	r2, #48	; 0x30
 8010b16:	2a09      	cmp	r2, #9
 8010b18:	d903      	bls.n	8010b22 <_vfiprintf_r+0x1ee>
 8010b1a:	2b00      	cmp	r3, #0
 8010b1c:	d0c5      	beq.n	8010aaa <_vfiprintf_r+0x176>
 8010b1e:	9105      	str	r1, [sp, #20]
 8010b20:	e7c3      	b.n	8010aaa <_vfiprintf_r+0x176>
 8010b22:	fb0c 2101 	mla	r1, ip, r1, r2
 8010b26:	4604      	mov	r4, r0
 8010b28:	2301      	movs	r3, #1
 8010b2a:	e7f0      	b.n	8010b0e <_vfiprintf_r+0x1da>
 8010b2c:	ab03      	add	r3, sp, #12
 8010b2e:	9300      	str	r3, [sp, #0]
 8010b30:	462a      	mov	r2, r5
 8010b32:	4b16      	ldr	r3, [pc, #88]	; (8010b8c <_vfiprintf_r+0x258>)
 8010b34:	a904      	add	r1, sp, #16
 8010b36:	4630      	mov	r0, r6
 8010b38:	f7fd fdd6 	bl	800e6e8 <_printf_float>
 8010b3c:	4607      	mov	r7, r0
 8010b3e:	1c78      	adds	r0, r7, #1
 8010b40:	d1d6      	bne.n	8010af0 <_vfiprintf_r+0x1bc>
 8010b42:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010b44:	07d9      	lsls	r1, r3, #31
 8010b46:	d405      	bmi.n	8010b54 <_vfiprintf_r+0x220>
 8010b48:	89ab      	ldrh	r3, [r5, #12]
 8010b4a:	059a      	lsls	r2, r3, #22
 8010b4c:	d402      	bmi.n	8010b54 <_vfiprintf_r+0x220>
 8010b4e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010b50:	f000 faaf 	bl	80110b2 <__retarget_lock_release_recursive>
 8010b54:	89ab      	ldrh	r3, [r5, #12]
 8010b56:	065b      	lsls	r3, r3, #25
 8010b58:	f53f af12 	bmi.w	8010980 <_vfiprintf_r+0x4c>
 8010b5c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010b5e:	e711      	b.n	8010984 <_vfiprintf_r+0x50>
 8010b60:	ab03      	add	r3, sp, #12
 8010b62:	9300      	str	r3, [sp, #0]
 8010b64:	462a      	mov	r2, r5
 8010b66:	4b09      	ldr	r3, [pc, #36]	; (8010b8c <_vfiprintf_r+0x258>)
 8010b68:	a904      	add	r1, sp, #16
 8010b6a:	4630      	mov	r0, r6
 8010b6c:	f7fe f860 	bl	800ec30 <_printf_i>
 8010b70:	e7e4      	b.n	8010b3c <_vfiprintf_r+0x208>
 8010b72:	bf00      	nop
 8010b74:	08013234 	.word	0x08013234
 8010b78:	08013254 	.word	0x08013254
 8010b7c:	08013214 	.word	0x08013214
 8010b80:	080130bc 	.word	0x080130bc
 8010b84:	080130c6 	.word	0x080130c6
 8010b88:	0800e6e9 	.word	0x0800e6e9
 8010b8c:	08010911 	.word	0x08010911
 8010b90:	080130c2 	.word	0x080130c2

08010b94 <__swbuf_r>:
 8010b94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010b96:	460e      	mov	r6, r1
 8010b98:	4614      	mov	r4, r2
 8010b9a:	4605      	mov	r5, r0
 8010b9c:	b118      	cbz	r0, 8010ba6 <__swbuf_r+0x12>
 8010b9e:	6983      	ldr	r3, [r0, #24]
 8010ba0:	b90b      	cbnz	r3, 8010ba6 <__swbuf_r+0x12>
 8010ba2:	f000 f9e7 	bl	8010f74 <__sinit>
 8010ba6:	4b21      	ldr	r3, [pc, #132]	; (8010c2c <__swbuf_r+0x98>)
 8010ba8:	429c      	cmp	r4, r3
 8010baa:	d12b      	bne.n	8010c04 <__swbuf_r+0x70>
 8010bac:	686c      	ldr	r4, [r5, #4]
 8010bae:	69a3      	ldr	r3, [r4, #24]
 8010bb0:	60a3      	str	r3, [r4, #8]
 8010bb2:	89a3      	ldrh	r3, [r4, #12]
 8010bb4:	071a      	lsls	r2, r3, #28
 8010bb6:	d52f      	bpl.n	8010c18 <__swbuf_r+0x84>
 8010bb8:	6923      	ldr	r3, [r4, #16]
 8010bba:	b36b      	cbz	r3, 8010c18 <__swbuf_r+0x84>
 8010bbc:	6923      	ldr	r3, [r4, #16]
 8010bbe:	6820      	ldr	r0, [r4, #0]
 8010bc0:	1ac0      	subs	r0, r0, r3
 8010bc2:	6963      	ldr	r3, [r4, #20]
 8010bc4:	b2f6      	uxtb	r6, r6
 8010bc6:	4283      	cmp	r3, r0
 8010bc8:	4637      	mov	r7, r6
 8010bca:	dc04      	bgt.n	8010bd6 <__swbuf_r+0x42>
 8010bcc:	4621      	mov	r1, r4
 8010bce:	4628      	mov	r0, r5
 8010bd0:	f000 f93c 	bl	8010e4c <_fflush_r>
 8010bd4:	bb30      	cbnz	r0, 8010c24 <__swbuf_r+0x90>
 8010bd6:	68a3      	ldr	r3, [r4, #8]
 8010bd8:	3b01      	subs	r3, #1
 8010bda:	60a3      	str	r3, [r4, #8]
 8010bdc:	6823      	ldr	r3, [r4, #0]
 8010bde:	1c5a      	adds	r2, r3, #1
 8010be0:	6022      	str	r2, [r4, #0]
 8010be2:	701e      	strb	r6, [r3, #0]
 8010be4:	6963      	ldr	r3, [r4, #20]
 8010be6:	3001      	adds	r0, #1
 8010be8:	4283      	cmp	r3, r0
 8010bea:	d004      	beq.n	8010bf6 <__swbuf_r+0x62>
 8010bec:	89a3      	ldrh	r3, [r4, #12]
 8010bee:	07db      	lsls	r3, r3, #31
 8010bf0:	d506      	bpl.n	8010c00 <__swbuf_r+0x6c>
 8010bf2:	2e0a      	cmp	r6, #10
 8010bf4:	d104      	bne.n	8010c00 <__swbuf_r+0x6c>
 8010bf6:	4621      	mov	r1, r4
 8010bf8:	4628      	mov	r0, r5
 8010bfa:	f000 f927 	bl	8010e4c <_fflush_r>
 8010bfe:	b988      	cbnz	r0, 8010c24 <__swbuf_r+0x90>
 8010c00:	4638      	mov	r0, r7
 8010c02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010c04:	4b0a      	ldr	r3, [pc, #40]	; (8010c30 <__swbuf_r+0x9c>)
 8010c06:	429c      	cmp	r4, r3
 8010c08:	d101      	bne.n	8010c0e <__swbuf_r+0x7a>
 8010c0a:	68ac      	ldr	r4, [r5, #8]
 8010c0c:	e7cf      	b.n	8010bae <__swbuf_r+0x1a>
 8010c0e:	4b09      	ldr	r3, [pc, #36]	; (8010c34 <__swbuf_r+0xa0>)
 8010c10:	429c      	cmp	r4, r3
 8010c12:	bf08      	it	eq
 8010c14:	68ec      	ldreq	r4, [r5, #12]
 8010c16:	e7ca      	b.n	8010bae <__swbuf_r+0x1a>
 8010c18:	4621      	mov	r1, r4
 8010c1a:	4628      	mov	r0, r5
 8010c1c:	f000 f81a 	bl	8010c54 <__swsetup_r>
 8010c20:	2800      	cmp	r0, #0
 8010c22:	d0cb      	beq.n	8010bbc <__swbuf_r+0x28>
 8010c24:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8010c28:	e7ea      	b.n	8010c00 <__swbuf_r+0x6c>
 8010c2a:	bf00      	nop
 8010c2c:	08013234 	.word	0x08013234
 8010c30:	08013254 	.word	0x08013254
 8010c34:	08013214 	.word	0x08013214

08010c38 <__ascii_wctomb>:
 8010c38:	b149      	cbz	r1, 8010c4e <__ascii_wctomb+0x16>
 8010c3a:	2aff      	cmp	r2, #255	; 0xff
 8010c3c:	bf85      	ittet	hi
 8010c3e:	238a      	movhi	r3, #138	; 0x8a
 8010c40:	6003      	strhi	r3, [r0, #0]
 8010c42:	700a      	strbls	r2, [r1, #0]
 8010c44:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8010c48:	bf98      	it	ls
 8010c4a:	2001      	movls	r0, #1
 8010c4c:	4770      	bx	lr
 8010c4e:	4608      	mov	r0, r1
 8010c50:	4770      	bx	lr
	...

08010c54 <__swsetup_r>:
 8010c54:	4b32      	ldr	r3, [pc, #200]	; (8010d20 <__swsetup_r+0xcc>)
 8010c56:	b570      	push	{r4, r5, r6, lr}
 8010c58:	681d      	ldr	r5, [r3, #0]
 8010c5a:	4606      	mov	r6, r0
 8010c5c:	460c      	mov	r4, r1
 8010c5e:	b125      	cbz	r5, 8010c6a <__swsetup_r+0x16>
 8010c60:	69ab      	ldr	r3, [r5, #24]
 8010c62:	b913      	cbnz	r3, 8010c6a <__swsetup_r+0x16>
 8010c64:	4628      	mov	r0, r5
 8010c66:	f000 f985 	bl	8010f74 <__sinit>
 8010c6a:	4b2e      	ldr	r3, [pc, #184]	; (8010d24 <__swsetup_r+0xd0>)
 8010c6c:	429c      	cmp	r4, r3
 8010c6e:	d10f      	bne.n	8010c90 <__swsetup_r+0x3c>
 8010c70:	686c      	ldr	r4, [r5, #4]
 8010c72:	89a3      	ldrh	r3, [r4, #12]
 8010c74:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010c78:	0719      	lsls	r1, r3, #28
 8010c7a:	d42c      	bmi.n	8010cd6 <__swsetup_r+0x82>
 8010c7c:	06dd      	lsls	r5, r3, #27
 8010c7e:	d411      	bmi.n	8010ca4 <__swsetup_r+0x50>
 8010c80:	2309      	movs	r3, #9
 8010c82:	6033      	str	r3, [r6, #0]
 8010c84:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8010c88:	81a3      	strh	r3, [r4, #12]
 8010c8a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010c8e:	e03e      	b.n	8010d0e <__swsetup_r+0xba>
 8010c90:	4b25      	ldr	r3, [pc, #148]	; (8010d28 <__swsetup_r+0xd4>)
 8010c92:	429c      	cmp	r4, r3
 8010c94:	d101      	bne.n	8010c9a <__swsetup_r+0x46>
 8010c96:	68ac      	ldr	r4, [r5, #8]
 8010c98:	e7eb      	b.n	8010c72 <__swsetup_r+0x1e>
 8010c9a:	4b24      	ldr	r3, [pc, #144]	; (8010d2c <__swsetup_r+0xd8>)
 8010c9c:	429c      	cmp	r4, r3
 8010c9e:	bf08      	it	eq
 8010ca0:	68ec      	ldreq	r4, [r5, #12]
 8010ca2:	e7e6      	b.n	8010c72 <__swsetup_r+0x1e>
 8010ca4:	0758      	lsls	r0, r3, #29
 8010ca6:	d512      	bpl.n	8010cce <__swsetup_r+0x7a>
 8010ca8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010caa:	b141      	cbz	r1, 8010cbe <__swsetup_r+0x6a>
 8010cac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010cb0:	4299      	cmp	r1, r3
 8010cb2:	d002      	beq.n	8010cba <__swsetup_r+0x66>
 8010cb4:	4630      	mov	r0, r6
 8010cb6:	f7ff fb31 	bl	801031c <_free_r>
 8010cba:	2300      	movs	r3, #0
 8010cbc:	6363      	str	r3, [r4, #52]	; 0x34
 8010cbe:	89a3      	ldrh	r3, [r4, #12]
 8010cc0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8010cc4:	81a3      	strh	r3, [r4, #12]
 8010cc6:	2300      	movs	r3, #0
 8010cc8:	6063      	str	r3, [r4, #4]
 8010cca:	6923      	ldr	r3, [r4, #16]
 8010ccc:	6023      	str	r3, [r4, #0]
 8010cce:	89a3      	ldrh	r3, [r4, #12]
 8010cd0:	f043 0308 	orr.w	r3, r3, #8
 8010cd4:	81a3      	strh	r3, [r4, #12]
 8010cd6:	6923      	ldr	r3, [r4, #16]
 8010cd8:	b94b      	cbnz	r3, 8010cee <__swsetup_r+0x9a>
 8010cda:	89a3      	ldrh	r3, [r4, #12]
 8010cdc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8010ce0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010ce4:	d003      	beq.n	8010cee <__swsetup_r+0x9a>
 8010ce6:	4621      	mov	r1, r4
 8010ce8:	4630      	mov	r0, r6
 8010cea:	f000 fa09 	bl	8011100 <__smakebuf_r>
 8010cee:	89a0      	ldrh	r0, [r4, #12]
 8010cf0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010cf4:	f010 0301 	ands.w	r3, r0, #1
 8010cf8:	d00a      	beq.n	8010d10 <__swsetup_r+0xbc>
 8010cfa:	2300      	movs	r3, #0
 8010cfc:	60a3      	str	r3, [r4, #8]
 8010cfe:	6963      	ldr	r3, [r4, #20]
 8010d00:	425b      	negs	r3, r3
 8010d02:	61a3      	str	r3, [r4, #24]
 8010d04:	6923      	ldr	r3, [r4, #16]
 8010d06:	b943      	cbnz	r3, 8010d1a <__swsetup_r+0xc6>
 8010d08:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8010d0c:	d1ba      	bne.n	8010c84 <__swsetup_r+0x30>
 8010d0e:	bd70      	pop	{r4, r5, r6, pc}
 8010d10:	0781      	lsls	r1, r0, #30
 8010d12:	bf58      	it	pl
 8010d14:	6963      	ldrpl	r3, [r4, #20]
 8010d16:	60a3      	str	r3, [r4, #8]
 8010d18:	e7f4      	b.n	8010d04 <__swsetup_r+0xb0>
 8010d1a:	2000      	movs	r0, #0
 8010d1c:	e7f7      	b.n	8010d0e <__swsetup_r+0xba>
 8010d1e:	bf00      	nop
 8010d20:	20000024 	.word	0x20000024
 8010d24:	08013234 	.word	0x08013234
 8010d28:	08013254 	.word	0x08013254
 8010d2c:	08013214 	.word	0x08013214

08010d30 <abort>:
 8010d30:	b508      	push	{r3, lr}
 8010d32:	2006      	movs	r0, #6
 8010d34:	f000 fa54 	bl	80111e0 <raise>
 8010d38:	2001      	movs	r0, #1
 8010d3a:	f7f4 fbb9 	bl	80054b0 <_exit>
	...

08010d40 <__sflush_r>:
 8010d40:	898a      	ldrh	r2, [r1, #12]
 8010d42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010d46:	4605      	mov	r5, r0
 8010d48:	0710      	lsls	r0, r2, #28
 8010d4a:	460c      	mov	r4, r1
 8010d4c:	d458      	bmi.n	8010e00 <__sflush_r+0xc0>
 8010d4e:	684b      	ldr	r3, [r1, #4]
 8010d50:	2b00      	cmp	r3, #0
 8010d52:	dc05      	bgt.n	8010d60 <__sflush_r+0x20>
 8010d54:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8010d56:	2b00      	cmp	r3, #0
 8010d58:	dc02      	bgt.n	8010d60 <__sflush_r+0x20>
 8010d5a:	2000      	movs	r0, #0
 8010d5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010d60:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010d62:	2e00      	cmp	r6, #0
 8010d64:	d0f9      	beq.n	8010d5a <__sflush_r+0x1a>
 8010d66:	2300      	movs	r3, #0
 8010d68:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8010d6c:	682f      	ldr	r7, [r5, #0]
 8010d6e:	602b      	str	r3, [r5, #0]
 8010d70:	d032      	beq.n	8010dd8 <__sflush_r+0x98>
 8010d72:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8010d74:	89a3      	ldrh	r3, [r4, #12]
 8010d76:	075a      	lsls	r2, r3, #29
 8010d78:	d505      	bpl.n	8010d86 <__sflush_r+0x46>
 8010d7a:	6863      	ldr	r3, [r4, #4]
 8010d7c:	1ac0      	subs	r0, r0, r3
 8010d7e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8010d80:	b10b      	cbz	r3, 8010d86 <__sflush_r+0x46>
 8010d82:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8010d84:	1ac0      	subs	r0, r0, r3
 8010d86:	2300      	movs	r3, #0
 8010d88:	4602      	mov	r2, r0
 8010d8a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010d8c:	6a21      	ldr	r1, [r4, #32]
 8010d8e:	4628      	mov	r0, r5
 8010d90:	47b0      	blx	r6
 8010d92:	1c43      	adds	r3, r0, #1
 8010d94:	89a3      	ldrh	r3, [r4, #12]
 8010d96:	d106      	bne.n	8010da6 <__sflush_r+0x66>
 8010d98:	6829      	ldr	r1, [r5, #0]
 8010d9a:	291d      	cmp	r1, #29
 8010d9c:	d82c      	bhi.n	8010df8 <__sflush_r+0xb8>
 8010d9e:	4a2a      	ldr	r2, [pc, #168]	; (8010e48 <__sflush_r+0x108>)
 8010da0:	40ca      	lsrs	r2, r1
 8010da2:	07d6      	lsls	r6, r2, #31
 8010da4:	d528      	bpl.n	8010df8 <__sflush_r+0xb8>
 8010da6:	2200      	movs	r2, #0
 8010da8:	6062      	str	r2, [r4, #4]
 8010daa:	04d9      	lsls	r1, r3, #19
 8010dac:	6922      	ldr	r2, [r4, #16]
 8010dae:	6022      	str	r2, [r4, #0]
 8010db0:	d504      	bpl.n	8010dbc <__sflush_r+0x7c>
 8010db2:	1c42      	adds	r2, r0, #1
 8010db4:	d101      	bne.n	8010dba <__sflush_r+0x7a>
 8010db6:	682b      	ldr	r3, [r5, #0]
 8010db8:	b903      	cbnz	r3, 8010dbc <__sflush_r+0x7c>
 8010dba:	6560      	str	r0, [r4, #84]	; 0x54
 8010dbc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010dbe:	602f      	str	r7, [r5, #0]
 8010dc0:	2900      	cmp	r1, #0
 8010dc2:	d0ca      	beq.n	8010d5a <__sflush_r+0x1a>
 8010dc4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010dc8:	4299      	cmp	r1, r3
 8010dca:	d002      	beq.n	8010dd2 <__sflush_r+0x92>
 8010dcc:	4628      	mov	r0, r5
 8010dce:	f7ff faa5 	bl	801031c <_free_r>
 8010dd2:	2000      	movs	r0, #0
 8010dd4:	6360      	str	r0, [r4, #52]	; 0x34
 8010dd6:	e7c1      	b.n	8010d5c <__sflush_r+0x1c>
 8010dd8:	6a21      	ldr	r1, [r4, #32]
 8010dda:	2301      	movs	r3, #1
 8010ddc:	4628      	mov	r0, r5
 8010dde:	47b0      	blx	r6
 8010de0:	1c41      	adds	r1, r0, #1
 8010de2:	d1c7      	bne.n	8010d74 <__sflush_r+0x34>
 8010de4:	682b      	ldr	r3, [r5, #0]
 8010de6:	2b00      	cmp	r3, #0
 8010de8:	d0c4      	beq.n	8010d74 <__sflush_r+0x34>
 8010dea:	2b1d      	cmp	r3, #29
 8010dec:	d001      	beq.n	8010df2 <__sflush_r+0xb2>
 8010dee:	2b16      	cmp	r3, #22
 8010df0:	d101      	bne.n	8010df6 <__sflush_r+0xb6>
 8010df2:	602f      	str	r7, [r5, #0]
 8010df4:	e7b1      	b.n	8010d5a <__sflush_r+0x1a>
 8010df6:	89a3      	ldrh	r3, [r4, #12]
 8010df8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010dfc:	81a3      	strh	r3, [r4, #12]
 8010dfe:	e7ad      	b.n	8010d5c <__sflush_r+0x1c>
 8010e00:	690f      	ldr	r7, [r1, #16]
 8010e02:	2f00      	cmp	r7, #0
 8010e04:	d0a9      	beq.n	8010d5a <__sflush_r+0x1a>
 8010e06:	0793      	lsls	r3, r2, #30
 8010e08:	680e      	ldr	r6, [r1, #0]
 8010e0a:	bf08      	it	eq
 8010e0c:	694b      	ldreq	r3, [r1, #20]
 8010e0e:	600f      	str	r7, [r1, #0]
 8010e10:	bf18      	it	ne
 8010e12:	2300      	movne	r3, #0
 8010e14:	eba6 0807 	sub.w	r8, r6, r7
 8010e18:	608b      	str	r3, [r1, #8]
 8010e1a:	f1b8 0f00 	cmp.w	r8, #0
 8010e1e:	dd9c      	ble.n	8010d5a <__sflush_r+0x1a>
 8010e20:	6a21      	ldr	r1, [r4, #32]
 8010e22:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8010e24:	4643      	mov	r3, r8
 8010e26:	463a      	mov	r2, r7
 8010e28:	4628      	mov	r0, r5
 8010e2a:	47b0      	blx	r6
 8010e2c:	2800      	cmp	r0, #0
 8010e2e:	dc06      	bgt.n	8010e3e <__sflush_r+0xfe>
 8010e30:	89a3      	ldrh	r3, [r4, #12]
 8010e32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010e36:	81a3      	strh	r3, [r4, #12]
 8010e38:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010e3c:	e78e      	b.n	8010d5c <__sflush_r+0x1c>
 8010e3e:	4407      	add	r7, r0
 8010e40:	eba8 0800 	sub.w	r8, r8, r0
 8010e44:	e7e9      	b.n	8010e1a <__sflush_r+0xda>
 8010e46:	bf00      	nop
 8010e48:	20400001 	.word	0x20400001

08010e4c <_fflush_r>:
 8010e4c:	b538      	push	{r3, r4, r5, lr}
 8010e4e:	690b      	ldr	r3, [r1, #16]
 8010e50:	4605      	mov	r5, r0
 8010e52:	460c      	mov	r4, r1
 8010e54:	b913      	cbnz	r3, 8010e5c <_fflush_r+0x10>
 8010e56:	2500      	movs	r5, #0
 8010e58:	4628      	mov	r0, r5
 8010e5a:	bd38      	pop	{r3, r4, r5, pc}
 8010e5c:	b118      	cbz	r0, 8010e66 <_fflush_r+0x1a>
 8010e5e:	6983      	ldr	r3, [r0, #24]
 8010e60:	b90b      	cbnz	r3, 8010e66 <_fflush_r+0x1a>
 8010e62:	f000 f887 	bl	8010f74 <__sinit>
 8010e66:	4b14      	ldr	r3, [pc, #80]	; (8010eb8 <_fflush_r+0x6c>)
 8010e68:	429c      	cmp	r4, r3
 8010e6a:	d11b      	bne.n	8010ea4 <_fflush_r+0x58>
 8010e6c:	686c      	ldr	r4, [r5, #4]
 8010e6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010e72:	2b00      	cmp	r3, #0
 8010e74:	d0ef      	beq.n	8010e56 <_fflush_r+0xa>
 8010e76:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8010e78:	07d0      	lsls	r0, r2, #31
 8010e7a:	d404      	bmi.n	8010e86 <_fflush_r+0x3a>
 8010e7c:	0599      	lsls	r1, r3, #22
 8010e7e:	d402      	bmi.n	8010e86 <_fflush_r+0x3a>
 8010e80:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010e82:	f000 f915 	bl	80110b0 <__retarget_lock_acquire_recursive>
 8010e86:	4628      	mov	r0, r5
 8010e88:	4621      	mov	r1, r4
 8010e8a:	f7ff ff59 	bl	8010d40 <__sflush_r>
 8010e8e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010e90:	07da      	lsls	r2, r3, #31
 8010e92:	4605      	mov	r5, r0
 8010e94:	d4e0      	bmi.n	8010e58 <_fflush_r+0xc>
 8010e96:	89a3      	ldrh	r3, [r4, #12]
 8010e98:	059b      	lsls	r3, r3, #22
 8010e9a:	d4dd      	bmi.n	8010e58 <_fflush_r+0xc>
 8010e9c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010e9e:	f000 f908 	bl	80110b2 <__retarget_lock_release_recursive>
 8010ea2:	e7d9      	b.n	8010e58 <_fflush_r+0xc>
 8010ea4:	4b05      	ldr	r3, [pc, #20]	; (8010ebc <_fflush_r+0x70>)
 8010ea6:	429c      	cmp	r4, r3
 8010ea8:	d101      	bne.n	8010eae <_fflush_r+0x62>
 8010eaa:	68ac      	ldr	r4, [r5, #8]
 8010eac:	e7df      	b.n	8010e6e <_fflush_r+0x22>
 8010eae:	4b04      	ldr	r3, [pc, #16]	; (8010ec0 <_fflush_r+0x74>)
 8010eb0:	429c      	cmp	r4, r3
 8010eb2:	bf08      	it	eq
 8010eb4:	68ec      	ldreq	r4, [r5, #12]
 8010eb6:	e7da      	b.n	8010e6e <_fflush_r+0x22>
 8010eb8:	08013234 	.word	0x08013234
 8010ebc:	08013254 	.word	0x08013254
 8010ec0:	08013214 	.word	0x08013214

08010ec4 <std>:
 8010ec4:	2300      	movs	r3, #0
 8010ec6:	b510      	push	{r4, lr}
 8010ec8:	4604      	mov	r4, r0
 8010eca:	e9c0 3300 	strd	r3, r3, [r0]
 8010ece:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8010ed2:	6083      	str	r3, [r0, #8]
 8010ed4:	8181      	strh	r1, [r0, #12]
 8010ed6:	6643      	str	r3, [r0, #100]	; 0x64
 8010ed8:	81c2      	strh	r2, [r0, #14]
 8010eda:	6183      	str	r3, [r0, #24]
 8010edc:	4619      	mov	r1, r3
 8010ede:	2208      	movs	r2, #8
 8010ee0:	305c      	adds	r0, #92	; 0x5c
 8010ee2:	f7fd fb59 	bl	800e598 <memset>
 8010ee6:	4b05      	ldr	r3, [pc, #20]	; (8010efc <std+0x38>)
 8010ee8:	6263      	str	r3, [r4, #36]	; 0x24
 8010eea:	4b05      	ldr	r3, [pc, #20]	; (8010f00 <std+0x3c>)
 8010eec:	62a3      	str	r3, [r4, #40]	; 0x28
 8010eee:	4b05      	ldr	r3, [pc, #20]	; (8010f04 <std+0x40>)
 8010ef0:	62e3      	str	r3, [r4, #44]	; 0x2c
 8010ef2:	4b05      	ldr	r3, [pc, #20]	; (8010f08 <std+0x44>)
 8010ef4:	6224      	str	r4, [r4, #32]
 8010ef6:	6323      	str	r3, [r4, #48]	; 0x30
 8010ef8:	bd10      	pop	{r4, pc}
 8010efa:	bf00      	nop
 8010efc:	08011219 	.word	0x08011219
 8010f00:	0801123b 	.word	0x0801123b
 8010f04:	08011273 	.word	0x08011273
 8010f08:	08011297 	.word	0x08011297

08010f0c <_cleanup_r>:
 8010f0c:	4901      	ldr	r1, [pc, #4]	; (8010f14 <_cleanup_r+0x8>)
 8010f0e:	f000 b8af 	b.w	8011070 <_fwalk_reent>
 8010f12:	bf00      	nop
 8010f14:	08010e4d 	.word	0x08010e4d

08010f18 <__sfmoreglue>:
 8010f18:	b570      	push	{r4, r5, r6, lr}
 8010f1a:	2268      	movs	r2, #104	; 0x68
 8010f1c:	1e4d      	subs	r5, r1, #1
 8010f1e:	4355      	muls	r5, r2
 8010f20:	460e      	mov	r6, r1
 8010f22:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8010f26:	f7ff fa65 	bl	80103f4 <_malloc_r>
 8010f2a:	4604      	mov	r4, r0
 8010f2c:	b140      	cbz	r0, 8010f40 <__sfmoreglue+0x28>
 8010f2e:	2100      	movs	r1, #0
 8010f30:	e9c0 1600 	strd	r1, r6, [r0]
 8010f34:	300c      	adds	r0, #12
 8010f36:	60a0      	str	r0, [r4, #8]
 8010f38:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8010f3c:	f7fd fb2c 	bl	800e598 <memset>
 8010f40:	4620      	mov	r0, r4
 8010f42:	bd70      	pop	{r4, r5, r6, pc}

08010f44 <__sfp_lock_acquire>:
 8010f44:	4801      	ldr	r0, [pc, #4]	; (8010f4c <__sfp_lock_acquire+0x8>)
 8010f46:	f000 b8b3 	b.w	80110b0 <__retarget_lock_acquire_recursive>
 8010f4a:	bf00      	nop
 8010f4c:	20000631 	.word	0x20000631

08010f50 <__sfp_lock_release>:
 8010f50:	4801      	ldr	r0, [pc, #4]	; (8010f58 <__sfp_lock_release+0x8>)
 8010f52:	f000 b8ae 	b.w	80110b2 <__retarget_lock_release_recursive>
 8010f56:	bf00      	nop
 8010f58:	20000631 	.word	0x20000631

08010f5c <__sinit_lock_acquire>:
 8010f5c:	4801      	ldr	r0, [pc, #4]	; (8010f64 <__sinit_lock_acquire+0x8>)
 8010f5e:	f000 b8a7 	b.w	80110b0 <__retarget_lock_acquire_recursive>
 8010f62:	bf00      	nop
 8010f64:	20000632 	.word	0x20000632

08010f68 <__sinit_lock_release>:
 8010f68:	4801      	ldr	r0, [pc, #4]	; (8010f70 <__sinit_lock_release+0x8>)
 8010f6a:	f000 b8a2 	b.w	80110b2 <__retarget_lock_release_recursive>
 8010f6e:	bf00      	nop
 8010f70:	20000632 	.word	0x20000632

08010f74 <__sinit>:
 8010f74:	b510      	push	{r4, lr}
 8010f76:	4604      	mov	r4, r0
 8010f78:	f7ff fff0 	bl	8010f5c <__sinit_lock_acquire>
 8010f7c:	69a3      	ldr	r3, [r4, #24]
 8010f7e:	b11b      	cbz	r3, 8010f88 <__sinit+0x14>
 8010f80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010f84:	f7ff bff0 	b.w	8010f68 <__sinit_lock_release>
 8010f88:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8010f8c:	6523      	str	r3, [r4, #80]	; 0x50
 8010f8e:	4b13      	ldr	r3, [pc, #76]	; (8010fdc <__sinit+0x68>)
 8010f90:	4a13      	ldr	r2, [pc, #76]	; (8010fe0 <__sinit+0x6c>)
 8010f92:	681b      	ldr	r3, [r3, #0]
 8010f94:	62a2      	str	r2, [r4, #40]	; 0x28
 8010f96:	42a3      	cmp	r3, r4
 8010f98:	bf04      	itt	eq
 8010f9a:	2301      	moveq	r3, #1
 8010f9c:	61a3      	streq	r3, [r4, #24]
 8010f9e:	4620      	mov	r0, r4
 8010fa0:	f000 f820 	bl	8010fe4 <__sfp>
 8010fa4:	6060      	str	r0, [r4, #4]
 8010fa6:	4620      	mov	r0, r4
 8010fa8:	f000 f81c 	bl	8010fe4 <__sfp>
 8010fac:	60a0      	str	r0, [r4, #8]
 8010fae:	4620      	mov	r0, r4
 8010fb0:	f000 f818 	bl	8010fe4 <__sfp>
 8010fb4:	2200      	movs	r2, #0
 8010fb6:	60e0      	str	r0, [r4, #12]
 8010fb8:	2104      	movs	r1, #4
 8010fba:	6860      	ldr	r0, [r4, #4]
 8010fbc:	f7ff ff82 	bl	8010ec4 <std>
 8010fc0:	68a0      	ldr	r0, [r4, #8]
 8010fc2:	2201      	movs	r2, #1
 8010fc4:	2109      	movs	r1, #9
 8010fc6:	f7ff ff7d 	bl	8010ec4 <std>
 8010fca:	68e0      	ldr	r0, [r4, #12]
 8010fcc:	2202      	movs	r2, #2
 8010fce:	2112      	movs	r1, #18
 8010fd0:	f7ff ff78 	bl	8010ec4 <std>
 8010fd4:	2301      	movs	r3, #1
 8010fd6:	61a3      	str	r3, [r4, #24]
 8010fd8:	e7d2      	b.n	8010f80 <__sinit+0xc>
 8010fda:	bf00      	nop
 8010fdc:	08012e9c 	.word	0x08012e9c
 8010fe0:	08010f0d 	.word	0x08010f0d

08010fe4 <__sfp>:
 8010fe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010fe6:	4607      	mov	r7, r0
 8010fe8:	f7ff ffac 	bl	8010f44 <__sfp_lock_acquire>
 8010fec:	4b1e      	ldr	r3, [pc, #120]	; (8011068 <__sfp+0x84>)
 8010fee:	681e      	ldr	r6, [r3, #0]
 8010ff0:	69b3      	ldr	r3, [r6, #24]
 8010ff2:	b913      	cbnz	r3, 8010ffa <__sfp+0x16>
 8010ff4:	4630      	mov	r0, r6
 8010ff6:	f7ff ffbd 	bl	8010f74 <__sinit>
 8010ffa:	3648      	adds	r6, #72	; 0x48
 8010ffc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8011000:	3b01      	subs	r3, #1
 8011002:	d503      	bpl.n	801100c <__sfp+0x28>
 8011004:	6833      	ldr	r3, [r6, #0]
 8011006:	b30b      	cbz	r3, 801104c <__sfp+0x68>
 8011008:	6836      	ldr	r6, [r6, #0]
 801100a:	e7f7      	b.n	8010ffc <__sfp+0x18>
 801100c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8011010:	b9d5      	cbnz	r5, 8011048 <__sfp+0x64>
 8011012:	4b16      	ldr	r3, [pc, #88]	; (801106c <__sfp+0x88>)
 8011014:	60e3      	str	r3, [r4, #12]
 8011016:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801101a:	6665      	str	r5, [r4, #100]	; 0x64
 801101c:	f000 f847 	bl	80110ae <__retarget_lock_init_recursive>
 8011020:	f7ff ff96 	bl	8010f50 <__sfp_lock_release>
 8011024:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8011028:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801102c:	6025      	str	r5, [r4, #0]
 801102e:	61a5      	str	r5, [r4, #24]
 8011030:	2208      	movs	r2, #8
 8011032:	4629      	mov	r1, r5
 8011034:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8011038:	f7fd faae 	bl	800e598 <memset>
 801103c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8011040:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8011044:	4620      	mov	r0, r4
 8011046:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011048:	3468      	adds	r4, #104	; 0x68
 801104a:	e7d9      	b.n	8011000 <__sfp+0x1c>
 801104c:	2104      	movs	r1, #4
 801104e:	4638      	mov	r0, r7
 8011050:	f7ff ff62 	bl	8010f18 <__sfmoreglue>
 8011054:	4604      	mov	r4, r0
 8011056:	6030      	str	r0, [r6, #0]
 8011058:	2800      	cmp	r0, #0
 801105a:	d1d5      	bne.n	8011008 <__sfp+0x24>
 801105c:	f7ff ff78 	bl	8010f50 <__sfp_lock_release>
 8011060:	230c      	movs	r3, #12
 8011062:	603b      	str	r3, [r7, #0]
 8011064:	e7ee      	b.n	8011044 <__sfp+0x60>
 8011066:	bf00      	nop
 8011068:	08012e9c 	.word	0x08012e9c
 801106c:	ffff0001 	.word	0xffff0001

08011070 <_fwalk_reent>:
 8011070:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011074:	4606      	mov	r6, r0
 8011076:	4688      	mov	r8, r1
 8011078:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801107c:	2700      	movs	r7, #0
 801107e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011082:	f1b9 0901 	subs.w	r9, r9, #1
 8011086:	d505      	bpl.n	8011094 <_fwalk_reent+0x24>
 8011088:	6824      	ldr	r4, [r4, #0]
 801108a:	2c00      	cmp	r4, #0
 801108c:	d1f7      	bne.n	801107e <_fwalk_reent+0xe>
 801108e:	4638      	mov	r0, r7
 8011090:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011094:	89ab      	ldrh	r3, [r5, #12]
 8011096:	2b01      	cmp	r3, #1
 8011098:	d907      	bls.n	80110aa <_fwalk_reent+0x3a>
 801109a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801109e:	3301      	adds	r3, #1
 80110a0:	d003      	beq.n	80110aa <_fwalk_reent+0x3a>
 80110a2:	4629      	mov	r1, r5
 80110a4:	4630      	mov	r0, r6
 80110a6:	47c0      	blx	r8
 80110a8:	4307      	orrs	r7, r0
 80110aa:	3568      	adds	r5, #104	; 0x68
 80110ac:	e7e9      	b.n	8011082 <_fwalk_reent+0x12>

080110ae <__retarget_lock_init_recursive>:
 80110ae:	4770      	bx	lr

080110b0 <__retarget_lock_acquire_recursive>:
 80110b0:	4770      	bx	lr

080110b2 <__retarget_lock_release_recursive>:
 80110b2:	4770      	bx	lr

080110b4 <__swhatbuf_r>:
 80110b4:	b570      	push	{r4, r5, r6, lr}
 80110b6:	460e      	mov	r6, r1
 80110b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80110bc:	2900      	cmp	r1, #0
 80110be:	b096      	sub	sp, #88	; 0x58
 80110c0:	4614      	mov	r4, r2
 80110c2:	461d      	mov	r5, r3
 80110c4:	da08      	bge.n	80110d8 <__swhatbuf_r+0x24>
 80110c6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80110ca:	2200      	movs	r2, #0
 80110cc:	602a      	str	r2, [r5, #0]
 80110ce:	061a      	lsls	r2, r3, #24
 80110d0:	d410      	bmi.n	80110f4 <__swhatbuf_r+0x40>
 80110d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80110d6:	e00e      	b.n	80110f6 <__swhatbuf_r+0x42>
 80110d8:	466a      	mov	r2, sp
 80110da:	f000 f903 	bl	80112e4 <_fstat_r>
 80110de:	2800      	cmp	r0, #0
 80110e0:	dbf1      	blt.n	80110c6 <__swhatbuf_r+0x12>
 80110e2:	9a01      	ldr	r2, [sp, #4]
 80110e4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80110e8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80110ec:	425a      	negs	r2, r3
 80110ee:	415a      	adcs	r2, r3
 80110f0:	602a      	str	r2, [r5, #0]
 80110f2:	e7ee      	b.n	80110d2 <__swhatbuf_r+0x1e>
 80110f4:	2340      	movs	r3, #64	; 0x40
 80110f6:	2000      	movs	r0, #0
 80110f8:	6023      	str	r3, [r4, #0]
 80110fa:	b016      	add	sp, #88	; 0x58
 80110fc:	bd70      	pop	{r4, r5, r6, pc}
	...

08011100 <__smakebuf_r>:
 8011100:	898b      	ldrh	r3, [r1, #12]
 8011102:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8011104:	079d      	lsls	r5, r3, #30
 8011106:	4606      	mov	r6, r0
 8011108:	460c      	mov	r4, r1
 801110a:	d507      	bpl.n	801111c <__smakebuf_r+0x1c>
 801110c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8011110:	6023      	str	r3, [r4, #0]
 8011112:	6123      	str	r3, [r4, #16]
 8011114:	2301      	movs	r3, #1
 8011116:	6163      	str	r3, [r4, #20]
 8011118:	b002      	add	sp, #8
 801111a:	bd70      	pop	{r4, r5, r6, pc}
 801111c:	ab01      	add	r3, sp, #4
 801111e:	466a      	mov	r2, sp
 8011120:	f7ff ffc8 	bl	80110b4 <__swhatbuf_r>
 8011124:	9900      	ldr	r1, [sp, #0]
 8011126:	4605      	mov	r5, r0
 8011128:	4630      	mov	r0, r6
 801112a:	f7ff f963 	bl	80103f4 <_malloc_r>
 801112e:	b948      	cbnz	r0, 8011144 <__smakebuf_r+0x44>
 8011130:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011134:	059a      	lsls	r2, r3, #22
 8011136:	d4ef      	bmi.n	8011118 <__smakebuf_r+0x18>
 8011138:	f023 0303 	bic.w	r3, r3, #3
 801113c:	f043 0302 	orr.w	r3, r3, #2
 8011140:	81a3      	strh	r3, [r4, #12]
 8011142:	e7e3      	b.n	801110c <__smakebuf_r+0xc>
 8011144:	4b0d      	ldr	r3, [pc, #52]	; (801117c <__smakebuf_r+0x7c>)
 8011146:	62b3      	str	r3, [r6, #40]	; 0x28
 8011148:	89a3      	ldrh	r3, [r4, #12]
 801114a:	6020      	str	r0, [r4, #0]
 801114c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011150:	81a3      	strh	r3, [r4, #12]
 8011152:	9b00      	ldr	r3, [sp, #0]
 8011154:	6163      	str	r3, [r4, #20]
 8011156:	9b01      	ldr	r3, [sp, #4]
 8011158:	6120      	str	r0, [r4, #16]
 801115a:	b15b      	cbz	r3, 8011174 <__smakebuf_r+0x74>
 801115c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011160:	4630      	mov	r0, r6
 8011162:	f000 f8d1 	bl	8011308 <_isatty_r>
 8011166:	b128      	cbz	r0, 8011174 <__smakebuf_r+0x74>
 8011168:	89a3      	ldrh	r3, [r4, #12]
 801116a:	f023 0303 	bic.w	r3, r3, #3
 801116e:	f043 0301 	orr.w	r3, r3, #1
 8011172:	81a3      	strh	r3, [r4, #12]
 8011174:	89a0      	ldrh	r0, [r4, #12]
 8011176:	4305      	orrs	r5, r0
 8011178:	81a5      	strh	r5, [r4, #12]
 801117a:	e7cd      	b.n	8011118 <__smakebuf_r+0x18>
 801117c:	08010f0d 	.word	0x08010f0d

08011180 <_malloc_usable_size_r>:
 8011180:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011184:	1f18      	subs	r0, r3, #4
 8011186:	2b00      	cmp	r3, #0
 8011188:	bfbc      	itt	lt
 801118a:	580b      	ldrlt	r3, [r1, r0]
 801118c:	18c0      	addlt	r0, r0, r3
 801118e:	4770      	bx	lr

08011190 <_raise_r>:
 8011190:	291f      	cmp	r1, #31
 8011192:	b538      	push	{r3, r4, r5, lr}
 8011194:	4604      	mov	r4, r0
 8011196:	460d      	mov	r5, r1
 8011198:	d904      	bls.n	80111a4 <_raise_r+0x14>
 801119a:	2316      	movs	r3, #22
 801119c:	6003      	str	r3, [r0, #0]
 801119e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80111a2:	bd38      	pop	{r3, r4, r5, pc}
 80111a4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80111a6:	b112      	cbz	r2, 80111ae <_raise_r+0x1e>
 80111a8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80111ac:	b94b      	cbnz	r3, 80111c2 <_raise_r+0x32>
 80111ae:	4620      	mov	r0, r4
 80111b0:	f000 f830 	bl	8011214 <_getpid_r>
 80111b4:	462a      	mov	r2, r5
 80111b6:	4601      	mov	r1, r0
 80111b8:	4620      	mov	r0, r4
 80111ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80111be:	f000 b817 	b.w	80111f0 <_kill_r>
 80111c2:	2b01      	cmp	r3, #1
 80111c4:	d00a      	beq.n	80111dc <_raise_r+0x4c>
 80111c6:	1c59      	adds	r1, r3, #1
 80111c8:	d103      	bne.n	80111d2 <_raise_r+0x42>
 80111ca:	2316      	movs	r3, #22
 80111cc:	6003      	str	r3, [r0, #0]
 80111ce:	2001      	movs	r0, #1
 80111d0:	e7e7      	b.n	80111a2 <_raise_r+0x12>
 80111d2:	2400      	movs	r4, #0
 80111d4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80111d8:	4628      	mov	r0, r5
 80111da:	4798      	blx	r3
 80111dc:	2000      	movs	r0, #0
 80111de:	e7e0      	b.n	80111a2 <_raise_r+0x12>

080111e0 <raise>:
 80111e0:	4b02      	ldr	r3, [pc, #8]	; (80111ec <raise+0xc>)
 80111e2:	4601      	mov	r1, r0
 80111e4:	6818      	ldr	r0, [r3, #0]
 80111e6:	f7ff bfd3 	b.w	8011190 <_raise_r>
 80111ea:	bf00      	nop
 80111ec:	20000024 	.word	0x20000024

080111f0 <_kill_r>:
 80111f0:	b538      	push	{r3, r4, r5, lr}
 80111f2:	4d07      	ldr	r5, [pc, #28]	; (8011210 <_kill_r+0x20>)
 80111f4:	2300      	movs	r3, #0
 80111f6:	4604      	mov	r4, r0
 80111f8:	4608      	mov	r0, r1
 80111fa:	4611      	mov	r1, r2
 80111fc:	602b      	str	r3, [r5, #0]
 80111fe:	f7f4 f947 	bl	8005490 <_kill>
 8011202:	1c43      	adds	r3, r0, #1
 8011204:	d102      	bne.n	801120c <_kill_r+0x1c>
 8011206:	682b      	ldr	r3, [r5, #0]
 8011208:	b103      	cbz	r3, 801120c <_kill_r+0x1c>
 801120a:	6023      	str	r3, [r4, #0]
 801120c:	bd38      	pop	{r3, r4, r5, pc}
 801120e:	bf00      	nop
 8011210:	2000062c 	.word	0x2000062c

08011214 <_getpid_r>:
 8011214:	f7f4 b934 	b.w	8005480 <_getpid>

08011218 <__sread>:
 8011218:	b510      	push	{r4, lr}
 801121a:	460c      	mov	r4, r1
 801121c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011220:	f000 f894 	bl	801134c <_read_r>
 8011224:	2800      	cmp	r0, #0
 8011226:	bfab      	itete	ge
 8011228:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801122a:	89a3      	ldrhlt	r3, [r4, #12]
 801122c:	181b      	addge	r3, r3, r0
 801122e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8011232:	bfac      	ite	ge
 8011234:	6563      	strge	r3, [r4, #84]	; 0x54
 8011236:	81a3      	strhlt	r3, [r4, #12]
 8011238:	bd10      	pop	{r4, pc}

0801123a <__swrite>:
 801123a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801123e:	461f      	mov	r7, r3
 8011240:	898b      	ldrh	r3, [r1, #12]
 8011242:	05db      	lsls	r3, r3, #23
 8011244:	4605      	mov	r5, r0
 8011246:	460c      	mov	r4, r1
 8011248:	4616      	mov	r6, r2
 801124a:	d505      	bpl.n	8011258 <__swrite+0x1e>
 801124c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011250:	2302      	movs	r3, #2
 8011252:	2200      	movs	r2, #0
 8011254:	f000 f868 	bl	8011328 <_lseek_r>
 8011258:	89a3      	ldrh	r3, [r4, #12]
 801125a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801125e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8011262:	81a3      	strh	r3, [r4, #12]
 8011264:	4632      	mov	r2, r6
 8011266:	463b      	mov	r3, r7
 8011268:	4628      	mov	r0, r5
 801126a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801126e:	f000 b817 	b.w	80112a0 <_write_r>

08011272 <__sseek>:
 8011272:	b510      	push	{r4, lr}
 8011274:	460c      	mov	r4, r1
 8011276:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801127a:	f000 f855 	bl	8011328 <_lseek_r>
 801127e:	1c43      	adds	r3, r0, #1
 8011280:	89a3      	ldrh	r3, [r4, #12]
 8011282:	bf15      	itete	ne
 8011284:	6560      	strne	r0, [r4, #84]	; 0x54
 8011286:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801128a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801128e:	81a3      	strheq	r3, [r4, #12]
 8011290:	bf18      	it	ne
 8011292:	81a3      	strhne	r3, [r4, #12]
 8011294:	bd10      	pop	{r4, pc}

08011296 <__sclose>:
 8011296:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801129a:	f000 b813 	b.w	80112c4 <_close_r>
	...

080112a0 <_write_r>:
 80112a0:	b538      	push	{r3, r4, r5, lr}
 80112a2:	4d07      	ldr	r5, [pc, #28]	; (80112c0 <_write_r+0x20>)
 80112a4:	4604      	mov	r4, r0
 80112a6:	4608      	mov	r0, r1
 80112a8:	4611      	mov	r1, r2
 80112aa:	2200      	movs	r2, #0
 80112ac:	602a      	str	r2, [r5, #0]
 80112ae:	461a      	mov	r2, r3
 80112b0:	f7f4 f925 	bl	80054fe <_write>
 80112b4:	1c43      	adds	r3, r0, #1
 80112b6:	d102      	bne.n	80112be <_write_r+0x1e>
 80112b8:	682b      	ldr	r3, [r5, #0]
 80112ba:	b103      	cbz	r3, 80112be <_write_r+0x1e>
 80112bc:	6023      	str	r3, [r4, #0]
 80112be:	bd38      	pop	{r3, r4, r5, pc}
 80112c0:	2000062c 	.word	0x2000062c

080112c4 <_close_r>:
 80112c4:	b538      	push	{r3, r4, r5, lr}
 80112c6:	4d06      	ldr	r5, [pc, #24]	; (80112e0 <_close_r+0x1c>)
 80112c8:	2300      	movs	r3, #0
 80112ca:	4604      	mov	r4, r0
 80112cc:	4608      	mov	r0, r1
 80112ce:	602b      	str	r3, [r5, #0]
 80112d0:	f7f4 f931 	bl	8005536 <_close>
 80112d4:	1c43      	adds	r3, r0, #1
 80112d6:	d102      	bne.n	80112de <_close_r+0x1a>
 80112d8:	682b      	ldr	r3, [r5, #0]
 80112da:	b103      	cbz	r3, 80112de <_close_r+0x1a>
 80112dc:	6023      	str	r3, [r4, #0]
 80112de:	bd38      	pop	{r3, r4, r5, pc}
 80112e0:	2000062c 	.word	0x2000062c

080112e4 <_fstat_r>:
 80112e4:	b538      	push	{r3, r4, r5, lr}
 80112e6:	4d07      	ldr	r5, [pc, #28]	; (8011304 <_fstat_r+0x20>)
 80112e8:	2300      	movs	r3, #0
 80112ea:	4604      	mov	r4, r0
 80112ec:	4608      	mov	r0, r1
 80112ee:	4611      	mov	r1, r2
 80112f0:	602b      	str	r3, [r5, #0]
 80112f2:	f7f4 f92c 	bl	800554e <_fstat>
 80112f6:	1c43      	adds	r3, r0, #1
 80112f8:	d102      	bne.n	8011300 <_fstat_r+0x1c>
 80112fa:	682b      	ldr	r3, [r5, #0]
 80112fc:	b103      	cbz	r3, 8011300 <_fstat_r+0x1c>
 80112fe:	6023      	str	r3, [r4, #0]
 8011300:	bd38      	pop	{r3, r4, r5, pc}
 8011302:	bf00      	nop
 8011304:	2000062c 	.word	0x2000062c

08011308 <_isatty_r>:
 8011308:	b538      	push	{r3, r4, r5, lr}
 801130a:	4d06      	ldr	r5, [pc, #24]	; (8011324 <_isatty_r+0x1c>)
 801130c:	2300      	movs	r3, #0
 801130e:	4604      	mov	r4, r0
 8011310:	4608      	mov	r0, r1
 8011312:	602b      	str	r3, [r5, #0]
 8011314:	f7f4 f92b 	bl	800556e <_isatty>
 8011318:	1c43      	adds	r3, r0, #1
 801131a:	d102      	bne.n	8011322 <_isatty_r+0x1a>
 801131c:	682b      	ldr	r3, [r5, #0]
 801131e:	b103      	cbz	r3, 8011322 <_isatty_r+0x1a>
 8011320:	6023      	str	r3, [r4, #0]
 8011322:	bd38      	pop	{r3, r4, r5, pc}
 8011324:	2000062c 	.word	0x2000062c

08011328 <_lseek_r>:
 8011328:	b538      	push	{r3, r4, r5, lr}
 801132a:	4d07      	ldr	r5, [pc, #28]	; (8011348 <_lseek_r+0x20>)
 801132c:	4604      	mov	r4, r0
 801132e:	4608      	mov	r0, r1
 8011330:	4611      	mov	r1, r2
 8011332:	2200      	movs	r2, #0
 8011334:	602a      	str	r2, [r5, #0]
 8011336:	461a      	mov	r2, r3
 8011338:	f7f4 f924 	bl	8005584 <_lseek>
 801133c:	1c43      	adds	r3, r0, #1
 801133e:	d102      	bne.n	8011346 <_lseek_r+0x1e>
 8011340:	682b      	ldr	r3, [r5, #0]
 8011342:	b103      	cbz	r3, 8011346 <_lseek_r+0x1e>
 8011344:	6023      	str	r3, [r4, #0]
 8011346:	bd38      	pop	{r3, r4, r5, pc}
 8011348:	2000062c 	.word	0x2000062c

0801134c <_read_r>:
 801134c:	b538      	push	{r3, r4, r5, lr}
 801134e:	4d07      	ldr	r5, [pc, #28]	; (801136c <_read_r+0x20>)
 8011350:	4604      	mov	r4, r0
 8011352:	4608      	mov	r0, r1
 8011354:	4611      	mov	r1, r2
 8011356:	2200      	movs	r2, #0
 8011358:	602a      	str	r2, [r5, #0]
 801135a:	461a      	mov	r2, r3
 801135c:	f7f4 f8b2 	bl	80054c4 <_read>
 8011360:	1c43      	adds	r3, r0, #1
 8011362:	d102      	bne.n	801136a <_read_r+0x1e>
 8011364:	682b      	ldr	r3, [r5, #0]
 8011366:	b103      	cbz	r3, 801136a <_read_r+0x1e>
 8011368:	6023      	str	r3, [r4, #0]
 801136a:	bd38      	pop	{r3, r4, r5, pc}
 801136c:	2000062c 	.word	0x2000062c

08011370 <log>:
 8011370:	b538      	push	{r3, r4, r5, lr}
 8011372:	ed2d 8b02 	vpush	{d8}
 8011376:	ec55 4b10 	vmov	r4, r5, d0
 801137a:	f000 f921 	bl	80115c0 <__ieee754_log>
 801137e:	4622      	mov	r2, r4
 8011380:	462b      	mov	r3, r5
 8011382:	4620      	mov	r0, r4
 8011384:	4629      	mov	r1, r5
 8011386:	eeb0 8a40 	vmov.f32	s16, s0
 801138a:	eef0 8a60 	vmov.f32	s17, s1
 801138e:	f7ef fbd5 	bl	8000b3c <__aeabi_dcmpun>
 8011392:	b998      	cbnz	r0, 80113bc <log+0x4c>
 8011394:	2200      	movs	r2, #0
 8011396:	2300      	movs	r3, #0
 8011398:	4620      	mov	r0, r4
 801139a:	4629      	mov	r1, r5
 801139c:	f7ef fbc4 	bl	8000b28 <__aeabi_dcmpgt>
 80113a0:	b960      	cbnz	r0, 80113bc <log+0x4c>
 80113a2:	2200      	movs	r2, #0
 80113a4:	2300      	movs	r3, #0
 80113a6:	4620      	mov	r0, r4
 80113a8:	4629      	mov	r1, r5
 80113aa:	f7ef fb95 	bl	8000ad8 <__aeabi_dcmpeq>
 80113ae:	b160      	cbz	r0, 80113ca <log+0x5a>
 80113b0:	f7fd f8c8 	bl	800e544 <__errno>
 80113b4:	ed9f 8b0a 	vldr	d8, [pc, #40]	; 80113e0 <log+0x70>
 80113b8:	2322      	movs	r3, #34	; 0x22
 80113ba:	6003      	str	r3, [r0, #0]
 80113bc:	eeb0 0a48 	vmov.f32	s0, s16
 80113c0:	eef0 0a68 	vmov.f32	s1, s17
 80113c4:	ecbd 8b02 	vpop	{d8}
 80113c8:	bd38      	pop	{r3, r4, r5, pc}
 80113ca:	f7fd f8bb 	bl	800e544 <__errno>
 80113ce:	ecbd 8b02 	vpop	{d8}
 80113d2:	2321      	movs	r3, #33	; 0x21
 80113d4:	6003      	str	r3, [r0, #0]
 80113d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80113da:	4803      	ldr	r0, [pc, #12]	; (80113e8 <log+0x78>)
 80113dc:	f001 ba5c 	b.w	8012898 <nan>
 80113e0:	00000000 	.word	0x00000000
 80113e4:	fff00000 	.word	0xfff00000
 80113e8:	08013108 	.word	0x08013108

080113ec <pow>:
 80113ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80113ee:	ed2d 8b02 	vpush	{d8}
 80113f2:	eeb0 8a40 	vmov.f32	s16, s0
 80113f6:	eef0 8a60 	vmov.f32	s17, s1
 80113fa:	ec55 4b11 	vmov	r4, r5, d1
 80113fe:	f000 fa9b 	bl	8011938 <__ieee754_pow>
 8011402:	4622      	mov	r2, r4
 8011404:	462b      	mov	r3, r5
 8011406:	4620      	mov	r0, r4
 8011408:	4629      	mov	r1, r5
 801140a:	ec57 6b10 	vmov	r6, r7, d0
 801140e:	f7ef fb95 	bl	8000b3c <__aeabi_dcmpun>
 8011412:	2800      	cmp	r0, #0
 8011414:	d13b      	bne.n	801148e <pow+0xa2>
 8011416:	ec51 0b18 	vmov	r0, r1, d8
 801141a:	2200      	movs	r2, #0
 801141c:	2300      	movs	r3, #0
 801141e:	f7ef fb5b 	bl	8000ad8 <__aeabi_dcmpeq>
 8011422:	b1b8      	cbz	r0, 8011454 <pow+0x68>
 8011424:	2200      	movs	r2, #0
 8011426:	2300      	movs	r3, #0
 8011428:	4620      	mov	r0, r4
 801142a:	4629      	mov	r1, r5
 801142c:	f7ef fb54 	bl	8000ad8 <__aeabi_dcmpeq>
 8011430:	2800      	cmp	r0, #0
 8011432:	d146      	bne.n	80114c2 <pow+0xd6>
 8011434:	ec45 4b10 	vmov	d0, r4, r5
 8011438:	f001 fa20 	bl	801287c <finite>
 801143c:	b338      	cbz	r0, 801148e <pow+0xa2>
 801143e:	2200      	movs	r2, #0
 8011440:	2300      	movs	r3, #0
 8011442:	4620      	mov	r0, r4
 8011444:	4629      	mov	r1, r5
 8011446:	f7ef fb51 	bl	8000aec <__aeabi_dcmplt>
 801144a:	b300      	cbz	r0, 801148e <pow+0xa2>
 801144c:	f7fd f87a 	bl	800e544 <__errno>
 8011450:	2322      	movs	r3, #34	; 0x22
 8011452:	e01b      	b.n	801148c <pow+0xa0>
 8011454:	ec47 6b10 	vmov	d0, r6, r7
 8011458:	f001 fa10 	bl	801287c <finite>
 801145c:	b9e0      	cbnz	r0, 8011498 <pow+0xac>
 801145e:	eeb0 0a48 	vmov.f32	s0, s16
 8011462:	eef0 0a68 	vmov.f32	s1, s17
 8011466:	f001 fa09 	bl	801287c <finite>
 801146a:	b1a8      	cbz	r0, 8011498 <pow+0xac>
 801146c:	ec45 4b10 	vmov	d0, r4, r5
 8011470:	f001 fa04 	bl	801287c <finite>
 8011474:	b180      	cbz	r0, 8011498 <pow+0xac>
 8011476:	4632      	mov	r2, r6
 8011478:	463b      	mov	r3, r7
 801147a:	4630      	mov	r0, r6
 801147c:	4639      	mov	r1, r7
 801147e:	f7ef fb5d 	bl	8000b3c <__aeabi_dcmpun>
 8011482:	2800      	cmp	r0, #0
 8011484:	d0e2      	beq.n	801144c <pow+0x60>
 8011486:	f7fd f85d 	bl	800e544 <__errno>
 801148a:	2321      	movs	r3, #33	; 0x21
 801148c:	6003      	str	r3, [r0, #0]
 801148e:	ecbd 8b02 	vpop	{d8}
 8011492:	ec47 6b10 	vmov	d0, r6, r7
 8011496:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011498:	2200      	movs	r2, #0
 801149a:	2300      	movs	r3, #0
 801149c:	4630      	mov	r0, r6
 801149e:	4639      	mov	r1, r7
 80114a0:	f7ef fb1a 	bl	8000ad8 <__aeabi_dcmpeq>
 80114a4:	2800      	cmp	r0, #0
 80114a6:	d0f2      	beq.n	801148e <pow+0xa2>
 80114a8:	eeb0 0a48 	vmov.f32	s0, s16
 80114ac:	eef0 0a68 	vmov.f32	s1, s17
 80114b0:	f001 f9e4 	bl	801287c <finite>
 80114b4:	2800      	cmp	r0, #0
 80114b6:	d0ea      	beq.n	801148e <pow+0xa2>
 80114b8:	ec45 4b10 	vmov	d0, r4, r5
 80114bc:	f001 f9de 	bl	801287c <finite>
 80114c0:	e7c3      	b.n	801144a <pow+0x5e>
 80114c2:	4f01      	ldr	r7, [pc, #4]	; (80114c8 <pow+0xdc>)
 80114c4:	2600      	movs	r6, #0
 80114c6:	e7e2      	b.n	801148e <pow+0xa2>
 80114c8:	3ff00000 	.word	0x3ff00000

080114cc <sqrt>:
 80114cc:	b538      	push	{r3, r4, r5, lr}
 80114ce:	ed2d 8b02 	vpush	{d8}
 80114d2:	ec55 4b10 	vmov	r4, r5, d0
 80114d6:	f000 ff5d 	bl	8012394 <__ieee754_sqrt>
 80114da:	4622      	mov	r2, r4
 80114dc:	462b      	mov	r3, r5
 80114de:	4620      	mov	r0, r4
 80114e0:	4629      	mov	r1, r5
 80114e2:	eeb0 8a40 	vmov.f32	s16, s0
 80114e6:	eef0 8a60 	vmov.f32	s17, s1
 80114ea:	f7ef fb27 	bl	8000b3c <__aeabi_dcmpun>
 80114ee:	b990      	cbnz	r0, 8011516 <sqrt+0x4a>
 80114f0:	2200      	movs	r2, #0
 80114f2:	2300      	movs	r3, #0
 80114f4:	4620      	mov	r0, r4
 80114f6:	4629      	mov	r1, r5
 80114f8:	f7ef faf8 	bl	8000aec <__aeabi_dcmplt>
 80114fc:	b158      	cbz	r0, 8011516 <sqrt+0x4a>
 80114fe:	f7fd f821 	bl	800e544 <__errno>
 8011502:	2321      	movs	r3, #33	; 0x21
 8011504:	6003      	str	r3, [r0, #0]
 8011506:	2200      	movs	r2, #0
 8011508:	2300      	movs	r3, #0
 801150a:	4610      	mov	r0, r2
 801150c:	4619      	mov	r1, r3
 801150e:	f7ef f9a5 	bl	800085c <__aeabi_ddiv>
 8011512:	ec41 0b18 	vmov	d8, r0, r1
 8011516:	eeb0 0a48 	vmov.f32	s0, s16
 801151a:	eef0 0a68 	vmov.f32	s1, s17
 801151e:	ecbd 8b02 	vpop	{d8}
 8011522:	bd38      	pop	{r3, r4, r5, pc}

08011524 <asinf>:
 8011524:	b508      	push	{r3, lr}
 8011526:	ed2d 8b02 	vpush	{d8}
 801152a:	eeb0 8a40 	vmov.f32	s16, s0
 801152e:	f000 ffe3 	bl	80124f8 <__ieee754_asinf>
 8011532:	eeb4 8a48 	vcmp.f32	s16, s16
 8011536:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801153a:	eef0 8a40 	vmov.f32	s17, s0
 801153e:	d615      	bvs.n	801156c <asinf+0x48>
 8011540:	eeb0 0a48 	vmov.f32	s0, s16
 8011544:	f001 fb0a 	bl	8012b5c <fabsf>
 8011548:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 801154c:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8011550:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011554:	dd0a      	ble.n	801156c <asinf+0x48>
 8011556:	f7fc fff5 	bl	800e544 <__errno>
 801155a:	ecbd 8b02 	vpop	{d8}
 801155e:	2321      	movs	r3, #33	; 0x21
 8011560:	6003      	str	r3, [r0, #0]
 8011562:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8011566:	4804      	ldr	r0, [pc, #16]	; (8011578 <asinf+0x54>)
 8011568:	f001 bb00 	b.w	8012b6c <nanf>
 801156c:	eeb0 0a68 	vmov.f32	s0, s17
 8011570:	ecbd 8b02 	vpop	{d8}
 8011574:	bd08      	pop	{r3, pc}
 8011576:	bf00      	nop
 8011578:	08013108 	.word	0x08013108

0801157c <atan2f>:
 801157c:	f001 b8a2 	b.w	80126c4 <__ieee754_atan2f>

08011580 <sqrtf>:
 8011580:	b508      	push	{r3, lr}
 8011582:	ed2d 8b02 	vpush	{d8}
 8011586:	eeb0 8a40 	vmov.f32	s16, s0
 801158a:	f001 f93b 	bl	8012804 <__ieee754_sqrtf>
 801158e:	eeb4 8a48 	vcmp.f32	s16, s16
 8011592:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011596:	d60c      	bvs.n	80115b2 <sqrtf+0x32>
 8011598:	eddf 8a07 	vldr	s17, [pc, #28]	; 80115b8 <sqrtf+0x38>
 801159c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80115a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80115a4:	d505      	bpl.n	80115b2 <sqrtf+0x32>
 80115a6:	f7fc ffcd 	bl	800e544 <__errno>
 80115aa:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 80115ae:	2321      	movs	r3, #33	; 0x21
 80115b0:	6003      	str	r3, [r0, #0]
 80115b2:	ecbd 8b02 	vpop	{d8}
 80115b6:	bd08      	pop	{r3, pc}
	...

080115c0 <__ieee754_log>:
 80115c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80115c4:	ec51 0b10 	vmov	r0, r1, d0
 80115c8:	ed2d 8b04 	vpush	{d8-d9}
 80115cc:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80115d0:	b083      	sub	sp, #12
 80115d2:	460d      	mov	r5, r1
 80115d4:	da29      	bge.n	801162a <__ieee754_log+0x6a>
 80115d6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80115da:	4303      	orrs	r3, r0
 80115dc:	ee10 2a10 	vmov	r2, s0
 80115e0:	d10c      	bne.n	80115fc <__ieee754_log+0x3c>
 80115e2:	49cf      	ldr	r1, [pc, #828]	; (8011920 <__ieee754_log+0x360>)
 80115e4:	2200      	movs	r2, #0
 80115e6:	2300      	movs	r3, #0
 80115e8:	2000      	movs	r0, #0
 80115ea:	f7ef f937 	bl	800085c <__aeabi_ddiv>
 80115ee:	ec41 0b10 	vmov	d0, r0, r1
 80115f2:	b003      	add	sp, #12
 80115f4:	ecbd 8b04 	vpop	{d8-d9}
 80115f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80115fc:	2900      	cmp	r1, #0
 80115fe:	da05      	bge.n	801160c <__ieee754_log+0x4c>
 8011600:	460b      	mov	r3, r1
 8011602:	f7ee fe49 	bl	8000298 <__aeabi_dsub>
 8011606:	2200      	movs	r2, #0
 8011608:	2300      	movs	r3, #0
 801160a:	e7ee      	b.n	80115ea <__ieee754_log+0x2a>
 801160c:	4bc5      	ldr	r3, [pc, #788]	; (8011924 <__ieee754_log+0x364>)
 801160e:	2200      	movs	r2, #0
 8011610:	f7ee fffa 	bl	8000608 <__aeabi_dmul>
 8011614:	f06f 0335 	mvn.w	r3, #53	; 0x35
 8011618:	460d      	mov	r5, r1
 801161a:	4ac3      	ldr	r2, [pc, #780]	; (8011928 <__ieee754_log+0x368>)
 801161c:	4295      	cmp	r5, r2
 801161e:	dd06      	ble.n	801162e <__ieee754_log+0x6e>
 8011620:	4602      	mov	r2, r0
 8011622:	460b      	mov	r3, r1
 8011624:	f7ee fe3a 	bl	800029c <__adddf3>
 8011628:	e7e1      	b.n	80115ee <__ieee754_log+0x2e>
 801162a:	2300      	movs	r3, #0
 801162c:	e7f5      	b.n	801161a <__ieee754_log+0x5a>
 801162e:	152c      	asrs	r4, r5, #20
 8011630:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8011634:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8011638:	441c      	add	r4, r3
 801163a:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 801163e:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 8011642:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8011646:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 801164a:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 801164e:	ea42 0105 	orr.w	r1, r2, r5
 8011652:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 8011656:	2200      	movs	r2, #0
 8011658:	4bb4      	ldr	r3, [pc, #720]	; (801192c <__ieee754_log+0x36c>)
 801165a:	f7ee fe1d 	bl	8000298 <__aeabi_dsub>
 801165e:	1cab      	adds	r3, r5, #2
 8011660:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011664:	2b02      	cmp	r3, #2
 8011666:	4682      	mov	sl, r0
 8011668:	468b      	mov	fp, r1
 801166a:	f04f 0200 	mov.w	r2, #0
 801166e:	dc53      	bgt.n	8011718 <__ieee754_log+0x158>
 8011670:	2300      	movs	r3, #0
 8011672:	f7ef fa31 	bl	8000ad8 <__aeabi_dcmpeq>
 8011676:	b1d0      	cbz	r0, 80116ae <__ieee754_log+0xee>
 8011678:	2c00      	cmp	r4, #0
 801167a:	f000 8122 	beq.w	80118c2 <__ieee754_log+0x302>
 801167e:	4620      	mov	r0, r4
 8011680:	f7ee ff58 	bl	8000534 <__aeabi_i2d>
 8011684:	a390      	add	r3, pc, #576	; (adr r3, 80118c8 <__ieee754_log+0x308>)
 8011686:	e9d3 2300 	ldrd	r2, r3, [r3]
 801168a:	4606      	mov	r6, r0
 801168c:	460f      	mov	r7, r1
 801168e:	f7ee ffbb 	bl	8000608 <__aeabi_dmul>
 8011692:	a38f      	add	r3, pc, #572	; (adr r3, 80118d0 <__ieee754_log+0x310>)
 8011694:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011698:	4604      	mov	r4, r0
 801169a:	460d      	mov	r5, r1
 801169c:	4630      	mov	r0, r6
 801169e:	4639      	mov	r1, r7
 80116a0:	f7ee ffb2 	bl	8000608 <__aeabi_dmul>
 80116a4:	4602      	mov	r2, r0
 80116a6:	460b      	mov	r3, r1
 80116a8:	4620      	mov	r0, r4
 80116aa:	4629      	mov	r1, r5
 80116ac:	e7ba      	b.n	8011624 <__ieee754_log+0x64>
 80116ae:	a38a      	add	r3, pc, #552	; (adr r3, 80118d8 <__ieee754_log+0x318>)
 80116b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80116b4:	4650      	mov	r0, sl
 80116b6:	4659      	mov	r1, fp
 80116b8:	f7ee ffa6 	bl	8000608 <__aeabi_dmul>
 80116bc:	4602      	mov	r2, r0
 80116be:	460b      	mov	r3, r1
 80116c0:	2000      	movs	r0, #0
 80116c2:	499b      	ldr	r1, [pc, #620]	; (8011930 <__ieee754_log+0x370>)
 80116c4:	f7ee fde8 	bl	8000298 <__aeabi_dsub>
 80116c8:	4652      	mov	r2, sl
 80116ca:	4606      	mov	r6, r0
 80116cc:	460f      	mov	r7, r1
 80116ce:	465b      	mov	r3, fp
 80116d0:	4650      	mov	r0, sl
 80116d2:	4659      	mov	r1, fp
 80116d4:	f7ee ff98 	bl	8000608 <__aeabi_dmul>
 80116d8:	4602      	mov	r2, r0
 80116da:	460b      	mov	r3, r1
 80116dc:	4630      	mov	r0, r6
 80116de:	4639      	mov	r1, r7
 80116e0:	f7ee ff92 	bl	8000608 <__aeabi_dmul>
 80116e4:	4606      	mov	r6, r0
 80116e6:	460f      	mov	r7, r1
 80116e8:	b914      	cbnz	r4, 80116f0 <__ieee754_log+0x130>
 80116ea:	4632      	mov	r2, r6
 80116ec:	463b      	mov	r3, r7
 80116ee:	e0a2      	b.n	8011836 <__ieee754_log+0x276>
 80116f0:	4620      	mov	r0, r4
 80116f2:	f7ee ff1f 	bl	8000534 <__aeabi_i2d>
 80116f6:	a374      	add	r3, pc, #464	; (adr r3, 80118c8 <__ieee754_log+0x308>)
 80116f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80116fc:	4680      	mov	r8, r0
 80116fe:	4689      	mov	r9, r1
 8011700:	f7ee ff82 	bl	8000608 <__aeabi_dmul>
 8011704:	a372      	add	r3, pc, #456	; (adr r3, 80118d0 <__ieee754_log+0x310>)
 8011706:	e9d3 2300 	ldrd	r2, r3, [r3]
 801170a:	4604      	mov	r4, r0
 801170c:	460d      	mov	r5, r1
 801170e:	4640      	mov	r0, r8
 8011710:	4649      	mov	r1, r9
 8011712:	f7ee ff79 	bl	8000608 <__aeabi_dmul>
 8011716:	e0a7      	b.n	8011868 <__ieee754_log+0x2a8>
 8011718:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801171c:	f7ee fdbe 	bl	800029c <__adddf3>
 8011720:	4602      	mov	r2, r0
 8011722:	460b      	mov	r3, r1
 8011724:	4650      	mov	r0, sl
 8011726:	4659      	mov	r1, fp
 8011728:	f7ef f898 	bl	800085c <__aeabi_ddiv>
 801172c:	ec41 0b18 	vmov	d8, r0, r1
 8011730:	4620      	mov	r0, r4
 8011732:	f7ee feff 	bl	8000534 <__aeabi_i2d>
 8011736:	ec53 2b18 	vmov	r2, r3, d8
 801173a:	ec41 0b19 	vmov	d9, r0, r1
 801173e:	ec51 0b18 	vmov	r0, r1, d8
 8011742:	f7ee ff61 	bl	8000608 <__aeabi_dmul>
 8011746:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
 801174a:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
 801174e:	9301      	str	r3, [sp, #4]
 8011750:	4602      	mov	r2, r0
 8011752:	460b      	mov	r3, r1
 8011754:	4680      	mov	r8, r0
 8011756:	4689      	mov	r9, r1
 8011758:	f7ee ff56 	bl	8000608 <__aeabi_dmul>
 801175c:	a360      	add	r3, pc, #384	; (adr r3, 80118e0 <__ieee754_log+0x320>)
 801175e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011762:	4606      	mov	r6, r0
 8011764:	460f      	mov	r7, r1
 8011766:	f7ee ff4f 	bl	8000608 <__aeabi_dmul>
 801176a:	a35f      	add	r3, pc, #380	; (adr r3, 80118e8 <__ieee754_log+0x328>)
 801176c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011770:	f7ee fd94 	bl	800029c <__adddf3>
 8011774:	4632      	mov	r2, r6
 8011776:	463b      	mov	r3, r7
 8011778:	f7ee ff46 	bl	8000608 <__aeabi_dmul>
 801177c:	a35c      	add	r3, pc, #368	; (adr r3, 80118f0 <__ieee754_log+0x330>)
 801177e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011782:	f7ee fd8b 	bl	800029c <__adddf3>
 8011786:	4632      	mov	r2, r6
 8011788:	463b      	mov	r3, r7
 801178a:	f7ee ff3d 	bl	8000608 <__aeabi_dmul>
 801178e:	a35a      	add	r3, pc, #360	; (adr r3, 80118f8 <__ieee754_log+0x338>)
 8011790:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011794:	f7ee fd82 	bl	800029c <__adddf3>
 8011798:	4642      	mov	r2, r8
 801179a:	464b      	mov	r3, r9
 801179c:	f7ee ff34 	bl	8000608 <__aeabi_dmul>
 80117a0:	a357      	add	r3, pc, #348	; (adr r3, 8011900 <__ieee754_log+0x340>)
 80117a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80117a6:	4680      	mov	r8, r0
 80117a8:	4689      	mov	r9, r1
 80117aa:	4630      	mov	r0, r6
 80117ac:	4639      	mov	r1, r7
 80117ae:	f7ee ff2b 	bl	8000608 <__aeabi_dmul>
 80117b2:	a355      	add	r3, pc, #340	; (adr r3, 8011908 <__ieee754_log+0x348>)
 80117b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80117b8:	f7ee fd70 	bl	800029c <__adddf3>
 80117bc:	4632      	mov	r2, r6
 80117be:	463b      	mov	r3, r7
 80117c0:	f7ee ff22 	bl	8000608 <__aeabi_dmul>
 80117c4:	a352      	add	r3, pc, #328	; (adr r3, 8011910 <__ieee754_log+0x350>)
 80117c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80117ca:	f7ee fd67 	bl	800029c <__adddf3>
 80117ce:	4632      	mov	r2, r6
 80117d0:	463b      	mov	r3, r7
 80117d2:	f7ee ff19 	bl	8000608 <__aeabi_dmul>
 80117d6:	460b      	mov	r3, r1
 80117d8:	4602      	mov	r2, r0
 80117da:	4649      	mov	r1, r9
 80117dc:	4640      	mov	r0, r8
 80117de:	f7ee fd5d 	bl	800029c <__adddf3>
 80117e2:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 80117e6:	9b01      	ldr	r3, [sp, #4]
 80117e8:	3551      	adds	r5, #81	; 0x51
 80117ea:	431d      	orrs	r5, r3
 80117ec:	2d00      	cmp	r5, #0
 80117ee:	4680      	mov	r8, r0
 80117f0:	4689      	mov	r9, r1
 80117f2:	dd48      	ble.n	8011886 <__ieee754_log+0x2c6>
 80117f4:	4b4e      	ldr	r3, [pc, #312]	; (8011930 <__ieee754_log+0x370>)
 80117f6:	2200      	movs	r2, #0
 80117f8:	4650      	mov	r0, sl
 80117fa:	4659      	mov	r1, fp
 80117fc:	f7ee ff04 	bl	8000608 <__aeabi_dmul>
 8011800:	4652      	mov	r2, sl
 8011802:	465b      	mov	r3, fp
 8011804:	f7ee ff00 	bl	8000608 <__aeabi_dmul>
 8011808:	4602      	mov	r2, r0
 801180a:	460b      	mov	r3, r1
 801180c:	4606      	mov	r6, r0
 801180e:	460f      	mov	r7, r1
 8011810:	4640      	mov	r0, r8
 8011812:	4649      	mov	r1, r9
 8011814:	f7ee fd42 	bl	800029c <__adddf3>
 8011818:	ec53 2b18 	vmov	r2, r3, d8
 801181c:	f7ee fef4 	bl	8000608 <__aeabi_dmul>
 8011820:	4680      	mov	r8, r0
 8011822:	4689      	mov	r9, r1
 8011824:	b964      	cbnz	r4, 8011840 <__ieee754_log+0x280>
 8011826:	4602      	mov	r2, r0
 8011828:	460b      	mov	r3, r1
 801182a:	4630      	mov	r0, r6
 801182c:	4639      	mov	r1, r7
 801182e:	f7ee fd33 	bl	8000298 <__aeabi_dsub>
 8011832:	4602      	mov	r2, r0
 8011834:	460b      	mov	r3, r1
 8011836:	4650      	mov	r0, sl
 8011838:	4659      	mov	r1, fp
 801183a:	f7ee fd2d 	bl	8000298 <__aeabi_dsub>
 801183e:	e6d6      	b.n	80115ee <__ieee754_log+0x2e>
 8011840:	a321      	add	r3, pc, #132	; (adr r3, 80118c8 <__ieee754_log+0x308>)
 8011842:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011846:	ec51 0b19 	vmov	r0, r1, d9
 801184a:	f7ee fedd 	bl	8000608 <__aeabi_dmul>
 801184e:	a320      	add	r3, pc, #128	; (adr r3, 80118d0 <__ieee754_log+0x310>)
 8011850:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011854:	4604      	mov	r4, r0
 8011856:	460d      	mov	r5, r1
 8011858:	ec51 0b19 	vmov	r0, r1, d9
 801185c:	f7ee fed4 	bl	8000608 <__aeabi_dmul>
 8011860:	4642      	mov	r2, r8
 8011862:	464b      	mov	r3, r9
 8011864:	f7ee fd1a 	bl	800029c <__adddf3>
 8011868:	4602      	mov	r2, r0
 801186a:	460b      	mov	r3, r1
 801186c:	4630      	mov	r0, r6
 801186e:	4639      	mov	r1, r7
 8011870:	f7ee fd12 	bl	8000298 <__aeabi_dsub>
 8011874:	4652      	mov	r2, sl
 8011876:	465b      	mov	r3, fp
 8011878:	f7ee fd0e 	bl	8000298 <__aeabi_dsub>
 801187c:	4602      	mov	r2, r0
 801187e:	460b      	mov	r3, r1
 8011880:	4620      	mov	r0, r4
 8011882:	4629      	mov	r1, r5
 8011884:	e7d9      	b.n	801183a <__ieee754_log+0x27a>
 8011886:	4602      	mov	r2, r0
 8011888:	460b      	mov	r3, r1
 801188a:	4650      	mov	r0, sl
 801188c:	4659      	mov	r1, fp
 801188e:	f7ee fd03 	bl	8000298 <__aeabi_dsub>
 8011892:	ec53 2b18 	vmov	r2, r3, d8
 8011896:	f7ee feb7 	bl	8000608 <__aeabi_dmul>
 801189a:	4606      	mov	r6, r0
 801189c:	460f      	mov	r7, r1
 801189e:	2c00      	cmp	r4, #0
 80118a0:	f43f af23 	beq.w	80116ea <__ieee754_log+0x12a>
 80118a4:	a308      	add	r3, pc, #32	; (adr r3, 80118c8 <__ieee754_log+0x308>)
 80118a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80118aa:	ec51 0b19 	vmov	r0, r1, d9
 80118ae:	f7ee feab 	bl	8000608 <__aeabi_dmul>
 80118b2:	a307      	add	r3, pc, #28	; (adr r3, 80118d0 <__ieee754_log+0x310>)
 80118b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80118b8:	4604      	mov	r4, r0
 80118ba:	460d      	mov	r5, r1
 80118bc:	ec51 0b19 	vmov	r0, r1, d9
 80118c0:	e727      	b.n	8011712 <__ieee754_log+0x152>
 80118c2:	ed9f 0b15 	vldr	d0, [pc, #84]	; 8011918 <__ieee754_log+0x358>
 80118c6:	e694      	b.n	80115f2 <__ieee754_log+0x32>
 80118c8:	fee00000 	.word	0xfee00000
 80118cc:	3fe62e42 	.word	0x3fe62e42
 80118d0:	35793c76 	.word	0x35793c76
 80118d4:	3dea39ef 	.word	0x3dea39ef
 80118d8:	55555555 	.word	0x55555555
 80118dc:	3fd55555 	.word	0x3fd55555
 80118e0:	df3e5244 	.word	0xdf3e5244
 80118e4:	3fc2f112 	.word	0x3fc2f112
 80118e8:	96cb03de 	.word	0x96cb03de
 80118ec:	3fc74664 	.word	0x3fc74664
 80118f0:	94229359 	.word	0x94229359
 80118f4:	3fd24924 	.word	0x3fd24924
 80118f8:	55555593 	.word	0x55555593
 80118fc:	3fe55555 	.word	0x3fe55555
 8011900:	d078c69f 	.word	0xd078c69f
 8011904:	3fc39a09 	.word	0x3fc39a09
 8011908:	1d8e78af 	.word	0x1d8e78af
 801190c:	3fcc71c5 	.word	0x3fcc71c5
 8011910:	9997fa04 	.word	0x9997fa04
 8011914:	3fd99999 	.word	0x3fd99999
	...
 8011920:	c3500000 	.word	0xc3500000
 8011924:	43500000 	.word	0x43500000
 8011928:	7fefffff 	.word	0x7fefffff
 801192c:	3ff00000 	.word	0x3ff00000
 8011930:	3fe00000 	.word	0x3fe00000
 8011934:	00000000 	.word	0x00000000

08011938 <__ieee754_pow>:
 8011938:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801193c:	ed2d 8b06 	vpush	{d8-d10}
 8011940:	b089      	sub	sp, #36	; 0x24
 8011942:	ed8d 1b00 	vstr	d1, [sp]
 8011946:	e9dd 2900 	ldrd	r2, r9, [sp]
 801194a:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 801194e:	ea58 0102 	orrs.w	r1, r8, r2
 8011952:	ec57 6b10 	vmov	r6, r7, d0
 8011956:	d115      	bne.n	8011984 <__ieee754_pow+0x4c>
 8011958:	19b3      	adds	r3, r6, r6
 801195a:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 801195e:	4152      	adcs	r2, r2
 8011960:	4299      	cmp	r1, r3
 8011962:	4b89      	ldr	r3, [pc, #548]	; (8011b88 <__ieee754_pow+0x250>)
 8011964:	4193      	sbcs	r3, r2
 8011966:	f080 84d2 	bcs.w	801230e <__ieee754_pow+0x9d6>
 801196a:	e9dd 2300 	ldrd	r2, r3, [sp]
 801196e:	4630      	mov	r0, r6
 8011970:	4639      	mov	r1, r7
 8011972:	f7ee fc93 	bl	800029c <__adddf3>
 8011976:	ec41 0b10 	vmov	d0, r0, r1
 801197a:	b009      	add	sp, #36	; 0x24
 801197c:	ecbd 8b06 	vpop	{d8-d10}
 8011980:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011984:	4b81      	ldr	r3, [pc, #516]	; (8011b8c <__ieee754_pow+0x254>)
 8011986:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 801198a:	429c      	cmp	r4, r3
 801198c:	ee10 aa10 	vmov	sl, s0
 8011990:	463d      	mov	r5, r7
 8011992:	dc06      	bgt.n	80119a2 <__ieee754_pow+0x6a>
 8011994:	d101      	bne.n	801199a <__ieee754_pow+0x62>
 8011996:	2e00      	cmp	r6, #0
 8011998:	d1e7      	bne.n	801196a <__ieee754_pow+0x32>
 801199a:	4598      	cmp	r8, r3
 801199c:	dc01      	bgt.n	80119a2 <__ieee754_pow+0x6a>
 801199e:	d10f      	bne.n	80119c0 <__ieee754_pow+0x88>
 80119a0:	b172      	cbz	r2, 80119c0 <__ieee754_pow+0x88>
 80119a2:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 80119a6:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 80119aa:	ea55 050a 	orrs.w	r5, r5, sl
 80119ae:	d1dc      	bne.n	801196a <__ieee754_pow+0x32>
 80119b0:	e9dd 3200 	ldrd	r3, r2, [sp]
 80119b4:	18db      	adds	r3, r3, r3
 80119b6:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 80119ba:	4152      	adcs	r2, r2
 80119bc:	429d      	cmp	r5, r3
 80119be:	e7d0      	b.n	8011962 <__ieee754_pow+0x2a>
 80119c0:	2d00      	cmp	r5, #0
 80119c2:	da3b      	bge.n	8011a3c <__ieee754_pow+0x104>
 80119c4:	4b72      	ldr	r3, [pc, #456]	; (8011b90 <__ieee754_pow+0x258>)
 80119c6:	4598      	cmp	r8, r3
 80119c8:	dc51      	bgt.n	8011a6e <__ieee754_pow+0x136>
 80119ca:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 80119ce:	4598      	cmp	r8, r3
 80119d0:	f340 84ac 	ble.w	801232c <__ieee754_pow+0x9f4>
 80119d4:	ea4f 5328 	mov.w	r3, r8, asr #20
 80119d8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80119dc:	2b14      	cmp	r3, #20
 80119de:	dd0f      	ble.n	8011a00 <__ieee754_pow+0xc8>
 80119e0:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 80119e4:	fa22 f103 	lsr.w	r1, r2, r3
 80119e8:	fa01 f303 	lsl.w	r3, r1, r3
 80119ec:	4293      	cmp	r3, r2
 80119ee:	f040 849d 	bne.w	801232c <__ieee754_pow+0x9f4>
 80119f2:	f001 0101 	and.w	r1, r1, #1
 80119f6:	f1c1 0302 	rsb	r3, r1, #2
 80119fa:	9304      	str	r3, [sp, #16]
 80119fc:	b182      	cbz	r2, 8011a20 <__ieee754_pow+0xe8>
 80119fe:	e05f      	b.n	8011ac0 <__ieee754_pow+0x188>
 8011a00:	2a00      	cmp	r2, #0
 8011a02:	d15b      	bne.n	8011abc <__ieee754_pow+0x184>
 8011a04:	f1c3 0314 	rsb	r3, r3, #20
 8011a08:	fa48 f103 	asr.w	r1, r8, r3
 8011a0c:	fa01 f303 	lsl.w	r3, r1, r3
 8011a10:	4543      	cmp	r3, r8
 8011a12:	f040 8488 	bne.w	8012326 <__ieee754_pow+0x9ee>
 8011a16:	f001 0101 	and.w	r1, r1, #1
 8011a1a:	f1c1 0302 	rsb	r3, r1, #2
 8011a1e:	9304      	str	r3, [sp, #16]
 8011a20:	4b5c      	ldr	r3, [pc, #368]	; (8011b94 <__ieee754_pow+0x25c>)
 8011a22:	4598      	cmp	r8, r3
 8011a24:	d132      	bne.n	8011a8c <__ieee754_pow+0x154>
 8011a26:	f1b9 0f00 	cmp.w	r9, #0
 8011a2a:	f280 8478 	bge.w	801231e <__ieee754_pow+0x9e6>
 8011a2e:	4959      	ldr	r1, [pc, #356]	; (8011b94 <__ieee754_pow+0x25c>)
 8011a30:	4632      	mov	r2, r6
 8011a32:	463b      	mov	r3, r7
 8011a34:	2000      	movs	r0, #0
 8011a36:	f7ee ff11 	bl	800085c <__aeabi_ddiv>
 8011a3a:	e79c      	b.n	8011976 <__ieee754_pow+0x3e>
 8011a3c:	2300      	movs	r3, #0
 8011a3e:	9304      	str	r3, [sp, #16]
 8011a40:	2a00      	cmp	r2, #0
 8011a42:	d13d      	bne.n	8011ac0 <__ieee754_pow+0x188>
 8011a44:	4b51      	ldr	r3, [pc, #324]	; (8011b8c <__ieee754_pow+0x254>)
 8011a46:	4598      	cmp	r8, r3
 8011a48:	d1ea      	bne.n	8011a20 <__ieee754_pow+0xe8>
 8011a4a:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8011a4e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8011a52:	ea53 030a 	orrs.w	r3, r3, sl
 8011a56:	f000 845a 	beq.w	801230e <__ieee754_pow+0x9d6>
 8011a5a:	4b4f      	ldr	r3, [pc, #316]	; (8011b98 <__ieee754_pow+0x260>)
 8011a5c:	429c      	cmp	r4, r3
 8011a5e:	dd08      	ble.n	8011a72 <__ieee754_pow+0x13a>
 8011a60:	f1b9 0f00 	cmp.w	r9, #0
 8011a64:	f2c0 8457 	blt.w	8012316 <__ieee754_pow+0x9de>
 8011a68:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011a6c:	e783      	b.n	8011976 <__ieee754_pow+0x3e>
 8011a6e:	2302      	movs	r3, #2
 8011a70:	e7e5      	b.n	8011a3e <__ieee754_pow+0x106>
 8011a72:	f1b9 0f00 	cmp.w	r9, #0
 8011a76:	f04f 0000 	mov.w	r0, #0
 8011a7a:	f04f 0100 	mov.w	r1, #0
 8011a7e:	f6bf af7a 	bge.w	8011976 <__ieee754_pow+0x3e>
 8011a82:	e9dd 0300 	ldrd	r0, r3, [sp]
 8011a86:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8011a8a:	e774      	b.n	8011976 <__ieee754_pow+0x3e>
 8011a8c:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8011a90:	d106      	bne.n	8011aa0 <__ieee754_pow+0x168>
 8011a92:	4632      	mov	r2, r6
 8011a94:	463b      	mov	r3, r7
 8011a96:	4630      	mov	r0, r6
 8011a98:	4639      	mov	r1, r7
 8011a9a:	f7ee fdb5 	bl	8000608 <__aeabi_dmul>
 8011a9e:	e76a      	b.n	8011976 <__ieee754_pow+0x3e>
 8011aa0:	4b3e      	ldr	r3, [pc, #248]	; (8011b9c <__ieee754_pow+0x264>)
 8011aa2:	4599      	cmp	r9, r3
 8011aa4:	d10c      	bne.n	8011ac0 <__ieee754_pow+0x188>
 8011aa6:	2d00      	cmp	r5, #0
 8011aa8:	db0a      	blt.n	8011ac0 <__ieee754_pow+0x188>
 8011aaa:	ec47 6b10 	vmov	d0, r6, r7
 8011aae:	b009      	add	sp, #36	; 0x24
 8011ab0:	ecbd 8b06 	vpop	{d8-d10}
 8011ab4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011ab8:	f000 bc6c 	b.w	8012394 <__ieee754_sqrt>
 8011abc:	2300      	movs	r3, #0
 8011abe:	9304      	str	r3, [sp, #16]
 8011ac0:	ec47 6b10 	vmov	d0, r6, r7
 8011ac4:	f000 fed1 	bl	801286a <fabs>
 8011ac8:	ec51 0b10 	vmov	r0, r1, d0
 8011acc:	f1ba 0f00 	cmp.w	sl, #0
 8011ad0:	d129      	bne.n	8011b26 <__ieee754_pow+0x1ee>
 8011ad2:	b124      	cbz	r4, 8011ade <__ieee754_pow+0x1a6>
 8011ad4:	4b2f      	ldr	r3, [pc, #188]	; (8011b94 <__ieee754_pow+0x25c>)
 8011ad6:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8011ada:	429a      	cmp	r2, r3
 8011adc:	d123      	bne.n	8011b26 <__ieee754_pow+0x1ee>
 8011ade:	f1b9 0f00 	cmp.w	r9, #0
 8011ae2:	da05      	bge.n	8011af0 <__ieee754_pow+0x1b8>
 8011ae4:	4602      	mov	r2, r0
 8011ae6:	460b      	mov	r3, r1
 8011ae8:	2000      	movs	r0, #0
 8011aea:	492a      	ldr	r1, [pc, #168]	; (8011b94 <__ieee754_pow+0x25c>)
 8011aec:	f7ee feb6 	bl	800085c <__aeabi_ddiv>
 8011af0:	2d00      	cmp	r5, #0
 8011af2:	f6bf af40 	bge.w	8011976 <__ieee754_pow+0x3e>
 8011af6:	9b04      	ldr	r3, [sp, #16]
 8011af8:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8011afc:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8011b00:	4323      	orrs	r3, r4
 8011b02:	d108      	bne.n	8011b16 <__ieee754_pow+0x1de>
 8011b04:	4602      	mov	r2, r0
 8011b06:	460b      	mov	r3, r1
 8011b08:	4610      	mov	r0, r2
 8011b0a:	4619      	mov	r1, r3
 8011b0c:	f7ee fbc4 	bl	8000298 <__aeabi_dsub>
 8011b10:	4602      	mov	r2, r0
 8011b12:	460b      	mov	r3, r1
 8011b14:	e78f      	b.n	8011a36 <__ieee754_pow+0xfe>
 8011b16:	9b04      	ldr	r3, [sp, #16]
 8011b18:	2b01      	cmp	r3, #1
 8011b1a:	f47f af2c 	bne.w	8011976 <__ieee754_pow+0x3e>
 8011b1e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8011b22:	4619      	mov	r1, r3
 8011b24:	e727      	b.n	8011976 <__ieee754_pow+0x3e>
 8011b26:	0feb      	lsrs	r3, r5, #31
 8011b28:	3b01      	subs	r3, #1
 8011b2a:	9306      	str	r3, [sp, #24]
 8011b2c:	9a06      	ldr	r2, [sp, #24]
 8011b2e:	9b04      	ldr	r3, [sp, #16]
 8011b30:	4313      	orrs	r3, r2
 8011b32:	d102      	bne.n	8011b3a <__ieee754_pow+0x202>
 8011b34:	4632      	mov	r2, r6
 8011b36:	463b      	mov	r3, r7
 8011b38:	e7e6      	b.n	8011b08 <__ieee754_pow+0x1d0>
 8011b3a:	4b19      	ldr	r3, [pc, #100]	; (8011ba0 <__ieee754_pow+0x268>)
 8011b3c:	4598      	cmp	r8, r3
 8011b3e:	f340 80fb 	ble.w	8011d38 <__ieee754_pow+0x400>
 8011b42:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8011b46:	4598      	cmp	r8, r3
 8011b48:	4b13      	ldr	r3, [pc, #76]	; (8011b98 <__ieee754_pow+0x260>)
 8011b4a:	dd0c      	ble.n	8011b66 <__ieee754_pow+0x22e>
 8011b4c:	429c      	cmp	r4, r3
 8011b4e:	dc0f      	bgt.n	8011b70 <__ieee754_pow+0x238>
 8011b50:	f1b9 0f00 	cmp.w	r9, #0
 8011b54:	da0f      	bge.n	8011b76 <__ieee754_pow+0x23e>
 8011b56:	2000      	movs	r0, #0
 8011b58:	b009      	add	sp, #36	; 0x24
 8011b5a:	ecbd 8b06 	vpop	{d8-d10}
 8011b5e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011b62:	f000 be79 	b.w	8012858 <__math_oflow>
 8011b66:	429c      	cmp	r4, r3
 8011b68:	dbf2      	blt.n	8011b50 <__ieee754_pow+0x218>
 8011b6a:	4b0a      	ldr	r3, [pc, #40]	; (8011b94 <__ieee754_pow+0x25c>)
 8011b6c:	429c      	cmp	r4, r3
 8011b6e:	dd19      	ble.n	8011ba4 <__ieee754_pow+0x26c>
 8011b70:	f1b9 0f00 	cmp.w	r9, #0
 8011b74:	dcef      	bgt.n	8011b56 <__ieee754_pow+0x21e>
 8011b76:	2000      	movs	r0, #0
 8011b78:	b009      	add	sp, #36	; 0x24
 8011b7a:	ecbd 8b06 	vpop	{d8-d10}
 8011b7e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011b82:	f000 be60 	b.w	8012846 <__math_uflow>
 8011b86:	bf00      	nop
 8011b88:	fff00000 	.word	0xfff00000
 8011b8c:	7ff00000 	.word	0x7ff00000
 8011b90:	433fffff 	.word	0x433fffff
 8011b94:	3ff00000 	.word	0x3ff00000
 8011b98:	3fefffff 	.word	0x3fefffff
 8011b9c:	3fe00000 	.word	0x3fe00000
 8011ba0:	41e00000 	.word	0x41e00000
 8011ba4:	4b60      	ldr	r3, [pc, #384]	; (8011d28 <__ieee754_pow+0x3f0>)
 8011ba6:	2200      	movs	r2, #0
 8011ba8:	f7ee fb76 	bl	8000298 <__aeabi_dsub>
 8011bac:	a354      	add	r3, pc, #336	; (adr r3, 8011d00 <__ieee754_pow+0x3c8>)
 8011bae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011bb2:	4604      	mov	r4, r0
 8011bb4:	460d      	mov	r5, r1
 8011bb6:	f7ee fd27 	bl	8000608 <__aeabi_dmul>
 8011bba:	a353      	add	r3, pc, #332	; (adr r3, 8011d08 <__ieee754_pow+0x3d0>)
 8011bbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011bc0:	4606      	mov	r6, r0
 8011bc2:	460f      	mov	r7, r1
 8011bc4:	4620      	mov	r0, r4
 8011bc6:	4629      	mov	r1, r5
 8011bc8:	f7ee fd1e 	bl	8000608 <__aeabi_dmul>
 8011bcc:	4b57      	ldr	r3, [pc, #348]	; (8011d2c <__ieee754_pow+0x3f4>)
 8011bce:	4682      	mov	sl, r0
 8011bd0:	468b      	mov	fp, r1
 8011bd2:	2200      	movs	r2, #0
 8011bd4:	4620      	mov	r0, r4
 8011bd6:	4629      	mov	r1, r5
 8011bd8:	f7ee fd16 	bl	8000608 <__aeabi_dmul>
 8011bdc:	4602      	mov	r2, r0
 8011bde:	460b      	mov	r3, r1
 8011be0:	a14b      	add	r1, pc, #300	; (adr r1, 8011d10 <__ieee754_pow+0x3d8>)
 8011be2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011be6:	f7ee fb57 	bl	8000298 <__aeabi_dsub>
 8011bea:	4622      	mov	r2, r4
 8011bec:	462b      	mov	r3, r5
 8011bee:	f7ee fd0b 	bl	8000608 <__aeabi_dmul>
 8011bf2:	4602      	mov	r2, r0
 8011bf4:	460b      	mov	r3, r1
 8011bf6:	2000      	movs	r0, #0
 8011bf8:	494d      	ldr	r1, [pc, #308]	; (8011d30 <__ieee754_pow+0x3f8>)
 8011bfa:	f7ee fb4d 	bl	8000298 <__aeabi_dsub>
 8011bfe:	4622      	mov	r2, r4
 8011c00:	4680      	mov	r8, r0
 8011c02:	4689      	mov	r9, r1
 8011c04:	462b      	mov	r3, r5
 8011c06:	4620      	mov	r0, r4
 8011c08:	4629      	mov	r1, r5
 8011c0a:	f7ee fcfd 	bl	8000608 <__aeabi_dmul>
 8011c0e:	4602      	mov	r2, r0
 8011c10:	460b      	mov	r3, r1
 8011c12:	4640      	mov	r0, r8
 8011c14:	4649      	mov	r1, r9
 8011c16:	f7ee fcf7 	bl	8000608 <__aeabi_dmul>
 8011c1a:	a33f      	add	r3, pc, #252	; (adr r3, 8011d18 <__ieee754_pow+0x3e0>)
 8011c1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c20:	f7ee fcf2 	bl	8000608 <__aeabi_dmul>
 8011c24:	4602      	mov	r2, r0
 8011c26:	460b      	mov	r3, r1
 8011c28:	4650      	mov	r0, sl
 8011c2a:	4659      	mov	r1, fp
 8011c2c:	f7ee fb34 	bl	8000298 <__aeabi_dsub>
 8011c30:	4602      	mov	r2, r0
 8011c32:	460b      	mov	r3, r1
 8011c34:	4680      	mov	r8, r0
 8011c36:	4689      	mov	r9, r1
 8011c38:	4630      	mov	r0, r6
 8011c3a:	4639      	mov	r1, r7
 8011c3c:	f7ee fb2e 	bl	800029c <__adddf3>
 8011c40:	2000      	movs	r0, #0
 8011c42:	4632      	mov	r2, r6
 8011c44:	463b      	mov	r3, r7
 8011c46:	4604      	mov	r4, r0
 8011c48:	460d      	mov	r5, r1
 8011c4a:	f7ee fb25 	bl	8000298 <__aeabi_dsub>
 8011c4e:	4602      	mov	r2, r0
 8011c50:	460b      	mov	r3, r1
 8011c52:	4640      	mov	r0, r8
 8011c54:	4649      	mov	r1, r9
 8011c56:	f7ee fb1f 	bl	8000298 <__aeabi_dsub>
 8011c5a:	9b04      	ldr	r3, [sp, #16]
 8011c5c:	9a06      	ldr	r2, [sp, #24]
 8011c5e:	3b01      	subs	r3, #1
 8011c60:	4313      	orrs	r3, r2
 8011c62:	4682      	mov	sl, r0
 8011c64:	468b      	mov	fp, r1
 8011c66:	f040 81e7 	bne.w	8012038 <__ieee754_pow+0x700>
 8011c6a:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8011d20 <__ieee754_pow+0x3e8>
 8011c6e:	eeb0 8a47 	vmov.f32	s16, s14
 8011c72:	eef0 8a67 	vmov.f32	s17, s15
 8011c76:	e9dd 6700 	ldrd	r6, r7, [sp]
 8011c7a:	2600      	movs	r6, #0
 8011c7c:	4632      	mov	r2, r6
 8011c7e:	463b      	mov	r3, r7
 8011c80:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011c84:	f7ee fb08 	bl	8000298 <__aeabi_dsub>
 8011c88:	4622      	mov	r2, r4
 8011c8a:	462b      	mov	r3, r5
 8011c8c:	f7ee fcbc 	bl	8000608 <__aeabi_dmul>
 8011c90:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011c94:	4680      	mov	r8, r0
 8011c96:	4689      	mov	r9, r1
 8011c98:	4650      	mov	r0, sl
 8011c9a:	4659      	mov	r1, fp
 8011c9c:	f7ee fcb4 	bl	8000608 <__aeabi_dmul>
 8011ca0:	4602      	mov	r2, r0
 8011ca2:	460b      	mov	r3, r1
 8011ca4:	4640      	mov	r0, r8
 8011ca6:	4649      	mov	r1, r9
 8011ca8:	f7ee faf8 	bl	800029c <__adddf3>
 8011cac:	4632      	mov	r2, r6
 8011cae:	463b      	mov	r3, r7
 8011cb0:	4680      	mov	r8, r0
 8011cb2:	4689      	mov	r9, r1
 8011cb4:	4620      	mov	r0, r4
 8011cb6:	4629      	mov	r1, r5
 8011cb8:	f7ee fca6 	bl	8000608 <__aeabi_dmul>
 8011cbc:	460b      	mov	r3, r1
 8011cbe:	4604      	mov	r4, r0
 8011cc0:	460d      	mov	r5, r1
 8011cc2:	4602      	mov	r2, r0
 8011cc4:	4649      	mov	r1, r9
 8011cc6:	4640      	mov	r0, r8
 8011cc8:	f7ee fae8 	bl	800029c <__adddf3>
 8011ccc:	4b19      	ldr	r3, [pc, #100]	; (8011d34 <__ieee754_pow+0x3fc>)
 8011cce:	4299      	cmp	r1, r3
 8011cd0:	ec45 4b19 	vmov	d9, r4, r5
 8011cd4:	4606      	mov	r6, r0
 8011cd6:	460f      	mov	r7, r1
 8011cd8:	468b      	mov	fp, r1
 8011cda:	f340 82f1 	ble.w	80122c0 <__ieee754_pow+0x988>
 8011cde:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8011ce2:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8011ce6:	4303      	orrs	r3, r0
 8011ce8:	f000 81e4 	beq.w	80120b4 <__ieee754_pow+0x77c>
 8011cec:	ec51 0b18 	vmov	r0, r1, d8
 8011cf0:	2200      	movs	r2, #0
 8011cf2:	2300      	movs	r3, #0
 8011cf4:	f7ee fefa 	bl	8000aec <__aeabi_dcmplt>
 8011cf8:	3800      	subs	r0, #0
 8011cfa:	bf18      	it	ne
 8011cfc:	2001      	movne	r0, #1
 8011cfe:	e72b      	b.n	8011b58 <__ieee754_pow+0x220>
 8011d00:	60000000 	.word	0x60000000
 8011d04:	3ff71547 	.word	0x3ff71547
 8011d08:	f85ddf44 	.word	0xf85ddf44
 8011d0c:	3e54ae0b 	.word	0x3e54ae0b
 8011d10:	55555555 	.word	0x55555555
 8011d14:	3fd55555 	.word	0x3fd55555
 8011d18:	652b82fe 	.word	0x652b82fe
 8011d1c:	3ff71547 	.word	0x3ff71547
 8011d20:	00000000 	.word	0x00000000
 8011d24:	bff00000 	.word	0xbff00000
 8011d28:	3ff00000 	.word	0x3ff00000
 8011d2c:	3fd00000 	.word	0x3fd00000
 8011d30:	3fe00000 	.word	0x3fe00000
 8011d34:	408fffff 	.word	0x408fffff
 8011d38:	4bd5      	ldr	r3, [pc, #852]	; (8012090 <__ieee754_pow+0x758>)
 8011d3a:	402b      	ands	r3, r5
 8011d3c:	2200      	movs	r2, #0
 8011d3e:	b92b      	cbnz	r3, 8011d4c <__ieee754_pow+0x414>
 8011d40:	4bd4      	ldr	r3, [pc, #848]	; (8012094 <__ieee754_pow+0x75c>)
 8011d42:	f7ee fc61 	bl	8000608 <__aeabi_dmul>
 8011d46:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8011d4a:	460c      	mov	r4, r1
 8011d4c:	1523      	asrs	r3, r4, #20
 8011d4e:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8011d52:	4413      	add	r3, r2
 8011d54:	9305      	str	r3, [sp, #20]
 8011d56:	4bd0      	ldr	r3, [pc, #832]	; (8012098 <__ieee754_pow+0x760>)
 8011d58:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8011d5c:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8011d60:	429c      	cmp	r4, r3
 8011d62:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8011d66:	dd08      	ble.n	8011d7a <__ieee754_pow+0x442>
 8011d68:	4bcc      	ldr	r3, [pc, #816]	; (801209c <__ieee754_pow+0x764>)
 8011d6a:	429c      	cmp	r4, r3
 8011d6c:	f340 8162 	ble.w	8012034 <__ieee754_pow+0x6fc>
 8011d70:	9b05      	ldr	r3, [sp, #20]
 8011d72:	3301      	adds	r3, #1
 8011d74:	9305      	str	r3, [sp, #20]
 8011d76:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8011d7a:	2400      	movs	r4, #0
 8011d7c:	00e3      	lsls	r3, r4, #3
 8011d7e:	9307      	str	r3, [sp, #28]
 8011d80:	4bc7      	ldr	r3, [pc, #796]	; (80120a0 <__ieee754_pow+0x768>)
 8011d82:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8011d86:	ed93 7b00 	vldr	d7, [r3]
 8011d8a:	4629      	mov	r1, r5
 8011d8c:	ec53 2b17 	vmov	r2, r3, d7
 8011d90:	eeb0 9a47 	vmov.f32	s18, s14
 8011d94:	eef0 9a67 	vmov.f32	s19, s15
 8011d98:	4682      	mov	sl, r0
 8011d9a:	f7ee fa7d 	bl	8000298 <__aeabi_dsub>
 8011d9e:	4652      	mov	r2, sl
 8011da0:	4606      	mov	r6, r0
 8011da2:	460f      	mov	r7, r1
 8011da4:	462b      	mov	r3, r5
 8011da6:	ec51 0b19 	vmov	r0, r1, d9
 8011daa:	f7ee fa77 	bl	800029c <__adddf3>
 8011dae:	4602      	mov	r2, r0
 8011db0:	460b      	mov	r3, r1
 8011db2:	2000      	movs	r0, #0
 8011db4:	49bb      	ldr	r1, [pc, #748]	; (80120a4 <__ieee754_pow+0x76c>)
 8011db6:	f7ee fd51 	bl	800085c <__aeabi_ddiv>
 8011dba:	ec41 0b1a 	vmov	d10, r0, r1
 8011dbe:	4602      	mov	r2, r0
 8011dc0:	460b      	mov	r3, r1
 8011dc2:	4630      	mov	r0, r6
 8011dc4:	4639      	mov	r1, r7
 8011dc6:	f7ee fc1f 	bl	8000608 <__aeabi_dmul>
 8011dca:	2300      	movs	r3, #0
 8011dcc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011dd0:	9302      	str	r3, [sp, #8]
 8011dd2:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8011dd6:	46ab      	mov	fp, r5
 8011dd8:	106d      	asrs	r5, r5, #1
 8011dda:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8011dde:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8011de2:	ec41 0b18 	vmov	d8, r0, r1
 8011de6:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8011dea:	2200      	movs	r2, #0
 8011dec:	4640      	mov	r0, r8
 8011dee:	4649      	mov	r1, r9
 8011df0:	4614      	mov	r4, r2
 8011df2:	461d      	mov	r5, r3
 8011df4:	f7ee fc08 	bl	8000608 <__aeabi_dmul>
 8011df8:	4602      	mov	r2, r0
 8011dfa:	460b      	mov	r3, r1
 8011dfc:	4630      	mov	r0, r6
 8011dfe:	4639      	mov	r1, r7
 8011e00:	f7ee fa4a 	bl	8000298 <__aeabi_dsub>
 8011e04:	ec53 2b19 	vmov	r2, r3, d9
 8011e08:	4606      	mov	r6, r0
 8011e0a:	460f      	mov	r7, r1
 8011e0c:	4620      	mov	r0, r4
 8011e0e:	4629      	mov	r1, r5
 8011e10:	f7ee fa42 	bl	8000298 <__aeabi_dsub>
 8011e14:	4602      	mov	r2, r0
 8011e16:	460b      	mov	r3, r1
 8011e18:	4650      	mov	r0, sl
 8011e1a:	4659      	mov	r1, fp
 8011e1c:	f7ee fa3c 	bl	8000298 <__aeabi_dsub>
 8011e20:	4642      	mov	r2, r8
 8011e22:	464b      	mov	r3, r9
 8011e24:	f7ee fbf0 	bl	8000608 <__aeabi_dmul>
 8011e28:	4602      	mov	r2, r0
 8011e2a:	460b      	mov	r3, r1
 8011e2c:	4630      	mov	r0, r6
 8011e2e:	4639      	mov	r1, r7
 8011e30:	f7ee fa32 	bl	8000298 <__aeabi_dsub>
 8011e34:	ec53 2b1a 	vmov	r2, r3, d10
 8011e38:	f7ee fbe6 	bl	8000608 <__aeabi_dmul>
 8011e3c:	ec53 2b18 	vmov	r2, r3, d8
 8011e40:	ec41 0b19 	vmov	d9, r0, r1
 8011e44:	ec51 0b18 	vmov	r0, r1, d8
 8011e48:	f7ee fbde 	bl	8000608 <__aeabi_dmul>
 8011e4c:	a37c      	add	r3, pc, #496	; (adr r3, 8012040 <__ieee754_pow+0x708>)
 8011e4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e52:	4604      	mov	r4, r0
 8011e54:	460d      	mov	r5, r1
 8011e56:	f7ee fbd7 	bl	8000608 <__aeabi_dmul>
 8011e5a:	a37b      	add	r3, pc, #492	; (adr r3, 8012048 <__ieee754_pow+0x710>)
 8011e5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e60:	f7ee fa1c 	bl	800029c <__adddf3>
 8011e64:	4622      	mov	r2, r4
 8011e66:	462b      	mov	r3, r5
 8011e68:	f7ee fbce 	bl	8000608 <__aeabi_dmul>
 8011e6c:	a378      	add	r3, pc, #480	; (adr r3, 8012050 <__ieee754_pow+0x718>)
 8011e6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e72:	f7ee fa13 	bl	800029c <__adddf3>
 8011e76:	4622      	mov	r2, r4
 8011e78:	462b      	mov	r3, r5
 8011e7a:	f7ee fbc5 	bl	8000608 <__aeabi_dmul>
 8011e7e:	a376      	add	r3, pc, #472	; (adr r3, 8012058 <__ieee754_pow+0x720>)
 8011e80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e84:	f7ee fa0a 	bl	800029c <__adddf3>
 8011e88:	4622      	mov	r2, r4
 8011e8a:	462b      	mov	r3, r5
 8011e8c:	f7ee fbbc 	bl	8000608 <__aeabi_dmul>
 8011e90:	a373      	add	r3, pc, #460	; (adr r3, 8012060 <__ieee754_pow+0x728>)
 8011e92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e96:	f7ee fa01 	bl	800029c <__adddf3>
 8011e9a:	4622      	mov	r2, r4
 8011e9c:	462b      	mov	r3, r5
 8011e9e:	f7ee fbb3 	bl	8000608 <__aeabi_dmul>
 8011ea2:	a371      	add	r3, pc, #452	; (adr r3, 8012068 <__ieee754_pow+0x730>)
 8011ea4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ea8:	f7ee f9f8 	bl	800029c <__adddf3>
 8011eac:	4622      	mov	r2, r4
 8011eae:	4606      	mov	r6, r0
 8011eb0:	460f      	mov	r7, r1
 8011eb2:	462b      	mov	r3, r5
 8011eb4:	4620      	mov	r0, r4
 8011eb6:	4629      	mov	r1, r5
 8011eb8:	f7ee fba6 	bl	8000608 <__aeabi_dmul>
 8011ebc:	4602      	mov	r2, r0
 8011ebe:	460b      	mov	r3, r1
 8011ec0:	4630      	mov	r0, r6
 8011ec2:	4639      	mov	r1, r7
 8011ec4:	f7ee fba0 	bl	8000608 <__aeabi_dmul>
 8011ec8:	4642      	mov	r2, r8
 8011eca:	4604      	mov	r4, r0
 8011ecc:	460d      	mov	r5, r1
 8011ece:	464b      	mov	r3, r9
 8011ed0:	ec51 0b18 	vmov	r0, r1, d8
 8011ed4:	f7ee f9e2 	bl	800029c <__adddf3>
 8011ed8:	ec53 2b19 	vmov	r2, r3, d9
 8011edc:	f7ee fb94 	bl	8000608 <__aeabi_dmul>
 8011ee0:	4622      	mov	r2, r4
 8011ee2:	462b      	mov	r3, r5
 8011ee4:	f7ee f9da 	bl	800029c <__adddf3>
 8011ee8:	4642      	mov	r2, r8
 8011eea:	4682      	mov	sl, r0
 8011eec:	468b      	mov	fp, r1
 8011eee:	464b      	mov	r3, r9
 8011ef0:	4640      	mov	r0, r8
 8011ef2:	4649      	mov	r1, r9
 8011ef4:	f7ee fb88 	bl	8000608 <__aeabi_dmul>
 8011ef8:	4b6b      	ldr	r3, [pc, #428]	; (80120a8 <__ieee754_pow+0x770>)
 8011efa:	2200      	movs	r2, #0
 8011efc:	4606      	mov	r6, r0
 8011efe:	460f      	mov	r7, r1
 8011f00:	f7ee f9cc 	bl	800029c <__adddf3>
 8011f04:	4652      	mov	r2, sl
 8011f06:	465b      	mov	r3, fp
 8011f08:	f7ee f9c8 	bl	800029c <__adddf3>
 8011f0c:	2000      	movs	r0, #0
 8011f0e:	4604      	mov	r4, r0
 8011f10:	460d      	mov	r5, r1
 8011f12:	4602      	mov	r2, r0
 8011f14:	460b      	mov	r3, r1
 8011f16:	4640      	mov	r0, r8
 8011f18:	4649      	mov	r1, r9
 8011f1a:	f7ee fb75 	bl	8000608 <__aeabi_dmul>
 8011f1e:	4b62      	ldr	r3, [pc, #392]	; (80120a8 <__ieee754_pow+0x770>)
 8011f20:	4680      	mov	r8, r0
 8011f22:	4689      	mov	r9, r1
 8011f24:	2200      	movs	r2, #0
 8011f26:	4620      	mov	r0, r4
 8011f28:	4629      	mov	r1, r5
 8011f2a:	f7ee f9b5 	bl	8000298 <__aeabi_dsub>
 8011f2e:	4632      	mov	r2, r6
 8011f30:	463b      	mov	r3, r7
 8011f32:	f7ee f9b1 	bl	8000298 <__aeabi_dsub>
 8011f36:	4602      	mov	r2, r0
 8011f38:	460b      	mov	r3, r1
 8011f3a:	4650      	mov	r0, sl
 8011f3c:	4659      	mov	r1, fp
 8011f3e:	f7ee f9ab 	bl	8000298 <__aeabi_dsub>
 8011f42:	ec53 2b18 	vmov	r2, r3, d8
 8011f46:	f7ee fb5f 	bl	8000608 <__aeabi_dmul>
 8011f4a:	4622      	mov	r2, r4
 8011f4c:	4606      	mov	r6, r0
 8011f4e:	460f      	mov	r7, r1
 8011f50:	462b      	mov	r3, r5
 8011f52:	ec51 0b19 	vmov	r0, r1, d9
 8011f56:	f7ee fb57 	bl	8000608 <__aeabi_dmul>
 8011f5a:	4602      	mov	r2, r0
 8011f5c:	460b      	mov	r3, r1
 8011f5e:	4630      	mov	r0, r6
 8011f60:	4639      	mov	r1, r7
 8011f62:	f7ee f99b 	bl	800029c <__adddf3>
 8011f66:	4606      	mov	r6, r0
 8011f68:	460f      	mov	r7, r1
 8011f6a:	4602      	mov	r2, r0
 8011f6c:	460b      	mov	r3, r1
 8011f6e:	4640      	mov	r0, r8
 8011f70:	4649      	mov	r1, r9
 8011f72:	f7ee f993 	bl	800029c <__adddf3>
 8011f76:	a33e      	add	r3, pc, #248	; (adr r3, 8012070 <__ieee754_pow+0x738>)
 8011f78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f7c:	2000      	movs	r0, #0
 8011f7e:	4604      	mov	r4, r0
 8011f80:	460d      	mov	r5, r1
 8011f82:	f7ee fb41 	bl	8000608 <__aeabi_dmul>
 8011f86:	4642      	mov	r2, r8
 8011f88:	ec41 0b18 	vmov	d8, r0, r1
 8011f8c:	464b      	mov	r3, r9
 8011f8e:	4620      	mov	r0, r4
 8011f90:	4629      	mov	r1, r5
 8011f92:	f7ee f981 	bl	8000298 <__aeabi_dsub>
 8011f96:	4602      	mov	r2, r0
 8011f98:	460b      	mov	r3, r1
 8011f9a:	4630      	mov	r0, r6
 8011f9c:	4639      	mov	r1, r7
 8011f9e:	f7ee f97b 	bl	8000298 <__aeabi_dsub>
 8011fa2:	a335      	add	r3, pc, #212	; (adr r3, 8012078 <__ieee754_pow+0x740>)
 8011fa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011fa8:	f7ee fb2e 	bl	8000608 <__aeabi_dmul>
 8011fac:	a334      	add	r3, pc, #208	; (adr r3, 8012080 <__ieee754_pow+0x748>)
 8011fae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011fb2:	4606      	mov	r6, r0
 8011fb4:	460f      	mov	r7, r1
 8011fb6:	4620      	mov	r0, r4
 8011fb8:	4629      	mov	r1, r5
 8011fba:	f7ee fb25 	bl	8000608 <__aeabi_dmul>
 8011fbe:	4602      	mov	r2, r0
 8011fc0:	460b      	mov	r3, r1
 8011fc2:	4630      	mov	r0, r6
 8011fc4:	4639      	mov	r1, r7
 8011fc6:	f7ee f969 	bl	800029c <__adddf3>
 8011fca:	9a07      	ldr	r2, [sp, #28]
 8011fcc:	4b37      	ldr	r3, [pc, #220]	; (80120ac <__ieee754_pow+0x774>)
 8011fce:	4413      	add	r3, r2
 8011fd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011fd4:	f7ee f962 	bl	800029c <__adddf3>
 8011fd8:	4682      	mov	sl, r0
 8011fda:	9805      	ldr	r0, [sp, #20]
 8011fdc:	468b      	mov	fp, r1
 8011fde:	f7ee faa9 	bl	8000534 <__aeabi_i2d>
 8011fe2:	9a07      	ldr	r2, [sp, #28]
 8011fe4:	4b32      	ldr	r3, [pc, #200]	; (80120b0 <__ieee754_pow+0x778>)
 8011fe6:	4413      	add	r3, r2
 8011fe8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8011fec:	4606      	mov	r6, r0
 8011fee:	460f      	mov	r7, r1
 8011ff0:	4652      	mov	r2, sl
 8011ff2:	465b      	mov	r3, fp
 8011ff4:	ec51 0b18 	vmov	r0, r1, d8
 8011ff8:	f7ee f950 	bl	800029c <__adddf3>
 8011ffc:	4642      	mov	r2, r8
 8011ffe:	464b      	mov	r3, r9
 8012000:	f7ee f94c 	bl	800029c <__adddf3>
 8012004:	4632      	mov	r2, r6
 8012006:	463b      	mov	r3, r7
 8012008:	f7ee f948 	bl	800029c <__adddf3>
 801200c:	2000      	movs	r0, #0
 801200e:	4632      	mov	r2, r6
 8012010:	463b      	mov	r3, r7
 8012012:	4604      	mov	r4, r0
 8012014:	460d      	mov	r5, r1
 8012016:	f7ee f93f 	bl	8000298 <__aeabi_dsub>
 801201a:	4642      	mov	r2, r8
 801201c:	464b      	mov	r3, r9
 801201e:	f7ee f93b 	bl	8000298 <__aeabi_dsub>
 8012022:	ec53 2b18 	vmov	r2, r3, d8
 8012026:	f7ee f937 	bl	8000298 <__aeabi_dsub>
 801202a:	4602      	mov	r2, r0
 801202c:	460b      	mov	r3, r1
 801202e:	4650      	mov	r0, sl
 8012030:	4659      	mov	r1, fp
 8012032:	e610      	b.n	8011c56 <__ieee754_pow+0x31e>
 8012034:	2401      	movs	r4, #1
 8012036:	e6a1      	b.n	8011d7c <__ieee754_pow+0x444>
 8012038:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8012088 <__ieee754_pow+0x750>
 801203c:	e617      	b.n	8011c6e <__ieee754_pow+0x336>
 801203e:	bf00      	nop
 8012040:	4a454eef 	.word	0x4a454eef
 8012044:	3fca7e28 	.word	0x3fca7e28
 8012048:	93c9db65 	.word	0x93c9db65
 801204c:	3fcd864a 	.word	0x3fcd864a
 8012050:	a91d4101 	.word	0xa91d4101
 8012054:	3fd17460 	.word	0x3fd17460
 8012058:	518f264d 	.word	0x518f264d
 801205c:	3fd55555 	.word	0x3fd55555
 8012060:	db6fabff 	.word	0xdb6fabff
 8012064:	3fdb6db6 	.word	0x3fdb6db6
 8012068:	33333303 	.word	0x33333303
 801206c:	3fe33333 	.word	0x3fe33333
 8012070:	e0000000 	.word	0xe0000000
 8012074:	3feec709 	.word	0x3feec709
 8012078:	dc3a03fd 	.word	0xdc3a03fd
 801207c:	3feec709 	.word	0x3feec709
 8012080:	145b01f5 	.word	0x145b01f5
 8012084:	be3e2fe0 	.word	0xbe3e2fe0
 8012088:	00000000 	.word	0x00000000
 801208c:	3ff00000 	.word	0x3ff00000
 8012090:	7ff00000 	.word	0x7ff00000
 8012094:	43400000 	.word	0x43400000
 8012098:	0003988e 	.word	0x0003988e
 801209c:	000bb679 	.word	0x000bb679
 80120a0:	08013278 	.word	0x08013278
 80120a4:	3ff00000 	.word	0x3ff00000
 80120a8:	40080000 	.word	0x40080000
 80120ac:	08013298 	.word	0x08013298
 80120b0:	08013288 	.word	0x08013288
 80120b4:	a3b5      	add	r3, pc, #724	; (adr r3, 801238c <__ieee754_pow+0xa54>)
 80120b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80120ba:	4640      	mov	r0, r8
 80120bc:	4649      	mov	r1, r9
 80120be:	f7ee f8ed 	bl	800029c <__adddf3>
 80120c2:	4622      	mov	r2, r4
 80120c4:	ec41 0b1a 	vmov	d10, r0, r1
 80120c8:	462b      	mov	r3, r5
 80120ca:	4630      	mov	r0, r6
 80120cc:	4639      	mov	r1, r7
 80120ce:	f7ee f8e3 	bl	8000298 <__aeabi_dsub>
 80120d2:	4602      	mov	r2, r0
 80120d4:	460b      	mov	r3, r1
 80120d6:	ec51 0b1a 	vmov	r0, r1, d10
 80120da:	f7ee fd25 	bl	8000b28 <__aeabi_dcmpgt>
 80120de:	2800      	cmp	r0, #0
 80120e0:	f47f ae04 	bne.w	8011cec <__ieee754_pow+0x3b4>
 80120e4:	4aa4      	ldr	r2, [pc, #656]	; (8012378 <__ieee754_pow+0xa40>)
 80120e6:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80120ea:	4293      	cmp	r3, r2
 80120ec:	f340 8108 	ble.w	8012300 <__ieee754_pow+0x9c8>
 80120f0:	151b      	asrs	r3, r3, #20
 80120f2:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 80120f6:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 80120fa:	fa4a f303 	asr.w	r3, sl, r3
 80120fe:	445b      	add	r3, fp
 8012100:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8012104:	4e9d      	ldr	r6, [pc, #628]	; (801237c <__ieee754_pow+0xa44>)
 8012106:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 801210a:	4116      	asrs	r6, r2
 801210c:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8012110:	2000      	movs	r0, #0
 8012112:	ea23 0106 	bic.w	r1, r3, r6
 8012116:	f1c2 0214 	rsb	r2, r2, #20
 801211a:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 801211e:	fa4a fa02 	asr.w	sl, sl, r2
 8012122:	f1bb 0f00 	cmp.w	fp, #0
 8012126:	4602      	mov	r2, r0
 8012128:	460b      	mov	r3, r1
 801212a:	4620      	mov	r0, r4
 801212c:	4629      	mov	r1, r5
 801212e:	bfb8      	it	lt
 8012130:	f1ca 0a00 	rsblt	sl, sl, #0
 8012134:	f7ee f8b0 	bl	8000298 <__aeabi_dsub>
 8012138:	ec41 0b19 	vmov	d9, r0, r1
 801213c:	4642      	mov	r2, r8
 801213e:	464b      	mov	r3, r9
 8012140:	ec51 0b19 	vmov	r0, r1, d9
 8012144:	f7ee f8aa 	bl	800029c <__adddf3>
 8012148:	a37b      	add	r3, pc, #492	; (adr r3, 8012338 <__ieee754_pow+0xa00>)
 801214a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801214e:	2000      	movs	r0, #0
 8012150:	4604      	mov	r4, r0
 8012152:	460d      	mov	r5, r1
 8012154:	f7ee fa58 	bl	8000608 <__aeabi_dmul>
 8012158:	ec53 2b19 	vmov	r2, r3, d9
 801215c:	4606      	mov	r6, r0
 801215e:	460f      	mov	r7, r1
 8012160:	4620      	mov	r0, r4
 8012162:	4629      	mov	r1, r5
 8012164:	f7ee f898 	bl	8000298 <__aeabi_dsub>
 8012168:	4602      	mov	r2, r0
 801216a:	460b      	mov	r3, r1
 801216c:	4640      	mov	r0, r8
 801216e:	4649      	mov	r1, r9
 8012170:	f7ee f892 	bl	8000298 <__aeabi_dsub>
 8012174:	a372      	add	r3, pc, #456	; (adr r3, 8012340 <__ieee754_pow+0xa08>)
 8012176:	e9d3 2300 	ldrd	r2, r3, [r3]
 801217a:	f7ee fa45 	bl	8000608 <__aeabi_dmul>
 801217e:	a372      	add	r3, pc, #456	; (adr r3, 8012348 <__ieee754_pow+0xa10>)
 8012180:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012184:	4680      	mov	r8, r0
 8012186:	4689      	mov	r9, r1
 8012188:	4620      	mov	r0, r4
 801218a:	4629      	mov	r1, r5
 801218c:	f7ee fa3c 	bl	8000608 <__aeabi_dmul>
 8012190:	4602      	mov	r2, r0
 8012192:	460b      	mov	r3, r1
 8012194:	4640      	mov	r0, r8
 8012196:	4649      	mov	r1, r9
 8012198:	f7ee f880 	bl	800029c <__adddf3>
 801219c:	4604      	mov	r4, r0
 801219e:	460d      	mov	r5, r1
 80121a0:	4602      	mov	r2, r0
 80121a2:	460b      	mov	r3, r1
 80121a4:	4630      	mov	r0, r6
 80121a6:	4639      	mov	r1, r7
 80121a8:	f7ee f878 	bl	800029c <__adddf3>
 80121ac:	4632      	mov	r2, r6
 80121ae:	463b      	mov	r3, r7
 80121b0:	4680      	mov	r8, r0
 80121b2:	4689      	mov	r9, r1
 80121b4:	f7ee f870 	bl	8000298 <__aeabi_dsub>
 80121b8:	4602      	mov	r2, r0
 80121ba:	460b      	mov	r3, r1
 80121bc:	4620      	mov	r0, r4
 80121be:	4629      	mov	r1, r5
 80121c0:	f7ee f86a 	bl	8000298 <__aeabi_dsub>
 80121c4:	4642      	mov	r2, r8
 80121c6:	4606      	mov	r6, r0
 80121c8:	460f      	mov	r7, r1
 80121ca:	464b      	mov	r3, r9
 80121cc:	4640      	mov	r0, r8
 80121ce:	4649      	mov	r1, r9
 80121d0:	f7ee fa1a 	bl	8000608 <__aeabi_dmul>
 80121d4:	a35e      	add	r3, pc, #376	; (adr r3, 8012350 <__ieee754_pow+0xa18>)
 80121d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80121da:	4604      	mov	r4, r0
 80121dc:	460d      	mov	r5, r1
 80121de:	f7ee fa13 	bl	8000608 <__aeabi_dmul>
 80121e2:	a35d      	add	r3, pc, #372	; (adr r3, 8012358 <__ieee754_pow+0xa20>)
 80121e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80121e8:	f7ee f856 	bl	8000298 <__aeabi_dsub>
 80121ec:	4622      	mov	r2, r4
 80121ee:	462b      	mov	r3, r5
 80121f0:	f7ee fa0a 	bl	8000608 <__aeabi_dmul>
 80121f4:	a35a      	add	r3, pc, #360	; (adr r3, 8012360 <__ieee754_pow+0xa28>)
 80121f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80121fa:	f7ee f84f 	bl	800029c <__adddf3>
 80121fe:	4622      	mov	r2, r4
 8012200:	462b      	mov	r3, r5
 8012202:	f7ee fa01 	bl	8000608 <__aeabi_dmul>
 8012206:	a358      	add	r3, pc, #352	; (adr r3, 8012368 <__ieee754_pow+0xa30>)
 8012208:	e9d3 2300 	ldrd	r2, r3, [r3]
 801220c:	f7ee f844 	bl	8000298 <__aeabi_dsub>
 8012210:	4622      	mov	r2, r4
 8012212:	462b      	mov	r3, r5
 8012214:	f7ee f9f8 	bl	8000608 <__aeabi_dmul>
 8012218:	a355      	add	r3, pc, #340	; (adr r3, 8012370 <__ieee754_pow+0xa38>)
 801221a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801221e:	f7ee f83d 	bl	800029c <__adddf3>
 8012222:	4622      	mov	r2, r4
 8012224:	462b      	mov	r3, r5
 8012226:	f7ee f9ef 	bl	8000608 <__aeabi_dmul>
 801222a:	4602      	mov	r2, r0
 801222c:	460b      	mov	r3, r1
 801222e:	4640      	mov	r0, r8
 8012230:	4649      	mov	r1, r9
 8012232:	f7ee f831 	bl	8000298 <__aeabi_dsub>
 8012236:	4604      	mov	r4, r0
 8012238:	460d      	mov	r5, r1
 801223a:	4602      	mov	r2, r0
 801223c:	460b      	mov	r3, r1
 801223e:	4640      	mov	r0, r8
 8012240:	4649      	mov	r1, r9
 8012242:	f7ee f9e1 	bl	8000608 <__aeabi_dmul>
 8012246:	2200      	movs	r2, #0
 8012248:	ec41 0b19 	vmov	d9, r0, r1
 801224c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8012250:	4620      	mov	r0, r4
 8012252:	4629      	mov	r1, r5
 8012254:	f7ee f820 	bl	8000298 <__aeabi_dsub>
 8012258:	4602      	mov	r2, r0
 801225a:	460b      	mov	r3, r1
 801225c:	ec51 0b19 	vmov	r0, r1, d9
 8012260:	f7ee fafc 	bl	800085c <__aeabi_ddiv>
 8012264:	4632      	mov	r2, r6
 8012266:	4604      	mov	r4, r0
 8012268:	460d      	mov	r5, r1
 801226a:	463b      	mov	r3, r7
 801226c:	4640      	mov	r0, r8
 801226e:	4649      	mov	r1, r9
 8012270:	f7ee f9ca 	bl	8000608 <__aeabi_dmul>
 8012274:	4632      	mov	r2, r6
 8012276:	463b      	mov	r3, r7
 8012278:	f7ee f810 	bl	800029c <__adddf3>
 801227c:	4602      	mov	r2, r0
 801227e:	460b      	mov	r3, r1
 8012280:	4620      	mov	r0, r4
 8012282:	4629      	mov	r1, r5
 8012284:	f7ee f808 	bl	8000298 <__aeabi_dsub>
 8012288:	4642      	mov	r2, r8
 801228a:	464b      	mov	r3, r9
 801228c:	f7ee f804 	bl	8000298 <__aeabi_dsub>
 8012290:	460b      	mov	r3, r1
 8012292:	4602      	mov	r2, r0
 8012294:	493a      	ldr	r1, [pc, #232]	; (8012380 <__ieee754_pow+0xa48>)
 8012296:	2000      	movs	r0, #0
 8012298:	f7ed fffe 	bl	8000298 <__aeabi_dsub>
 801229c:	ec41 0b10 	vmov	d0, r0, r1
 80122a0:	ee10 3a90 	vmov	r3, s1
 80122a4:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 80122a8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80122ac:	da2b      	bge.n	8012306 <__ieee754_pow+0x9ce>
 80122ae:	4650      	mov	r0, sl
 80122b0:	f000 fafa 	bl	80128a8 <scalbn>
 80122b4:	ec51 0b10 	vmov	r0, r1, d0
 80122b8:	ec53 2b18 	vmov	r2, r3, d8
 80122bc:	f7ff bbed 	b.w	8011a9a <__ieee754_pow+0x162>
 80122c0:	4b30      	ldr	r3, [pc, #192]	; (8012384 <__ieee754_pow+0xa4c>)
 80122c2:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80122c6:	429e      	cmp	r6, r3
 80122c8:	f77f af0c 	ble.w	80120e4 <__ieee754_pow+0x7ac>
 80122cc:	4b2e      	ldr	r3, [pc, #184]	; (8012388 <__ieee754_pow+0xa50>)
 80122ce:	440b      	add	r3, r1
 80122d0:	4303      	orrs	r3, r0
 80122d2:	d009      	beq.n	80122e8 <__ieee754_pow+0x9b0>
 80122d4:	ec51 0b18 	vmov	r0, r1, d8
 80122d8:	2200      	movs	r2, #0
 80122da:	2300      	movs	r3, #0
 80122dc:	f7ee fc06 	bl	8000aec <__aeabi_dcmplt>
 80122e0:	3800      	subs	r0, #0
 80122e2:	bf18      	it	ne
 80122e4:	2001      	movne	r0, #1
 80122e6:	e447      	b.n	8011b78 <__ieee754_pow+0x240>
 80122e8:	4622      	mov	r2, r4
 80122ea:	462b      	mov	r3, r5
 80122ec:	f7ed ffd4 	bl	8000298 <__aeabi_dsub>
 80122f0:	4642      	mov	r2, r8
 80122f2:	464b      	mov	r3, r9
 80122f4:	f7ee fc0e 	bl	8000b14 <__aeabi_dcmpge>
 80122f8:	2800      	cmp	r0, #0
 80122fa:	f43f aef3 	beq.w	80120e4 <__ieee754_pow+0x7ac>
 80122fe:	e7e9      	b.n	80122d4 <__ieee754_pow+0x99c>
 8012300:	f04f 0a00 	mov.w	sl, #0
 8012304:	e71a      	b.n	801213c <__ieee754_pow+0x804>
 8012306:	ec51 0b10 	vmov	r0, r1, d0
 801230a:	4619      	mov	r1, r3
 801230c:	e7d4      	b.n	80122b8 <__ieee754_pow+0x980>
 801230e:	491c      	ldr	r1, [pc, #112]	; (8012380 <__ieee754_pow+0xa48>)
 8012310:	2000      	movs	r0, #0
 8012312:	f7ff bb30 	b.w	8011976 <__ieee754_pow+0x3e>
 8012316:	2000      	movs	r0, #0
 8012318:	2100      	movs	r1, #0
 801231a:	f7ff bb2c 	b.w	8011976 <__ieee754_pow+0x3e>
 801231e:	4630      	mov	r0, r6
 8012320:	4639      	mov	r1, r7
 8012322:	f7ff bb28 	b.w	8011976 <__ieee754_pow+0x3e>
 8012326:	9204      	str	r2, [sp, #16]
 8012328:	f7ff bb7a 	b.w	8011a20 <__ieee754_pow+0xe8>
 801232c:	2300      	movs	r3, #0
 801232e:	f7ff bb64 	b.w	80119fa <__ieee754_pow+0xc2>
 8012332:	bf00      	nop
 8012334:	f3af 8000 	nop.w
 8012338:	00000000 	.word	0x00000000
 801233c:	3fe62e43 	.word	0x3fe62e43
 8012340:	fefa39ef 	.word	0xfefa39ef
 8012344:	3fe62e42 	.word	0x3fe62e42
 8012348:	0ca86c39 	.word	0x0ca86c39
 801234c:	be205c61 	.word	0xbe205c61
 8012350:	72bea4d0 	.word	0x72bea4d0
 8012354:	3e663769 	.word	0x3e663769
 8012358:	c5d26bf1 	.word	0xc5d26bf1
 801235c:	3ebbbd41 	.word	0x3ebbbd41
 8012360:	af25de2c 	.word	0xaf25de2c
 8012364:	3f11566a 	.word	0x3f11566a
 8012368:	16bebd93 	.word	0x16bebd93
 801236c:	3f66c16c 	.word	0x3f66c16c
 8012370:	5555553e 	.word	0x5555553e
 8012374:	3fc55555 	.word	0x3fc55555
 8012378:	3fe00000 	.word	0x3fe00000
 801237c:	000fffff 	.word	0x000fffff
 8012380:	3ff00000 	.word	0x3ff00000
 8012384:	4090cbff 	.word	0x4090cbff
 8012388:	3f6f3400 	.word	0x3f6f3400
 801238c:	652b82fe 	.word	0x652b82fe
 8012390:	3c971547 	.word	0x3c971547

08012394 <__ieee754_sqrt>:
 8012394:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012398:	ec55 4b10 	vmov	r4, r5, d0
 801239c:	4e55      	ldr	r6, [pc, #340]	; (80124f4 <__ieee754_sqrt+0x160>)
 801239e:	43ae      	bics	r6, r5
 80123a0:	ee10 0a10 	vmov	r0, s0
 80123a4:	ee10 3a10 	vmov	r3, s0
 80123a8:	462a      	mov	r2, r5
 80123aa:	4629      	mov	r1, r5
 80123ac:	d110      	bne.n	80123d0 <__ieee754_sqrt+0x3c>
 80123ae:	ee10 2a10 	vmov	r2, s0
 80123b2:	462b      	mov	r3, r5
 80123b4:	f7ee f928 	bl	8000608 <__aeabi_dmul>
 80123b8:	4602      	mov	r2, r0
 80123ba:	460b      	mov	r3, r1
 80123bc:	4620      	mov	r0, r4
 80123be:	4629      	mov	r1, r5
 80123c0:	f7ed ff6c 	bl	800029c <__adddf3>
 80123c4:	4604      	mov	r4, r0
 80123c6:	460d      	mov	r5, r1
 80123c8:	ec45 4b10 	vmov	d0, r4, r5
 80123cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80123d0:	2d00      	cmp	r5, #0
 80123d2:	dc10      	bgt.n	80123f6 <__ieee754_sqrt+0x62>
 80123d4:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80123d8:	4330      	orrs	r0, r6
 80123da:	d0f5      	beq.n	80123c8 <__ieee754_sqrt+0x34>
 80123dc:	b15d      	cbz	r5, 80123f6 <__ieee754_sqrt+0x62>
 80123de:	ee10 2a10 	vmov	r2, s0
 80123e2:	462b      	mov	r3, r5
 80123e4:	ee10 0a10 	vmov	r0, s0
 80123e8:	f7ed ff56 	bl	8000298 <__aeabi_dsub>
 80123ec:	4602      	mov	r2, r0
 80123ee:	460b      	mov	r3, r1
 80123f0:	f7ee fa34 	bl	800085c <__aeabi_ddiv>
 80123f4:	e7e6      	b.n	80123c4 <__ieee754_sqrt+0x30>
 80123f6:	1512      	asrs	r2, r2, #20
 80123f8:	d074      	beq.n	80124e4 <__ieee754_sqrt+0x150>
 80123fa:	07d4      	lsls	r4, r2, #31
 80123fc:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8012400:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 8012404:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8012408:	bf5e      	ittt	pl
 801240a:	0fda      	lsrpl	r2, r3, #31
 801240c:	005b      	lslpl	r3, r3, #1
 801240e:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 8012412:	2400      	movs	r4, #0
 8012414:	0fda      	lsrs	r2, r3, #31
 8012416:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 801241a:	107f      	asrs	r7, r7, #1
 801241c:	005b      	lsls	r3, r3, #1
 801241e:	2516      	movs	r5, #22
 8012420:	4620      	mov	r0, r4
 8012422:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8012426:	1886      	adds	r6, r0, r2
 8012428:	428e      	cmp	r6, r1
 801242a:	bfde      	ittt	le
 801242c:	1b89      	suble	r1, r1, r6
 801242e:	18b0      	addle	r0, r6, r2
 8012430:	18a4      	addle	r4, r4, r2
 8012432:	0049      	lsls	r1, r1, #1
 8012434:	3d01      	subs	r5, #1
 8012436:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 801243a:	ea4f 0252 	mov.w	r2, r2, lsr #1
 801243e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8012442:	d1f0      	bne.n	8012426 <__ieee754_sqrt+0x92>
 8012444:	462a      	mov	r2, r5
 8012446:	f04f 0e20 	mov.w	lr, #32
 801244a:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 801244e:	4281      	cmp	r1, r0
 8012450:	eb06 0c05 	add.w	ip, r6, r5
 8012454:	dc02      	bgt.n	801245c <__ieee754_sqrt+0xc8>
 8012456:	d113      	bne.n	8012480 <__ieee754_sqrt+0xec>
 8012458:	459c      	cmp	ip, r3
 801245a:	d811      	bhi.n	8012480 <__ieee754_sqrt+0xec>
 801245c:	f1bc 0f00 	cmp.w	ip, #0
 8012460:	eb0c 0506 	add.w	r5, ip, r6
 8012464:	da43      	bge.n	80124ee <__ieee754_sqrt+0x15a>
 8012466:	2d00      	cmp	r5, #0
 8012468:	db41      	blt.n	80124ee <__ieee754_sqrt+0x15a>
 801246a:	f100 0801 	add.w	r8, r0, #1
 801246e:	1a09      	subs	r1, r1, r0
 8012470:	459c      	cmp	ip, r3
 8012472:	bf88      	it	hi
 8012474:	f101 31ff 	addhi.w	r1, r1, #4294967295	; 0xffffffff
 8012478:	eba3 030c 	sub.w	r3, r3, ip
 801247c:	4432      	add	r2, r6
 801247e:	4640      	mov	r0, r8
 8012480:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8012484:	f1be 0e01 	subs.w	lr, lr, #1
 8012488:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 801248c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8012490:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8012494:	d1db      	bne.n	801244e <__ieee754_sqrt+0xba>
 8012496:	430b      	orrs	r3, r1
 8012498:	d006      	beq.n	80124a8 <__ieee754_sqrt+0x114>
 801249a:	1c50      	adds	r0, r2, #1
 801249c:	bf13      	iteet	ne
 801249e:	3201      	addne	r2, #1
 80124a0:	3401      	addeq	r4, #1
 80124a2:	4672      	moveq	r2, lr
 80124a4:	f022 0201 	bicne.w	r2, r2, #1
 80124a8:	1063      	asrs	r3, r4, #1
 80124aa:	0852      	lsrs	r2, r2, #1
 80124ac:	07e1      	lsls	r1, r4, #31
 80124ae:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 80124b2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 80124b6:	bf48      	it	mi
 80124b8:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 80124bc:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 80124c0:	4614      	mov	r4, r2
 80124c2:	e781      	b.n	80123c8 <__ieee754_sqrt+0x34>
 80124c4:	0ad9      	lsrs	r1, r3, #11
 80124c6:	3815      	subs	r0, #21
 80124c8:	055b      	lsls	r3, r3, #21
 80124ca:	2900      	cmp	r1, #0
 80124cc:	d0fa      	beq.n	80124c4 <__ieee754_sqrt+0x130>
 80124ce:	02cd      	lsls	r5, r1, #11
 80124d0:	d50a      	bpl.n	80124e8 <__ieee754_sqrt+0x154>
 80124d2:	f1c2 0420 	rsb	r4, r2, #32
 80124d6:	fa23 f404 	lsr.w	r4, r3, r4
 80124da:	1e55      	subs	r5, r2, #1
 80124dc:	4093      	lsls	r3, r2
 80124de:	4321      	orrs	r1, r4
 80124e0:	1b42      	subs	r2, r0, r5
 80124e2:	e78a      	b.n	80123fa <__ieee754_sqrt+0x66>
 80124e4:	4610      	mov	r0, r2
 80124e6:	e7f0      	b.n	80124ca <__ieee754_sqrt+0x136>
 80124e8:	0049      	lsls	r1, r1, #1
 80124ea:	3201      	adds	r2, #1
 80124ec:	e7ef      	b.n	80124ce <__ieee754_sqrt+0x13a>
 80124ee:	4680      	mov	r8, r0
 80124f0:	e7bd      	b.n	801246e <__ieee754_sqrt+0xda>
 80124f2:	bf00      	nop
 80124f4:	7ff00000 	.word	0x7ff00000

080124f8 <__ieee754_asinf>:
 80124f8:	b538      	push	{r3, r4, r5, lr}
 80124fa:	ee10 5a10 	vmov	r5, s0
 80124fe:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 8012502:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 8012506:	ed2d 8b04 	vpush	{d8-d9}
 801250a:	d10c      	bne.n	8012526 <__ieee754_asinf+0x2e>
 801250c:	eddf 7a5d 	vldr	s15, [pc, #372]	; 8012684 <__ieee754_asinf+0x18c>
 8012510:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 8012688 <__ieee754_asinf+0x190>
 8012514:	ee60 7a27 	vmul.f32	s15, s0, s15
 8012518:	eee0 7a07 	vfma.f32	s15, s0, s14
 801251c:	eeb0 0a67 	vmov.f32	s0, s15
 8012520:	ecbd 8b04 	vpop	{d8-d9}
 8012524:	bd38      	pop	{r3, r4, r5, pc}
 8012526:	dd04      	ble.n	8012532 <__ieee754_asinf+0x3a>
 8012528:	ee70 7a40 	vsub.f32	s15, s0, s0
 801252c:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8012530:	e7f6      	b.n	8012520 <__ieee754_asinf+0x28>
 8012532:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 8012536:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 801253a:	da0b      	bge.n	8012554 <__ieee754_asinf+0x5c>
 801253c:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
 8012540:	da52      	bge.n	80125e8 <__ieee754_asinf+0xf0>
 8012542:	eddf 7a52 	vldr	s15, [pc, #328]	; 801268c <__ieee754_asinf+0x194>
 8012546:	ee70 7a27 	vadd.f32	s15, s0, s15
 801254a:	eef4 7ae8 	vcmpe.f32	s15, s17
 801254e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012552:	dce5      	bgt.n	8012520 <__ieee754_asinf+0x28>
 8012554:	f000 fb02 	bl	8012b5c <fabsf>
 8012558:	ee38 0ac0 	vsub.f32	s0, s17, s0
 801255c:	eeb6 8a00 	vmov.f32	s16, #96	; 0x3f000000  0.5
 8012560:	ee20 8a08 	vmul.f32	s16, s0, s16
 8012564:	eddf 7a4a 	vldr	s15, [pc, #296]	; 8012690 <__ieee754_asinf+0x198>
 8012568:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 8012694 <__ieee754_asinf+0x19c>
 801256c:	ed9f 9a4a 	vldr	s18, [pc, #296]	; 8012698 <__ieee754_asinf+0x1a0>
 8012570:	eea8 7a27 	vfma.f32	s14, s16, s15
 8012574:	eddf 7a49 	vldr	s15, [pc, #292]	; 801269c <__ieee754_asinf+0x1a4>
 8012578:	eee7 7a08 	vfma.f32	s15, s14, s16
 801257c:	ed9f 7a48 	vldr	s14, [pc, #288]	; 80126a0 <__ieee754_asinf+0x1a8>
 8012580:	eea7 7a88 	vfma.f32	s14, s15, s16
 8012584:	eddf 7a47 	vldr	s15, [pc, #284]	; 80126a4 <__ieee754_asinf+0x1ac>
 8012588:	eee7 7a08 	vfma.f32	s15, s14, s16
 801258c:	ed9f 7a46 	vldr	s14, [pc, #280]	; 80126a8 <__ieee754_asinf+0x1b0>
 8012590:	eea7 9a88 	vfma.f32	s18, s15, s16
 8012594:	eddf 7a45 	vldr	s15, [pc, #276]	; 80126ac <__ieee754_asinf+0x1b4>
 8012598:	eee8 7a07 	vfma.f32	s15, s16, s14
 801259c:	ed9f 7a44 	vldr	s14, [pc, #272]	; 80126b0 <__ieee754_asinf+0x1b8>
 80125a0:	eea7 7a88 	vfma.f32	s14, s15, s16
 80125a4:	eddf 7a43 	vldr	s15, [pc, #268]	; 80126b4 <__ieee754_asinf+0x1bc>
 80125a8:	eee7 7a08 	vfma.f32	s15, s14, s16
 80125ac:	eeb0 0a48 	vmov.f32	s0, s16
 80125b0:	eee7 8a88 	vfma.f32	s17, s15, s16
 80125b4:	f000 f926 	bl	8012804 <__ieee754_sqrtf>
 80125b8:	4b3f      	ldr	r3, [pc, #252]	; (80126b8 <__ieee754_asinf+0x1c0>)
 80125ba:	ee29 9a08 	vmul.f32	s18, s18, s16
 80125be:	429c      	cmp	r4, r3
 80125c0:	ee89 6a28 	vdiv.f32	s12, s18, s17
 80125c4:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80125c8:	dd3d      	ble.n	8012646 <__ieee754_asinf+0x14e>
 80125ca:	eea0 0a06 	vfma.f32	s0, s0, s12
 80125ce:	eddf 7a3b 	vldr	s15, [pc, #236]	; 80126bc <__ieee754_asinf+0x1c4>
 80125d2:	eee0 7a26 	vfma.f32	s15, s0, s13
 80125d6:	ed9f 0a2c 	vldr	s0, [pc, #176]	; 8012688 <__ieee754_asinf+0x190>
 80125da:	ee30 0a67 	vsub.f32	s0, s0, s15
 80125de:	2d00      	cmp	r5, #0
 80125e0:	bfd8      	it	le
 80125e2:	eeb1 0a40 	vnegle.f32	s0, s0
 80125e6:	e79b      	b.n	8012520 <__ieee754_asinf+0x28>
 80125e8:	ee60 7a00 	vmul.f32	s15, s0, s0
 80125ec:	eddf 6a28 	vldr	s13, [pc, #160]	; 8012690 <__ieee754_asinf+0x198>
 80125f0:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8012694 <__ieee754_asinf+0x19c>
 80125f4:	ed9f 6a2c 	vldr	s12, [pc, #176]	; 80126a8 <__ieee754_asinf+0x1b0>
 80125f8:	eea7 7aa6 	vfma.f32	s14, s15, s13
 80125fc:	eddf 6a27 	vldr	s13, [pc, #156]	; 801269c <__ieee754_asinf+0x1a4>
 8012600:	eee7 6a27 	vfma.f32	s13, s14, s15
 8012604:	ed9f 7a26 	vldr	s14, [pc, #152]	; 80126a0 <__ieee754_asinf+0x1a8>
 8012608:	eea6 7aa7 	vfma.f32	s14, s13, s15
 801260c:	eddf 6a25 	vldr	s13, [pc, #148]	; 80126a4 <__ieee754_asinf+0x1ac>
 8012610:	eee7 6a27 	vfma.f32	s13, s14, s15
 8012614:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8012698 <__ieee754_asinf+0x1a0>
 8012618:	eea6 7aa7 	vfma.f32	s14, s13, s15
 801261c:	eddf 6a23 	vldr	s13, [pc, #140]	; 80126ac <__ieee754_asinf+0x1b4>
 8012620:	eee7 6a86 	vfma.f32	s13, s15, s12
 8012624:	ed9f 6a22 	vldr	s12, [pc, #136]	; 80126b0 <__ieee754_asinf+0x1b8>
 8012628:	eea6 6aa7 	vfma.f32	s12, s13, s15
 801262c:	eddf 6a21 	vldr	s13, [pc, #132]	; 80126b4 <__ieee754_asinf+0x1bc>
 8012630:	eee6 6a27 	vfma.f32	s13, s12, s15
 8012634:	ee27 7a27 	vmul.f32	s14, s14, s15
 8012638:	eee6 8aa7 	vfma.f32	s17, s13, s15
 801263c:	eec7 7a28 	vdiv.f32	s15, s14, s17
 8012640:	eea0 0a27 	vfma.f32	s0, s0, s15
 8012644:	e76c      	b.n	8012520 <__ieee754_asinf+0x28>
 8012646:	ee10 3a10 	vmov	r3, s0
 801264a:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 801264e:	f023 030f 	bic.w	r3, r3, #15
 8012652:	ee07 3a10 	vmov	s14, r3
 8012656:	eea7 8a47 	vfms.f32	s16, s14, s14
 801265a:	ee70 7a07 	vadd.f32	s15, s0, s14
 801265e:	ee30 0a00 	vadd.f32	s0, s0, s0
 8012662:	eec8 5a27 	vdiv.f32	s11, s16, s15
 8012666:	eddf 7a07 	vldr	s15, [pc, #28]	; 8012684 <__ieee754_asinf+0x18c>
 801266a:	eee5 7ae6 	vfms.f32	s15, s11, s13
 801266e:	eed0 7a06 	vfnms.f32	s15, s0, s12
 8012672:	ed9f 0a13 	vldr	s0, [pc, #76]	; 80126c0 <__ieee754_asinf+0x1c8>
 8012676:	eeb0 6a40 	vmov.f32	s12, s0
 801267a:	eea7 6a66 	vfms.f32	s12, s14, s13
 801267e:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8012682:	e7aa      	b.n	80125da <__ieee754_asinf+0xe2>
 8012684:	b33bbd2e 	.word	0xb33bbd2e
 8012688:	3fc90fdb 	.word	0x3fc90fdb
 801268c:	7149f2ca 	.word	0x7149f2ca
 8012690:	3811ef08 	.word	0x3811ef08
 8012694:	3a4f7f04 	.word	0x3a4f7f04
 8012698:	3e2aaaab 	.word	0x3e2aaaab
 801269c:	bd241146 	.word	0xbd241146
 80126a0:	3e4e0aa8 	.word	0x3e4e0aa8
 80126a4:	bea6b090 	.word	0xbea6b090
 80126a8:	3d9dc62e 	.word	0x3d9dc62e
 80126ac:	bf303361 	.word	0xbf303361
 80126b0:	4001572d 	.word	0x4001572d
 80126b4:	c019d139 	.word	0xc019d139
 80126b8:	3f799999 	.word	0x3f799999
 80126bc:	333bbd2e 	.word	0x333bbd2e
 80126c0:	3f490fdb 	.word	0x3f490fdb

080126c4 <__ieee754_atan2f>:
 80126c4:	ee10 2a90 	vmov	r2, s1
 80126c8:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 80126cc:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 80126d0:	b510      	push	{r4, lr}
 80126d2:	eef0 7a40 	vmov.f32	s15, s0
 80126d6:	dc06      	bgt.n	80126e6 <__ieee754_atan2f+0x22>
 80126d8:	ee10 0a10 	vmov	r0, s0
 80126dc:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 80126e0:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80126e4:	dd04      	ble.n	80126f0 <__ieee754_atan2f+0x2c>
 80126e6:	ee77 7aa0 	vadd.f32	s15, s15, s1
 80126ea:	eeb0 0a67 	vmov.f32	s0, s15
 80126ee:	bd10      	pop	{r4, pc}
 80126f0:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 80126f4:	d103      	bne.n	80126fe <__ieee754_atan2f+0x3a>
 80126f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80126fa:	f000 b95b 	b.w	80129b4 <atanf>
 80126fe:	1794      	asrs	r4, r2, #30
 8012700:	f004 0402 	and.w	r4, r4, #2
 8012704:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8012708:	b943      	cbnz	r3, 801271c <__ieee754_atan2f+0x58>
 801270a:	2c02      	cmp	r4, #2
 801270c:	d05e      	beq.n	80127cc <__ieee754_atan2f+0x108>
 801270e:	ed9f 7a34 	vldr	s14, [pc, #208]	; 80127e0 <__ieee754_atan2f+0x11c>
 8012712:	2c03      	cmp	r4, #3
 8012714:	bf08      	it	eq
 8012716:	eef0 7a47 	vmoveq.f32	s15, s14
 801271a:	e7e6      	b.n	80126ea <__ieee754_atan2f+0x26>
 801271c:	b941      	cbnz	r1, 8012730 <__ieee754_atan2f+0x6c>
 801271e:	eddf 7a31 	vldr	s15, [pc, #196]	; 80127e4 <__ieee754_atan2f+0x120>
 8012722:	ed9f 0a31 	vldr	s0, [pc, #196]	; 80127e8 <__ieee754_atan2f+0x124>
 8012726:	2800      	cmp	r0, #0
 8012728:	bfb8      	it	lt
 801272a:	eef0 7a40 	vmovlt.f32	s15, s0
 801272e:	e7dc      	b.n	80126ea <__ieee754_atan2f+0x26>
 8012730:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8012734:	d110      	bne.n	8012758 <__ieee754_atan2f+0x94>
 8012736:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 801273a:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 801273e:	d107      	bne.n	8012750 <__ieee754_atan2f+0x8c>
 8012740:	2c02      	cmp	r4, #2
 8012742:	d846      	bhi.n	80127d2 <__ieee754_atan2f+0x10e>
 8012744:	4b29      	ldr	r3, [pc, #164]	; (80127ec <__ieee754_atan2f+0x128>)
 8012746:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801274a:	edd4 7a00 	vldr	s15, [r4]
 801274e:	e7cc      	b.n	80126ea <__ieee754_atan2f+0x26>
 8012750:	2c02      	cmp	r4, #2
 8012752:	d841      	bhi.n	80127d8 <__ieee754_atan2f+0x114>
 8012754:	4b26      	ldr	r3, [pc, #152]	; (80127f0 <__ieee754_atan2f+0x12c>)
 8012756:	e7f6      	b.n	8012746 <__ieee754_atan2f+0x82>
 8012758:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 801275c:	d0df      	beq.n	801271e <__ieee754_atan2f+0x5a>
 801275e:	1a5b      	subs	r3, r3, r1
 8012760:	f1b3 5ff4 	cmp.w	r3, #511705088	; 0x1e800000
 8012764:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8012768:	da1a      	bge.n	80127a0 <__ieee754_atan2f+0xdc>
 801276a:	2a00      	cmp	r2, #0
 801276c:	da01      	bge.n	8012772 <__ieee754_atan2f+0xae>
 801276e:	313c      	adds	r1, #60	; 0x3c
 8012770:	db19      	blt.n	80127a6 <__ieee754_atan2f+0xe2>
 8012772:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8012776:	f000 f9f1 	bl	8012b5c <fabsf>
 801277a:	f000 f91b 	bl	80129b4 <atanf>
 801277e:	eef0 7a40 	vmov.f32	s15, s0
 8012782:	2c01      	cmp	r4, #1
 8012784:	d012      	beq.n	80127ac <__ieee754_atan2f+0xe8>
 8012786:	2c02      	cmp	r4, #2
 8012788:	d017      	beq.n	80127ba <__ieee754_atan2f+0xf6>
 801278a:	2c00      	cmp	r4, #0
 801278c:	d0ad      	beq.n	80126ea <__ieee754_atan2f+0x26>
 801278e:	ed9f 0a19 	vldr	s0, [pc, #100]	; 80127f4 <__ieee754_atan2f+0x130>
 8012792:	ee77 7a80 	vadd.f32	s15, s15, s0
 8012796:	ed9f 0a18 	vldr	s0, [pc, #96]	; 80127f8 <__ieee754_atan2f+0x134>
 801279a:	ee77 7ac0 	vsub.f32	s15, s15, s0
 801279e:	e7a4      	b.n	80126ea <__ieee754_atan2f+0x26>
 80127a0:	eddf 7a10 	vldr	s15, [pc, #64]	; 80127e4 <__ieee754_atan2f+0x120>
 80127a4:	e7ed      	b.n	8012782 <__ieee754_atan2f+0xbe>
 80127a6:	eddf 7a15 	vldr	s15, [pc, #84]	; 80127fc <__ieee754_atan2f+0x138>
 80127aa:	e7ea      	b.n	8012782 <__ieee754_atan2f+0xbe>
 80127ac:	ee17 3a90 	vmov	r3, s15
 80127b0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80127b4:	ee07 3a90 	vmov	s15, r3
 80127b8:	e797      	b.n	80126ea <__ieee754_atan2f+0x26>
 80127ba:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 80127f4 <__ieee754_atan2f+0x130>
 80127be:	ee77 7a80 	vadd.f32	s15, s15, s0
 80127c2:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 80127f8 <__ieee754_atan2f+0x134>
 80127c6:	ee70 7a67 	vsub.f32	s15, s0, s15
 80127ca:	e78e      	b.n	80126ea <__ieee754_atan2f+0x26>
 80127cc:	eddf 7a0a 	vldr	s15, [pc, #40]	; 80127f8 <__ieee754_atan2f+0x134>
 80127d0:	e78b      	b.n	80126ea <__ieee754_atan2f+0x26>
 80127d2:	eddf 7a0b 	vldr	s15, [pc, #44]	; 8012800 <__ieee754_atan2f+0x13c>
 80127d6:	e788      	b.n	80126ea <__ieee754_atan2f+0x26>
 80127d8:	eddf 7a08 	vldr	s15, [pc, #32]	; 80127fc <__ieee754_atan2f+0x138>
 80127dc:	e785      	b.n	80126ea <__ieee754_atan2f+0x26>
 80127de:	bf00      	nop
 80127e0:	c0490fdb 	.word	0xc0490fdb
 80127e4:	3fc90fdb 	.word	0x3fc90fdb
 80127e8:	bfc90fdb 	.word	0xbfc90fdb
 80127ec:	080132a8 	.word	0x080132a8
 80127f0:	080132b4 	.word	0x080132b4
 80127f4:	33bbbd2e 	.word	0x33bbbd2e
 80127f8:	40490fdb 	.word	0x40490fdb
 80127fc:	00000000 	.word	0x00000000
 8012800:	3f490fdb 	.word	0x3f490fdb

08012804 <__ieee754_sqrtf>:
 8012804:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8012808:	4770      	bx	lr

0801280a <with_errno>:
 801280a:	b570      	push	{r4, r5, r6, lr}
 801280c:	4604      	mov	r4, r0
 801280e:	460d      	mov	r5, r1
 8012810:	4616      	mov	r6, r2
 8012812:	f7fb fe97 	bl	800e544 <__errno>
 8012816:	4629      	mov	r1, r5
 8012818:	6006      	str	r6, [r0, #0]
 801281a:	4620      	mov	r0, r4
 801281c:	bd70      	pop	{r4, r5, r6, pc}

0801281e <xflow>:
 801281e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8012820:	4614      	mov	r4, r2
 8012822:	461d      	mov	r5, r3
 8012824:	b108      	cbz	r0, 801282a <xflow+0xc>
 8012826:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 801282a:	e9cd 2300 	strd	r2, r3, [sp]
 801282e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012832:	4620      	mov	r0, r4
 8012834:	4629      	mov	r1, r5
 8012836:	f7ed fee7 	bl	8000608 <__aeabi_dmul>
 801283a:	2222      	movs	r2, #34	; 0x22
 801283c:	b003      	add	sp, #12
 801283e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8012842:	f7ff bfe2 	b.w	801280a <with_errno>

08012846 <__math_uflow>:
 8012846:	b508      	push	{r3, lr}
 8012848:	2200      	movs	r2, #0
 801284a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 801284e:	f7ff ffe6 	bl	801281e <xflow>
 8012852:	ec41 0b10 	vmov	d0, r0, r1
 8012856:	bd08      	pop	{r3, pc}

08012858 <__math_oflow>:
 8012858:	b508      	push	{r3, lr}
 801285a:	2200      	movs	r2, #0
 801285c:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8012860:	f7ff ffdd 	bl	801281e <xflow>
 8012864:	ec41 0b10 	vmov	d0, r0, r1
 8012868:	bd08      	pop	{r3, pc}

0801286a <fabs>:
 801286a:	ec51 0b10 	vmov	r0, r1, d0
 801286e:	ee10 2a10 	vmov	r2, s0
 8012872:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8012876:	ec43 2b10 	vmov	d0, r2, r3
 801287a:	4770      	bx	lr

0801287c <finite>:
 801287c:	b082      	sub	sp, #8
 801287e:	ed8d 0b00 	vstr	d0, [sp]
 8012882:	9801      	ldr	r0, [sp, #4]
 8012884:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8012888:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 801288c:	0fc0      	lsrs	r0, r0, #31
 801288e:	b002      	add	sp, #8
 8012890:	4770      	bx	lr
 8012892:	0000      	movs	r0, r0
 8012894:	0000      	movs	r0, r0
	...

08012898 <nan>:
 8012898:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80128a0 <nan+0x8>
 801289c:	4770      	bx	lr
 801289e:	bf00      	nop
 80128a0:	00000000 	.word	0x00000000
 80128a4:	7ff80000 	.word	0x7ff80000

080128a8 <scalbn>:
 80128a8:	b570      	push	{r4, r5, r6, lr}
 80128aa:	ec55 4b10 	vmov	r4, r5, d0
 80128ae:	f3c5 520a 	ubfx	r2, r5, #20, #11
 80128b2:	4606      	mov	r6, r0
 80128b4:	462b      	mov	r3, r5
 80128b6:	b99a      	cbnz	r2, 80128e0 <scalbn+0x38>
 80128b8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80128bc:	4323      	orrs	r3, r4
 80128be:	d036      	beq.n	801292e <scalbn+0x86>
 80128c0:	4b39      	ldr	r3, [pc, #228]	; (80129a8 <scalbn+0x100>)
 80128c2:	4629      	mov	r1, r5
 80128c4:	ee10 0a10 	vmov	r0, s0
 80128c8:	2200      	movs	r2, #0
 80128ca:	f7ed fe9d 	bl	8000608 <__aeabi_dmul>
 80128ce:	4b37      	ldr	r3, [pc, #220]	; (80129ac <scalbn+0x104>)
 80128d0:	429e      	cmp	r6, r3
 80128d2:	4604      	mov	r4, r0
 80128d4:	460d      	mov	r5, r1
 80128d6:	da10      	bge.n	80128fa <scalbn+0x52>
 80128d8:	a32b      	add	r3, pc, #172	; (adr r3, 8012988 <scalbn+0xe0>)
 80128da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80128de:	e03a      	b.n	8012956 <scalbn+0xae>
 80128e0:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80128e4:	428a      	cmp	r2, r1
 80128e6:	d10c      	bne.n	8012902 <scalbn+0x5a>
 80128e8:	ee10 2a10 	vmov	r2, s0
 80128ec:	4620      	mov	r0, r4
 80128ee:	4629      	mov	r1, r5
 80128f0:	f7ed fcd4 	bl	800029c <__adddf3>
 80128f4:	4604      	mov	r4, r0
 80128f6:	460d      	mov	r5, r1
 80128f8:	e019      	b.n	801292e <scalbn+0x86>
 80128fa:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80128fe:	460b      	mov	r3, r1
 8012900:	3a36      	subs	r2, #54	; 0x36
 8012902:	4432      	add	r2, r6
 8012904:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8012908:	428a      	cmp	r2, r1
 801290a:	dd08      	ble.n	801291e <scalbn+0x76>
 801290c:	2d00      	cmp	r5, #0
 801290e:	a120      	add	r1, pc, #128	; (adr r1, 8012990 <scalbn+0xe8>)
 8012910:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012914:	da1c      	bge.n	8012950 <scalbn+0xa8>
 8012916:	a120      	add	r1, pc, #128	; (adr r1, 8012998 <scalbn+0xf0>)
 8012918:	e9d1 0100 	ldrd	r0, r1, [r1]
 801291c:	e018      	b.n	8012950 <scalbn+0xa8>
 801291e:	2a00      	cmp	r2, #0
 8012920:	dd08      	ble.n	8012934 <scalbn+0x8c>
 8012922:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8012926:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801292a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801292e:	ec45 4b10 	vmov	d0, r4, r5
 8012932:	bd70      	pop	{r4, r5, r6, pc}
 8012934:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8012938:	da19      	bge.n	801296e <scalbn+0xc6>
 801293a:	f24c 3350 	movw	r3, #50000	; 0xc350
 801293e:	429e      	cmp	r6, r3
 8012940:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8012944:	dd0a      	ble.n	801295c <scalbn+0xb4>
 8012946:	a112      	add	r1, pc, #72	; (adr r1, 8012990 <scalbn+0xe8>)
 8012948:	e9d1 0100 	ldrd	r0, r1, [r1]
 801294c:	2b00      	cmp	r3, #0
 801294e:	d1e2      	bne.n	8012916 <scalbn+0x6e>
 8012950:	a30f      	add	r3, pc, #60	; (adr r3, 8012990 <scalbn+0xe8>)
 8012952:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012956:	f7ed fe57 	bl	8000608 <__aeabi_dmul>
 801295a:	e7cb      	b.n	80128f4 <scalbn+0x4c>
 801295c:	a10a      	add	r1, pc, #40	; (adr r1, 8012988 <scalbn+0xe0>)
 801295e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012962:	2b00      	cmp	r3, #0
 8012964:	d0b8      	beq.n	80128d8 <scalbn+0x30>
 8012966:	a10e      	add	r1, pc, #56	; (adr r1, 80129a0 <scalbn+0xf8>)
 8012968:	e9d1 0100 	ldrd	r0, r1, [r1]
 801296c:	e7b4      	b.n	80128d8 <scalbn+0x30>
 801296e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8012972:	3236      	adds	r2, #54	; 0x36
 8012974:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8012978:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 801297c:	4620      	mov	r0, r4
 801297e:	4b0c      	ldr	r3, [pc, #48]	; (80129b0 <scalbn+0x108>)
 8012980:	2200      	movs	r2, #0
 8012982:	e7e8      	b.n	8012956 <scalbn+0xae>
 8012984:	f3af 8000 	nop.w
 8012988:	c2f8f359 	.word	0xc2f8f359
 801298c:	01a56e1f 	.word	0x01a56e1f
 8012990:	8800759c 	.word	0x8800759c
 8012994:	7e37e43c 	.word	0x7e37e43c
 8012998:	8800759c 	.word	0x8800759c
 801299c:	fe37e43c 	.word	0xfe37e43c
 80129a0:	c2f8f359 	.word	0xc2f8f359
 80129a4:	81a56e1f 	.word	0x81a56e1f
 80129a8:	43500000 	.word	0x43500000
 80129ac:	ffff3cb0 	.word	0xffff3cb0
 80129b0:	3c900000 	.word	0x3c900000

080129b4 <atanf>:
 80129b4:	b538      	push	{r3, r4, r5, lr}
 80129b6:	ee10 5a10 	vmov	r5, s0
 80129ba:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 80129be:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 80129c2:	eef0 7a40 	vmov.f32	s15, s0
 80129c6:	db10      	blt.n	80129ea <atanf+0x36>
 80129c8:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 80129cc:	dd04      	ble.n	80129d8 <atanf+0x24>
 80129ce:	ee70 7a00 	vadd.f32	s15, s0, s0
 80129d2:	eeb0 0a67 	vmov.f32	s0, s15
 80129d6:	bd38      	pop	{r3, r4, r5, pc}
 80129d8:	eddf 7a4d 	vldr	s15, [pc, #308]	; 8012b10 <atanf+0x15c>
 80129dc:	ed9f 0a4d 	vldr	s0, [pc, #308]	; 8012b14 <atanf+0x160>
 80129e0:	2d00      	cmp	r5, #0
 80129e2:	bfd8      	it	le
 80129e4:	eef0 7a40 	vmovle.f32	s15, s0
 80129e8:	e7f3      	b.n	80129d2 <atanf+0x1e>
 80129ea:	4b4b      	ldr	r3, [pc, #300]	; (8012b18 <atanf+0x164>)
 80129ec:	429c      	cmp	r4, r3
 80129ee:	dc10      	bgt.n	8012a12 <atanf+0x5e>
 80129f0:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 80129f4:	da0a      	bge.n	8012a0c <atanf+0x58>
 80129f6:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8012b1c <atanf+0x168>
 80129fa:	ee30 7a07 	vadd.f32	s14, s0, s14
 80129fe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8012a02:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8012a06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012a0a:	dce2      	bgt.n	80129d2 <atanf+0x1e>
 8012a0c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8012a10:	e013      	b.n	8012a3a <atanf+0x86>
 8012a12:	f000 f8a3 	bl	8012b5c <fabsf>
 8012a16:	4b42      	ldr	r3, [pc, #264]	; (8012b20 <atanf+0x16c>)
 8012a18:	429c      	cmp	r4, r3
 8012a1a:	dc4f      	bgt.n	8012abc <atanf+0x108>
 8012a1c:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 8012a20:	429c      	cmp	r4, r3
 8012a22:	dc41      	bgt.n	8012aa8 <atanf+0xf4>
 8012a24:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8012a28:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8012a2c:	eea0 7a27 	vfma.f32	s14, s0, s15
 8012a30:	2300      	movs	r3, #0
 8012a32:	ee30 0a27 	vadd.f32	s0, s0, s15
 8012a36:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8012a3a:	1c5a      	adds	r2, r3, #1
 8012a3c:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8012a40:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8012b24 <atanf+0x170>
 8012a44:	eddf 5a38 	vldr	s11, [pc, #224]	; 8012b28 <atanf+0x174>
 8012a48:	ed9f 5a38 	vldr	s10, [pc, #224]	; 8012b2c <atanf+0x178>
 8012a4c:	ee66 6a06 	vmul.f32	s13, s12, s12
 8012a50:	eee6 5a87 	vfma.f32	s11, s13, s14
 8012a54:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8012b30 <atanf+0x17c>
 8012a58:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8012a5c:	eddf 5a35 	vldr	s11, [pc, #212]	; 8012b34 <atanf+0x180>
 8012a60:	eee7 5a26 	vfma.f32	s11, s14, s13
 8012a64:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8012b38 <atanf+0x184>
 8012a68:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8012a6c:	eddf 5a33 	vldr	s11, [pc, #204]	; 8012b3c <atanf+0x188>
 8012a70:	eee7 5a26 	vfma.f32	s11, s14, s13
 8012a74:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8012b40 <atanf+0x18c>
 8012a78:	eea6 5a87 	vfma.f32	s10, s13, s14
 8012a7c:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8012b44 <atanf+0x190>
 8012a80:	eea5 7a26 	vfma.f32	s14, s10, s13
 8012a84:	ed9f 5a30 	vldr	s10, [pc, #192]	; 8012b48 <atanf+0x194>
 8012a88:	eea7 5a26 	vfma.f32	s10, s14, s13
 8012a8c:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8012b4c <atanf+0x198>
 8012a90:	eea5 7a26 	vfma.f32	s14, s10, s13
 8012a94:	ee27 7a26 	vmul.f32	s14, s14, s13
 8012a98:	eea5 7a86 	vfma.f32	s14, s11, s12
 8012a9c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8012aa0:	d121      	bne.n	8012ae6 <atanf+0x132>
 8012aa2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012aa6:	e794      	b.n	80129d2 <atanf+0x1e>
 8012aa8:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8012aac:	ee30 7a67 	vsub.f32	s14, s0, s15
 8012ab0:	ee30 0a27 	vadd.f32	s0, s0, s15
 8012ab4:	2301      	movs	r3, #1
 8012ab6:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8012aba:	e7be      	b.n	8012a3a <atanf+0x86>
 8012abc:	4b24      	ldr	r3, [pc, #144]	; (8012b50 <atanf+0x19c>)
 8012abe:	429c      	cmp	r4, r3
 8012ac0:	dc0b      	bgt.n	8012ada <atanf+0x126>
 8012ac2:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 8012ac6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8012aca:	eea0 7a27 	vfma.f32	s14, s0, s15
 8012ace:	2302      	movs	r3, #2
 8012ad0:	ee70 6a67 	vsub.f32	s13, s0, s15
 8012ad4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8012ad8:	e7af      	b.n	8012a3a <atanf+0x86>
 8012ada:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8012ade:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8012ae2:	2303      	movs	r3, #3
 8012ae4:	e7a9      	b.n	8012a3a <atanf+0x86>
 8012ae6:	4a1b      	ldr	r2, [pc, #108]	; (8012b54 <atanf+0x1a0>)
 8012ae8:	491b      	ldr	r1, [pc, #108]	; (8012b58 <atanf+0x1a4>)
 8012aea:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8012aee:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8012af2:	ed93 0a00 	vldr	s0, [r3]
 8012af6:	ee37 7a40 	vsub.f32	s14, s14, s0
 8012afa:	ed92 0a00 	vldr	s0, [r2]
 8012afe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8012b02:	2d00      	cmp	r5, #0
 8012b04:	ee70 7a67 	vsub.f32	s15, s0, s15
 8012b08:	bfb8      	it	lt
 8012b0a:	eef1 7a67 	vneglt.f32	s15, s15
 8012b0e:	e760      	b.n	80129d2 <atanf+0x1e>
 8012b10:	3fc90fdb 	.word	0x3fc90fdb
 8012b14:	bfc90fdb 	.word	0xbfc90fdb
 8012b18:	3edfffff 	.word	0x3edfffff
 8012b1c:	7149f2ca 	.word	0x7149f2ca
 8012b20:	3f97ffff 	.word	0x3f97ffff
 8012b24:	3c8569d7 	.word	0x3c8569d7
 8012b28:	3d4bda59 	.word	0x3d4bda59
 8012b2c:	bd6ef16b 	.word	0xbd6ef16b
 8012b30:	3d886b35 	.word	0x3d886b35
 8012b34:	3dba2e6e 	.word	0x3dba2e6e
 8012b38:	3e124925 	.word	0x3e124925
 8012b3c:	3eaaaaab 	.word	0x3eaaaaab
 8012b40:	bd15a221 	.word	0xbd15a221
 8012b44:	bd9d8795 	.word	0xbd9d8795
 8012b48:	bde38e38 	.word	0xbde38e38
 8012b4c:	be4ccccd 	.word	0xbe4ccccd
 8012b50:	401bffff 	.word	0x401bffff
 8012b54:	080132c0 	.word	0x080132c0
 8012b58:	080132d0 	.word	0x080132d0

08012b5c <fabsf>:
 8012b5c:	ee10 3a10 	vmov	r3, s0
 8012b60:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8012b64:	ee00 3a10 	vmov	s0, r3
 8012b68:	4770      	bx	lr
	...

08012b6c <nanf>:
 8012b6c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8012b74 <nanf+0x8>
 8012b70:	4770      	bx	lr
 8012b72:	bf00      	nop
 8012b74:	7fc00000 	.word	0x7fc00000

08012b78 <_init>:
 8012b78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012b7a:	bf00      	nop
 8012b7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012b7e:	bc08      	pop	{r3}
 8012b80:	469e      	mov	lr, r3
 8012b82:	4770      	bx	lr

08012b84 <_fini>:
 8012b84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012b86:	bf00      	nop
 8012b88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012b8a:	bc08      	pop	{r3}
 8012b8c:	469e      	mov	lr, r3
 8012b8e:	4770      	bx	lr
