ARM GAS  /tmp/cc6AKk3H.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB132:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
ARM GAS  /tmp/cc6AKk3H.s 			page 2


  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
  34:Core/Src/main.c **** /* USER CODE END PD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  37:Core/Src/main.c **** /* USER CODE BEGIN PM */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* USER CODE END PM */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* USER CODE BEGIN PV */
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* USER CODE END PV */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/main.c **** void SystemClock_Config(void);
  49:Core/Src/main.c **** static void MX_GPIO_Init(void);
  50:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* USER CODE END PFP */
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  55:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* USER CODE END 0 */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /**
  60:Core/Src/main.c ****   * @brief  The application entry point.
  61:Core/Src/main.c ****   * @retval int
  62:Core/Src/main.c ****   */
  63:Core/Src/main.c **** int main(void)
  64:Core/Src/main.c **** {
  65:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  66:Core/Src/main.c **** 
  67:Core/Src/main.c ****   /* USER CODE END 1 */
  68:Core/Src/main.c **** 
  69:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  70:Core/Src/main.c **** 
  71:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  72:Core/Src/main.c ****   HAL_Init();
  73:Core/Src/main.c **** 
  74:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  75:Core/Src/main.c **** 
  76:Core/Src/main.c ****   /* USER CODE END Init */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* Configure the system clock */
  79:Core/Src/main.c ****   SystemClock_Config();
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* USER CODE END SysInit */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* Initialize all configured peripherals */
  86:Core/Src/main.c ****   MX_GPIO_Init();
  87:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  88:Core/Src/main.c **** 
ARM GAS  /tmp/cc6AKk3H.s 			page 3


  89:Core/Src/main.c ****   /* USER CODE END 2 */
  90:Core/Src/main.c **** 
  91:Core/Src/main.c ****   /* Infinite loop */
  92:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
  93:Core/Src/main.c ****   while (1)
  94:Core/Src/main.c ****   {
  95:Core/Src/main.c ****     /* USER CODE END WHILE */
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
  98:Core/Src/main.c ****   }
  99:Core/Src/main.c ****   /* USER CODE END 3 */
 100:Core/Src/main.c **** }
 101:Core/Src/main.c **** 
 102:Core/Src/main.c **** /**
 103:Core/Src/main.c ****   * @brief System Clock Configuration
 104:Core/Src/main.c ****   * @retval None
 105:Core/Src/main.c ****   */
 106:Core/Src/main.c **** void SystemClock_Config(void)
 107:Core/Src/main.c **** {
 108:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 109:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 110:Core/Src/main.c **** 
 111:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 112:Core/Src/main.c ****   */
 113:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 114:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 115:Core/Src/main.c **** 
 116:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 117:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 118:Core/Src/main.c ****   */
 119:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 120:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 121:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 122:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 123:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 124:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 100;
 125:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 126:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 127:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 128:Core/Src/main.c ****   {
 129:Core/Src/main.c ****     Error_Handler();
 130:Core/Src/main.c ****   }
 131:Core/Src/main.c **** 
 132:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 133:Core/Src/main.c ****   */
 134:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 135:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 136:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 137:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 138:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 139:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 140:Core/Src/main.c **** 
 141:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 142:Core/Src/main.c ****   {
 143:Core/Src/main.c ****     Error_Handler();
 144:Core/Src/main.c ****   }
 145:Core/Src/main.c **** }
ARM GAS  /tmp/cc6AKk3H.s 			page 4


 146:Core/Src/main.c **** 
 147:Core/Src/main.c **** /**
 148:Core/Src/main.c ****   * @brief GPIO Initialization Function
 149:Core/Src/main.c ****   * @param None
 150:Core/Src/main.c ****   * @retval None
 151:Core/Src/main.c ****   */
 152:Core/Src/main.c **** static void MX_GPIO_Init(void)
 153:Core/Src/main.c **** {
  28              		.loc 1 153 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 82B0     		sub	sp, sp, #8
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
 154:Core/Src/main.c **** 
 155:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 156:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  36              		.loc 1 156 3 view .LVU1
  37              	.LBB4:
  38              		.loc 1 156 3 view .LVU2
  39 0002 0021     		movs	r1, #0
  40 0004 0091     		str	r1, [sp]
  41              		.loc 1 156 3 view .LVU3
  42 0006 0B4B     		ldr	r3, .L3
  43 0008 1A6B     		ldr	r2, [r3, #48]
  44 000a 42F08002 		orr	r2, r2, #128
  45 000e 1A63     		str	r2, [r3, #48]
  46              		.loc 1 156 3 view .LVU4
  47 0010 1A6B     		ldr	r2, [r3, #48]
  48 0012 02F08002 		and	r2, r2, #128
  49 0016 0092     		str	r2, [sp]
  50              		.loc 1 156 3 view .LVU5
  51 0018 009A     		ldr	r2, [sp]
  52              	.LBE4:
  53              		.loc 1 156 3 view .LVU6
 157:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  54              		.loc 1 157 3 view .LVU7
  55              	.LBB5:
  56              		.loc 1 157 3 view .LVU8
  57 001a 0191     		str	r1, [sp, #4]
  58              		.loc 1 157 3 view .LVU9
  59 001c 1A6B     		ldr	r2, [r3, #48]
  60 001e 42F00102 		orr	r2, r2, #1
  61 0022 1A63     		str	r2, [r3, #48]
  62              		.loc 1 157 3 view .LVU10
  63 0024 1B6B     		ldr	r3, [r3, #48]
  64 0026 03F00103 		and	r3, r3, #1
  65 002a 0193     		str	r3, [sp, #4]
  66              		.loc 1 157 3 view .LVU11
  67 002c 019B     		ldr	r3, [sp, #4]
  68              	.LBE5:
  69              		.loc 1 157 3 view .LVU12
 158:Core/Src/main.c **** 
 159:Core/Src/main.c **** }
  70              		.loc 1 159 1 is_stmt 0 view .LVU13
ARM GAS  /tmp/cc6AKk3H.s 			page 5


  71 002e 02B0     		add	sp, sp, #8
  72              	.LCFI1:
  73              		.cfi_def_cfa_offset 0
  74              		@ sp needed
  75 0030 7047     		bx	lr
  76              	.L4:
  77 0032 00BF     		.align	2
  78              	.L3:
  79 0034 00380240 		.word	1073887232
  80              		.cfi_endproc
  81              	.LFE132:
  83              		.section	.text.Error_Handler,"ax",%progbits
  84              		.align	1
  85              		.global	Error_Handler
  86              		.syntax unified
  87              		.thumb
  88              		.thumb_func
  90              	Error_Handler:
  91              	.LFB133:
 160:Core/Src/main.c **** 
 161:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 162:Core/Src/main.c **** 
 163:Core/Src/main.c **** /* USER CODE END 4 */
 164:Core/Src/main.c **** 
 165:Core/Src/main.c **** /**
 166:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 167:Core/Src/main.c ****   * @retval None
 168:Core/Src/main.c ****   */
 169:Core/Src/main.c **** void Error_Handler(void)
 170:Core/Src/main.c **** {
  92              		.loc 1 170 1 is_stmt 1 view -0
  93              		.cfi_startproc
  94              		@ Volatile: function does not return.
  95              		@ args = 0, pretend = 0, frame = 0
  96              		@ frame_needed = 0, uses_anonymous_args = 0
  97              		@ link register save eliminated.
 171:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 172:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 173:Core/Src/main.c ****   __disable_irq();
  98              		.loc 1 173 3 view .LVU15
  99              	.LBB6:
 100              	.LBI6:
 101              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
ARM GAS  /tmp/cc6AKk3H.s 			page 6


  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
ARM GAS  /tmp/cc6AKk3H.s 			page 7


  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/cc6AKk3H.s 			page 8


 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 102              		.loc 2 140 27 view .LVU16
 103              	.LBB7:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 104              		.loc 2 142 3 view .LVU17
 105              		.syntax unified
 106              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 107 0000 72B6     		cpsid i
 108              	@ 0 "" 2
 109              		.thumb
 110              		.syntax unified
 111              	.L6:
 112              	.LBE7:
 113              	.LBE6:
 174:Core/Src/main.c ****   while (1)
 114              		.loc 1 174 3 discriminator 1 view .LVU18
 175:Core/Src/main.c ****   {
 176:Core/Src/main.c ****   }
 115              		.loc 1 176 3 discriminator 1 view .LVU19
 174:Core/Src/main.c ****   while (1)
 116              		.loc 1 174 9 discriminator 1 view .LVU20
 117 0002 FEE7     		b	.L6
 118              		.cfi_endproc
 119              	.LFE133:
 121              		.section	.text.SystemClock_Config,"ax",%progbits
 122              		.align	1
 123              		.global	SystemClock_Config
 124              		.syntax unified
 125              		.thumb
 126              		.thumb_func
 128              	SystemClock_Config:
 129              	.LFB131:
 107:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 130              		.loc 1 107 1 view -0
 131              		.cfi_startproc
 132              		@ args = 0, pretend = 0, frame = 80
 133              		@ frame_needed = 0, uses_anonymous_args = 0
 134 0000 00B5     		push	{lr}
 135              	.LCFI2:
 136              		.cfi_def_cfa_offset 4
 137              		.cfi_offset 14, -4
 138 0002 95B0     		sub	sp, sp, #84
 139              	.LCFI3:
 140              		.cfi_def_cfa_offset 88
 108:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
ARM GAS  /tmp/cc6AKk3H.s 			page 9


 141              		.loc 1 108 3 view .LVU22
 108:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 142              		.loc 1 108 22 is_stmt 0 view .LVU23
 143 0004 3022     		movs	r2, #48
 144 0006 0021     		movs	r1, #0
 145 0008 08A8     		add	r0, sp, #32
 146 000a FFF7FEFF 		bl	memset
 147              	.LVL0:
 109:Core/Src/main.c **** 
 148              		.loc 1 109 3 is_stmt 1 view .LVU24
 109:Core/Src/main.c **** 
 149              		.loc 1 109 22 is_stmt 0 view .LVU25
 150 000e 0023     		movs	r3, #0
 151 0010 0393     		str	r3, [sp, #12]
 152 0012 0493     		str	r3, [sp, #16]
 153 0014 0593     		str	r3, [sp, #20]
 154 0016 0693     		str	r3, [sp, #24]
 155 0018 0793     		str	r3, [sp, #28]
 113:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 156              		.loc 1 113 3 is_stmt 1 view .LVU26
 157              	.LBB8:
 113:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 158              		.loc 1 113 3 view .LVU27
 159 001a 0193     		str	r3, [sp, #4]
 113:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 160              		.loc 1 113 3 view .LVU28
 161 001c 1F4A     		ldr	r2, .L13
 162 001e 116C     		ldr	r1, [r2, #64]
 163 0020 41F08051 		orr	r1, r1, #268435456
 164 0024 1164     		str	r1, [r2, #64]
 113:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 165              		.loc 1 113 3 view .LVU29
 166 0026 126C     		ldr	r2, [r2, #64]
 167 0028 02F08052 		and	r2, r2, #268435456
 168 002c 0192     		str	r2, [sp, #4]
 113:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 169              		.loc 1 113 3 view .LVU30
 170 002e 019A     		ldr	r2, [sp, #4]
 171              	.LBE8:
 113:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 172              		.loc 1 113 3 view .LVU31
 114:Core/Src/main.c **** 
 173              		.loc 1 114 3 view .LVU32
 174              	.LBB9:
 114:Core/Src/main.c **** 
 175              		.loc 1 114 3 view .LVU33
 176 0030 0293     		str	r3, [sp, #8]
 114:Core/Src/main.c **** 
 177              		.loc 1 114 3 view .LVU34
 178 0032 1B4B     		ldr	r3, .L13+4
 179 0034 1A68     		ldr	r2, [r3]
 180 0036 42F44042 		orr	r2, r2, #49152
 181 003a 1A60     		str	r2, [r3]
 114:Core/Src/main.c **** 
 182              		.loc 1 114 3 view .LVU35
 183 003c 1B68     		ldr	r3, [r3]
 184 003e 03F44043 		and	r3, r3, #49152
ARM GAS  /tmp/cc6AKk3H.s 			page 10


 185 0042 0293     		str	r3, [sp, #8]
 114:Core/Src/main.c **** 
 186              		.loc 1 114 3 view .LVU36
 187 0044 029B     		ldr	r3, [sp, #8]
 188              	.LBE9:
 114:Core/Src/main.c **** 
 189              		.loc 1 114 3 view .LVU37
 119:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 190              		.loc 1 119 3 view .LVU38
 119:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 191              		.loc 1 119 36 is_stmt 0 view .LVU39
 192 0046 0123     		movs	r3, #1
 193 0048 0893     		str	r3, [sp, #32]
 120:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 194              		.loc 1 120 3 is_stmt 1 view .LVU40
 120:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 195              		.loc 1 120 30 is_stmt 0 view .LVU41
 196 004a 4FF48033 		mov	r3, #65536
 197 004e 0993     		str	r3, [sp, #36]
 121:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 198              		.loc 1 121 3 is_stmt 1 view .LVU42
 121:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 199              		.loc 1 121 34 is_stmt 0 view .LVU43
 200 0050 0222     		movs	r2, #2
 201 0052 0E92     		str	r2, [sp, #56]
 122:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 202              		.loc 1 122 3 is_stmt 1 view .LVU44
 122:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 203              		.loc 1 122 35 is_stmt 0 view .LVU45
 204 0054 4FF48003 		mov	r3, #4194304
 205 0058 0F93     		str	r3, [sp, #60]
 123:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 100;
 206              		.loc 1 123 3 is_stmt 1 view .LVU46
 123:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 100;
 207              		.loc 1 123 30 is_stmt 0 view .LVU47
 208 005a 0423     		movs	r3, #4
 209 005c 1093     		str	r3, [sp, #64]
 124:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 210              		.loc 1 124 3 is_stmt 1 view .LVU48
 124:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 211              		.loc 1 124 30 is_stmt 0 view .LVU49
 212 005e 6421     		movs	r1, #100
 213 0060 1191     		str	r1, [sp, #68]
 125:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 214              		.loc 1 125 3 is_stmt 1 view .LVU50
 125:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 215              		.loc 1 125 30 is_stmt 0 view .LVU51
 216 0062 1292     		str	r2, [sp, #72]
 126:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 217              		.loc 1 126 3 is_stmt 1 view .LVU52
 126:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 218              		.loc 1 126 30 is_stmt 0 view .LVU53
 219 0064 1393     		str	r3, [sp, #76]
 127:Core/Src/main.c ****   {
 220              		.loc 1 127 3 is_stmt 1 view .LVU54
 127:Core/Src/main.c ****   {
 221              		.loc 1 127 7 is_stmt 0 view .LVU55
ARM GAS  /tmp/cc6AKk3H.s 			page 11


 222 0066 08A8     		add	r0, sp, #32
 223 0068 FFF7FEFF 		bl	HAL_RCC_OscConfig
 224              	.LVL1:
 127:Core/Src/main.c ****   {
 225              		.loc 1 127 6 view .LVU56
 226 006c 88B9     		cbnz	r0, .L11
 134:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 227              		.loc 1 134 3 is_stmt 1 view .LVU57
 134:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 228              		.loc 1 134 31 is_stmt 0 view .LVU58
 229 006e 0F23     		movs	r3, #15
 230 0070 0393     		str	r3, [sp, #12]
 136:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 231              		.loc 1 136 3 is_stmt 1 view .LVU59
 136:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 232              		.loc 1 136 34 is_stmt 0 view .LVU60
 233 0072 0223     		movs	r3, #2
 234 0074 0493     		str	r3, [sp, #16]
 137:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 235              		.loc 1 137 3 is_stmt 1 view .LVU61
 137:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 236              		.loc 1 137 35 is_stmt 0 view .LVU62
 237 0076 0023     		movs	r3, #0
 238 0078 0593     		str	r3, [sp, #20]
 138:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 239              		.loc 1 138 3 is_stmt 1 view .LVU63
 138:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 240              		.loc 1 138 36 is_stmt 0 view .LVU64
 241 007a 4FF48052 		mov	r2, #4096
 242 007e 0692     		str	r2, [sp, #24]
 139:Core/Src/main.c **** 
 243              		.loc 1 139 3 is_stmt 1 view .LVU65
 139:Core/Src/main.c **** 
 244              		.loc 1 139 36 is_stmt 0 view .LVU66
 245 0080 0793     		str	r3, [sp, #28]
 141:Core/Src/main.c ****   {
 246              		.loc 1 141 3 is_stmt 1 view .LVU67
 141:Core/Src/main.c ****   {
 247              		.loc 1 141 7 is_stmt 0 view .LVU68
 248 0082 0321     		movs	r1, #3
 249 0084 03A8     		add	r0, sp, #12
 250 0086 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 251              	.LVL2:
 141:Core/Src/main.c ****   {
 252              		.loc 1 141 6 view .LVU69
 253 008a 20B9     		cbnz	r0, .L12
 145:Core/Src/main.c **** 
 254              		.loc 1 145 1 view .LVU70
 255 008c 15B0     		add	sp, sp, #84
 256              	.LCFI4:
 257              		.cfi_remember_state
 258              		.cfi_def_cfa_offset 4
 259              		@ sp needed
 260 008e 5DF804FB 		ldr	pc, [sp], #4
 261              	.L11:
 262              	.LCFI5:
 263              		.cfi_restore_state
ARM GAS  /tmp/cc6AKk3H.s 			page 12


 129:Core/Src/main.c ****   }
 264              		.loc 1 129 5 is_stmt 1 view .LVU71
 265 0092 FFF7FEFF 		bl	Error_Handler
 266              	.LVL3:
 267              	.L12:
 143:Core/Src/main.c ****   }
 268              		.loc 1 143 5 view .LVU72
 269 0096 FFF7FEFF 		bl	Error_Handler
 270              	.LVL4:
 271              	.L14:
 272 009a 00BF     		.align	2
 273              	.L13:
 274 009c 00380240 		.word	1073887232
 275 00a0 00700040 		.word	1073770496
 276              		.cfi_endproc
 277              	.LFE131:
 279              		.section	.text.main,"ax",%progbits
 280              		.align	1
 281              		.global	main
 282              		.syntax unified
 283              		.thumb
 284              		.thumb_func
 286              	main:
 287              	.LFB130:
  64:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 288              		.loc 1 64 1 view -0
 289              		.cfi_startproc
 290              		@ Volatile: function does not return.
 291              		@ args = 0, pretend = 0, frame = 0
 292              		@ frame_needed = 0, uses_anonymous_args = 0
 293 0000 08B5     		push	{r3, lr}
 294              	.LCFI6:
 295              		.cfi_def_cfa_offset 8
 296              		.cfi_offset 3, -8
 297              		.cfi_offset 14, -4
  72:Core/Src/main.c **** 
 298              		.loc 1 72 3 view .LVU74
 299 0002 FFF7FEFF 		bl	HAL_Init
 300              	.LVL5:
  79:Core/Src/main.c **** 
 301              		.loc 1 79 3 view .LVU75
 302 0006 FFF7FEFF 		bl	SystemClock_Config
 303              	.LVL6:
  86:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 304              		.loc 1 86 3 view .LVU76
 305 000a FFF7FEFF 		bl	MX_GPIO_Init
 306              	.LVL7:
 307              	.L16:
  93:Core/Src/main.c ****   {
 308              		.loc 1 93 3 discriminator 1 view .LVU77
  98:Core/Src/main.c ****   /* USER CODE END 3 */
 309              		.loc 1 98 3 discriminator 1 view .LVU78
  93:Core/Src/main.c ****   {
 310              		.loc 1 93 9 discriminator 1 view .LVU79
 311 000e FEE7     		b	.L16
 312              		.cfi_endproc
 313              	.LFE130:
ARM GAS  /tmp/cc6AKk3H.s 			page 13


 315              		.text
 316              	.Letext0:
 317              		.file 3 "/home/cdp/Downloads/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default
 318              		.file 4 "/home/cdp/Downloads/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 319              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 320              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 321              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 322              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 323              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 324              		.file 10 "<built-in>"
ARM GAS  /tmp/cc6AKk3H.s 			page 14


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/cc6AKk3H.s:20     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/cc6AKk3H.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/cc6AKk3H.s:79     .text.MX_GPIO_Init:0000000000000034 $d
     /tmp/cc6AKk3H.s:84     .text.Error_Handler:0000000000000000 $t
     /tmp/cc6AKk3H.s:90     .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/cc6AKk3H.s:122    .text.SystemClock_Config:0000000000000000 $t
     /tmp/cc6AKk3H.s:128    .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/cc6AKk3H.s:274    .text.SystemClock_Config:000000000000009c $d
     /tmp/cc6AKk3H.s:280    .text.main:0000000000000000 $t
     /tmp/cc6AKk3H.s:286    .text.main:0000000000000000 main

UNDEFINED SYMBOLS
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
