

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_ap_fixed_16_4_4_0_0_config3_dense_qk_13'
================================================================
* Date:           Tue Jan 28 17:11:29 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.299 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.16>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%idx_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %idx"   --->   Operation 4 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%weights_27_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_27_val"   --->   Operation 5 'read' 'weights_27_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%weights_26_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_26_val"   --->   Operation 6 'read' 'weights_26_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%weights_25_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_25_val"   --->   Operation 7 'read' 'weights_25_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%weights_24_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_24_val"   --->   Operation 8 'read' 'weights_24_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%weights_23_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_23_val"   --->   Operation 9 'read' 'weights_23_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%weights_22_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_22_val"   --->   Operation 10 'read' 'weights_22_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%weights_21_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_21_val"   --->   Operation 11 'read' 'weights_21_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%weights_20_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_20_val"   --->   Operation 12 'read' 'weights_20_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%weights_19_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_19_val"   --->   Operation 13 'read' 'weights_19_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%weights_18_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_18_val"   --->   Operation 14 'read' 'weights_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%weights_17_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_17_val"   --->   Operation 15 'read' 'weights_17_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%weights_16_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_16_val"   --->   Operation 16 'read' 'weights_16_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%weights_15_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_15_val"   --->   Operation 17 'read' 'weights_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%weights_14_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_14_val"   --->   Operation 18 'read' 'weights_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%data_27_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_27_val"   --->   Operation 19 'read' 'data_27_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%data_26_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_26_val"   --->   Operation 20 'read' 'data_26_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%data_25_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_25_val"   --->   Operation 21 'read' 'data_25_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_24_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_24_val"   --->   Operation 22 'read' 'data_24_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_23_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_23_val"   --->   Operation 23 'read' 'data_23_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_22_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_22_val"   --->   Operation 24 'read' 'data_22_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_21_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_21_val"   --->   Operation 25 'read' 'data_21_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_20_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_20_val"   --->   Operation 26 'read' 'data_20_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_19_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_19_val"   --->   Operation 27 'read' 'data_19_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_18_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_18_val"   --->   Operation 28 'read' 'data_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_17_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_17_val"   --->   Operation 29 'read' 'data_17_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_16_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_16_val"   --->   Operation 30 'read' 'data_16_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_15_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_15_val"   --->   Operation 31 'read' 'data_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_14_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_14_val"   --->   Operation 32 'read' 'data_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.58ns)   --->   "%a = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i5, i5 14, i16 %data_14_val_read, i5 15, i16 %data_15_val_read, i5 16, i16 %data_16_val_read, i5 17, i16 %data_17_val_read, i5 18, i16 %data_18_val_read, i5 19, i16 %data_19_val_read, i5 20, i16 %data_20_val_read, i5 21, i16 %data_21_val_read, i16 0, i5 %idx_read"   --->   Operation 33 'sparsemux' 'a' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%conv_i_i = sext i16 %a"   --->   Operation 34 'sext' 'conv_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i16 %weights_14_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 35 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.94ns)   --->   "%mul_ln73 = mul i32 %conv_i_i, i32 %sext_ln73" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 36 'mul' 'mul_ln73' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 37 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 38 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_2643 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 39 'bitselect' 'tmp_2643' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_2644 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 40 'bitselect' 'tmp_2644' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i32 %mul_ln73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 41 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.73ns)   --->   "%icmp_ln42 = icmp_ne  i11 %trunc_ln42, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 42 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_583)   --->   "%tmp_2645 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 43 'bitselect' 'tmp_2645' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%or_ln42 = or i1 %tmp_2643, i1 %icmp_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 44 'or' 'or_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%and_ln42 = and i1 %or_ln42, i1 %tmp_2644" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 45 'and' 'and_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%zext_ln42 = zext i1 %and_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 46 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42 = add i16 %trunc_ln, i16 %zext_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 47 'add' 'add_ln42' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_2646 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 48 'bitselect' 'tmp_2646' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_583)   --->   "%xor_ln42 = xor i1 %tmp_2646, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 49 'xor' 'xor_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_583 = and i1 %tmp_2645, i1 %xor_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 50 'and' 'and_ln42_583' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 51 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.57ns)   --->   "%icmp_ln42_441 = icmp_eq  i3 %tmp_8, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 52 'icmp' 'icmp_ln42_441' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_s = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 53 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.70ns)   --->   "%icmp_ln42_442 = icmp_eq  i4 %tmp_s, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 54 'icmp' 'icmp_ln42_442' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.70ns)   --->   "%icmp_ln42_443 = icmp_eq  i4 %tmp_s, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 55 'icmp' 'icmp_ln42_443' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln73_79 = sext i16 %weights_15_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 56 'sext' 'sext_ln73_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.94ns)   --->   "%mul_ln73_79 = mul i32 %conv_i_i, i32 %sext_ln73_79" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 57 'mul' 'mul_ln73_79' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_2648 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_79, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 58 'bitselect' 'tmp_2648' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_79)   --->   "%trunc_ln42_s = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_79, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 59 'partselect' 'trunc_ln42_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_79)   --->   "%tmp_2649 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_79, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 60 'bitselect' 'tmp_2649' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_79)   --->   "%tmp_2650 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_79, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 61 'bitselect' 'tmp_2650' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln42_163 = trunc i32 %mul_ln73_79" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 62 'trunc' 'trunc_ln42_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.73ns)   --->   "%icmp_ln42_444 = icmp_ne  i11 %trunc_ln42_163, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 63 'icmp' 'icmp_ln42_444' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_590)   --->   "%tmp_2651 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_79, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 64 'bitselect' 'tmp_2651' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_79)   --->   "%or_ln42_319 = or i1 %tmp_2649, i1 %icmp_ln42_444" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 65 'or' 'or_ln42_319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_79)   --->   "%and_ln42_589 = and i1 %or_ln42_319, i1 %tmp_2650" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 66 'and' 'and_ln42_589' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_79)   --->   "%zext_ln42_79 = zext i1 %and_ln42_589" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 67 'zext' 'zext_ln42_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_79 = add i16 %trunc_ln42_s, i16 %zext_ln42_79" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 68 'add' 'add_ln42_79' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_2652 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_79, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 69 'bitselect' 'tmp_2652' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_590)   --->   "%xor_ln42_334 = xor i1 %tmp_2652, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 70 'xor' 'xor_ln42_334' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_590 = and i1 %tmp_2651, i1 %xor_ln42_334" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 71 'and' 'and_ln42_590' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_919 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_79, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 72 'partselect' 'tmp_919' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.57ns)   --->   "%icmp_ln42_445 = icmp_eq  i3 %tmp_919, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 73 'icmp' 'icmp_ln42_445' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_920 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_79, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 74 'partselect' 'tmp_920' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.70ns)   --->   "%icmp_ln42_446 = icmp_eq  i4 %tmp_920, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 75 'icmp' 'icmp_ln42_446' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.70ns)   --->   "%icmp_ln42_447 = icmp_eq  i4 %tmp_920, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 76 'icmp' 'icmp_ln42_447' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.58ns)   --->   "%a_55 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i5, i5 14, i16 %data_15_val_read, i5 15, i16 %data_16_val_read, i5 16, i16 %data_17_val_read, i5 17, i16 %data_18_val_read, i5 18, i16 %data_19_val_read, i5 19, i16 %data_20_val_read, i5 20, i16 %data_21_val_read, i5 21, i16 %data_22_val_read, i16 0, i5 %idx_read"   --->   Operation 77 'sparsemux' 'a_55' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%conv_i_i_1 = sext i16 %a_55"   --->   Operation 78 'sext' 'conv_i_i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln73_80 = sext i16 %weights_16_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 79 'sext' 'sext_ln73_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (1.94ns)   --->   "%mul_ln73_80 = mul i32 %conv_i_i_1, i32 %sext_ln73_80" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 80 'mul' 'mul_ln73_80' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_2654 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_80, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 81 'bitselect' 'tmp_2654' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_80)   --->   "%trunc_ln42_104 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_80, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 82 'partselect' 'trunc_ln42_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_80)   --->   "%tmp_2655 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_80, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 83 'bitselect' 'tmp_2655' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_80)   --->   "%tmp_2656 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_80, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 84 'bitselect' 'tmp_2656' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln42_164 = trunc i32 %mul_ln73_80" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 85 'trunc' 'trunc_ln42_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.73ns)   --->   "%icmp_ln42_448 = icmp_ne  i11 %trunc_ln42_164, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 86 'icmp' 'icmp_ln42_448' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_597)   --->   "%tmp_2657 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_80, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 87 'bitselect' 'tmp_2657' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_80)   --->   "%or_ln42_323 = or i1 %tmp_2655, i1 %icmp_ln42_448" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 88 'or' 'or_ln42_323' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_80)   --->   "%and_ln42_596 = and i1 %or_ln42_323, i1 %tmp_2656" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 89 'and' 'and_ln42_596' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_80)   --->   "%zext_ln42_80 = zext i1 %and_ln42_596" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 90 'zext' 'zext_ln42_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_80 = add i16 %trunc_ln42_104, i16 %zext_ln42_80" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 91 'add' 'add_ln42_80' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_2658 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_80, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 92 'bitselect' 'tmp_2658' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_597)   --->   "%xor_ln42_338 = xor i1 %tmp_2658, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 93 'xor' 'xor_ln42_338' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_597 = and i1 %tmp_2657, i1 %xor_ln42_338" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 94 'and' 'and_ln42_597' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_921 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_80, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 95 'partselect' 'tmp_921' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.57ns)   --->   "%icmp_ln42_449 = icmp_eq  i3 %tmp_921, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 96 'icmp' 'icmp_ln42_449' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_922 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_80, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 97 'partselect' 'tmp_922' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.70ns)   --->   "%icmp_ln42_450 = icmp_eq  i4 %tmp_922, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 98 'icmp' 'icmp_ln42_450' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.70ns)   --->   "%icmp_ln42_451 = icmp_eq  i4 %tmp_922, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 99 'icmp' 'icmp_ln42_451' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln73_81 = sext i16 %weights_17_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 100 'sext' 'sext_ln73_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (1.94ns)   --->   "%mul_ln73_81 = mul i32 %conv_i_i_1, i32 %sext_ln73_81" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 101 'mul' 'mul_ln73_81' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_2660 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_81, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 102 'bitselect' 'tmp_2660' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_81)   --->   "%trunc_ln42_105 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_81, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 103 'partselect' 'trunc_ln42_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_81)   --->   "%tmp_2661 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_81, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 104 'bitselect' 'tmp_2661' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_81)   --->   "%tmp_2662 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_81, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 105 'bitselect' 'tmp_2662' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln42_165 = trunc i32 %mul_ln73_81" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 106 'trunc' 'trunc_ln42_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.73ns)   --->   "%icmp_ln42_452 = icmp_ne  i11 %trunc_ln42_165, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 107 'icmp' 'icmp_ln42_452' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_604)   --->   "%tmp_2663 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_81, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 108 'bitselect' 'tmp_2663' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_81)   --->   "%or_ln42_327 = or i1 %tmp_2661, i1 %icmp_ln42_452" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 109 'or' 'or_ln42_327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_81)   --->   "%and_ln42_603 = and i1 %or_ln42_327, i1 %tmp_2662" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 110 'and' 'and_ln42_603' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_81)   --->   "%zext_ln42_81 = zext i1 %and_ln42_603" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 111 'zext' 'zext_ln42_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_81 = add i16 %trunc_ln42_105, i16 %zext_ln42_81" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 112 'add' 'add_ln42_81' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_2664 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_81, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 113 'bitselect' 'tmp_2664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_604)   --->   "%xor_ln42_342 = xor i1 %tmp_2664, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 114 'xor' 'xor_ln42_342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_604 = and i1 %tmp_2663, i1 %xor_ln42_342" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 115 'and' 'and_ln42_604' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_923 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_81, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 116 'partselect' 'tmp_923' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.57ns)   --->   "%icmp_ln42_453 = icmp_eq  i3 %tmp_923, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 117 'icmp' 'icmp_ln42_453' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_924 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_81, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 118 'partselect' 'tmp_924' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.70ns)   --->   "%icmp_ln42_454 = icmp_eq  i4 %tmp_924, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 119 'icmp' 'icmp_ln42_454' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.70ns)   --->   "%icmp_ln42_455 = icmp_eq  i4 %tmp_924, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 120 'icmp' 'icmp_ln42_455' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.58ns)   --->   "%a_56 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i5, i5 14, i16 %data_16_val_read, i5 15, i16 %data_17_val_read, i5 16, i16 %data_18_val_read, i5 17, i16 %data_19_val_read, i5 18, i16 %data_20_val_read, i5 19, i16 %data_21_val_read, i5 20, i16 %data_22_val_read, i5 21, i16 %data_23_val_read, i16 0, i5 %idx_read"   --->   Operation 121 'sparsemux' 'a_56' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%conv_i_i_2 = sext i16 %a_56"   --->   Operation 122 'sext' 'conv_i_i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln73_82 = sext i16 %weights_18_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 123 'sext' 'sext_ln73_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (1.94ns)   --->   "%mul_ln73_82 = mul i32 %conv_i_i_2, i32 %sext_ln73_82" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 124 'mul' 'mul_ln73_82' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_2666 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_82, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 125 'bitselect' 'tmp_2666' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_82)   --->   "%trunc_ln42_106 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_82, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 126 'partselect' 'trunc_ln42_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_82)   --->   "%tmp_2667 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_82, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 127 'bitselect' 'tmp_2667' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_82)   --->   "%tmp_2668 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_82, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 128 'bitselect' 'tmp_2668' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln42_166 = trunc i32 %mul_ln73_82" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 129 'trunc' 'trunc_ln42_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.73ns)   --->   "%icmp_ln42_456 = icmp_ne  i11 %trunc_ln42_166, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 130 'icmp' 'icmp_ln42_456' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_611)   --->   "%tmp_2669 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_82, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 131 'bitselect' 'tmp_2669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_82)   --->   "%or_ln42_331 = or i1 %tmp_2667, i1 %icmp_ln42_456" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 132 'or' 'or_ln42_331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_82)   --->   "%and_ln42_610 = and i1 %or_ln42_331, i1 %tmp_2668" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 133 'and' 'and_ln42_610' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_82)   --->   "%zext_ln42_82 = zext i1 %and_ln42_610" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 134 'zext' 'zext_ln42_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_82 = add i16 %trunc_ln42_106, i16 %zext_ln42_82" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 135 'add' 'add_ln42_82' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_2670 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_82, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 136 'bitselect' 'tmp_2670' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_611)   --->   "%xor_ln42_346 = xor i1 %tmp_2670, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 137 'xor' 'xor_ln42_346' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_611 = and i1 %tmp_2669, i1 %xor_ln42_346" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 138 'and' 'and_ln42_611' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_925 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_82, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 139 'partselect' 'tmp_925' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.57ns)   --->   "%icmp_ln42_457 = icmp_eq  i3 %tmp_925, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 140 'icmp' 'icmp_ln42_457' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_926 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_82, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 141 'partselect' 'tmp_926' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.70ns)   --->   "%icmp_ln42_458 = icmp_eq  i4 %tmp_926, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 142 'icmp' 'icmp_ln42_458' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.70ns)   --->   "%icmp_ln42_459 = icmp_eq  i4 %tmp_926, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 143 'icmp' 'icmp_ln42_459' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln73_83 = sext i16 %weights_19_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 144 'sext' 'sext_ln73_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (1.94ns)   --->   "%mul_ln73_83 = mul i32 %conv_i_i_2, i32 %sext_ln73_83" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 145 'mul' 'mul_ln73_83' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_2672 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_83, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 146 'bitselect' 'tmp_2672' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_83)   --->   "%trunc_ln42_107 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_83, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 147 'partselect' 'trunc_ln42_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_83)   --->   "%tmp_2673 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_83, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 148 'bitselect' 'tmp_2673' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_83)   --->   "%tmp_2674 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_83, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 149 'bitselect' 'tmp_2674' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln42_167 = trunc i32 %mul_ln73_83" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 150 'trunc' 'trunc_ln42_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.73ns)   --->   "%icmp_ln42_460 = icmp_ne  i11 %trunc_ln42_167, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 151 'icmp' 'icmp_ln42_460' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_618)   --->   "%tmp_2675 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_83, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 152 'bitselect' 'tmp_2675' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_83)   --->   "%or_ln42_335 = or i1 %tmp_2673, i1 %icmp_ln42_460" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 153 'or' 'or_ln42_335' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_83)   --->   "%and_ln42_617 = and i1 %or_ln42_335, i1 %tmp_2674" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 154 'and' 'and_ln42_617' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_83)   --->   "%zext_ln42_83 = zext i1 %and_ln42_617" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 155 'zext' 'zext_ln42_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_83 = add i16 %trunc_ln42_107, i16 %zext_ln42_83" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 156 'add' 'add_ln42_83' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_2676 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_83, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 157 'bitselect' 'tmp_2676' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_618)   --->   "%xor_ln42_350 = xor i1 %tmp_2676, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 158 'xor' 'xor_ln42_350' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_618 = and i1 %tmp_2675, i1 %xor_ln42_350" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 159 'and' 'and_ln42_618' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_927 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_83, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 160 'partselect' 'tmp_927' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.57ns)   --->   "%icmp_ln42_461 = icmp_eq  i3 %tmp_927, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 161 'icmp' 'icmp_ln42_461' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_928 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_83, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 162 'partselect' 'tmp_928' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.70ns)   --->   "%icmp_ln42_462 = icmp_eq  i4 %tmp_928, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 163 'icmp' 'icmp_ln42_462' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.70ns)   --->   "%icmp_ln42_463 = icmp_eq  i4 %tmp_928, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 164 'icmp' 'icmp_ln42_463' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.58ns)   --->   "%a_57 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i5, i5 14, i16 %data_17_val_read, i5 15, i16 %data_18_val_read, i5 16, i16 %data_19_val_read, i5 17, i16 %data_20_val_read, i5 18, i16 %data_21_val_read, i5 19, i16 %data_22_val_read, i5 20, i16 %data_23_val_read, i5 21, i16 %data_24_val_read, i16 0, i5 %idx_read"   --->   Operation 165 'sparsemux' 'a_57' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%conv_i_i_3 = sext i16 %a_57"   --->   Operation 166 'sext' 'conv_i_i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln73_84 = sext i16 %weights_20_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 167 'sext' 'sext_ln73_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (1.94ns)   --->   "%mul_ln73_84 = mul i32 %conv_i_i_3, i32 %sext_ln73_84" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 168 'mul' 'mul_ln73_84' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_2678 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_84, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 169 'bitselect' 'tmp_2678' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_84)   --->   "%trunc_ln42_108 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_84, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 170 'partselect' 'trunc_ln42_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_84)   --->   "%tmp_2679 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_84, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 171 'bitselect' 'tmp_2679' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_84)   --->   "%tmp_2680 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_84, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 172 'bitselect' 'tmp_2680' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln42_168 = trunc i32 %mul_ln73_84" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 173 'trunc' 'trunc_ln42_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.73ns)   --->   "%icmp_ln42_464 = icmp_ne  i11 %trunc_ln42_168, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 174 'icmp' 'icmp_ln42_464' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_625)   --->   "%tmp_2681 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_84, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 175 'bitselect' 'tmp_2681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_84)   --->   "%or_ln42_339 = or i1 %tmp_2679, i1 %icmp_ln42_464" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 176 'or' 'or_ln42_339' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_84)   --->   "%and_ln42_624 = and i1 %or_ln42_339, i1 %tmp_2680" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 177 'and' 'and_ln42_624' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_84)   --->   "%zext_ln42_84 = zext i1 %and_ln42_624" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 178 'zext' 'zext_ln42_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_84 = add i16 %trunc_ln42_108, i16 %zext_ln42_84" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 179 'add' 'add_ln42_84' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_2682 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_84, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 180 'bitselect' 'tmp_2682' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_625)   --->   "%xor_ln42_354 = xor i1 %tmp_2682, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 181 'xor' 'xor_ln42_354' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_625 = and i1 %tmp_2681, i1 %xor_ln42_354" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 182 'and' 'and_ln42_625' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_929 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_84, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 183 'partselect' 'tmp_929' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.57ns)   --->   "%icmp_ln42_465 = icmp_eq  i3 %tmp_929, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 184 'icmp' 'icmp_ln42_465' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_930 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_84, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 185 'partselect' 'tmp_930' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.70ns)   --->   "%icmp_ln42_466 = icmp_eq  i4 %tmp_930, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 186 'icmp' 'icmp_ln42_466' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.70ns)   --->   "%icmp_ln42_467 = icmp_eq  i4 %tmp_930, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 187 'icmp' 'icmp_ln42_467' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln73_85 = sext i16 %weights_21_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 188 'sext' 'sext_ln73_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (1.94ns)   --->   "%mul_ln73_85 = mul i32 %conv_i_i_3, i32 %sext_ln73_85" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 189 'mul' 'mul_ln73_85' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_2684 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_85, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 190 'bitselect' 'tmp_2684' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_85)   --->   "%trunc_ln42_109 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_85, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 191 'partselect' 'trunc_ln42_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_85)   --->   "%tmp_2685 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_85, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 192 'bitselect' 'tmp_2685' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_85)   --->   "%tmp_2686 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_85, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 193 'bitselect' 'tmp_2686' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln42_169 = trunc i32 %mul_ln73_85" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 194 'trunc' 'trunc_ln42_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.73ns)   --->   "%icmp_ln42_468 = icmp_ne  i11 %trunc_ln42_169, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 195 'icmp' 'icmp_ln42_468' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_632)   --->   "%tmp_2687 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_85, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 196 'bitselect' 'tmp_2687' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_85)   --->   "%or_ln42_343 = or i1 %tmp_2685, i1 %icmp_ln42_468" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 197 'or' 'or_ln42_343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_85)   --->   "%and_ln42_631 = and i1 %or_ln42_343, i1 %tmp_2686" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 198 'and' 'and_ln42_631' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_85)   --->   "%zext_ln42_85 = zext i1 %and_ln42_631" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 199 'zext' 'zext_ln42_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_85 = add i16 %trunc_ln42_109, i16 %zext_ln42_85" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 200 'add' 'add_ln42_85' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_2688 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_85, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 201 'bitselect' 'tmp_2688' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_632)   --->   "%xor_ln42_358 = xor i1 %tmp_2688, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 202 'xor' 'xor_ln42_358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 203 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_632 = and i1 %tmp_2687, i1 %xor_ln42_358" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 203 'and' 'and_ln42_632' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_931 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_85, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 204 'partselect' 'tmp_931' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.57ns)   --->   "%icmp_ln42_469 = icmp_eq  i3 %tmp_931, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 205 'icmp' 'icmp_ln42_469' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_932 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_85, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 206 'partselect' 'tmp_932' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.70ns)   --->   "%icmp_ln42_470 = icmp_eq  i4 %tmp_932, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 207 'icmp' 'icmp_ln42_470' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 208 [1/1] (0.70ns)   --->   "%icmp_ln42_471 = icmp_eq  i4 %tmp_932, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 208 'icmp' 'icmp_ln42_471' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 209 [1/1] (0.58ns)   --->   "%a_58 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i5, i5 14, i16 %data_18_val_read, i5 15, i16 %data_19_val_read, i5 16, i16 %data_20_val_read, i5 17, i16 %data_21_val_read, i5 18, i16 %data_22_val_read, i5 19, i16 %data_23_val_read, i5 20, i16 %data_24_val_read, i5 21, i16 %data_25_val_read, i16 0, i5 %idx_read"   --->   Operation 209 'sparsemux' 'a_58' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (0.58ns)   --->   "%a_59 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i5, i5 14, i16 %data_19_val_read, i5 15, i16 %data_20_val_read, i5 16, i16 %data_21_val_read, i5 17, i16 %data_22_val_read, i5 18, i16 %data_23_val_read, i5 19, i16 %data_24_val_read, i5 20, i16 %data_25_val_read, i5 21, i16 %data_26_val_read, i16 0, i5 %idx_read"   --->   Operation 210 'sparsemux' 'a_59' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.58ns)   --->   "%a_60 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i5, i5 14, i16 %data_20_val_read, i5 15, i16 %data_21_val_read, i5 16, i16 %data_22_val_read, i5 17, i16 %data_23_val_read, i5 18, i16 %data_24_val_read, i5 19, i16 %data_25_val_read, i5 20, i16 %data_26_val_read, i5 21, i16 %data_27_val_read, i16 0, i5 %idx_read"   --->   Operation 211 'sparsemux' 'a_60' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.22>
ST_2 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_586)   --->   "%select_ln42 = select i1 %and_ln42_583, i1 %icmp_ln42_442, i1 %icmp_ln42_443" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 212 'select' 'select_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_587)   --->   "%tmp_2647 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 213 'bitselect' 'tmp_2647' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_587)   --->   "%xor_ln42_386 = xor i1 %tmp_2647, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 214 'xor' 'xor_ln42_386' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_587)   --->   "%and_ln42_584 = and i1 %icmp_ln42_441, i1 %xor_ln42_386" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 215 'and' 'and_ln42_584' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_587)   --->   "%select_ln42_331 = select i1 %and_ln42_583, i1 %and_ln42_584, i1 %icmp_ln42_442" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 216 'select' 'select_ln42_331' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_318)   --->   "%and_ln42_585 = and i1 %and_ln42_583, i1 %icmp_ln42_442" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 217 'and' 'and_ln42_585' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_586)   --->   "%xor_ln42_331 = xor i1 %select_ln42, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 218 'xor' 'xor_ln42_331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_586)   --->   "%or_ln42_316 = or i1 %tmp_2646, i1 %xor_ln42_331" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 219 'or' 'or_ln42_316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_586)   --->   "%xor_ln42_332 = xor i1 %tmp, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 220 'xor' 'xor_ln42_332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 221 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_586 = and i1 %or_ln42_316, i1 %xor_ln42_332" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 221 'and' 'and_ln42_586' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 222 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_587 = and i1 %tmp_2646, i1 %select_ln42_331" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 222 'and' 'and_ln42_587' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_318)   --->   "%or_ln42_317 = or i1 %and_ln42_585, i1 %and_ln42_587" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 223 'or' 'or_ln42_317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_318)   --->   "%xor_ln42_333 = xor i1 %or_ln42_317, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 224 'xor' 'xor_ln42_333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_318)   --->   "%and_ln42_588 = and i1 %tmp, i1 %xor_ln42_333" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 225 'and' 'and_ln42_588' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_333)   --->   "%select_ln42_332 = select i1 %and_ln42_586, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 226 'select' 'select_ln42_332' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 227 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_318 = or i1 %and_ln42_586, i1 %and_ln42_588" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 227 'or' 'or_ln42_318' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_333 = select i1 %or_ln42_318, i16 %select_ln42_332, i16 %add_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 228 'select' 'select_ln42_333' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_593)   --->   "%select_ln42_334 = select i1 %and_ln42_590, i1 %icmp_ln42_446, i1 %icmp_ln42_447" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 229 'select' 'select_ln42_334' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_594)   --->   "%tmp_2653 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_79, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 230 'bitselect' 'tmp_2653' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_594)   --->   "%xor_ln42_387 = xor i1 %tmp_2653, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 231 'xor' 'xor_ln42_387' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_594)   --->   "%and_ln42_591 = and i1 %icmp_ln42_445, i1 %xor_ln42_387" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 232 'and' 'and_ln42_591' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_594)   --->   "%select_ln42_335 = select i1 %and_ln42_590, i1 %and_ln42_591, i1 %icmp_ln42_446" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 233 'select' 'select_ln42_335' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_322)   --->   "%and_ln42_592 = and i1 %and_ln42_590, i1 %icmp_ln42_446" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 234 'and' 'and_ln42_592' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_593)   --->   "%xor_ln42_335 = xor i1 %select_ln42_334, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 235 'xor' 'xor_ln42_335' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_593)   --->   "%or_ln42_320 = or i1 %tmp_2652, i1 %xor_ln42_335" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 236 'or' 'or_ln42_320' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_593)   --->   "%xor_ln42_336 = xor i1 %tmp_2648, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 237 'xor' 'xor_ln42_336' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 238 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_593 = and i1 %or_ln42_320, i1 %xor_ln42_336" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 238 'and' 'and_ln42_593' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 239 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_594 = and i1 %tmp_2652, i1 %select_ln42_335" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 239 'and' 'and_ln42_594' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_322)   --->   "%or_ln42_321 = or i1 %and_ln42_592, i1 %and_ln42_594" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 240 'or' 'or_ln42_321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_322)   --->   "%xor_ln42_337 = xor i1 %or_ln42_321, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 241 'xor' 'xor_ln42_337' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_322)   --->   "%and_ln42_595 = and i1 %tmp_2648, i1 %xor_ln42_337" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 242 'and' 'and_ln42_595' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_337)   --->   "%select_ln42_336 = select i1 %and_ln42_593, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 243 'select' 'select_ln42_336' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 244 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_322 = or i1 %and_ln42_593, i1 %and_ln42_595" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 244 'or' 'or_ln42_322' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 245 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_337 = select i1 %or_ln42_322, i16 %select_ln42_336, i16 %add_ln42_79" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 245 'select' 'select_ln42_337' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_600)   --->   "%select_ln42_338 = select i1 %and_ln42_597, i1 %icmp_ln42_450, i1 %icmp_ln42_451" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 246 'select' 'select_ln42_338' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_601)   --->   "%tmp_2659 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_80, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 247 'bitselect' 'tmp_2659' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_601)   --->   "%xor_ln42_388 = xor i1 %tmp_2659, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 248 'xor' 'xor_ln42_388' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_601)   --->   "%and_ln42_598 = and i1 %icmp_ln42_449, i1 %xor_ln42_388" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 249 'and' 'and_ln42_598' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_601)   --->   "%select_ln42_339 = select i1 %and_ln42_597, i1 %and_ln42_598, i1 %icmp_ln42_450" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 250 'select' 'select_ln42_339' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_326)   --->   "%and_ln42_599 = and i1 %and_ln42_597, i1 %icmp_ln42_450" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 251 'and' 'and_ln42_599' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_600)   --->   "%xor_ln42_339 = xor i1 %select_ln42_338, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 252 'xor' 'xor_ln42_339' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_600)   --->   "%or_ln42_324 = or i1 %tmp_2658, i1 %xor_ln42_339" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 253 'or' 'or_ln42_324' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_600)   --->   "%xor_ln42_340 = xor i1 %tmp_2654, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 254 'xor' 'xor_ln42_340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 255 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_600 = and i1 %or_ln42_324, i1 %xor_ln42_340" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 255 'and' 'and_ln42_600' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 256 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_601 = and i1 %tmp_2658, i1 %select_ln42_339" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 256 'and' 'and_ln42_601' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_326)   --->   "%or_ln42_325 = or i1 %and_ln42_599, i1 %and_ln42_601" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 257 'or' 'or_ln42_325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_326)   --->   "%xor_ln42_341 = xor i1 %or_ln42_325, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 258 'xor' 'xor_ln42_341' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_326)   --->   "%and_ln42_602 = and i1 %tmp_2654, i1 %xor_ln42_341" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 259 'and' 'and_ln42_602' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_341)   --->   "%select_ln42_340 = select i1 %and_ln42_600, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 260 'select' 'select_ln42_340' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_326 = or i1 %and_ln42_600, i1 %and_ln42_602" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 261 'or' 'or_ln42_326' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 262 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_341 = select i1 %or_ln42_326, i16 %select_ln42_340, i16 %add_ln42_80" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 262 'select' 'select_ln42_341' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_607)   --->   "%select_ln42_342 = select i1 %and_ln42_604, i1 %icmp_ln42_454, i1 %icmp_ln42_455" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 263 'select' 'select_ln42_342' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_608)   --->   "%tmp_2665 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_81, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 264 'bitselect' 'tmp_2665' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_608)   --->   "%xor_ln42_389 = xor i1 %tmp_2665, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 265 'xor' 'xor_ln42_389' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_608)   --->   "%and_ln42_605 = and i1 %icmp_ln42_453, i1 %xor_ln42_389" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 266 'and' 'and_ln42_605' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_608)   --->   "%select_ln42_343 = select i1 %and_ln42_604, i1 %and_ln42_605, i1 %icmp_ln42_454" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 267 'select' 'select_ln42_343' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_330)   --->   "%and_ln42_606 = and i1 %and_ln42_604, i1 %icmp_ln42_454" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 268 'and' 'and_ln42_606' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_607)   --->   "%xor_ln42_343 = xor i1 %select_ln42_342, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 269 'xor' 'xor_ln42_343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_607)   --->   "%or_ln42_328 = or i1 %tmp_2664, i1 %xor_ln42_343" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 270 'or' 'or_ln42_328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_607)   --->   "%xor_ln42_344 = xor i1 %tmp_2660, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 271 'xor' 'xor_ln42_344' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 272 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_607 = and i1 %or_ln42_328, i1 %xor_ln42_344" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 272 'and' 'and_ln42_607' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 273 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_608 = and i1 %tmp_2664, i1 %select_ln42_343" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 273 'and' 'and_ln42_608' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_330)   --->   "%or_ln42_329 = or i1 %and_ln42_606, i1 %and_ln42_608" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 274 'or' 'or_ln42_329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_330)   --->   "%xor_ln42_345 = xor i1 %or_ln42_329, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 275 'xor' 'xor_ln42_345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_330)   --->   "%and_ln42_609 = and i1 %tmp_2660, i1 %xor_ln42_345" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 276 'and' 'and_ln42_609' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_345)   --->   "%select_ln42_344 = select i1 %and_ln42_607, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 277 'select' 'select_ln42_344' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 278 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_330 = or i1 %and_ln42_607, i1 %and_ln42_609" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 278 'or' 'or_ln42_330' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 279 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_345 = select i1 %or_ln42_330, i16 %select_ln42_344, i16 %add_ln42_81" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 279 'select' 'select_ln42_345' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_614)   --->   "%select_ln42_346 = select i1 %and_ln42_611, i1 %icmp_ln42_458, i1 %icmp_ln42_459" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 280 'select' 'select_ln42_346' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_615)   --->   "%tmp_2671 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_82, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 281 'bitselect' 'tmp_2671' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_615)   --->   "%xor_ln42_390 = xor i1 %tmp_2671, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 282 'xor' 'xor_ln42_390' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_615)   --->   "%and_ln42_612 = and i1 %icmp_ln42_457, i1 %xor_ln42_390" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 283 'and' 'and_ln42_612' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_615)   --->   "%select_ln42_347 = select i1 %and_ln42_611, i1 %and_ln42_612, i1 %icmp_ln42_458" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 284 'select' 'select_ln42_347' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_334)   --->   "%and_ln42_613 = and i1 %and_ln42_611, i1 %icmp_ln42_458" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 285 'and' 'and_ln42_613' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_614)   --->   "%xor_ln42_347 = xor i1 %select_ln42_346, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 286 'xor' 'xor_ln42_347' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_614)   --->   "%or_ln42_332 = or i1 %tmp_2670, i1 %xor_ln42_347" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 287 'or' 'or_ln42_332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_614)   --->   "%xor_ln42_348 = xor i1 %tmp_2666, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 288 'xor' 'xor_ln42_348' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 289 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_614 = and i1 %or_ln42_332, i1 %xor_ln42_348" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 289 'and' 'and_ln42_614' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 290 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_615 = and i1 %tmp_2670, i1 %select_ln42_347" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 290 'and' 'and_ln42_615' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_334)   --->   "%or_ln42_333 = or i1 %and_ln42_613, i1 %and_ln42_615" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 291 'or' 'or_ln42_333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_334)   --->   "%xor_ln42_349 = xor i1 %or_ln42_333, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 292 'xor' 'xor_ln42_349' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_334)   --->   "%and_ln42_616 = and i1 %tmp_2666, i1 %xor_ln42_349" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 293 'and' 'and_ln42_616' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_349)   --->   "%select_ln42_348 = select i1 %and_ln42_614, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 294 'select' 'select_ln42_348' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 295 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_334 = or i1 %and_ln42_614, i1 %and_ln42_616" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 295 'or' 'or_ln42_334' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 296 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_349 = select i1 %or_ln42_334, i16 %select_ln42_348, i16 %add_ln42_82" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 296 'select' 'select_ln42_349' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_621)   --->   "%select_ln42_350 = select i1 %and_ln42_618, i1 %icmp_ln42_462, i1 %icmp_ln42_463" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 297 'select' 'select_ln42_350' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_622)   --->   "%tmp_2677 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_83, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 298 'bitselect' 'tmp_2677' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_622)   --->   "%xor_ln42_391 = xor i1 %tmp_2677, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 299 'xor' 'xor_ln42_391' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_622)   --->   "%and_ln42_619 = and i1 %icmp_ln42_461, i1 %xor_ln42_391" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 300 'and' 'and_ln42_619' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_622)   --->   "%select_ln42_351 = select i1 %and_ln42_618, i1 %and_ln42_619, i1 %icmp_ln42_462" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 301 'select' 'select_ln42_351' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_338)   --->   "%and_ln42_620 = and i1 %and_ln42_618, i1 %icmp_ln42_462" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 302 'and' 'and_ln42_620' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_621)   --->   "%xor_ln42_351 = xor i1 %select_ln42_350, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 303 'xor' 'xor_ln42_351' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_621)   --->   "%or_ln42_336 = or i1 %tmp_2676, i1 %xor_ln42_351" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 304 'or' 'or_ln42_336' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_621)   --->   "%xor_ln42_352 = xor i1 %tmp_2672, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 305 'xor' 'xor_ln42_352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 306 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_621 = and i1 %or_ln42_336, i1 %xor_ln42_352" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 306 'and' 'and_ln42_621' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 307 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_622 = and i1 %tmp_2676, i1 %select_ln42_351" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 307 'and' 'and_ln42_622' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_338)   --->   "%or_ln42_337 = or i1 %and_ln42_620, i1 %and_ln42_622" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 308 'or' 'or_ln42_337' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_338)   --->   "%xor_ln42_353 = xor i1 %or_ln42_337, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 309 'xor' 'xor_ln42_353' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_338)   --->   "%and_ln42_623 = and i1 %tmp_2672, i1 %xor_ln42_353" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 310 'and' 'and_ln42_623' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_353)   --->   "%select_ln42_352 = select i1 %and_ln42_621, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 311 'select' 'select_ln42_352' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 312 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_338 = or i1 %and_ln42_621, i1 %and_ln42_623" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 312 'or' 'or_ln42_338' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 313 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_353 = select i1 %or_ln42_338, i16 %select_ln42_352, i16 %add_ln42_83" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 313 'select' 'select_ln42_353' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_628)   --->   "%select_ln42_354 = select i1 %and_ln42_625, i1 %icmp_ln42_466, i1 %icmp_ln42_467" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 314 'select' 'select_ln42_354' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_629)   --->   "%tmp_2683 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_84, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 315 'bitselect' 'tmp_2683' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_629)   --->   "%xor_ln42_392 = xor i1 %tmp_2683, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 316 'xor' 'xor_ln42_392' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_629)   --->   "%and_ln42_626 = and i1 %icmp_ln42_465, i1 %xor_ln42_392" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 317 'and' 'and_ln42_626' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_629)   --->   "%select_ln42_355 = select i1 %and_ln42_625, i1 %and_ln42_626, i1 %icmp_ln42_466" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 318 'select' 'select_ln42_355' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_342)   --->   "%and_ln42_627 = and i1 %and_ln42_625, i1 %icmp_ln42_466" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 319 'and' 'and_ln42_627' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_628)   --->   "%xor_ln42_355 = xor i1 %select_ln42_354, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 320 'xor' 'xor_ln42_355' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_628)   --->   "%or_ln42_340 = or i1 %tmp_2682, i1 %xor_ln42_355" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 321 'or' 'or_ln42_340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_628)   --->   "%xor_ln42_356 = xor i1 %tmp_2678, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 322 'xor' 'xor_ln42_356' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 323 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_628 = and i1 %or_ln42_340, i1 %xor_ln42_356" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 323 'and' 'and_ln42_628' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 324 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_629 = and i1 %tmp_2682, i1 %select_ln42_355" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 324 'and' 'and_ln42_629' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_342)   --->   "%or_ln42_341 = or i1 %and_ln42_627, i1 %and_ln42_629" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 325 'or' 'or_ln42_341' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_342)   --->   "%xor_ln42_357 = xor i1 %or_ln42_341, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 326 'xor' 'xor_ln42_357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_342)   --->   "%and_ln42_630 = and i1 %tmp_2678, i1 %xor_ln42_357" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 327 'and' 'and_ln42_630' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_357)   --->   "%select_ln42_356 = select i1 %and_ln42_628, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 328 'select' 'select_ln42_356' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 329 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_342 = or i1 %and_ln42_628, i1 %and_ln42_630" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 329 'or' 'or_ln42_342' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 330 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_357 = select i1 %or_ln42_342, i16 %select_ln42_356, i16 %add_ln42_84" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 330 'select' 'select_ln42_357' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_635)   --->   "%select_ln42_358 = select i1 %and_ln42_632, i1 %icmp_ln42_470, i1 %icmp_ln42_471" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 331 'select' 'select_ln42_358' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_636)   --->   "%tmp_2689 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_85, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 332 'bitselect' 'tmp_2689' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_636)   --->   "%xor_ln42_393 = xor i1 %tmp_2689, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 333 'xor' 'xor_ln42_393' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_636)   --->   "%and_ln42_633 = and i1 %icmp_ln42_469, i1 %xor_ln42_393" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 334 'and' 'and_ln42_633' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_636)   --->   "%select_ln42_359 = select i1 %and_ln42_632, i1 %and_ln42_633, i1 %icmp_ln42_470" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 335 'select' 'select_ln42_359' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_346)   --->   "%and_ln42_634 = and i1 %and_ln42_632, i1 %icmp_ln42_470" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 336 'and' 'and_ln42_634' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_635)   --->   "%xor_ln42_359 = xor i1 %select_ln42_358, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 337 'xor' 'xor_ln42_359' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_635)   --->   "%or_ln42_344 = or i1 %tmp_2688, i1 %xor_ln42_359" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 338 'or' 'or_ln42_344' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_635)   --->   "%xor_ln42_360 = xor i1 %tmp_2684, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 339 'xor' 'xor_ln42_360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 340 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_635 = and i1 %or_ln42_344, i1 %xor_ln42_360" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 340 'and' 'and_ln42_635' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 341 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_636 = and i1 %tmp_2688, i1 %select_ln42_359" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 341 'and' 'and_ln42_636' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_346)   --->   "%or_ln42_345 = or i1 %and_ln42_634, i1 %and_ln42_636" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 342 'or' 'or_ln42_345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_346)   --->   "%xor_ln42_361 = xor i1 %or_ln42_345, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 343 'xor' 'xor_ln42_361' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_346)   --->   "%and_ln42_637 = and i1 %tmp_2684, i1 %xor_ln42_361" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 344 'and' 'and_ln42_637' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_361)   --->   "%select_ln42_360 = select i1 %and_ln42_635, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 345 'select' 'select_ln42_360' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 346 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_346 = or i1 %and_ln42_635, i1 %and_ln42_637" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 346 'or' 'or_ln42_346' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 347 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_361 = select i1 %or_ln42_346, i16 %select_ln42_360, i16 %add_ln42_85" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 347 'select' 'select_ln42_361' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 348 [1/1] (0.00ns)   --->   "%conv_i_i_4 = sext i16 %a_58"   --->   Operation 348 'sext' 'conv_i_i_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 349 [1/1] (0.00ns)   --->   "%sext_ln73_86 = sext i16 %weights_22_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 349 'sext' 'sext_ln73_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 350 [1/1] (1.94ns)   --->   "%mul_ln73_86 = mul i32 %conv_i_i_4, i32 %sext_ln73_86" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 350 'mul' 'mul_ln73_86' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_2690 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_86, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 351 'bitselect' 'tmp_2690' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_86)   --->   "%trunc_ln42_110 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_86, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 352 'partselect' 'trunc_ln42_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_86)   --->   "%tmp_2691 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_86, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 353 'bitselect' 'tmp_2691' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_86)   --->   "%tmp_2692 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_86, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 354 'bitselect' 'tmp_2692' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 355 [1/1] (0.00ns)   --->   "%trunc_ln42_170 = trunc i32 %mul_ln73_86" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 355 'trunc' 'trunc_ln42_170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 356 [1/1] (0.73ns)   --->   "%icmp_ln42_472 = icmp_ne  i11 %trunc_ln42_170, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 356 'icmp' 'icmp_ln42_472' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_639)   --->   "%tmp_2693 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_86, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 357 'bitselect' 'tmp_2693' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_86)   --->   "%or_ln42_347 = or i1 %tmp_2691, i1 %icmp_ln42_472" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 358 'or' 'or_ln42_347' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_86)   --->   "%and_ln42_638 = and i1 %or_ln42_347, i1 %tmp_2692" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 359 'and' 'and_ln42_638' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_86)   --->   "%zext_ln42_86 = zext i1 %and_ln42_638" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 360 'zext' 'zext_ln42_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 361 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_86 = add i16 %trunc_ln42_110, i16 %zext_ln42_86" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 361 'add' 'add_ln42_86' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_2694 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_86, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 362 'bitselect' 'tmp_2694' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_639)   --->   "%xor_ln42_362 = xor i1 %tmp_2694, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 363 'xor' 'xor_ln42_362' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 364 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_639 = and i1 %tmp_2693, i1 %xor_ln42_362" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 364 'and' 'and_ln42_639' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_933 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_86, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 365 'partselect' 'tmp_933' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 366 [1/1] (0.57ns)   --->   "%icmp_ln42_473 = icmp_eq  i3 %tmp_933, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 366 'icmp' 'icmp_ln42_473' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_934 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_86, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 367 'partselect' 'tmp_934' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 368 [1/1] (0.70ns)   --->   "%icmp_ln42_474 = icmp_eq  i4 %tmp_934, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 368 'icmp' 'icmp_ln42_474' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 369 [1/1] (0.70ns)   --->   "%icmp_ln42_475 = icmp_eq  i4 %tmp_934, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 369 'icmp' 'icmp_ln42_475' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_642)   --->   "%select_ln42_362 = select i1 %and_ln42_639, i1 %icmp_ln42_474, i1 %icmp_ln42_475" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 370 'select' 'select_ln42_362' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_643)   --->   "%tmp_2695 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_86, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 371 'bitselect' 'tmp_2695' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_643)   --->   "%xor_ln42_394 = xor i1 %tmp_2695, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 372 'xor' 'xor_ln42_394' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_643)   --->   "%and_ln42_640 = and i1 %icmp_ln42_473, i1 %xor_ln42_394" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 373 'and' 'and_ln42_640' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_643)   --->   "%select_ln42_363 = select i1 %and_ln42_639, i1 %and_ln42_640, i1 %icmp_ln42_474" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 374 'select' 'select_ln42_363' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_350)   --->   "%and_ln42_641 = and i1 %and_ln42_639, i1 %icmp_ln42_474" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 375 'and' 'and_ln42_641' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_642)   --->   "%xor_ln42_363 = xor i1 %select_ln42_362, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 376 'xor' 'xor_ln42_363' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_642)   --->   "%or_ln42_348 = or i1 %tmp_2694, i1 %xor_ln42_363" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 377 'or' 'or_ln42_348' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_642)   --->   "%xor_ln42_364 = xor i1 %tmp_2690, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 378 'xor' 'xor_ln42_364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 379 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_642 = and i1 %or_ln42_348, i1 %xor_ln42_364" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 379 'and' 'and_ln42_642' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 380 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_643 = and i1 %tmp_2694, i1 %select_ln42_363" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 380 'and' 'and_ln42_643' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_350)   --->   "%or_ln42_349 = or i1 %and_ln42_641, i1 %and_ln42_643" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 381 'or' 'or_ln42_349' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_350)   --->   "%xor_ln42_365 = xor i1 %or_ln42_349, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 382 'xor' 'xor_ln42_365' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_350)   --->   "%and_ln42_644 = and i1 %tmp_2690, i1 %xor_ln42_365" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 383 'and' 'and_ln42_644' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_365)   --->   "%select_ln42_364 = select i1 %and_ln42_642, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 384 'select' 'select_ln42_364' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 385 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_350 = or i1 %and_ln42_642, i1 %and_ln42_644" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 385 'or' 'or_ln42_350' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 386 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_365 = select i1 %or_ln42_350, i16 %select_ln42_364, i16 %add_ln42_86" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 386 'select' 'select_ln42_365' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 387 [1/1] (0.00ns)   --->   "%sext_ln73_87 = sext i16 %weights_23_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 387 'sext' 'sext_ln73_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 388 [1/1] (1.94ns)   --->   "%mul_ln73_87 = mul i32 %conv_i_i_4, i32 %sext_ln73_87" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 388 'mul' 'mul_ln73_87' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_2696 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_87, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 389 'bitselect' 'tmp_2696' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_87)   --->   "%trunc_ln42_111 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_87, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 390 'partselect' 'trunc_ln42_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_87)   --->   "%tmp_2697 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_87, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 391 'bitselect' 'tmp_2697' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_87)   --->   "%tmp_2698 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_87, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 392 'bitselect' 'tmp_2698' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 393 [1/1] (0.00ns)   --->   "%trunc_ln42_171 = trunc i32 %mul_ln73_87" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 393 'trunc' 'trunc_ln42_171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 394 [1/1] (0.73ns)   --->   "%icmp_ln42_476 = icmp_ne  i11 %trunc_ln42_171, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 394 'icmp' 'icmp_ln42_476' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_646)   --->   "%tmp_2699 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_87, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 395 'bitselect' 'tmp_2699' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_87)   --->   "%or_ln42_351 = or i1 %tmp_2697, i1 %icmp_ln42_476" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 396 'or' 'or_ln42_351' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_87)   --->   "%and_ln42_645 = and i1 %or_ln42_351, i1 %tmp_2698" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 397 'and' 'and_ln42_645' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_87)   --->   "%zext_ln42_87 = zext i1 %and_ln42_645" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 398 'zext' 'zext_ln42_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 399 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_87 = add i16 %trunc_ln42_111, i16 %zext_ln42_87" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 399 'add' 'add_ln42_87' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_2700 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_87, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 400 'bitselect' 'tmp_2700' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_646)   --->   "%xor_ln42_366 = xor i1 %tmp_2700, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 401 'xor' 'xor_ln42_366' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 402 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_646 = and i1 %tmp_2699, i1 %xor_ln42_366" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 402 'and' 'and_ln42_646' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_935 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_87, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 403 'partselect' 'tmp_935' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 404 [1/1] (0.57ns)   --->   "%icmp_ln42_477 = icmp_eq  i3 %tmp_935, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 404 'icmp' 'icmp_ln42_477' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_936 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_87, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 405 'partselect' 'tmp_936' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 406 [1/1] (0.70ns)   --->   "%icmp_ln42_478 = icmp_eq  i4 %tmp_936, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 406 'icmp' 'icmp_ln42_478' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 407 [1/1] (0.70ns)   --->   "%icmp_ln42_479 = icmp_eq  i4 %tmp_936, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 407 'icmp' 'icmp_ln42_479' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_649)   --->   "%select_ln42_366 = select i1 %and_ln42_646, i1 %icmp_ln42_478, i1 %icmp_ln42_479" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 408 'select' 'select_ln42_366' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_650)   --->   "%tmp_2701 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_87, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 409 'bitselect' 'tmp_2701' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_650)   --->   "%xor_ln42_395 = xor i1 %tmp_2701, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 410 'xor' 'xor_ln42_395' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_650)   --->   "%and_ln42_647 = and i1 %icmp_ln42_477, i1 %xor_ln42_395" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 411 'and' 'and_ln42_647' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_650)   --->   "%select_ln42_367 = select i1 %and_ln42_646, i1 %and_ln42_647, i1 %icmp_ln42_478" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 412 'select' 'select_ln42_367' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_354)   --->   "%and_ln42_648 = and i1 %and_ln42_646, i1 %icmp_ln42_478" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 413 'and' 'and_ln42_648' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_649)   --->   "%xor_ln42_367 = xor i1 %select_ln42_366, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 414 'xor' 'xor_ln42_367' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_649)   --->   "%or_ln42_352 = or i1 %tmp_2700, i1 %xor_ln42_367" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 415 'or' 'or_ln42_352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_649)   --->   "%xor_ln42_368 = xor i1 %tmp_2696, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 416 'xor' 'xor_ln42_368' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 417 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_649 = and i1 %or_ln42_352, i1 %xor_ln42_368" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 417 'and' 'and_ln42_649' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 418 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_650 = and i1 %tmp_2700, i1 %select_ln42_367" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 418 'and' 'and_ln42_650' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_354)   --->   "%or_ln42_353 = or i1 %and_ln42_648, i1 %and_ln42_650" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 419 'or' 'or_ln42_353' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_354)   --->   "%xor_ln42_369 = xor i1 %or_ln42_353, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 420 'xor' 'xor_ln42_369' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_354)   --->   "%and_ln42_651 = and i1 %tmp_2696, i1 %xor_ln42_369" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 421 'and' 'and_ln42_651' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_369)   --->   "%select_ln42_368 = select i1 %and_ln42_649, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 422 'select' 'select_ln42_368' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 423 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_354 = or i1 %and_ln42_649, i1 %and_ln42_651" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 423 'or' 'or_ln42_354' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 424 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_369 = select i1 %or_ln42_354, i16 %select_ln42_368, i16 %add_ln42_87" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 424 'select' 'select_ln42_369' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 425 [1/1] (0.00ns)   --->   "%conv_i_i_5 = sext i16 %a_59"   --->   Operation 425 'sext' 'conv_i_i_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 426 [1/1] (0.00ns)   --->   "%sext_ln73_88 = sext i16 %weights_24_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 426 'sext' 'sext_ln73_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 427 [1/1] (1.94ns)   --->   "%mul_ln73_88 = mul i32 %conv_i_i_5, i32 %sext_ln73_88" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 427 'mul' 'mul_ln73_88' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 428 [1/1] (0.00ns)   --->   "%tmp_2702 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_88, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 428 'bitselect' 'tmp_2702' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_88)   --->   "%trunc_ln42_112 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_88, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 429 'partselect' 'trunc_ln42_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_88)   --->   "%tmp_2703 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_88, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 430 'bitselect' 'tmp_2703' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_88)   --->   "%tmp_2704 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_88, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 431 'bitselect' 'tmp_2704' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 432 [1/1] (0.00ns)   --->   "%trunc_ln42_172 = trunc i32 %mul_ln73_88" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 432 'trunc' 'trunc_ln42_172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 433 [1/1] (0.73ns)   --->   "%icmp_ln42_480 = icmp_ne  i11 %trunc_ln42_172, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 433 'icmp' 'icmp_ln42_480' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_653)   --->   "%tmp_2705 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_88, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 434 'bitselect' 'tmp_2705' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_88)   --->   "%or_ln42_355 = or i1 %tmp_2703, i1 %icmp_ln42_480" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 435 'or' 'or_ln42_355' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_88)   --->   "%and_ln42_652 = and i1 %or_ln42_355, i1 %tmp_2704" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 436 'and' 'and_ln42_652' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_88)   --->   "%zext_ln42_88 = zext i1 %and_ln42_652" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 437 'zext' 'zext_ln42_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 438 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_88 = add i16 %trunc_ln42_112, i16 %zext_ln42_88" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 438 'add' 'add_ln42_88' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_2706 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_88, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 439 'bitselect' 'tmp_2706' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_653)   --->   "%xor_ln42_370 = xor i1 %tmp_2706, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 440 'xor' 'xor_ln42_370' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 441 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_653 = and i1 %tmp_2705, i1 %xor_ln42_370" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 441 'and' 'and_ln42_653' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_937 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_88, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 442 'partselect' 'tmp_937' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 443 [1/1] (0.57ns)   --->   "%icmp_ln42_481 = icmp_eq  i3 %tmp_937, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 443 'icmp' 'icmp_ln42_481' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 444 [1/1] (0.00ns)   --->   "%tmp_938 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_88, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 444 'partselect' 'tmp_938' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 445 [1/1] (0.70ns)   --->   "%icmp_ln42_482 = icmp_eq  i4 %tmp_938, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 445 'icmp' 'icmp_ln42_482' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 446 [1/1] (0.70ns)   --->   "%icmp_ln42_483 = icmp_eq  i4 %tmp_938, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 446 'icmp' 'icmp_ln42_483' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_656)   --->   "%select_ln42_370 = select i1 %and_ln42_653, i1 %icmp_ln42_482, i1 %icmp_ln42_483" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 447 'select' 'select_ln42_370' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_657)   --->   "%tmp_2707 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_88, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 448 'bitselect' 'tmp_2707' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_657)   --->   "%xor_ln42_396 = xor i1 %tmp_2707, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 449 'xor' 'xor_ln42_396' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_657)   --->   "%and_ln42_654 = and i1 %icmp_ln42_481, i1 %xor_ln42_396" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 450 'and' 'and_ln42_654' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_657)   --->   "%select_ln42_371 = select i1 %and_ln42_653, i1 %and_ln42_654, i1 %icmp_ln42_482" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 451 'select' 'select_ln42_371' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_358)   --->   "%and_ln42_655 = and i1 %and_ln42_653, i1 %icmp_ln42_482" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 452 'and' 'and_ln42_655' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_656)   --->   "%xor_ln42_371 = xor i1 %select_ln42_370, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 453 'xor' 'xor_ln42_371' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_656)   --->   "%or_ln42_356 = or i1 %tmp_2706, i1 %xor_ln42_371" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 454 'or' 'or_ln42_356' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_656)   --->   "%xor_ln42_372 = xor i1 %tmp_2702, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 455 'xor' 'xor_ln42_372' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 456 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_656 = and i1 %or_ln42_356, i1 %xor_ln42_372" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 456 'and' 'and_ln42_656' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 457 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_657 = and i1 %tmp_2706, i1 %select_ln42_371" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 457 'and' 'and_ln42_657' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_358)   --->   "%or_ln42_357 = or i1 %and_ln42_655, i1 %and_ln42_657" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 458 'or' 'or_ln42_357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_358)   --->   "%xor_ln42_373 = xor i1 %or_ln42_357, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 459 'xor' 'xor_ln42_373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_358)   --->   "%and_ln42_658 = and i1 %tmp_2702, i1 %xor_ln42_373" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 460 'and' 'and_ln42_658' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_373)   --->   "%select_ln42_372 = select i1 %and_ln42_656, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 461 'select' 'select_ln42_372' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 462 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_358 = or i1 %and_ln42_656, i1 %and_ln42_658" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 462 'or' 'or_ln42_358' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 463 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_373 = select i1 %or_ln42_358, i16 %select_ln42_372, i16 %add_ln42_88" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 463 'select' 'select_ln42_373' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 464 [1/1] (0.00ns)   --->   "%sext_ln73_89 = sext i16 %weights_25_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 464 'sext' 'sext_ln73_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 465 [1/1] (1.94ns)   --->   "%mul_ln73_89 = mul i32 %conv_i_i_5, i32 %sext_ln73_89" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 465 'mul' 'mul_ln73_89' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 466 [1/1] (0.00ns)   --->   "%tmp_2708 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_89, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 466 'bitselect' 'tmp_2708' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_89)   --->   "%trunc_ln42_113 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_89, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 467 'partselect' 'trunc_ln42_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_89)   --->   "%tmp_2709 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_89, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 468 'bitselect' 'tmp_2709' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_89)   --->   "%tmp_2710 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_89, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 469 'bitselect' 'tmp_2710' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 470 [1/1] (0.00ns)   --->   "%trunc_ln42_173 = trunc i32 %mul_ln73_89" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 470 'trunc' 'trunc_ln42_173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 471 [1/1] (0.73ns)   --->   "%icmp_ln42_484 = icmp_ne  i11 %trunc_ln42_173, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 471 'icmp' 'icmp_ln42_484' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_660)   --->   "%tmp_2711 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_89, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 472 'bitselect' 'tmp_2711' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_89)   --->   "%or_ln42_359 = or i1 %tmp_2709, i1 %icmp_ln42_484" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 473 'or' 'or_ln42_359' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_89)   --->   "%and_ln42_659 = and i1 %or_ln42_359, i1 %tmp_2710" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 474 'and' 'and_ln42_659' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_89)   --->   "%zext_ln42_89 = zext i1 %and_ln42_659" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 475 'zext' 'zext_ln42_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 476 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_89 = add i16 %trunc_ln42_113, i16 %zext_ln42_89" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 476 'add' 'add_ln42_89' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 477 [1/1] (0.00ns)   --->   "%tmp_2712 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_89, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 477 'bitselect' 'tmp_2712' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_660)   --->   "%xor_ln42_374 = xor i1 %tmp_2712, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 478 'xor' 'xor_ln42_374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 479 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_660 = and i1 %tmp_2711, i1 %xor_ln42_374" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 479 'and' 'and_ln42_660' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 480 [1/1] (0.00ns)   --->   "%tmp_939 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_89, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 480 'partselect' 'tmp_939' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 481 [1/1] (0.57ns)   --->   "%icmp_ln42_485 = icmp_eq  i3 %tmp_939, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 481 'icmp' 'icmp_ln42_485' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 482 [1/1] (0.00ns)   --->   "%tmp_940 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_89, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 482 'partselect' 'tmp_940' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 483 [1/1] (0.70ns)   --->   "%icmp_ln42_486 = icmp_eq  i4 %tmp_940, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 483 'icmp' 'icmp_ln42_486' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 484 [1/1] (0.70ns)   --->   "%icmp_ln42_487 = icmp_eq  i4 %tmp_940, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 484 'icmp' 'icmp_ln42_487' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_663)   --->   "%select_ln42_374 = select i1 %and_ln42_660, i1 %icmp_ln42_486, i1 %icmp_ln42_487" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 485 'select' 'select_ln42_374' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_664)   --->   "%tmp_2713 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_89, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 486 'bitselect' 'tmp_2713' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_664)   --->   "%xor_ln42_397 = xor i1 %tmp_2713, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 487 'xor' 'xor_ln42_397' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_664)   --->   "%and_ln42_661 = and i1 %icmp_ln42_485, i1 %xor_ln42_397" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 488 'and' 'and_ln42_661' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_664)   --->   "%select_ln42_375 = select i1 %and_ln42_660, i1 %and_ln42_661, i1 %icmp_ln42_486" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 489 'select' 'select_ln42_375' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_362)   --->   "%and_ln42_662 = and i1 %and_ln42_660, i1 %icmp_ln42_486" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 490 'and' 'and_ln42_662' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_663)   --->   "%xor_ln42_375 = xor i1 %select_ln42_374, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 491 'xor' 'xor_ln42_375' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_663)   --->   "%or_ln42_360 = or i1 %tmp_2712, i1 %xor_ln42_375" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 492 'or' 'or_ln42_360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_663)   --->   "%xor_ln42_376 = xor i1 %tmp_2708, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 493 'xor' 'xor_ln42_376' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 494 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_663 = and i1 %or_ln42_360, i1 %xor_ln42_376" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 494 'and' 'and_ln42_663' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 495 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_664 = and i1 %tmp_2712, i1 %select_ln42_375" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 495 'and' 'and_ln42_664' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_362)   --->   "%or_ln42_361 = or i1 %and_ln42_662, i1 %and_ln42_664" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 496 'or' 'or_ln42_361' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_362)   --->   "%xor_ln42_377 = xor i1 %or_ln42_361, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 497 'xor' 'xor_ln42_377' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_362)   --->   "%and_ln42_665 = and i1 %tmp_2708, i1 %xor_ln42_377" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 498 'and' 'and_ln42_665' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_377)   --->   "%select_ln42_376 = select i1 %and_ln42_663, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 499 'select' 'select_ln42_376' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 500 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_362 = or i1 %and_ln42_663, i1 %and_ln42_665" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 500 'or' 'or_ln42_362' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 501 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_377 = select i1 %or_ln42_362, i16 %select_ln42_376, i16 %add_ln42_89" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 501 'select' 'select_ln42_377' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 502 [1/1] (0.00ns)   --->   "%conv_i_i_6 = sext i16 %a_60"   --->   Operation 502 'sext' 'conv_i_i_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 503 [1/1] (0.00ns)   --->   "%sext_ln73_90 = sext i16 %weights_26_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 503 'sext' 'sext_ln73_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 504 [1/1] (1.94ns)   --->   "%mul_ln73_90 = mul i32 %conv_i_i_6, i32 %sext_ln73_90" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 504 'mul' 'mul_ln73_90' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 505 [1/1] (0.00ns)   --->   "%tmp_2714 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_90, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 505 'bitselect' 'tmp_2714' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_90)   --->   "%trunc_ln42_114 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_90, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 506 'partselect' 'trunc_ln42_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_90)   --->   "%tmp_2715 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_90, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 507 'bitselect' 'tmp_2715' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_90)   --->   "%tmp_2716 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_90, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 508 'bitselect' 'tmp_2716' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 509 [1/1] (0.00ns)   --->   "%trunc_ln42_174 = trunc i32 %mul_ln73_90" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 509 'trunc' 'trunc_ln42_174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 510 [1/1] (0.73ns)   --->   "%icmp_ln42_488 = icmp_ne  i11 %trunc_ln42_174, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 510 'icmp' 'icmp_ln42_488' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_667)   --->   "%tmp_2717 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_90, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 511 'bitselect' 'tmp_2717' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_90)   --->   "%or_ln42_363 = or i1 %tmp_2715, i1 %icmp_ln42_488" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 512 'or' 'or_ln42_363' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_90)   --->   "%and_ln42_666 = and i1 %or_ln42_363, i1 %tmp_2716" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 513 'and' 'and_ln42_666' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_90)   --->   "%zext_ln42_90 = zext i1 %and_ln42_666" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 514 'zext' 'zext_ln42_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 515 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_90 = add i16 %trunc_ln42_114, i16 %zext_ln42_90" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 515 'add' 'add_ln42_90' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 516 [1/1] (0.00ns)   --->   "%tmp_2718 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_90, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 516 'bitselect' 'tmp_2718' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_667)   --->   "%xor_ln42_378 = xor i1 %tmp_2718, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 517 'xor' 'xor_ln42_378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 518 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_667 = and i1 %tmp_2717, i1 %xor_ln42_378" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 518 'and' 'and_ln42_667' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 519 [1/1] (0.00ns)   --->   "%tmp_941 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_90, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 519 'partselect' 'tmp_941' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 520 [1/1] (0.57ns)   --->   "%icmp_ln42_489 = icmp_eq  i3 %tmp_941, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 520 'icmp' 'icmp_ln42_489' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 521 [1/1] (0.00ns)   --->   "%tmp_942 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_90, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 521 'partselect' 'tmp_942' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 522 [1/1] (0.70ns)   --->   "%icmp_ln42_490 = icmp_eq  i4 %tmp_942, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 522 'icmp' 'icmp_ln42_490' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 523 [1/1] (0.70ns)   --->   "%icmp_ln42_491 = icmp_eq  i4 %tmp_942, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 523 'icmp' 'icmp_ln42_491' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_670)   --->   "%select_ln42_378 = select i1 %and_ln42_667, i1 %icmp_ln42_490, i1 %icmp_ln42_491" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 524 'select' 'select_ln42_378' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_671)   --->   "%tmp_2719 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_90, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 525 'bitselect' 'tmp_2719' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_671)   --->   "%xor_ln42_398 = xor i1 %tmp_2719, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 526 'xor' 'xor_ln42_398' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_671)   --->   "%and_ln42_668 = and i1 %icmp_ln42_489, i1 %xor_ln42_398" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 527 'and' 'and_ln42_668' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_671)   --->   "%select_ln42_379 = select i1 %and_ln42_667, i1 %and_ln42_668, i1 %icmp_ln42_490" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 528 'select' 'select_ln42_379' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_366)   --->   "%and_ln42_669 = and i1 %and_ln42_667, i1 %icmp_ln42_490" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 529 'and' 'and_ln42_669' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_670)   --->   "%xor_ln42_379 = xor i1 %select_ln42_378, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 530 'xor' 'xor_ln42_379' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_670)   --->   "%or_ln42_364 = or i1 %tmp_2718, i1 %xor_ln42_379" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 531 'or' 'or_ln42_364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_670)   --->   "%xor_ln42_380 = xor i1 %tmp_2714, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 532 'xor' 'xor_ln42_380' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 533 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_670 = and i1 %or_ln42_364, i1 %xor_ln42_380" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 533 'and' 'and_ln42_670' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 534 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_671 = and i1 %tmp_2718, i1 %select_ln42_379" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 534 'and' 'and_ln42_671' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_366)   --->   "%or_ln42_365 = or i1 %and_ln42_669, i1 %and_ln42_671" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 535 'or' 'or_ln42_365' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_366)   --->   "%xor_ln42_381 = xor i1 %or_ln42_365, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 536 'xor' 'xor_ln42_381' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_366)   --->   "%and_ln42_672 = and i1 %tmp_2714, i1 %xor_ln42_381" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 537 'and' 'and_ln42_672' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_381)   --->   "%select_ln42_380 = select i1 %and_ln42_670, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 538 'select' 'select_ln42_380' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 539 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_366 = or i1 %and_ln42_670, i1 %and_ln42_672" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 539 'or' 'or_ln42_366' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 540 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_381 = select i1 %or_ln42_366, i16 %select_ln42_380, i16 %add_ln42_90" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 540 'select' 'select_ln42_381' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 541 [1/1] (0.00ns)   --->   "%sext_ln73_91 = sext i16 %weights_27_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 541 'sext' 'sext_ln73_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 542 [1/1] (1.94ns)   --->   "%mul_ln73_91 = mul i32 %conv_i_i_6, i32 %sext_ln73_91" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 542 'mul' 'mul_ln73_91' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 543 [1/1] (0.00ns)   --->   "%tmp_2720 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_91, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 543 'bitselect' 'tmp_2720' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_91)   --->   "%trunc_ln42_115 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_91, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 544 'partselect' 'trunc_ln42_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_91)   --->   "%tmp_2721 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_91, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 545 'bitselect' 'tmp_2721' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_91)   --->   "%tmp_2722 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_91, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 546 'bitselect' 'tmp_2722' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 547 [1/1] (0.00ns)   --->   "%trunc_ln42_175 = trunc i32 %mul_ln73_91" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 547 'trunc' 'trunc_ln42_175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 548 [1/1] (0.73ns)   --->   "%icmp_ln42_492 = icmp_ne  i11 %trunc_ln42_175, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 548 'icmp' 'icmp_ln42_492' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_674)   --->   "%tmp_2723 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_91, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 549 'bitselect' 'tmp_2723' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_91)   --->   "%or_ln42_367 = or i1 %tmp_2721, i1 %icmp_ln42_492" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 550 'or' 'or_ln42_367' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_91)   --->   "%and_ln42_673 = and i1 %or_ln42_367, i1 %tmp_2722" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 551 'and' 'and_ln42_673' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_91)   --->   "%zext_ln42_91 = zext i1 %and_ln42_673" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 552 'zext' 'zext_ln42_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 553 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_91 = add i16 %trunc_ln42_115, i16 %zext_ln42_91" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 553 'add' 'add_ln42_91' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 554 [1/1] (0.00ns)   --->   "%tmp_2724 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_91, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 554 'bitselect' 'tmp_2724' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_674)   --->   "%xor_ln42_382 = xor i1 %tmp_2724, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 555 'xor' 'xor_ln42_382' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 556 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_674 = and i1 %tmp_2723, i1 %xor_ln42_382" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 556 'and' 'and_ln42_674' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 557 [1/1] (0.00ns)   --->   "%tmp_943 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_91, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 557 'partselect' 'tmp_943' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 558 [1/1] (0.57ns)   --->   "%icmp_ln42_493 = icmp_eq  i3 %tmp_943, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 558 'icmp' 'icmp_ln42_493' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 559 [1/1] (0.00ns)   --->   "%tmp_944 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_91, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 559 'partselect' 'tmp_944' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 560 [1/1] (0.70ns)   --->   "%icmp_ln42_494 = icmp_eq  i4 %tmp_944, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 560 'icmp' 'icmp_ln42_494' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 561 [1/1] (0.70ns)   --->   "%icmp_ln42_495 = icmp_eq  i4 %tmp_944, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 561 'icmp' 'icmp_ln42_495' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_677)   --->   "%select_ln42_382 = select i1 %and_ln42_674, i1 %icmp_ln42_494, i1 %icmp_ln42_495" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 562 'select' 'select_ln42_382' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_678)   --->   "%tmp_2725 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_91, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 563 'bitselect' 'tmp_2725' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_678)   --->   "%xor_ln42_399 = xor i1 %tmp_2725, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 564 'xor' 'xor_ln42_399' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_678)   --->   "%and_ln42_675 = and i1 %icmp_ln42_493, i1 %xor_ln42_399" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 565 'and' 'and_ln42_675' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_678)   --->   "%select_ln42_383 = select i1 %and_ln42_674, i1 %and_ln42_675, i1 %icmp_ln42_494" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 566 'select' 'select_ln42_383' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_370)   --->   "%and_ln42_676 = and i1 %and_ln42_674, i1 %icmp_ln42_494" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 567 'and' 'and_ln42_676' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_677)   --->   "%xor_ln42_383 = xor i1 %select_ln42_382, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 568 'xor' 'xor_ln42_383' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_677)   --->   "%or_ln42_368 = or i1 %tmp_2724, i1 %xor_ln42_383" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 569 'or' 'or_ln42_368' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_677)   --->   "%xor_ln42_384 = xor i1 %tmp_2720, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 570 'xor' 'xor_ln42_384' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 571 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_677 = and i1 %or_ln42_368, i1 %xor_ln42_384" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 571 'and' 'and_ln42_677' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 572 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_678 = and i1 %tmp_2724, i1 %select_ln42_383" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 572 'and' 'and_ln42_678' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_370)   --->   "%or_ln42_369 = or i1 %and_ln42_676, i1 %and_ln42_678" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 573 'or' 'or_ln42_369' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_370)   --->   "%xor_ln42_385 = xor i1 %or_ln42_369, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 574 'xor' 'xor_ln42_385' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_370)   --->   "%and_ln42_679 = and i1 %tmp_2720, i1 %xor_ln42_385" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 575 'and' 'and_ln42_679' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_385)   --->   "%select_ln42_384 = select i1 %and_ln42_677, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 576 'select' 'select_ln42_384' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 577 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_370 = or i1 %and_ln42_677, i1 %and_ln42_679" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 577 'or' 'or_ln42_370' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 578 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_385 = select i1 %or_ln42_370, i16 %select_ln42_384, i16 %add_ln42_91" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 578 'select' 'select_ln42_385' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 579 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i16 %select_ln42_333" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 579 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 580 [1/1] (0.00ns)   --->   "%sext_ln58_139 = sext i16 %select_ln42_341" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 580 'sext' 'sext_ln58_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 581 [1/1] (0.78ns)   --->   "%add_ln58_161 = add i16 %select_ln42_341, i16 %select_ln42_333" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 581 'add' 'add_ln58_161' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 582 [1/1] (0.78ns)   --->   "%add_ln58 = add i17 %sext_ln58_139, i17 %sext_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 582 'add' 'add_ln58' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 583 [1/1] (0.00ns)   --->   "%tmp_2726 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 583 'bitselect' 'tmp_2726' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 584 [1/1] (0.00ns)   --->   "%tmp_2727 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_161, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 584 'bitselect' 'tmp_2727' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_212)   --->   "%xor_ln58 = xor i1 %tmp_2726, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 585 'xor' 'xor_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_212)   --->   "%and_ln58 = and i1 %tmp_2727, i1 %xor_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 586 'and' 'and_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_211)   --->   "%xor_ln58_283 = xor i1 %tmp_2727, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 587 'xor' 'xor_ln58_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_211)   --->   "%and_ln58_139 = and i1 %tmp_2726, i1 %xor_ln58_283" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 588 'and' 'and_ln58_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 589 [1/1] (0.12ns)   --->   "%xor_ln58_284 = xor i1 %tmp_2726, i1 %tmp_2727" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 589 'xor' 'xor_ln58_284' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_212)   --->   "%xor_ln58_285 = xor i1 %xor_ln58_284, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 590 'xor' 'xor_ln58_285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_212)   --->   "%or_ln58 = or i1 %and_ln58, i1 %xor_ln58_285" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 591 'or' 'or_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_212)   --->   "%select_ln58 = select i1 %xor_ln58_284, i16 32767, i16 %add_ln58_161" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 592 'select' 'select_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 593 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_211 = select i1 %and_ln58_139, i16 32768, i16 %add_ln58_161" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 593 'select' 'select_ln58_211' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 594 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_212 = select i1 %or_ln58, i16 %select_ln58, i16 %select_ln58_211" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 594 'select' 'select_ln58_212' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 595 [1/1] (0.00ns)   --->   "%sext_ln58_140 = sext i16 %select_ln42_337" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 595 'sext' 'sext_ln58_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 596 [1/1] (0.00ns)   --->   "%sext_ln58_141 = sext i16 %select_ln42_345" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 596 'sext' 'sext_ln58_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 597 [1/1] (0.78ns)   --->   "%add_ln58_162 = add i16 %select_ln42_345, i16 %select_ln42_337" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 597 'add' 'add_ln58_162' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 598 [1/1] (0.78ns)   --->   "%add_ln58_144 = add i17 %sext_ln58_141, i17 %sext_ln58_140" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 598 'add' 'add_ln58_144' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 599 [1/1] (0.00ns)   --->   "%tmp_2728 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_144, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 599 'bitselect' 'tmp_2728' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 600 [1/1] (0.00ns)   --->   "%tmp_2729 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_162, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 600 'bitselect' 'tmp_2729' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_215)   --->   "%xor_ln58_286 = xor i1 %tmp_2728, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 601 'xor' 'xor_ln58_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_215)   --->   "%and_ln58_140 = and i1 %tmp_2729, i1 %xor_ln58_286" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 602 'and' 'and_ln58_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_214)   --->   "%xor_ln58_287 = xor i1 %tmp_2729, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 603 'xor' 'xor_ln58_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_214)   --->   "%and_ln58_141 = and i1 %tmp_2728, i1 %xor_ln58_287" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 604 'and' 'and_ln58_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 605 [1/1] (0.12ns)   --->   "%xor_ln58_288 = xor i1 %tmp_2728, i1 %tmp_2729" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 605 'xor' 'xor_ln58_288' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_215)   --->   "%xor_ln58_289 = xor i1 %xor_ln58_288, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 606 'xor' 'xor_ln58_289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_215)   --->   "%or_ln58_67 = or i1 %and_ln58_140, i1 %xor_ln58_289" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 607 'or' 'or_ln58_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_215)   --->   "%select_ln58_213 = select i1 %xor_ln58_288, i16 32767, i16 %add_ln58_162" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 608 'select' 'select_ln58_213' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 609 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_214 = select i1 %and_ln58_141, i16 32768, i16 %add_ln58_162" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 609 'select' 'select_ln58_214' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 610 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_215 = select i1 %or_ln58_67, i16 %select_ln58_213, i16 %select_ln58_214" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 610 'select' 'select_ln58_215' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 611 [1/1] (0.00ns)   --->   "%sext_ln58_142 = sext i16 %select_ln58_212" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 611 'sext' 'sext_ln58_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 612 [1/1] (0.00ns)   --->   "%sext_ln58_143 = sext i16 %select_ln42_349" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 612 'sext' 'sext_ln58_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 613 [1/1] (0.78ns)   --->   "%add_ln58_163 = add i16 %select_ln42_349, i16 %select_ln58_212" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 613 'add' 'add_ln58_163' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 614 [1/1] (0.78ns)   --->   "%add_ln58_145 = add i17 %sext_ln58_143, i17 %sext_ln58_142" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 614 'add' 'add_ln58_145' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 615 [1/1] (0.00ns)   --->   "%tmp_2730 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_145, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 615 'bitselect' 'tmp_2730' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 616 [1/1] (0.00ns)   --->   "%tmp_2731 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_163, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 616 'bitselect' 'tmp_2731' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_218)   --->   "%xor_ln58_290 = xor i1 %tmp_2730, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 617 'xor' 'xor_ln58_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_218)   --->   "%and_ln58_142 = and i1 %tmp_2731, i1 %xor_ln58_290" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 618 'and' 'and_ln58_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_217)   --->   "%xor_ln58_291 = xor i1 %tmp_2731, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 619 'xor' 'xor_ln58_291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_217)   --->   "%and_ln58_143 = and i1 %tmp_2730, i1 %xor_ln58_291" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 620 'and' 'and_ln58_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 621 [1/1] (0.12ns)   --->   "%xor_ln58_292 = xor i1 %tmp_2730, i1 %tmp_2731" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 621 'xor' 'xor_ln58_292' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_218)   --->   "%xor_ln58_293 = xor i1 %xor_ln58_292, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 622 'xor' 'xor_ln58_293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_218)   --->   "%or_ln58_68 = or i1 %and_ln58_142, i1 %xor_ln58_293" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 623 'or' 'or_ln58_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_218)   --->   "%select_ln58_216 = select i1 %xor_ln58_292, i16 32767, i16 %add_ln58_163" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 624 'select' 'select_ln58_216' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 625 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_217 = select i1 %and_ln58_143, i16 32768, i16 %add_ln58_163" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 625 'select' 'select_ln58_217' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 626 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_218 = select i1 %or_ln58_68, i16 %select_ln58_216, i16 %select_ln58_217" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 626 'select' 'select_ln58_218' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 627 [1/1] (0.00ns)   --->   "%sext_ln58_144 = sext i16 %select_ln58_215" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 627 'sext' 'sext_ln58_144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 628 [1/1] (0.00ns)   --->   "%sext_ln58_145 = sext i16 %select_ln42_353" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 628 'sext' 'sext_ln58_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 629 [1/1] (0.78ns)   --->   "%add_ln58_164 = add i16 %select_ln42_353, i16 %select_ln58_215" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 629 'add' 'add_ln58_164' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 630 [1/1] (0.78ns)   --->   "%add_ln58_146 = add i17 %sext_ln58_145, i17 %sext_ln58_144" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 630 'add' 'add_ln58_146' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 631 [1/1] (0.00ns)   --->   "%tmp_2732 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_146, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 631 'bitselect' 'tmp_2732' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 632 [1/1] (0.00ns)   --->   "%tmp_2733 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_164, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 632 'bitselect' 'tmp_2733' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_221)   --->   "%xor_ln58_294 = xor i1 %tmp_2732, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 633 'xor' 'xor_ln58_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_221)   --->   "%and_ln58_144 = and i1 %tmp_2733, i1 %xor_ln58_294" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 634 'and' 'and_ln58_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_220)   --->   "%xor_ln58_295 = xor i1 %tmp_2733, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 635 'xor' 'xor_ln58_295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_220)   --->   "%and_ln58_145 = and i1 %tmp_2732, i1 %xor_ln58_295" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 636 'and' 'and_ln58_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 637 [1/1] (0.12ns)   --->   "%xor_ln58_296 = xor i1 %tmp_2732, i1 %tmp_2733" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 637 'xor' 'xor_ln58_296' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_221)   --->   "%xor_ln58_297 = xor i1 %xor_ln58_296, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 638 'xor' 'xor_ln58_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_221)   --->   "%or_ln58_69 = or i1 %and_ln58_144, i1 %xor_ln58_297" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 639 'or' 'or_ln58_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_221)   --->   "%select_ln58_219 = select i1 %xor_ln58_296, i16 32767, i16 %add_ln58_164" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 640 'select' 'select_ln58_219' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 641 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_220 = select i1 %and_ln58_145, i16 32768, i16 %add_ln58_164" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 641 'select' 'select_ln58_220' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 642 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_221 = select i1 %or_ln58_69, i16 %select_ln58_219, i16 %select_ln58_220" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 642 'select' 'select_ln58_221' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 643 [1/1] (0.00ns)   --->   "%sext_ln58_146 = sext i16 %select_ln58_218" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 643 'sext' 'sext_ln58_146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 644 [1/1] (0.00ns)   --->   "%sext_ln58_147 = sext i16 %select_ln42_357" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 644 'sext' 'sext_ln58_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 645 [1/1] (0.78ns)   --->   "%add_ln58_165 = add i16 %select_ln42_357, i16 %select_ln58_218" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 645 'add' 'add_ln58_165' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 646 [1/1] (0.78ns)   --->   "%add_ln58_147 = add i17 %sext_ln58_147, i17 %sext_ln58_146" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 646 'add' 'add_ln58_147' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 647 [1/1] (0.00ns)   --->   "%tmp_2734 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_147, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 647 'bitselect' 'tmp_2734' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 648 [1/1] (0.00ns)   --->   "%tmp_2735 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_165, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 648 'bitselect' 'tmp_2735' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 649 [1/1] (0.00ns)   --->   "%sext_ln58_148 = sext i16 %select_ln58_221" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 649 'sext' 'sext_ln58_148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 650 [1/1] (0.00ns)   --->   "%sext_ln58_149 = sext i16 %select_ln42_361" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 650 'sext' 'sext_ln58_149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 651 [1/1] (0.78ns)   --->   "%add_ln58_166 = add i16 %select_ln42_361, i16 %select_ln58_221" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 651 'add' 'add_ln58_166' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 652 [1/1] (0.78ns)   --->   "%add_ln58_148 = add i17 %sext_ln58_149, i17 %sext_ln58_148" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 652 'add' 'add_ln58_148' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 653 [1/1] (0.00ns)   --->   "%tmp_2736 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_148, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 653 'bitselect' 'tmp_2736' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 654 [1/1] (0.00ns)   --->   "%tmp_2737 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_166, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 654 'bitselect' 'tmp_2737' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.29>
ST_3 : Operation 655 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 655 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 656 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 14, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 656 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_224)   --->   "%xor_ln58_298 = xor i1 %tmp_2734, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 657 'xor' 'xor_ln58_298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_224)   --->   "%and_ln58_146 = and i1 %tmp_2735, i1 %xor_ln58_298" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 658 'and' 'and_ln58_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_223)   --->   "%xor_ln58_299 = xor i1 %tmp_2735, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 659 'xor' 'xor_ln58_299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_223)   --->   "%and_ln58_147 = and i1 %tmp_2734, i1 %xor_ln58_299" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 660 'and' 'and_ln58_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 661 [1/1] (0.12ns)   --->   "%xor_ln58_300 = xor i1 %tmp_2734, i1 %tmp_2735" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 661 'xor' 'xor_ln58_300' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_224)   --->   "%xor_ln58_301 = xor i1 %xor_ln58_300, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 662 'xor' 'xor_ln58_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_224)   --->   "%or_ln58_70 = or i1 %and_ln58_146, i1 %xor_ln58_301" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 663 'or' 'or_ln58_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_224)   --->   "%select_ln58_222 = select i1 %xor_ln58_300, i16 32767, i16 %add_ln58_165" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 664 'select' 'select_ln58_222' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 665 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_223 = select i1 %and_ln58_147, i16 32768, i16 %add_ln58_165" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 665 'select' 'select_ln58_223' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 666 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_224 = select i1 %or_ln58_70, i16 %select_ln58_222, i16 %select_ln58_223" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 666 'select' 'select_ln58_224' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_227)   --->   "%xor_ln58_302 = xor i1 %tmp_2736, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 667 'xor' 'xor_ln58_302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_227)   --->   "%and_ln58_148 = and i1 %tmp_2737, i1 %xor_ln58_302" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 668 'and' 'and_ln58_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_226)   --->   "%xor_ln58_303 = xor i1 %tmp_2737, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 669 'xor' 'xor_ln58_303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_226)   --->   "%and_ln58_149 = and i1 %tmp_2736, i1 %xor_ln58_303" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 670 'and' 'and_ln58_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 671 [1/1] (0.12ns)   --->   "%xor_ln58_304 = xor i1 %tmp_2736, i1 %tmp_2737" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 671 'xor' 'xor_ln58_304' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_227)   --->   "%xor_ln58_305 = xor i1 %xor_ln58_304, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 672 'xor' 'xor_ln58_305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_227)   --->   "%or_ln58_71 = or i1 %and_ln58_148, i1 %xor_ln58_305" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 673 'or' 'or_ln58_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_227)   --->   "%select_ln58_225 = select i1 %xor_ln58_304, i16 32767, i16 %add_ln58_166" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 674 'select' 'select_ln58_225' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 675 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_226 = select i1 %and_ln58_149, i16 32768, i16 %add_ln58_166" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 675 'select' 'select_ln58_226' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 676 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_227 = select i1 %or_ln58_71, i16 %select_ln58_225, i16 %select_ln58_226" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 676 'select' 'select_ln58_227' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 677 [1/1] (0.00ns)   --->   "%sext_ln58_150 = sext i16 %select_ln58_224" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 677 'sext' 'sext_ln58_150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 678 [1/1] (0.00ns)   --->   "%sext_ln58_151 = sext i16 %select_ln42_365" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 678 'sext' 'sext_ln58_151' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 679 [1/1] (0.78ns)   --->   "%add_ln58_167 = add i16 %select_ln42_365, i16 %select_ln58_224" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 679 'add' 'add_ln58_167' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 680 [1/1] (0.78ns)   --->   "%add_ln58_149 = add i17 %sext_ln58_151, i17 %sext_ln58_150" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 680 'add' 'add_ln58_149' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 681 [1/1] (0.00ns)   --->   "%tmp_2738 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_149, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 681 'bitselect' 'tmp_2738' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 682 [1/1] (0.00ns)   --->   "%tmp_2739 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_167, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 682 'bitselect' 'tmp_2739' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_230)   --->   "%xor_ln58_306 = xor i1 %tmp_2738, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 683 'xor' 'xor_ln58_306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_230)   --->   "%and_ln58_150 = and i1 %tmp_2739, i1 %xor_ln58_306" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 684 'and' 'and_ln58_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_229)   --->   "%xor_ln58_307 = xor i1 %tmp_2739, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 685 'xor' 'xor_ln58_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_229)   --->   "%and_ln58_151 = and i1 %tmp_2738, i1 %xor_ln58_307" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 686 'and' 'and_ln58_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 687 [1/1] (0.12ns)   --->   "%xor_ln58_308 = xor i1 %tmp_2738, i1 %tmp_2739" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 687 'xor' 'xor_ln58_308' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_230)   --->   "%xor_ln58_309 = xor i1 %xor_ln58_308, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 688 'xor' 'xor_ln58_309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 689 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_230)   --->   "%or_ln58_72 = or i1 %and_ln58_150, i1 %xor_ln58_309" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 689 'or' 'or_ln58_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 690 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_230)   --->   "%select_ln58_228 = select i1 %xor_ln58_308, i16 32767, i16 %add_ln58_167" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 690 'select' 'select_ln58_228' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 691 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_229 = select i1 %and_ln58_151, i16 32768, i16 %add_ln58_167" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 691 'select' 'select_ln58_229' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 692 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_230 = select i1 %or_ln58_72, i16 %select_ln58_228, i16 %select_ln58_229" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 692 'select' 'select_ln58_230' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 693 [1/1] (0.00ns)   --->   "%sext_ln58_152 = sext i16 %select_ln58_227" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 693 'sext' 'sext_ln58_152' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 694 [1/1] (0.00ns)   --->   "%sext_ln58_153 = sext i16 %select_ln42_369" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 694 'sext' 'sext_ln58_153' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 695 [1/1] (0.78ns)   --->   "%add_ln58_168 = add i16 %select_ln42_369, i16 %select_ln58_227" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 695 'add' 'add_ln58_168' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 696 [1/1] (0.78ns)   --->   "%add_ln58_150 = add i17 %sext_ln58_153, i17 %sext_ln58_152" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 696 'add' 'add_ln58_150' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 697 [1/1] (0.00ns)   --->   "%tmp_2740 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_150, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 697 'bitselect' 'tmp_2740' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 698 [1/1] (0.00ns)   --->   "%tmp_2741 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_168, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 698 'bitselect' 'tmp_2741' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 699 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_233)   --->   "%xor_ln58_310 = xor i1 %tmp_2740, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 699 'xor' 'xor_ln58_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 700 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_233)   --->   "%and_ln58_152 = and i1 %tmp_2741, i1 %xor_ln58_310" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 700 'and' 'and_ln58_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 701 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_232)   --->   "%xor_ln58_311 = xor i1 %tmp_2741, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 701 'xor' 'xor_ln58_311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_232)   --->   "%and_ln58_153 = and i1 %tmp_2740, i1 %xor_ln58_311" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 702 'and' 'and_ln58_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 703 [1/1] (0.12ns)   --->   "%xor_ln58_312 = xor i1 %tmp_2740, i1 %tmp_2741" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 703 'xor' 'xor_ln58_312' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 704 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_233)   --->   "%xor_ln58_313 = xor i1 %xor_ln58_312, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 704 'xor' 'xor_ln58_313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 705 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_233)   --->   "%or_ln58_73 = or i1 %and_ln58_152, i1 %xor_ln58_313" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 705 'or' 'or_ln58_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_233)   --->   "%select_ln58_231 = select i1 %xor_ln58_312, i16 32767, i16 %add_ln58_168" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 706 'select' 'select_ln58_231' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 707 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_232 = select i1 %and_ln58_153, i16 32768, i16 %add_ln58_168" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 707 'select' 'select_ln58_232' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 708 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_233 = select i1 %or_ln58_73, i16 %select_ln58_231, i16 %select_ln58_232" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 708 'select' 'select_ln58_233' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 709 [1/1] (0.00ns)   --->   "%sext_ln58_154 = sext i16 %select_ln58_230" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 709 'sext' 'sext_ln58_154' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 710 [1/1] (0.00ns)   --->   "%sext_ln58_155 = sext i16 %select_ln42_373" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 710 'sext' 'sext_ln58_155' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 711 [1/1] (0.78ns)   --->   "%add_ln58_169 = add i16 %select_ln42_373, i16 %select_ln58_230" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 711 'add' 'add_ln58_169' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 712 [1/1] (0.78ns)   --->   "%add_ln58_151 = add i17 %sext_ln58_155, i17 %sext_ln58_154" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 712 'add' 'add_ln58_151' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 713 [1/1] (0.00ns)   --->   "%tmp_2742 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_151, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 713 'bitselect' 'tmp_2742' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 714 [1/1] (0.00ns)   --->   "%tmp_2743 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_169, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 714 'bitselect' 'tmp_2743' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 715 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_236)   --->   "%xor_ln58_314 = xor i1 %tmp_2742, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 715 'xor' 'xor_ln58_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 716 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_236)   --->   "%and_ln58_154 = and i1 %tmp_2743, i1 %xor_ln58_314" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 716 'and' 'and_ln58_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_235)   --->   "%xor_ln58_315 = xor i1 %tmp_2743, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 717 'xor' 'xor_ln58_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_235)   --->   "%and_ln58_155 = and i1 %tmp_2742, i1 %xor_ln58_315" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 718 'and' 'and_ln58_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 719 [1/1] (0.12ns)   --->   "%xor_ln58_316 = xor i1 %tmp_2742, i1 %tmp_2743" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 719 'xor' 'xor_ln58_316' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_236)   --->   "%xor_ln58_317 = xor i1 %xor_ln58_316, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 720 'xor' 'xor_ln58_317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 721 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_236)   --->   "%or_ln58_74 = or i1 %and_ln58_154, i1 %xor_ln58_317" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 721 'or' 'or_ln58_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 722 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_236)   --->   "%select_ln58_234 = select i1 %xor_ln58_316, i16 32767, i16 %add_ln58_169" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 722 'select' 'select_ln58_234' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 723 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_235 = select i1 %and_ln58_155, i16 32768, i16 %add_ln58_169" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 723 'select' 'select_ln58_235' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 724 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_236 = select i1 %or_ln58_74, i16 %select_ln58_234, i16 %select_ln58_235" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 724 'select' 'select_ln58_236' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 725 [1/1] (0.00ns)   --->   "%sext_ln58_156 = sext i16 %select_ln58_233" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 725 'sext' 'sext_ln58_156' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 726 [1/1] (0.00ns)   --->   "%sext_ln58_157 = sext i16 %select_ln42_377" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 726 'sext' 'sext_ln58_157' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 727 [1/1] (0.78ns)   --->   "%add_ln58_170 = add i16 %select_ln42_377, i16 %select_ln58_233" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 727 'add' 'add_ln58_170' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 728 [1/1] (0.78ns)   --->   "%add_ln58_152 = add i17 %sext_ln58_157, i17 %sext_ln58_156" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 728 'add' 'add_ln58_152' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 729 [1/1] (0.00ns)   --->   "%tmp_2744 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_152, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 729 'bitselect' 'tmp_2744' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 730 [1/1] (0.00ns)   --->   "%tmp_2745 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_170, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 730 'bitselect' 'tmp_2745' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_239)   --->   "%xor_ln58_318 = xor i1 %tmp_2744, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 731 'xor' 'xor_ln58_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_239)   --->   "%and_ln58_156 = and i1 %tmp_2745, i1 %xor_ln58_318" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 732 'and' 'and_ln58_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 733 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_238)   --->   "%xor_ln58_319 = xor i1 %tmp_2745, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 733 'xor' 'xor_ln58_319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 734 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_238)   --->   "%and_ln58_157 = and i1 %tmp_2744, i1 %xor_ln58_319" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 734 'and' 'and_ln58_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 735 [1/1] (0.12ns)   --->   "%xor_ln58_320 = xor i1 %tmp_2744, i1 %tmp_2745" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 735 'xor' 'xor_ln58_320' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 736 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_239)   --->   "%xor_ln58_321 = xor i1 %xor_ln58_320, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 736 'xor' 'xor_ln58_321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 737 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_239)   --->   "%or_ln58_75 = or i1 %and_ln58_156, i1 %xor_ln58_321" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 737 'or' 'or_ln58_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 738 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_239)   --->   "%select_ln58_237 = select i1 %xor_ln58_320, i16 32767, i16 %add_ln58_170" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 738 'select' 'select_ln58_237' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 739 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_238 = select i1 %and_ln58_157, i16 32768, i16 %add_ln58_170" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 739 'select' 'select_ln58_238' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 740 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_239 = select i1 %or_ln58_75, i16 %select_ln58_237, i16 %select_ln58_238" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 740 'select' 'select_ln58_239' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 741 [1/1] (0.00ns)   --->   "%sext_ln58_158 = sext i16 %select_ln58_236" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 741 'sext' 'sext_ln58_158' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 742 [1/1] (0.00ns)   --->   "%sext_ln58_159 = sext i16 %select_ln42_381" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 742 'sext' 'sext_ln58_159' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 743 [1/1] (0.78ns)   --->   "%add_ln58_171 = add i16 %select_ln42_381, i16 %select_ln58_236" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 743 'add' 'add_ln58_171' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 744 [1/1] (0.78ns)   --->   "%add_ln58_153 = add i17 %sext_ln58_159, i17 %sext_ln58_158" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 744 'add' 'add_ln58_153' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 745 [1/1] (0.00ns)   --->   "%tmp_2746 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_153, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 745 'bitselect' 'tmp_2746' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 746 [1/1] (0.00ns)   --->   "%tmp_2747 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_171, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 746 'bitselect' 'tmp_2747' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_242)   --->   "%xor_ln58_322 = xor i1 %tmp_2746, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 747 'xor' 'xor_ln58_322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_242)   --->   "%and_ln58_158 = and i1 %tmp_2747, i1 %xor_ln58_322" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 748 'and' 'and_ln58_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_241)   --->   "%xor_ln58_323 = xor i1 %tmp_2747, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 749 'xor' 'xor_ln58_323' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_241)   --->   "%and_ln58_159 = and i1 %tmp_2746, i1 %xor_ln58_323" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 750 'and' 'and_ln58_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 751 [1/1] (0.12ns)   --->   "%xor_ln58_324 = xor i1 %tmp_2746, i1 %tmp_2747" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 751 'xor' 'xor_ln58_324' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 752 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_242)   --->   "%xor_ln58_325 = xor i1 %xor_ln58_324, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 752 'xor' 'xor_ln58_325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 753 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_242)   --->   "%or_ln58_76 = or i1 %and_ln58_158, i1 %xor_ln58_325" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 753 'or' 'or_ln58_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 754 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_242)   --->   "%select_ln58_240 = select i1 %xor_ln58_324, i16 32767, i16 %add_ln58_171" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 754 'select' 'select_ln58_240' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 755 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_241 = select i1 %and_ln58_159, i16 32768, i16 %add_ln58_171" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 755 'select' 'select_ln58_241' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 756 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_242 = select i1 %or_ln58_76, i16 %select_ln58_240, i16 %select_ln58_241" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 756 'select' 'select_ln58_242' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 757 [1/1] (0.00ns)   --->   "%sext_ln58_160 = sext i16 %select_ln58_239" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 757 'sext' 'sext_ln58_160' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 758 [1/1] (0.00ns)   --->   "%sext_ln58_161 = sext i16 %select_ln42_385" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 758 'sext' 'sext_ln58_161' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 759 [1/1] (0.78ns)   --->   "%add_ln58_172 = add i16 %select_ln42_385, i16 %select_ln58_239" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 759 'add' 'add_ln58_172' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 760 [1/1] (0.78ns)   --->   "%add_ln58_154 = add i17 %sext_ln58_161, i17 %sext_ln58_160" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 760 'add' 'add_ln58_154' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 761 [1/1] (0.00ns)   --->   "%tmp_2748 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_154, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 761 'bitselect' 'tmp_2748' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 762 [1/1] (0.00ns)   --->   "%tmp_2749 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_172, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 762 'bitselect' 'tmp_2749' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 763 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_245)   --->   "%xor_ln58_326 = xor i1 %tmp_2748, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 763 'xor' 'xor_ln58_326' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 764 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_245)   --->   "%and_ln58_160 = and i1 %tmp_2749, i1 %xor_ln58_326" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 764 'and' 'and_ln58_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 765 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_244)   --->   "%xor_ln58_327 = xor i1 %tmp_2749, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 765 'xor' 'xor_ln58_327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_244)   --->   "%and_ln58_161 = and i1 %tmp_2748, i1 %xor_ln58_327" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 766 'and' 'and_ln58_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 767 [1/1] (0.12ns)   --->   "%xor_ln58_328 = xor i1 %tmp_2748, i1 %tmp_2749" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 767 'xor' 'xor_ln58_328' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_245)   --->   "%xor_ln58_329 = xor i1 %xor_ln58_328, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 768 'xor' 'xor_ln58_329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 769 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_245)   --->   "%or_ln58_77 = or i1 %and_ln58_160, i1 %xor_ln58_329" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 769 'or' 'or_ln58_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_245)   --->   "%select_ln58_243 = select i1 %xor_ln58_328, i16 32767, i16 %add_ln58_172" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 770 'select' 'select_ln58_243' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 771 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_244 = select i1 %and_ln58_161, i16 32768, i16 %add_ln58_172" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 771 'select' 'select_ln58_244' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 772 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_245 = select i1 %or_ln58_77, i16 %select_ln58_243, i16 %select_ln58_244" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 772 'select' 'select_ln58_245' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 773 [1/1] (0.00ns)   --->   "%mrv = insertvalue i32 <undef>, i16 %select_ln58_242" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 773 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 774 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i32 %mrv, i16 %select_ln58_245" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 774 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 775 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i32 %mrv_1" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 775 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 4.166ns
The critical path consists of the following:
	wire read operation ('idx_read') on port 'idx' [32]  (0.000 ns)
	'sparsemux' operation 16 bit ('a') [61]  (0.584 ns)
	'mul' operation 32 bit ('mul_ln73', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [64]  (1.940 ns)
	'icmp' operation 1 bit ('icmp_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [70]  (0.735 ns)
	'or' operation 1 bit ('or_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [72]  (0.000 ns)
	'and' operation 1 bit ('and_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [73]  (0.000 ns)
	'add' operation 16 bit ('add_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [75]  (0.785 ns)
	'xor' operation 1 bit ('xor_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [77]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_583', firmware/nnet_utils/nnet_dense_latency.h:42) [78]  (0.122 ns)

 <State 2>: 4.225ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln73_86', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [376]  (1.940 ns)
	'icmp' operation 1 bit ('icmp_ln42_472', firmware/nnet_utils/nnet_dense_latency.h:42) [382]  (0.735 ns)
	'or' operation 1 bit ('or_ln42_347', firmware/nnet_utils/nnet_dense_latency.h:42) [384]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_638', firmware/nnet_utils/nnet_dense_latency.h:42) [385]  (0.000 ns)
	'add' operation 16 bit ('add_ln42_86', firmware/nnet_utils/nnet_dense_latency.h:42) [387]  (0.785 ns)
	'xor' operation 1 bit ('xor_ln42_362', firmware/nnet_utils/nnet_dense_latency.h:42) [389]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_639', firmware/nnet_utils/nnet_dense_latency.h:42) [390]  (0.122 ns)
	'select' operation 1 bit ('select_ln42_363', firmware/nnet_utils/nnet_dense_latency.h:42) [400]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_643', firmware/nnet_utils/nnet_dense_latency.h:42) [406]  (0.278 ns)
	'or' operation 1 bit ('or_ln42_349', firmware/nnet_utils/nnet_dense_latency.h:42) [407]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln42_365', firmware/nnet_utils/nnet_dense_latency.h:42) [408]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_644', firmware/nnet_utils/nnet_dense_latency.h:42) [409]  (0.000 ns)
	'or' operation 1 bit ('or_ln42_350', firmware/nnet_utils/nnet_dense_latency.h:42) [411]  (0.122 ns)
	'select' operation 16 bit ('select_ln42_365', firmware/nnet_utils/nnet_dense_latency.h:42) [412]  (0.243 ns)

 <State 3>: 4.299ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln58_299', firmware/nnet_utils/nnet_dense_latency.h:58) [679]  (0.000 ns)
	'and' operation 1 bit ('and_ln58_147', firmware/nnet_utils/nnet_dense_latency.h:58) [680]  (0.000 ns)
	'select' operation 16 bit ('select_ln58_223', firmware/nnet_utils/nnet_dense_latency.h:58) [685]  (0.243 ns)
	'select' operation 16 bit ('select_ln58_224', firmware/nnet_utils/nnet_dense_latency.h:58) [686]  (0.243 ns)
	'add' operation 16 bit ('add_ln58_167', firmware/nnet_utils/nnet_dense_latency.h:58) [705]  (0.785 ns)
	'select' operation 16 bit ('select_ln58_229', firmware/nnet_utils/nnet_dense_latency.h:58) [717]  (0.243 ns)
	'select' operation 16 bit ('select_ln58_230', firmware/nnet_utils/nnet_dense_latency.h:58) [718]  (0.243 ns)
	'add' operation 16 bit ('add_ln58_169', firmware/nnet_utils/nnet_dense_latency.h:58) [737]  (0.785 ns)
	'select' operation 16 bit ('select_ln58_235', firmware/nnet_utils/nnet_dense_latency.h:58) [749]  (0.243 ns)
	'select' operation 16 bit ('select_ln58_236', firmware/nnet_utils/nnet_dense_latency.h:58) [750]  (0.243 ns)
	'add' operation 16 bit ('add_ln58_171', firmware/nnet_utils/nnet_dense_latency.h:58) [769]  (0.785 ns)
	'select' operation 16 bit ('select_ln58_241', firmware/nnet_utils/nnet_dense_latency.h:58) [781]  (0.243 ns)
	'select' operation 16 bit ('select_ln58_242', firmware/nnet_utils/nnet_dense_latency.h:58) [782]  (0.243 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
