.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* C0o */
.set C0o__0__MASK, 0x80
.set C0o__0__PC, CYREG_PRT0_PC7
.set C0o__0__PORT, 0
.set C0o__0__SHIFT, 7
.set C0o__AG, CYREG_PRT0_AG
.set C0o__AMUX, CYREG_PRT0_AMUX
.set C0o__BIE, CYREG_PRT0_BIE
.set C0o__BIT_MASK, CYREG_PRT0_BIT_MASK
.set C0o__BYP, CYREG_PRT0_BYP
.set C0o__CTL, CYREG_PRT0_CTL
.set C0o__DM0, CYREG_PRT0_DM0
.set C0o__DM1, CYREG_PRT0_DM1
.set C0o__DM2, CYREG_PRT0_DM2
.set C0o__DR, CYREG_PRT0_DR
.set C0o__INP_DIS, CYREG_PRT0_INP_DIS
.set C0o__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set C0o__LCD_EN, CYREG_PRT0_LCD_EN
.set C0o__MASK, 0x80
.set C0o__PORT, 0
.set C0o__PRT, CYREG_PRT0_PRT
.set C0o__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set C0o__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set C0o__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set C0o__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set C0o__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set C0o__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set C0o__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set C0o__PS, CYREG_PRT0_PS
.set C0o__SHIFT, 7
.set C0o__SLW, CYREG_PRT0_SLW

/* C1o */
.set C1o__0__MASK, 0x20
.set C1o__0__PC, CYREG_PRT3_PC5
.set C1o__0__PORT, 3
.set C1o__0__SHIFT, 5
.set C1o__AG, CYREG_PRT3_AG
.set C1o__AMUX, CYREG_PRT3_AMUX
.set C1o__BIE, CYREG_PRT3_BIE
.set C1o__BIT_MASK, CYREG_PRT3_BIT_MASK
.set C1o__BYP, CYREG_PRT3_BYP
.set C1o__CTL, CYREG_PRT3_CTL
.set C1o__DM0, CYREG_PRT3_DM0
.set C1o__DM1, CYREG_PRT3_DM1
.set C1o__DM2, CYREG_PRT3_DM2
.set C1o__DR, CYREG_PRT3_DR
.set C1o__INP_DIS, CYREG_PRT3_INP_DIS
.set C1o__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set C1o__LCD_EN, CYREG_PRT3_LCD_EN
.set C1o__MASK, 0x20
.set C1o__PORT, 3
.set C1o__PRT, CYREG_PRT3_PRT
.set C1o__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set C1o__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set C1o__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set C1o__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set C1o__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set C1o__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set C1o__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set C1o__PS, CYREG_PRT3_PS
.set C1o__SHIFT, 5
.set C1o__SLW, CYREG_PRT3_SLW

/* C2o */
.set C2o__0__MASK, 0x40
.set C2o__0__PC, CYREG_PRT0_PC6
.set C2o__0__PORT, 0
.set C2o__0__SHIFT, 6
.set C2o__AG, CYREG_PRT0_AG
.set C2o__AMUX, CYREG_PRT0_AMUX
.set C2o__BIE, CYREG_PRT0_BIE
.set C2o__BIT_MASK, CYREG_PRT0_BIT_MASK
.set C2o__BYP, CYREG_PRT0_BYP
.set C2o__CTL, CYREG_PRT0_CTL
.set C2o__DM0, CYREG_PRT0_DM0
.set C2o__DM1, CYREG_PRT0_DM1
.set C2o__DM2, CYREG_PRT0_DM2
.set C2o__DR, CYREG_PRT0_DR
.set C2o__INP_DIS, CYREG_PRT0_INP_DIS
.set C2o__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set C2o__LCD_EN, CYREG_PRT0_LCD_EN
.set C2o__MASK, 0x40
.set C2o__PORT, 0
.set C2o__PRT, CYREG_PRT0_PRT
.set C2o__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set C2o__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set C2o__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set C2o__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set C2o__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set C2o__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set C2o__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set C2o__PS, CYREG_PRT0_PS
.set C2o__SHIFT, 6
.set C2o__SLW, CYREG_PRT0_SLW

/* C3o */
.set C3o__0__MASK, 0x08
.set C3o__0__PC, CYREG_PRT3_PC3
.set C3o__0__PORT, 3
.set C3o__0__SHIFT, 3
.set C3o__AG, CYREG_PRT3_AG
.set C3o__AMUX, CYREG_PRT3_AMUX
.set C3o__BIE, CYREG_PRT3_BIE
.set C3o__BIT_MASK, CYREG_PRT3_BIT_MASK
.set C3o__BYP, CYREG_PRT3_BYP
.set C3o__CTL, CYREG_PRT3_CTL
.set C3o__DM0, CYREG_PRT3_DM0
.set C3o__DM1, CYREG_PRT3_DM1
.set C3o__DM2, CYREG_PRT3_DM2
.set C3o__DR, CYREG_PRT3_DR
.set C3o__INP_DIS, CYREG_PRT3_INP_DIS
.set C3o__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set C3o__LCD_EN, CYREG_PRT3_LCD_EN
.set C3o__MASK, 0x08
.set C3o__PORT, 3
.set C3o__PRT, CYREG_PRT3_PRT
.set C3o__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set C3o__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set C3o__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set C3o__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set C3o__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set C3o__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set C3o__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set C3o__PS, CYREG_PRT3_PS
.set C3o__SHIFT, 3
.set C3o__SLW, CYREG_PRT3_SLW

/* OA0m */
.set OA0m__0__MASK, 0x08
.set OA0m__0__PC, CYREG_PRT0_PC3
.set OA0m__0__PORT, 0
.set OA0m__0__SHIFT, 3
.set OA0m__AG, CYREG_PRT0_AG
.set OA0m__AMUX, CYREG_PRT0_AMUX
.set OA0m__BIE, CYREG_PRT0_BIE
.set OA0m__BIT_MASK, CYREG_PRT0_BIT_MASK
.set OA0m__BYP, CYREG_PRT0_BYP
.set OA0m__CTL, CYREG_PRT0_CTL
.set OA0m__DM0, CYREG_PRT0_DM0
.set OA0m__DM1, CYREG_PRT0_DM1
.set OA0m__DM2, CYREG_PRT0_DM2
.set OA0m__DR, CYREG_PRT0_DR
.set OA0m__INP_DIS, CYREG_PRT0_INP_DIS
.set OA0m__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set OA0m__LCD_EN, CYREG_PRT0_LCD_EN
.set OA0m__MASK, 0x08
.set OA0m__PORT, 0
.set OA0m__PRT, CYREG_PRT0_PRT
.set OA0m__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set OA0m__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set OA0m__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set OA0m__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set OA0m__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set OA0m__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set OA0m__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set OA0m__PS, CYREG_PRT0_PS
.set OA0m__SHIFT, 3
.set OA0m__SLW, CYREG_PRT0_SLW

/* OA0o */
.set OA0o__0__MASK, 0x02
.set OA0o__0__PC, CYREG_PRT0_PC1
.set OA0o__0__PORT, 0
.set OA0o__0__SHIFT, 1
.set OA0o__AG, CYREG_PRT0_AG
.set OA0o__AMUX, CYREG_PRT0_AMUX
.set OA0o__BIE, CYREG_PRT0_BIE
.set OA0o__BIT_MASK, CYREG_PRT0_BIT_MASK
.set OA0o__BYP, CYREG_PRT0_BYP
.set OA0o__CTL, CYREG_PRT0_CTL
.set OA0o__DM0, CYREG_PRT0_DM0
.set OA0o__DM1, CYREG_PRT0_DM1
.set OA0o__DM2, CYREG_PRT0_DM2
.set OA0o__DR, CYREG_PRT0_DR
.set OA0o__INP_DIS, CYREG_PRT0_INP_DIS
.set OA0o__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set OA0o__LCD_EN, CYREG_PRT0_LCD_EN
.set OA0o__MASK, 0x02
.set OA0o__PORT, 0
.set OA0o__PRT, CYREG_PRT0_PRT
.set OA0o__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set OA0o__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set OA0o__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set OA0o__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set OA0o__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set OA0o__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set OA0o__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set OA0o__PS, CYREG_PRT0_PS
.set OA0o__SHIFT, 1
.set OA0o__SLW, CYREG_PRT0_SLW

/* OA1m */
.set OA1m__0__MASK, 0x10
.set OA1m__0__PC, CYREG_PRT3_PC4
.set OA1m__0__PORT, 3
.set OA1m__0__SHIFT, 4
.set OA1m__AG, CYREG_PRT3_AG
.set OA1m__AMUX, CYREG_PRT3_AMUX
.set OA1m__BIE, CYREG_PRT3_BIE
.set OA1m__BIT_MASK, CYREG_PRT3_BIT_MASK
.set OA1m__BYP, CYREG_PRT3_BYP
.set OA1m__CTL, CYREG_PRT3_CTL
.set OA1m__DM0, CYREG_PRT3_DM0
.set OA1m__DM1, CYREG_PRT3_DM1
.set OA1m__DM2, CYREG_PRT3_DM2
.set OA1m__DR, CYREG_PRT3_DR
.set OA1m__INP_DIS, CYREG_PRT3_INP_DIS
.set OA1m__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set OA1m__LCD_EN, CYREG_PRT3_LCD_EN
.set OA1m__MASK, 0x10
.set OA1m__PORT, 3
.set OA1m__PRT, CYREG_PRT3_PRT
.set OA1m__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set OA1m__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set OA1m__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set OA1m__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set OA1m__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set OA1m__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set OA1m__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set OA1m__PS, CYREG_PRT3_PS
.set OA1m__SHIFT, 4
.set OA1m__SLW, CYREG_PRT3_SLW

/* OA1o */
.set OA1o__0__MASK, 0x40
.set OA1o__0__PC, CYREG_PRT3_PC6
.set OA1o__0__PORT, 3
.set OA1o__0__SHIFT, 6
.set OA1o__AG, CYREG_PRT3_AG
.set OA1o__AMUX, CYREG_PRT3_AMUX
.set OA1o__BIE, CYREG_PRT3_BIE
.set OA1o__BIT_MASK, CYREG_PRT3_BIT_MASK
.set OA1o__BYP, CYREG_PRT3_BYP
.set OA1o__CTL, CYREG_PRT3_CTL
.set OA1o__DM0, CYREG_PRT3_DM0
.set OA1o__DM1, CYREG_PRT3_DM1
.set OA1o__DM2, CYREG_PRT3_DM2
.set OA1o__DR, CYREG_PRT3_DR
.set OA1o__INP_DIS, CYREG_PRT3_INP_DIS
.set OA1o__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set OA1o__LCD_EN, CYREG_PRT3_LCD_EN
.set OA1o__MASK, 0x40
.set OA1o__PORT, 3
.set OA1o__PRT, CYREG_PRT3_PRT
.set OA1o__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set OA1o__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set OA1o__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set OA1o__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set OA1o__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set OA1o__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set OA1o__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set OA1o__PS, CYREG_PRT3_PS
.set OA1o__SHIFT, 6
.set OA1o__SLW, CYREG_PRT3_SLW

/* OA2m */
.set OA2m__0__MASK, 0x20
.set OA2m__0__PC, CYREG_PRT0_PC5
.set OA2m__0__PORT, 0
.set OA2m__0__SHIFT, 5
.set OA2m__AG, CYREG_PRT0_AG
.set OA2m__AMUX, CYREG_PRT0_AMUX
.set OA2m__BIE, CYREG_PRT0_BIE
.set OA2m__BIT_MASK, CYREG_PRT0_BIT_MASK
.set OA2m__BYP, CYREG_PRT0_BYP
.set OA2m__CTL, CYREG_PRT0_CTL
.set OA2m__DM0, CYREG_PRT0_DM0
.set OA2m__DM1, CYREG_PRT0_DM1
.set OA2m__DM2, CYREG_PRT0_DM2
.set OA2m__DR, CYREG_PRT0_DR
.set OA2m__INP_DIS, CYREG_PRT0_INP_DIS
.set OA2m__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set OA2m__LCD_EN, CYREG_PRT0_LCD_EN
.set OA2m__MASK, 0x20
.set OA2m__PORT, 0
.set OA2m__PRT, CYREG_PRT0_PRT
.set OA2m__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set OA2m__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set OA2m__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set OA2m__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set OA2m__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set OA2m__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set OA2m__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set OA2m__PS, CYREG_PRT0_PS
.set OA2m__SHIFT, 5
.set OA2m__SLW, CYREG_PRT0_SLW

/* OA2o */
.set OA2o__0__MASK, 0x01
.set OA2o__0__PC, CYREG_PRT0_PC0
.set OA2o__0__PORT, 0
.set OA2o__0__SHIFT, 0
.set OA2o__AG, CYREG_PRT0_AG
.set OA2o__AMUX, CYREG_PRT0_AMUX
.set OA2o__BIE, CYREG_PRT0_BIE
.set OA2o__BIT_MASK, CYREG_PRT0_BIT_MASK
.set OA2o__BYP, CYREG_PRT0_BYP
.set OA2o__CTL, CYREG_PRT0_CTL
.set OA2o__DM0, CYREG_PRT0_DM0
.set OA2o__DM1, CYREG_PRT0_DM1
.set OA2o__DM2, CYREG_PRT0_DM2
.set OA2o__DR, CYREG_PRT0_DR
.set OA2o__INP_DIS, CYREG_PRT0_INP_DIS
.set OA2o__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set OA2o__LCD_EN, CYREG_PRT0_LCD_EN
.set OA2o__MASK, 0x01
.set OA2o__PORT, 0
.set OA2o__PRT, CYREG_PRT0_PRT
.set OA2o__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set OA2o__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set OA2o__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set OA2o__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set OA2o__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set OA2o__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set OA2o__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set OA2o__PS, CYREG_PRT0_PS
.set OA2o__SHIFT, 0
.set OA2o__SLW, CYREG_PRT0_SLW

/* OA3m */
.set OA3m__0__MASK, 0x04
.set OA3m__0__PC, CYREG_PRT3_PC2
.set OA3m__0__PORT, 3
.set OA3m__0__SHIFT, 2
.set OA3m__AG, CYREG_PRT3_AG
.set OA3m__AMUX, CYREG_PRT3_AMUX
.set OA3m__BIE, CYREG_PRT3_BIE
.set OA3m__BIT_MASK, CYREG_PRT3_BIT_MASK
.set OA3m__BYP, CYREG_PRT3_BYP
.set OA3m__CTL, CYREG_PRT3_CTL
.set OA3m__DM0, CYREG_PRT3_DM0
.set OA3m__DM1, CYREG_PRT3_DM1
.set OA3m__DM2, CYREG_PRT3_DM2
.set OA3m__DR, CYREG_PRT3_DR
.set OA3m__INP_DIS, CYREG_PRT3_INP_DIS
.set OA3m__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set OA3m__LCD_EN, CYREG_PRT3_LCD_EN
.set OA3m__MASK, 0x04
.set OA3m__PORT, 3
.set OA3m__PRT, CYREG_PRT3_PRT
.set OA3m__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set OA3m__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set OA3m__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set OA3m__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set OA3m__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set OA3m__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set OA3m__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set OA3m__PS, CYREG_PRT3_PS
.set OA3m__SHIFT, 2
.set OA3m__SLW, CYREG_PRT3_SLW

/* OA3o */
.set OA3o__0__MASK, 0x80
.set OA3o__0__PC, CYREG_PRT3_PC7
.set OA3o__0__PORT, 3
.set OA3o__0__SHIFT, 7
.set OA3o__AG, CYREG_PRT3_AG
.set OA3o__AMUX, CYREG_PRT3_AMUX
.set OA3o__BIE, CYREG_PRT3_BIE
.set OA3o__BIT_MASK, CYREG_PRT3_BIT_MASK
.set OA3o__BYP, CYREG_PRT3_BYP
.set OA3o__CTL, CYREG_PRT3_CTL
.set OA3o__DM0, CYREG_PRT3_DM0
.set OA3o__DM1, CYREG_PRT3_DM1
.set OA3o__DM2, CYREG_PRT3_DM2
.set OA3o__DR, CYREG_PRT3_DR
.set OA3o__INP_DIS, CYREG_PRT3_INP_DIS
.set OA3o__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set OA3o__LCD_EN, CYREG_PRT3_LCD_EN
.set OA3o__MASK, 0x80
.set OA3o__PORT, 3
.set OA3o__PRT, CYREG_PRT3_PRT
.set OA3o__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set OA3o__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set OA3o__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set OA3o__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set OA3o__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set OA3o__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set OA3o__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set OA3o__PS, CYREG_PRT3_PS
.set OA3o__SHIFT, 7
.set OA3o__SLW, CYREG_PRT3_SLW

/* RxDMA */
.set RxDMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set RxDMA__DRQ_NUMBER, 0
.set RxDMA__NUMBEROF_TDS, 0
.set RxDMA__PRIORITY, 0
.set RxDMA__TERMIN_EN, 0
.set RxDMA__TERMIN_SEL, 0
.set RxDMA__TERMOUT0_EN, 1
.set RxDMA__TERMOUT0_SEL, 0
.set RxDMA__TERMOUT1_EN, 0
.set RxDMA__TERMOUT1_SEL, 0

/* USBFS_arb_int */
.set USBFS_arb_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBFS_arb_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBFS_arb_int__INTC_MASK, 0x400000
.set USBFS_arb_int__INTC_NUMBER, 22
.set USBFS_arb_int__INTC_PRIOR_NUM, 7
.set USBFS_arb_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_22
.set USBFS_arb_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBFS_arb_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBFS_bus_reset */
.set USBFS_bus_reset__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBFS_bus_reset__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBFS_bus_reset__INTC_MASK, 0x800000
.set USBFS_bus_reset__INTC_NUMBER, 23
.set USBFS_bus_reset__INTC_PRIOR_NUM, 7
.set USBFS_bus_reset__INTC_PRIOR_REG, CYREG_NVIC_PRI_23
.set USBFS_bus_reset__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBFS_bus_reset__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBFS_Dm */
.set USBFS_Dm__0__MASK, 0x80
.set USBFS_Dm__0__PC, CYREG_IO_PC_PRT15_7_6_PC1
.set USBFS_Dm__0__PORT, 15
.set USBFS_Dm__0__SHIFT, 7
.set USBFS_Dm__AG, CYREG_PRT15_AG
.set USBFS_Dm__AMUX, CYREG_PRT15_AMUX
.set USBFS_Dm__BIE, CYREG_PRT15_BIE
.set USBFS_Dm__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBFS_Dm__BYP, CYREG_PRT15_BYP
.set USBFS_Dm__CTL, CYREG_PRT15_CTL
.set USBFS_Dm__DM0, CYREG_PRT15_DM0
.set USBFS_Dm__DM1, CYREG_PRT15_DM1
.set USBFS_Dm__DM2, CYREG_PRT15_DM2
.set USBFS_Dm__DR, CYREG_PRT15_DR
.set USBFS_Dm__INP_DIS, CYREG_PRT15_INP_DIS
.set USBFS_Dm__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBFS_Dm__LCD_EN, CYREG_PRT15_LCD_EN
.set USBFS_Dm__MASK, 0x80
.set USBFS_Dm__PORT, 15
.set USBFS_Dm__PRT, CYREG_PRT15_PRT
.set USBFS_Dm__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBFS_Dm__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBFS_Dm__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBFS_Dm__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBFS_Dm__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBFS_Dm__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBFS_Dm__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBFS_Dm__PS, CYREG_PRT15_PS
.set USBFS_Dm__SHIFT, 7
.set USBFS_Dm__SLW, CYREG_PRT15_SLW

/* USBFS_Dp */
.set USBFS_Dp__0__MASK, 0x40
.set USBFS_Dp__0__PC, CYREG_IO_PC_PRT15_7_6_PC0
.set USBFS_Dp__0__PORT, 15
.set USBFS_Dp__0__SHIFT, 6
.set USBFS_Dp__AG, CYREG_PRT15_AG
.set USBFS_Dp__AMUX, CYREG_PRT15_AMUX
.set USBFS_Dp__BIE, CYREG_PRT15_BIE
.set USBFS_Dp__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBFS_Dp__BYP, CYREG_PRT15_BYP
.set USBFS_Dp__CTL, CYREG_PRT15_CTL
.set USBFS_Dp__DM0, CYREG_PRT15_DM0
.set USBFS_Dp__DM1, CYREG_PRT15_DM1
.set USBFS_Dp__DM2, CYREG_PRT15_DM2
.set USBFS_Dp__DR, CYREG_PRT15_DR
.set USBFS_Dp__INP_DIS, CYREG_PRT15_INP_DIS
.set USBFS_Dp__INTSTAT, CYREG_PICU15_INTSTAT
.set USBFS_Dp__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBFS_Dp__LCD_EN, CYREG_PRT15_LCD_EN
.set USBFS_Dp__MASK, 0x40
.set USBFS_Dp__PORT, 15
.set USBFS_Dp__PRT, CYREG_PRT15_PRT
.set USBFS_Dp__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBFS_Dp__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBFS_Dp__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBFS_Dp__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBFS_Dp__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBFS_Dp__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBFS_Dp__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBFS_Dp__PS, CYREG_PRT15_PS
.set USBFS_Dp__SHIFT, 6
.set USBFS_Dp__SLW, CYREG_PRT15_SLW
.set USBFS_Dp__SNAP, CYREG_PICU_15_SNAP_15

/* USBFS_dp_int */
.set USBFS_dp_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBFS_dp_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBFS_dp_int__INTC_MASK, 0x1000
.set USBFS_dp_int__INTC_NUMBER, 12
.set USBFS_dp_int__INTC_PRIOR_NUM, 7
.set USBFS_dp_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set USBFS_dp_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBFS_dp_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBFS_ep_0 */
.set USBFS_ep_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBFS_ep_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBFS_ep_0__INTC_MASK, 0x1000000
.set USBFS_ep_0__INTC_NUMBER, 24
.set USBFS_ep_0__INTC_PRIOR_NUM, 7
.set USBFS_ep_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_24
.set USBFS_ep_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBFS_ep_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBFS_ep_2 */
.set USBFS_ep_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBFS_ep_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBFS_ep_2__INTC_MASK, 0x02
.set USBFS_ep_2__INTC_NUMBER, 1
.set USBFS_ep_2__INTC_PRIOR_NUM, 7
.set USBFS_ep_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set USBFS_ep_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBFS_ep_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBFS_ep_6 */
.set USBFS_ep_6__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBFS_ep_6__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBFS_ep_6__INTC_MASK, 0x04
.set USBFS_ep_6__INTC_NUMBER, 2
.set USBFS_ep_6__INTC_PRIOR_NUM, 7
.set USBFS_ep_6__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set USBFS_ep_6__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBFS_ep_6__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBFS_ep2 */
.set USBFS_ep2__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set USBFS_ep2__DRQ_NUMBER, 1
.set USBFS_ep2__NUMBEROF_TDS, 0
.set USBFS_ep2__PRIORITY, 2
.set USBFS_ep2__TERMIN_EN, 1
.set USBFS_ep2__TERMIN_SEL, 0
.set USBFS_ep2__TERMOUT0_EN, 0
.set USBFS_ep2__TERMOUT0_SEL, 0
.set USBFS_ep2__TERMOUT1_EN, 0
.set USBFS_ep2__TERMOUT1_SEL, 0

/* USBFS_ep6 */
.set USBFS_ep6__DRQ_CTL, CYREG_IDMUX_DRQ_CTL1
.set USBFS_ep6__DRQ_NUMBER, 5
.set USBFS_ep6__NUMBEROF_TDS, 0
.set USBFS_ep6__PRIORITY, 2
.set USBFS_ep6__TERMIN_EN, 1
.set USBFS_ep6__TERMIN_SEL, 0
.set USBFS_ep6__TERMOUT0_EN, 0
.set USBFS_ep6__TERMOUT0_SEL, 0
.set USBFS_ep6__TERMOUT1_EN, 0
.set USBFS_ep6__TERMOUT1_SEL, 0

/* USBFS_ord_int */
.set USBFS_ord_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBFS_ord_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBFS_ord_int__INTC_MASK, 0x2000000
.set USBFS_ord_int__INTC_NUMBER, 25
.set USBFS_ord_int__INTC_PRIOR_NUM, 7
.set USBFS_ord_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_25
.set USBFS_ord_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBFS_ord_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBFS_sof_int */
.set USBFS_sof_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBFS_sof_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBFS_sof_int__INTC_MASK, 0x200000
.set USBFS_sof_int__INTC_NUMBER, 21
.set USBFS_sof_int__INTC_PRIOR_NUM, 7
.set USBFS_sof_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_21
.set USBFS_sof_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBFS_sof_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBFS_USB */
.set USBFS_USB__ARB_CFG, CYREG_USB_ARB_CFG
.set USBFS_USB__ARB_EP1_CFG, CYREG_USB_ARB_EP1_CFG
.set USBFS_USB__ARB_EP1_INT_EN, CYREG_USB_ARB_EP1_INT_EN
.set USBFS_USB__ARB_EP1_SR, CYREG_USB_ARB_EP1_SR
.set USBFS_USB__ARB_EP2_CFG, CYREG_USB_ARB_EP2_CFG
.set USBFS_USB__ARB_EP2_INT_EN, CYREG_USB_ARB_EP2_INT_EN
.set USBFS_USB__ARB_EP2_SR, CYREG_USB_ARB_EP2_SR
.set USBFS_USB__ARB_EP3_CFG, CYREG_USB_ARB_EP3_CFG
.set USBFS_USB__ARB_EP3_INT_EN, CYREG_USB_ARB_EP3_INT_EN
.set USBFS_USB__ARB_EP3_SR, CYREG_USB_ARB_EP3_SR
.set USBFS_USB__ARB_EP4_CFG, CYREG_USB_ARB_EP4_CFG
.set USBFS_USB__ARB_EP4_INT_EN, CYREG_USB_ARB_EP4_INT_EN
.set USBFS_USB__ARB_EP4_SR, CYREG_USB_ARB_EP4_SR
.set USBFS_USB__ARB_EP5_CFG, CYREG_USB_ARB_EP5_CFG
.set USBFS_USB__ARB_EP5_INT_EN, CYREG_USB_ARB_EP5_INT_EN
.set USBFS_USB__ARB_EP5_SR, CYREG_USB_ARB_EP5_SR
.set USBFS_USB__ARB_EP6_CFG, CYREG_USB_ARB_EP6_CFG
.set USBFS_USB__ARB_EP6_INT_EN, CYREG_USB_ARB_EP6_INT_EN
.set USBFS_USB__ARB_EP6_SR, CYREG_USB_ARB_EP6_SR
.set USBFS_USB__ARB_EP7_CFG, CYREG_USB_ARB_EP7_CFG
.set USBFS_USB__ARB_EP7_INT_EN, CYREG_USB_ARB_EP7_INT_EN
.set USBFS_USB__ARB_EP7_SR, CYREG_USB_ARB_EP7_SR
.set USBFS_USB__ARB_EP8_CFG, CYREG_USB_ARB_EP8_CFG
.set USBFS_USB__ARB_EP8_INT_EN, CYREG_USB_ARB_EP8_INT_EN
.set USBFS_USB__ARB_EP8_SR, CYREG_USB_ARB_EP8_SR
.set USBFS_USB__ARB_INT_EN, CYREG_USB_ARB_INT_EN
.set USBFS_USB__ARB_INT_SR, CYREG_USB_ARB_INT_SR
.set USBFS_USB__ARB_RW1_DR, CYREG_USB_ARB_RW1_DR
.set USBFS_USB__ARB_RW1_RA, CYREG_USB_ARB_RW1_RA
.set USBFS_USB__ARB_RW1_RA_MSB, CYREG_USB_ARB_RW1_RA_MSB
.set USBFS_USB__ARB_RW1_WA, CYREG_USB_ARB_RW1_WA
.set USBFS_USB__ARB_RW1_WA_MSB, CYREG_USB_ARB_RW1_WA_MSB
.set USBFS_USB__ARB_RW2_DR, CYREG_USB_ARB_RW2_DR
.set USBFS_USB__ARB_RW2_RA, CYREG_USB_ARB_RW2_RA
.set USBFS_USB__ARB_RW2_RA_MSB, CYREG_USB_ARB_RW2_RA_MSB
.set USBFS_USB__ARB_RW2_WA, CYREG_USB_ARB_RW2_WA
.set USBFS_USB__ARB_RW2_WA_MSB, CYREG_USB_ARB_RW2_WA_MSB
.set USBFS_USB__ARB_RW3_DR, CYREG_USB_ARB_RW3_DR
.set USBFS_USB__ARB_RW3_RA, CYREG_USB_ARB_RW3_RA
.set USBFS_USB__ARB_RW3_RA_MSB, CYREG_USB_ARB_RW3_RA_MSB
.set USBFS_USB__ARB_RW3_WA, CYREG_USB_ARB_RW3_WA
.set USBFS_USB__ARB_RW3_WA_MSB, CYREG_USB_ARB_RW3_WA_MSB
.set USBFS_USB__ARB_RW4_DR, CYREG_USB_ARB_RW4_DR
.set USBFS_USB__ARB_RW4_RA, CYREG_USB_ARB_RW4_RA
.set USBFS_USB__ARB_RW4_RA_MSB, CYREG_USB_ARB_RW4_RA_MSB
.set USBFS_USB__ARB_RW4_WA, CYREG_USB_ARB_RW4_WA
.set USBFS_USB__ARB_RW4_WA_MSB, CYREG_USB_ARB_RW4_WA_MSB
.set USBFS_USB__ARB_RW5_DR, CYREG_USB_ARB_RW5_DR
.set USBFS_USB__ARB_RW5_RA, CYREG_USB_ARB_RW5_RA
.set USBFS_USB__ARB_RW5_RA_MSB, CYREG_USB_ARB_RW5_RA_MSB
.set USBFS_USB__ARB_RW5_WA, CYREG_USB_ARB_RW5_WA
.set USBFS_USB__ARB_RW5_WA_MSB, CYREG_USB_ARB_RW5_WA_MSB
.set USBFS_USB__ARB_RW6_DR, CYREG_USB_ARB_RW6_DR
.set USBFS_USB__ARB_RW6_RA, CYREG_USB_ARB_RW6_RA
.set USBFS_USB__ARB_RW6_RA_MSB, CYREG_USB_ARB_RW6_RA_MSB
.set USBFS_USB__ARB_RW6_WA, CYREG_USB_ARB_RW6_WA
.set USBFS_USB__ARB_RW6_WA_MSB, CYREG_USB_ARB_RW6_WA_MSB
.set USBFS_USB__ARB_RW7_DR, CYREG_USB_ARB_RW7_DR
.set USBFS_USB__ARB_RW7_RA, CYREG_USB_ARB_RW7_RA
.set USBFS_USB__ARB_RW7_RA_MSB, CYREG_USB_ARB_RW7_RA_MSB
.set USBFS_USB__ARB_RW7_WA, CYREG_USB_ARB_RW7_WA
.set USBFS_USB__ARB_RW7_WA_MSB, CYREG_USB_ARB_RW7_WA_MSB
.set USBFS_USB__ARB_RW8_DR, CYREG_USB_ARB_RW8_DR
.set USBFS_USB__ARB_RW8_RA, CYREG_USB_ARB_RW8_RA
.set USBFS_USB__ARB_RW8_RA_MSB, CYREG_USB_ARB_RW8_RA_MSB
.set USBFS_USB__ARB_RW8_WA, CYREG_USB_ARB_RW8_WA
.set USBFS_USB__ARB_RW8_WA_MSB, CYREG_USB_ARB_RW8_WA_MSB
.set USBFS_USB__BUF_SIZE, CYREG_USB_BUF_SIZE
.set USBFS_USB__BUS_RST_CNT, CYREG_USB_BUS_RST_CNT
.set USBFS_USB__CR0, CYREG_USB_CR0
.set USBFS_USB__CR1, CYREG_USB_CR1
.set USBFS_USB__CWA, CYREG_USB_CWA
.set USBFS_USB__CWA_MSB, CYREG_USB_CWA_MSB
.set USBFS_USB__DMA_THRES, CYREG_USB_DMA_THRES
.set USBFS_USB__DMA_THRES_MSB, CYREG_USB_DMA_THRES_MSB
.set USBFS_USB__DYN_RECONFIG, CYREG_USB_DYN_RECONFIG
.set USBFS_USB__EP_ACTIVE, CYREG_USB_EP_ACTIVE
.set USBFS_USB__EP_TYPE, CYREG_USB_EP_TYPE
.set USBFS_USB__EP0_CNT, CYREG_USB_EP0_CNT
.set USBFS_USB__EP0_CR, CYREG_USB_EP0_CR
.set USBFS_USB__EP0_DR0, CYREG_USB_EP0_DR0
.set USBFS_USB__EP0_DR1, CYREG_USB_EP0_DR1
.set USBFS_USB__EP0_DR2, CYREG_USB_EP0_DR2
.set USBFS_USB__EP0_DR3, CYREG_USB_EP0_DR3
.set USBFS_USB__EP0_DR4, CYREG_USB_EP0_DR4
.set USBFS_USB__EP0_DR5, CYREG_USB_EP0_DR5
.set USBFS_USB__EP0_DR6, CYREG_USB_EP0_DR6
.set USBFS_USB__EP0_DR7, CYREG_USB_EP0_DR7
.set USBFS_USB__MEM_DATA, CYREG_USB_MEM_DATA_MBASE
.set USBFS_USB__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set USBFS_USB__PM_ACT_MSK, 0x01
.set USBFS_USB__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set USBFS_USB__PM_STBY_MSK, 0x01
.set USBFS_USB__SIE_EP_INT_EN, CYREG_USB_SIE_EP_INT_EN
.set USBFS_USB__SIE_EP_INT_SR, CYREG_USB_SIE_EP_INT_SR
.set USBFS_USB__SIE_EP1_CNT0, CYREG_USB_SIE_EP1_CNT0
.set USBFS_USB__SIE_EP1_CNT1, CYREG_USB_SIE_EP1_CNT1
.set USBFS_USB__SIE_EP1_CR0, CYREG_USB_SIE_EP1_CR0
.set USBFS_USB__SIE_EP2_CNT0, CYREG_USB_SIE_EP2_CNT0
.set USBFS_USB__SIE_EP2_CNT1, CYREG_USB_SIE_EP2_CNT1
.set USBFS_USB__SIE_EP2_CR0, CYREG_USB_SIE_EP2_CR0
.set USBFS_USB__SIE_EP3_CNT0, CYREG_USB_SIE_EP3_CNT0
.set USBFS_USB__SIE_EP3_CNT1, CYREG_USB_SIE_EP3_CNT1
.set USBFS_USB__SIE_EP3_CR0, CYREG_USB_SIE_EP3_CR0
.set USBFS_USB__SIE_EP4_CNT0, CYREG_USB_SIE_EP4_CNT0
.set USBFS_USB__SIE_EP4_CNT1, CYREG_USB_SIE_EP4_CNT1
.set USBFS_USB__SIE_EP4_CR0, CYREG_USB_SIE_EP4_CR0
.set USBFS_USB__SIE_EP5_CNT0, CYREG_USB_SIE_EP5_CNT0
.set USBFS_USB__SIE_EP5_CNT1, CYREG_USB_SIE_EP5_CNT1
.set USBFS_USB__SIE_EP5_CR0, CYREG_USB_SIE_EP5_CR0
.set USBFS_USB__SIE_EP6_CNT0, CYREG_USB_SIE_EP6_CNT0
.set USBFS_USB__SIE_EP6_CNT1, CYREG_USB_SIE_EP6_CNT1
.set USBFS_USB__SIE_EP6_CR0, CYREG_USB_SIE_EP6_CR0
.set USBFS_USB__SIE_EP7_CNT0, CYREG_USB_SIE_EP7_CNT0
.set USBFS_USB__SIE_EP7_CNT1, CYREG_USB_SIE_EP7_CNT1
.set USBFS_USB__SIE_EP7_CR0, CYREG_USB_SIE_EP7_CR0
.set USBFS_USB__SIE_EP8_CNT0, CYREG_USB_SIE_EP8_CNT0
.set USBFS_USB__SIE_EP8_CNT1, CYREG_USB_SIE_EP8_CNT1
.set USBFS_USB__SIE_EP8_CR0, CYREG_USB_SIE_EP8_CR0
.set USBFS_USB__SOF0, CYREG_USB_SOF0
.set USBFS_USB__SOF1, CYREG_USB_SOF1
.set USBFS_USB__USB_CLK_EN, CYREG_USB_USB_CLK_EN
.set USBFS_USB__USBIO_CR0, CYREG_USB_USBIO_CR0
.set USBFS_USB__USBIO_CR1, CYREG_USB_USBIO_CR1

/* Comp_0_ctComp */
.set Comp_0_ctComp__CLK, CYREG_CMP0_CLK
.set Comp_0_ctComp__CMP_MASK, 0x01
.set Comp_0_ctComp__CMP_NUMBER, 0
.set Comp_0_ctComp__CR, CYREG_CMP0_CR
.set Comp_0_ctComp__LUT__CR, CYREG_LUT0_CR
.set Comp_0_ctComp__LUT__MSK, CYREG_LUT_MSK
.set Comp_0_ctComp__LUT__MSK_MASK, 0x01
.set Comp_0_ctComp__LUT__MSK_SHIFT, 0
.set Comp_0_ctComp__LUT__MX, CYREG_LUT0_MX
.set Comp_0_ctComp__LUT__SR, CYREG_LUT_SR
.set Comp_0_ctComp__LUT__SR_MASK, 0x01
.set Comp_0_ctComp__LUT__SR_SHIFT, 0
.set Comp_0_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set Comp_0_ctComp__PM_ACT_MSK, 0x01
.set Comp_0_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set Comp_0_ctComp__PM_STBY_MSK, 0x01
.set Comp_0_ctComp__SW0, CYREG_CMP0_SW0
.set Comp_0_ctComp__SW2, CYREG_CMP0_SW2
.set Comp_0_ctComp__SW3, CYREG_CMP0_SW3
.set Comp_0_ctComp__SW4, CYREG_CMP0_SW4
.set Comp_0_ctComp__SW6, CYREG_CMP0_SW6
.set Comp_0_ctComp__TR0, CYREG_CMP0_TR0
.set Comp_0_ctComp__TR1, CYREG_CMP0_TR1
.set Comp_0_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP0_TR0
.set Comp_0_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
.set Comp_0_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP0_TR1
.set Comp_0_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
.set Comp_0_ctComp__WRK, CYREG_CMP_WRK
.set Comp_0_ctComp__WRK_MASK, 0x01
.set Comp_0_ctComp__WRK_SHIFT, 0

/* Comp_1_ctComp */
.set Comp_1_ctComp__CLK, CYREG_CMP3_CLK
.set Comp_1_ctComp__CMP_MASK, 0x08
.set Comp_1_ctComp__CMP_NUMBER, 3
.set Comp_1_ctComp__CR, CYREG_CMP3_CR
.set Comp_1_ctComp__LUT__CR, CYREG_LUT3_CR
.set Comp_1_ctComp__LUT__MSK, CYREG_LUT_MSK
.set Comp_1_ctComp__LUT__MSK_MASK, 0x08
.set Comp_1_ctComp__LUT__MSK_SHIFT, 3
.set Comp_1_ctComp__LUT__MX, CYREG_LUT3_MX
.set Comp_1_ctComp__LUT__SR, CYREG_LUT_SR
.set Comp_1_ctComp__LUT__SR_MASK, 0x08
.set Comp_1_ctComp__LUT__SR_SHIFT, 3
.set Comp_1_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set Comp_1_ctComp__PM_ACT_MSK, 0x08
.set Comp_1_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set Comp_1_ctComp__PM_STBY_MSK, 0x08
.set Comp_1_ctComp__SW0, CYREG_CMP3_SW0
.set Comp_1_ctComp__SW2, CYREG_CMP3_SW2
.set Comp_1_ctComp__SW3, CYREG_CMP3_SW3
.set Comp_1_ctComp__SW4, CYREG_CMP3_SW4
.set Comp_1_ctComp__SW6, CYREG_CMP3_SW6
.set Comp_1_ctComp__TR0, CYREG_CMP3_TR0
.set Comp_1_ctComp__TR1, CYREG_CMP3_TR1
.set Comp_1_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP3_TR0
.set Comp_1_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP3_TR0_HS
.set Comp_1_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP3_TR1
.set Comp_1_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP3_TR1_HS
.set Comp_1_ctComp__WRK, CYREG_CMP_WRK
.set Comp_1_ctComp__WRK_MASK, 0x08
.set Comp_1_ctComp__WRK_SHIFT, 3

/* Comp_2_ctComp */
.set Comp_2_ctComp__CLK, CYREG_CMP1_CLK
.set Comp_2_ctComp__CMP_MASK, 0x02
.set Comp_2_ctComp__CMP_NUMBER, 1
.set Comp_2_ctComp__CR, CYREG_CMP1_CR
.set Comp_2_ctComp__LUT__CR, CYREG_LUT1_CR
.set Comp_2_ctComp__LUT__MSK, CYREG_LUT_MSK
.set Comp_2_ctComp__LUT__MSK_MASK, 0x02
.set Comp_2_ctComp__LUT__MSK_SHIFT, 1
.set Comp_2_ctComp__LUT__MX, CYREG_LUT1_MX
.set Comp_2_ctComp__LUT__SR, CYREG_LUT_SR
.set Comp_2_ctComp__LUT__SR_MASK, 0x02
.set Comp_2_ctComp__LUT__SR_SHIFT, 1
.set Comp_2_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set Comp_2_ctComp__PM_ACT_MSK, 0x02
.set Comp_2_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set Comp_2_ctComp__PM_STBY_MSK, 0x02
.set Comp_2_ctComp__SW0, CYREG_CMP1_SW0
.set Comp_2_ctComp__SW2, CYREG_CMP1_SW2
.set Comp_2_ctComp__SW3, CYREG_CMP1_SW3
.set Comp_2_ctComp__SW4, CYREG_CMP1_SW4
.set Comp_2_ctComp__SW6, CYREG_CMP1_SW6
.set Comp_2_ctComp__TR0, CYREG_CMP1_TR0
.set Comp_2_ctComp__TR1, CYREG_CMP1_TR1
.set Comp_2_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP1_TR0
.set Comp_2_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP1_TR0_HS
.set Comp_2_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP1_TR1
.set Comp_2_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP1_TR1_HS
.set Comp_2_ctComp__WRK, CYREG_CMP_WRK
.set Comp_2_ctComp__WRK_MASK, 0x02
.set Comp_2_ctComp__WRK_SHIFT, 1

/* Comp_3_ctComp */
.set Comp_3_ctComp__CLK, CYREG_CMP2_CLK
.set Comp_3_ctComp__CMP_MASK, 0x04
.set Comp_3_ctComp__CMP_NUMBER, 2
.set Comp_3_ctComp__CR, CYREG_CMP2_CR
.set Comp_3_ctComp__LUT__CR, CYREG_LUT2_CR
.set Comp_3_ctComp__LUT__MSK, CYREG_LUT_MSK
.set Comp_3_ctComp__LUT__MSK_MASK, 0x04
.set Comp_3_ctComp__LUT__MSK_SHIFT, 2
.set Comp_3_ctComp__LUT__MX, CYREG_LUT2_MX
.set Comp_3_ctComp__LUT__SR, CYREG_LUT_SR
.set Comp_3_ctComp__LUT__SR_MASK, 0x04
.set Comp_3_ctComp__LUT__SR_SHIFT, 2
.set Comp_3_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set Comp_3_ctComp__PM_ACT_MSK, 0x04
.set Comp_3_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set Comp_3_ctComp__PM_STBY_MSK, 0x04
.set Comp_3_ctComp__SW0, CYREG_CMP2_SW0
.set Comp_3_ctComp__SW2, CYREG_CMP2_SW2
.set Comp_3_ctComp__SW3, CYREG_CMP2_SW3
.set Comp_3_ctComp__SW4, CYREG_CMP2_SW4
.set Comp_3_ctComp__SW6, CYREG_CMP2_SW6
.set Comp_3_ctComp__TR0, CYREG_CMP2_TR0
.set Comp_3_ctComp__TR1, CYREG_CMP2_TR1
.set Comp_3_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP2_TR0
.set Comp_3_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
.set Comp_3_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP2_TR1
.set Comp_3_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
.set Comp_3_ctComp__WRK, CYREG_CMP_WRK
.set Comp_3_ctComp__WRK_MASK, 0x04
.set Comp_3_ctComp__WRK_SHIFT, 2

/* Pin_6a */
.set Pin_6a__0__MASK, 0x02
.set Pin_6a__0__PC, CYREG_PRT3_PC1
.set Pin_6a__0__PORT, 3
.set Pin_6a__0__SHIFT, 1
.set Pin_6a__AG, CYREG_PRT3_AG
.set Pin_6a__AMUX, CYREG_PRT3_AMUX
.set Pin_6a__BIE, CYREG_PRT3_BIE
.set Pin_6a__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_6a__BYP, CYREG_PRT3_BYP
.set Pin_6a__CTL, CYREG_PRT3_CTL
.set Pin_6a__DM0, CYREG_PRT3_DM0
.set Pin_6a__DM1, CYREG_PRT3_DM1
.set Pin_6a__DM2, CYREG_PRT3_DM2
.set Pin_6a__DR, CYREG_PRT3_DR
.set Pin_6a__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_6a__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_6a__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_6a__MASK, 0x02
.set Pin_6a__PORT, 3
.set Pin_6a__PRT, CYREG_PRT3_PRT
.set Pin_6a__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_6a__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_6a__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_6a__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_6a__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_6a__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_6a__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_6a__PS, CYREG_PRT3_PS
.set Pin_6a__SHIFT, 1
.set Pin_6a__SLW, CYREG_PRT3_SLW

/* Opamp_0_ABuf */
.set Opamp_0_ABuf__CR, CYREG_OPAMP0_CR
.set Opamp_0_ABuf__MX, CYREG_OPAMP0_MX
.set Opamp_0_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set Opamp_0_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set Opamp_0_ABuf__PM_ACT_MSK, 0x01
.set Opamp_0_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set Opamp_0_ABuf__PM_STBY_MSK, 0x01
.set Opamp_0_ABuf__RSVD, CYREG_OPAMP0_RSVD
.set Opamp_0_ABuf__SW, CYREG_OPAMP0_SW
.set Opamp_0_ABuf__TR0, CYREG_OPAMP0_TR0
.set Opamp_0_ABuf__TR1, CYREG_OPAMP0_TR1

/* Opamp_1_ABuf */
.set Opamp_1_ABuf__CR, CYREG_OPAMP1_CR
.set Opamp_1_ABuf__MX, CYREG_OPAMP1_MX
.set Opamp_1_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set Opamp_1_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set Opamp_1_ABuf__PM_ACT_MSK, 0x02
.set Opamp_1_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set Opamp_1_ABuf__PM_STBY_MSK, 0x02
.set Opamp_1_ABuf__RSVD, CYREG_OPAMP1_RSVD
.set Opamp_1_ABuf__SW, CYREG_OPAMP1_SW
.set Opamp_1_ABuf__TR0, CYREG_OPAMP1_TR0
.set Opamp_1_ABuf__TR1, CYREG_OPAMP1_TR1

/* Opamp_2_ABuf */
.set Opamp_2_ABuf__CR, CYREG_OPAMP2_CR
.set Opamp_2_ABuf__MX, CYREG_OPAMP2_MX
.set Opamp_2_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set Opamp_2_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set Opamp_2_ABuf__PM_ACT_MSK, 0x04
.set Opamp_2_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set Opamp_2_ABuf__PM_STBY_MSK, 0x04
.set Opamp_2_ABuf__RSVD, CYREG_OPAMP2_RSVD
.set Opamp_2_ABuf__SW, CYREG_OPAMP2_SW
.set Opamp_2_ABuf__TR0, CYREG_OPAMP2_TR0
.set Opamp_2_ABuf__TR1, CYREG_OPAMP2_TR1

/* Opamp_3_ABuf */
.set Opamp_3_ABuf__CR, CYREG_OPAMP3_CR
.set Opamp_3_ABuf__MX, CYREG_OPAMP3_MX
.set Opamp_3_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set Opamp_3_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set Opamp_3_ABuf__PM_ACT_MSK, 0x08
.set Opamp_3_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set Opamp_3_ABuf__PM_STBY_MSK, 0x08
.set Opamp_3_ABuf__RSVD, CYREG_OPAMP3_RSVD
.set Opamp_3_ABuf__SW, CYREG_OPAMP3_SW
.set Opamp_3_ABuf__TR0, CYREG_OPAMP3_TR0
.set Opamp_3_ABuf__TR1, CYREG_OPAMP3_TR1

/* Pin_12a */
.set Pin_12a__0__MASK, 0x01
.set Pin_12a__0__PC, CYREG_PRT3_PC0
.set Pin_12a__0__PORT, 3
.set Pin_12a__0__SHIFT, 0
.set Pin_12a__AG, CYREG_PRT3_AG
.set Pin_12a__AMUX, CYREG_PRT3_AMUX
.set Pin_12a__BIE, CYREG_PRT3_BIE
.set Pin_12a__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_12a__BYP, CYREG_PRT3_BYP
.set Pin_12a__CTL, CYREG_PRT3_CTL
.set Pin_12a__DM0, CYREG_PRT3_DM0
.set Pin_12a__DM1, CYREG_PRT3_DM1
.set Pin_12a__DM2, CYREG_PRT3_DM2
.set Pin_12a__DR, CYREG_PRT3_DR
.set Pin_12a__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_12a__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_12a__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_12a__MASK, 0x01
.set Pin_12a__PORT, 3
.set Pin_12a__PRT, CYREG_PRT3_PRT
.set Pin_12a__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_12a__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_12a__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_12a__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_12a__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_12a__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_12a__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_12a__PS, CYREG_PRT3_PS
.set Pin_12a__SHIFT, 0
.set Pin_12a__SLW, CYREG_PRT3_SLW

/* LED_sink */
.set LED_sink__0__MASK, 0x20
.set LED_sink__0__PC, CYREG_PRT12_PC5
.set LED_sink__0__PORT, 12
.set LED_sink__0__SHIFT, 5
.set LED_sink__AG, CYREG_PRT12_AG
.set LED_sink__BIE, CYREG_PRT12_BIE
.set LED_sink__BIT_MASK, CYREG_PRT12_BIT_MASK
.set LED_sink__BYP, CYREG_PRT12_BYP
.set LED_sink__DM0, CYREG_PRT12_DM0
.set LED_sink__DM1, CYREG_PRT12_DM1
.set LED_sink__DM2, CYREG_PRT12_DM2
.set LED_sink__DR, CYREG_PRT12_DR
.set LED_sink__INP_DIS, CYREG_PRT12_INP_DIS
.set LED_sink__MASK, 0x20
.set LED_sink__PORT, 12
.set LED_sink__PRT, CYREG_PRT12_PRT
.set LED_sink__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set LED_sink__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set LED_sink__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set LED_sink__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set LED_sink__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set LED_sink__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set LED_sink__PS, CYREG_PRT12_PS
.set LED_sink__SHIFT, 5
.set LED_sink__SIO_CFG, CYREG_PRT12_SIO_CFG
.set LED_sink__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set LED_sink__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set LED_sink__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set LED_sink__SLW, CYREG_PRT12_SLW

/* USBInDMA */
.set USBInDMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set USBInDMA__DRQ_NUMBER, 2
.set USBInDMA__NUMBEROF_TDS, 0
.set USBInDMA__PRIORITY, 3
.set USBInDMA__TERMIN_EN, 0
.set USBInDMA__TERMIN_SEL, 0
.set USBInDMA__TERMOUT0_EN, 1
.set USBInDMA__TERMOUT0_SEL, 2
.set USBInDMA__TERMOUT1_EN, 0
.set USBInDMA__TERMOUT1_SEL, 0

/* isr_Tick */
.set isr_Tick__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_Tick__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_Tick__INTC_MASK, 0x10
.set isr_Tick__INTC_NUMBER, 4
.set isr_Tick__INTC_PRIOR_NUM, 7
.set isr_Tick__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set isr_Tick__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_Tick__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Clock_CIC */
.set Clock_CIC__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_CIC__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_CIC__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_CIC__CFG2_SRC_SEL_MASK, 0x07
.set Clock_CIC__INDEX, 0x00
.set Clock_CIC__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_CIC__PM_ACT_MSK, 0x01
.set Clock_CIC__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_CIC__PM_STBY_MSK, 0x01

/* Clock_CIC_Running */
.set Clock_CIC_Running_Sync_ctrl_reg__0__MASK, 0x01
.set Clock_CIC_Running_Sync_ctrl_reg__0__POS, 0
.set Clock_CIC_Running_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set Clock_CIC_Running_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set Clock_CIC_Running_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set Clock_CIC_Running_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set Clock_CIC_Running_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set Clock_CIC_Running_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB12_13_MSK
.set Clock_CIC_Running_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set Clock_CIC_Running_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB12_13_MSK
.set Clock_CIC_Running_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set Clock_CIC_Running_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set Clock_CIC_Running_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB12_CTL
.set Clock_CIC_Running_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB12_ST_CTL
.set Clock_CIC_Running_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB12_CTL
.set Clock_CIC_Running_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB12_ST_CTL
.set Clock_CIC_Running_Sync_ctrl_reg__MASK, 0x01
.set Clock_CIC_Running_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set Clock_CIC_Running_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set Clock_CIC_Running_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB12_MSK

/* DMA_8to16 */
.set DMA_8to16__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set DMA_8to16__DRQ_NUMBER, 3
.set DMA_8to16__NUMBEROF_TDS, 0
.set DMA_8to16__PRIORITY, 2
.set DMA_8to16__TERMIN_EN, 0
.set DMA_8to16__TERMIN_SEL, 0
.set DMA_8to16__TERMOUT0_EN, 1
.set DMA_8to16__TERMOUT0_SEL, 3
.set DMA_8to16__TERMOUT1_EN, 0
.set DMA_8to16__TERMOUT1_SEL, 0

/* AudioClkGen_Clock_I2S */
.set AudioClkGen_Clock_I2S__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set AudioClkGen_Clock_I2S__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set AudioClkGen_Clock_I2S__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set AudioClkGen_Clock_I2S__CFG2_SRC_SEL_MASK, 0x07
.set AudioClkGen_Clock_I2S__INDEX, 0x02
.set AudioClkGen_Clock_I2S__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set AudioClkGen_Clock_I2S__PM_ACT_MSK, 0x04
.set AudioClkGen_Clock_I2S__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set AudioClkGen_Clock_I2S__PM_STBY_MSK, 0x04

/* AudioClkGen_Clock_SCK */
.set AudioClkGen_Clock_SCK__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set AudioClkGen_Clock_SCK__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set AudioClkGen_Clock_SCK__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set AudioClkGen_Clock_SCK__CFG2_SRC_SEL_MASK, 0x07
.set AudioClkGen_Clock_SCK__INDEX, 0x01
.set AudioClkGen_Clock_SCK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set AudioClkGen_Clock_SCK__PM_ACT_MSK, 0x02
.set AudioClkGen_Clock_SCK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set AudioClkGen_Clock_SCK__PM_STBY_MSK, 0x02

/* AudioClkGen_Ref */
.set AudioClkGen_Ref__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set AudioClkGen_Ref__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set AudioClkGen_Ref__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set AudioClkGen_Ref__CFG2_SRC_SEL_MASK, 0x07
.set AudioClkGen_Ref__INDEX, 0x03
.set AudioClkGen_Ref__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set AudioClkGen_Ref__PM_ACT_MSK, 0x08
.set AudioClkGen_Ref__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set AudioClkGen_Ref__PM_STBY_MSK, 0x08

/* AudioClkGen_UDB_ACG */
.set AudioClkGen_UDB_ACG_div_Div_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set AudioClkGen_UDB_ACG_div_Div_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set AudioClkGen_UDB_ACG_div_Div_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set AudioClkGen_UDB_ACG_div_Div_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set AudioClkGen_UDB_ACG_div_Div_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set AudioClkGen_UDB_ACG_div_Div_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set AudioClkGen_UDB_ACG_div_Div_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set AudioClkGen_UDB_ACG_div_Div_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set AudioClkGen_UDB_ACG_div_Div_u0__A0_REG, CYREG_B0_UDB12_A0
.set AudioClkGen_UDB_ACG_div_Div_u0__A1_REG, CYREG_B0_UDB12_A1
.set AudioClkGen_UDB_ACG_div_Div_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set AudioClkGen_UDB_ACG_div_Div_u0__D0_REG, CYREG_B0_UDB12_D0
.set AudioClkGen_UDB_ACG_div_Div_u0__D1_REG, CYREG_B0_UDB12_D1
.set AudioClkGen_UDB_ACG_div_Div_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set AudioClkGen_UDB_ACG_div_Div_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set AudioClkGen_UDB_ACG_div_Div_u0__F0_REG, CYREG_B0_UDB12_F0
.set AudioClkGen_UDB_ACG_div_Div_u0__F1_REG, CYREG_B0_UDB12_F1
.set AudioClkGen_UDB_ACG_div_Div_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set AudioClkGen_UDB_ACG_div_Div_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set AudioClkGen_UDB_ACG_shaper_Div_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set AudioClkGen_UDB_ACG_shaper_Div_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set AudioClkGen_UDB_ACG_shaper_Div_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set AudioClkGen_UDB_ACG_shaper_Div_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set AudioClkGen_UDB_ACG_shaper_Div_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set AudioClkGen_UDB_ACG_shaper_Div_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set AudioClkGen_UDB_ACG_shaper_Div_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set AudioClkGen_UDB_ACG_shaper_Div_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set AudioClkGen_UDB_ACG_shaper_Div_u0__A0_REG, CYREG_B1_UDB08_A0
.set AudioClkGen_UDB_ACG_shaper_Div_u0__A1_REG, CYREG_B1_UDB08_A1
.set AudioClkGen_UDB_ACG_shaper_Div_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set AudioClkGen_UDB_ACG_shaper_Div_u0__D0_REG, CYREG_B1_UDB08_D0
.set AudioClkGen_UDB_ACG_shaper_Div_u0__D1_REG, CYREG_B1_UDB08_D1
.set AudioClkGen_UDB_ACG_shaper_Div_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set AudioClkGen_UDB_ACG_shaper_Div_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set AudioClkGen_UDB_ACG_shaper_Div_u0__F0_REG, CYREG_B1_UDB08_F0
.set AudioClkGen_UDB_ACG_shaper_Div_u0__F1_REG, CYREG_B1_UDB08_F1
.set AudioClkGen_UDB_ACG_shaper_Div_u1__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set AudioClkGen_UDB_ACG_shaper_Div_u1__A0_REG, CYREG_B1_UDB09_A0
.set AudioClkGen_UDB_ACG_shaper_Div_u1__A1_REG, CYREG_B1_UDB09_A1
.set AudioClkGen_UDB_ACG_shaper_Div_u1__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set AudioClkGen_UDB_ACG_shaper_Div_u1__D0_REG, CYREG_B1_UDB09_D0
.set AudioClkGen_UDB_ACG_shaper_Div_u1__D1_REG, CYREG_B1_UDB09_D1
.set AudioClkGen_UDB_ACG_shaper_Div_u1__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set AudioClkGen_UDB_ACG_shaper_Div_u1__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set AudioClkGen_UDB_ACG_shaper_Div_u1__F0_REG, CYREG_B1_UDB09_F0
.set AudioClkGen_UDB_ACG_shaper_Div_u1__F1_REG, CYREG_B1_UDB09_F1
.set AudioClkGen_UDB_ACG_sync_Counter_u0__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set AudioClkGen_UDB_ACG_sync_Counter_u0__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set AudioClkGen_UDB_ACG_sync_Counter_u0__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set AudioClkGen_UDB_ACG_sync_Counter_u0__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set AudioClkGen_UDB_ACG_sync_Counter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set AudioClkGen_UDB_ACG_sync_Counter_u0__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set AudioClkGen_UDB_ACG_sync_Counter_u0__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set AudioClkGen_UDB_ACG_sync_Counter_u0__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set AudioClkGen_UDB_ACG_sync_Counter_u0__A0_REG, CYREG_B0_UDB10_A0
.set AudioClkGen_UDB_ACG_sync_Counter_u0__A1_REG, CYREG_B0_UDB10_A1
.set AudioClkGen_UDB_ACG_sync_Counter_u0__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set AudioClkGen_UDB_ACG_sync_Counter_u0__D0_REG, CYREG_B0_UDB10_D0
.set AudioClkGen_UDB_ACG_sync_Counter_u0__D1_REG, CYREG_B0_UDB10_D1
.set AudioClkGen_UDB_ACG_sync_Counter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set AudioClkGen_UDB_ACG_sync_Counter_u0__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set AudioClkGen_UDB_ACG_sync_Counter_u0__F0_REG, CYREG_B0_UDB10_F0
.set AudioClkGen_UDB_ACG_sync_Counter_u0__F1_REG, CYREG_B0_UDB10_F1
.set AudioClkGen_UDB_ACG_sync_SofCounter_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set AudioClkGen_UDB_ACG_sync_SofCounter_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set AudioClkGen_UDB_ACG_sync_SofCounter_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set AudioClkGen_UDB_ACG_sync_SofCounter_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set AudioClkGen_UDB_ACG_sync_SofCounter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set AudioClkGen_UDB_ACG_sync_SofCounter_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set AudioClkGen_UDB_ACG_sync_SofCounter_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set AudioClkGen_UDB_ACG_sync_SofCounter_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set AudioClkGen_UDB_ACG_sync_SofCounter_u0__A0_REG, CYREG_B0_UDB08_A0
.set AudioClkGen_UDB_ACG_sync_SofCounter_u0__A1_REG, CYREG_B0_UDB08_A1
.set AudioClkGen_UDB_ACG_sync_SofCounter_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set AudioClkGen_UDB_ACG_sync_SofCounter_u0__D0_REG, CYREG_B0_UDB08_D0
.set AudioClkGen_UDB_ACG_sync_SofCounter_u0__D1_REG, CYREG_B0_UDB08_D1
.set AudioClkGen_UDB_ACG_sync_SofCounter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set AudioClkGen_UDB_ACG_sync_SofCounter_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set AudioClkGen_UDB_ACG_sync_SofCounter_u0__F0_REG, CYREG_B0_UDB08_F0
.set AudioClkGen_UDB_ACG_sync_SofCounter_u0__F1_REG, CYREG_B0_UDB08_F1
.set AudioClkGen_UDB_ACG_sync_SofCounter_u1__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set AudioClkGen_UDB_ACG_sync_SofCounter_u1__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set AudioClkGen_UDB_ACG_sync_SofCounter_u1__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set AudioClkGen_UDB_ACG_sync_SofCounter_u1__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set AudioClkGen_UDB_ACG_sync_SofCounter_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set AudioClkGen_UDB_ACG_sync_SofCounter_u1__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set AudioClkGen_UDB_ACG_sync_SofCounter_u1__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set AudioClkGen_UDB_ACG_sync_SofCounter_u1__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set AudioClkGen_UDB_ACG_sync_SofCounter_u1__A0_REG, CYREG_B0_UDB09_A0
.set AudioClkGen_UDB_ACG_sync_SofCounter_u1__A1_REG, CYREG_B0_UDB09_A1
.set AudioClkGen_UDB_ACG_sync_SofCounter_u1__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set AudioClkGen_UDB_ACG_sync_SofCounter_u1__D0_REG, CYREG_B0_UDB09_D0
.set AudioClkGen_UDB_ACG_sync_SofCounter_u1__D1_REG, CYREG_B0_UDB09_D1
.set AudioClkGen_UDB_ACG_sync_SofCounter_u1__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set AudioClkGen_UDB_ACG_sync_SofCounter_u1__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set AudioClkGen_UDB_ACG_sync_SofCounter_u1__F0_REG, CYREG_B0_UDB09_F0
.set AudioClkGen_UDB_ACG_sync_SofCounter_u1__F1_REG, CYREG_B0_UDB09_F1

/* Status_Reg_1 */
.set Status_Reg_1_sts_sts_reg__0__MASK, 0x01
.set Status_Reg_1_sts_sts_reg__0__POS, 0
.set Status_Reg_1_sts_sts_reg__1__MASK, 0x02
.set Status_Reg_1_sts_sts_reg__1__POS, 1
.set Status_Reg_1_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set Status_Reg_1_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB14_15_ST
.set Status_Reg_1_sts_sts_reg__2__MASK, 0x04
.set Status_Reg_1_sts_sts_reg__2__POS, 2
.set Status_Reg_1_sts_sts_reg__3__MASK, 0x08
.set Status_Reg_1_sts_sts_reg__3__POS, 3
.set Status_Reg_1_sts_sts_reg__4__MASK, 0x10
.set Status_Reg_1_sts_sts_reg__4__POS, 4
.set Status_Reg_1_sts_sts_reg__5__MASK, 0x20
.set Status_Reg_1_sts_sts_reg__5__POS, 5
.set Status_Reg_1_sts_sts_reg__6__MASK, 0x40
.set Status_Reg_1_sts_sts_reg__6__POS, 6
.set Status_Reg_1_sts_sts_reg__7__MASK, 0x80
.set Status_Reg_1_sts_sts_reg__7__POS, 7
.set Status_Reg_1_sts_sts_reg__MASK, 0xFF
.set Status_Reg_1_sts_sts_reg__MASK_REG, CYREG_B0_UDB14_MSK
.set Status_Reg_1_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set Status_Reg_1_sts_sts_reg__STATUS_REG, CYREG_B0_UDB14_ST

/* Sample_Hold_0_SC */
.set Sample_Hold_0_SC__BST, CYREG_SC0_BST
.set Sample_Hold_0_SC__CLK, CYREG_SC0_CLK
.set Sample_Hold_0_SC__CMPINV, CYREG_SC_CMPINV
.set Sample_Hold_0_SC__CMPINV_MASK, 0x01
.set Sample_Hold_0_SC__CPTR, CYREG_SC_CPTR
.set Sample_Hold_0_SC__CPTR_MASK, 0x01
.set Sample_Hold_0_SC__CR0, CYREG_SC0_CR0
.set Sample_Hold_0_SC__CR1, CYREG_SC0_CR1
.set Sample_Hold_0_SC__CR2, CYREG_SC0_CR2
.set Sample_Hold_0_SC__MSK, CYREG_SC_MSK
.set Sample_Hold_0_SC__MSK_MASK, 0x01
.set Sample_Hold_0_SC__PM_ACT_CFG, CYREG_PM_ACT_CFG9
.set Sample_Hold_0_SC__PM_ACT_MSK, 0x01
.set Sample_Hold_0_SC__PM_STBY_CFG, CYREG_PM_STBY_CFG9
.set Sample_Hold_0_SC__PM_STBY_MSK, 0x01
.set Sample_Hold_0_SC__SR, CYREG_SC_SR
.set Sample_Hold_0_SC__SR_MASK, 0x01
.set Sample_Hold_0_SC__SW0, CYREG_SC0_SW0
.set Sample_Hold_0_SC__SW10, CYREG_SC0_SW10
.set Sample_Hold_0_SC__SW2, CYREG_SC0_SW2
.set Sample_Hold_0_SC__SW3, CYREG_SC0_SW3
.set Sample_Hold_0_SC__SW4, CYREG_SC0_SW4
.set Sample_Hold_0_SC__SW6, CYREG_SC0_SW6
.set Sample_Hold_0_SC__SW7, CYREG_SC0_SW7
.set Sample_Hold_0_SC__SW8, CYREG_SC0_SW8
.set Sample_Hold_0_SC__WRK1, CYREG_SC_WRK1
.set Sample_Hold_0_SC__WRK1_MASK, 0x01

/* Sample_Hold_1_SC */
.set Sample_Hold_1_SC__BST, CYREG_SC3_BST
.set Sample_Hold_1_SC__CLK, CYREG_SC3_CLK
.set Sample_Hold_1_SC__CMPINV, CYREG_SC_CMPINV
.set Sample_Hold_1_SC__CMPINV_MASK, 0x08
.set Sample_Hold_1_SC__CPTR, CYREG_SC_CPTR
.set Sample_Hold_1_SC__CPTR_MASK, 0x08
.set Sample_Hold_1_SC__CR0, CYREG_SC3_CR0
.set Sample_Hold_1_SC__CR1, CYREG_SC3_CR1
.set Sample_Hold_1_SC__CR2, CYREG_SC3_CR2
.set Sample_Hold_1_SC__MSK, CYREG_SC_MSK
.set Sample_Hold_1_SC__MSK_MASK, 0x08
.set Sample_Hold_1_SC__PM_ACT_CFG, CYREG_PM_ACT_CFG9
.set Sample_Hold_1_SC__PM_ACT_MSK, 0x08
.set Sample_Hold_1_SC__PM_STBY_CFG, CYREG_PM_STBY_CFG9
.set Sample_Hold_1_SC__PM_STBY_MSK, 0x08
.set Sample_Hold_1_SC__SR, CYREG_SC_SR
.set Sample_Hold_1_SC__SR_MASK, 0x08
.set Sample_Hold_1_SC__SW0, CYREG_SC3_SW0
.set Sample_Hold_1_SC__SW10, CYREG_SC3_SW10
.set Sample_Hold_1_SC__SW2, CYREG_SC3_SW2
.set Sample_Hold_1_SC__SW3, CYREG_SC3_SW3
.set Sample_Hold_1_SC__SW4, CYREG_SC3_SW4
.set Sample_Hold_1_SC__SW6, CYREG_SC3_SW6
.set Sample_Hold_1_SC__SW7, CYREG_SC3_SW7
.set Sample_Hold_1_SC__SW8, CYREG_SC3_SW8
.set Sample_Hold_1_SC__WRK1, CYREG_SC_WRK1
.set Sample_Hold_1_SC__WRK1_MASK, 0x08

/* Sample_Hold_2_SC */
.set Sample_Hold_2_SC__BST, CYREG_SC1_BST
.set Sample_Hold_2_SC__CLK, CYREG_SC1_CLK
.set Sample_Hold_2_SC__CMPINV, CYREG_SC_CMPINV
.set Sample_Hold_2_SC__CMPINV_MASK, 0x02
.set Sample_Hold_2_SC__CPTR, CYREG_SC_CPTR
.set Sample_Hold_2_SC__CPTR_MASK, 0x02
.set Sample_Hold_2_SC__CR0, CYREG_SC1_CR0
.set Sample_Hold_2_SC__CR1, CYREG_SC1_CR1
.set Sample_Hold_2_SC__CR2, CYREG_SC1_CR2
.set Sample_Hold_2_SC__MSK, CYREG_SC_MSK
.set Sample_Hold_2_SC__MSK_MASK, 0x02
.set Sample_Hold_2_SC__PM_ACT_CFG, CYREG_PM_ACT_CFG9
.set Sample_Hold_2_SC__PM_ACT_MSK, 0x02
.set Sample_Hold_2_SC__PM_STBY_CFG, CYREG_PM_STBY_CFG9
.set Sample_Hold_2_SC__PM_STBY_MSK, 0x02
.set Sample_Hold_2_SC__SR, CYREG_SC_SR
.set Sample_Hold_2_SC__SR_MASK, 0x02
.set Sample_Hold_2_SC__SW0, CYREG_SC1_SW0
.set Sample_Hold_2_SC__SW10, CYREG_SC1_SW10
.set Sample_Hold_2_SC__SW2, CYREG_SC1_SW2
.set Sample_Hold_2_SC__SW3, CYREG_SC1_SW3
.set Sample_Hold_2_SC__SW4, CYREG_SC1_SW4
.set Sample_Hold_2_SC__SW6, CYREG_SC1_SW6
.set Sample_Hold_2_SC__SW7, CYREG_SC1_SW7
.set Sample_Hold_2_SC__SW8, CYREG_SC1_SW8
.set Sample_Hold_2_SC__WRK1, CYREG_SC_WRK1
.set Sample_Hold_2_SC__WRK1_MASK, 0x02

/* Sample_Hold_3_SC */
.set Sample_Hold_3_SC__BST, CYREG_SC2_BST
.set Sample_Hold_3_SC__CLK, CYREG_SC2_CLK
.set Sample_Hold_3_SC__CMPINV, CYREG_SC_CMPINV
.set Sample_Hold_3_SC__CMPINV_MASK, 0x04
.set Sample_Hold_3_SC__CPTR, CYREG_SC_CPTR
.set Sample_Hold_3_SC__CPTR_MASK, 0x04
.set Sample_Hold_3_SC__CR0, CYREG_SC2_CR0
.set Sample_Hold_3_SC__CR1, CYREG_SC2_CR1
.set Sample_Hold_3_SC__CR2, CYREG_SC2_CR2
.set Sample_Hold_3_SC__MSK, CYREG_SC_MSK
.set Sample_Hold_3_SC__MSK_MASK, 0x04
.set Sample_Hold_3_SC__PM_ACT_CFG, CYREG_PM_ACT_CFG9
.set Sample_Hold_3_SC__PM_ACT_MSK, 0x04
.set Sample_Hold_3_SC__PM_STBY_CFG, CYREG_PM_STBY_CFG9
.set Sample_Hold_3_SC__PM_STBY_MSK, 0x04
.set Sample_Hold_3_SC__SR, CYREG_SC_SR
.set Sample_Hold_3_SC__SR_MASK, 0x04
.set Sample_Hold_3_SC__SW0, CYREG_SC2_SW0
.set Sample_Hold_3_SC__SW10, CYREG_SC2_SW10
.set Sample_Hold_3_SC__SW2, CYREG_SC2_SW2
.set Sample_Hold_3_SC__SW3, CYREG_SC2_SW3
.set Sample_Hold_3_SC__SW4, CYREG_SC2_SW4
.set Sample_Hold_3_SC__SW6, CYREG_SC2_SW6
.set Sample_Hold_3_SC__SW7, CYREG_SC2_SW7
.set Sample_Hold_3_SC__SW8, CYREG_SC2_SW8
.set Sample_Hold_3_SC__WRK1, CYREG_SC_WRK1
.set Sample_Hold_3_SC__WRK1_MASK, 0x04

/* isr_InDMADone */
.set isr_InDMADone__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_InDMADone__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_InDMADone__INTC_MASK, 0x08
.set isr_InDMADone__INTC_NUMBER, 3
.set isr_InDMADone__INTC_PRIOR_NUM, 4
.set isr_InDMADone__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set isr_InDMADone__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_InDMADone__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_RxDMADone */
.set isr_RxDMADone__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_RxDMADone__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_RxDMADone__INTC_MASK, 0x01
.set isr_RxDMADone__INTC_NUMBER, 0
.set isr_RxDMADone__INTC_PRIOR_NUM, 4
.set isr_RxDMADone__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set isr_RxDMADone__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_RxDMADone__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 45000000
.set BCLK__BUS_CLK__KHZ, 45000
.set BCLK__BUS_CLK__MHZ, 45
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 6
.set CYDEV_CHIP_DIE_PSOC4A, 3
.set CYDEV_CHIP_DIE_PSOC5LP, 5
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E105069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 3
.set CYDEV_CHIP_MEMBER_4D, 2
.set CYDEV_CHIP_MEMBER_4F, 4
.set CYDEV_CHIP_MEMBER_5A, 6
.set CYDEV_CHIP_MEMBER_5B, 5
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_Disable
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000008
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x0000002F
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
