Generating HDL for page 14.16.02.1 AR BUS GATD OUTPUT TO AR CHAN-ACC at 8/21/2020 1:29:26 PM
WARNING: During sheet edge merge, Logic block at 2B pin Q outputs to two different signal names: +S AR CH 4 BIT *VAL CHK* vs. +S AR CH 4 BIT *TRANSLATOR*
WARNING: During sheet edge merge, Logic block at 2E pin C outputs to two different signal names: +S AR CH 8 BIT *VAL CHK* vs. +S AR CH 8 BIT *TRANSLATOR*
Removed 3 outputs from Gate at 2B to ignored block(s) or identical signal names
Generating Statement for block at 4A with output pin(s) of OUT_4A_G
	and inputs of MS_AR_BUS_GTD_OUT_THP4B,MS_AR_BUS_GTD_OUT_HP4B,MS_AR_BUS_GTD_OUT_TTHP4B
	and logic function of NAND
Generating Statement for block at 4B with output pin(s) of OUT_4B_G
	and inputs of MS_REAL_TIME_CLOCK_4_DIGIT,MS_AR_BUS_GTD_OUT_UP4B,MS_AR_BUS_GTD_OUT_TP4B
	and logic function of NAND
Generating Statement for block at 2B with output pin(s) of OUT_2B_Q, OUT_2B_Q
	and inputs of OUT_DOT_4B
	and logic function of EQUAL
Generating Statement for block at 4C with output pin(s) of OUT_4C_D
	and inputs of MS_REAL_TIME_CLOCK_5_DIGIT,MS_REAL_TIME_CLOCK_6_DIGIT,MS_REAL_TIME_CLOCK_7_DIGIT
	and logic function of NAND
Generating Statement for block at 4D with output pin(s) of OUT_4D_G
	and inputs of MS_AR_BUS_GTD_OUT_HP8B,MS_AR_BUS_GTD_OUT_THP8B,MS_AR_BUS_GTD_OUT_TTHP8B
	and logic function of NAND
Generating Statement for block at 4E with output pin(s) of OUT_4E_G
	and inputs of MS_AR_BUS_GTD_OUT_TP8B,MS_AR_BUS_GTD_OUT_UP8B,MS_ADDR_EXIT_0_INSERT
	and logic function of NAND
Generating Statement for block at 2E with output pin(s) of OUT_2E_C, OUT_2E_C
	and inputs of OUT_DOT_4E
	and logic function of EQUAL
Generating Statement for block at 4F with output pin(s) of OUT_4F_E
	and inputs of MS_REAL_TIME_CLOCK_7_DIGIT,MS_REAL_TIME_CLOCK_8_DIGIT,MS_REAL_TIME_CLOCK_9_DIGIT
	and logic function of NAND
Generating Statement for block at 4G with output pin(s) of OUT_4G_F
	and inputs of MS_RTC_BUSY_9_INSERT
	and logic function of NOT
Generating Statement for block at 4H with output pin(s) of OUT_4H_K
	and inputs of MS_CONS_ADDR_REG_EXIT_GATE,PS_STORE_ADDR_REGS_OP_DOT_T_DOT_C_CY
	and logic function of NAND
Generating Statement for block at 2H with output pin(s) of OUT_2H_D
	and inputs of OUT_DOT_4H
	and logic function of NOT
Generating Statement for block at 4I with output pin(s) of OUT_4I_B
	and inputs of MS_RTC_BUSY
	and logic function of NOT
Generating Statement for block at 4B with output pin(s) of OUT_DOT_4B
	and inputs of OUT_4A_G,OUT_4B_G,OUT_4C_D
	and logic function of OR
Generating Statement for block at 4E with output pin(s) of OUT_DOT_4E
	and inputs of OUT_4D_G,OUT_4E_G,OUT_4F_E,OUT_4G_F
	and logic function of OR
Generating Statement for block at 4H with output pin(s) of OUT_DOT_4H
	and inputs of OUT_4H_K,OUT_4I_B
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal PS_AR_CH_4_BIT_STAR_TRANSLATOR_STAR
	from gate output OUT_2B_Q
Generating output sheet edge signal assignment to 
	signal PS_AR_CH_4_BIT_STAR_VAL_CHK_STAR
	from gate output OUT_2B_Q
Generating output sheet edge signal assignment to 
	signal PS_AR_CH_8_BIT_STAR_TRANSLATOR_STAR
	from gate output OUT_2E_C
Generating output sheet edge signal assignment to 
	signal PS_AR_CH_8_BIT_STAR_VAL_CHK_STAR
	from gate output OUT_2E_C
Generating output sheet edge signal assignment to 
	signal PS_GATE_REAL_TIME_CLOCK
	from gate output OUT_2H_D
