Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Mar 20 15:54:36 2024
| Host         : Chris running 64-bit major release  (build 9200)
| Command      : report_methodology -file CPU_methodology_drc_routed.rpt -pb CPU_methodology_drc_routed.pb -rpx CPU_methodology_drc_routed.rpx
| Design       : CPU
| Device       : xc7vx485tffg1157-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 28
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| SYNTH-10  | Warning  | Wide multiplier               | 3          |
| SYNTH-13  | Warning  | combinational multiplier      | 4          |
| TIMING-18 | Warning  | Missing input or output delay | 21         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-10#1 Warning
Wide multiplier  
Detected multiplier at ALU/data_o0 of size 16x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#2 Warning
Wide multiplier  
Detected multiplier at ALU/data_o0__0 of size 18x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#3 Warning
Wide multiplier  
Detected multiplier at ALU/data_o0__1 of size 18x16, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-13#1 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance VALU/v_o1.
Related violations: <none>

SYNTH-13#2 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance VALU/v_o2.
Related violations: <none>

SYNTH-13#3 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance VALU/v_o3.
Related violations: <none>

SYNTH-13#4 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance VALU/v_o3__0.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on instr_i[0] relative to clock(s) sys_clk_i
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on instr_i[1] relative to clock(s) sys_clk_i
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on instr_i[2] relative to clock(s) sys_clk_i
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on instr_i[3] relative to clock(s) sys_clk_i
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on instr_i[4] relative to clock(s) sys_clk_i
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on instr_i[5] relative to clock(s) sys_clk_i
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on instr_i[6] relative to clock(s) sys_clk_i
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on instr_i[7] relative to clock(s) sys_clk_i
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) sys_clk_i
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on easter_egg[0] relative to clock(s) sys_clk_i
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on easter_egg[1] relative to clock(s) sys_clk_i
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on easter_egg[2] relative to clock(s) sys_clk_i
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on is_positive relative to clock(s) sys_clk_i
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on value_o[0] relative to clock(s) sys_clk_i
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on value_o[1] relative to clock(s) sys_clk_i
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on value_o[2] relative to clock(s) sys_clk_i
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on value_o[3] relative to clock(s) sys_clk_i
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on value_o[4] relative to clock(s) sys_clk_i
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on value_o[5] relative to clock(s) sys_clk_i
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on value_o[6] relative to clock(s) sys_clk_i
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on value_o[7] relative to clock(s) sys_clk_i
Related violations: <none>


