INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lauer/WSU-CPTE/Project1.2_VHDL/Project1.2_VHDL.srcs/sim_1/new/led_sw_vhdl_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity led_sw_vhdl_tb
