{"Ronald F. DeMara": [0, ["The SNAP-1 Parallel AI Prototype", ["Ronald F. DeMara", "Dan I. Moldovan"], "https://doi.org/10.1145/115952.115954", 10, "isca", 1991]], "Dan I. Moldovan": [0, ["The SNAP-1 Parallel AI Prototype", ["Ronald F. DeMara", "Dan I. Moldovan"], "https://doi.org/10.1145/115952.115954", 10, "isca", 1991]], "Wei Siong Tan": [0, ["GT-EP: A Novel High-Performance Real-Time Architecture", ["Wei Siong Tan", "H. Russ", "Cecil O. Alford"], "https://doi.org/10.1145/115952.115955", 9, "isca", 1991]], "H. Russ": [0, ["GT-EP: A Novel High-Performance Real-Time Architecture", ["Wei Siong Tan", "H. Russ", "Cecil O. Alford"], "https://doi.org/10.1145/115952.115955", 9, "isca", 1991]], "Cecil O. Alford": [0, ["GT-EP: A Novel High-Performance Real-Time Architecture", ["Wei Siong Tan", "H. Russ", "Cecil O. Alford"], "https://doi.org/10.1145/115952.115955", 9, "isca", 1991]], "Tetsuya Higuchi": [0, ["IXM2: A Parallel Associative Processor", ["Tetsuya Higuchi", "Tatsumi Furuya", "Kenichi Handa", "Naoto Takahashi", "Hiroyasu Nishiyama", "Akio Kokubu"], "https://doi.org/10.1145/115952.115956", 10, "isca", 1991]], "Tatsumi Furuya": [0, ["IXM2: A Parallel Associative Processor", ["Tetsuya Higuchi", "Tatsumi Furuya", "Kenichi Handa", "Naoto Takahashi", "Hiroyasu Nishiyama", "Akio Kokubu"], "https://doi.org/10.1145/115952.115956", 10, "isca", 1991]], "Kenichi Handa": [0, ["IXM2: A Parallel Associative Processor", ["Tetsuya Higuchi", "Tatsumi Furuya", "Kenichi Handa", "Naoto Takahashi", "Hiroyasu Nishiyama", "Akio Kokubu"], "https://doi.org/10.1145/115952.115956", 10, "isca", 1991]], "Naoto Takahashi": [0, ["IXM2: A Parallel Associative Processor", ["Tetsuya Higuchi", "Tatsumi Furuya", "Kenichi Handa", "Naoto Takahashi", "Hiroyasu Nishiyama", "Akio Kokubu"], "https://doi.org/10.1145/115952.115956", 10, "isca", 1991]], "Hiroyasu Nishiyama": [0, ["IXM2: A Parallel Associative Processor", ["Tetsuya Higuchi", "Tatsumi Furuya", "Kenichi Handa", "Naoto Takahashi", "Hiroyasu Nishiyama", "Akio Kokubu"], "https://doi.org/10.1145/115952.115956", 10, "isca", 1991]], "Akio Kokubu": [0, ["IXM2: A Parallel Associative Processor", ["Tetsuya Higuchi", "Tatsumi Furuya", "Kenichi Handa", "Naoto Takahashi", "Hiroyasu Nishiyama", "Akio Kokubu"], "https://doi.org/10.1145/115952.115956", 10, "isca", 1991]], "David R. Kaeli": [0, ["Branch History Table Prediction of Moving Target Branches due to Subroutine Returns", ["David R. Kaeli", "Philip G. Emma"], "https://doi.org/10.1145/115952.115957", 9, "isca", 1991]], "Philip G. Emma": [0, ["Branch History Table Prediction of Moving Target Branches due to Subroutine Returns", ["David R. Kaeli", "Philip G. Emma"], "https://doi.org/10.1145/115952.115957", 9, "isca", 1991]], "Alexander C. Klaiber": [0, ["An Architecture for Software-Controlled Data Prefetching", ["Alexander C. Klaiber", "Henry M. Levy"], "https://doi.org/10.1145/115952.115958", 11, "isca", 1991]], "Henry M. Levy": [0, ["An Architecture for Software-Controlled Data Prefetching", ["Alexander C. Klaiber", "Henry M. Levy"], "https://doi.org/10.1145/115952.115958", 11, "isca", 1991], ["On the Validity of Trace-Driven Simulation for Multiprocessors", ["Eric J. Koldinger", "Susan J. Eggers", "Henry M. Levy"], "https://doi.org/10.1145/115952.115977", 10, "isca", 1991]], "John W. C. Fu": [0, ["Data Prefetching in Multiprocessor Vector Cache Memories", ["John W. C. Fu", "Janak H. Patel"], "https://doi.org/10.1145/115952.115959", 10, "isca", 1991]], "Janak H. Patel": [0, ["Data Prefetching in Multiprocessor Vector Cache Memories", ["John W. C. Fu", "Janak H. Patel"], "https://doi.org/10.1145/115952.115959", 10, "isca", 1991]], "David T. Harper III": [0, ["Reducing Memory Contention in Shared Memory Multiprocessors", ["David T. Harper III"], "https://doi.org/10.1145/115952.115960", 8, "isca", 1991]], "B. Ramakrishna Rau": [0, ["Pseudo-Randomly Interleaved Memory", ["B. Ramakrishna Rau"], "https://doi.org/10.1145/115952.115961", 10, "isca", 1991]], "Kai Li": [0, ["Evaluation of Memory System Extensions", ["Kai Li", "Karin Petersen"], "https://doi.org/10.1145/115952.115962", 10, "isca", 1991]], "Karin Petersen": [0, ["Evaluation of Memory System Extensions", ["Kai Li", "Karin Petersen"], "https://doi.org/10.1145/115952.115962", 10, "isca", 1991]], "Patrick W. Dowd": [0, ["High Performance Interprocessor Communication through Optical Wavelength Division Multiple Access Channels", ["Patrick W. Dowd"], "https://doi.org/10.1145/115952.115963", 10, "isca", 1991]], "Anders Landin": [0, ["Race-Free Interconnection Networks and Multiprocessor Consistency", ["Anders Landin", "Erik Hagersten", "Seif Haridi"], "https://doi.org/10.1145/115952.115964", 10, "isca", 1991]], "Erik Hagersten": [0, ["Race-Free Interconnection Networks and Multiprocessor Consistency", ["Anders Landin", "Erik Hagersten", "Seif Haridi"], "https://doi.org/10.1145/115952.115964", 10, "isca", 1991]], "Seif Haridi": [0, ["Race-Free Interconnection Networks and Multiprocessor Consistency", ["Anders Landin", "Erik Hagersten", "Seif Haridi"], "https://doi.org/10.1145/115952.115964", 10, "isca", 1991]], "Xiaola Lin": [0, ["Deadlock-Free Multicast Wormhole Routing in Multicomputer Networks", ["Xiaola Lin", "Lionel M. Ni"], "https://doi.org/10.1145/115952.115965", 10, "isca", 1991]], "Lionel M. Ni": [0, ["Deadlock-Free Multicast Wormhole Routing in Multicomputer Networks", ["Xiaola Lin", "Lionel M. Ni"], "https://doi.org/10.1145/115952.115965", 10, "isca", 1991]], "Matthew K. Farrens": [0, ["Dynamic Base Register Caching: A Technique for Reducing Address Bus Width", ["Matthew K. Farrens", "Arvin Park"], "https://doi.org/10.1145/115952.115966", 10, "isca", 1991], ["Strategies for Achieving Improved Processor Throughput", ["Matthew K. Farrens", "Andrew R. Pleszkun"], "https://doi.org/10.1145/115952.115988", 8, "isca", 1991]], "Arvin Park": [2.8929443374181574e-07, ["Dynamic Base Register Caching: A Technique for Reducing Address Bus Width", ["Matthew K. Farrens", "Arvin Park"], "https://doi.org/10.1145/115952.115966", 10, "isca", 1991]], "Kunle Olukotun": [0, ["Implementing a Cache for a High-Performance GaAs Microprocessor", ["Kunle Olukotun", "Trevor N. Mudge", "Richard B. Brown"], "https://doi.org/10.1145/115952.115967", 10, "isca", 1991]], "Trevor N. Mudge": [0, ["Implementing a Cache for a High-Performance GaAs Microprocessor", ["Kunle Olukotun", "Trevor N. Mudge", "Richard B. Brown"], "https://doi.org/10.1145/115952.115967", 10, "isca", 1991]], "Richard B. Brown": [0, ["Implementing a Cache for a High-Performance GaAs Microprocessor", ["Kunle Olukotun", "Trevor N. Mudge", "Richard B. Brown"], "https://doi.org/10.1145/115952.115967", 10, "isca", 1991]], "Lizyamma Kurian": [0, ["Classification and Performance Evaluation of Instruction Buffering Techniques", ["Lizyamma Kurian", "Paul T. Hulina", "Lee D. Coraor", "Dhamir N. Mannai"], "https://doi.org/10.1145/115952.115968", 10, "isca", 1991]], "Paul T. Hulina": [0, ["Classification and Performance Evaluation of Instruction Buffering Techniques", ["Lizyamma Kurian", "Paul T. Hulina", "Lee D. Coraor", "Dhamir N. Mannai"], "https://doi.org/10.1145/115952.115968", 10, "isca", 1991]], "Lee D. Coraor": [0, ["Classification and Performance Evaluation of Instruction Buffering Techniques", ["Lizyamma Kurian", "Paul T. Hulina", "Lee D. Coraor", "Dhamir N. Mannai"], "https://doi.org/10.1145/115952.115968", 10, "isca", 1991]], "Dhamir N. Mannai": [0, ["Classification and Performance Evaluation of Instruction Buffering Techniques", ["Lizyamma Kurian", "Paul T. Hulina", "Lee D. Coraor", "Dhamir N. Mannai"], "https://doi.org/10.1145/115952.115968", 10, "isca", 1991]], "Masaitsu Nakajima": [0, ["OHMEGA: A VLSI Superscalar Processor Architecture for Numerical Applications", ["Masaitsu Nakajima", "Hiraku Nakano", "Yasuhiro Nakakura", "Tadahiro Yoshida", "Yoshiyuki Goi", "Yuji Nakai", "Reiji Segawa", "Takeshi Kishida", "Hiroshi Kadota"], "https://doi.org/10.1145/115952.115969", 9, "isca", 1991]], "Hiraku Nakano": [0, ["OHMEGA: A VLSI Superscalar Processor Architecture for Numerical Applications", ["Masaitsu Nakajima", "Hiraku Nakano", "Yasuhiro Nakakura", "Tadahiro Yoshida", "Yoshiyuki Goi", "Yuji Nakai", "Reiji Segawa", "Takeshi Kishida", "Hiroshi Kadota"], "https://doi.org/10.1145/115952.115969", 9, "isca", 1991]], "Yasuhiro Nakakura": [0, ["OHMEGA: A VLSI Superscalar Processor Architecture for Numerical Applications", ["Masaitsu Nakajima", "Hiraku Nakano", "Yasuhiro Nakakura", "Tadahiro Yoshida", "Yoshiyuki Goi", "Yuji Nakai", "Reiji Segawa", "Takeshi Kishida", "Hiroshi Kadota"], "https://doi.org/10.1145/115952.115969", 9, "isca", 1991]], "Tadahiro Yoshida": [0, ["OHMEGA: A VLSI Superscalar Processor Architecture for Numerical Applications", ["Masaitsu Nakajima", "Hiraku Nakano", "Yasuhiro Nakakura", "Tadahiro Yoshida", "Yoshiyuki Goi", "Yuji Nakai", "Reiji Segawa", "Takeshi Kishida", "Hiroshi Kadota"], "https://doi.org/10.1145/115952.115969", 9, "isca", 1991]], "Yoshiyuki Goi": [0, ["OHMEGA: A VLSI Superscalar Processor Architecture for Numerical Applications", ["Masaitsu Nakajima", "Hiraku Nakano", "Yasuhiro Nakakura", "Tadahiro Yoshida", "Yoshiyuki Goi", "Yuji Nakai", "Reiji Segawa", "Takeshi Kishida", "Hiroshi Kadota"], "https://doi.org/10.1145/115952.115969", 9, "isca", 1991]], "Yuji Nakai": [0, ["OHMEGA: A VLSI Superscalar Processor Architecture for Numerical Applications", ["Masaitsu Nakajima", "Hiraku Nakano", "Yasuhiro Nakakura", "Tadahiro Yoshida", "Yoshiyuki Goi", "Yuji Nakai", "Reiji Segawa", "Takeshi Kishida", "Hiroshi Kadota"], "https://doi.org/10.1145/115952.115969", 9, "isca", 1991]], "Reiji Segawa": [0, ["OHMEGA: A VLSI Superscalar Processor Architecture for Numerical Applications", ["Masaitsu Nakajima", "Hiraku Nakano", "Yasuhiro Nakakura", "Tadahiro Yoshida", "Yoshiyuki Goi", "Yuji Nakai", "Reiji Segawa", "Takeshi Kishida", "Hiroshi Kadota"], "https://doi.org/10.1145/115952.115969", 9, "isca", 1991]], "Takeshi Kishida": [0, ["OHMEGA: A VLSI Superscalar Processor Architecture for Numerical Applications", ["Masaitsu Nakajima", "Hiraku Nakano", "Yasuhiro Nakakura", "Tadahiro Yoshida", "Yoshiyuki Goi", "Yuji Nakai", "Reiji Segawa", "Takeshi Kishida", "Hiroshi Kadota"], "https://doi.org/10.1145/115952.115969", 9, "isca", 1991]], "Hiroshi Kadota": [0, ["OHMEGA: A VLSI Superscalar Processor Architecture for Numerical Applications", ["Masaitsu Nakajima", "Hiraku Nakano", "Yasuhiro Nakakura", "Tadahiro Yoshida", "Yoshiyuki Goi", "Yuji Nakai", "Reiji Segawa", "Takeshi Kishida", "Hiroshi Kadota"], "https://doi.org/10.1145/115952.115969", 9, "isca", 1991]], "Sriram Vajapeyam": [0, ["An Empirical Study of the CRAY Y-MP Processor Using the Perfect Club Benchmarks", ["Sriram Vajapeyam", "Gurindar S. Sohi", "Wei-Chung Hsu"], "https://doi.org/10.1145/115952.115970", 10, "isca", 1991]], "Gurindar S. Sohi": [0, ["An Empirical Study of the CRAY Y-MP Processor Using the Perfect Club Benchmarks", ["Sriram Vajapeyam", "Gurindar S. Sohi", "Wei-Chung Hsu"], "https://doi.org/10.1145/115952.115970", 10, "isca", 1991]], "Wei-Chung Hsu": [0, ["An Empirical Study of the CRAY Y-MP Processor Using the Perfect Club Benchmarks", ["Sriram Vajapeyam", "Gurindar S. Sohi", "Wei-Chung Hsu"], "https://doi.org/10.1145/115952.115970", 10, "isca", 1991]], "Chriss Stephens": [0, ["Instruction Level Profiling and Evaluation of the IBM/6000", ["Chriss Stephens", "Bryce Cogswell", "John Heinlein", "Gregory Palmer", "John Paul Shen"], "https://doi.org/10.1145/115952.115971", 10, "isca", 1991]], "Bryce Cogswell": [0, ["Instruction Level Profiling and Evaluation of the IBM/6000", ["Chriss Stephens", "Bryce Cogswell", "John Heinlein", "Gregory Palmer", "John Paul Shen"], "https://doi.org/10.1145/115952.115971", 10, "isca", 1991]], "John Heinlein": [0, ["Instruction Level Profiling and Evaluation of the IBM/6000", ["Chriss Stephens", "Bryce Cogswell", "John Heinlein", "Gregory Palmer", "John Paul Shen"], "https://doi.org/10.1145/115952.115971", 10, "isca", 1991]], "Gregory Palmer": [0, ["Instruction Level Profiling and Evaluation of the IBM/6000", ["Chriss Stephens", "Bryce Cogswell", "John Heinlein", "Gregory Palmer", "John Paul Shen"], "https://doi.org/10.1145/115952.115971", 10, "isca", 1991]], "John Paul Shen": [0, ["Instruction Level Profiling and Evaluation of the IBM/6000", ["Chriss Stephens", "Bryce Cogswell", "John Heinlein", "Gregory Palmer", "John Paul Shen"], "https://doi.org/10.1145/115952.115971", 10, "isca", 1991]], "Robert T. Dimpsey": [0, ["Performance Prediction and Tuning on a Multiprocessor", ["Robert T. Dimpsey", "Ravishankar K. Iyer"], "https://doi.org/10.1145/115952.115972", 10, "isca", 1991]], "Ravishankar K. Iyer": [0, ["Performance Prediction and Tuning on a Multiprocessor", ["Robert T. Dimpsey", "Ravishankar K. Iyer"], "https://doi.org/10.1145/115952.115972", 10, "isca", 1991]], "C. W. Oehlrich": [0, ["Performance Evaluation of a Communication System for Transputer-Networks Based on Monitored Event Traces", ["C. W. Oehlrich", "Andreas Quick"], "https://doi.org/10.1145/115952.115973", 10, "isca", 1991]], "Andreas Quick": [0, ["Performance Evaluation of a Communication System for Transputer-Networks Based on Monitored Event Traces", ["C. W. Oehlrich", "Andreas Quick"], "https://doi.org/10.1145/115952.115973", 10, "isca", 1991]], "Smaragda Konstantinidou": [0, ["Chaos Router: Architecture and Performance", ["Smaragda Konstantinidou", "Lawrence Snyder"], "https://doi.org/10.1145/115952.115974", 10, "isca", 1991]], "Lawrence Snyder": [0, ["Chaos Router: Architecture and Performance", ["Smaragda Konstantinidou", "Lawrence Snyder"], "https://doi.org/10.1145/115952.115974", 10, "isca", 1991]], "Shridhar B. Shukla": [0, ["Scheduling Pipelined Communication in Distributed Memory Multiprocessors for Real-Time Applications", ["Shridhar B. Shukla", "Dharma P. Agrawal"], "https://doi.org/10.1145/115952.115975", 10, "isca", 1991]], "Dharma P. Agrawal": [0, ["Scheduling Pipelined Communication in Distributed Memory Multiprocessors for Real-Time Applications", ["Shridhar B. Shukla", "Dharma P. Agrawal"], "https://doi.org/10.1145/115952.115975", 10, "isca", 1991]], "Sarita V. Adve": [0, ["Detecting Data Races on Weak Memory Systems", ["Sarita V. Adve", "Mark D. Hill", "Barton P. Miller", "Robert H. B. Netzer"], "https://doi.org/10.1145/115952.115976", 10, "isca", 1991], ["Comparison of Hardware and Software Cache Coherence Schemes", ["Sarita V. Adve", "Vikram S. Adve", "Mark D. Hill", "Mary K. Vernon"], "https://doi.org/10.1145/115952.115982", 11, "isca", 1991]], "Mark D. Hill": [0, ["Detecting Data Races on Weak Memory Systems", ["Sarita V. Adve", "Mark D. Hill", "Barton P. Miller", "Robert H. B. Netzer"], "https://doi.org/10.1145/115952.115976", 10, "isca", 1991], ["Comparison of Hardware and Software Cache Coherence Schemes", ["Sarita V. Adve", "Vikram S. Adve", "Mark D. Hill", "Mary K. Vernon"], "https://doi.org/10.1145/115952.115982", 11, "isca", 1991]], "Barton P. Miller": [0, ["Detecting Data Races on Weak Memory Systems", ["Sarita V. Adve", "Mark D. Hill", "Barton P. Miller", "Robert H. B. Netzer"], "https://doi.org/10.1145/115952.115976", 10, "isca", 1991]], "Robert H. B. Netzer": [0, ["Detecting Data Races on Weak Memory Systems", ["Sarita V. Adve", "Mark D. Hill", "Barton P. Miller", "Robert H. B. Netzer"], "https://doi.org/10.1145/115952.115976", 10, "isca", 1991]], "Eric J. Koldinger": [0, ["On the Validity of Trace-Driven Simulation for Multiprocessors", ["Eric J. Koldinger", "Susan J. Eggers", "Henry M. Levy"], "https://doi.org/10.1145/115952.115977", 10, "isca", 1991]], "Susan J. Eggers": [0, ["On the Validity of Trace-Driven Simulation for Multiprocessors", ["Eric J. Koldinger", "Susan J. Eggers", "Henry M. Levy"], "https://doi.org/10.1145/115952.115977", 10, "isca", 1991], ["The Effect on RISC Performance of Register Set Size and Structure Versus Code Generation Strategy", ["David G. Bradlee", "Susan J. Eggers", "Robert R. Henry"], "https://doi.org/10.1145/115952.115985", 10, "isca", 1991]], "Anoop Gupta": [0, ["Comparative Evaluation of Latency Reducing and Tolerating Techniques", ["Anoop Gupta", "John L. Hennessy", "Kourosh Gharachorloo", "Todd C. Mowry", "Wolf-Dietrich Weber"], "https://doi.org/10.1145/115952.115978", 10, "isca", 1991]], "John L. Hennessy": [0, ["Comparative Evaluation of Latency Reducing and Tolerating Techniques", ["Anoop Gupta", "John L. Hennessy", "Kourosh Gharachorloo", "Todd C. Mowry", "Wolf-Dietrich Weber"], "https://doi.org/10.1145/115952.115978", 10, "isca", 1991]], "Kourosh Gharachorloo": [0, ["Comparative Evaluation of Latency Reducing and Tolerating Techniques", ["Anoop Gupta", "John L. Hennessy", "Kourosh Gharachorloo", "Todd C. Mowry", "Wolf-Dietrich Weber"], "https://doi.org/10.1145/115952.115978", 10, "isca", 1991]], "Todd C. Mowry": [0, ["Comparative Evaluation of Latency Reducing and Tolerating Techniques", ["Anoop Gupta", "John L. Hennessy", "Kourosh Gharachorloo", "Todd C. Mowry", "Wolf-Dietrich Weber"], "https://doi.org/10.1145/115952.115978", 10, "isca", 1991]], "Wolf-Dietrich Weber": [0, ["Comparative Evaluation of Latency Reducing and Tolerating Techniques", ["Anoop Gupta", "John L. Hennessy", "Kourosh Gharachorloo", "Todd C. Mowry", "Wolf-Dietrich Weber"], "https://doi.org/10.1145/115952.115978", 10, "isca", 1991]], "Pohua P. Chang": [7.815729759386159e-06, ["IMPACT: An Architectural Framework for Multiple-Instruction-Issue Processors", ["Pohua P. Chang", "Scott A. Mahlke", "William Y. Chen", "Nancy J. Warter", "Wen-mei W. Hwu"], "https://doi.org/10.1145/115952.115979", 10, "isca", 1991]], "Scott A. Mahlke": [0, ["IMPACT: An Architectural Framework for Multiple-Instruction-Issue Processors", ["Pohua P. Chang", "Scott A. Mahlke", "William Y. Chen", "Nancy J. Warter", "Wen-mei W. Hwu"], "https://doi.org/10.1145/115952.115979", 10, "isca", 1991]], "William Y. Chen": [0, ["IMPACT: An Architectural Framework for Multiple-Instruction-Issue Processors", ["Pohua P. Chang", "Scott A. Mahlke", "William Y. Chen", "Nancy J. Warter", "Wen-mei W. Hwu"], "https://doi.org/10.1145/115952.115979", 10, "isca", 1991]], "Nancy J. Warter": [0, ["IMPACT: An Architectural Framework for Multiple-Instruction-Issue Processors", ["Pohua P. Chang", "Scott A. Mahlke", "William Y. Chen", "Nancy J. Warter", "Wen-mei W. Hwu"], "https://doi.org/10.1145/115952.115979", 10, "isca", 1991]], "Wen-mei W. Hwu": [0, ["IMPACT: An Architectural Framework for Multiple-Instruction-Issue Processors", ["Pohua P. Chang", "Scott A. Mahlke", "William Y. Chen", "Nancy J. Warter", "Wen-mei W. Hwu"], "https://doi.org/10.1145/115952.115979", 10, "isca", 1991]], "Michael Butler": [0, ["Single Instruction Stream Parallelism is Greater Than Two", ["Michael Butler", "Tse-Yu Yeh", "Yale N. Patt", "Mitch Alsup", "Hunter Scales", "Michael Shebanow"], "https://doi.org/10.1145/115952.115980", 11, "isca", 1991]], "Tse-Yu Yeh": [0, ["Single Instruction Stream Parallelism is Greater Than Two", ["Michael Butler", "Tse-Yu Yeh", "Yale N. Patt", "Mitch Alsup", "Hunter Scales", "Michael Shebanow"], "https://doi.org/10.1145/115952.115980", 11, "isca", 1991]], "Yale N. Patt": [0, ["Single Instruction Stream Parallelism is Greater Than Two", ["Michael Butler", "Tse-Yu Yeh", "Yale N. Patt", "Mitch Alsup", "Hunter Scales", "Michael Shebanow"], "https://doi.org/10.1145/115952.115980", 11, "isca", 1991], ["Exploiting Fine-Grained Parallelism Through a Combination of Hardware and Software Techniques", ["Stephen W. Melvin", "Yale N. Patt"], "https://doi.org/10.1145/115952.115981", 10, "isca", 1991]], "Mitch Alsup": [0, ["Single Instruction Stream Parallelism is Greater Than Two", ["Michael Butler", "Tse-Yu Yeh", "Yale N. Patt", "Mitch Alsup", "Hunter Scales", "Michael Shebanow"], "https://doi.org/10.1145/115952.115980", 11, "isca", 1991]], "Hunter Scales": [0, ["Single Instruction Stream Parallelism is Greater Than Two", ["Michael Butler", "Tse-Yu Yeh", "Yale N. Patt", "Mitch Alsup", "Hunter Scales", "Michael Shebanow"], "https://doi.org/10.1145/115952.115980", 11, "isca", 1991]], "Michael Shebanow": [0, ["Single Instruction Stream Parallelism is Greater Than Two", ["Michael Butler", "Tse-Yu Yeh", "Yale N. Patt", "Mitch Alsup", "Hunter Scales", "Michael Shebanow"], "https://doi.org/10.1145/115952.115980", 11, "isca", 1991]], "Stephen W. Melvin": [0, ["Exploiting Fine-Grained Parallelism Through a Combination of Hardware and Software Techniques", ["Stephen W. Melvin", "Yale N. Patt"], "https://doi.org/10.1145/115952.115981", 10, "isca", 1991]], "Vikram S. Adve": [0, ["Comparison of Hardware and Software Cache Coherence Schemes", ["Sarita V. Adve", "Vikram S. Adve", "Mark D. Hill", "Mary K. Vernon"], "https://doi.org/10.1145/115952.115982", 11, "isca", 1991]], "Mary K. Vernon": [0, ["Comparison of Hardware and Software Cache Coherence Schemes", ["Sarita V. Adve", "Vikram S. Adve", "Mark D. Hill", "Mary K. Vernon"], "https://doi.org/10.1145/115952.115982", 11, "isca", 1991]], "Richard Simoni": [0, ["Modeling the Performance of Limited Pointers Directories for Cache Coherence", ["Richard Simoni", "Mark Horowitz"], "https://doi.org/10.1145/115952.115983", 11, "isca", 1991]], "Mark Horowitz": [0, ["Modeling the Performance of Limited Pointers Directories for Cache Coherence", ["Richard Simoni", "Mark Horowitz"], "https://doi.org/10.1145/115952.115983", 11, "isca", 1991]], "Donna J. Quammen": [0, ["Flexible Register Management for Sequential Programs", ["Donna J. Quammen", "D. Richard Miller"], "https://doi.org/10.1145/115952.115984", 10, "isca", 1991]], "D. Richard Miller": [0, ["Flexible Register Management for Sequential Programs", ["Donna J. Quammen", "D. Richard Miller"], "https://doi.org/10.1145/115952.115984", 10, "isca", 1991]], "David G. Bradlee": [0, ["The Effect on RISC Performance of Register Set Size and Structure Versus Code Generation Strategy", ["David G. Bradlee", "Susan J. Eggers", "Robert R. Henry"], "https://doi.org/10.1145/115952.115985", 10, "isca", 1991]], "Robert R. Henry": [0, ["The Effect on RISC Performance of Register Set Size and Structure Versus Code Generation Strategy", ["David G. Bradlee", "Susan J. Eggers", "Robert R. Henry"], "https://doi.org/10.1145/115952.115985", 10, "isca", 1991]], "Gregory M. Papadopoulos": [0, ["Multithreading: A Revisionist View of Dataflow Architectures", ["Gregory M. Papadopoulos", "Kenneth R. Traub"], "https://doi.org/10.1145/115952.115986", 10, "isca", 1991]], "Kenneth R. Traub": [0, ["Multithreading: A Revisionist View of Dataflow Architectures", ["Gregory M. Papadopoulos", "Kenneth R. Traub"], "https://doi.org/10.1145/115952.115986", 10, "isca", 1991]], "Tzi-cker Chiueh": [0, ["Multi-Threaded Vectorization", ["Tzi-cker Chiueh"], "https://doi.org/10.1145/115952.115987", 10, "isca", 1991]], "Andrew R. Pleszkun": [0, ["Strategies for Achieving Improved Processor Throughput", ["Matthew K. Farrens", "Andrew R. Pleszkun"], "https://doi.org/10.1145/115952.115988", 8, "isca", 1991]], "Toyohiko Kagimasa": [0, ["Adaptive Storage Management for Very Large Virtual/Real Storage Systems", ["Toyohiko Kagimasa", "Kikuo Takahashi", "Toshiaki Mori", "Seiichi Yoshizumi"], "https://doi.org/10.1145/115952.115989", 8, "isca", 1991]], "Kikuo Takahashi": [0, ["Adaptive Storage Management for Very Large Virtual/Real Storage Systems", ["Toyohiko Kagimasa", "Kikuo Takahashi", "Toshiaki Mori", "Seiichi Yoshizumi"], "https://doi.org/10.1145/115952.115989", 8, "isca", 1991]], "Toshiaki Mori": [0, ["Adaptive Storage Management for Very Large Virtual/Real Storage Systems", ["Toyohiko Kagimasa", "Kikuo Takahashi", "Toshiaki Mori", "Seiichi Yoshizumi"], "https://doi.org/10.1145/115952.115989", 8, "isca", 1991]], "Seiichi Yoshizumi": [0, ["Adaptive Storage Management for Very Large Virtual/Real Storage Systems", ["Toyohiko Kagimasa", "Kikuo Takahashi", "Toshiaki Mori", "Seiichi Yoshizumi"], "https://doi.org/10.1145/115952.115989", 8, "isca", 1991]], "Judith S. Hall": [0, ["Virtualizing the VAX Architecture", ["Judith S. Hall", "Paul T. Robinson"], "https://doi.org/10.1145/115952.115990", 10, "isca", 1991]], "Paul T. Robinson": [0, ["Virtualizing the VAX Architecture", ["Judith S. Hall", "Paul T. Robinson"], "https://doi.org/10.1145/115952.115990", 10, "isca", 1991]], "Janaki Akella": [0, ["Modeling and Measurement of the Impact of Input/Output on System Performance", ["Janaki Akella", "Daniel P. Siewiorek"], "https://doi.org/10.1145/115952.115991", 10, "isca", 1991]], "Daniel P. Siewiorek": [0, ["Modeling and Measurement of the Impact of Input/Output on System Performance", ["Janaki Akella", "Daniel P. Siewiorek"], "https://doi.org/10.1145/115952.115991", 10, "isca", 1991]]}