// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module MultiWakeupQueue_5(
  input        clock,
  input        reset,
  input        io_flush_redirect_valid,
  input        io_flush_redirect_bits_robIdx_flag,
  input  [7:0] io_flush_redirect_bits_robIdx_value,
  input        io_flush_redirect_bits_level,
  input        io_flush_ldCancel_0_ld2Cancel,
  input        io_flush_ldCancel_1_ld2Cancel,
  input        io_flush_ldCancel_2_ld2Cancel,
  input        io_flush_og0Fail,
  input        io_flush_og1Fail,
  input        io_enq_valid,
  input        io_enq_bits_uop_robIdx_flag,
  input  [7:0] io_enq_bits_uop_robIdx_value,
  input  [7:0] io_enq_bits_uop_pdest,
  input        io_enq_bits_uop_rfWen,
  input        io_enq_bits_uop_fpWen,
  input  [1:0] io_enq_bits_uop_loadDependency_0,
  input  [1:0] io_enq_bits_uop_loadDependency_1,
  input  [1:0] io_enq_bits_uop_loadDependency_2,
  input  [2:0] io_enq_bits_lat,
  output       io_deq_valid,
  output [7:0] io_deq_bits_pdest,
  output       io_deq_bits_rfWen,
  output       io_deq_bits_fpWen,
  output [1:0] io_deq_bits_loadDependency_0,
  output [1:0] io_deq_bits_loadDependency_1,
  output [1:0] io_deq_bits_loadDependency_2
);

  wire       _pipes_1_io_deq_valid;
  wire       _pipes_1_io_deq_bits_robIdx_flag;
  wire [7:0] _pipes_1_io_deq_bits_robIdx_value;
  wire [7:0] _pipes_1_io_deq_bits_pdest;
  wire       _pipes_1_io_deq_bits_rfWen;
  wire       _pipes_1_io_deq_bits_fpWen;
  wire [1:0] _pipes_1_io_deq_bits_loadDependency_0;
  wire [1:0] _pipes_1_io_deq_bits_loadDependency_1;
  wire [1:0] _pipes_1_io_deq_bits_loadDependency_2;
  wire       _pipes_0_io_deq_valid;
  wire       _pipes_0_io_deq_bits_robIdx_flag;
  wire [7:0] _pipes_0_io_deq_bits_robIdx_value;
  wire [7:0] _pipes_0_io_deq_bits_pdest;
  wire       _pipes_0_io_deq_bits_rfWen;
  wire       _pipes_0_io_deq_bits_fpWen;
  wire [1:0] _pipes_0_io_deq_bits_loadDependency_0;
  wire [1:0] _pipes_0_io_deq_bits_loadDependency_1;
  wire [1:0] _pipes_0_io_deq_bits_loadDependency_2;
  reg        lastConnect_valid;
  reg  [7:0] lastConnect_bits_pdest;
  reg        lastConnect_bits_rfWen;
  reg        lastConnect_bits_fpWen;
  reg  [1:0] lastConnect_bits_loadDependency_0;
  reg  [1:0] lastConnect_bits_loadDependency_1;
  reg  [1:0] lastConnect_bits_loadDependency_2;
  wire [8:0] _pipesValidVec_redirectFlush_flushItself_T_6 =
    {io_flush_redirect_bits_robIdx_flag, io_flush_redirect_bits_robIdx_value};
  wire       pipesValidVec_0 =
    _pipes_0_io_deq_valid
    & ~(io_flush_redirect_valid
        & (io_flush_redirect_bits_level
           & {_pipes_0_io_deq_bits_robIdx_flag,
              _pipes_0_io_deq_bits_robIdx_value} == _pipesValidVec_redirectFlush_flushItself_T_6
           | _pipes_0_io_deq_bits_robIdx_flag ^ io_flush_redirect_bits_robIdx_flag
           ^ _pipes_0_io_deq_bits_robIdx_value > io_flush_redirect_bits_robIdx_value)
        | io_flush_ldCancel_0_ld2Cancel & _pipes_0_io_deq_bits_loadDependency_0[1]
        | io_flush_ldCancel_1_ld2Cancel & _pipes_0_io_deq_bits_loadDependency_1[1]
        | io_flush_ldCancel_2_ld2Cancel & _pipes_0_io_deq_bits_loadDependency_2[1]
        | io_flush_og0Fail);
  wire       pipesValidVec_1 =
    _pipes_1_io_deq_valid
    & ~(io_flush_redirect_valid
        & (io_flush_redirect_bits_level
           & {_pipes_1_io_deq_bits_robIdx_flag,
              _pipes_1_io_deq_bits_robIdx_value} == _pipesValidVec_redirectFlush_flushItself_T_6
           | _pipes_1_io_deq_bits_robIdx_flag ^ io_flush_redirect_bits_robIdx_flag
           ^ _pipes_1_io_deq_bits_robIdx_value > io_flush_redirect_bits_robIdx_value)
        | io_flush_ldCancel_0_ld2Cancel & _pipes_1_io_deq_bits_loadDependency_0[1]
        | io_flush_ldCancel_1_ld2Cancel & _pipes_1_io_deq_bits_loadDependency_1[1]
        | io_flush_ldCancel_2_ld2Cancel & _pipes_1_io_deq_bits_loadDependency_2[1]);
  always @(posedge clock) begin
    lastConnect_valid <= |{pipesValidVec_1, pipesValidVec_0};
    lastConnect_bits_pdest <=
      (pipesValidVec_0 ? _pipes_0_io_deq_bits_pdest : 8'h0)
      | (pipesValidVec_1 ? _pipes_1_io_deq_bits_pdest : 8'h0);
    lastConnect_bits_rfWen <=
      pipesValidVec_0 & _pipes_0_io_deq_bits_rfWen | pipesValidVec_1
      & _pipes_1_io_deq_bits_rfWen;
    lastConnect_bits_fpWen <=
      pipesValidVec_0 & _pipes_0_io_deq_bits_fpWen | pipesValidVec_1
      & _pipes_1_io_deq_bits_fpWen;
    lastConnect_bits_loadDependency_0 <=
      (pipesValidVec_0 ? {_pipes_0_io_deq_bits_loadDependency_0[0], 1'h0} : 2'h0)
      | (pipesValidVec_1 ? {_pipes_1_io_deq_bits_loadDependency_0[0], 1'h0} : 2'h0);
    lastConnect_bits_loadDependency_1 <=
      (pipesValidVec_0 ? {_pipes_0_io_deq_bits_loadDependency_1[0], 1'h0} : 2'h0)
      | (pipesValidVec_1 ? {_pipes_1_io_deq_bits_loadDependency_1[0], 1'h0} : 2'h0);
    lastConnect_bits_loadDependency_2 <=
      (pipesValidVec_0 ? {_pipes_0_io_deq_bits_loadDependency_2[0], 1'h0} : 2'h0)
      | (pipesValidVec_1 ? {_pipes_1_io_deq_bits_loadDependency_2[0], 1'h0} : 2'h0);
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:19];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [4:0] i = 5'h0; i < 5'h14; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        lastConnect_valid = _RANDOM[5'h0][0];
        lastConnect_bits_pdest = {_RANDOM[5'h8][31:27], _RANDOM[5'h9][2:0]};
        lastConnect_bits_rfWen = _RANDOM[5'h9][3];
        lastConnect_bits_fpWen = _RANDOM[5'h9][4];
        lastConnect_bits_loadDependency_0 = _RANDOM[5'h13][4:3];
        lastConnect_bits_loadDependency_1 = _RANDOM[5'h13][6:5];
        lastConnect_bits_loadDependency_2 = _RANDOM[5'h13][8:7];
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  PipeWithFlush_10 pipes_0 (
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_valid                 (io_enq_valid & io_enq_bits_lat == 3'h1),
    .io_enq_bits_robIdx_flag      (io_enq_bits_uop_robIdx_flag),
    .io_enq_bits_robIdx_value     (io_enq_bits_uop_robIdx_value),
    .io_enq_bits_pdest            (io_enq_bits_uop_pdest),
    .io_enq_bits_rfWen            (io_enq_bits_uop_rfWen),
    .io_enq_bits_fpWen            (io_enq_bits_uop_fpWen),
    .io_enq_bits_loadDependency_0 (io_enq_bits_uop_loadDependency_0),
    .io_enq_bits_loadDependency_1 (io_enq_bits_uop_loadDependency_1),
    .io_enq_bits_loadDependency_2 (io_enq_bits_uop_loadDependency_2),
    .io_deq_valid                 (_pipes_0_io_deq_valid),
    .io_deq_bits_robIdx_flag      (_pipes_0_io_deq_bits_robIdx_flag),
    .io_deq_bits_robIdx_value     (_pipes_0_io_deq_bits_robIdx_value),
    .io_deq_bits_pdest            (_pipes_0_io_deq_bits_pdest),
    .io_deq_bits_rfWen            (_pipes_0_io_deq_bits_rfWen),
    .io_deq_bits_fpWen            (_pipes_0_io_deq_bits_fpWen),
    .io_deq_bits_loadDependency_0 (_pipes_0_io_deq_bits_loadDependency_0),
    .io_deq_bits_loadDependency_1 (_pipes_0_io_deq_bits_loadDependency_1),
    .io_deq_bits_loadDependency_2 (_pipes_0_io_deq_bits_loadDependency_2)
  );
  PipeWithFlush_11 pipes_1 (
    .clock                               (clock),
    .reset                               (reset),
    .io_flush_redirect_valid             (io_flush_redirect_valid),
    .io_flush_redirect_bits_robIdx_flag  (io_flush_redirect_bits_robIdx_flag),
    .io_flush_redirect_bits_robIdx_value (io_flush_redirect_bits_robIdx_value),
    .io_flush_redirect_bits_level        (io_flush_redirect_bits_level),
    .io_flush_ldCancel_0_ld2Cancel       (io_flush_ldCancel_0_ld2Cancel),
    .io_flush_ldCancel_1_ld2Cancel       (io_flush_ldCancel_1_ld2Cancel),
    .io_flush_ldCancel_2_ld2Cancel       (io_flush_ldCancel_2_ld2Cancel),
    .io_flush_og0Fail                    (io_flush_og0Fail),
    .io_flush_og1Fail                    (io_flush_og1Fail),
    .io_enq_valid                        (io_enq_valid & io_enq_bits_lat == 3'h3),
    .io_enq_bits_robIdx_flag             (io_enq_bits_uop_robIdx_flag),
    .io_enq_bits_robIdx_value            (io_enq_bits_uop_robIdx_value),
    .io_enq_bits_pdest                   (io_enq_bits_uop_pdest),
    .io_enq_bits_rfWen                   (io_enq_bits_uop_rfWen),
    .io_enq_bits_fpWen                   (io_enq_bits_uop_fpWen),
    .io_enq_bits_loadDependency_0        (io_enq_bits_uop_loadDependency_0),
    .io_enq_bits_loadDependency_1        (io_enq_bits_uop_loadDependency_1),
    .io_enq_bits_loadDependency_2        (io_enq_bits_uop_loadDependency_2),
    .io_deq_valid                        (_pipes_1_io_deq_valid),
    .io_deq_bits_robIdx_flag             (_pipes_1_io_deq_bits_robIdx_flag),
    .io_deq_bits_robIdx_value            (_pipes_1_io_deq_bits_robIdx_value),
    .io_deq_bits_pdest                   (_pipes_1_io_deq_bits_pdest),
    .io_deq_bits_rfWen                   (_pipes_1_io_deq_bits_rfWen),
    .io_deq_bits_fpWen                   (_pipes_1_io_deq_bits_fpWen),
    .io_deq_bits_loadDependency_0        (_pipes_1_io_deq_bits_loadDependency_0),
    .io_deq_bits_loadDependency_1        (_pipes_1_io_deq_bits_loadDependency_1),
    .io_deq_bits_loadDependency_2        (_pipes_1_io_deq_bits_loadDependency_2)
  );
  assign io_deq_valid = lastConnect_valid;
  assign io_deq_bits_pdest = lastConnect_bits_pdest;
  assign io_deq_bits_rfWen = lastConnect_bits_rfWen;
  assign io_deq_bits_fpWen = lastConnect_bits_fpWen;
  assign io_deq_bits_loadDependency_0 = lastConnect_bits_loadDependency_0;
  assign io_deq_bits_loadDependency_1 = lastConnect_bits_loadDependency_1;
  assign io_deq_bits_loadDependency_2 = lastConnect_bits_loadDependency_2;
endmodule

