# üõ†Ô∏è HDL Bits Solutions Repository   <img src="https://hdlbits.01xz.net/images/logo270.png" alt="Logo" width="30" height="30">

Welcome to the **HDL Bits Solutions** repository! Stucked while solving HDL Bits problems. This space is dedicated to sharing solutions for the exercises on the HDL Bits website.

## Table of Contents üìã


- [Repository Structure](#repository-structure)
- [About HDL Bits](#about-hdl-bits)
- [Usage](#usage)
- [Contact](#contact)


## Repository Structure üèóÔ∏è
The repository is organized to make it easy to navigate and find the solutions you need:

<details>
  <summary>  <strong>1. Getting Started üëáüèº</strong> </summary>
  
  - 1.1. [Step One](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Getting%20Started/Step%20One)
  - 1.2. [Zero](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Getting%20Started/Zero)
    
</details>
<details>
  <summary> <strong>2. Verilog Language üëáüèº</strong> </summary>

  - <details>
    <summary> 2.1. <a href="https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Basics"> <b>Basic </b> </a> üîª </summary>
    
    - 2.1.1. [Simple wire](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Basics/Simple%20wire)
    - 2.1.2. [Four wires](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Basics/Four%20wires)
    - 2.1.3. [Inverter](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Basics/Inverter)
    - 2.1.4. [And Gate](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Basics/And%20Gate)
    - 2.1.5. [Nor Gate](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Basics/Nor%20gate)
    - 2.1.6. [Xnor Gate](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Basics/Xnor%20gate)
    - 2.1.7. [Declaring Wire](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Basics/Declaring%20wire)
    - 2.1.8. [7458 Chip](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Basics/7458%20chip)
        
    </details>
  - <details>
    <summary> 2.2. <a href="https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Vectors"> <b>Vectors </b> </a> üîª </summary>

    - 2.2.1. [Vector](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Vectors/Vector)
    - 2.2.2. [Vector1](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Vectors/Vector%201)
    - 2.2.3. [Vector 2](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Vectors/Vector%202)
    - 2.2.4. [Vector gates](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Vectors/Vector%20gates)
    - 2.2.5. [Gate 4](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Vectors/Gates%204)
    - 2.2.6. [Vector 3](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Vectors/Vector%203)
    - 2.2.7. [Vector Reverse](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Vectors/Vector%20Reverse)
    - 2.2.8. [Vector 4](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Vectors/vector%204)
    - 2.2.9. [Vector 5](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Vectors/Vector%205)
      
    </details>  
  - <details>
    <summary> 2.3. <a href="https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Modules%20Hierarchy"> <b>Modules Hierarchy </b> </a> üîª </summary>

    - 2.3.1. [Module ](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Modules%20Hierarchy/Module)
    - 2.3.2. [Module-Position ](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Modules%20Hierarchy/Module-position)
    - 2.3.3. [Module-Name ](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Modules%20Hierarchy/Module-name)
    - 2.3.4. [Module-Shift](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Modules%20Hierarchy/Module-shift)
    - 2.3.5. [Module-Shift8](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Modules%20Hierarchy/Module-shift8)
    - 2.3.6. [Adder 1 ](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Modules%20Hierarchy/Adder%201)
    - 2.3.7. [Adder 2 ](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Modules%20Hierarchy/Adder%202)
    - 2.3.8. [Carry Select Adder](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Modules%20Hierarchy/Carry%20Select%20adder)
    - 2.3.9. [Adder cum Subtractor](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Modules%20Hierarchy/adder-sub)

    </details>
  - <details>
    <summary> 2.4. <a href="https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Modules%20Hierarchy"> <b>Procedures </b> </a> üîª </summary>

    - 2.4.1. [Always Block - Combinational ](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Procedures/Always%20Block-Combinational)
    - 2.4.2. [Always Block - Clocked ](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Procedures/Always%20Block-Clocked)
    - 2.4.3. [If Statement ](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Procedures/If%20statement)
    - 2.4.4. [If latch ](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Procedures/if%20latch)
    - 2.4.5. [Case Statement](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Procedures/case%20statement)
    - 2.4.6. [Priority Encoder](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Procedures/Priority%20encoder)
    - 2.4.7. [Encoder with casez ](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Procedures/Encoder%20with%20casez)
    - 2.4.8. [Avoiding Latch](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Procedures/Avoiding%20latch)
    
    </details>
  - <details>
    <summary> 2.5. <a href="https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/More%20Verilog%20Features"> <b>More Verilog Feature </b> </a> üîª </summary>

    - 2.5.1. [Conditional Ternry Operators ](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/More%20Verilog%20Features/Conditional%20Ternary%20Operaters)
    - 2.5.2. [Reduction Operators ](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/More%20Verilog%20Features/Reduction%20operators)
    - 2.5.3. [Reduction- Even wider gates ](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/More%20Verilog%20Features/Reduction-%20even%20wider%20gates)
    - 2.5.4. [For loop vector reversal ](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/More%20Verilog%20Features/For%20loop%20vector%20reversal)
    - 2.5.5. [For loop population count](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/More%20Verilog%20Features/For%20loop%20population%20count)
    - 2.5.6. [Generate- for loop adder](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/More%20Verilog%20Features/Generate%20for%20loop%20adder)
    - 2.5.7. [Generate- for loop BCD Adder ](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/More%20Verilog%20Features/Generate%20for%20loop%20BCD%20adder)
    
    </details>
  
</details>

<details>
  <summary> <strong>3. Circuits üëáüèº</strong> </summary>
  
   - <details>
       <summary> 3.1. <a href=""> <b>Combinational Logic </b> </a> üîª </summary>
    
       - <details>
           <summary>3.1.1 <a href="https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Circuits/Combinational%20Logic/Basic%20Gates"> <b>Basic Gates </b> </a> üîª </summary>
         
         - 3.1.1.1. [Wire](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Circuits/Combinational%20Logic/Basic%20Gates/Wire)
         - 3.1.1.2. [Ground](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Circuits/Combinational%20Logic/Basic%20Gates/Ground)
         - 3.1.1.3. [NOR Gate](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Circuits/Combinational%20Logic/Basic%20Gates/Nor%20Gate)
         - 3.1.1.4. [Another Gate](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Circuits/Combinational%20Logic/Basic%20Gates/Another%20Gate)
         - 3.1.1.5. [Two Gates](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Circuits/Combinational%20Logic/Basic%20Gates/Two%20Gates)
         - 3.1.1.6. [More Logic Gate](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Circuits/Combinational%20Logic/Basic%20Gates/More%20logic%20gates)
         - 3.1.1.7. [7420 Chip](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Circuits/Combinational%20Logic/Basic%20Gates/7420)
         - 3.1.1.8. [Truth Table](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Circuits/Combinational%20Logic/Basic%20Gates/Truth%20Table)
         - 3.1.1.9. [Two Bit Equality](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Circuits/Combinational%20Logic/Basic%20Gates/Two-Bit%20Equality)
         - 3.1.1.10. [Sample Circuit A](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Circuits/Combinational%20Logic/Basic%20Gates/Sample%20Circuit%20A)
         - 3.1.1.11. [Sample Circuit B](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Circuits/Combinational%20Logic/Basic%20Gates/Sample%20circuit%20B)
         - 3.1.1.12. [Combine A and B](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Circuits/Combinational%20Logic/Basic%20Gates/Combine%20A%20and%20B)
         - 3.1.1.13. [Ring or Vibrate?]()
         - 3.1.1.14. [Thermostat]()
         - 3.1.1.15. [Population Counter]()
         - 3.1.1.16. [Gate and Vector]()
         - 3.1.1.17. [Even Longer Vector]()
             
         </details>
       - <details>
           <summary>3.1.2 <a href=""> <b>Multiplexer </b> </a> üîª</summary>
         </details>
       - <details>
           <summary>3.1.3 <a href=""> <b>Arithematic Circuits </b> </a> üîª</summary>
         </details>
       - <details>
           <summary>3.1.4 <a href=""> <b>K-Map to Circuit </b> </a> üîª</summary>
         </details>
      
    

  </details>
</details>

## About HDL Bits üß†
**HDL Bits** is a website containing a collection of small circuit design exercises for practicing digital hardware design using Verilog Hardware Description Language (HDL). The exercises range from tutorial-style problems for beginners to increasingly challenging tasks that test and improve your circuit design skills. Each problem requires you to design a small circuit in Verilog. HDLBits gives you immediate feedback on the circuit module you submit. Your circuit is checked for correctness by simulating with a set of test vectors and comparing it to our reference solution.

### How to use HDLBits ‚ñ∂Ô∏è
1. Use any browser and go to [HDLBits site](https://hdlbits.01xz.net/wiki/Main_Page).
2. Choose a problem: [Browse the problem set](https://hdlbits.01xz.net/wiki/Problem_sets) or go to the [first problem](https://hdlbits.01xz.net/wiki/Step_one).
3. Write a solution in Verilog.
4. Submit, simulate, and debug if necessary

If you want to track your progress or move to another browser, create a username and password so you can log in from elsewhere.üîÑ


## Usage üìò
### How to Find Solutions üîç
Navigate to problems from `Repository Structure` and select needed directory to find solutions to specific HDL Bits exercises. Each challenge directory may contains:
- `problem_statement.md`: The original problem statement.
- `solution_verilog.v`: Solution written in Verilog.
- `output_wavwform.png`: Simulated result's waveform.
- `testbench.sv`: Testbench to verify the solution.

## Contact üìß
Have questions, suggestions, feedback, or you find something wrong here? We'd love to hear from you! Reach out at [...üí¨](mailto:nidhinchandran470@gmail.com).

---

This README provides a comprehensive guide to using and contributing to the HDL Bits Solutions repository. Let's build a collaborative community to help everyone master HDL concepts one byte at a time! üöÄüîß
