

================================================================
== Vitis HLS Report for 'twiddles8'
================================================================
* Date:           Wed Jul  9 04:19:51 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        TRANS_FFT
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.558 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      492|      520|  3.936 us|  4.160 us|  492|  520|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                |                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance            |        Module       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_sin_or_cos_double_s_fu_109  |sin_or_cos_double_s  |       35|       39|  0.280 us|  0.312 us|   35|   39|       no|
        |grp_sin_or_cos_double_s_fu_128  |sin_or_cos_double_s  |       35|       39|  0.280 us|  0.312 us|   35|   39|       no|
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- twiddles  |      490|      518|   70 ~ 74|          -|          -|     7|        no|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      26|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        0|   202|     7150|   15118|    -|
|Memory               |        0|     -|       32|      33|    -|
|Multiplexer          |        -|     -|        -|     232|    -|
|Register             |        -|     -|      689|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|   202|     7871|   15409|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     6|       ~0|       3|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     3|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+------+------+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+------+------+-----+
    |dadd_64ns_64ns_64_4_full_dsp_1_U63  |dadd_64ns_64ns_64_4_full_dsp_1  |        0|   3|   430|   708|    0|
    |ddiv_64ns_64ns_64_14_no_dsp_1_U68   |ddiv_64ns_64ns_64_14_no_dsp_1   |        0|   0|     0|     0|    0|
    |dmul_64ns_64ns_64_4_max_dsp_1_U64   |dmul_64ns_64ns_64_4_max_dsp_1   |        0|   8|   275|   108|    0|
    |dmul_64ns_64ns_64_4_max_dsp_1_U65   |dmul_64ns_64ns_64_4_max_dsp_1   |        0|   8|   275|   108|    0|
    |dmul_64ns_64ns_64_4_max_dsp_1_U66   |dmul_64ns_64ns_64_4_max_dsp_1   |        0|   8|   275|   108|    0|
    |dmul_64ns_64ns_64_4_max_dsp_1_U67   |dmul_64ns_64ns_64_4_max_dsp_1   |        0|   8|   275|   108|    0|
    |dsub_64ns_64ns_64_4_full_dsp_1_U62  |dsub_64ns_64ns_64_4_full_dsp_1  |        0|   3|   430|   708|    0|
    |grp_sin_or_cos_double_s_fu_109      |sin_or_cos_double_s             |        0|  82|  2595|  6635|    0|
    |grp_sin_or_cos_double_s_fu_128      |sin_or_cos_double_s             |        0|  82|  2595|  6635|    0|
    |sitodp_32ns_64_2_no_dsp_1_U69       |sitodp_32ns_64_2_no_dsp_1       |        0|   0|     0|     0|    0|
    |sitodp_32ns_64_2_no_dsp_1_U70       |sitodp_32ns_64_2_no_dsp_1       |        0|   0|     0|     0|    0|
    +------------------------------------+--------------------------------+---------+----+------+------+-----+
    |Total                               |                                |        0| 202|  7150| 15118|    0|
    +------------------------------------+--------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------------+-------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |         Memory        |                   Module                  | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+-------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |twiddles8_reversed8_U  |twiddles8_twiddles8_reversed8_ROM_AUTO_1R  |        0|  32|  33|    0|     8|   32|     1|          256|
    +-----------------------+-------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                  |                                           |        0|  32|  33|    0|     8|   32|     1|          256|
    +-----------------------+-------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln28_fu_228_p2                |         +|   0|  0|  12|           4|           1|
    |icmp_ln28_fu_215_p2               |      icmp|   0|  0|  12|           4|           5|
    |ap_block_state29_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  26|           9|           7|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  169|         38|    1|         38|
    |grp_fu_157_p0  |   20|          4|   64|        256|
    |grp_fu_157_p1  |   20|          4|   64|        256|
    |grp_fu_182_p0  |   14|          3|   32|         96|
    |j_fu_56        |    9|          2|    4|          8|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  232|         51|  165|        654|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |a_x_addr_reg_274                             |   3|   0|    3|          0|
    |a_y_addr_reg_279                             |   3|   0|    3|          0|
    |ap_CS_fsm                                    |  37|   0|   37|          0|
    |conv1_reg_256                                |  64|   0|   64|          0|
    |conv2_reg_261                                |  64|   0|   64|          0|
    |conv_reg_289                                 |  64|   0|   64|          0|
    |div_reg_294                                  |  64|   0|   64|          0|
    |grp_sin_or_cos_double_s_fu_109_ap_start_reg  |   1|   0|    1|          0|
    |grp_sin_or_cos_double_s_fu_128_ap_start_reg  |   1|   0|    1|          0|
    |j_fu_56                                      |   4|   0|    4|          0|
    |mul1_reg_323                                 |  64|   0|   64|          0|
    |mul2_reg_328                                 |  64|   0|   64|          0|
    |mul3_reg_333                                 |  64|   0|   64|          0|
    |phi_x_reg_299                                |  64|   0|   64|          0|
    |phi_y_reg_305                                |  64|   0|   64|          0|
    |reg_189                                      |  64|   0|   64|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 689|   0|  689|          0|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|     twiddles8|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|     twiddles8|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|     twiddles8|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|     twiddles8|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|     twiddles8|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|     twiddles8|  return value|
|a_x_address0  |  out|    3|   ap_memory|           a_x|         array|
|a_x_ce0       |  out|    1|   ap_memory|           a_x|         array|
|a_x_we0       |  out|    1|   ap_memory|           a_x|         array|
|a_x_d0        |  out|   64|   ap_memory|           a_x|         array|
|a_x_q0        |   in|   64|   ap_memory|           a_x|         array|
|a_y_address0  |  out|    3|   ap_memory|           a_y|         array|
|a_y_ce0       |  out|    1|   ap_memory|           a_y|         array|
|a_y_we0       |  out|    1|   ap_memory|           a_y|         array|
|a_y_d0        |  out|   64|   ap_memory|           a_y|         array|
|a_y_q0        |   in|   64|   ap_memory|           a_y|         array|
|i             |   in|    6|     ap_none|             i|        scalar|
|n             |   in|   10|     ap_none|             n|        scalar|
+--------------+-----+-----+------------+--------------+--------------+

