# 0 "/home/junpinfoo/zephyrproject/zephyr/misc/empty_file.c"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "/home/junpinfoo/zephyrproject/zephyr/boards/beagle/beagley_ai/beagley_ai_j722s_mcu_r5f0_0.dts" 1







/dts-v1/;

# 1 "/home/junpinfoo/zephyrproject/zephyr/dts/arm/ti/j722s_mcu_r5.dtsi" 1 3 4







# 1 "/home/junpinfoo/zephyrproject/zephyr/dts/common/mem.h" 1 3 4
# 9 "/home/junpinfoo/zephyrproject/zephyr/dts/arm/ti/j722s_mcu_r5.dtsi" 2 3 4
# 1 "/home/junpinfoo/zephyrproject/zephyr/dts/common/freq.h" 1 3 4
# 10 "/home/junpinfoo/zephyrproject/zephyr/dts/arm/ti/j722s_mcu_r5.dtsi" 2 3 4
# 1 "/home/junpinfoo/zephyrproject/zephyr/dts/arm/armv7-r.dtsi" 1 3 4






# 1 "/home/junpinfoo/zephyrproject/zephyr/dts/common/skeleton.dtsi" 1 3 4
# 9 "/home/junpinfoo/zephyrproject/zephyr/dts/common/skeleton.dtsi" 3 4
/ {
 #address-cells = <1>;
 #size-cells = <1>;
 chosen { };
 aliases { };
};
# 8 "/home/junpinfoo/zephyrproject/zephyr/dts/arm/armv7-r.dtsi" 2 3 4

/ {
 soc {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "simple-bus";
  ranges;
 };
};
# 11 "/home/junpinfoo/zephyrproject/zephyr/dts/arm/ti/j722s_mcu_r5.dtsi" 2 3 4
# 1 "/home/junpinfoo/zephyrproject/zephyr/include/zephyr/dt-bindings/interrupt-controller/ti-vim.h" 1 3 4
# 10 "/home/junpinfoo/zephyrproject/zephyr/include/zephyr/dt-bindings/interrupt-controller/ti-vim.h" 3 4
# 1 "/home/junpinfoo/zephyrproject/zephyr/include/zephyr/sys/util_macro.h" 1 3 4
# 34 "/home/junpinfoo/zephyrproject/zephyr/include/zephyr/sys/util_macro.h" 3 4
# 1 "/home/junpinfoo/zephyrproject/zephyr/include/zephyr/sys/util_internal.h" 1 3 4
# 18 "/home/junpinfoo/zephyrproject/zephyr/include/zephyr/sys/util_internal.h" 3 4
# 1 "/home/junpinfoo/zephyrproject/zephyr/include/zephyr/sys/util_loops.h" 1 3 4
# 1083 "/home/junpinfoo/zephyrproject/zephyr/include/zephyr/sys/util_loops.h" 3 4
# 1 "/home/junpinfoo/zephyrproject/zephyr/include/zephyr/sys/util_listify.h" 1 3 4
# 1084 "/home/junpinfoo/zephyrproject/zephyr/include/zephyr/sys/util_loops.h" 2 3 4
# 19 "/home/junpinfoo/zephyrproject/zephyr/include/zephyr/sys/util_internal.h" 2 3 4
# 162 "/home/junpinfoo/zephyrproject/zephyr/include/zephyr/sys/util_internal.h" 3 4
# 1 "/home/junpinfoo/zephyrproject/zephyr/include/zephyr/sys/util_internal_is_eq.h" 1 3 4
# 163 "/home/junpinfoo/zephyrproject/zephyr/include/zephyr/sys/util_internal.h" 2 3 4
# 193 "/home/junpinfoo/zephyrproject/zephyr/include/zephyr/sys/util_internal.h" 3 4
# 1 "/home/junpinfoo/zephyrproject/zephyr/include/zephyr/sys/util_internal_util_inc.h" 1 3 4
# 194 "/home/junpinfoo/zephyrproject/zephyr/include/zephyr/sys/util_internal.h" 2 3 4


# 1 "/home/junpinfoo/zephyrproject/zephyr/include/zephyr/sys/util_internal_util_dec.h" 1 3 4
# 197 "/home/junpinfoo/zephyrproject/zephyr/include/zephyr/sys/util_internal.h" 2 3 4


# 1 "/home/junpinfoo/zephyrproject/zephyr/include/zephyr/sys/util_internal_util_x2.h" 1 3 4
# 200 "/home/junpinfoo/zephyrproject/zephyr/include/zephyr/sys/util_internal.h" 2 3 4
# 35 "/home/junpinfoo/zephyrproject/zephyr/include/zephyr/sys/util_macro.h" 2 3 4
# 11 "/home/junpinfoo/zephyrproject/zephyr/include/zephyr/dt-bindings/interrupt-controller/ti-vim.h" 2 3 4
# 12 "/home/junpinfoo/zephyrproject/zephyr/dts/arm/ti/j722s_mcu_r5.dtsi" 2 3 4

# 1 "/home/junpinfoo/zephyrproject/zephyr/dts/arm/ti/j722s_mcu.dtsi" 1 3 4
# 12 "/home/junpinfoo/zephyrproject/zephyr/dts/arm/ti/j722s_mcu.dtsi" 3 4
/ {
 #address-cells = <1>;
 #size-cells = <1>;

 mcu_gpio0: gpio@4201010 {
  compatible = "ti,davinci-gpio";
  reg = <0x4201010 0x100>;
  gpio-controller;
  #gpio-cells = <2>;
  ngpios = <24>;
  status = "disabled";
 };

 mcu_uart0: uart@4a00000 {
  compatible = "ns16550";
  reg = <0x04a00000 0x100>;
  clock-frequency = <48000000>;
  interrupts = <0 217 (1UL << (1)) 0xf>;
  interrupt-parent = <&vim>;
  reg-shift = <2>;
  status = "disabled";
 };
};
# 14 "/home/junpinfoo/zephyrproject/zephyr/dts/arm/ti/j722s_mcu_r5.dtsi" 2 3 4
# 1 "/home/junpinfoo/zephyrproject/zephyr/dts/arm/ti/j722s_main.dtsi" 1 3 4
# 12 "/home/junpinfoo/zephyrproject/zephyr/dts/arm/ti/j722s_main.dtsi" 3 4
/ {
 #address-cells = <1>;
 #size-cells = <1>;

 pinctrl: pinctrl@f4000 {
  compatible = "ti,k3-pinctrl";
  reg = <0x000f4000 0x2ac>;
  status = "okay";
 };

 gpio0: gpio@600010 {
  compatible = "ti,davinci-gpio";
  reg = <0x00600010 0x100>;
  gpio-controller;
  #gpio-cells = <2>;
  ngpios = <92>;
  status = "disabled";
 };

 gpio1: gpio@601010 {
  compatible = "ti,davinci-gpio";
  reg = <0x00601010 0x100>;
  gpio-controller;
  #gpio-cells = <2>;
  ngpios = <52>;
  status = "disabled";
 };

 uart0: uart@2800000 {
  compatible = "ns16550";
  reg = <0x02800000 0x100>;
  clock-frequency = <48000000>;
  interrupts = <0 210 (1UL << (1)) 0xf>;
  interrupt-parent = <&vim>;
  reg-shift = <2>;
  status = "disabled";
 };

 uart1: uart@2810000 {
  compatible = "ns16550";
  reg = <0x02810000 0x100>;
  clock-frequency = <48000000>;
  interrupts = <0 211 (1UL << (1)) 0xf>;
  interrupt-parent = <&vim>;
  reg-shift = <2>;
  status = "disabled";
 };

 uart2: uart@2820000 {
  compatible = "ns16550";
  reg = <0x02820000 0x100>;
  clock-frequency = <48000000>;
  interrupts = <0 212 (1UL << (1)) 0xf>;
  interrupt-parent = <&vim>;
  reg-shift = <2>;
  status = "disabled";
 };

 uart3: uart@2830000 {
  compatible = "ns16550";
  reg = <0x02830000 0x100>;
  clock-frequency = <48000000>;
  interrupts = <0 213 (1UL << (1)) 0xf>;
  interrupt-parent = <&vim>;
  reg-shift = <2>;
  status = "disabled";
 };

 uart4: uart@2840000 {
  compatible = "ns16550";
  reg = <0x02840000 0x100>;
  clock-frequency = <48000000>;
  interrupts = <0 214 (1UL << (1)) 0xf>;
  interrupt-parent = <&vim>;
  reg-shift = <2>;
  status = "disabled";
 };

 uart5: uart@2850000 {
  compatible = "ns16550";
  reg = <0x02850000 0x100>;
  clock-frequency = <48000000>;
  interrupts = <0 215 (1UL << (1)) 0xf>;
  interrupt-parent = <&vim>;
  reg-shift = <2>;
  status = "disabled";
 };

 uart6: uart@2860000 {
  compatible = "ns16550";
  reg = <0x02860000 0x100>;
  clock-frequency = <48000000>;
  interrupts = <0 216 (1UL << (1)) 0xf>;
  interrupt-parent = <&vim>;
  reg-shift = <2>;
  status = "disabled";
 };
};
# 15 "/home/junpinfoo/zephyrproject/zephyr/dts/arm/ti/j722s_mcu_r5.dtsi" 2 3 4

/ {
 #address-cells = <1>;
 #size-cells = <1>;

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-r5";
   reg = <0>;
  };
 };

 atcm: memory@0 {
  device_type = "memory";
  compatible = "zephyr,memory-region", "mmio-sram";
  reg = <0x00000000 ((32) * 1024)>;
  zephyr,memory-region = "ATCM";
 };

 btcm: memory@41010000 {
  device_type = "memory";
  compatible = "zephyr,memory-region", "mmio-sram";
  reg = <0x41010000 ((32) * 1024)>;
  zephyr,memory-region = "BTCM";
 };

 vim: interrupt-controller@7ff0000 {
  #address-cells = <1>;
  compatible = "ti,vim";
  reg = <0x07ff0000 0x2800>;
  interrupt-controller;
  #interrupt-cells = <4>;
  status = "okay";
 };

 systick_timer: timer@4800000 {
  compatible = "ti,am654-timer";
  reg = <0x04800000 0x70>;
  interrupts = <0 28 (1UL << (1)) 0xf>;
  interrupt-parent = <&vim>;
  status = "disabled";
 };
};
# 11 "/home/junpinfoo/zephyrproject/zephyr/boards/beagle/beagley_ai/beagley_ai_j722s_mcu_r5f0_0.dts" 2
# 1 "/home/junpinfoo/zephyrproject/zephyr/boards/beagle/beagley_ai/beagley_ai_j722s_mcu_r5f0_0-pinctrl.dtsi" 1







# 1 "/home/junpinfoo/zephyrproject/zephyr/include/zephyr/dt-bindings/pinctrl/ti-k3-pinctrl.h" 1 3 4
# 9 "/home/junpinfoo/zephyrproject/zephyr/boards/beagle/beagley_ai/beagley_ai_j722s_mcu_r5f0_0-pinctrl.dtsi" 2

&pinctrl {
 uart1_rx_default: uart1_rx_default {

  pinmux = <(((0x01ac) & 0x1fff)) ((((1 << 18) | (1 << 16))) | (2))>;
 };

 uart1_tx_default: uart1_tx_default {

  pinmux = <(((0x01b0) & 0x1fff)) ((((0 << 18) | (1 << 16))) | (2))>;
 };
};
# 12 "/home/junpinfoo/zephyrproject/zephyr/boards/beagle/beagley_ai/beagley_ai_j722s_mcu_r5f0_0.dts" 2


/ {
 model = "BeagleBoard.org BeagleY-AI";
 compatible = "beagle,beagley-ai";

 chosen {
  zephyr,sram = &atcm;
  zephyr,console = &uart1;
 };

 cpus {
  cpu@0 {
   status = "okay";
  };
 };

 ddr0: memory@a1000000 {
  compatible = "mmio-sram";
  reg = <0xa1000000 (((1) * 1024) * 1024)>;
 };

 rsc_table: memory@a1100000 {
  compatible = "zephyr,memory-region", "mmio-sram";
  reg = <0xa1100000 (((1) * 1024) * 1024)>;
  zephyr,memory-region = "RSC_TABLE";
 };

 ddr1: memory@a1200000 {
  compatible = "zephyr,memory-region", "mmio-sram";
  reg = <0xa1200000 (((14) * 1024) * 1024)>;
  zephyr,memory-region = "DRAM";
 };
};

&uart1 {
 status = "okay";
 pinctrl-0 = <&uart1_tx_default &uart1_rx_default>;
 pinctrl-names = "default";
 current-speed = <115200>;
};

&systick_timer {
 status = "okay";
};
# 0 "<command-line>" 2
# 1 "/home/junpinfoo/cmpt433/work/as4/R5/boards/beagley_ai_j722s_mcu_r5f0_0.overlay" 1




# 1 "/home/junpinfoo/zephyrproject/zephyr/include/zephyr/dt-bindings/gpio/gpio.h" 1 3 4
# 6 "/home/junpinfoo/cmpt433/work/as4/R5/boards/beagley_ai_j722s_mcu_r5f0_0.overlay" 2

 / {
    aliases {
        led0 = &mcu_led;
        btn0 = &mcu_btn;
        neopixel = &mcu_neopixel;
    };

    leds {
        compatible = "gpio-leds";

        mcu_led: led_gpio7 {



            gpios = <&mcu_gpio0 9 (0 << 0)>;
        };

        mcu_btn: btn_gpio24 {



            gpios = <&mcu_gpio0 10 (0 << 0)>;
        };

        mcu_neopixel: btn_gpio23 {



            gpios = <&mcu_gpio0 7 (0 << 0)>;
        };
    };


    pinctrl_mcu: pinctrl_mcu@4084000 {
        compatible = "ti,k3-pinctrl";
        reg = <0x04084000 0x88>;
        status = "okay";
    };

};


&pinctrl_mcu {






    mcu_gpio0_led_btn_default: mcu_gpio0_led_btn_default {
        pinmux = <(((0x0024) & 0x1fff)) ((((0 << 18) | (1 << 16))) | (7))>;
        pinmux = <(((0x0028) & 0x1fff)) ((((1 << 18) | (1 << 16))) | (7))>;
        pinmux = <(((0x001C) & 0x1fff)) ((((0 << 18) | (1 << 16))) | (7))>;
    };
};

&mcu_gpio0 {
    pinctrl-0 = <&mcu_gpio0_led_btn_default>;
    pinctrl-names = "default";
    status = "okay";
};
# 0 "<command-line>" 2
# 1 "/home/junpinfoo/zephyrproject/zephyr/misc/empty_file.c"
