instruct set select multi applic base asip design instruct level studi roshan ragel swarnalatha radhakrishnan angelo ambros depart comput engin univers peradeniya sri lanka school comput scienc engin univers south wale australia abstract effici embed system paramount achiev high perform consum area power processor embed system design care achiev design constraint applic specif instruct set processor asip exploit natur applic design optim instruct set despit general execut applic asip high prefer embed system industri devic produc satisfi type applic domain intra domain inter domain typic asip design base processor function applic paper studi multi applic asip instruct set extens analys instruct inter domain intra domain design metric analys reusabl instruct extra cost add applic wide rang applic applica tion benchmark mibench mediabench domain analys architectur arm thumb pisa studi intra domain applic larger number common instruct inter domain applic common instruct architectur isa introduct embed system realm current civilis omni presenc modern technolog form mobil phone network devic comput medic devic automot applic obvious power energi consumpt devic size durabl reliabl major properti expect embed devic imper embed system optimis applic achiev maximum effici applic specif integr circuit asic hardwar execut function extrem effici power area formanc budget despit heavili industri system chip design asic flexibl reus type applic field programm gate array fpga hand high flexibl ineffici power perform fpgas consid prototyp platform bed system ineffici area power figur depict illustr diagram technolog includ asic fpga asic effici lack flexibl fpgas flexibl cost perform power area hit reason balanc asic fpgas applic specif instruct set processor asip consid appropri choic figur asip latest technolog trend embed system conceiv tighten flexibl fpgas releas effici asic fig asic asip fpga asip form hardwar softwar design process instruct chosen processor base behaviour applic deploy plicat design instruct execut processor technolog improv design product simplic softwar implement process hardwar softwar design approach improv product allow hardwar reus reprogram complex iti design reduc recur engin nre cost decreas instruct set asip tailor benefit specif applic set applic instruct set base solut high degre flexibl support introduc standard implement reason toler design chang futur asip typic model high level languag allow easi method approach design applic resourc stringent hardwar instruct asip integr compon decid function effici complex applic program hundr type processor instruct select design suitabl instruct achiev highest perform optimis major challeng design process asip instruct set instruct set architectur isa serv interfac hardwar softwar comput system applic specif environ system perform improv design instruct set match characterist hardwar applic cost perform perspect type struction applic vital approach instruct set generat asip classifi instruct set synthesi approach instruct set select approach basi instruct generat synthesi approach instruct set synthesis applic base applic requir select approach superset instruct subset select satisfi perform requir architectur constraint instruct applic three factor function applic relationship isa behaviour code generat code style focus critic paper perform instruct level studi realis natur instruct applic domain intra domain applic domain inter domain studi allow envis instruct common uniqu applic specif instruct set paper insight instruct usag appli cation evalu intra domain inter domain cost involv integr motiv efficaci asip applic depend optim instruct figur illustr three applic domain automot multimedia secur secur domain illustr three applic des rsa combin intra domain design embed system includ applic three domain inter domain realis extra cost involv integr term instruct direct design time effort applic domain function differ expect find common reusabl instruct instruct three domain applic insid applic domain intra domain expect uniqu instruct addit cost high differ applic type oper function perform endeavour valid hypothesi studi instruct inter domain intra domain applic evalu contribut instruct set asip design compar code style natur compil refer intersect instruct reusabl instruct typic built base processor state art asip fig applic domain applic instruct embed system evolv rapid amount applic execut embed system mobil phone rang order ten hundr grow design realis addit cost involv integr applic reusabl improv design process evalu properti extra cost reusabl instruct level iii work asip system norm embed system achiev high perform consum low power select instruct asip studi discuss appropri studi approach generat instruct set con sider datapath model praet instruct select asip perform generat combin instruct set datapath model instruct set oper bundl perform model abstract datapath methodolog requir refin test kucukcakar architectur design methodolog improv perform embed system applic instruct set customis base kind concept methodolog improv perform asip fail consid design constraint area power consumpt nre cost earli work methodolog maximis perform asip design constraint area power consumpt nre cost author propos rapid instruct select approach librari pre design specif instruct map set pre fabric processor function unit result author increas applic perform satisfi area constraint methodolog combin simul estima tion pre characteris librari instruct select appropri processor instruct alomari propos formalis algorithm consid function modul share method allow design predict perform design implement featur produc high qualiti design reason time addit effici algorithm automat select applic specif instruct hardwar resourc tabl benchmark applic applic domain automot offic secur telecomm mediabench basicmath ghostscript blowfish adpcm epic bitcount ispel pgp mcf quicksort rsynth rijndael fft hmmer susan stringsearch sha gsm sjeng constraint introduc main drawback algorithm optimis high speed integr circuit hardwar descript languag vhdl model research propos autom techniqu asip design process achiev best perform design constraint almer present complet tool chain autom instruct set extens micro architectur optimis complex instruct lection base gcc compil huang despain propos singl formul combin problem instruct set design micro architectur design struction set map formul receiv input applic architectur templat object function design constraint generat output instruct set applic zhu present design autom approach refer automat synthesi instruct set architectur asia syn thesis instruct set applic benchmark problem design instruct set formul modifi schedul problem design flow propos automat generat applic specif instruct asi improv perform memori access consider asi select base instruct latenc memori access instruct chosen asip lect instruct evalu author introduc method evalu instruct set design constraint peymandoust automat group evalu data flow oper applica tion potenti custom instruct symbol algebra approach utilis generat custom instruct high level arithmet optimis consid process instruct select eval uation asip paper perform applic analysi instruct level identifi common aliti uniqu intra domain inter domain applic evalu applic base extra cost applic integr reusabl common instruct analysi will enlighten design perform smart instruct select methodolog highlight object studi reusabl extra cost multi applic asip name masip term instruct set utilis method devic perform studi describ instanc experi choos set target applic deploy masip target applic set list potenti applic masip design target plicat singl applic domain applic identifi intra domain applic multipl applic domain applic identifi inter domain applic respect instruct set design masip built phase design build base processor instruct set applic target set extend base processor cater rest instruct type applic deploy masip worth note applic will deploy masip subset applic target set will defin instruct set base processor base instruct set base instruct set set instruct common applic target applic set background studi calcul reusabl extra cost masip base instruct set rest instruct set build masip larger base instruct set will indic higher reusabl larger addit instruct phase design indic higher extra cost reusabl extra cost masip design will quantifi number instruct base instruct set rest instruct need complet masip design hiijklmj nopqr stkruo horm iui nopjq stkruo horm iui hwwmuxrputo jox krq tkwumjq hiijklm umj fig experiment flow experiment setup figur explain experiment flow studi applic benchmark assembl cross compil target well instruct set architectur arm thumb pisa creat assembl file indic instruct worth note arm thumb instruct isa pisa instruct integ instruct isa call complet instruct set arm thumb pisa applic collect domain applic assembl file analys intra domain inter domain instruct level reusabl factor instruct base isa instruct masip extracost factor instruct app domain instruct base isa instruct masip depend complet set isa architectur input analysi tabl instruct set select intra domain applic number instruct group domain arm thumb isa pisa indiv inter union indiv inter union basicmath bitcount qsort susan ghostscript ispel rsynth stringsearch blowfish pgp rijndael sha adpcm fft gsm epic rasta hmmer sjeng tabl list applic studi benchmark identifi applic domain domain come famous mibench benchmark suit automot offic secur telecomm domain applic diabench benchmark suit domain set integ applic cpu benchmark suit analysi extens instruct level studi reusabl extra cost masip care select set target appli cation reusabl instruct reusabl factor defin equat base instruct extra cost support applic domain extracost factor defin equat analys order identifi suitabl pattern behaviour build multi applic base asip design autom tool tabl instruct set select intra domain target applic set target masip deploy applic singl domain repeat experi time domain target report worth note instruct set select experi group separ arm thumb column pisa column column number instruct individu applic intersect applic domain union applic domain case arm thumb isa report pisa column experi arm thumb isa automot tabl applic basicmath bitcount qsort san experi target applic mention earlier masip support applic comput intersect instruct set applic base instruct set number deploy basicmath total instruct column tabl top base instruct set includ instruct number bitcount qsort susan addit deploy applic time total number instruct requir includ base instruct set column union rest figur tabl experi conduct rest domain offic secur telecomm mediabench valu tabl number base struction percentag union total number instruct masip reusabl factor equat calcul automot offic secur telecomm mediabench averag arith metic number consid reusabl factor experi conduct arm thumb valu tabl number instruct requir deploy applic masip addit base instruct set domain percentag union extracost factor equat cal culat averag valu domain automot offic secur telecomm mediabench averag arithmet number consid extracost factor domain arm thumb experi ment intra domain applic reusabl tabl iii instruct set select inter domain applic number instruct group domain arm thumb isa pisa indiv inter union indiv inter union set set set set set set set set set set set set set set set expect higher extra cost applic intra domain function requir set instruct verifi number tabl pisa reusabl factor experi conduct pisa extracost factor domain pisa prove expect reusabl higher extra cost intra domain applic tabl iii tabul instruct set select inter domain target applic set particu lar target masip deploy applic applic domain assum masip integr applic domain rest combin report lack space domain combin tabl iii name combin set repeat experi time set report column number instruct domain intersect union domain set case arm thumb isa column pisa consid number tabl iii domain set set automot offic mediabench secur total applic experi target applic mention earlier masip support sixteen case arm thumb isa comput intersect instruct set applic base instruct set number deploy applic automot top base instruct set includ instruct tabl iii number offic mediabench secur addit deploy applic time total number instruct requir includ base instruct set rest figur tabl iii experi conduct rest set arm thumb set pisa number tabl iii case inter domain arm thumb experi reusabl factor extracost factor experi inter domain applic reusabl factor expect lower extracost factor applic main will vari function instruct reflect experi valu tabl iii calcul case pisa reusabl factor extracost factor prove expect reusabl lower extra cost inter domain scenario architectur figur graph depict reusabl factor valu extra cost factor valu discuss intra domain inter domain experi arm thumb pisa target architectur figur repres intra domain experi reusabl factor higher extra cost factor figur repres inter domain experi extra cost factor higher reusabl factor intra domain arm thumb intra domain pisa inter domain arm thumb inter domain pisa reusabl factor extra cost factor reusabl extra cost fig reusabl extra cost factor intra inter domain applic vii conclus perform extens studi instruct multi applic base asip meant execut inter domain intra domain applic mibench diabench benchmark experi arm thumb pisa architectur experi prove reusabl instruct larger extra cost intra domain smaller inter domain applic justifi hypothesi instruct level analysi design multi applic base asip instruct set architectur refer xtensa processor tensilica http algotochip http alomari nakata honma imai hikichi asip instruct set optim algorithm function modul share constraint iccad cheung henkel parameswaran rapid configur instruct select asip case studi galuzzi panaint yankova bertel vassiliadi automat select applic specif instruct set extens code isss glkler meyr design energi effici applic specif instruct set processor springer publish compani incorpor edit gschwind instruct set select asip design code guthaus ringenberg ernst austin mudg brown mibench free commerci repres embed benchmark suit proceed workload charac teriz wwc ieee intern workshop wwc washington usa ieee comput societi hen spec benchmark descript sigarch comput archit news sept huang despain generat instruct set microarchitectur applic iccad huang despain synthesi applic specif instruct set ieee tran cad imai binh shiomi partit algorithm synthes highest perform pipelin asip multipl ident fus euro dac jain balakrishnan kumar asip design method olog survey issu vlsid akar asip design methodolog embed system code lee potkonjak mangion smith mediabench tool evalu synthes multimedia communicaton system proceed annual acm ieee intern symposium microarchitectur micro wash ington usa ieee comput societi liem paulin instruct set match select dsp asip code generat euroas design flow tomat instruct set extens complex instruct select base gcc grow peymandoust pozzi ienn mich automat instruct set extens util embed processor asap shu wilson banerji instruct set match base select embed processor code generat vlsid van praet goossen lanneer man instruct set definit instruct select asip isss lin chen wang memori model applic specif instruct set processor design flow embed softwar system second intern confer zhu yang yang fast instruct set evalu method asip design euc 