

================================================================
== Vitis HLS Report for 'myproject'
================================================================
* Date:           Sun Nov  3 14:21:36 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  6.811 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
    +---------+---------+-----------+-----------+------+------+----------+
    |     9809|     9809|  66.812 us|  66.812 us|  9801|  9801|  dataflow|
    +---------+---------+-----------+-----------+------+------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 24, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%layer17_out = alloca i64 1"   --->   Operation 25 'alloca' 'layer17_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 1089> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%layer2_out = alloca i64 1"   --->   Operation 26 'alloca' 'layer2_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 256> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%layer5_out = alloca i64 1"   --->   Operation 27 'alloca' 'layer5_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 256> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%layer18_out = alloca i64 1"   --->   Operation 28 'alloca' 'layer18_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 324> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%layer6_out = alloca i64 1"   --->   Operation 29 'alloca' 'layer6_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 256> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%layer9_out = alloca i64 1"   --->   Operation 30 'alloca' 'layer9_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 256> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%layer19_out = alloca i64 1"   --->   Operation 31 'alloca' 'layer19_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 256> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%layer13_out = alloca i64 1"   --->   Operation 32 'alloca' 'layer13_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 256> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%layer14_out = alloca i64 1"   --->   Operation 33 'alloca' 'layer14_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 1> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%layer15_out = alloca i64 1"   --->   Operation 34 'alloca' 'layer15_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 160> <Depth = 1> <FIFO>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (0.00ns)   --->   "%call_ln39 = call void @zeropad2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,3u>,config17>, i48 %conv1_input, i48 %layer17_out" [firmware/myproject.cpp:39]   --->   Operation 35 'call' 'call_ln39' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 36 [1/2] (0.00ns)   --->   "%call_ln39 = call void @zeropad2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,3u>,config17>, i48 %conv1_input, i48 %layer17_out" [firmware/myproject.cpp:39]   --->   Operation 36 'call' 'call_ln39' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 37 [2/2] (0.00ns)   --->   "%call_ln43 = call void @conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,32u>,config2>, i48 %layer17_out, i512 %layer2_out, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9, i16 %p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_5, i16 %p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_2, i16 %p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_4, i16 %p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_1, i16 %p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_3, i16 %p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL, i32 %sX, i32 %sY, i32 %pY, i32 %pX" [firmware/myproject.cpp:43]   --->   Operation 37 'call' 'call_ln43' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 38 [1/2] (0.00ns)   --->   "%call_ln43 = call void @conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,32u>,config2>, i48 %layer17_out, i512 %layer2_out, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9, i16 %p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_5, i16 %p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_2, i16 %p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_4, i16 %p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_1, i16 %p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_3, i16 %p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL, i32 %sX, i32 %sY, i32 %pY, i32 %pX" [firmware/myproject.cpp:43]   --->   Operation 38 'call' 'call_ln43' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 39 [2/2] (0.00ns)   --->   "%call_ln47 = call void @relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,ReLU_config5>, i512 %layer2_out, i512 %layer5_out" [firmware/myproject.cpp:47]   --->   Operation 39 'call' 'call_ln47' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 40 [1/2] (0.00ns)   --->   "%call_ln47 = call void @relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,ReLU_config5>, i512 %layer2_out, i512 %layer5_out" [firmware/myproject.cpp:47]   --->   Operation 40 'call' 'call_ln47' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 41 [2/2] (0.00ns)   --->   "%call_ln51 = call void @zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config18>, i512 %layer5_out, i512 %layer18_out" [firmware/myproject.cpp:51]   --->   Operation 41 'call' 'call_ln51' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 42 [1/2] (0.00ns)   --->   "%call_ln51 = call void @zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config18>, i512 %layer5_out, i512 %layer18_out" [firmware/myproject.cpp:51]   --->   Operation 42 'call' 'call_ln51' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 43 [2/2] (0.00ns)   --->   "%call_ln55 = call void @depthwise_conv_2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config6>, i512 %layer18_out, i512 %layer6_out, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_63, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_62, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_61, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_60, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_59, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_58, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_57, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_56, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_55, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_54, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_53, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_52, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_51, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_50, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_49, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_48, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_47, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_46, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_45, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_44, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_43, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_42, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_41, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_40, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_39, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_38, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_37, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_36, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_35, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_34, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_33, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_32, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_191, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_192, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_193, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_194, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_195, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_196, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_197, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_198, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_199, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_200, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_201, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_202, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_203, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_204, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_205, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_206, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_207, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_208, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_209, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_210, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_211, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_212, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_213, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_214, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_215, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_216, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_217, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_218, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_219, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_220, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_221, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_222, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_255, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_256, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_257, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_258, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_259, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_260, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_261, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_262, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_263, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_264, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_265, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_266, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_267, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_268, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_269, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_270, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_271, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_272, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_273, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_274, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_275, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_276, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_277, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_278, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_279, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_280, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_281, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_282, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_99, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_98, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_97, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_96, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_31, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_30, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_29, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_28, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_27, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_26, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_25, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_24, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_23, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_22, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_21, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_20, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_19, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_18, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_17, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_16, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_15, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_14, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_13, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_12, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_11, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_10, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_9, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_8, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_7, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_6, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_5, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_4, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_3, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_2, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_1, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_s, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_223, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_224, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_225, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_226, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_227, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_228, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_229, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_230, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_231, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_232, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_233, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_234, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_235, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_236, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_237, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_238, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_239, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_240, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_241, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_242, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_243, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_244, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_245, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_246, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_247, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_248, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_249, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_250, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_251, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_252, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_253, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_254, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_95, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_94, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_93, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_92, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_91, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_90, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_89, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_88, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_87, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_86, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_85, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_84, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_83, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_82, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_81, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_80, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_79, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_78, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_77, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_76, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_75, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_74, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_73, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_72, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_71, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_70, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_69, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_68, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_67, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_66, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_65, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_64, i32 %sX_1, i32 %sY_1, i32 %pY_1, i32 %pX_1, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_63, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_31, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_62, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_30, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_51, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_19, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_40, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_8, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_37, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_5, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_36, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_4, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_35, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_3, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_34, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_2, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_33, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_1, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_32, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_61, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_29, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_60, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_28, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_59, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_27, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_58, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_26, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_57, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_25, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_56, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_24, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_55, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_23, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_54, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_22, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_53, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_21, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_52, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_20, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_50, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_18, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_49, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_17, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_48, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_16, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_47, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_15, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_46, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_14, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_45, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_13, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_44, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_12, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_43, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_11, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_42, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_10, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_41, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_9, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_39, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_7, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_38, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_6" [firmware/myproject.cpp:55]   --->   Operation 43 'call' 'call_ln55' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 44 [1/2] (0.00ns)   --->   "%call_ln55 = call void @depthwise_conv_2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config6>, i512 %layer18_out, i512 %layer6_out, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_63, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_62, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_61, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_60, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_59, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_58, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_57, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_56, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_55, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_54, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_53, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_52, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_51, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_50, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_49, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_48, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_47, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_46, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_45, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_44, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_43, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_42, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_41, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_40, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_39, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_38, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_37, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_36, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_35, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_34, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_33, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_32, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_191, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_192, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_193, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_194, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_195, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_196, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_197, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_198, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_199, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_200, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_201, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_202, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_203, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_204, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_205, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_206, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_207, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_208, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_209, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_210, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_211, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_212, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_213, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_214, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_215, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_216, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_217, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_218, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_219, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_220, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_221, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_222, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_255, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_256, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_257, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_258, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_259, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_260, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_261, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_262, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_263, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_264, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_265, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_266, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_267, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_268, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_269, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_270, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_271, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_272, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_273, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_274, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_275, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_276, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_277, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_278, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_279, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_280, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_281, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_282, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_99, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_98, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_97, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_96, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_31, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_30, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_29, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_28, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_27, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_26, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_25, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_24, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_23, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_22, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_21, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_20, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_19, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_18, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_17, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_16, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_15, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_14, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_13, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_12, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_11, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_10, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_9, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_8, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_7, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_6, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_5, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_4, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_3, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_2, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_1, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_s, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_223, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_224, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_225, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_226, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_227, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_228, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_229, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_230, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_231, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_232, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_233, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_234, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_235, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_236, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_237, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_238, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_239, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_240, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_241, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_242, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_243, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_244, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_245, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_246, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_247, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_248, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_249, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_250, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_251, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_252, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_253, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_254, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_95, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_94, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_93, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_92, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_91, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_90, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_89, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_88, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_87, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_86, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_85, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_84, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_83, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_82, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_81, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_80, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_79, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_78, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_77, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_76, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_75, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_74, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_73, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_72, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_71, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_70, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_69, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_68, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_67, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_66, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_65, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_64, i32 %sX_1, i32 %sY_1, i32 %pY_1, i32 %pX_1, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_63, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_31, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_62, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_30, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_51, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_19, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_40, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_8, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_37, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_5, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_36, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_4, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_35, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_3, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_34, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_2, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_33, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_1, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_32, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_61, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_29, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_60, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_28, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_59, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_27, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_58, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_26, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_57, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_25, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_56, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_24, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_55, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_23, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_54, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_22, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_53, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_21, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_52, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_20, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_50, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_18, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_49, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_17, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_48, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_16, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_47, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_15, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_46, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_14, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_45, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_13, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_44, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_12, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_43, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_11, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_42, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_10, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_41, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_9, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_39, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_7, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_38, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_6" [firmware/myproject.cpp:55]   --->   Operation 44 'call' 'call_ln55' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 45 [2/2] (0.00ns)   --->   "%call_ln59 = call void @relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,ReLU_config9>, i512 %layer6_out, i512 %layer9_out" [firmware/myproject.cpp:59]   --->   Operation 45 'call' 'call_ln59' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln59 = call void @relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,ReLU_config9>, i512 %layer6_out, i512 %layer9_out" [firmware/myproject.cpp:59]   --->   Operation 46 'call' 'call_ln59' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 47 [2/2] (0.00ns)   --->   "%call_ln63 = call void @pointwise_conv_2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config19>, i512 %layer9_out, i1024 %layer19_out" [firmware/myproject.cpp:63]   --->   Operation 47 'call' 'call_ln63' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln63 = call void @pointwise_conv_2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config19>, i512 %layer9_out, i1024 %layer19_out" [firmware/myproject.cpp:63]   --->   Operation 48 'call' 'call_ln63' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 49 [2/2] (0.00ns)   --->   "%call_ln67 = call void @relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,ReLU_config13>, i1024 %layer19_out, i1024 %layer13_out" [firmware/myproject.cpp:67]   --->   Operation 49 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 50 [1/2] (0.00ns)   --->   "%call_ln67 = call void @relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,ReLU_config13>, i1024 %layer19_out, i1024 %layer13_out" [firmware/myproject.cpp:67]   --->   Operation 50 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 51 [2/2] (0.00ns)   --->   "%call_ln71 = call void @global_pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config14>, i1024 %layer13_out, i1024 %layer14_out" [firmware/myproject.cpp:71]   --->   Operation 51 'call' 'call_ln71' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 52 [1/2] (0.00ns)   --->   "%call_ln71 = call void @global_pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config14>, i1024 %layer13_out, i1024 %layer14_out" [firmware/myproject.cpp:71]   --->   Operation 52 'call' 'call_ln71' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 53 [2/2] (0.00ns)   --->   "%call_ln75 = call void @dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,10u>,config15>, i1024 %layer14_out, i160 %layer15_out" [firmware/myproject.cpp:75]   --->   Operation 53 'call' 'call_ln75' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln75 = call void @dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,10u>,config15>, i1024 %layer14_out, i160 %layer15_out" [firmware/myproject.cpp:75]   --->   Operation 54 'call' 'call_ln75' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 55 [2/2] (0.00ns)   --->   "%call_ln77 = call void @softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16>, i160 %layer15_out, i160 %layer16_out, i17 %exp_table, i18 %invert_table" [firmware/myproject.cpp:77]   --->   Operation 55 'call' 'call_ln77' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 56 [1/2] (0.00ns)   --->   "%call_ln77 = call void @softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16>, i160 %layer15_out, i160 %layer16_out, i17 %exp_table, i18 %invert_table" [firmware/myproject.cpp:77]   --->   Operation 56 'call' 'call_ln77' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 57 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln13 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_7" [firmware/myproject.cpp:13]   --->   Operation 57 'specdataflowpipeline' 'specdataflowpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 58 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_17" [firmware/myproject.cpp:6]   --->   Operation 58 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %conv1_input, void @empty_14, i32 1, i32 1, void @empty_15, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i48 %conv1_input"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %layer16_out, void @empty_14, i32 1, i32 1, void @empty_15, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i160 %layer16_out"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 63 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @layer17_out_str, i32 1, void @p_str, void @p_str, i32 1089, i32 1089, i48 %layer17_out, i48 %layer17_out"   --->   Operation 63 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %layer17_out, void @empty_13, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 65 [1/1] (0.00ns)   --->   "%empty_65 = specchannel i32 @_ssdm_op_SpecChannel, void @layer2_out_str, i32 1, void @p_str, void @p_str, i32 256, i32 256, i512 %layer2_out, i512 %layer2_out"   --->   Operation 65 'specchannel' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %layer2_out, void @empty_13, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 67 [1/1] (0.00ns)   --->   "%empty_66 = specchannel i32 @_ssdm_op_SpecChannel, void @layer5_out_str, i32 1, void @p_str, void @p_str, i32 256, i32 256, i512 %layer5_out, i512 %layer5_out"   --->   Operation 67 'specchannel' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %layer5_out, void @empty_13, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 69 [1/1] (0.00ns)   --->   "%empty_67 = specchannel i32 @_ssdm_op_SpecChannel, void @layer18_out_str, i32 1, void @p_str, void @p_str, i32 324, i32 324, i512 %layer18_out, i512 %layer18_out"   --->   Operation 69 'specchannel' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %layer18_out, void @empty_13, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 71 [1/1] (0.00ns)   --->   "%empty_68 = specchannel i32 @_ssdm_op_SpecChannel, void @layer6_out_str, i32 1, void @p_str, void @p_str, i32 256, i32 256, i512 %layer6_out, i512 %layer6_out"   --->   Operation 71 'specchannel' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %layer6_out, void @empty_13, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 73 [1/1] (0.00ns)   --->   "%empty_69 = specchannel i32 @_ssdm_op_SpecChannel, void @layer9_out_str, i32 1, void @p_str, void @p_str, i32 256, i32 256, i512 %layer9_out, i512 %layer9_out"   --->   Operation 73 'specchannel' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %layer9_out, void @empty_13, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 75 [1/1] (0.00ns)   --->   "%empty_70 = specchannel i32 @_ssdm_op_SpecChannel, void @layer19_out_str, i32 1, void @p_str, void @p_str, i32 256, i32 256, i1024 %layer19_out, i1024 %layer19_out"   --->   Operation 75 'specchannel' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %layer19_out, void @empty_13, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 77 [1/1] (0.00ns)   --->   "%empty_71 = specchannel i32 @_ssdm_op_SpecChannel, void @layer13_out_str, i32 1, void @p_str, void @p_str, i32 256, i32 256, i1024 %layer13_out, i1024 %layer13_out"   --->   Operation 77 'specchannel' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %layer13_out, void @empty_13, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 79 [1/1] (0.00ns)   --->   "%empty_72 = specchannel i32 @_ssdm_op_SpecChannel, void @layer14_out_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i1024 %layer14_out, i1024 %layer14_out"   --->   Operation 79 'specchannel' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %layer14_out, void @empty_13, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 81 [1/1] (0.00ns)   --->   "%empty_73 = specchannel i32 @_ssdm_op_SpecChannel, void @layer15_out_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i160 %layer15_out, i160 %layer15_out"   --->   Operation 81 'specchannel' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %layer15_out, void @empty_13, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 83 [1/1] (0.00ns)   --->   "%ret_ln79 = ret" [firmware/myproject.cpp:79]   --->   Operation 83 'ret' 'ret_ln79' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 0.000ns
The critical path consists of the following:

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 0.000ns
The critical path consists of the following:

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 0.000ns
The critical path consists of the following:

 <State 17>: 0.000ns
The critical path consists of the following:

 <State 18>: 0.000ns
The critical path consists of the following:

 <State 19>: 0.000ns
The critical path consists of the following:

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 0.000ns
The critical path consists of the following:

 <State 22>: 0.000ns
The critical path consists of the following:

 <State 23>: 0.000ns
The critical path consists of the following:

 <State 24>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
