
---------- Begin Simulation Statistics ----------
final_tick                                15823639000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  69223                       # Simulator instruction rate (inst/s)
host_mem_usage                                 675120                       # Number of bytes of host memory used
host_op_rate                                   130572                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   433.39                       # Real time elapsed on the host
host_tick_rate                               36511729                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    30000004                       # Number of instructions simulated
sim_ops                                      56587904                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.015824                       # Number of seconds simulated
sim_ticks                                 15823639000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  36207304                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 17315671                       # number of cc regfile writes
system.cpu.committedInsts                    30000004                       # Number of Instructions Simulated
system.cpu.committedOps                      56587904                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.054909                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.054909                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1586002                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   871432                       # number of floating regfile writes
system.cpu.idleCycles                           86253                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               163440                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  6513944                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.873970                       # Inst execution rate
system.cpu.iew.exec_refs                     12096353                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    4978573                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 2479634                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               7224000                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 73                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              4455                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              5106504                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            60964535                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               7117780                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            314950                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              59306044                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  18321                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2102471                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 136598                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2140440                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            453                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       120844                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          42596                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  67272681                       # num instructions consuming a value
system.cpu.iew.wb_count                      59145985                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.607860                       # average fanout of values written-back
system.cpu.iew.wb_producers                  40892404                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.868912                       # insts written-back per cycle
system.cpu.iew.wb_sent                       59215713                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 92136703                       # number of integer regfile reads
system.cpu.int_regfile_writes                47360647                       # number of integer regfile writes
system.cpu.ipc                               0.947949                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.947949                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            608604      1.02%      1.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              45519547     76.35%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               263994      0.44%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                383890      0.64%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              128382      0.22%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  457      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                65491      0.11%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                99895      0.17%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              367872      0.62%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                313      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               4      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              2      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              6896148     11.57%     91.13% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             4558825      7.65%     98.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          278066      0.47%     99.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         449454      0.75%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               59620996                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 1506214                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             2976941                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      1411898                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            1823591                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      867452                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014549                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  716192     82.56%     82.56% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     82.56% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     82.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     82.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     82.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     82.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     82.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     82.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     82.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     82.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     82.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     82.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     82.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     16      0.00%     82.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     82.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   2803      0.32%     82.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   341      0.04%     82.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     82.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     82.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     82.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     82.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     82.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     82.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     82.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     82.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     82.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     82.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     82.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     82.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     82.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     82.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     82.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     82.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     82.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     82.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     82.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     82.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     82.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     82.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     82.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     82.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     82.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     82.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     82.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     82.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     82.93% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  67669      7.80%     90.73% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 47577      5.48%     96.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              1322      0.15%     96.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            31530      3.63%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               58373630                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          148721602                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     57734087                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          63518002                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   60964356                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  59620996                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 179                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4376610                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             28075                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            113                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      6274644                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      31561026                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.889070                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.368960                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            15800417     50.06%     50.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2347630      7.44%     57.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2689241      8.52%     66.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2797100      8.86%     74.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2319449      7.35%     82.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1821803      5.77%     88.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2021524      6.41%     94.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1123267      3.56%     97.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              640595      2.03%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        31561026                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.883922                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            208121                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            41360                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              7224000                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             5106504                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                25006075                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         31647279                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             915                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    70                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       101209                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        211138                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           24                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       176229                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          711                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       353479                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            711                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 7110954                       # Number of BP lookups
system.cpu.branchPred.condPredicted           5747773                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            170394                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2978632                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2813477                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             94.455341                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  372554                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          184575                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             154218                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            30357                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          431                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         4354174                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              66                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            134287                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     30929021                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.829605                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.663481                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        16888925     54.61%     54.61% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         3246894     10.50%     65.10% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         1666929      5.39%     70.49% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         2820991      9.12%     79.61% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          734691      2.38%     81.99% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         1124140      3.63%     85.62% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1008271      3.26%     88.88% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          570351      1.84%     90.73% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2867829      9.27%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     30929021                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             30000004                       # Number of instructions committed
system.cpu.commit.opsCommitted               56587904                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    11594550                       # Number of memory references committed
system.cpu.commit.loads                       6715608                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          32                       # Number of memory barriers committed
system.cpu.commit.branches                    6289400                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    1300928                       # Number of committed floating point instructions.
system.cpu.commit.integer                    55513569                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                319993                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       567376      1.00%      1.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     43234612     76.40%     77.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       253756      0.45%     77.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       363390      0.64%     78.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       128023      0.23%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd          398      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        32758      0.06%     78.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           20      0.00%     78.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        70786      0.13%     78.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       342092      0.60%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          105      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            2      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      6517033     11.52%     91.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      4430951      7.83%     98.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       198575      0.35%     99.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       447991      0.79%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     56587904                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2867829                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     10400093                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10400093                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     10400093                       # number of overall hits
system.cpu.dcache.overall_hits::total        10400093                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       184147                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         184147                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       184147                       # number of overall misses
system.cpu.dcache.overall_misses::total        184147                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  12013218498                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  12013218498                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  12013218498                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  12013218498                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     10584240                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     10584240                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     10584240                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     10584240                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017398                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017398                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017398                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017398                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65237.112188                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65237.112188                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65237.112188                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65237.112188                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        17985                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               462                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.928571                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       121002                       # number of writebacks
system.cpu.dcache.writebacks::total            121002                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        56294                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56294                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        56294                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56294                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       127853                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       127853                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       127853                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       127853                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   9195336498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9195336498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   9195336498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9195336498                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012080                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012080                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012080                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012080                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71921.163352                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71921.163352                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71921.163352                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71921.163352                       # average overall mshr miss latency
system.cpu.dcache.replacements                 127340                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5625077                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5625077                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        80218                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         80218                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4415694500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4415694500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5705295                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5705295                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014060                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014060                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 55046.180408                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55046.180408                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        48572                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        48572                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        31646                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        31646                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1847297500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1847297500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005547                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005547                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 58373.807116                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58373.807116                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4775016                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4775016                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       103929                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       103929                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   7597523998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   7597523998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4878945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4878945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.021302                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021302                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73103.022236                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73103.022236                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         7722                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         7722                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        96207                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        96207                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   7348038998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   7348038998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019719                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019719                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76377.384161                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76377.384161                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  15823639000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.076743                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            10527946                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            127852                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             82.344789                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.076743                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998197                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998197                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          339                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           68                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          21296332                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         21296332                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15823639000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  5918856                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              15682967                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   8959385                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                863220                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 136598                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              2754917                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 36382                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               62430853                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                189573                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     7124126                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     4978577                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           904                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         54630                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  15823639000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  15823639000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15823639000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            6572646                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       33894563                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     7110954                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            3340249                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      24812862                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  345938                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  353                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          2174                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   5266821                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 52286                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           31561026                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.040801                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.176782                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 20794171     65.89%     65.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   476932      1.51%     67.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1153246      3.65%     71.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   931818      2.95%     74.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   638173      2.02%     76.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   717135      2.27%     78.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   765492      2.43%     80.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   572881      1.82%     82.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  5511178     17.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             31561026                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.224694                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.071010                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      5216886                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5216886                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      5216886                       # number of overall hits
system.cpu.icache.overall_hits::total         5216886                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        49934                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          49934                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        49934                       # number of overall misses
system.cpu.icache.overall_misses::total         49934                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    747851500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    747851500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    747851500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    747851500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      5266820                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5266820                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      5266820                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5266820                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009481                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009481                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009481                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009481                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14976.799375                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14976.799375                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14976.799375                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14976.799375                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          359                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    59.833333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        48889                       # number of writebacks
system.cpu.icache.writebacks::total             48889                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          537                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          537                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          537                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          537                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        49397                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        49397                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        49397                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        49397                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    674682500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    674682500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    674682500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    674682500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009379                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009379                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009379                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009379                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13658.369941                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13658.369941                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13658.369941                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13658.369941                       # average overall mshr miss latency
system.cpu.icache.replacements                  48889                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      5216886                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5216886                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        49934                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         49934                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    747851500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    747851500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      5266820                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5266820                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009481                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009481                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14976.799375                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14976.799375                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          537                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          537                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        49397                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        49397                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    674682500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    674682500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009379                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009379                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13658.369941                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13658.369941                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  15823639000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           505.984351                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5266283                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             49397                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            106.611393                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   505.984351                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.988251                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.988251                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10583037                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10583037                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15823639000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     5267141                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           457                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  15823639000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  15823639000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15823639000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     1402370                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  508388                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                13549                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 453                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 227560                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                15953                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    323                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  15823639000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 136598                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  6379846                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 4936324                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2633                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   9337385                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              10768240                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               61928643                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 51017                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 369770                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   1017                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               10254072                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              13                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            68973664                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   163314486                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 97074733                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1825844                       # Number of floating rename lookups
system.cpu.rename.committedMaps              62586896                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  6386736                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      38                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  23                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5130489                       # count of insts added to the skid buffer
system.cpu.rob.reads                         88978622                       # The number of ROB reads
system.cpu.rob.writes                       122520757                       # The number of ROB writes
system.cpu.thread_0.numInsts                 30000004                       # Number of Instructions committed
system.cpu.thread_0.numOps                   56587904                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                48048                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                19267                       # number of demand (read+write) hits
system.l2.demand_hits::total                    67315                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               48048                       # number of overall hits
system.l2.overall_hits::.cpu.data               19267                       # number of overall hits
system.l2.overall_hits::total                   67315                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1348                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             108585                       # number of demand (read+write) misses
system.l2.demand_misses::total                 109933                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1348                       # number of overall misses
system.l2.overall_misses::.cpu.data            108585                       # number of overall misses
system.l2.overall_misses::total                109933                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     94586500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   8795864500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8890451000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     94586500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   8795864500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8890451000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            49396                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           127852                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               177248                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           49396                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          127852                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              177248                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.027290                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.849302                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.620221                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.027290                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.849302                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.620221                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 70168.026706                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81004.415895                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80871.539938                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 70168.026706                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81004.415895                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80871.539938                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               98255                       # number of writebacks
system.l2.writebacks::total                     98255                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1348                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        108585                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            109933                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1348                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       108585                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           109933                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     80813250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   7690136000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7770949250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     80813250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   7690136000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7770949250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.027290                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.849302                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.620221                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.027290                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.849302                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.620221                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 59950.482196                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70821.347332                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70688.048630                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 59950.482196                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70821.347332                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70688.048630                       # average overall mshr miss latency
system.l2.replacements                         101902                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       121002                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           121002                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       121002                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       121002                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        48889                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            48889                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        48889                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        48889                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           12                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            12                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             10085                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10085                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           86133                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               86133                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7094966000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7094966000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         96218                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             96218                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.895186                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.895186                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 82372.215063                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82372.215063                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        86133                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          86133                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6218346750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6218346750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.895186                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.895186                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 72194.707603                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72194.707603                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          48048                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              48048                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1348                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1348                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     94586500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     94586500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        49396                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          49396                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.027290                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.027290                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 70168.026706                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 70168.026706                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1348                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1348                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     80813250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     80813250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.027290                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.027290                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 59950.482196                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 59950.482196                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          9182                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9182                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        22452                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           22452                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1700898500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1700898500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        31634                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         31634                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.709743                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.709743                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 75757.104044                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75757.104044                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        22452                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        22452                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1471789250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1471789250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.709743                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.709743                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65552.701318                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65552.701318                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  15823639000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8011.694392                       # Cycle average of tags in use
system.l2.tags.total_refs                      353444                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    110094                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.210384                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      13.370364                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        88.000817                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7910.323211                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001632                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.010742                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.965616                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.977990                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          614                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5933                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1441                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          137                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2937742                       # Number of tag accesses
system.l2.tags.data_accesses                  2937742                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15823639000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     98255.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1348.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    108585.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000708859500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5996                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5996                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              313990                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              92273                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      109933                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      98255                       # Number of write requests accepted
system.mem_ctrls.readBursts                    109933                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    98255                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.85                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                109933                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                98255                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   90777                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   17050                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2020                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         5996                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.334390                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.670597                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     91.675786                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          5991     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3      0.05%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5996                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5996                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.384256                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.365316                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.809109                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4875     81.30%     81.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      0.12%     81.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1046     17.44%     98.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               67      1.12%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5996                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 7035712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6288320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    444.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    397.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   15823324500                       # Total gap between requests
system.mem_ctrls.avgGap                      76004.98                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        86272                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      6949440                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      6287360                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 5452096.069684097543                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 439180898.907008647919                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 397339701.695671916008                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1348                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       108585                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        98255                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     36329250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   4106806000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 376541543500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26950.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     37821.12                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   3832288.88                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        86272                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      6949440                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       7035712                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        86272                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        86272                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      6288320                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      6288320                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1348                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       108585                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         109933                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        98255                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         98255                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      5452096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    439180899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        444632995                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      5452096                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      5452096                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    397400370                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       397400370                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    397400370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      5452096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    439180899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       842033365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               109933                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               98240                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         6763                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         6689                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         6906                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         6817                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         6930                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         7025                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         6845                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         6839                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         7018                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         6879                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         6805                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         6866                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         6965                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         6963                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         6869                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         6754                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         6087                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         6009                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6213                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6092                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         6195                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6241                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6078                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         6138                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         6234                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6078                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6115                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6219                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6155                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6160                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6172                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         6054                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2081891500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             549665000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         4143135250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                18937.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           37687.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               49351                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              52096                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            44.89                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           53.03                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       106716                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   124.828667                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    95.010059                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   129.097293                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        70381     65.95%     65.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        23334     21.87%     87.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         5942      5.57%     93.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3280      3.07%     96.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         2217      2.08%     98.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          793      0.74%     99.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          413      0.39%     99.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          133      0.12%     99.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          223      0.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       106716                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               7035712                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            6287360                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              444.632995                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              397.339702                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    6.58                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               3.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               48.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  15823639000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       381575880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       202785825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      391371960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     256056660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1248948480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   7002231690                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    179661600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    9662632095                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   610.645383                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    409398500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    528320000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  14885920500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       380447760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       202201395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      393549660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     256756140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1248948480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   7002261330                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    179636640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    9663801405                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   610.719279                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    409445000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    528320000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  14885874000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  15823639000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              23800                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        98255                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2950                       # Transaction distribution
system.membus.trans_dist::ReadExReq             86133                       # Transaction distribution
system.membus.trans_dist::ReadExResp            86133                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         23800                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       321071                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       321071                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 321071                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     13324032                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     13324032                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                13324032                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            109933                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  109933    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              109933                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  15823639000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           151039500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          137416250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             81031                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       219257                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        48889                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            9985                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            96218                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           96218                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         49397                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        31634                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       147682                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       383046                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                530728                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      6290240                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     15926656                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               22216896                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          101903                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6288384                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           279152                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002633                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.051245                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 278417     99.74%     99.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    735      0.26%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             279152                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  15823639000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          346630500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          74095999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         191778999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
