(set-logic ALL)
(declare-var i (_ BitVec 32))
(declare-var sn (_ BitVec 32))
(declare-var i! (_ BitVec 32))
(declare-var sn! (_ BitVec 32))
(synth-fun inv-f((parameter0 (_ BitVec 32))(parameter1 (_ BitVec 32)))Bool) 
(constraint (=> (and (= sn (_ bv0 32)) (= i (_ bv1 32)) )(inv-f i sn )))
(constraint (=> (and (inv-f i sn ) (and (= i! (bvadd i (_ bv1 32))) (and (bvule i (_ bv8 32)) (= sn! (bvadd sn (_ bv1 32))) ) ) )(inv-f i! sn! )))
(constraint (=> (inv-f i sn )(or (bvule i (_ bv8 32)) (or (= sn (_ bv8 32)) (= sn (_ bv0 32)) ) )))
(check-synth)

