
*** Running vivado
    with args -log fpga_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fpga_top.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Apr  9 19:52:52 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source fpga_top.tcl -notrace
Command: synth_design -top fpga_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20632
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1018.863 ; gain = 467.594
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fpga_top' [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/fpga_top.v:11]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.runs/synth_1/.Xil/Vivado-18836-DESKTOP-O22QL9I/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.runs/synth_1/.Xil/Vivado-18836-DESKTOP-O22QL9I/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'sd_file_reader' [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:12]
	Parameter FILE_NAME_LEN bound to: 9 - type: integer 
	Parameter FILE_NAME bound to: art.trace - type: string 
	Parameter CLK_DIV bound to: 3'b010 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:202]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:306]
INFO: [Synth 8-6157] synthesizing module 'sd_reader' [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_reader.v:10]
	Parameter CLK_DIV bound to: 3'b010 
	Parameter SIMULATE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sdcmd_ctrl' [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sdcmd_ctrl.v:10]
INFO: [Synth 8-6155] done synthesizing module 'sdcmd_ctrl' (0#1) [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sdcmd_ctrl.v:10]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_reader.v:154]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_reader.v:227]
INFO: [Synth 8-6155] done synthesizing module 'sd_reader' (0#1) [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_reader.v:10]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:429]
INFO: [Synth 8-6155] done synthesizing module 'sd_file_reader' (0#1) [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:12]
INFO: [Synth 8-6157] synthesizing module 'sd_test' [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_test.v:23]
WARNING: [Synth 8-6090] variable 'counter' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_test.v:76]
WARNING: [Synth 8-6090] variable 'nintcount' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_test.v:85]
INFO: [Synth 8-6155] done synthesizing module 'sd_test' (0#1) [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_test.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fpga_top' (0#1) [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/fpga_top.v:11]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[1] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[2] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[3] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[4] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[5] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[6] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[7] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[8] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[9] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[10] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[19] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[20] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[21] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[24] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[25] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[26] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[27] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[28] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[29] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[30] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[31] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[32] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[33] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[34] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[35] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[40] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[41] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[42] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[43] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[48] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[49] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[50] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[51] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[52] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[53] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[54] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[55] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[56] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[57] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[58] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[59] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[60] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[61] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[62] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[63] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[64] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[65] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[66] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[67] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[68] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[69] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[70] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[71] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[72] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[73] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[74] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[75] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[76] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[77] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[78] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[79] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[80] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[81] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[82] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[83] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[84] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[85] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[87] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[88] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[89] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[90] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[91] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[92] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[93] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[94] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[95] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[96] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[97] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[98] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[99] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[100] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[101] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[102] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[103] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[104] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[105] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[106] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[107] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[108] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[109] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[110] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[111] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[112] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[113] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[114] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[115] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[116] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[117] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[118] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[119] was removed.  [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v:138]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3848] Net uart_tx in module/entity fpga_top does not have driver. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/fpga_top.v:26]
WARNING: [Synth 8-3917] design fpga_top has port sdcard_pwr_n driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port sddat1 driven by constant 1
WARNING: [Synth 8-3917] design fpga_top has port sddat2 driven by constant 1
WARNING: [Synth 8-3917] design fpga_top has port sddat3 driven by constant 1
WARNING: [Synth 8-7129] Port uart_tx in module fpga_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1171.293 ; gain = 620.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1171.293 ; gain = 620.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1171.293 ; gain = 620.023
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1171.293 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u_clk_wiz_0'
Finished Parsing XDC File [c:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u_clk_wiz_0'
Parsing XDC File [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'CPU_RESETN'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:64]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'tck' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:266]
WARNING: [Vivado 12-508] No pins matched 'mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:270]
WARNING: [Vivado 12-508] No pins matched 'pll1/inst/mmcm_adv_inst/CLKOUT1'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:271]
WARNING: [Vivado 12-507] No nets matched 'clk_cpu'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:274]
Finished Parsing XDC File [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/fpga_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc]
Finished Parsing XDC File [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1260.234 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1260.234 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1260.234 ; gain = 708.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1260.234 ; gain = 708.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk100mhz. (constraint file  {c:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk100mhz. (constraint file  {c:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for u_clk_wiz_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1260.234 ; gain = 708.965
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'sddat_stat_reg' in module 'sd_reader'
INFO: [Synth 8-802] inferred FSM for state register 'filesystem_state_reg' in module 'sd_file_reader'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   RWAIT |                            00001 |                              000
                 RDURING |                            00010 |                              001
                   RTAIL |                            00100 |                              010
                  iSTATE |                            01000 |                              011
                 iSTATE0 |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sddat_stat_reg' using encoding 'one-hot' in module 'sd_reader'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 1260.234 ; gain = 708.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   39 Bit       Adders := 1     
	   2 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 11    
	   3 Input   32 Bit       Adders := 2     
	   4 Input   32 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 6     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input      7 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               39 Bit    Registers := 1     
	               32 Bit    Registers := 15    
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 7     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 57    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 22    
+---Multipliers : 
	               8x32  Multipliers := 5     
+---RAMs : 
	             390K Bit	(50001 X 8 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 32    
	   4 Input   32 Bit        Muxes := 2     
	  10 Input   32 Bit        Muxes := 1     
	   8 Input   32 Bit        Muxes := 1     
	   6 Input   32 Bit        Muxes := 2     
	   2 Input   25 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 8     
	  10 Input   16 Bit        Muxes := 1     
	   7 Input   16 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 3     
	   4 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 96    
	   4 Input    8 Bit        Muxes := 11    
	   8 Input    8 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 9     
	   6 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 3     
	   8 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   8 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	  12 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 118   
	   8 Input    1 Bit        Muxes := 7     
	  10 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 2     
	   7 Input    1 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP read_sector_no1, operation Mode is: A*B2.
DSP Report: register read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: Generating DSP read_sector_no1, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: Generating DSP read_sector_no1, operation Mode is: A*B2.
DSP Report: register read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: Generating DSP read_sector_no1, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: Generating DSP read_sector_no1, operation Mode is: A*B.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: Generating DSP read_sector_no1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: Generating DSP read_sector_no2, operation Mode is: A*B.
DSP Report: operator read_sector_no2 is absorbed into DSP read_sector_no2.
DSP Report: operator read_sector_no2 is absorbed into DSP read_sector_no2.
DSP Report: Generating DSP read_sector_no2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator read_sector_no2 is absorbed into DSP read_sector_no2.
DSP Report: operator read_sector_no2 is absorbed into DSP read_sector_no2.
DSP Report: Generating DSP read_sector_no1, operation Mode is: A*B.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: Generating DSP read_sector_no1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: Generating DSP read_sector_no0, operation Mode is: C+A*B.
DSP Report: operator read_sector_no0 is absorbed into DSP read_sector_no0.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no0.
WARNING: [Synth 8-3917] design fpga_top has port sdcard_pwr_n driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port sddat1 driven by constant 1
WARNING: [Synth 8-3917] design fpga_top has port sddat2 driven by constant 1
WARNING: [Synth 8-3917] design fpga_top has port sddat3 driven by constant 1
WARNING: [Synth 8-7129] Port uart_tx in module fpga_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:07 . Memory (MB): peak = 1326.609 ; gain = 775.340
---------------------------------------------------------------------------------
 Sort Area is  read_sector_no1_0 : 0 0 : 1632 3217 : Used 1 time 0
 Sort Area is  read_sector_no1_0 : 0 1 : 1585 3217 : Used 1 time 0
 Sort Area is  read_sector_no1_a : 0 0 : 1632 3217 : Used 1 time 0
 Sort Area is  read_sector_no1_a : 0 1 : 1585 3217 : Used 1 time 0
 Sort Area is  read_sector_no1_8 : 0 0 : 1623 3199 : Used 1 time 0
 Sort Area is  read_sector_no1_8 : 0 1 : 1576 3199 : Used 1 time 0
 Sort Area is  read_sector_no1_9 : 0 0 : 1623 3199 : Used 1 time 0
 Sort Area is  read_sector_no1_9 : 0 1 : 1576 3199 : Used 1 time 0
 Sort Area is  read_sector_no2_3 : 0 0 : 1623 3199 : Used 1 time 0
 Sort Area is  read_sector_no2_3 : 0 1 : 1576 3199 : Used 1 time 0
 Sort Area is  read_sector_no0_6 : 0 0 : 973 973 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|fpga_top    | nolabel_line101/buff_reg | 48 K x 8(READ_FIRST)   | W |   | 48 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 16     | 
+------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|sd_file_reader | A*B2            | 18     | 9      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | (PCIN>>17)+A*B2 | 16     | 9      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | A*B2            | 18     | 9      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | (PCIN>>17)+A*B2 | 16     | 9      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | A*B             | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | (PCIN>>17)+A*B  | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | A*B             | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | (PCIN>>17)+A*B  | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | A*B             | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | (PCIN>>17)+A*B  | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | C+A*B           | 16     | 8      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+---------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:22 ; elapsed = 00:01:27 . Memory (MB): peak = 1410.293 ; gain = 859.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:35 ; elapsed = 00:01:40 . Memory (MB): peak = 1533.395 ; gain = 982.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|fpga_top    | nolabel_line101/buff_reg | 48 K x 8(READ_FIRST)   | W |   | 48 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 16     | 
+------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance nolabel_line101/buff_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line101/buff_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line101/buff_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line101/buff_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line101/buff_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line101/buff_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line101/buff_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line101/buff_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:38 ; elapsed = 00:01:43 . Memory (MB): peak = 1551.504 ; gain = 1000.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:45 ; elapsed = 00:01:50 . Memory (MB): peak = 1667.445 ; gain = 1116.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:45 ; elapsed = 00:01:50 . Memory (MB): peak = 1667.445 ; gain = 1116.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:46 ; elapsed = 00:01:51 . Memory (MB): peak = 1667.445 ; gain = 1116.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:46 ; elapsed = 00:01:51 . Memory (MB): peak = 1667.445 ; gain = 1116.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:46 ; elapsed = 00:01:51 . Memory (MB): peak = 1670.383 ; gain = 1119.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:46 ; elapsed = 00:01:52 . Memory (MB): peak = 1670.383 ; gain = 1119.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|sd_file_reader | A*B'          | 17     | 8      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | PCIN>>17+A*B' | 15     | 8      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | A*B'          | 17     | 8      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | PCIN>>17+A*B' | 15     | 8      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | A*B           | 16     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | PCIN>>17+A*B  | 0      | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | A*B           | 17     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | PCIN>>17+A*B  | 15     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | A*B           | 17     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | PCIN>>17+A*B  | 15     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | C+A*B         | 16     | 8      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+---------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |clk_wiz  |     1|
|2     |CARRY4   |   170|
|3     |DSP48E1  |    11|
|6     |LUT1     |     7|
|7     |LUT2     |   477|
|8     |LUT3     |   298|
|9     |LUT4     |   295|
|10    |LUT5     |   307|
|11    |LUT6     |   564|
|12    |MUXF7    |    37|
|13    |RAMB36E1 |    16|
|15    |FDCE     |   904|
|16    |FDPE     |    21|
|17    |FDRE     |   300|
|18    |IBUF     |     2|
|19    |IOBUF    |     1|
|20    |OBUF     |    21|
|21    |OBUFT    |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:46 ; elapsed = 00:01:52 . Memory (MB): peak = 1670.383 ; gain = 1119.113
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:25 ; elapsed = 00:01:46 . Memory (MB): peak = 1670.383 ; gain = 1030.172
Synthesis Optimization Complete : Time (s): cpu = 00:01:47 ; elapsed = 00:01:52 . Memory (MB): peak = 1670.383 ; gain = 1119.113
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1679.582 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 235 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1683.191 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

Synth Design complete | Checksum: d54a37e6
INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 136 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:56 ; elapsed = 00:02:06 . Memory (MB): peak = 1683.191 ; gain = 1338.586
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1683.191 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.runs/synth_1/fpga_top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file fpga_top_utilization_synth.rpt -pb fpga_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr  9 19:55:10 2025...
