// Seed: 475389281
module module_0 (
    output logic id_0,
    output logic id_1,
    input  logic id_2,
    output logic id_3
);
  logic id_4;
  logic id_5 = (id_2 ? id_4 : 1);
endmodule
`timescale 1ps / 1ps `default_nettype wire
