Commands to execute tool:
set -e;
echo '  'Creating target-virtex6/util_assemb_rv.ngc with top == util_assemb_rv\; details in target-virtex6/xst-util_assemb_rv.out.;
rm -f util_assemb_rv.ngc;
rm -f util_assemb_rv.prj;
( echo verilog util_assemb '../gen/util_assemb-assy.v';
echo verilog work '../../../../../../../cdk/include/hdl/onewire.v';
) >>  util_assemb_rv.prj;
(    echo vhdl    util_assemb './util_assemb-defs.vhd';
echo vhdl    util_assemb './generics.vhd';
echo vhdl    util_assemb './util_assemb-impl.vhd';
) >> util_assemb_rv.prj;
(   echo components;
echo components;
echo adapters;
echo platform;
echo fixed_float;
echo ocpi;
echo util;
echo bsv;
echo  nothing;
) > util_assemb_rv.lso;
(  echo platform=../../../../imports/ocpi.core/exports/lib/hdl/platform/virtex6;
echo fixed_float=../../../../imports/ocpi.core/exports/lib/hdl/fixed_float/virtex6;
echo ocpi=../../../../imports/ocpi.core/exports/lib/hdl/ocpi/virtex6;
echo util=../../../../imports/ocpi.core/exports/lib/hdl/util/virtex6;
echo bsv=../../../../imports/ocpi.core/exports/lib/hdl/bsv/virtex6;
echo  nothing=../../../../imports/ocpi.core/exports/lib/components/hdl/virtex6/nothing;
) > util_assemb_rv.ini;
(echo set -xsthdpdir . -xsthdpini util_assemb_rv.ini;
echo run  -ifmt mixed -bufg 0 -iobuf no -opt_mode speed -opt_level 2 -ofmt NGC -keep_hierarchy soft -netlist_hierarchy rebuilt -hierarchy_separator / -read_cores yes -use_new_parser yes -lso util_assemb_rv.lso -ifn util_assemb_rv.prj -ofn util_assemb_rv.ngc -work_lib util_assemb -top util_assemb_rv -p virtex6 -vlgincdir { .. ../gen ../../../../../../../cdk/include/hdl } -sd { ../../../../components/lib/hdl/virtex6 ../../../../imports/ocpi.core/exports/lib/components/hdl/virtex6 ../../../../imports/ocpi.core/exports/lib/adapters/hdl/virtex6 }) > util_assemb_rv.scr;
set -e ;
. /opt/Xilinx/14.7/ISE_DS/settings64.sh ;
export LM_LICENSE_FILE=2100@license_server;
xst -ifn util_assemb_rv.scr && touch util_assemb 
Output from executing commands above:
  Creating target-virtex6/util_assemb_rv.ngc with top == util_assemb_rv; details in target-virtex6/xst-util_assemb_rv.out.
. /opt/Xilinx/14.7/ISE_DS/common/.settings64.sh /opt/Xilinx/14.7/ISE_DS/common
. /opt/Xilinx/14.7/ISE_DS/EDK/.settings64.sh /opt/Xilinx/14.7/ISE_DS/EDK
. /opt/Xilinx/14.7/ISE_DS/PlanAhead/.settings64.sh /opt/Xilinx/14.7/ISE_DS/PlanAhead
. /opt/Xilinx/14.7/ISE_DS/ISE/.settings64.sh /opt/Xilinx/14.7/ISE_DS/ISE
Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter xsthdpdir set to .
Parameter xsthdpini set to util_assemb_rv.ini


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : mixed
Input File Name                    : "util_assemb_rv.prj"
Verilog Include Directory          : { .. ../gen ../../../../../../../cdk/include/hdl }

---- Target Parameters
Output Format                      : NGC
Output File Name                   : "util_assemb_rv.ngc"
Target Device                      : Virtex6

---- Source Options
Use New Parser                     : yes
Work Library                       : util_assemb
Top Module Name                    : util_assemb_rv

---- Target Options
Add Generic Clock Buffer(BUFG)     : 0
Add IO Buffers                     : no

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 2
Keep Hierarchy                     : soft
Netlist Hierarchy                  : rebuilt
Hierarchy Separator                : /
Read Cores                         : yes
Library Search Order               : util_assemb_rv.lso

---- Other Options
Cores Search Directories           : { ../../../../components/lib/hdl/virtex6 ../../../../imports/ocpi.core/exports/lib/components/hdl/virtex6 ../../../../imports/ocpi.core/exports/lib/adapters/hdl/virtex6 }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
The vhdl library search path for library \"platform\" is now \"/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/virtex6\"
The veri library search path for library \"platform\" is now \"/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/virtex6\"
The vhdl library search path for library \"fixed_float\" is now \"/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/fixed_float/virtex6\"
The veri library search path for library \"fixed_float\" is now \"/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/fixed_float/virtex6\"
The vhdl library search path for library \"ocpi\" is now \"/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/virtex6\"
The veri library search path for library \"ocpi\" is now \"/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/virtex6\"
The vhdl library search path for library \"util\" is now \"/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/virtex6\"
The veri library search path for library \"util\" is now \"/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/virtex6\"
The vhdl library search path for library \"bsv\" is now \"/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/virtex6\"
The veri library search path for library \"bsv\" is now \"/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/virtex6\"
The vhdl library search path for library \"nothing\" is now \"/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/components/hdl/virtex6/nothing\"
The veri library search path for library \"nothing\" is now \"/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/components/hdl/virtex6/nothing\"
Analyzing Verilog file "/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/assemblies/util_assemb/gen/util_assemb-assy.v" into library util_assemb
Parsing verilog file "util_assemb-defs.vh" included at line 9.
Parsing module <util_assemb>.
Analyzing Verilog file "/home/user/opencpi/ocpi_util/cdk/include/hdl/onewire.v" into library util_assemb
Parsing module <onewire>.
Parsing VHDL file "/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/assemblies/util_assemb/target-virtex6/util_assemb-defs.vhd" into library util_assemb
Parsing package <util_assemb_constants>.
Parsing package <util_assemb_defs>.
Parsing VHDL file "/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/assemblies/util_assemb/target-virtex6/generics.vhd" into library util_assemb
Parsing package body <util_assemb_constants>.
Parsing VHDL file "/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/assemblies/util_assemb/target-virtex6/util_assemb-impl.vhd" into library util_assemb
Parsing entity <util_assemb_rv>.
Parsing architecture <rtl> of entity <util_assemb_rv>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:746 - "/workspace/core/hdl/primitives/fixed_float/fixed_body.vhd" Line 17: Range is empty (null range)
WARNING:HDLCompiler:746 - "/workspace/core/hdl/primitives/fixed_float/fixed_body.vhd" Line 18: Range is empty (null range)
WARNING:HDLCompiler:746 - "/workspace/core/hdl/primitives/fixed_float/fixed_body.vhd" Line 19: Range is empty (null range)
WARNING:HDLCompiler:746 - "/workspace/core/hdl/primitives/fixed_float/float_body.vhd" Line 28: Range is empty (null range)
WARNING:HDLCompiler:746 - "/workspace/core/hdl/primitives/fixed_float/float_body.vhd" Line 29: Range is empty (null range)

Elaborating entity <util_assemb_rv> (architecture <rtl>) with generics from library <util_assemb>.
Going to verilog side to elaborate module util_assemb

Elaborating module <util_assemb(ocpi_debug='b0,ocpi_endian='b0)>.

Elaborating module <nothing(ocpi_debug=1'b0,ocpi_endian=2'b0)>.
Back to vhdl to continue elaboration

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <util_assemb_rv>.
    Related source file is "/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/assemblies/util_assemb/target-virtex6/util_assemb-impl.vhd".
        ocpi_debug = '0'
        ocpi_endian = little_e
WARNING:Xst:647 - Input <wci_in_MData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <util_assemb_rv> synthesized.

Synthesizing Unit <util_assemb>.
    Related source file is "/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/assemblies/util_assemb/target-virtex6/util_assemb-defs.vh".
        ocpi_debug = 1'b0
        ocpi_endian = 2'b00
WARNING:Xst:647 - Input <wci_MAddr<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wci_MFlag<18:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <util_assemb> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../../../../imports/ocpi.core/exports/lib/components/hdl/virtex6/nothing.ngc>.
Loading core <nothing> for timing and area information for instance <nothing>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <util_assemb_rv> ...

Optimizing unit <util_assemb> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block util_assemb_rv, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : util_assemb_rv.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 37
#      GND                         : 4
#      INV                         : 1
#      LUT2                        : 5
#      LUT3                        : 3
#      LUT4                        : 5
#      LUT5                        : 6
#      LUT6                        : 11
#      MUXF7                       : 1
#      VCC                         : 1
# FlipFlops/Latches                : 10
#      FD                          : 5
#      FDR                         : 4
#      FDS                         : 1

Device utilization summary:
---------------------------

Selected Device : 6vcx75tff484-2 


Slice Logic Utilization: 
 Number of Slice Registers:              10  out of  93120     0%  
 Number of Slice LUTs:                   31  out of  46560     0%  
    Number used as Logic:                31  out of  46560     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     41
   Number with an unused Flip Flop:      31  out of     41    75%  
   Number with an unused LUT:            10  out of     41    24%  
   Number of fully used LUT-FF pairs:     0  out of     41     0%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                         131
 Number of bonded IOBs:                   0  out of    240     0%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                    | Load  |
-----------------------------------+----------------------------------------------------------+-------+
wci_in_Clk                         | NONE(assy/nothing/rv/wci/wci_decode/my_access_r_FSM_FFd3)| 10    |
-----------------------------------+----------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 1.960ns (Maximum Frequency: 510.126MHz)
   Minimum input arrival time before clock: 2.166ns
   Maximum output required time after clock: 1.530ns
   Maximum combinational path delay: 0.416ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'wci_in_Clk'
  Clock period: 1.960ns (frequency: 510.126MHz)
  Total number of paths / destination ports: 109 / 10
-------------------------------------------------------------------------
Delay:               1.960ns (Levels of Logic = 3)
  Source:            assy/nothing/rv/wci/wci_decode/my_control_op_r_0 (FF)
  Destination:       assy/nothing/rv/wci/wci_decode/my_control_op_r_0 (FF)
  Source Clock:      wci_in_Clk rising
  Destination Clock: wci_in_Clk rising

  Data Path: assy/nothing/rv/wci/wci_decode/my_control_op_r_0 to assy/nothing/rv/wci/wci_decode/my_control_op_r_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.317   0.706  my_control_op_r_0 (control_op<0>)
     LUT6:I1->O            6   0.061   0.385  my_error1 (my_error1)
     LUT6:I5->O            3   0.061   0.369  _n0262 (_n0262)
     LUT6:I5->O            1   0.061   0.000  my_control_op_r_0_rstpot (my_control_op_r_0_rstpot)
     FD:D                     -0.002          my_control_op_r_0
    ----------------------------------------
    Total                      1.960ns (0.500ns logic, 1.460ns route)
                                       (25.5% logic, 74.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'wci_in_Clk'
  Total number of paths / destination ports: 55 / 13
-------------------------------------------------------------------------
Offset:              2.166ns (Levels of Logic = 7)
  Source:            wci_in_MAddr<2> (PAD)
  Destination:       assy/nothing/rv/wci/wci_decode/is_raw_r (FF)
  Destination Clock: wci_in_Clk rising

  Data Path: wci_in_MAddr<2> to assy/nothing/rv/wci/wci_decode/is_raw_r
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'assy:wci_MAddr<2>'
     begin scope: 'assy/nothing:ctl_MAddr<2>'
     begin scope: 'assy/nothing/rv:ctl_in_MAddr<2>'
     begin scope: 'assy/nothing/rv/wci:inputs_MAddr<2>'
     begin scope: 'assy/nothing/rv/wci/wci_decode:ocp_in_MAddr<2>'
     LUT3:I0->O            1   0.061   0.357  Mmux_is_raw_r_GND_20_o_MUX_57_o11 (Mmux_is_raw_r_GND_20_o_MUX_57_o1)
     LUT5:I4->O            1   0.061   0.696  Mmux_is_raw_r_GND_20_o_MUX_57_o12 (Mmux_is_raw_r_GND_20_o_MUX_57_o11)
     LUT6:I0->O            1   0.061   0.696  _n0259_01_SW1 (N26)
     LUT6:I0->O            1   0.061   0.000  is_raw_r_rstpot (is_raw_r_rstpot)
     FD:D                     -0.002          is_raw_r
    ----------------------------------------
    Total                      2.166ns (0.417ns logic, 1.749ns route)
                                       (19.2% logic, 80.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'wci_in_Clk'
  Total number of paths / destination ports: 21 / 3
-------------------------------------------------------------------------
Offset:              1.530ns (Levels of Logic = 5)
  Source:            assy/nothing/rv/wci/wci_decode/my_control_op_r_0 (FF)
  Destination:       wci_out_SResp<1> (PAD)
  Source Clock:      wci_in_Clk rising

  Data Path: assy/nothing/rv/wci/wci_decode/my_control_op_r_0 to wci_out_SResp<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.317   0.706  my_control_op_r_0 (control_op<0>)
     LUT6:I1->O            6   0.061   0.385  my_error1 (my_error1)
     LUT3:I2->O            0   0.061   0.000  GND_20_o_my_error_AND_4_o1 (resp<1>)
     end scope: 'assy/nothing/rv/wci/wci_decode:resp<1>'
     end scope: 'assy/nothing/rv/wci:outputs_SResp<1>'
     end scope: 'assy/nothing/rv:ctl_out_SResp<1>'
     end scope: 'assy/nothing:ctl_SResp<1>'
     end scope: 'assy:wci_SResp<1>'
    ----------------------------------------
    Total                      1.530ns (0.439ns logic, 1.091ns route)
                                       (28.7% logic, 71.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Delay:               0.416ns (Levels of Logic = 6)
  Source:            wci_in_MCmd<0> (PAD)
  Destination:       wci_out_SThreadBusy<0> (PAD)

  Data Path: wci_in_MCmd<0> to wci_out_SThreadBusy<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'assy:wci_MCmd<0>'
     begin scope: 'assy/nothing:ctl_MCmd<0>'
     begin scope: 'assy/nothing/rv:ctl_in_MCmd<0>'
     begin scope: 'assy/nothing/rv/wci:inputs_MCmd<0>'
     begin scope: 'assy/nothing/rv/wci/wci_decode:ocp_in_MCmd<0>'
     LUT5:I0->O            0   0.061   0.000  busy1 (busy)
     end scope: 'assy/nothing/rv/wci/wci_decode:busy'
     end scope: 'assy/nothing/rv/wci:outputs_SThreadBusy<0>'
     end scope: 'assy/nothing/rv:ctl_out_SThreadBusy<0>'
     end scope: 'assy/nothing:ctl_SThreadBusy<0>'
     end scope: 'assy:wci_SThreadBusy<0>'
    ----------------------------------------
    Total                      0.416ns (0.416ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock wci_in_Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
wci_in_Clk     |    1.960|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 6.42 secs
 
--> 


Total memory usage is 512532 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    1 (   0 filtered)

0:15.42 at 09:02:02
. /opt/Xilinx/14.7/ISE_DS/common/.settings64.sh /opt/Xilinx/14.7/ISE_DS/common
. /opt/Xilinx/14.7/ISE_DS/EDK/.settings64.sh /opt/Xilinx/14.7/ISE_DS/EDK
. /opt/Xilinx/14.7/ISE_DS/PlanAhead/.settings64.sh /opt/Xilinx/14.7/ISE_DS/PlanAhead
. /opt/Xilinx/14.7/ISE_DS/ISE/.settings64.sh /opt/Xilinx/14.7/ISE_DS/ISE
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design util_assemb_rv.ngc ...
WARNING:NetListWriters:298 - No output is written to util_assemb_rv.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file util_assemb_rv.ndf ...
ngc2edif: Total memory usage is 103724 kilobytes

