$version Generated by VerilatedVcd $end
$timescale 1ns $end
 $scope module  $end
  $var wire 1 # a_i $end
  $var wire 1 $ b_i $end
  $var wire 1 % c_o $end
  $var wire 1 & clk_i $end
  $scope module gate $end
   $var wire 1 ' a_i $end
   $var wire 1 ( b_i $end
   $var wire 1 ) c_o $end
   $var wire 1 * clk_i $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
1&
0'
0(
0)
1*
#10
1#
0&
1'
0*
#20
1&
1*
#30
1$
1%
0&
1(
1)
0*
#40
1&
1*
#50
0#
0$
0%
0&
0'
0(
0)
0*
#60
1&
1*
#70
1$
0&
1(
0*
#80
1&
1*
#90
0&
0*
#91
