****************************************
Report : timing
        -path_type short
        -delay_type max
        -max_paths 50
        -report_by design
        -nosplit
Design : riscv_core
Version: O-2018.06-SP1
Date   : Tue Mar  5 10:23:37 2024
****************************************

  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_31_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                               Incr      Path  
  -------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                             0.00      0.00
  clock network delay (ideal)                                         0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)         0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)          0.09      0.09 f
  ...
  id_stage_i/alu_operand_b_ex_o_reg_31_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.23      4.31 f
  data arrival time                                                             4.31

  clock CLK_I (rise edge)                                             5.00      5.00
  clock network delay (ideal)                                         0.00      5.00
  id_stage_i/alu_operand_b_ex_o_reg_31_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                 -0.03      4.97
  data required time                                                            4.97
  -------------------------------------------------------------------------------------------
  data required time                                                            4.97
  data arrival time                                                            -4.31
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                   0.66



  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_31_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                               Incr      Path  
  -------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                             0.00      0.00
  clock network delay (ideal)                                         0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)         0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)          0.09      0.09 f
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_31_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.23      4.31 f
  data arrival time                                                             4.31

  clock CLK_I (rise edge)                                             5.00      5.00
  clock network delay (ideal)                                         0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_31_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                 -0.03      4.97
  data required time                                                            4.97
  -------------------------------------------------------------------------------------------
  data required time                                                            4.97
  data arrival time                                                            -4.31
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                   0.66



  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_31_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/mult_operand_b_ex_o_reg_31_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.23      4.31 f
  data arrival time                                                              4.31

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_31_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.31
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.66



  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_30_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/mult_operand_b_ex_o_reg_30_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.22      4.31 f
  data arrival time                                                              4.31

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_30_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.31
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.66



  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_30_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_30_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.22      4.31 f
  data arrival time                                                              4.31

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_30_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.31
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.66



  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_29_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/mult_operand_b_ex_o_reg_29_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.22      4.31 f
  data arrival time                                                              4.31

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_29_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.31
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.66



  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_29_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_29_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.22      4.31 f
  data arrival time                                                              4.31

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_29_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.31
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.67



  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_30_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/alu_operand_b_ex_o_reg_30_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.22      4.31 f
  data arrival time                                                              4.31

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/alu_operand_b_ex_o_reg_30_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.31
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.67



  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_29_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/alu_operand_b_ex_o_reg_29_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.22      4.31 f
  data arrival time                                                              4.31

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/alu_operand_b_ex_o_reg_29_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.31
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.67



  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_24_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/mult_operand_b_ex_o_reg_24_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.21      4.30 f
  data arrival time                                                              4.30

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_24_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.30
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.67



  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_28_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/alu_operand_b_ex_o_reg_28_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.22      4.30 f
  data arrival time                                                              4.30

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/alu_operand_b_ex_o_reg_28_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.30
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.67



  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_26_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/mult_operand_b_ex_o_reg_26_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.21      4.30 f
  data arrival time                                                              4.30

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_26_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.30
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.67



  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_28_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_28_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.22      4.30 f
  data arrival time                                                              4.30

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_28_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.30
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.67



  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_28_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/mult_operand_b_ex_o_reg_28_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.22      4.30 f
  data arrival time                                                              4.30

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_28_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.30
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.67



  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_26_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_26_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.21      4.30 f
  data arrival time                                                              4.30

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_26_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.30
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.67



  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_27_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_27_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.21      4.30 f
  data arrival time                                                              4.30

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_27_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.30
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.67



  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_27_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/mult_operand_b_ex_o_reg_27_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.21      4.30 f
  data arrival time                                                              4.30

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_27_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.30
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.67



  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_27_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/alu_operand_b_ex_o_reg_27_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.21      4.30 f
  data arrival time                                                              4.30

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/alu_operand_b_ex_o_reg_27_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.30
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.68



  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_26_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/alu_operand_b_ex_o_reg_26_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.21      4.30 f
  data arrival time                                                              4.30

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/alu_operand_b_ex_o_reg_26_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.30
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.68



  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_24_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_24_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.21      4.29 f
  data arrival time                                                              4.29

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_24_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.29
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.68



  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_24_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/alu_operand_b_ex_o_reg_24_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.21      4.29 f
  data arrival time                                                              4.29

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/alu_operand_b_ex_o_reg_24_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.29
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.68



  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_25_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/alu_operand_b_ex_o_reg_25_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.20      4.29 f
  data arrival time                                                              4.29

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/alu_operand_b_ex_o_reg_25_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.29
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.68



  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_25_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/mult_operand_b_ex_o_reg_25_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.20      4.29 f
  data arrival time                                                              4.29

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_25_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.29
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.68



  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_25_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_25_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.20      4.29 f
  data arrival time                                                              4.29

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_25_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.29
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.68



  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_15_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_15_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.20      4.28 f
  data arrival time                                                              4.28

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_15_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.28
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.69



  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_15_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/mult_operand_b_ex_o_reg_15_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.19      4.28 f
  data arrival time                                                              4.28

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_15_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.28
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.69



  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_23_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_23_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.19      4.28 f
  data arrival time                                                              4.28

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_23_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.28
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.69



  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_14_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/mult_operand_b_ex_o_reg_14_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.19      4.28 f
  data arrival time                                                              4.28

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_14_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.28
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.69



  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_15_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/alu_operand_b_ex_o_reg_15_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.19      4.28 f
  data arrival time                                                              4.28

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/alu_operand_b_ex_o_reg_15_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.28
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.69



  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_14_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_14_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.19      4.28 f
  data arrival time                                                              4.28

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_14_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.28
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.69



  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_13_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/mult_operand_b_ex_o_reg_13_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.19      4.28 f
  data arrival time                                                              4.28

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_13_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.28
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.69



  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_13_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_13_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.19      4.28 f
  data arrival time                                                              4.28

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_13_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.28
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.69



  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_22_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_22_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.19      4.28 f
  data arrival time                                                              4.28

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_22_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.28
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.69



  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_23_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/alu_operand_b_ex_o_reg_23_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.19      4.28 f
  data arrival time                                                              4.28

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/alu_operand_b_ex_o_reg_23_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.28
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.69



  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_23_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/mult_operand_b_ex_o_reg_23_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.19      4.28 f
  data arrival time                                                              4.28

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_23_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.28
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.70



  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_21_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_21_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.19      4.28 f
  data arrival time                                                              4.28

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_21_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.28
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.70



  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_14_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/alu_operand_b_ex_o_reg_14_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.19      4.28 f
  data arrival time                                                              4.28

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/alu_operand_b_ex_o_reg_14_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.28
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.70



  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_13_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/alu_operand_b_ex_o_reg_13_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.19      4.28 f
  data arrival time                                                              4.28

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/alu_operand_b_ex_o_reg_13_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.28
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.70



  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_21_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/mult_operand_b_ex_o_reg_21_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.19      4.27 f
  data arrival time                                                              4.27

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_21_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.27
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.70



  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_22_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/mult_operand_b_ex_o_reg_22_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.19      4.27 f
  data arrival time                                                              4.27

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_22_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.27
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.70



  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_12_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_12_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.19      4.27 f
  data arrival time                                                              4.27

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_12_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.27
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.70



  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_19_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/mult_operand_b_ex_o_reg_19_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.18      4.27 f
  data arrival time                                                              4.27

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_19_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.27
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.70



  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_22_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/alu_operand_b_ex_o_reg_22_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.19      4.27 f
  data arrival time                                                              4.27

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/alu_operand_b_ex_o_reg_22_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.27
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.70



  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_18_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_18_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.19      4.27 f
  data arrival time                                                              4.27

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_18_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.27
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.70



  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_21_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/alu_operand_b_ex_o_reg_21_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.19      4.27 f
  data arrival time                                                              4.27

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/alu_operand_b_ex_o_reg_21_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.27
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.70



  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_12_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/mult_operand_b_ex_o_reg_12_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.19      4.27 f
  data arrival time                                                              4.27

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_12_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.27
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.70



  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_19_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_19_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.18      4.27 f
  data arrival time                                                              4.27

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_19_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.27
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.70



  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_20_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/mult_operand_b_ex_o_reg_20_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.19      4.27 f
  data arrival time                                                              4.27

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_20_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.27
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.70



  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_20_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/alu_operand_b_ex_o_reg_20_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.19      4.27 f
  data arrival time                                                              4.27

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/alu_operand_b_ex_o_reg_20_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.27
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.70



  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_12_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)          0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)           0.09      0.09 f
  ...
  id_stage_i/alu_operand_b_ex_o_reg_12_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.18      4.27 f
  data arrival time                                                              4.27

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/alu_operand_b_ex_o_reg_12_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.27
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.70


1
