\hypertarget{stm32f4xx__tim_8h}{}\section{cmsis\+\_\+lib/include/stm32f4xx\+\_\+tim.h File Reference}
\label{stm32f4xx__tim_8h}\index{cmsis\+\_\+lib/include/stm32f4xx\+\_\+tim.\+h@{cmsis\+\_\+lib/include/stm32f4xx\+\_\+tim.\+h}}


This file contains all the functions prototypes for the T\+IM firmware library.  


{\ttfamily \#include \char`\"{}stm32f4xx.\+h\char`\"{}}\\*
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_t_i_m___time_base_init_type_def}{T\+I\+M\+\_\+\+Time\+Base\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em T\+IM Time Base Init structure definition. \end{DoxyCompactList}\item 
struct \hyperlink{struct_t_i_m___o_c_init_type_def}{T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em T\+IM Output Compare Init structure definition. \end{DoxyCompactList}\item 
struct \hyperlink{struct_t_i_m___i_c_init_type_def}{T\+I\+M\+\_\+\+I\+C\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em T\+IM Input Capture Init structure definition. \end{DoxyCompactList}\item 
struct \hyperlink{struct_t_i_m___b_d_t_r_init_type_def}{T\+I\+M\+\_\+\+B\+D\+T\+R\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em B\+D\+TR structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+A\+L\+L\+\_\+\+P\+E\+R\+I\+PH}(P\+E\+R\+I\+PH)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+L\+I\+S\+T1\+\_\+\+P\+E\+R\+I\+PH}(P\+E\+R\+I\+PH)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+L\+I\+S\+T2\+\_\+\+P\+E\+R\+I\+PH}(P\+E\+R\+I\+PH)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+L\+I\+S\+T3\+\_\+\+P\+E\+R\+I\+PH}(P\+E\+R\+I\+PH)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+L\+I\+S\+T4\+\_\+\+P\+E\+R\+I\+PH}(P\+E\+R\+I\+PH)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+L\+I\+S\+T5\+\_\+\+P\+E\+R\+I\+PH}(P\+E\+R\+I\+PH)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+L\+I\+S\+T6\+\_\+\+P\+E\+R\+I\+PH}(T\+I\+Mx)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+Mode\+\_\+\+Timing}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+Mode\+\_\+\+Active}~((uint16\+\_\+t)0x0010)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+Mode\+\_\+\+Inactive}~((uint16\+\_\+t)0x0020)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+Mode\+\_\+\+Toggle}~((uint16\+\_\+t)0x0030)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+Mode\+\_\+\+P\+W\+M1}~((uint16\+\_\+t)0x0060)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+Mode\+\_\+\+P\+W\+M2}~((uint16\+\_\+t)0x0070)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+O\+C\+\_\+\+M\+O\+DE}(M\+O\+DE)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+O\+CM}(M\+O\+DE)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+P\+Mode\+\_\+\+Single}~((uint16\+\_\+t)0x0008)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+P\+Mode\+\_\+\+Repetitive}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+O\+P\+M\+\_\+\+M\+O\+DE}(M\+O\+DE)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+Channel\+\_\+1}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+Channel\+\_\+2}~((uint16\+\_\+t)0x0004)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+Channel\+\_\+3}~((uint16\+\_\+t)0x0008)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+Channel\+\_\+4}~((uint16\+\_\+t)0x000\+C)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+C\+H\+A\+N\+N\+EL}(C\+H\+A\+N\+N\+EL)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+P\+W\+M\+I\+\_\+\+C\+H\+A\+N\+N\+EL}(C\+H\+A\+N\+N\+EL)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+C\+O\+M\+P\+L\+E\+M\+E\+N\+T\+A\+R\+Y\+\_\+\+C\+H\+A\+N\+N\+EL}(C\+H\+A\+N\+N\+EL)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+K\+D\+\_\+\+D\+I\+V1}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+K\+D\+\_\+\+D\+I\+V2}~((uint16\+\_\+t)0x0100)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+K\+D\+\_\+\+D\+I\+V4}~((uint16\+\_\+t)0x0200)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+C\+K\+D\+\_\+\+D\+IV}(D\+IV)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+Counter\+Mode\+\_\+\+Up}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+Counter\+Mode\+\_\+\+Down}~((uint16\+\_\+t)0x0010)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+Counter\+Mode\+\_\+\+Center\+Aligned1}~((uint16\+\_\+t)0x0020)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+Counter\+Mode\+\_\+\+Center\+Aligned2}~((uint16\+\_\+t)0x0040)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+Counter\+Mode\+\_\+\+Center\+Aligned3}~((uint16\+\_\+t)0x0060)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+C\+O\+U\+N\+T\+E\+R\+\_\+\+M\+O\+DE}(M\+O\+DE)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+Polarity\+\_\+\+High}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+Polarity\+\_\+\+Low}~((uint16\+\_\+t)0x0002)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+O\+C\+\_\+\+P\+O\+L\+A\+R\+I\+TY}(P\+O\+L\+A\+R\+I\+TY)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+N\+Polarity\+\_\+\+High}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+N\+Polarity\+\_\+\+Low}~((uint16\+\_\+t)0x0008)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+O\+C\+N\+\_\+\+P\+O\+L\+A\+R\+I\+TY}(P\+O\+L\+A\+R\+I\+TY)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+Output\+State\+\_\+\+Disable}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+Output\+State\+\_\+\+Enable}~((uint16\+\_\+t)0x0001)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+S\+T\+A\+TE}(S\+T\+A\+TE)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+Output\+N\+State\+\_\+\+Disable}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+Output\+N\+State\+\_\+\+Enable}~((uint16\+\_\+t)0x0004)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+O\+U\+T\+P\+U\+T\+N\+\_\+\+S\+T\+A\+TE}(S\+T\+A\+TE)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+Cx\+\_\+\+Enable}~((uint16\+\_\+t)0x0001)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+Cx\+\_\+\+Disable}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+C\+CX}(C\+CX)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+Cx\+N\+\_\+\+Enable}~((uint16\+\_\+t)0x0004)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+Cx\+N\+\_\+\+Disable}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+C\+C\+XN}(C\+C\+XN)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+Break\+\_\+\+Enable}~((uint16\+\_\+t)0x1000)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+Break\+\_\+\+Disable}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+B\+R\+E\+A\+K\+\_\+\+S\+T\+A\+TE}(S\+T\+A\+TE)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+Break\+Polarity\+\_\+\+Low}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+Break\+Polarity\+\_\+\+High}~((uint16\+\_\+t)0x2000)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+B\+R\+E\+A\+K\+\_\+\+P\+O\+L\+A\+R\+I\+TY}(P\+O\+L\+A\+R\+I\+TY)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+Automatic\+Output\+\_\+\+Enable}~((uint16\+\_\+t)0x4000)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+Automatic\+Output\+\_\+\+Disable}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+A\+U\+T\+O\+M\+A\+T\+I\+C\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+S\+T\+A\+TE}(S\+T\+A\+TE)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+L\+O\+C\+K\+Level\+\_\+\+O\+FF}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+L\+O\+C\+K\+Level\+\_\+1}~((uint16\+\_\+t)0x0100)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+L\+O\+C\+K\+Level\+\_\+2}~((uint16\+\_\+t)0x0200)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+L\+O\+C\+K\+Level\+\_\+3}~((uint16\+\_\+t)0x0300)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+L\+O\+C\+K\+\_\+\+L\+E\+V\+EL}(L\+E\+V\+EL)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+S\+S\+I\+State\+\_\+\+Enable}~((uint16\+\_\+t)0x0400)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+S\+S\+I\+State\+\_\+\+Disable}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+O\+S\+S\+I\+\_\+\+S\+T\+A\+TE}(S\+T\+A\+TE)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+S\+S\+R\+State\+\_\+\+Enable}~((uint16\+\_\+t)0x0800)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+S\+S\+R\+State\+\_\+\+Disable}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+O\+S\+S\+R\+\_\+\+S\+T\+A\+TE}(S\+T\+A\+TE)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+Idle\+State\+\_\+\+Set}~((uint16\+\_\+t)0x0100)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+Idle\+State\+\_\+\+Reset}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+O\+C\+I\+D\+L\+E\+\_\+\+S\+T\+A\+TE}(S\+T\+A\+TE)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+N\+Idle\+State\+\_\+\+Set}~((uint16\+\_\+t)0x0200)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+N\+Idle\+State\+\_\+\+Reset}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+O\+C\+N\+I\+D\+L\+E\+\_\+\+S\+T\+A\+TE}(S\+T\+A\+TE)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+I\+C\+Polarity\+\_\+\+Rising}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+I\+C\+Polarity\+\_\+\+Falling}~((uint16\+\_\+t)0x0002)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+I\+C\+Polarity\+\_\+\+Both\+Edge}~((uint16\+\_\+t)0x000\+A)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+I\+C\+\_\+\+P\+O\+L\+A\+R\+I\+TY}(P\+O\+L\+A\+R\+I\+TY)
\item 
\#define \hyperlink{group___t_i_m___input___capture___selection_ga3d38876044457b7faefe951d367ac8c3}{T\+I\+M\+\_\+\+I\+C\+Selection\+\_\+\+Direct\+TI}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___t_i_m___input___capture___selection_ga2289b684133ac0b81ddfcd860d01b144}{T\+I\+M\+\_\+\+I\+C\+Selection\+\_\+\+Indirect\+TI}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___t_i_m___input___capture___selection_ga2cd464e97ffd6ea3208ec65672f9a373}{T\+I\+M\+\_\+\+I\+C\+Selection\+\_\+\+T\+RC}~((uint16\+\_\+t)0x0003)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+I\+C\+\_\+\+S\+E\+L\+E\+C\+T\+I\+ON}(S\+E\+L\+E\+C\+T\+I\+ON)
\item 
\#define \hyperlink{group___t_i_m___input___capture___prescaler_ga8acb44abe3147d883685c1f9f1ce410e}{T\+I\+M\+\_\+\+I\+C\+P\+S\+C\+\_\+\+D\+I\+V1}~((uint16\+\_\+t)0x0000)
\item 
\#define \hyperlink{group___t_i_m___input___capture___prescaler_ga1d8a7b66add914e2ddd910d2d700978f}{T\+I\+M\+\_\+\+I\+C\+P\+S\+C\+\_\+\+D\+I\+V2}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___t_i_m___input___capture___prescaler_gaf5a675046430fa0f0c95b0dac612828f}{T\+I\+M\+\_\+\+I\+C\+P\+S\+C\+\_\+\+D\+I\+V4}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___t_i_m___input___capture___prescaler_ga5086cb03c89a5c67b199d20b605f00cb}{T\+I\+M\+\_\+\+I\+C\+P\+S\+C\+\_\+\+D\+I\+V8}~((uint16\+\_\+t)0x000\+C)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+I\+C\+\_\+\+P\+R\+E\+S\+C\+A\+L\+ER}(P\+R\+E\+S\+C\+A\+L\+ER)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+I\+T\+\_\+\+Update}~((uint16\+\_\+t)0x0001)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+I\+T\+\_\+\+C\+C1}~((uint16\+\_\+t)0x0002)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+I\+T\+\_\+\+C\+C2}~((uint16\+\_\+t)0x0004)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+I\+T\+\_\+\+C\+C3}~((uint16\+\_\+t)0x0008)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+I\+T\+\_\+\+C\+C4}~((uint16\+\_\+t)0x0010)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+I\+T\+\_\+\+C\+OM}~((uint16\+\_\+t)0x0020)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+I\+T\+\_\+\+Trigger}~((uint16\+\_\+t)0x0040)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+I\+T\+\_\+\+Break}~((uint16\+\_\+t)0x0080)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+IT}(IT)~((((IT) \& (uint16\+\_\+t)0x\+F\+F00) == 0x0000) \&\& ((\+I\+T) != 0x0000))
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+G\+E\+T\+\_\+\+IT}(IT)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Base\+\_\+\+C\+R1}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Base\+\_\+\+C\+R2}~((uint16\+\_\+t)0x0001)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Base\+\_\+\+S\+M\+CR}~((uint16\+\_\+t)0x0002)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Base\+\_\+\+D\+I\+ER}~((uint16\+\_\+t)0x0003)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Base\+\_\+\+SR}~((uint16\+\_\+t)0x0004)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Base\+\_\+\+E\+GR}~((uint16\+\_\+t)0x0005)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Base\+\_\+\+C\+C\+M\+R1}~((uint16\+\_\+t)0x0006)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Base\+\_\+\+C\+C\+M\+R2}~((uint16\+\_\+t)0x0007)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Base\+\_\+\+C\+C\+ER}~((uint16\+\_\+t)0x0008)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Base\+\_\+\+C\+NT}~((uint16\+\_\+t)0x0009)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Base\+\_\+\+P\+SC}~((uint16\+\_\+t)0x000\+A)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Base\+\_\+\+A\+RR}~((uint16\+\_\+t)0x000\+B)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Base\+\_\+\+R\+CR}~((uint16\+\_\+t)0x000\+C)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Base\+\_\+\+C\+C\+R1}~((uint16\+\_\+t)0x000\+D)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Base\+\_\+\+C\+C\+R2}~((uint16\+\_\+t)0x000\+E)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Base\+\_\+\+C\+C\+R3}~((uint16\+\_\+t)0x000\+F)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Base\+\_\+\+C\+C\+R4}~((uint16\+\_\+t)0x0010)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Base\+\_\+\+B\+D\+TR}~((uint16\+\_\+t)0x0011)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Base\+\_\+\+D\+CR}~((uint16\+\_\+t)0x0012)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Base\+\_\+\+OR}~((uint16\+\_\+t)0x0013)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE}(B\+A\+SE)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Burst\+Length\+\_\+1\+Transfer}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Burst\+Length\+\_\+2\+Transfers}~((uint16\+\_\+t)0x0100)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Burst\+Length\+\_\+3\+Transfers}~((uint16\+\_\+t)0x0200)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Burst\+Length\+\_\+4\+Transfers}~((uint16\+\_\+t)0x0300)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Burst\+Length\+\_\+5\+Transfers}~((uint16\+\_\+t)0x0400)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Burst\+Length\+\_\+6\+Transfers}~((uint16\+\_\+t)0x0500)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Burst\+Length\+\_\+7\+Transfers}~((uint16\+\_\+t)0x0600)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Burst\+Length\+\_\+8\+Transfers}~((uint16\+\_\+t)0x0700)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Burst\+Length\+\_\+9\+Transfers}~((uint16\+\_\+t)0x0800)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Burst\+Length\+\_\+10\+Transfers}~((uint16\+\_\+t)0x0900)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Burst\+Length\+\_\+11\+Transfers}~((uint16\+\_\+t)0x0\+A00)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Burst\+Length\+\_\+12\+Transfers}~((uint16\+\_\+t)0x0\+B00)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Burst\+Length\+\_\+13\+Transfers}~((uint16\+\_\+t)0x0\+C00)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Burst\+Length\+\_\+14\+Transfers}~((uint16\+\_\+t)0x0\+D00)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Burst\+Length\+\_\+15\+Transfers}~((uint16\+\_\+t)0x0\+E00)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Burst\+Length\+\_\+16\+Transfers}~((uint16\+\_\+t)0x0\+F00)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Burst\+Length\+\_\+17\+Transfers}~((uint16\+\_\+t)0x1000)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Burst\+Length\+\_\+18\+Transfers}~((uint16\+\_\+t)0x1100)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+D\+M\+A\+\_\+\+L\+E\+N\+G\+TH}(L\+E\+N\+G\+TH)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+\_\+\+Update}~((uint16\+\_\+t)0x0100)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+\_\+\+C\+C1}~((uint16\+\_\+t)0x0200)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+\_\+\+C\+C2}~((uint16\+\_\+t)0x0400)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+\_\+\+C\+C3}~((uint16\+\_\+t)0x0800)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+\_\+\+C\+C4}~((uint16\+\_\+t)0x1000)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+\_\+\+C\+OM}~((uint16\+\_\+t)0x2000)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+\_\+\+Trigger}~((uint16\+\_\+t)0x4000)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+D\+M\+A\+\_\+\+S\+O\+U\+R\+CE}(S\+O\+U\+R\+CE)~((((S\+O\+U\+R\+CE) \& (uint16\+\_\+t)0x80\+F\+F) == 0x0000) \&\& ((\+S\+O\+U\+R\+C\+E) != 0x0000))
\item 
\#define {\bfseries T\+I\+M\+\_\+\+Ext\+T\+R\+G\+P\+S\+C\+\_\+\+O\+FF}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+Ext\+T\+R\+G\+P\+S\+C\+\_\+\+D\+I\+V2}~((uint16\+\_\+t)0x1000)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+Ext\+T\+R\+G\+P\+S\+C\+\_\+\+D\+I\+V4}~((uint16\+\_\+t)0x2000)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+Ext\+T\+R\+G\+P\+S\+C\+\_\+\+D\+I\+V8}~((uint16\+\_\+t)0x3000)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+E\+X\+T\+\_\+\+P\+R\+E\+S\+C\+A\+L\+ER}(P\+R\+E\+S\+C\+A\+L\+ER)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+S\+\_\+\+I\+T\+R0}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+S\+\_\+\+I\+T\+R1}~((uint16\+\_\+t)0x0010)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+S\+\_\+\+I\+T\+R2}~((uint16\+\_\+t)0x0020)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+S\+\_\+\+I\+T\+R3}~((uint16\+\_\+t)0x0030)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+S\+\_\+\+T\+I1\+F\+\_\+\+ED}~((uint16\+\_\+t)0x0040)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+S\+\_\+\+T\+I1\+F\+P1}~((uint16\+\_\+t)0x0050)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+S\+\_\+\+T\+I2\+F\+P2}~((uint16\+\_\+t)0x0060)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+S\+\_\+\+E\+T\+RF}~((uint16\+\_\+t)0x0070)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+S\+E\+L\+E\+C\+T\+I\+ON}(S\+E\+L\+E\+C\+T\+I\+ON)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+S\+E\+L\+E\+C\+T\+I\+ON}(S\+E\+L\+E\+C\+T\+I\+ON)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+Ix\+External\+C\+L\+K1\+Source\+\_\+\+T\+I1}~((uint16\+\_\+t)0x0050)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+Ix\+External\+C\+L\+K1\+Source\+\_\+\+T\+I2}~((uint16\+\_\+t)0x0060)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+Ix\+External\+C\+L\+K1\+Source\+\_\+\+T\+I1\+ED}~((uint16\+\_\+t)0x0040)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+Ext\+T\+R\+G\+Polarity\+\_\+\+Inverted}~((uint16\+\_\+t)0x8000)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+Ext\+T\+R\+G\+Polarity\+\_\+\+Non\+Inverted}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+E\+X\+T\+\_\+\+P\+O\+L\+A\+R\+I\+TY}(P\+O\+L\+A\+R\+I\+TY)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+P\+S\+C\+Reload\+Mode\+\_\+\+Update}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+P\+S\+C\+Reload\+Mode\+\_\+\+Immediate}~((uint16\+\_\+t)0x0001)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+R\+E\+L\+O\+AD}(R\+E\+L\+O\+AD)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+Forced\+Action\+\_\+\+Active}~((uint16\+\_\+t)0x0050)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+Forced\+Action\+\_\+\+In\+Active}~((uint16\+\_\+t)0x0040)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+F\+O\+R\+C\+E\+D\+\_\+\+A\+C\+T\+I\+ON}(A\+C\+T\+I\+ON)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+Encoder\+Mode\+\_\+\+T\+I1}~((uint16\+\_\+t)0x0001)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+Encoder\+Mode\+\_\+\+T\+I2}~((uint16\+\_\+t)0x0002)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+Encoder\+Mode\+\_\+\+T\+I12}~((uint16\+\_\+t)0x0003)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+E\+N\+C\+O\+D\+E\+R\+\_\+\+M\+O\+DE}(M\+O\+DE)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+Event\+Source\+\_\+\+Update}~((uint16\+\_\+t)0x0001)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+Event\+Source\+\_\+\+C\+C1}~((uint16\+\_\+t)0x0002)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+Event\+Source\+\_\+\+C\+C2}~((uint16\+\_\+t)0x0004)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+Event\+Source\+\_\+\+C\+C3}~((uint16\+\_\+t)0x0008)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+Event\+Source\+\_\+\+C\+C4}~((uint16\+\_\+t)0x0010)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+Event\+Source\+\_\+\+C\+OM}~((uint16\+\_\+t)0x0020)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+Event\+Source\+\_\+\+Trigger}~((uint16\+\_\+t)0x0040)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+Event\+Source\+\_\+\+Break}~((uint16\+\_\+t)0x0080)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+O\+U\+R\+CE}(S\+O\+U\+R\+CE)~((((S\+O\+U\+R\+CE) \& (uint16\+\_\+t)0x\+F\+F00) == 0x0000) \&\& ((\+S\+O\+U\+R\+C\+E) != 0x0000))
\item 
\#define \hyperlink{group___t_i_m___update___source_ga32c67bc3f8211a2c7b44ee9fe1523875}{T\+I\+M\+\_\+\+Update\+Source\+\_\+\+Global}~((uint16\+\_\+t)0x0000)
\item 
\#define \hyperlink{group___t_i_m___update___source_ga6f50423cdb011137ae8cd303ccd2080c}{T\+I\+M\+\_\+\+Update\+Source\+\_\+\+Regular}~((uint16\+\_\+t)0x0001)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+U\+P\+D\+A\+T\+E\+\_\+\+S\+O\+U\+R\+CE}(S\+O\+U\+R\+CE)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+Preload\+\_\+\+Enable}~((uint16\+\_\+t)0x0008)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+Preload\+\_\+\+Disable}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+O\+C\+P\+R\+E\+L\+O\+A\+D\+\_\+\+S\+T\+A\+TE}(S\+T\+A\+TE)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+Fast\+\_\+\+Enable}~((uint16\+\_\+t)0x0004)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+Fast\+\_\+\+Disable}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+O\+C\+F\+A\+S\+T\+\_\+\+S\+T\+A\+TE}(S\+T\+A\+TE)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+Clear\+\_\+\+Enable}~((uint16\+\_\+t)0x0080)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+Clear\+\_\+\+Disable}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+O\+C\+C\+L\+E\+A\+R\+\_\+\+S\+T\+A\+TE}(S\+T\+A\+TE)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+R\+G\+O\+Source\+\_\+\+Reset}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+R\+G\+O\+Source\+\_\+\+Enable}~((uint16\+\_\+t)0x0010)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+R\+G\+O\+Source\+\_\+\+Update}~((uint16\+\_\+t)0x0020)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+R\+G\+O\+Source\+\_\+\+O\+C1}~((uint16\+\_\+t)0x0030)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+R\+G\+O\+Source\+\_\+\+O\+C1\+Ref}~((uint16\+\_\+t)0x0040)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+R\+G\+O\+Source\+\_\+\+O\+C2\+Ref}~((uint16\+\_\+t)0x0050)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+R\+G\+O\+Source\+\_\+\+O\+C3\+Ref}~((uint16\+\_\+t)0x0060)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+R\+G\+O\+Source\+\_\+\+O\+C4\+Ref}~((uint16\+\_\+t)0x0070)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+T\+R\+G\+O\+\_\+\+S\+O\+U\+R\+CE}(S\+O\+U\+R\+CE)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+Slave\+Mode\+\_\+\+Reset}~((uint16\+\_\+t)0x0004)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+Slave\+Mode\+\_\+\+Gated}~((uint16\+\_\+t)0x0005)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+Slave\+Mode\+\_\+\+Trigger}~((uint16\+\_\+t)0x0006)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+Slave\+Mode\+\_\+\+External1}~((uint16\+\_\+t)0x0007)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+S\+L\+A\+V\+E\+\_\+\+M\+O\+DE}(M\+O\+DE)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+Master\+Slave\+Mode\+\_\+\+Enable}~((uint16\+\_\+t)0x0080)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+Master\+Slave\+Mode\+\_\+\+Disable}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+M\+S\+M\+\_\+\+S\+T\+A\+TE}(S\+T\+A\+TE)
\item 
\#define {\bfseries T\+I\+M2\+\_\+\+T\+I\+M8\+\_\+\+T\+R\+GO}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries T\+I\+M2\+\_\+\+E\+T\+H\+\_\+\+P\+TP}~((uint16\+\_\+t)0x0400)
\item 
\#define {\bfseries T\+I\+M2\+\_\+\+U\+S\+B\+F\+S\+\_\+\+S\+OF}~((uint16\+\_\+t)0x0800)
\item 
\#define {\bfseries T\+I\+M2\+\_\+\+U\+S\+B\+H\+S\+\_\+\+S\+OF}~((uint16\+\_\+t)0x0\+C00)
\item 
\#define {\bfseries T\+I\+M5\+\_\+\+G\+P\+IO}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries T\+I\+M5\+\_\+\+L\+SI}~((uint16\+\_\+t)0x0040)
\item 
\#define {\bfseries T\+I\+M5\+\_\+\+L\+SE}~((uint16\+\_\+t)0x0080)
\item 
\#define {\bfseries T\+I\+M5\+\_\+\+R\+TC}~((uint16\+\_\+t)0x00\+C0)
\item 
\#define {\bfseries T\+I\+M11\+\_\+\+G\+P\+IO}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries T\+I\+M11\+\_\+\+H\+SE}~((uint16\+\_\+t)0x0002)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+R\+E\+M\+AP}(T\+I\+M\+\_\+\+R\+E\+M\+AP)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+Update}~((uint16\+\_\+t)0x0001)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+C\+C1}~((uint16\+\_\+t)0x0002)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+C\+C2}~((uint16\+\_\+t)0x0004)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+C\+C3}~((uint16\+\_\+t)0x0008)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+C\+C4}~((uint16\+\_\+t)0x0010)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+C\+OM}~((uint16\+\_\+t)0x0020)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+Trigger}~((uint16\+\_\+t)0x0040)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+Break}~((uint16\+\_\+t)0x0080)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+C\+C1\+OF}~((uint16\+\_\+t)0x0200)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+C\+C2\+OF}~((uint16\+\_\+t)0x0400)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+C\+C3\+OF}~((uint16\+\_\+t)0x0800)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+C\+C4\+OF}~((uint16\+\_\+t)0x1000)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+G\+E\+T\+\_\+\+F\+L\+AG}(F\+L\+AG)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+I\+C\+\_\+\+F\+I\+L\+T\+ER}(I\+C\+F\+I\+L\+T\+ER)~((I\+C\+F\+I\+L\+T\+ER) $<$= 0x\+F)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+E\+X\+T\+\_\+\+F\+I\+L\+T\+ER}(E\+X\+T\+F\+I\+L\+T\+ER)~((E\+X\+T\+F\+I\+L\+T\+ER) $<$= 0x\+F)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Burst\+Length\+\_\+1\+Byte}~T\+I\+M\+\_\+\+D\+M\+A\+Burst\+Length\+\_\+1\+Transfer
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Burst\+Length\+\_\+2\+Bytes}~T\+I\+M\+\_\+\+D\+M\+A\+Burst\+Length\+\_\+2\+Transfers
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Burst\+Length\+\_\+3\+Bytes}~T\+I\+M\+\_\+\+D\+M\+A\+Burst\+Length\+\_\+3\+Transfers
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Burst\+Length\+\_\+4\+Bytes}~T\+I\+M\+\_\+\+D\+M\+A\+Burst\+Length\+\_\+4\+Transfers
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Burst\+Length\+\_\+5\+Bytes}~T\+I\+M\+\_\+\+D\+M\+A\+Burst\+Length\+\_\+5\+Transfers
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Burst\+Length\+\_\+6\+Bytes}~T\+I\+M\+\_\+\+D\+M\+A\+Burst\+Length\+\_\+6\+Transfers
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Burst\+Length\+\_\+7\+Bytes}~T\+I\+M\+\_\+\+D\+M\+A\+Burst\+Length\+\_\+7\+Transfers
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Burst\+Length\+\_\+8\+Bytes}~T\+I\+M\+\_\+\+D\+M\+A\+Burst\+Length\+\_\+8\+Transfers
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Burst\+Length\+\_\+9\+Bytes}~T\+I\+M\+\_\+\+D\+M\+A\+Burst\+Length\+\_\+9\+Transfers
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Burst\+Length\+\_\+10\+Bytes}~T\+I\+M\+\_\+\+D\+M\+A\+Burst\+Length\+\_\+10\+Transfers
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Burst\+Length\+\_\+11\+Bytes}~T\+I\+M\+\_\+\+D\+M\+A\+Burst\+Length\+\_\+11\+Transfers
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Burst\+Length\+\_\+12\+Bytes}~T\+I\+M\+\_\+\+D\+M\+A\+Burst\+Length\+\_\+12\+Transfers
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Burst\+Length\+\_\+13\+Bytes}~T\+I\+M\+\_\+\+D\+M\+A\+Burst\+Length\+\_\+13\+Transfers
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Burst\+Length\+\_\+14\+Bytes}~T\+I\+M\+\_\+\+D\+M\+A\+Burst\+Length\+\_\+14\+Transfers
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Burst\+Length\+\_\+15\+Bytes}~T\+I\+M\+\_\+\+D\+M\+A\+Burst\+Length\+\_\+15\+Transfers
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Burst\+Length\+\_\+16\+Bytes}~T\+I\+M\+\_\+\+D\+M\+A\+Burst\+Length\+\_\+16\+Transfers
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Burst\+Length\+\_\+17\+Bytes}~T\+I\+M\+\_\+\+D\+M\+A\+Burst\+Length\+\_\+17\+Transfers
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Burst\+Length\+\_\+18\+Bytes}~T\+I\+M\+\_\+\+D\+M\+A\+Burst\+Length\+\_\+18\+Transfers
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group___t_i_m_ga1659cc0ce503ac151568e0c7c02b1ba5}{T\+I\+M\+\_\+\+De\+Init} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx)
\begin{DoxyCompactList}\small\item\em Deinitializes the T\+I\+Mx peripheral registers to their default reset values. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_ga83fd58c9416802d9638bbe1715c98932}{T\+I\+M\+\_\+\+Time\+Base\+Init} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, \hyperlink{struct_t_i_m___time_base_init_type_def}{T\+I\+M\+\_\+\+Time\+Base\+Init\+Type\+Def} $\ast$T\+I\+M\+\_\+\+Time\+Base\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the T\+I\+Mx Time Base Unit peripheral according to the specified parameters in the T\+I\+M\+\_\+\+Time\+Base\+Init\+Struct. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_ga1556a0b9a5d53506875fd7de0cbc6b1f}{T\+I\+M\+\_\+\+Time\+Base\+Struct\+Init} (\hyperlink{struct_t_i_m___time_base_init_type_def}{T\+I\+M\+\_\+\+Time\+Base\+Init\+Type\+Def} $\ast$T\+I\+M\+\_\+\+Time\+Base\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each T\+I\+M\+\_\+\+Time\+Base\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_ga45c6fd9041baf7f64c121e0172f305c7}{T\+I\+M\+\_\+\+Prescaler\+Config} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t Prescaler, uint16\+\_\+t T\+I\+M\+\_\+\+P\+S\+C\+Reload\+Mode)
\begin{DoxyCompactList}\small\item\em Configures the T\+I\+Mx Prescaler. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_ga93941c1db20bf3794f377307df90a67b}{T\+I\+M\+\_\+\+Counter\+Mode\+Config} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+Counter\+Mode)
\begin{DoxyCompactList}\small\item\em Specifies the T\+I\+Mx Counter Mode to be used. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_ga18173e7955a85d5c2598c643eada2692}{T\+I\+M\+\_\+\+Set\+Counter} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint32\+\_\+t Counter)
\begin{DoxyCompactList}\small\item\em Sets the T\+I\+Mx Counter Register value. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_gad6a388d498c7f299d00a9d0871943041}{T\+I\+M\+\_\+\+Set\+Autoreload} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint32\+\_\+t Autoreload)
\begin{DoxyCompactList}\small\item\em Sets the T\+I\+Mx Autoreload Register value. \end{DoxyCompactList}\item 
uint32\+\_\+t \hyperlink{group___t_i_m_ga53607976e0866ab424e294cda9f6036e}{T\+I\+M\+\_\+\+Get\+Counter} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx)
\begin{DoxyCompactList}\small\item\em Gets the T\+I\+Mx Counter value. \end{DoxyCompactList}\item 
uint16\+\_\+t \hyperlink{group___t_i_m_ga427eb6e533480e02a27cd0ca876183d6}{T\+I\+M\+\_\+\+Get\+Prescaler} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx)
\begin{DoxyCompactList}\small\item\em Gets the T\+I\+Mx Prescaler value. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_gace2384dd33e849a054f61b8e1fc7e7c3}{T\+I\+M\+\_\+\+Update\+Disable\+Config} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or Disables the T\+I\+Mx Update event. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_ga1d7a8f952e209de142499e67a653fc1f}{T\+I\+M\+\_\+\+Update\+Request\+Config} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+Update\+Source)
\begin{DoxyCompactList}\small\item\em Configures the T\+I\+Mx Update Request Interrupt source. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_ga42b44b9fc2b0798d733720dd6bac1ac0}{T\+I\+M\+\_\+\+A\+R\+R\+Preload\+Config} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables T\+I\+Mx peripheral Preload register on A\+RR. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_gadd2cca5fac6c1291dc4339098d5c9562}{T\+I\+M\+\_\+\+Select\+One\+Pulse\+Mode} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+O\+P\+Mode)
\begin{DoxyCompactList}\small\item\em Selects the T\+I\+Mx\textquotesingle{}s One Pulse Mode. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_ga20ef804dc32c723662d11ee7da3baab2}{T\+I\+M\+\_\+\+Set\+Clock\+Division} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+C\+KD)
\begin{DoxyCompactList}\small\item\em Sets the T\+I\+Mx Clock Division value. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_ga2bdc275bcbd2ce9d1ba632e6c89896b7}{T\+I\+M\+\_\+\+Cmd} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified T\+IM peripheral. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_gafcdb6ff00158862aef7fed5e7a554a3e}{T\+I\+M\+\_\+\+O\+C1\+Init} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, \hyperlink{struct_t_i_m___o_c_init_type_def}{T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def} $\ast$T\+I\+M\+\_\+\+O\+C\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the T\+I\+Mx Channel1 according to the specified parameters in the T\+I\+M\+\_\+\+O\+C\+Init\+Struct. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_ga2017455121d910d6ff63ac6f219842c5}{T\+I\+M\+\_\+\+O\+C2\+Init} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, \hyperlink{struct_t_i_m___o_c_init_type_def}{T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def} $\ast$T\+I\+M\+\_\+\+O\+C\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the T\+I\+Mx Channel2 according to the specified parameters in the T\+I\+M\+\_\+\+O\+C\+Init\+Struct. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_ga90d4a358d4e6d4c5ed17dc1d6beb5f30}{T\+I\+M\+\_\+\+O\+C3\+Init} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, \hyperlink{struct_t_i_m___o_c_init_type_def}{T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def} $\ast$T\+I\+M\+\_\+\+O\+C\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the T\+I\+Mx Channel3 according to the specified parameters in the T\+I\+M\+\_\+\+O\+C\+Init\+Struct. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_ga64571ebbb58cac39a9e760050175f11c}{T\+I\+M\+\_\+\+O\+C4\+Init} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, \hyperlink{struct_t_i_m___o_c_init_type_def}{T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def} $\ast$T\+I\+M\+\_\+\+O\+C\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the T\+I\+Mx Channel4 according to the specified parameters in the T\+I\+M\+\_\+\+O\+C\+Init\+Struct. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_ga394683c78ae02837882e36014e11643e}{T\+I\+M\+\_\+\+O\+C\+Struct\+Init} (\hyperlink{struct_t_i_m___o_c_init_type_def}{T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def} $\ast$T\+I\+M\+\_\+\+O\+C\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each T\+I\+M\+\_\+\+O\+C\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_ga83ea0af5a7c1af521236ce5e4d2c42b0}{T\+I\+M\+\_\+\+Select\+O\+CxM} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+Channel, uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+Mode)
\begin{DoxyCompactList}\small\item\em Selects the T\+IM Output Compare Mode. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_ga48631e66c32bb905946664f4722b2546}{T\+I\+M\+\_\+\+Set\+Compare1} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint32\+\_\+t Compare1)
\begin{DoxyCompactList}\small\item\em Sets the T\+I\+Mx Capture Compare1 Register value. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_ga3de36754f3ba5d46b9ef2bf8e77575c7}{T\+I\+M\+\_\+\+Set\+Compare2} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint32\+\_\+t Compare2)
\begin{DoxyCompactList}\small\item\em Sets the T\+I\+Mx Capture Compare2 Register value. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_gac372fbbbbc20329802659dd6c6b4e051}{T\+I\+M\+\_\+\+Set\+Compare3} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint32\+\_\+t Compare3)
\begin{DoxyCompactList}\small\item\em Sets the T\+I\+Mx Capture Compare3 Register value. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_ga99ba6c2afa87a239c9d32a49762b4245}{T\+I\+M\+\_\+\+Set\+Compare4} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint32\+\_\+t Compare4)
\begin{DoxyCompactList}\small\item\em Sets the T\+I\+Mx Capture Compare4 Register value. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_ga4f58c12e6493a0d8b9555c9097b831d6}{T\+I\+M\+\_\+\+Forced\+O\+C1\+Config} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+Forced\+Action)
\begin{DoxyCompactList}\small\item\em Forces the T\+I\+Mx output 1 waveform to active or inactive level. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_ga3d2902b6fbab8dd55cd531055ffcc63d}{T\+I\+M\+\_\+\+Forced\+O\+C2\+Config} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+Forced\+Action)
\begin{DoxyCompactList}\small\item\em Forces the T\+I\+Mx output 2 waveform to active or inactive level. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_ga920b0fb4ca44fceffd1c3e441feebd8f}{T\+I\+M\+\_\+\+Forced\+O\+C3\+Config} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+Forced\+Action)
\begin{DoxyCompactList}\small\item\em Forces the T\+I\+Mx output 3 waveform to active or inactive level. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_gaf0a0bbe74251e56d4b835d20b0a3aa63}{T\+I\+M\+\_\+\+Forced\+O\+C4\+Config} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+Forced\+Action)
\begin{DoxyCompactList}\small\item\em Forces the T\+I\+Mx output 4 waveform to active or inactive level. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_ga60e6c29ad8f919bef616cf8e3306dd64}{T\+I\+M\+\_\+\+O\+C1\+Preload\+Config} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+Preload)
\begin{DoxyCompactList}\small\item\em Enables or disables the T\+I\+Mx peripheral Preload register on C\+C\+R1. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_ga75b4614c6dd2cd52f2c5becdb6590c10}{T\+I\+M\+\_\+\+O\+C2\+Preload\+Config} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+Preload)
\begin{DoxyCompactList}\small\item\em Enables or disables the T\+I\+Mx peripheral Preload register on C\+C\+R2. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_ga8b2391685a519e60e596b7d596f86f09}{T\+I\+M\+\_\+\+O\+C3\+Preload\+Config} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+Preload)
\begin{DoxyCompactList}\small\item\em Enables or disables the T\+I\+Mx peripheral Preload register on C\+C\+R3. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_ga8bf4dfb35ff0c7b494dd96579f50b1ec}{T\+I\+M\+\_\+\+O\+C4\+Preload\+Config} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+Preload)
\begin{DoxyCompactList}\small\item\em Enables or disables the T\+I\+Mx peripheral Preload register on C\+C\+R4. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_gaec82031ca62f31f5483195c09752a83a}{T\+I\+M\+\_\+\+O\+C1\+Fast\+Config} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+Fast)
\begin{DoxyCompactList}\small\item\em Configures the T\+I\+Mx Output Compare 1 Fast feature. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_ga413359c87f46c69f1ffe2dc8fb3a65e7}{T\+I\+M\+\_\+\+O\+C2\+Fast\+Config} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+Fast)
\begin{DoxyCompactList}\small\item\em Configures the T\+I\+Mx Output Compare 2 Fast feature. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_gab2f3698e6e56bd9b0a4be7056ba789e1}{T\+I\+M\+\_\+\+O\+C3\+Fast\+Config} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+Fast)
\begin{DoxyCompactList}\small\item\em Configures the T\+I\+Mx Output Compare 3 Fast feature. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_ga58279a04e8ea5333f1079d3cce8dde12}{T\+I\+M\+\_\+\+O\+C4\+Fast\+Config} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+Fast)
\begin{DoxyCompactList}\small\item\em Configures the T\+I\+Mx Output Compare 4 Fast feature. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_ga34e926cd8a99cfcc7480b2d6de5118b6}{T\+I\+M\+\_\+\+Clear\+O\+C1\+Ref} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+Clear)
\begin{DoxyCompactList}\small\item\em Clears or safeguards the O\+C\+R\+E\+F1 signal on an external event. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_gac474ebc815d24c8a589969e0c68b27b0}{T\+I\+M\+\_\+\+Clear\+O\+C2\+Ref} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+Clear)
\begin{DoxyCompactList}\small\item\em Clears or safeguards the O\+C\+R\+E\+F2 signal on an external event. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_ga0bd9476a14bd346c319945ec4fa2bc67}{T\+I\+M\+\_\+\+Clear\+O\+C3\+Ref} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+Clear)
\begin{DoxyCompactList}\small\item\em Clears or safeguards the O\+C\+R\+E\+F3 signal on an external event. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_gaeee5fa66b26e7c6f71850272dc3028f3}{T\+I\+M\+\_\+\+Clear\+O\+C4\+Ref} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+Clear)
\begin{DoxyCompactList}\small\item\em Clears or safeguards the O\+C\+R\+E\+F4 signal on an external event. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_ga03878f78163485c8a3508cff2111c297}{T\+I\+M\+\_\+\+O\+C1\+Polarity\+Config} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+Polarity)
\begin{DoxyCompactList}\small\item\em Configures the T\+I\+Mx channel 1 polarity. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_ga3cb91578e7dd34ea7d09862482960445}{T\+I\+M\+\_\+\+O\+C1\+N\+Polarity\+Config} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+N\+Polarity)
\begin{DoxyCompactList}\small\item\em Configures the T\+I\+Mx Channel 1N polarity. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_ga6831cacaac1ef50291af94db94450797}{T\+I\+M\+\_\+\+O\+C2\+Polarity\+Config} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+Polarity)
\begin{DoxyCompactList}\small\item\em Configures the T\+I\+Mx channel 2 polarity. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_ga2fa6ea3a89f446b52b4e699272b70cad}{T\+I\+M\+\_\+\+O\+C2\+N\+Polarity\+Config} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+N\+Polarity)
\begin{DoxyCompactList}\small\item\em Configures the T\+I\+Mx Channel 2N polarity. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_ga1ef43b03fe666495e80aac9741ae7ab0}{T\+I\+M\+\_\+\+O\+C3\+Polarity\+Config} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+Polarity)
\begin{DoxyCompactList}\small\item\em Configures the T\+I\+Mx channel 3 polarity. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_gac710acc5b682e892584fc6f089f61dc2}{T\+I\+M\+\_\+\+O\+C3\+N\+Polarity\+Config} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+N\+Polarity)
\begin{DoxyCompactList}\small\item\em Configures the T\+I\+Mx Channel 3N polarity. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_gad678410f7c7244f83daad93ce9d1056e}{T\+I\+M\+\_\+\+O\+C4\+Polarity\+Config} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+Polarity)
\begin{DoxyCompactList}\small\item\em Configures the T\+I\+Mx channel 4 polarity. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_ga3ecc4647d9ede261beb5e0535cf29ebb}{T\+I\+M\+\_\+\+C\+Cx\+Cmd} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+Channel, uint16\+\_\+t T\+I\+M\+\_\+\+C\+Cx)
\begin{DoxyCompactList}\small\item\em Enables or disables the T\+IM Capture Compare Channel x. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_ga304ff7c8a1615498da749bf2507e9f2b}{T\+I\+M\+\_\+\+C\+Cx\+N\+Cmd} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+Channel, uint16\+\_\+t T\+I\+M\+\_\+\+C\+CxN)
\begin{DoxyCompactList}\small\item\em Enables or disables the T\+IM Capture Compare Channel xN. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_ga9e6a153dd6552e4e1188eba227316f7f}{T\+I\+M\+\_\+\+I\+C\+Init} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, \hyperlink{struct_t_i_m___i_c_init_type_def}{T\+I\+M\+\_\+\+I\+C\+Init\+Type\+Def} $\ast$T\+I\+M\+\_\+\+I\+C\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the T\+IM peripheral according to the specified parameters in the T\+I\+M\+\_\+\+I\+C\+Init\+Struct. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_ga5005dac8e4e8a4c7fc2a0ef05b77cc50}{T\+I\+M\+\_\+\+I\+C\+Struct\+Init} (\hyperlink{struct_t_i_m___i_c_init_type_def}{T\+I\+M\+\_\+\+I\+C\+Init\+Type\+Def} $\ast$T\+I\+M\+\_\+\+I\+C\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each T\+I\+M\+\_\+\+I\+C\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_gaa71f9296556310f85628d6c748a06475}{T\+I\+M\+\_\+\+P\+W\+M\+I\+Config} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, \hyperlink{struct_t_i_m___i_c_init_type_def}{T\+I\+M\+\_\+\+I\+C\+Init\+Type\+Def} $\ast$T\+I\+M\+\_\+\+I\+C\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Configures the T\+IM peripheral according to the specified parameters in the T\+I\+M\+\_\+\+I\+C\+Init\+Struct to measure an external P\+WM signal. \end{DoxyCompactList}\item 
uint32\+\_\+t \hyperlink{group___t_i_m_ga6bd39ca543305ff0cd06fce0f678d94d}{T\+I\+M\+\_\+\+Get\+Capture1} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx)
\begin{DoxyCompactList}\small\item\em Gets the T\+I\+Mx Input Capture 1 value. \end{DoxyCompactList}\item 
uint32\+\_\+t \hyperlink{group___t_i_m_ga2524cb5db14e388fb7f20c99fb3d58a5}{T\+I\+M\+\_\+\+Get\+Capture2} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx)
\begin{DoxyCompactList}\small\item\em Gets the T\+I\+Mx Input Capture 2 value. \end{DoxyCompactList}\item 
uint32\+\_\+t \hyperlink{group___t_i_m_ga71ee9ce2c535ec0fb3fac5f9119221f7}{T\+I\+M\+\_\+\+Get\+Capture3} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx)
\begin{DoxyCompactList}\small\item\em Gets the T\+I\+Mx Input Capture 3 value. \end{DoxyCompactList}\item 
uint32\+\_\+t \hyperlink{group___t_i_m_ga420b022cbc71ac603b5dd4922687abb1}{T\+I\+M\+\_\+\+Get\+Capture4} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx)
\begin{DoxyCompactList}\small\item\em Gets the T\+I\+Mx Input Capture 4 value. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_gaf0f684dea88e222de9689d8ed0ca8805}{T\+I\+M\+\_\+\+Set\+I\+C1\+Prescaler} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+I\+C\+P\+SC)
\begin{DoxyCompactList}\small\item\em Sets the T\+I\+Mx Input Capture 1 prescaler. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_ga3cc4869b5fe73271808512c89322a325}{T\+I\+M\+\_\+\+Set\+I\+C2\+Prescaler} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+I\+C\+P\+SC)
\begin{DoxyCompactList}\small\item\em Sets the T\+I\+Mx Input Capture 2 prescaler. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_ga76f906383b8132ebe00dffadb70cf7f9}{T\+I\+M\+\_\+\+Set\+I\+C3\+Prescaler} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+I\+C\+P\+SC)
\begin{DoxyCompactList}\small\item\em Sets the T\+I\+Mx Input Capture 3 prescaler. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_ga0f2c784271356d6b64b8c0da64dbdbc2}{T\+I\+M\+\_\+\+Set\+I\+C4\+Prescaler} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+I\+C\+P\+SC)
\begin{DoxyCompactList}\small\item\em Sets the T\+I\+Mx Input Capture 4 prescaler. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_ga3df4ba3f0727f63ce621e2b2e6035d4f}{T\+I\+M\+\_\+\+B\+D\+T\+R\+Config} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, \hyperlink{struct_t_i_m___b_d_t_r_init_type_def}{T\+I\+M\+\_\+\+B\+D\+T\+R\+Init\+Type\+Def} $\ast$T\+I\+M\+\_\+\+B\+D\+T\+R\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Configures the Break feature, dead time, Lock level, O\+S\+S\+I/\+O\+S\+SR State and the A\+O\+E(automatic output enable). \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_gaea0f49938cda8ae0738162194798afc6}{T\+I\+M\+\_\+\+B\+D\+T\+R\+Struct\+Init} (\hyperlink{struct_t_i_m___b_d_t_r_init_type_def}{T\+I\+M\+\_\+\+B\+D\+T\+R\+Init\+Type\+Def} $\ast$T\+I\+M\+\_\+\+B\+D\+T\+R\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each T\+I\+M\+\_\+\+B\+D\+T\+R\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_ga3e59ebced2ab8e0b817c460f1670e97d}{T\+I\+M\+\_\+\+Ctrl\+P\+W\+M\+Outputs} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the T\+IM peripheral Main Outputs. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_gaff2e7f9959b1b36e830df028c14accc8}{T\+I\+M\+\_\+\+Select\+C\+OM} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Selects the T\+IM peripheral Commutation event. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_ga0a935254e44312b1d78e8684a58db3c1}{T\+I\+M\+\_\+\+C\+C\+Preload\+Control} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Sets or Resets the T\+IM peripheral Capture Compare Preload Control bit. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_ga70e3d6c09d55ee69002e154c85cd40e4}{T\+I\+M\+\_\+\+I\+T\+Config} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+IT, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified T\+IM interrupts. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_ga38bd4ffda920dd4f7655a0a2c6100a6e}{T\+I\+M\+\_\+\+Generate\+Event} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+Event\+Source)
\begin{DoxyCompactList}\small\item\em Configures the T\+I\+Mx event to be generate by software. \end{DoxyCompactList}\item 
Flag\+Status \hyperlink{group___t_i_m_ga0adcbbd5e838ec8642e7a9b80075f41f}{T\+I\+M\+\_\+\+Get\+Flag\+Status} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+F\+L\+AG)
\begin{DoxyCompactList}\small\item\em Checks whether the specified T\+IM flag is set or not. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_ga46568c7b254941dc53e785342d60baf3}{T\+I\+M\+\_\+\+Clear\+Flag} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+F\+L\+AG)
\begin{DoxyCompactList}\small\item\em Clears the T\+I\+Mx\textquotesingle{}s pending flags. \end{DoxyCompactList}\item 
I\+T\+Status \hyperlink{group___t_i_m_ga0827a0b411707304f76d33050727c24d}{T\+I\+M\+\_\+\+Get\+I\+T\+Status} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Checks whether the T\+IM interrupt has occurred or not. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_ga9eb1e95af71ed380f51a2c6d585cc5d6}{T\+I\+M\+\_\+\+Clear\+I\+T\+Pending\+Bit} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Clears the T\+I\+Mx\textquotesingle{}s interrupt pending bits. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_gad7156f84c436c8ac92cd789611826d09}{T\+I\+M\+\_\+\+D\+M\+A\+Config} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+D\+M\+A\+Base, uint16\+\_\+t T\+I\+M\+\_\+\+D\+M\+A\+Burst\+Length)
\begin{DoxyCompactList}\small\item\em Configures the T\+I\+Mx\textquotesingle{}s D\+MA interface. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_ga24700389cfa3ea9b42234933b23f1399}{T\+I\+M\+\_\+\+D\+M\+A\+Cmd} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+D\+M\+A\+Source, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the T\+I\+Mx\textquotesingle{}s D\+MA Requests. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_ga5273cb65acb885fe7982827b1c6b7d75}{T\+I\+M\+\_\+\+Select\+C\+C\+D\+MA} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Selects the T\+I\+Mx peripheral Capture Compare D\+MA source. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_ga2394f0221709c0659874f9a4184cf86e}{T\+I\+M\+\_\+\+Internal\+Clock\+Config} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx)
\begin{DoxyCompactList}\small\item\em Configures the T\+I\+Mx internal Clock. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_gabef227d21d9e121e6a4ec5ab6223f5a9}{T\+I\+M\+\_\+\+I\+T\+Rx\+External\+Clock\+Config} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+Input\+Trigger\+Source)
\begin{DoxyCompactList}\small\item\em Configures the T\+I\+Mx Internal Trigger as External Clock. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_gaf460e7d9c9969044e364130e209937fc}{T\+I\+M\+\_\+\+T\+Ix\+External\+Clock\+Config} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+T\+Ix\+External\+C\+L\+K\+Source, uint16\+\_\+t T\+I\+M\+\_\+\+I\+C\+Polarity, uint16\+\_\+t I\+C\+Filter)
\begin{DoxyCompactList}\small\item\em Configures the T\+I\+Mx Trigger as External Clock. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_ga47c05638b93aabcd641dbc8859e1b2df}{T\+I\+M\+\_\+\+E\+T\+R\+Clock\+Mode1\+Config} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+Ext\+T\+R\+G\+Prescaler, uint16\+\_\+t T\+I\+M\+\_\+\+Ext\+T\+R\+G\+Polarity, uint16\+\_\+t Ext\+T\+R\+G\+Filter)
\begin{DoxyCompactList}\small\item\em Configures the External clock Mode1. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_ga0a9cbcbab32326cbbdaf4c111f59ec20}{T\+I\+M\+\_\+\+E\+T\+R\+Clock\+Mode2\+Config} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+Ext\+T\+R\+G\+Prescaler, uint16\+\_\+t T\+I\+M\+\_\+\+Ext\+T\+R\+G\+Polarity, uint16\+\_\+t Ext\+T\+R\+G\+Filter)
\begin{DoxyCompactList}\small\item\em Configures the External clock Mode2. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_ga4252583c6ae8a73d6fc66f7e951dbc35}{T\+I\+M\+\_\+\+Select\+Input\+Trigger} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+Input\+Trigger\+Source)
\begin{DoxyCompactList}\small\item\em Selects the Input Trigger source. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_ga28745aaa549e2067e42c19569209e6c6}{T\+I\+M\+\_\+\+Select\+Output\+Trigger} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+T\+R\+G\+O\+Source)
\begin{DoxyCompactList}\small\item\em Selects the T\+I\+Mx Trigger Output Mode. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_ga2f19ce1d90990691cf037e419ba08003}{T\+I\+M\+\_\+\+Select\+Slave\+Mode} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+Slave\+Mode)
\begin{DoxyCompactList}\small\item\em Selects the T\+I\+Mx Slave Mode. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_ga4dcc3d11b670c381d0ff9cb7e9fd01e2}{T\+I\+M\+\_\+\+Select\+Master\+Slave\+Mode} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+Master\+Slave\+Mode)
\begin{DoxyCompactList}\small\item\em Sets or Resets the T\+I\+Mx Master/\+Slave Mode. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_ga8bdde400b7a30f3e747fe8e4962c0abe}{T\+I\+M\+\_\+\+E\+T\+R\+Config} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+Ext\+T\+R\+G\+Prescaler, uint16\+\_\+t T\+I\+M\+\_\+\+Ext\+T\+R\+G\+Polarity, uint16\+\_\+t Ext\+T\+R\+G\+Filter)
\begin{DoxyCompactList}\small\item\em Configures the T\+I\+Mx External Trigger (E\+TR). \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_ga0fc7e76c47a3bd1ba1ebc71427832b51}{T\+I\+M\+\_\+\+Encoder\+Interface\+Config} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+Encoder\+Mode, uint16\+\_\+t T\+I\+M\+\_\+\+I\+C1\+Polarity, uint16\+\_\+t T\+I\+M\+\_\+\+I\+C2\+Polarity)
\begin{DoxyCompactList}\small\item\em Configures the T\+I\+Mx Encoder Interface. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_ga42c2d1025a3937c9d9f38631af86ffa4}{T\+I\+M\+\_\+\+Select\+Hall\+Sensor} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the T\+I\+Mx\textquotesingle{}s Hall sensor interface. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_ga08ffb6f2bfa96b6fbcbb8d8001cb8ba9}{T\+I\+M\+\_\+\+Remap\+Config} (\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+Remap)
\begin{DoxyCompactList}\small\item\em Configures the T\+I\+M2, T\+I\+M5 and T\+I\+M11 Remapping input capabilities. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
This file contains all the functions prototypes for the T\+IM firmware library. 

\begin{DoxyAuthor}{Author}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V1.\+0.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
30-\/\+September-\/2011 
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
T\+HE P\+R\+E\+S\+E\+NT F\+I\+R\+M\+W\+A\+RE W\+H\+I\+CH IS F\+OR G\+U\+I\+D\+A\+N\+CE O\+N\+LY A\+I\+MS AT P\+R\+O\+V\+I\+D\+I\+NG C\+U\+S\+T\+O\+M\+E\+RS W\+I\+TH C\+O\+D\+I\+NG I\+N\+F\+O\+R\+M\+A\+T\+I\+ON R\+E\+G\+A\+R\+D\+I\+NG T\+H\+E\+IR P\+R\+O\+D\+U\+C\+TS IN O\+R\+D\+ER F\+OR T\+H\+EM TO S\+A\+VE T\+I\+ME. AS A R\+E\+S\+U\+LT, S\+T\+M\+I\+C\+R\+O\+E\+L\+E\+C\+T\+R\+O\+N\+I\+CS S\+H\+A\+LL N\+OT BE H\+E\+LD L\+I\+A\+B\+LE F\+OR A\+NY D\+I\+R\+E\+CT, I\+N\+D\+I\+R\+E\+CT OR C\+O\+N\+S\+E\+Q\+U\+E\+N\+T\+I\+AL D\+A\+M\+A\+G\+ES W\+I\+TH R\+E\+S\+P\+E\+CT TO A\+NY C\+L\+A\+I\+MS A\+R\+I\+S\+I\+NG F\+R\+OM T\+HE C\+O\+N\+T\+E\+NT OF S\+U\+CH F\+I\+R\+M\+W\+A\+RE A\+N\+D/\+OR T\+HE U\+SE M\+A\+DE BY C\+U\+S\+T\+O\+M\+E\+RS OF T\+HE C\+O\+D\+I\+NG I\+N\+F\+O\+R\+M\+A\+T\+I\+ON C\+O\+N\+T\+A\+I\+N\+ED H\+E\+R\+E\+IN IN C\+O\+N\+N\+E\+C\+T\+I\+ON W\+I\+TH T\+H\+E\+IR P\+R\+O\+D\+U\+C\+TS.

\subsubsection*{\begin{center}\copyright{} C\+O\+P\+Y\+R\+I\+G\+HT 2011 S\+T\+Microelectronics\end{center} }