// ==============================================================
// File generated on Fri Mar 31 12:32:14 +0800 2023
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
// SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
// IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// ==============================================================
// AXILiteS
// 0x00 : reserved
// 0x04 : reserved
// 0x08 : reserved
// 0x0c : reserved
// 0x10 : Data signal of rows
//        bit 31~0 - rows[31:0] (Read/Write)
// 0x14 : reserved
// 0x18 : Data signal of cols
//        bit 31~0 - cols[31:0] (Read/Write)
// 0x1c : reserved
// 0x20 : Data signal of r_low
//        bit 31~0 - r_low[31:0] (Read/Write)
// 0x24 : reserved
// 0x28 : Data signal of r_up
//        bit 31~0 - r_up[31:0] (Read/Write)
// 0x2c : reserved
// 0x30 : Data signal of g_low
//        bit 31~0 - g_low[31:0] (Read/Write)
// 0x34 : reserved
// 0x38 : Data signal of g_up
//        bit 31~0 - g_up[31:0] (Read/Write)
// 0x3c : reserved
// 0x40 : Data signal of b_low
//        bit 31~0 - b_low[31:0] (Read/Write)
// 0x44 : reserved
// 0x48 : Data signal of b_up
//        bit 31~0 - b_up[31:0] (Read/Write)
// 0x4c : reserved
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XFIRE_AXILITES_ADDR_ROWS_DATA  0x10
#define XFIRE_AXILITES_BITS_ROWS_DATA  32
#define XFIRE_AXILITES_ADDR_COLS_DATA  0x18
#define XFIRE_AXILITES_BITS_COLS_DATA  32
#define XFIRE_AXILITES_ADDR_R_LOW_DATA 0x20
#define XFIRE_AXILITES_BITS_R_LOW_DATA 32
#define XFIRE_AXILITES_ADDR_R_UP_DATA  0x28
#define XFIRE_AXILITES_BITS_R_UP_DATA  32
#define XFIRE_AXILITES_ADDR_G_LOW_DATA 0x30
#define XFIRE_AXILITES_BITS_G_LOW_DATA 32
#define XFIRE_AXILITES_ADDR_G_UP_DATA  0x38
#define XFIRE_AXILITES_BITS_G_UP_DATA  32
#define XFIRE_AXILITES_ADDR_B_LOW_DATA 0x40
#define XFIRE_AXILITES_BITS_B_LOW_DATA 32
#define XFIRE_AXILITES_ADDR_B_UP_DATA  0x48
#define XFIRE_AXILITES_BITS_B_UP_DATA  32

