
*** Running vivado
    with args -log seq_probe_divider_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source seq_probe_divider_0_0.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source seq_probe_divider_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2067.668 ; gain = 120.992 ; free physical = 3395 ; free virtual = 7239
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/duncan/ip_repo/QCS_AXI_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/duncan/Data/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: seq_probe_divider_0_0
Command: synth_design -top seq_probe_divider_0_0 -part xc7a35ticsg324-1L -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1631306
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/duncan/QCS/QCS.srcs/sources_1/new/divider.v:3]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2803.258 ; gain = 377.801 ; free physical = 2405 ; free virtual = 6249
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'seq_probe_divider_0_0' [/home/duncan/QCS/QCS.gen/sources_1/bd/seq_probe/ip/seq_probe_divider_0_0/synth/seq_probe_divider_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'divider' [/home/duncan/QCS/QCS.srcs/sources_1/new/divider.v:5]
INFO: [Synth 8-6155] done synthesizing module 'divider' (0#1) [/home/duncan/QCS/QCS.srcs/sources_1/new/divider.v:5]
INFO: [Synth 8-6155] done synthesizing module 'seq_probe_divider_0_0' (0#1) [/home/duncan/QCS/QCS.gen/sources_1/bd/seq_probe/ip/seq_probe_divider_0_0/synth/seq_probe_divider_0_0.v:53]
WARNING: [Synth 8-7129] Port counter[31] in module divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter[30] in module divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter[29] in module divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter[28] in module divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter[27] in module divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter[26] in module divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter[25] in module divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter[24] in module divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter[23] in module divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter[22] in module divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter[21] in module divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter[20] in module divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter[19] in module divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter[18] in module divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter[17] in module divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter[16] in module divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter[15] in module divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter[14] in module divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter[13] in module divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter[12] in module divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter[11] in module divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter[10] in module divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter[9] in module divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter[7] in module divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter[6] in module divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter[5] in module divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter[4] in module divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter[3] in module divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter[2] in module divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter[1] in module divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter[0] in module divider is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2871.195 ; gain = 445.738 ; free physical = 2318 ; free virtual = 6162
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2889.008 ; gain = 463.551 ; free physical = 2314 ; free virtual = 6159
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2889.008 ; gain = 463.551 ; free physical = 2314 ; free virtual = 6159
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2889.008 ; gain = 0.000 ; free physical = 2314 ; free virtual = 6159
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2958.977 ; gain = 0.000 ; free physical = 2295 ; free virtual = 6139
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2958.977 ; gain = 0.000 ; free physical = 2295 ; free virtual = 6139
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2958.977 ; gain = 533.520 ; free physical = 2300 ; free virtual = 6144
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2958.977 ; gain = 533.520 ; free physical = 2300 ; free virtual = 6144
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2958.977 ; gain = 533.520 ; free physical = 2300 ; free virtual = 6144
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2958.977 ; gain = 533.520 ; free physical = 2300 ; free virtual = 6145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3330] design seq_probe_divider_0_0 has an empty top module
WARNING: [Synth 8-7129] Port counter[31] in module seq_probe_divider_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter[30] in module seq_probe_divider_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter[29] in module seq_probe_divider_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter[28] in module seq_probe_divider_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter[27] in module seq_probe_divider_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter[26] in module seq_probe_divider_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter[25] in module seq_probe_divider_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter[24] in module seq_probe_divider_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter[23] in module seq_probe_divider_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter[22] in module seq_probe_divider_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter[21] in module seq_probe_divider_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter[20] in module seq_probe_divider_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter[19] in module seq_probe_divider_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter[18] in module seq_probe_divider_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter[17] in module seq_probe_divider_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter[16] in module seq_probe_divider_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter[15] in module seq_probe_divider_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter[14] in module seq_probe_divider_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter[13] in module seq_probe_divider_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter[12] in module seq_probe_divider_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter[11] in module seq_probe_divider_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter[10] in module seq_probe_divider_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter[9] in module seq_probe_divider_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter[7] in module seq_probe_divider_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter[6] in module seq_probe_divider_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter[5] in module seq_probe_divider_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter[4] in module seq_probe_divider_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter[3] in module seq_probe_divider_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter[2] in module seq_probe_divider_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter[1] in module seq_probe_divider_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter[0] in module seq_probe_divider_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2958.977 ; gain = 533.520 ; free physical = 2304 ; free virtual = 6150
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2958.977 ; gain = 533.520 ; free physical = 2328 ; free virtual = 6173
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2958.977 ; gain = 533.520 ; free physical = 2328 ; free virtual = 6173
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2958.977 ; gain = 533.520 ; free physical = 2328 ; free virtual = 6173
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2958.977 ; gain = 533.520 ; free physical = 2333 ; free virtual = 6179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2958.977 ; gain = 533.520 ; free physical = 2333 ; free virtual = 6179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2958.977 ; gain = 533.520 ; free physical = 2333 ; free virtual = 6179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2958.977 ; gain = 533.520 ; free physical = 2333 ; free virtual = 6179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2958.977 ; gain = 533.520 ; free physical = 2333 ; free virtual = 6179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2958.977 ; gain = 533.520 ; free physical = 2333 ; free virtual = 6179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2958.977 ; gain = 533.520 ; free physical = 2333 ; free virtual = 6179
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 33 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2958.977 ; gain = 463.551 ; free physical = 2334 ; free virtual = 6179
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2958.977 ; gain = 533.520 ; free physical = 2334 ; free virtual = 6179
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2958.977 ; gain = 0.000 ; free physical = 2334 ; free virtual = 6179
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2958.977 ; gain = 0.000 ; free physical = 2604 ; free virtual = 6450
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 8ab42b06
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 65 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 2958.977 ; gain = 853.590 ; free physical = 2604 ; free virtual = 6450
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2522.178; main = 2211.376; forked = 360.836
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3893.121; main = 2926.965; forked = 966.156
INFO: [Common 17-1381] The checkpoint '/home/duncan/QCS/QCS.runs/seq_probe_divider_0_0_synth_1/seq_probe_divider_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP seq_probe_divider_0_0, cache-ID = 62810d001b20f470
INFO: [Common 17-1381] The checkpoint '/home/duncan/QCS/QCS.runs/seq_probe_divider_0_0_synth_1/seq_probe_divider_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file seq_probe_divider_0_0_utilization_synth.rpt -pb seq_probe_divider_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Oct 19 10:36:58 2024...
