Source Block: hdl/library/data_offload/data_offload_fsm.v@256:271@HdlStmProcess
        wr_last_keep <= (TX_OR_RXN_PATH) ? wr_tkeep : {WR_DATA_WIDTH/8{1'b1}};
      end
    end
  end

  always @(posedge wr_clk) begin
    wr_ready_d <= wr_ready;
    // flush out the DMA if the transfer is bigger than the storage size
    wr_ready <= ((wr_fsm_state == WR_WRITE_TO_MEM) ||
                ((wr_fsm_state == WR_WAIT_TO_END) && wr_ready_d && !(wr_valid_in && wr_last))) ? 1'b1 : 1'b0;
  end

  // write control
  assign wr_valid_out = (wr_fsm_state == WR_WRITE_TO_MEM) & wr_valid_in;

  // sample counter for debug purposes, the value of the counter resets at

Diff Content:
- 264     wr_ready <= ((wr_fsm_state == WR_WRITE_TO_MEM) ||
- 265                 ((wr_fsm_state == WR_WAIT_TO_END) && wr_ready_d && !(wr_valid_in && wr_last))) ? 1'b1 : 1'b0;
+ 266   assign wr_ready = ((wr_fsm_state == WR_WRITE_TO_MEM) ||
+ 266                      ((wr_fsm_state == WR_WAIT_TO_END) && wr_valid_in && wr_ready_d && wr_full)) ? 1'b1 : 1'b0;

Clone Blocks:
