*************************************************
   ChampSim Multicore Out-of-Order Simulator
   Last compiled: Dec  9 2023 10:40:12
*************************************************
parsing config file: /home/gio/Prefetcher-Research-Project/config/sp_ghb.ini

trace_0 /home/gio/Prefetcher-Research-Project/traces/605.mcf_s-472B.champsimtrace.xz
adding L2C_PREFETCHER: SP GHB
Initialize SHIP state
warmup_instructions 2000000
simulation_instructions 10000000
champsim_seed 223
measure_ipc 0
measure_ipc_epoch 1000
measure_dram_bw 1
measure_dram_bw_epoch 256
measure_cache_acc 1
measure_cache_acc_epoch 1024
l1d_perfect 0
l2c_perfect 0
llc_perfect 0
l1d_semi_perfect 0
l2c_semi_perfect 0
llc_semi_perfect 0
semi_perfect_cache_page_buffer_size 64

num_cpus 1
cpu_freq 550
dram_io_freq 2400
page_size 4096
block_size 64
max_read_per_cycle 8
max_fill_per_cycle 1
dram_channels 1
log2_dram_channels 0
dram_ranks 1
dram_banks 8
dram_rows 65536
dram_columns 128
dram_row_size 8
dram_size 4096
dram_pages 1048576

fetch_width 2
decode_width 2
exec_width 2
lq_width 1
sq_width 1
retire_width 5
scheduler_size 1
branch_mispredict_penalty 1
rob_size 256
lq_size 72
sq_size 56
num_instr_destinations_sparc 4
num_instr_destinations 2
num_instr_sources 4

itlb_set 1024
itlb_way 1024
itlb_rq_size 16
itlb_wq_size 16
itlb_pq_size 0
itlb_mshr_size 8
itlb_latency 0

dtlb_set 1024
dtlb_way 1024
dtlb_rq_size 32
dtlb_wq_size 32
dtlb_pq_size 0
dtlb_mshr_size 8
dtlb_latency 0

stlb_set 1024
stlb_way 1024
stlb_rq_size 32
stlb_wq_size 32
stlb_pq_size 0
stlb_mshr_size 16
stlb_latency 0

l1i_size 32
l1i_set 64
l1i_way 8
l1i_rq_size 64
l1i_wq_size 64
l1i_pq_size 32
l1i_mshr_size 8
l1i_latency 4

l1d_size 8
l1d_set 16
l1d_way 8
l1d_rq_size 64
l1d_wq_size 64
l1d_pq_size 8
l1d_mshr_size 16
l1d_latency 5

l2c_size 32
l2c_set 64
l2c_way 8
l2c_rq_size 32
l2c_wq_size 32
l2c_pq_size 16
l2c_mshr_size 32
l2c_latency 10

llc_size 2048
llc_set 2048
llc_way 16
llc_rq_size 32
llc_wq_size 32
llc_pq_size 32
llc_mshr_size 64
llc_latency 20

dram_channel_width 8
dram_wq_size 64
dram_rq_size 64
tRP 15
tRCD 15
tCAS 12.5
dram_dbus_turn_around_time 4
dram_write_high_wm 56
dram_write_low_wm 48
min_dram_writes_per_switch 16
dram_mtps 2400
dram_dbus_return_time 1


Heartbeat CPU  0 instructions:    1000000 cycles:    1644694 heartbeat IPC: 0.60802 cumulative IPC: 0.60802 (Simulation time: 0 hr 0 min 5 sec) 
Heartbeat CPU  0 instructions:    2000000 cycles:    3412158 heartbeat IPC: 0.56578 cumulative IPC: 0.58614 (Simulation time: 0 hr 0 min 11 sec) 

Warmup complete CPU  0 instructions:    2000001 cycles:    3412159 (Simulation time: 0 hr 0 min 11 sec) 

Heartbeat CPU  0 instructions:    3000000 cycles:   13823536 heartbeat IPC: 0.09605 cumulative IPC: 0.09605 (Simulation time: 0 hr 0 min 19 sec) 
Heartbeat CPU  0 instructions:    4000000 cycles:   24604498 heartbeat IPC: 0.09276 cumulative IPC: 0.09437 (Simulation time: 0 hr 0 min 27 sec) 
Heartbeat CPU  0 instructions:    5000000 cycles:   38096822 heartbeat IPC: 0.07412 cumulative IPC: 0.08649 (Simulation time: 0 hr 0 min 37 sec) 
Heartbeat CPU  0 instructions:    6000000 cycles:   48349452 heartbeat IPC: 0.09754 cumulative IPC: 0.08901 (Simulation time: 0 hr 0 min 44 sec) 
Heartbeat CPU  0 instructions:    7000000 cycles:   60568565 heartbeat IPC: 0.08184 cumulative IPC: 0.08748 (Simulation time: 0 hr 0 min 52 sec) 
Heartbeat CPU  0 instructions:    8000000 cycles:   72448834 heartbeat IPC: 0.08417 cumulative IPC: 0.08691 (Simulation time: 0 hr 0 min 58 sec) 
Heartbeat CPU  0 instructions:    9000000 cycles:   83316139 heartbeat IPC: 0.09202 cumulative IPC: 0.08761 (Simulation time: 0 hr 1 min 5 sec) 
Heartbeat CPU  0 instructions:   10000000 cycles:   96455312 heartbeat IPC: 0.07611 cumulative IPC: 0.08598 (Simulation time: 0 hr 1 min 14 sec) 
Heartbeat CPU  0 instructions:   11000000 cycles:  106924952 heartbeat IPC: 0.09551 cumulative IPC: 0.08695 (Simulation time: 0 hr 1 min 20 sec) 
Heartbeat CPU  0 instructions:   12000000 cycles:  124336229 heartbeat IPC: 0.05743 cumulative IPC: 0.08270 (Simulation time: 0 hr 1 min 29 sec) 
Finished CPU 0 instructions: 10000000 cycles: 120924078 cumulative IPC: 0.08270 (Simulation time: 0 hr 1 min 29 sec) 

ChampSim completed all CPUs

[ROI Statistics]
Core_0_instructions 10000000
Core_0_cycles 120924078
Core_0_IPC 0.08270

Core_0_branch_prediction_accuracy 98.50522
Core_0_branch_MPKI 1.60630
Core_0_average_ROB_occupancy_at_mispredict 183.04837

Core_0_L1D_total_access 5928483
Core_0_L1D_total_hit 5459299
Core_0_L1D_total_miss 469184
Core_0_L1D_loads 3343252
Core_0_L1D_load_hit 2897666
Core_0_L1D_load_miss 445586
Core_0_L1D_RFOs 2585231
Core_0_L1D_RFO_hit 2561633
Core_0_L1D_RFO_miss 23598
Core_0_L1D_prefetches 0
Core_0_L1D_prefetch_hit 0
Core_0_L1D_prefetch_miss 0
Core_0_L1D_writebacks 0
Core_0_L1D_writeback_hit 0
Core_0_L1D_writeback_miss 0
Core_0_L1D_prefetch_requested 0
Core_0_L1D_prefetch_dropped 0
Core_0_L1D_prefetch_issued 0
Core_0_L1D_prefetch_filled 0
Core_0_L1D_prefetch_useful 0
Core_0_L1D_prefetch_useless 0
Core_0_L1D_prefetch_late 0
Core_0_L1D_average_miss_latency 54.49540

Core_0_L1D_rq_access 3343252
Core_0_L1D_rq_forward 0
Core_0_L1D_rq_merged 0
Core_0_L1D_rq_to_cache 3343252
Core_0_L1D_rq_full 0

Core_0_L1D_wq_access 2635402
Core_0_L1D_wq_forward 0
Core_0_L1D_wq_merged 0
Core_0_L1D_wq_to_cache 2635402
Core_0_L1D_wq_full 0

Core_0_L1D_pq_access 0
Core_0_L1D_pq_forward 0
Core_0_L1D_pq_merged 0
Core_0_L1D_pq_to_cache 0
Core_0_L1D_pq_full 0

Core_0_L1D_acc_epochs 121241
Core_0_L1D_acc_level_0 121241
Core_0_L1D_acc_level_1 0
Core_0_L1D_acc_level_2 0
Core_0_L1D_acc_level_3 0
Core_0_L1D_acc_level_4 0
Core_0_L1D_acc_level_5 0
Core_0_L1D_acc_level_6 0
Core_0_L1D_acc_level_7 0
Core_0_L1D_acc_level_8 0
Core_0_L1D_acc_level_9 0

Core_0_L1I_total_access 7476276
Core_0_L1I_total_hit 7476276
Core_0_L1I_total_miss 0
Core_0_L1I_loads 7476276
Core_0_L1I_load_hit 7476276
Core_0_L1I_load_miss 0
Core_0_L1I_RFOs 0
Core_0_L1I_RFO_hit 0
Core_0_L1I_RFO_miss 0
Core_0_L1I_prefetches 0
Core_0_L1I_prefetch_hit 0
Core_0_L1I_prefetch_miss 0
Core_0_L1I_writebacks 0
Core_0_L1I_writeback_hit 0
Core_0_L1I_writeback_miss 0
Core_0_L1I_prefetch_requested 0
Core_0_L1I_prefetch_dropped 0
Core_0_L1I_prefetch_issued 0
Core_0_L1I_prefetch_filled 0
Core_0_L1I_prefetch_useful 0
Core_0_L1I_prefetch_useless 0
Core_0_L1I_prefetch_late 0
Core_0_L1I_average_miss_latency -nan

Core_0_L1I_rq_access 9999773
Core_0_L1I_rq_forward 0
Core_0_L1I_rq_merged 2523497
Core_0_L1I_rq_to_cache 7476276
Core_0_L1I_rq_full 0

Core_0_L1I_wq_access 0
Core_0_L1I_wq_forward 0
Core_0_L1I_wq_merged 0
Core_0_L1I_wq_to_cache 0
Core_0_L1I_wq_full 0

Core_0_L1I_pq_access 0
Core_0_L1I_pq_forward 0
Core_0_L1I_pq_merged 0
Core_0_L1I_pq_to_cache 0
Core_0_L1I_pq_full 0

Core_0_L1I_acc_epochs 121241
Core_0_L1I_acc_level_0 121241
Core_0_L1I_acc_level_1 0
Core_0_L1I_acc_level_2 0
Core_0_L1I_acc_level_3 0
Core_0_L1I_acc_level_4 0
Core_0_L1I_acc_level_5 0
Core_0_L1I_acc_level_6 0
Core_0_L1I_acc_level_7 0
Core_0_L1I_acc_level_8 0
Core_0_L1I_acc_level_9 0

Core_0_L2C_total_access 672637
Core_0_L2C_total_hit 238835
Core_0_L2C_total_miss 433802
Core_0_L2C_loads 445586
Core_0_L2C_load_hit 131044
Core_0_L2C_load_miss 314542
Core_0_L2C_RFOs 23598
Core_0_L2C_RFO_hit 3373
Core_0_L2C_RFO_miss 20225
Core_0_L2C_prefetches 99449
Core_0_L2C_prefetch_hit 2585
Core_0_L2C_prefetch_miss 96864
Core_0_L2C_writebacks 104004
Core_0_L2C_writeback_hit 101833
Core_0_L2C_writeback_miss 2171
Core_0_L2C_prefetch_requested 118656
Core_0_L2C_prefetch_dropped 0
Core_0_L2C_prefetch_issued 118656
Core_0_L2C_prefetch_filled 115555
Core_0_L2C_prefetch_useful 86514
Core_0_L2C_prefetch_useless 29015
Core_0_L2C_prefetch_late 0
Core_0_L2C_average_miss_latency 54.96083

Core_0_L2C_rq_access 469184
Core_0_L2C_rq_forward 0
Core_0_L2C_rq_merged 0
Core_0_L2C_rq_to_cache 469184
Core_0_L2C_rq_full 0

Core_0_L2C_wq_access 104004
Core_0_L2C_wq_forward 0
Core_0_L2C_wq_merged 0
Core_0_L2C_wq_to_cache 104004
Core_0_L2C_wq_full 0

Core_0_L2C_pq_access 118656
Core_0_L2C_pq_forward 0
Core_0_L2C_pq_merged 0
Core_0_L2C_pq_to_cache 118656
Core_0_L2C_pq_full 0

Core_0_L2C_acc_epochs 121241
Core_0_L2C_acc_level_0 66558
Core_0_L2C_acc_level_1 6434
Core_0_L2C_acc_level_2 5699
Core_0_L2C_acc_level_3 2161
Core_0_L2C_acc_level_4 1623
Core_0_L2C_acc_level_5 7082
Core_0_L2C_acc_level_6 8439
Core_0_L2C_acc_level_7 8209
Core_0_L2C_acc_level_8 7641
Core_0_L2C_acc_level_9 7395

Core_0_LLC_total_access 490685
Core_0_LLC_total_hit 145761
Core_0_LLC_total_miss 344924
Core_0_LLC_loads 314542
Core_0_LLC_load_hit 68313
Core_0_LLC_load_miss 246229
Core_0_LLC_RFOs 20225
Core_0_LLC_RFO_hit 990
Core_0_LLC_RFO_miss 19235
Core_0_LLC_prefetches 96864
Core_0_LLC_prefetch_hit 19787
Core_0_LLC_prefetch_miss 77077
Core_0_LLC_writebacks 59054
Core_0_LLC_writeback_hit 56671
Core_0_LLC_writeback_miss 2383
Core_0_LLC_prefetch_requested 0
Core_0_LLC_prefetch_dropped 0
Core_0_LLC_prefetch_issued 0
Core_0_LLC_prefetch_filled 95714
Core_0_LLC_prefetch_useful 61
Core_0_LLC_prefetch_useless 91248
Core_0_LLC_prefetch_late 0
Core_0_LLC_average_miss_latency 31.50493

Core_0_LLC_rq_access 334767
Core_0_LLC_rq_forward 0
Core_0_LLC_rq_merged 0
Core_0_LLC_rq_to_cache 334767
Core_0_LLC_rq_full 0

Core_0_LLC_wq_access 59054
Core_0_LLC_wq_forward 0
Core_0_LLC_wq_merged 0
Core_0_LLC_wq_to_cache 59054
Core_0_LLC_wq_full 0

Core_0_LLC_pq_access 115555
Core_0_LLC_pq_forward 0
Core_0_LLC_pq_merged 0
Core_0_LLC_pq_to_cache 115555
Core_0_LLC_pq_full 0

Core_0_LLC_acc_epochs 121423
Core_0_LLC_acc_level_0 121346
Core_0_LLC_acc_level_1 31
Core_0_LLC_acc_level_2 27
Core_0_LLC_acc_level_3 0
Core_0_LLC_acc_level_4 0
Core_0_LLC_acc_level_5 19
Core_0_LLC_acc_level_6 0
Core_0_LLC_acc_level_7 0
Core_0_LLC_acc_level_8 0
Core_0_LLC_acc_level_9 0

Core_0_major_page_fault 0
Core_0_minor_page_fault 3839

-------- Custom final stats --------
Total number of elements ever stored in prediction table :533903
Channel_0_RQ_row_buffer_hit 220587
Channel_0_RQ_row_buffer_miss 121954
Channel_0_WQ_row_buffer_hit 15
Channel_0_WQ_row_buffer_miss 39471
Channel_0_WQ_full 0
Channel_0_dbus_congested 0

avg_congested_cycle 0

DRAM_bw_pochs 485689
DRAM_bw_level_0 485689
DRAM_bw_level_1 0
DRAM_bw_level_2 0
DRAM_bw_level_3 0
