/* File autogenerated with svd2groov */
#pragma once

#include <groov/groov.hpp>
#include <stm32/common/access.hpp>
#include <stm32/common/bittypes.hpp>

namespace stm32::regs {

// spi_spi_cr1_v1: SPI_CR1
// Used by: SPI1, SPI2
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_spi_cr1_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved0", std::uint16_t, 31, 16, common::access::ro>,
               groov::field<"bidimode", common::bittypes::bit_enable, 15, 15>,
               groov::field<"bidioe", bool, 14, 14>,
               groov::field<"crcen", common::bittypes::bit_enable, 13, 13>,
               groov::field<"crcnext", bool, 12, 12>,
               groov::field<"crcl", bool, 11, 11>,
               groov::field<"rxonly", bool, 10, 10>,
               groov::field<"ssm", bool, 9, 9>,
               groov::field<"ssi", bool, 8, 8>,
               groov::field<"lsbfirst", common::bittypes::bit_reset, 7, 7>,
               groov::field<"spe", common::bittypes::bit_enable, 6, 6>,
               groov::field<"br", std::uint8_t, 5, 3>,
               groov::field<"mstr", bool, 2, 2>,
               groov::field<"cpol", bool, 1, 1>,
               groov::field<"cpha", bool, 0, 0>>;

// spi_spi_cr2_v1: SPI_CR2
// Used by: SPI1, SPI2
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_spi_cr2_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved0", std::uint32_t, 31, 15, common::access::ro>,
               groov::field<"ldma_tx", bool, 14, 14>,
               groov::field<"ldma_rx", bool, 13, 13>,
               groov::field<"frxth", bool, 12, 12>,
               groov::field<"ds", std::uint8_t, 11, 8>,
               groov::field<"txeie", common::bittypes::bit_enable, 7, 7>,
               groov::field<"rxneie", common::bittypes::bit_enable, 6, 6>,
               groov::field<"errie", common::bittypes::bit_enable, 5, 5>,
               groov::field<"frf", bool, 4, 4>,
               groov::field<"nssp", bool, 3, 3>,
               groov::field<"ssoe", bool, 2, 2>,
               groov::field<"txdmaen", common::bittypes::bit_enable, 1, 1>,
               groov::field<"rxdmaen", common::bittypes::bit_enable, 0, 0>>;

// spi_spi_crcpr_v1: SPI_CRCPR
// Used by: SPI1, SPI2
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_spi_crcpr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved0", std::uint16_t, 31, 16, common::access::ro>,
               groov::field<"crcpoly", std::uint16_t, 15, 0>>;

// spi_spi_dr_v1: SPI_DR
// Used by: SPI1, SPI2
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_spi_dr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved0", std::uint16_t, 31, 16, common::access::ro>,
               groov::field<"dr", std::uint16_t, 15, 0>>;

// spi_spi_i2scfgr_v1: SPI_I2SCFGR
// Used by: SPI1, SPI2
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_spi_i2scfgr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved1", std::uint32_t, 31, 13, common::access::ro>,
               groov::field<"astrten", common::bittypes::bit_enable, 12, 12>,
               groov::field<"i2smod", bool, 11, 11>,
               groov::field<"i2se", bool, 10, 10>,
               groov::field<"i2scfg", std::uint8_t, 9, 8>,
               groov::field<"pcmsync", bool, 7, 7>,
               groov::field<"reserved0", bool, 6, 6, common::access::ro>,
               groov::field<"i2sstd", std::uint8_t, 5, 4>,
               groov::field<"ckpol", bool, 3, 3>,
               groov::field<"datlen", std::uint8_t, 2, 1>,
               groov::field<"chlen", common::bittypes::bit_enable, 0, 0>>;

// spi_spi_i2spr_v1: SPI_I2SPR
// Used by: SPI1, SPI2
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_spi_i2spr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved0", std::uint32_t, 31, 10, common::access::ro>,
               groov::field<"mckoe", bool, 9, 9>,
               groov::field<"odd", bool, 8, 8>,
               groov::field<"i2sdiv", std::uint8_t, 7, 0>>;

// spi_spi_rxcrcr_v1: SPI_RXCRCR
// Used by: SPI1, SPI2
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_spi_rxcrcr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved0", std::uint16_t, 31, 16, common::access::ro>,
               groov::field<"rxcrc", std::uint16_t, 15, 0, common::access::ro>>;

// spi_spi_sr_v1: SPI_SR
// Used by: SPI1, SPI2
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_spi_sr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved0", std::uint32_t, 31, 13, common::access::ro>,
               groov::field<"ftlvl", std::uint8_t, 12, 11, common::access::ro>,
               groov::field<"frlvl", std::uint8_t, 10, 9, common::access::ro>,
               groov::field<"fre", bool, 8, 8, common::access::ro>,
               groov::field<"bsy", common::bittypes::bit_ready_bar, 7, 7, common::access::ro>,
               groov::field<"ovr", bool, 6, 6, common::access::ro>,
               groov::field<"modf", bool, 5, 5, common::access::ro>,
               groov::field<"crcerr", bool, 4, 4>,
               groov::field<"udr", bool, 3, 3, common::access::ro>,
               groov::field<"chside", common::bittypes::bit_enable, 2, 2, common::access::ro>,
               groov::field<"txe", bool, 1, 1, common::access::ro>,
               groov::field<"rxne", bool, 0, 0, common::access::ro>>;

// spi_spi_txcrcr_v1: SPI_TXCRCR
// Used by: SPI1, SPI2
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_spi_txcrcr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved0", std::uint16_t, 31, 16, common::access::ro>,
               groov::field<"txcrc", std::uint16_t, 15, 0, common::access::ro>>;

} // namespace stm32::regs
