

Microchip MPLAB XC8 Assembler V2.31 build 20201012212115 
                                                                                               Mon Nov 22 23:48:08 2021

Microchip MPLAB XC8 C Compiler v2.31 (Free license) build 20201012212115 Og1 
     1                           	processor	18F23K22
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 05/05/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F23K22 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _SSPBUF	set	4041
    48  0000                     _SSP1BUF	set	4041
    49  0000                     _TRISC	set	3988
    50  0000                     _SSP1STAT	set	4039
    51  0000                     _SSP1ADD	set	4040
    52  0000                     _SSP1CON2	set	4037
    53  0000                     _SSP1CON1	set	4038
    54  0000                     _RCEN1	set	32299
    55  0000                     _SSPIF	set	31987
    56                           
    57                           ; #config settings
    58                           
    59                           	psect	cinit
    60  001FFA                     __pcinit:
    61                           	callstack 0
    62  001FFA                     start_initialization:
    63                           	callstack 0
    64  001FFA                     __initialization:
    65                           	callstack 0
    66  001FFA                     end_of_initialization:
    67                           	callstack 0
    68  001FFA                     __end_of__initialization:
    69                           	callstack 0
    70  001FFA  0100               	movlb	0
    71  001FFC  EFFB  F00F         	goto	_main	;jump to C main() function
    72                           
    73                           	psect	cstackCOMRAM
    74  000000                     __pcstackCOMRAM:
    75                           	callstack 0
    76  000000                     
    77                           ; 1 bytes @ 0x0
    78 ;;
    79 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    80 ;;
    81 ;; *************** function _main *****************
    82 ;; Defined at:
    83 ;;		line 11 in file "newmain.c"
    84 ;; Parameters:    Size  Location     Type
    85 ;;		None
    86 ;; Auto vars:     Size  Location     Type
    87 ;;		None
    88 ;; Return value:  Size  Location     Type
    89 ;;                  1    wreg      void 
    90 ;; Registers used:
    91 ;;		None
    92 ;; Tracked objects:
    93 ;;		On entry : 0/0
    94 ;;		On exit  : 0/0
    95 ;;		Unchanged: 0/0
    96 ;; Data sizes:     COMRAM   BANK0   BANK1
    97 ;;      Params:         0       0       0
    98 ;;      Locals:         0       0       0
    99 ;;      Temps:          0       0       0
   100 ;;      Totals:         0       0       0
   101 ;;Total ram usage:        0 bytes
   102 ;; This function calls:
   103 ;;		Nothing
   104 ;; This function is called by:
   105 ;;		Startup code after reset
   106 ;; This function uses a non-reentrant model
   107 ;;
   108                           
   109                           	psect	text0
   110  001FF6                     __ptext0:
   111                           	callstack 0
   112  001FF6                     _main:
   113                           	callstack 31
   114  001FF6  EF00  F000         	goto	start
   115  001FFA                     __end_of_main:
   116                           	callstack 0
   117  0000                     
   118                           	psect	rparam
   119  0000                     
   120                           	psect	idloc
   121                           
   122                           ;Config register IDLOC0 @ 0x200000
   123                           ;	unspecified, using default values
   124  200000                     	org	2097152
   125  200000  FF                 	db	255
   126                           
   127                           ;Config register IDLOC1 @ 0x200001
   128                           ;	unspecified, using default values
   129  200001                     	org	2097153
   130  200001  FF                 	db	255
   131                           
   132                           ;Config register IDLOC2 @ 0x200002
   133                           ;	unspecified, using default values
   134  200002                     	org	2097154
   135  200002  FF                 	db	255
   136                           
   137                           ;Config register IDLOC3 @ 0x200003
   138                           ;	unspecified, using default values
   139  200003                     	org	2097155
   140  200003  FF                 	db	255
   141                           
   142                           ;Config register IDLOC4 @ 0x200004
   143                           ;	unspecified, using default values
   144  200004                     	org	2097156
   145  200004  FF                 	db	255
   146                           
   147                           ;Config register IDLOC5 @ 0x200005
   148                           ;	unspecified, using default values
   149  200005                     	org	2097157
   150  200005  FF                 	db	255
   151                           
   152                           ;Config register IDLOC6 @ 0x200006
   153                           ;	unspecified, using default values
   154  200006                     	org	2097158
   155  200006  FF                 	db	255
   156                           
   157                           ;Config register IDLOC7 @ 0x200007
   158                           ;	unspecified, using default values
   159  200007                     	org	2097159
   160  200007  FF                 	db	255
   161                           
   162                           	psect	config
   163                           
   164                           ; Padding undefined space
   165  300000                     	org	3145728
   166  300000  FF                 	db	255
   167                           
   168                           ;Config register CONFIG1H @ 0x300001
   169                           ;	unspecified, using default values
   170                           ;	Oscillator Selection bits
   171                           ;	FOSC = 0x5, unprogrammed default
   172                           ;	4X PLL Enable
   173                           ;	PLLCFG = 0x0, unprogrammed default
   174                           ;	Primary clock enable bit
   175                           ;	PRICLKEN = 0x1, unprogrammed default
   176                           ;	Fail-Safe Clock Monitor Enable bit
   177                           ;	FCMEN = 0x0, unprogrammed default
   178                           ;	Internal/External Oscillator Switchover bit
   179                           ;	IESO = 0x0, unprogrammed default
   180  300001                     	org	3145729
   181  300001  25                 	db	37
   182                           
   183                           ;Config register CONFIG2L @ 0x300002
   184                           ;	unspecified, using default values
   185                           ;	Power-up Timer Enable bit
   186                           ;	PWRTEN = 0x1, unprogrammed default
   187                           ;	Brown-out Reset Enable bits
   188                           ;	BOREN = 0x3, unprogrammed default
   189                           ;	Brown Out Reset Voltage bits
   190                           ;	BORV = 0x3, unprogrammed default
   191  300002                     	org	3145730
   192  300002  1F                 	db	31
   193                           
   194                           ;Config register CONFIG2H @ 0x300003
   195                           ;	unspecified, using default values
   196                           ;	Watchdog Timer Enable bits
   197                           ;	WDTEN = 0x3, unprogrammed default
   198                           ;	Watchdog Timer Postscale Select bits
   199                           ;	WDTPS = 0xF, unprogrammed default
   200  300003                     	org	3145731
   201  300003  3F                 	db	63
   202                           
   203                           ; Padding undefined space
   204  300004                     	org	3145732
   205  300004  FF                 	db	255
   206                           
   207                           ;Config register CONFIG3H @ 0x300005
   208                           ;	unspecified, using default values
   209                           ;	CCP2 MUX bit
   210                           ;	CCP2MX = 0x1, unprogrammed default
   211                           ;	PORTB A/D Enable bit
   212                           ;	PBADEN = 0x1, unprogrammed default
   213                           ;	P3A/CCP3 Mux bit
   214                           ;	CCP3MX = 0x1, unprogrammed default
   215                           ;	HFINTOSC Fast Start-up
   216                           ;	HFOFST = 0x1, unprogrammed default
   217                           ;	Timer3 Clock input mux bit
   218                           ;	T3CMX = 0x1, unprogrammed default
   219                           ;	ECCP2 B output mux bit
   220                           ;	P2BMX = 0x1, unprogrammed default
   221                           ;	MCLR Pin Enable bit
   222                           ;	MCLRE = 0x1, unprogrammed default
   223  300005                     	org	3145733
   224  300005  BF                 	db	191
   225                           
   226                           ;Config register CONFIG4L @ 0x300006
   227                           ;	unspecified, using default values
   228                           ;	Stack Full/Underflow Reset Enable bit
   229                           ;	STVREN = 0x1, unprogrammed default
   230                           ;	Single-Supply ICSP Enable bit
   231                           ;	LVP = 0x1, unprogrammed default
   232                           ;	Extended Instruction Set Enable bit
   233                           ;	XINST = 0x0, unprogrammed default
   234                           ;	Background Debug
   235                           ;	DEBUG = 0x1, unprogrammed default
   236  300006                     	org	3145734
   237  300006  85                 	db	133
   238                           
   239                           ; Padding undefined space
   240  300007                     	org	3145735
   241  300007  FF                 	db	255
   242                           
   243                           ;Config register CONFIG5L @ 0x300008
   244                           ;	unspecified, using default values
   245                           ;	Code Protection Block 0
   246                           ;	CP0 = 0x1, unprogrammed default
   247                           ;	Code Protection Block 1
   248                           ;	CP1 = 0x1, unprogrammed default
   249  300008                     	org	3145736
   250  300008  03                 	db	3
   251                           
   252                           ;Config register CONFIG5H @ 0x300009
   253                           ;	unspecified, using default values
   254                           ;	Boot Block Code Protection bit
   255                           ;	CPB = 0x1, unprogrammed default
   256                           ;	Data EEPROM Code Protection bit
   257                           ;	CPD = 0x1, unprogrammed default
   258  300009                     	org	3145737
   259  300009  C0                 	db	192
   260                           
   261                           ;Config register CONFIG6L @ 0x30000A
   262                           ;	unspecified, using default values
   263                           ;	Write Protection Block 0
   264                           ;	WRT0 = 0x1, unprogrammed default
   265                           ;	Write Protection Block 1
   266                           ;	WRT1 = 0x1, unprogramm   267  30000A                     	org	3145738
   268  30000A  03                 	db	3
   269                           
   270                           ;Config register CONFIG6H @ 0x30000B
   271                           ;	unspecified, using default values
   272                           ;	Configuration Register Write Protection bit
   273                           ;	WRTC = 0x1, unprogrammed default
   274                           ;	Boot Block Write Protection bit
   275                           ;	WRTB = 0x1, unprogrammed default
   276                           ;	Data EEPROM Write Protection bit
   277                           ;	WRTD = 0x1, unprogrammed default
   278  30000B                     	org	3145739
   279  30000B  E0                 	db	224
   280                           
   281                           ;Config register CONFIG7L @ 0x30000C
   282                           ;	unspecified, using default values
   283                           ;	Table Read Protection Block 0
   284                           ;	EBTR0 = 0x1, unprogrammed default
   285                           ;	Table Read Protection Block 1
   286                           ;	EBTR1 = 0x1, unprogrammed default
   287  30000C                     	org	3145740
   288  30000C  03                 	db	3
   289                           
   290                           ;Config register CONFIG7H @ 0x30000D
   291                           ;	unspecified, using default values
   292                           ;	Boot Block Table Read Protection bit
   293                           ;	EBTRB = 0x1, unprogrammed default
   294  30000D                     	org	3145741
   295  30000D  40                 	db	64
   296                           tosu	equ	0xFFF
   297                           tosh	equ	0xFFE
   298                           tosl	equ	0xFFD
   299                           stkptr	equ	0xFFC
   300                           pclatu	equ	0xFFB
   301                           pclath	equ	0xFFA
   302                           pcl	equ	0xFF9
   303                           tblptru	equ	0xFF8
   304                           tblptrh	equ	0xFF7
   305                           tblptrl	equ	0xFF6
   306                           tablat	equ	0xFF5
   307                           prodh	equ	0xFF4
   308                           prodl	equ	0xFF3
   309                           indf0	equ	0xFEF
   310                           postinc0	equ	0xFEE
   311                           postdec0	equ	0xFED
   312                           preinc0	equ	0xFEC
   313                           plusw0	equ	0xFEB
   314                           fsr0h	equ	0xFEA
   315                           fsr0l	equ	0xFE9
   316                           wreg	equ	0xFE8
   317                           indf1	equ	0xFE7
   318                           postinc1	equ	0xFE6
   319                           postdec1	equ	0xFE5
   320                           preinc1	equ	0xFE4
   321                           plusw1	equ	0xFE3
   322                           fsr1h	equ	0xFE2
   323                           fsr1l	equ	0xFE1
   324                           bsr	equ	0xFE0
   325                           indf2	equ	0xFDF
   326                           postinc2	equ	0xFDE
   327                           postdec2	equ	0xFDD
   328                           preinc2	equ	0xFDC
   329                           plusw2	equ	0xFDB
   330                           fsr2h	equ	0xFDA
   331                           fsr2l	equ	0xFD9
   332                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
BITBANK0            A0      0       0       3        0.0%
BANK0               A0      0       0       4        0.0%
BANK1              100      0       0       5        0.0%
ABS                  0      0       0       6        0.0%
BITBANK1           100      0       0       7        0.0%
BIGRAM             1FF      0       0       8        0.0%
DATA                 0      0       0       9        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.31 build 20201012212115 
Symbol Table                                                                                   Mon Nov 22 23:48:08 2021

                      l5 1FF6                      l838 1FF6                     _main 1FF6  
                   start 0000             ___param_bank 000000                    ?_main 0000  
                  _RCEN1 007E2B                    _TRISC 000F94                    _SSPIF 007CF3  
        __initialization 1FFA             __end_of_main 1FFA                   ??_main 0000  
          __activetblptr 000000                   _SSPBUF 000FC9               __accesstop 0060  
__end_of__initialization 1FFA            ___rparam_used 000001           __pcstackCOMRAM 0000  
                _SSP1ADD 000FC8                  _SSP1BUF 000FC9                  __Hparam 0000  
                __Lparam 0000                  __pcinit 1FFA                  __ramtop 0200  
                __ptext0 1FF6     end_of_initialization 1FFA      start_initialization 1FFA  
               _SSP1CON1 000FC6                 _SSP1CON2 000FC5                 _SSP1STAT 000FC7  
               __Hrparam 0000                 __Lrparam 0000            __size_of_main 0004  
