// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "Conv1DMac_new424.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic Conv1DMac_new424::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic Conv1DMac_new424::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<3> Conv1DMac_new424::ap_ST_fsm_state1 = "1";
const sc_lv<3> Conv1DMac_new424::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<3> Conv1DMac_new424::ap_ST_fsm_state7 = "100";
const bool Conv1DMac_new424::ap_const_boolean_1 = true;
const sc_lv<32> Conv1DMac_new424::ap_const_lv32_0 = "00000000000000000000000000000000";
const bool Conv1DMac_new424::ap_const_boolean_0 = false;
const sc_lv<1> Conv1DMac_new424::ap_const_lv1_0 = "0";
const sc_lv<1> Conv1DMac_new424::ap_const_lv1_1 = "1";
const sc_lv<32> Conv1DMac_new424::ap_const_lv32_1 = "1";
const sc_lv<21> Conv1DMac_new424::ap_const_lv21_0 = "000000000000000000000";
const sc_lv<16> Conv1DMac_new424::ap_const_lv16_0 = "0000000000000000";
const sc_lv<7> Conv1DMac_new424::ap_const_lv7_0 = "0000000";
const sc_lv<9> Conv1DMac_new424::ap_const_lv9_0 = "000000000";
const sc_lv<8> Conv1DMac_new424::ap_const_lv8_0 = "00000000";
const sc_lv<21> Conv1DMac_new424::ap_const_lv21_100000 = "100000000000000000000";
const sc_lv<21> Conv1DMac_new424::ap_const_lv21_1 = "1";
const sc_lv<16> Conv1DMac_new424::ap_const_lv16_4000 = "100000000000000";
const sc_lv<14> Conv1DMac_new424::ap_const_lv14_0 = "00000000000000";
const sc_lv<6> Conv1DMac_new424::ap_const_lv6_0 = "000000";
const sc_lv<9> Conv1DMac_new424::ap_const_lv9_100 = "100000000";
const sc_lv<7> Conv1DMac_new424::ap_const_lv7_1 = "1";
const sc_lv<9> Conv1DMac_new424::ap_const_lv9_FF = "11111111";
const sc_lv<9> Conv1DMac_new424::ap_const_lv9_1 = "1";
const sc_lv<16> Conv1DMac_new424::ap_const_lv16_1 = "1";
const sc_lv<32> Conv1DMac_new424::ap_const_lv32_D = "1101";
const sc_lv<32> Conv1DMac_new424::ap_const_lv32_7 = "111";
const sc_lv<32> Conv1DMac_new424::ap_const_lv32_6 = "110";
const sc_lv<32> Conv1DMac_new424::ap_const_lv32_5 = "101";
const sc_lv<8> Conv1DMac_new424::ap_const_lv8_A = "1010";
const sc_lv<8> Conv1DMac_new424::ap_const_lv8_5 = "101";
const sc_lv<8> Conv1DMac_new424::ap_const_lv8_1 = "1";
const sc_lv<8> Conv1DMac_new424::ap_const_lv8_7 = "111";
const sc_lv<8> Conv1DMac_new424::ap_const_lv8_D = "1101";
const sc_lv<8> Conv1DMac_new424::ap_const_lv8_FF = "11111111";
const sc_lv<8> Conv1DMac_new424::ap_const_lv8_FB = "11111011";
const sc_lv<8> Conv1DMac_new424::ap_const_lv8_8 = "1000";
const sc_lv<8> Conv1DMac_new424::ap_const_lv8_FC = "11111100";
const sc_lv<8> Conv1DMac_new424::ap_const_lv8_F5 = "11110101";
const sc_lv<8> Conv1DMac_new424::ap_const_lv8_10 = "10000";
const sc_lv<8> Conv1DMac_new424::ap_const_lv8_2 = "10";
const sc_lv<8> Conv1DMac_new424::ap_const_lv8_FD = "11111101";
const sc_lv<8> Conv1DMac_new424::ap_const_lv8_4 = "100";
const sc_lv<8> Conv1DMac_new424::ap_const_lv8_FE = "11111110";
const sc_lv<8> Conv1DMac_new424::ap_const_lv8_3 = "11";
const sc_lv<8> Conv1DMac_new424::ap_const_lv8_C = "1100";
const sc_lv<8> Conv1DMac_new424::ap_const_lv8_9 = "1001";
const sc_lv<8> Conv1DMac_new424::ap_const_lv8_FA = "11111010";
const sc_lv<8> Conv1DMac_new424::ap_const_lv8_B = "1011";
const sc_lv<8> Conv1DMac_new424::ap_const_lv8_F = "1111";
const sc_lv<8> Conv1DMac_new424::ap_const_lv8_12 = "10010";
const sc_lv<8> Conv1DMac_new424::ap_const_lv8_F9 = "11111001";
const sc_lv<32> Conv1DMac_new424::ap_const_lv32_2 = "10";

Conv1DMac_new424::Conv1DMac_new424(sc_module_name name) : sc_module(name), mVcdFile(0) {
    weights18_m_weights_3_U = new Conv1DMac_new424_5jm("weights18_m_weights_3_U");
    weights18_m_weights_3_U->clk(ap_clk);
    weights18_m_weights_3_U->reset(ap_rst);
    weights18_m_weights_3_U->address0(weights18_m_weights_3_address0);
    weights18_m_weights_3_U->ce0(weights18_m_weights_3_ce0);
    weights18_m_weights_3_U->q0(weights18_m_weights_3_q0);
    weights18_m_weights_2_U = new Conv1DMac_new424_6jw("weights18_m_weights_2_U");
    weights18_m_weights_2_U->clk(ap_clk);
    weights18_m_weights_2_U->reset(ap_rst);
    weights18_m_weights_2_U->address0(weights18_m_weights_2_address0);
    weights18_m_weights_2_U->ce0(weights18_m_weights_2_ce0);
    weights18_m_weights_2_U->q0(weights18_m_weights_2_q0);
    weights18_m_weights_1_U = new Conv1DMac_new424_7jG("weights18_m_weights_1_U");
    weights18_m_weights_1_U->clk(ap_clk);
    weights18_m_weights_1_U->reset(ap_rst);
    weights18_m_weights_1_U->address0(weights18_m_weights_1_address0);
    weights18_m_weights_1_U->ce0(weights18_m_weights_1_ce0);
    weights18_m_weights_1_U->q0(weights18_m_weights_1_q0);
    weights18_m_weights_s_U = new Conv1DMac_new424_8jQ("weights18_m_weights_s_U");
    weights18_m_weights_s_U->clk(ap_clk);
    weights18_m_weights_s_U->reset(ap_rst);
    weights18_m_weights_s_U->address0(weights18_m_weights_s_address0);
    weights18_m_weights_s_U->ce0(weights18_m_weights_s_ce0);
    weights18_m_weights_s_U->q0(weights18_m_weights_s_q0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182 = new computeS3_mux_646yd2_x_x_x_x_x_x_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6,8>("computeS3_mux_646yd2_x_x_x_x_x_x_x_U182");
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din0(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din1(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din2(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din3(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din4(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din5(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din6(ap_var_for_const1);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din7(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din8(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din9(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din10(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din11(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din12(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din13(ap_var_for_const2);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din14(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din15(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din16(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din17(ap_var_for_const3);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din18(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din19(ap_var_for_const4);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din20(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din21(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din22(ap_var_for_const5);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din23(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din24(ap_var_for_const6);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din25(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din26(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din27(ap_var_for_const7);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din28(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din29(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din30(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din31(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din32(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din33(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din34(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din35(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din36(ap_var_for_const8);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din37(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din38(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din39(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din40(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din41(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din42(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din43(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din44(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din45(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din46(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din47(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din48(ap_var_for_const9);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din49(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din50(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din51(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din52(ap_var_for_const1);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din53(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din54(ap_var_for_const10);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din55(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din56(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din57(ap_var_for_const6);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din58(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din59(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din60(ap_var_for_const11);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din61(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din62(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din63(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->din64(nm_t_mid2_reg_1474_pp0_iter2_reg);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U182->dout(tmp_63_fu_872_p66);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183 = new computeS3_mux_646yd2_x_x_x_x_x_x_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6,8>("computeS3_mux_646yd2_x_x_x_x_x_x_x_U183");
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din0(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din1(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din2(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din3(ap_var_for_const10);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din4(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din5(ap_var_for_const12);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din6(ap_var_for_const1);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din7(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din8(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din9(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din10(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din11(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din12(ap_var_for_const13);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din13(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din14(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din15(ap_var_for_const3);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din16(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din17(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din18(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din19(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din20(ap_var_for_const8);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din21(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din22(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din23(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din24(ap_var_for_const5);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din25(ap_var_for_const14);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din26(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din27(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din28(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din29(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din30(ap_var_for_const9);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din31(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din32(ap_var_for_const15);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din33(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din34(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din35(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din36(ap_var_for_const16);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din37(ap_var_for_const17);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din38(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din39(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din40(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din41(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din42(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din43(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din44(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din45(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din46(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din47(ap_var_for_const18);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din48(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din49(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din50(ap_var_for_const19);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din51(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din52(ap_var_for_const7);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din53(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din54(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din55(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din56(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din57(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din58(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din59(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din60(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din61(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din62(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din63(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->din64(nm_t_mid2_reg_1474_pp0_iter2_reg);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U183->dout(tmp_64_fu_1011_p66);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184 = new computeS3_mux_646yd2_x_x_x_x_x_x_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6,8>("computeS3_mux_646yd2_x_x_x_x_x_x_x_U184");
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din0(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din1(ap_var_for_const3);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din2(ap_var_for_const20);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din3(ap_var_for_const3);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din4(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din5(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din6(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din7(ap_var_for_const18);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din8(ap_var_for_const11);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din9(ap_var_for_const2);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din10(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din11(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din12(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din13(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din14(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din15(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din16(ap_var_for_const20);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din17(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din18(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din19(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din20(ap_var_for_const1);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din21(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din22(ap_var_for_const17);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din23(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din24(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din25(ap_var_for_const6);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din26(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din27(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din28(ap_var_for_const6);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din29(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din30(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din31(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din32(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din33(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din34(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din35(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din36(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din37(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din38(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din39(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din40(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din41(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din42(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din43(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din44(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din45(ap_var_for_const16);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din46(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din47(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din48(ap_var_for_const6);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din49(ap_var_for_const7);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din50(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din51(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din52(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din53(ap_var_for_const13);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din54(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din55(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din56(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din57(ap_var_for_const3);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din58(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din59(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din60(ap_var_for_const20);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din61(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din62(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din63(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->din64(nm_t_mid2_reg_1474_pp0_iter2_reg);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U184->dout(tmp_65_fu_1150_p66);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185 = new computeS3_mux_646yd2_x_x_x_x_x_x_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6,8>("computeS3_mux_646yd2_x_x_x_x_x_x_x_U185");
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din0(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din1(ap_var_for_const14);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din2(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din3(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din4(ap_var_for_const6);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din5(ap_var_for_const9);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din6(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din7(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din8(ap_var_for_const12);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din9(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din10(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din11(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din12(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din13(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din14(ap_var_for_const13);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din15(ap_var_for_const21);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din16(ap_var_for_const15);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din17(ap_var_for_const20);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din18(ap_var_for_const11);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din19(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din20(ap_var_for_const6);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din21(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din22(ap_var_for_const22);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din23(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din24(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din25(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din26(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din27(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din28(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din29(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din30(ap_var_for_const14);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din31(ap_var_for_const17);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din32(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din33(ap_var_for_const3);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din34(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din35(ap_var_for_const22);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din36(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din37(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din38(ap_var_for_const3);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din39(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din40(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din41(ap_var_for_const1);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din42(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din43(ap_var_for_const5);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din44(ap_var_for_const23);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din45(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din46(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din47(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din48(ap_var_for_const15);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din49(ap_var_for_const16);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din50(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din51(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din52(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din53(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din54(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din55(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din56(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din57(ap_var_for_const12);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din58(ap_var_for_const9);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din59(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din60(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din61(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din62(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din63(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->din64(nm_t_mid2_reg_1474_pp0_iter2_reg);
    computeS3_mux_646yd2_x_x_x_x_x_x_x_U185->dout(tmp_66_fu_1289_p66);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state7);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_01001);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten5_reg_1465_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_89_reg_1492_pp0_iter3_reg );

    SC_METHOD(thread_ap_block_pp0_stage0_11001);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten5_reg_1465_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_89_reg_1492_pp0_iter3_reg );

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten5_reg_1465_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_89_reg_1492_pp0_iter3_reg );

    SC_METHOD(thread_ap_block_state1);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter2);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( exitcond_flatten5_reg_1465_pp0_iter1_reg );

    SC_METHOD(thread_ap_block_state5_pp0_stage0_iter3);

    SC_METHOD(thread_ap_block_state6_pp0_stage0_iter4);
    sensitive << ( out_V_V_full_n );
    sensitive << ( tmp_89_reg_1492_pp0_iter3_reg );

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state2);
    sensitive << ( exitcond_flatten5_fu_305_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state7 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( real_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter3 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( internal_ap_ready );

    SC_METHOD(thread_exitcond_flatten5_fu_305_p2);
    sensitive << ( indvar_flatten5_reg_229 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_exitcond_flatten_fu_317_p2);
    sensitive << ( indvar_flatten_reg_240 );
    sensitive << ( exitcond_flatten5_fu_305_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_in_V_V_blk_n);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( exitcond_flatten5_reg_1465_pp0_iter1_reg );

    SC_METHOD(thread_in_V_V_read);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten5_reg_1465_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_indvar_flatten_next5_fu_311_p2);
    sensitive << ( indvar_flatten5_reg_229 );

    SC_METHOD(thread_indvar_flatten_next_fu_449_p3);
    sensitive << ( exitcond_flatten_fu_317_p2 );
    sensitive << ( indvar_flatten_op_fu_443_p2 );

    SC_METHOD(thread_indvar_flatten_op_fu_443_p2);
    sensitive << ( indvar_flatten_reg_240 );

    SC_METHOD(thread_internal_ap_ready);
    sensitive << ( ap_CS_fsm_state7 );

    SC_METHOD(thread_macRegisters_0_V_fu_777_p2);
    sensitive << ( tmp_53_fu_760_p1 );
    sensitive << ( tmp1_fu_771_p2 );

    SC_METHOD(thread_macRegisters_1_V_fu_800_p2);
    sensitive << ( tmp_56_fu_783_p1 );
    sensitive << ( tmp2_fu_794_p2 );

    SC_METHOD(thread_macRegisters_2_V_fu_823_p2);
    sensitive << ( tmp_59_fu_806_p1 );
    sensitive << ( tmp3_fu_817_p2 );

    SC_METHOD(thread_macRegisters_3_V_fu_846_p2);
    sensitive << ( tmp_62_fu_829_p1 );
    sensitive << ( tmp4_fu_840_p2 );

    SC_METHOD(thread_nm_1_fu_365_p2);
    sensitive << ( nm_mid_fu_323_p3 );

    SC_METHOD(thread_nm_mid2_fu_413_p3);
    sensitive << ( nm_mid_fu_323_p3 );
    sensitive << ( tmp_88_mid_fu_359_p2 );
    sensitive << ( nm_1_fu_365_p2 );

    SC_METHOD(thread_nm_mid_fu_323_p3);
    sensitive << ( nm_reg_251 );
    sensitive << ( exitcond_flatten_fu_317_p2 );

    SC_METHOD(thread_nm_t_mid2_fu_405_p3);
    sensitive << ( tmp_88_mid_fu_359_p2 );
    sensitive << ( tmp_910_fu_385_p1 );
    sensitive << ( nm_t_mid_fu_339_p3 );

    SC_METHOD(thread_nm_t_mid_fu_339_p3);
    sensitive << ( tmp_fu_293_p1 );
    sensitive << ( exitcond_flatten_fu_317_p2 );

    SC_METHOD(thread_not_exitcond_flatten_fu_347_p2);
    sensitive << ( exitcond_flatten_fu_317_p2 );

    SC_METHOD(thread_out_V_V_blk_n);
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_89_reg_1492_pp0_iter3_reg );

    SC_METHOD(thread_out_V_V_din);
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_89_reg_1492_pp0_iter3_reg );
    sensitive << ( p_Val2_5_reg_1586 );
    sensitive << ( p_Val2_21_1_reg_1591 );
    sensitive << ( p_Val2_21_2_reg_1596 );
    sensitive << ( p_Val2_21_3_reg_1601 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_out_V_V_write);
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_89_reg_1492_pp0_iter3_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_p_08_cast_cast_fu_464_p1);
    sensitive << ( in_V_V_dout );

    SC_METHOD(thread_p_Val2_1_fu_542_p0);
    sensitive << ( weights18_m_weights_2_q0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_Val2_1_fu_542_p1);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( p_08_cast_cast_fu_464_p1 );

    SC_METHOD(thread_p_Val2_1_fu_542_p2);
    sensitive << ( p_Val2_1_fu_542_p0 );
    sensitive << ( p_Val2_1_fu_542_p1 );

    SC_METHOD(thread_p_Val2_21_1_fu_1144_p2);
    sensitive << ( macRegisters_1_V_fu_800_p2 );
    sensitive << ( tmp_64_fu_1011_p66 );

    SC_METHOD(thread_p_Val2_21_2_fu_1283_p2);
    sensitive << ( macRegisters_2_V_fu_823_p2 );
    sensitive << ( tmp_65_fu_1150_p66 );

    SC_METHOD(thread_p_Val2_21_3_fu_1422_p2);
    sensitive << ( macRegisters_3_V_fu_846_p2 );
    sensitive << ( tmp_66_fu_1289_p66 );

    SC_METHOD(thread_p_Val2_2_fu_612_p0);
    sensitive << ( weights18_m_weights_1_q0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_Val2_2_fu_612_p1);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( p_08_cast_cast_fu_464_p1 );

    SC_METHOD(thread_p_Val2_2_fu_612_p2);
    sensitive << ( p_Val2_2_fu_612_p0 );
    sensitive << ( p_Val2_2_fu_612_p1 );

    SC_METHOD(thread_p_Val2_3_fu_682_p0);
    sensitive << ( weights18_m_weights_s_q0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_Val2_3_fu_682_p1);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( p_08_cast_cast_fu_464_p1 );

    SC_METHOD(thread_p_Val2_3_fu_682_p2);
    sensitive << ( p_Val2_3_fu_682_p0 );
    sensitive << ( p_Val2_3_fu_682_p1 );

    SC_METHOD(thread_p_Val2_5_fu_1005_p2);
    sensitive << ( macRegisters_0_V_fu_777_p2 );
    sensitive << ( tmp_63_fu_872_p66 );

    SC_METHOD(thread_p_Val2_s_fu_472_p0);
    sensitive << ( weights18_m_weights_3_q0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_Val2_s_fu_472_p1);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( p_08_cast_cast_fu_464_p1 );

    SC_METHOD(thread_p_Val2_s_fu_472_p2);
    sensitive << ( p_Val2_s_fu_472_p0 );
    sensitive << ( p_Val2_s_fu_472_p1 );

    SC_METHOD(thread_qb_assign_1_1_fu_786_p2);
    sensitive << ( tmp_915_reg_1546 );
    sensitive << ( tmp_255_1_reg_1551 );

    SC_METHOD(thread_qb_assign_1_2_fu_809_p2);
    sensitive << ( tmp_918_reg_1561 );
    sensitive << ( tmp_255_2_reg_1566 );

    SC_METHOD(thread_qb_assign_1_3_fu_832_p2);
    sensitive << ( tmp_921_reg_1576 );
    sensitive << ( tmp_255_3_reg_1581 );

    SC_METHOD(thread_qb_assign_1_fu_763_p2);
    sensitive << ( tmp_912_reg_1531 );
    sensitive << ( tmp_87_reg_1536 );

    SC_METHOD(thread_real_start);
    sensitive << ( ap_start );
    sensitive << ( start_full_n );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_sf_1_fu_437_p2);
    sensitive << ( sf_mid2_fu_377_p3 );

    SC_METHOD(thread_sf_cast1_fu_421_p1);
    sensitive << ( sf_mid2_fu_377_p3 );

    SC_METHOD(thread_sf_mid2_fu_377_p3);
    sensitive << ( sf_reg_262 );
    sensitive << ( tmp_851_fu_371_p2 );

    SC_METHOD(thread_start_out);
    sensitive << ( real_start );

    SC_METHOD(thread_start_write);
    sensitive << ( real_start );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_tmp1_fu_771_p2);
    sensitive << ( macRegisters_0_V_1_fu_148 );
    sensitive << ( tmp_88_fu_767_p1 );

    SC_METHOD(thread_tmp2_fu_794_p2);
    sensitive << ( macRegisters_1_V_1_fu_152 );
    sensitive << ( tmp_256_1_fu_790_p1 );

    SC_METHOD(thread_tmp3_fu_817_p2);
    sensitive << ( macRegisters_2_V_1_fu_156 );
    sensitive << ( tmp_256_2_fu_813_p1 );

    SC_METHOD(thread_tmp4_fu_840_p2);
    sensitive << ( macRegisters_3_V_1_fu_160 );
    sensitive << ( tmp_256_3_fu_836_p1 );

    SC_METHOD(thread_tmp_255_1_fu_602_p2);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten5_reg_1465_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_78_fu_594_p3 );

    SC_METHOD(thread_tmp_255_2_fu_672_p2);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten5_reg_1465_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_82_fu_664_p3 );

    SC_METHOD(thread_tmp_255_3_fu_742_p2);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten5_reg_1465_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_86_fu_734_p3 );

    SC_METHOD(thread_tmp_256_1_fu_790_p1);
    sensitive << ( qb_assign_1_1_fu_786_p2 );

    SC_METHOD(thread_tmp_256_2_fu_813_p1);
    sensitive << ( qb_assign_1_2_fu_809_p2 );

    SC_METHOD(thread_tmp_256_3_fu_836_p1);
    sensitive << ( qb_assign_1_3_fu_832_p2 );

    SC_METHOD(thread_tmp_53_fu_760_p1);
    sensitive << ( tmp_52_reg_1526 );

    SC_METHOD(thread_tmp_56_fu_783_p1);
    sensitive << ( tmp_55_reg_1541 );

    SC_METHOD(thread_tmp_59_fu_806_p1);
    sensitive << ( tmp_58_reg_1556 );

    SC_METHOD(thread_tmp_62_fu_829_p1);
    sensitive << ( tmp_61_reg_1571 );

    SC_METHOD(thread_tmp_69_fu_425_p2);
    sensitive << ( sf_cast1_fu_421_p1 );
    sensitive << ( tmp_87_mid2_fu_397_p3 );

    SC_METHOD(thread_tmp_70_fu_457_p1);
    sensitive << ( tmp_69_reg_1487 );

    SC_METHOD(thread_tmp_72_fu_508_p2);
    sensitive << ( tmp_913_fu_504_p1 );
    sensitive << ( tmp_911_fu_478_p3 );

    SC_METHOD(thread_tmp_73_fu_514_p4);
    sensitive << ( p_Val2_s_fu_472_p2 );

    SC_METHOD(thread_tmp_74_fu_524_p3);
    sensitive << ( tmp_73_fu_514_p4 );
    sensitive << ( tmp_72_fu_508_p2 );

    SC_METHOD(thread_tmp_76_fu_578_p2);
    sensitive << ( tmp_916_fu_574_p1 );
    sensitive << ( tmp_914_fu_548_p3 );

    SC_METHOD(thread_tmp_77_fu_584_p4);
    sensitive << ( p_Val2_1_fu_542_p2 );

    SC_METHOD(thread_tmp_78_fu_594_p3);
    sensitive << ( tmp_77_fu_584_p4 );
    sensitive << ( tmp_76_fu_578_p2 );

    SC_METHOD(thread_tmp_80_fu_648_p2);
    sensitive << ( tmp_919_fu_644_p1 );
    sensitive << ( tmp_917_fu_618_p3 );

    SC_METHOD(thread_tmp_81_fu_654_p4);
    sensitive << ( p_Val2_2_fu_612_p2 );

    SC_METHOD(thread_tmp_82_fu_664_p3);
    sensitive << ( tmp_81_fu_654_p4 );
    sensitive << ( tmp_80_fu_648_p2 );

    SC_METHOD(thread_tmp_84_fu_718_p2);
    sensitive << ( tmp_922_fu_714_p1 );
    sensitive << ( tmp_920_fu_688_p3 );

    SC_METHOD(thread_tmp_851_fu_371_p2);
    sensitive << ( exitcond_flatten_fu_317_p2 );
    sensitive << ( tmp_88_mid_fu_359_p2 );

    SC_METHOD(thread_tmp_85_fu_724_p4);
    sensitive << ( p_Val2_3_fu_682_p2 );

    SC_METHOD(thread_tmp_86_fu_734_p3);
    sensitive << ( tmp_85_fu_724_p4 );
    sensitive << ( tmp_84_fu_718_p2 );

    SC_METHOD(thread_tmp_87_fu_532_p2);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten5_reg_1465_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_74_fu_524_p3 );

    SC_METHOD(thread_tmp_87_mid1_fu_389_p3);
    sensitive << ( tmp_910_fu_385_p1 );

    SC_METHOD(thread_tmp_87_mid2_fu_397_p3);
    sensitive << ( tmp_88_mid_fu_359_p2 );
    sensitive << ( tmp_87_mid1_fu_389_p3 );
    sensitive << ( tmp_87_mid_fu_331_p3 );

    SC_METHOD(thread_tmp_87_mid_fu_331_p3);
    sensitive << ( exitcond_flatten_fu_317_p2 );
    sensitive << ( tmp_s_fu_297_p3 );

    SC_METHOD(thread_tmp_881_fu_353_p2);
    sensitive << ( sf_reg_262 );
    sensitive << ( exitcond_flatten5_fu_305_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_tmp_88_fu_767_p1);
    sensitive << ( qb_assign_1_fu_763_p2 );

    SC_METHOD(thread_tmp_88_mid_fu_359_p2);
    sensitive << ( tmp_881_fu_353_p2 );
    sensitive << ( not_exitcond_flatten_fu_347_p2 );

    SC_METHOD(thread_tmp_89_fu_431_p2);
    sensitive << ( exitcond_flatten5_fu_305_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( sf_mid2_fu_377_p3 );

    SC_METHOD(thread_tmp_910_fu_385_p1);
    sensitive << ( nm_1_fu_365_p2 );

    SC_METHOD(thread_tmp_911_fu_478_p3);
    sensitive << ( p_Val2_s_fu_472_p2 );

    SC_METHOD(thread_tmp_913_fu_504_p1);
    sensitive << ( p_Val2_s_fu_472_p2 );

    SC_METHOD(thread_tmp_914_fu_548_p3);
    sensitive << ( p_Val2_1_fu_542_p2 );

    SC_METHOD(thread_tmp_916_fu_574_p1);
    sensitive << ( p_Val2_1_fu_542_p2 );

    SC_METHOD(thread_tmp_917_fu_618_p3);
    sensitive << ( p_Val2_2_fu_612_p2 );

    SC_METHOD(thread_tmp_919_fu_644_p1);
    sensitive << ( p_Val2_2_fu_612_p2 );

    SC_METHOD(thread_tmp_920_fu_688_p3);
    sensitive << ( p_Val2_3_fu_682_p2 );

    SC_METHOD(thread_tmp_922_fu_714_p1);
    sensitive << ( p_Val2_3_fu_682_p2 );

    SC_METHOD(thread_tmp_fu_293_p1);
    sensitive << ( nm_reg_251 );

    SC_METHOD(thread_tmp_s_fu_297_p3);
    sensitive << ( tmp_fu_293_p1 );

    SC_METHOD(thread_weights18_m_weights_1_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_70_fu_457_p1 );

    SC_METHOD(thread_weights18_m_weights_1_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_weights18_m_weights_2_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_70_fu_457_p1 );

    SC_METHOD(thread_weights18_m_weights_2_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_weights18_m_weights_3_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_70_fu_457_p1 );

    SC_METHOD(thread_weights18_m_weights_3_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_weights18_m_weights_s_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_70_fu_457_p1 );

    SC_METHOD(thread_weights18_m_weights_s_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( exitcond_flatten5_fu_305_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter3 );

    SC_THREAD(thread_ap_var_for_const0);

    SC_THREAD(thread_ap_var_for_const1);

    SC_THREAD(thread_ap_var_for_const2);

    SC_THREAD(thread_ap_var_for_const3);

    SC_THREAD(thread_ap_var_for_const4);

    SC_THREAD(thread_ap_var_for_const5);

    SC_THREAD(thread_ap_var_for_const6);

    SC_THREAD(thread_ap_var_for_const7);

    SC_THREAD(thread_ap_var_for_const8);

    SC_THREAD(thread_ap_var_for_const9);

    SC_THREAD(thread_ap_var_for_const10);

    SC_THREAD(thread_ap_var_for_const11);

    SC_THREAD(thread_ap_var_for_const12);

    SC_THREAD(thread_ap_var_for_const13);

    SC_THREAD(thread_ap_var_for_const14);

    SC_THREAD(thread_ap_var_for_const15);

    SC_THREAD(thread_ap_var_for_const16);

    SC_THREAD(thread_ap_var_for_const17);

    SC_THREAD(thread_ap_var_for_const18);

    SC_THREAD(thread_ap_var_for_const19);

    SC_THREAD(thread_ap_var_for_const20);

    SC_THREAD(thread_ap_var_for_const21);

    SC_THREAD(thread_ap_var_for_const22);

    SC_THREAD(thread_ap_var_for_const23);

    start_once_reg = SC_LOGIC_0;
    ap_done_reg = SC_LOGIC_0;
    ap_CS_fsm = "001";
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter4 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter3 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "Conv1DMac_new424_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, start_full_n, "(port)start_full_n");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_continue, "(port)ap_continue");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, start_out, "(port)start_out");
    sc_trace(mVcdFile, start_write, "(port)start_write");
    sc_trace(mVcdFile, in_V_V_dout, "(port)in_V_V_dout");
    sc_trace(mVcdFile, in_V_V_empty_n, "(port)in_V_V_empty_n");
    sc_trace(mVcdFile, in_V_V_read, "(port)in_V_V_read");
    sc_trace(mVcdFile, out_V_V_din, "(port)out_V_V_din");
    sc_trace(mVcdFile, out_V_V_full_n, "(port)out_V_V_full_n");
    sc_trace(mVcdFile, out_V_V_write, "(port)out_V_V_write");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, real_start, "real_start");
    sc_trace(mVcdFile, start_once_reg, "start_once_reg");
    sc_trace(mVcdFile, ap_done_reg, "ap_done_reg");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, internal_ap_ready, "internal_ap_ready");
    sc_trace(mVcdFile, weights18_m_weights_3_address0, "weights18_m_weights_3_address0");
    sc_trace(mVcdFile, weights18_m_weights_3_ce0, "weights18_m_weights_3_ce0");
    sc_trace(mVcdFile, weights18_m_weights_3_q0, "weights18_m_weights_3_q0");
    sc_trace(mVcdFile, weights18_m_weights_2_address0, "weights18_m_weights_2_address0");
    sc_trace(mVcdFile, weights18_m_weights_2_ce0, "weights18_m_weights_2_ce0");
    sc_trace(mVcdFile, weights18_m_weights_2_q0, "weights18_m_weights_2_q0");
    sc_trace(mVcdFile, weights18_m_weights_1_address0, "weights18_m_weights_1_address0");
    sc_trace(mVcdFile, weights18_m_weights_1_ce0, "weights18_m_weights_1_ce0");
    sc_trace(mVcdFile, weights18_m_weights_1_q0, "weights18_m_weights_1_q0");
    sc_trace(mVcdFile, weights18_m_weights_s_address0, "weights18_m_weights_s_address0");
    sc_trace(mVcdFile, weights18_m_weights_s_ce0, "weights18_m_weights_s_ce0");
    sc_trace(mVcdFile, weights18_m_weights_s_q0, "weights18_m_weights_s_q0");
    sc_trace(mVcdFile, in_V_V_blk_n, "in_V_V_blk_n");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, exitcond_flatten5_reg_1465, "exitcond_flatten5_reg_1465");
    sc_trace(mVcdFile, exitcond_flatten5_reg_1465_pp0_iter1_reg, "exitcond_flatten5_reg_1465_pp0_iter1_reg");
    sc_trace(mVcdFile, out_V_V_blk_n, "out_V_V_blk_n");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter4, "ap_enable_reg_pp0_iter4");
    sc_trace(mVcdFile, tmp_89_reg_1492, "tmp_89_reg_1492");
    sc_trace(mVcdFile, tmp_89_reg_1492_pp0_iter3_reg, "tmp_89_reg_1492_pp0_iter3_reg");
    sc_trace(mVcdFile, indvar_flatten5_reg_229, "indvar_flatten5_reg_229");
    sc_trace(mVcdFile, indvar_flatten_reg_240, "indvar_flatten_reg_240");
    sc_trace(mVcdFile, nm_reg_251, "nm_reg_251");
    sc_trace(mVcdFile, sf_reg_262, "sf_reg_262");
    sc_trace(mVcdFile, exitcond_flatten5_fu_305_p2, "exitcond_flatten5_fu_305_p2");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter1, "ap_block_state3_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter2, "ap_block_state4_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage0_iter3, "ap_block_state5_pp0_stage0_iter3");
    sc_trace(mVcdFile, ap_block_state6_pp0_stage0_iter4, "ap_block_state6_pp0_stage0_iter4");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, indvar_flatten_next5_fu_311_p2, "indvar_flatten_next5_fu_311_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, nm_t_mid2_fu_405_p3, "nm_t_mid2_fu_405_p3");
    sc_trace(mVcdFile, nm_t_mid2_reg_1474, "nm_t_mid2_reg_1474");
    sc_trace(mVcdFile, nm_t_mid2_reg_1474_pp0_iter1_reg, "nm_t_mid2_reg_1474_pp0_iter1_reg");
    sc_trace(mVcdFile, nm_t_mid2_reg_1474_pp0_iter2_reg, "nm_t_mid2_reg_1474_pp0_iter2_reg");
    sc_trace(mVcdFile, nm_mid2_fu_413_p3, "nm_mid2_fu_413_p3");
    sc_trace(mVcdFile, tmp_69_fu_425_p2, "tmp_69_fu_425_p2");
    sc_trace(mVcdFile, tmp_69_reg_1487, "tmp_69_reg_1487");
    sc_trace(mVcdFile, tmp_89_fu_431_p2, "tmp_89_fu_431_p2");
    sc_trace(mVcdFile, tmp_89_reg_1492_pp0_iter1_reg, "tmp_89_reg_1492_pp0_iter1_reg");
    sc_trace(mVcdFile, tmp_89_reg_1492_pp0_iter2_reg, "tmp_89_reg_1492_pp0_iter2_reg");
    sc_trace(mVcdFile, sf_1_fu_437_p2, "sf_1_fu_437_p2");
    sc_trace(mVcdFile, indvar_flatten_next_fu_449_p3, "indvar_flatten_next_fu_449_p3");
    sc_trace(mVcdFile, tmp_52_reg_1526, "tmp_52_reg_1526");
    sc_trace(mVcdFile, tmp_912_reg_1531, "tmp_912_reg_1531");
    sc_trace(mVcdFile, tmp_87_fu_532_p2, "tmp_87_fu_532_p2");
    sc_trace(mVcdFile, tmp_87_reg_1536, "tmp_87_reg_1536");
    sc_trace(mVcdFile, tmp_55_reg_1541, "tmp_55_reg_1541");
    sc_trace(mVcdFile, tmp_915_reg_1546, "tmp_915_reg_1546");
    sc_trace(mVcdFile, tmp_255_1_fu_602_p2, "tmp_255_1_fu_602_p2");
    sc_trace(mVcdFile, tmp_255_1_reg_1551, "tmp_255_1_reg_1551");
    sc_trace(mVcdFile, tmp_58_reg_1556, "tmp_58_reg_1556");
    sc_trace(mVcdFile, tmp_918_reg_1561, "tmp_918_reg_1561");
    sc_trace(mVcdFile, tmp_255_2_fu_672_p2, "tmp_255_2_fu_672_p2");
    sc_trace(mVcdFile, tmp_255_2_reg_1566, "tmp_255_2_reg_1566");
    sc_trace(mVcdFile, tmp_61_reg_1571, "tmp_61_reg_1571");
    sc_trace(mVcdFile, tmp_921_reg_1576, "tmp_921_reg_1576");
    sc_trace(mVcdFile, tmp_255_3_fu_742_p2, "tmp_255_3_fu_742_p2");
    sc_trace(mVcdFile, tmp_255_3_reg_1581, "tmp_255_3_reg_1581");
    sc_trace(mVcdFile, p_Val2_5_fu_1005_p2, "p_Val2_5_fu_1005_p2");
    sc_trace(mVcdFile, p_Val2_5_reg_1586, "p_Val2_5_reg_1586");
    sc_trace(mVcdFile, p_Val2_21_1_fu_1144_p2, "p_Val2_21_1_fu_1144_p2");
    sc_trace(mVcdFile, p_Val2_21_1_reg_1591, "p_Val2_21_1_reg_1591");
    sc_trace(mVcdFile, p_Val2_21_2_fu_1283_p2, "p_Val2_21_2_fu_1283_p2");
    sc_trace(mVcdFile, p_Val2_21_2_reg_1596, "p_Val2_21_2_reg_1596");
    sc_trace(mVcdFile, p_Val2_21_3_fu_1422_p2, "p_Val2_21_3_fu_1422_p2");
    sc_trace(mVcdFile, p_Val2_21_3_reg_1601, "p_Val2_21_3_reg_1601");
    sc_trace(mVcdFile, ap_block_state1, "ap_block_state1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state2, "ap_condition_pp0_exit_iter0_state2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter3, "ap_enable_reg_pp0_iter3");
    sc_trace(mVcdFile, tmp_70_fu_457_p1, "tmp_70_fu_457_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_01001, "ap_block_pp0_stage0_01001");
    sc_trace(mVcdFile, macRegisters_0_V_1_fu_148, "macRegisters_0_V_1_fu_148");
    sc_trace(mVcdFile, macRegisters_0_V_fu_777_p2, "macRegisters_0_V_fu_777_p2");
    sc_trace(mVcdFile, macRegisters_1_V_1_fu_152, "macRegisters_1_V_1_fu_152");
    sc_trace(mVcdFile, macRegisters_1_V_fu_800_p2, "macRegisters_1_V_fu_800_p2");
    sc_trace(mVcdFile, macRegisters_2_V_1_fu_156, "macRegisters_2_V_1_fu_156");
    sc_trace(mVcdFile, macRegisters_2_V_fu_823_p2, "macRegisters_2_V_fu_823_p2");
    sc_trace(mVcdFile, macRegisters_3_V_1_fu_160, "macRegisters_3_V_1_fu_160");
    sc_trace(mVcdFile, macRegisters_3_V_fu_846_p2, "macRegisters_3_V_fu_846_p2");
    sc_trace(mVcdFile, tmp_fu_293_p1, "tmp_fu_293_p1");
    sc_trace(mVcdFile, exitcond_flatten_fu_317_p2, "exitcond_flatten_fu_317_p2");
    sc_trace(mVcdFile, tmp_s_fu_297_p3, "tmp_s_fu_297_p3");
    sc_trace(mVcdFile, tmp_881_fu_353_p2, "tmp_881_fu_353_p2");
    sc_trace(mVcdFile, not_exitcond_flatten_fu_347_p2, "not_exitcond_flatten_fu_347_p2");
    sc_trace(mVcdFile, nm_mid_fu_323_p3, "nm_mid_fu_323_p3");
    sc_trace(mVcdFile, tmp_88_mid_fu_359_p2, "tmp_88_mid_fu_359_p2");
    sc_trace(mVcdFile, tmp_851_fu_371_p2, "tmp_851_fu_371_p2");
    sc_trace(mVcdFile, nm_1_fu_365_p2, "nm_1_fu_365_p2");
    sc_trace(mVcdFile, tmp_910_fu_385_p1, "tmp_910_fu_385_p1");
    sc_trace(mVcdFile, tmp_87_mid1_fu_389_p3, "tmp_87_mid1_fu_389_p3");
    sc_trace(mVcdFile, tmp_87_mid_fu_331_p3, "tmp_87_mid_fu_331_p3");
    sc_trace(mVcdFile, nm_t_mid_fu_339_p3, "nm_t_mid_fu_339_p3");
    sc_trace(mVcdFile, sf_mid2_fu_377_p3, "sf_mid2_fu_377_p3");
    sc_trace(mVcdFile, sf_cast1_fu_421_p1, "sf_cast1_fu_421_p1");
    sc_trace(mVcdFile, tmp_87_mid2_fu_397_p3, "tmp_87_mid2_fu_397_p3");
    sc_trace(mVcdFile, indvar_flatten_op_fu_443_p2, "indvar_flatten_op_fu_443_p2");
    sc_trace(mVcdFile, p_Val2_s_fu_472_p0, "p_Val2_s_fu_472_p0");
    sc_trace(mVcdFile, p_Val2_s_fu_472_p1, "p_Val2_s_fu_472_p1");
    sc_trace(mVcdFile, p_08_cast_cast_fu_464_p1, "p_08_cast_cast_fu_464_p1");
    sc_trace(mVcdFile, p_Val2_s_fu_472_p2, "p_Val2_s_fu_472_p2");
    sc_trace(mVcdFile, tmp_913_fu_504_p1, "tmp_913_fu_504_p1");
    sc_trace(mVcdFile, tmp_911_fu_478_p3, "tmp_911_fu_478_p3");
    sc_trace(mVcdFile, tmp_73_fu_514_p4, "tmp_73_fu_514_p4");
    sc_trace(mVcdFile, tmp_72_fu_508_p2, "tmp_72_fu_508_p2");
    sc_trace(mVcdFile, tmp_74_fu_524_p3, "tmp_74_fu_524_p3");
    sc_trace(mVcdFile, p_Val2_1_fu_542_p0, "p_Val2_1_fu_542_p0");
    sc_trace(mVcdFile, p_Val2_1_fu_542_p1, "p_Val2_1_fu_542_p1");
    sc_trace(mVcdFile, p_Val2_1_fu_542_p2, "p_Val2_1_fu_542_p2");
    sc_trace(mVcdFile, tmp_916_fu_574_p1, "tmp_916_fu_574_p1");
    sc_trace(mVcdFile, tmp_914_fu_548_p3, "tmp_914_fu_548_p3");
    sc_trace(mVcdFile, tmp_77_fu_584_p4, "tmp_77_fu_584_p4");
    sc_trace(mVcdFile, tmp_76_fu_578_p2, "tmp_76_fu_578_p2");
    sc_trace(mVcdFile, tmp_78_fu_594_p3, "tmp_78_fu_594_p3");
    sc_trace(mVcdFile, p_Val2_2_fu_612_p0, "p_Val2_2_fu_612_p0");
    sc_trace(mVcdFile, p_Val2_2_fu_612_p1, "p_Val2_2_fu_612_p1");
    sc_trace(mVcdFile, p_Val2_2_fu_612_p2, "p_Val2_2_fu_612_p2");
    sc_trace(mVcdFile, tmp_919_fu_644_p1, "tmp_919_fu_644_p1");
    sc_trace(mVcdFile, tmp_917_fu_618_p3, "tmp_917_fu_618_p3");
    sc_trace(mVcdFile, tmp_81_fu_654_p4, "tmp_81_fu_654_p4");
    sc_trace(mVcdFile, tmp_80_fu_648_p2, "tmp_80_fu_648_p2");
    sc_trace(mVcdFile, tmp_82_fu_664_p3, "tmp_82_fu_664_p3");
    sc_trace(mVcdFile, p_Val2_3_fu_682_p0, "p_Val2_3_fu_682_p0");
    sc_trace(mVcdFile, p_Val2_3_fu_682_p1, "p_Val2_3_fu_682_p1");
    sc_trace(mVcdFile, p_Val2_3_fu_682_p2, "p_Val2_3_fu_682_p2");
    sc_trace(mVcdFile, tmp_922_fu_714_p1, "tmp_922_fu_714_p1");
    sc_trace(mVcdFile, tmp_920_fu_688_p3, "tmp_920_fu_688_p3");
    sc_trace(mVcdFile, tmp_85_fu_724_p4, "tmp_85_fu_724_p4");
    sc_trace(mVcdFile, tmp_84_fu_718_p2, "tmp_84_fu_718_p2");
    sc_trace(mVcdFile, tmp_86_fu_734_p3, "tmp_86_fu_734_p3");
    sc_trace(mVcdFile, qb_assign_1_fu_763_p2, "qb_assign_1_fu_763_p2");
    sc_trace(mVcdFile, tmp_88_fu_767_p1, "tmp_88_fu_767_p1");
    sc_trace(mVcdFile, tmp_53_fu_760_p1, "tmp_53_fu_760_p1");
    sc_trace(mVcdFile, tmp1_fu_771_p2, "tmp1_fu_771_p2");
    sc_trace(mVcdFile, qb_assign_1_1_fu_786_p2, "qb_assign_1_1_fu_786_p2");
    sc_trace(mVcdFile, tmp_256_1_fu_790_p1, "tmp_256_1_fu_790_p1");
    sc_trace(mVcdFile, tmp_56_fu_783_p1, "tmp_56_fu_783_p1");
    sc_trace(mVcdFile, tmp2_fu_794_p2, "tmp2_fu_794_p2");
    sc_trace(mVcdFile, qb_assign_1_2_fu_809_p2, "qb_assign_1_2_fu_809_p2");
    sc_trace(mVcdFile, tmp_256_2_fu_813_p1, "tmp_256_2_fu_813_p1");
    sc_trace(mVcdFile, tmp_59_fu_806_p1, "tmp_59_fu_806_p1");
    sc_trace(mVcdFile, tmp3_fu_817_p2, "tmp3_fu_817_p2");
    sc_trace(mVcdFile, qb_assign_1_3_fu_832_p2, "qb_assign_1_3_fu_832_p2");
    sc_trace(mVcdFile, tmp_256_3_fu_836_p1, "tmp_256_3_fu_836_p1");
    sc_trace(mVcdFile, tmp_62_fu_829_p1, "tmp_62_fu_829_p1");
    sc_trace(mVcdFile, tmp4_fu_840_p2, "tmp4_fu_840_p2");
    sc_trace(mVcdFile, tmp_63_fu_872_p66, "tmp_63_fu_872_p66");
    sc_trace(mVcdFile, tmp_64_fu_1011_p66, "tmp_64_fu_1011_p66");
    sc_trace(mVcdFile, tmp_65_fu_1150_p66, "tmp_65_fu_1150_p66");
    sc_trace(mVcdFile, tmp_66_fu_1289_p66, "tmp_66_fu_1289_p66");
    sc_trace(mVcdFile, ap_CS_fsm_state7, "ap_CS_fsm_state7");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
#endif

    }
}

Conv1DMac_new424::~Conv1DMac_new424() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete weights18_m_weights_3_U;
    delete weights18_m_weights_2_U;
    delete weights18_m_weights_1_U;
    delete weights18_m_weights_s_U;
    delete computeS3_mux_646yd2_x_x_x_x_x_x_x_U182;
    delete computeS3_mux_646yd2_x_x_x_x_x_x_x_U183;
    delete computeS3_mux_646yd2_x_x_x_x_x_x_x_U184;
    delete computeS3_mux_646yd2_x_x_x_x_x_x_x_U185;
}

void Conv1DMac_new424::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_lv8_0;
}

void Conv1DMac_new424::thread_ap_var_for_const1() {
    ap_var_for_const1 = ap_const_lv8_A;
}

void Conv1DMac_new424::thread_ap_var_for_const2() {
    ap_var_for_const2 = ap_const_lv8_5;
}

void Conv1DMac_new424::thread_ap_var_for_const3() {
    ap_var_for_const3 = ap_const_lv8_1;
}

void Conv1DMac_new424::thread_ap_var_for_const4() {
    ap_var_for_const4 = ap_const_lv8_7;
}

void Conv1DMac_new424::thread_ap_var_for_const5() {
    ap_var_for_const5 = ap_const_lv8_D;
}

void Conv1DMac_new424::thread_ap_var_for_const6() {
    ap_var_for_const6 = ap_const_lv8_FF;
}

void Conv1DMac_new424::thread_ap_var_for_const7() {
    ap_var_for_const7 = ap_const_lv8_FB;
}

void Conv1DMac_new424::thread_ap_var_for_const8() {
    ap_var_for_const8 = ap_const_lv8_8;
}

void Conv1DMac_new424::thread_ap_var_for_const9() {
    ap_var_for_const9 = ap_const_lv8_FC;
}

void Conv1DMac_new424::thread_ap_var_for_const10() {
    ap_var_for_const10 = ap_const_lv8_F5;
}

void Conv1DMac_new424::thread_ap_var_for_const11() {
    ap_var_for_const11 = ap_const_lv8_10;
}

void Conv1DMac_new424::thread_ap_var_for_const12() {
    ap_var_for_const12 = ap_const_lv8_2;
}

void Conv1DMac_new424::thread_ap_var_for_const13() {
    ap_var_for_const13 = ap_const_lv8_FD;
}

void Conv1DMac_new424::thread_ap_var_for_const14() {
    ap_var_for_const14 = ap_const_lv8_4;
}

void Conv1DMac_new424::thread_ap_var_for_const15() {
    ap_var_for_const15 = ap_const_lv8_FE;
}

void Conv1DMac_new424::thread_ap_var_for_const16() {
    ap_var_for_const16 = ap_const_lv8_3;
}

void Conv1DMac_new424::thread_ap_var_for_const17() {
    ap_var_for_const17 = ap_const_lv8_C;
}

void Conv1DMac_new424::thread_ap_var_for_const18() {
    ap_var_for_const18 = ap_const_lv8_9;
}

void Conv1DMac_new424::thread_ap_var_for_const19() {
    ap_var_for_const19 = ap_const_lv8_FA;
}

void Conv1DMac_new424::thread_ap_var_for_const20() {
    ap_var_for_const20 = ap_const_lv8_B;
}

void Conv1DMac_new424::thread_ap_var_for_const21() {
    ap_var_for_const21 = ap_const_lv8_F;
}

void Conv1DMac_new424::thread_ap_var_for_const22() {
    ap_var_for_const22 = ap_const_lv8_12;
}

void Conv1DMac_new424::thread_ap_var_for_const23() {
    ap_var_for_const23 = ap_const_lv8_F9;
}

void Conv1DMac_new424::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_done_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_continue.read())) {
            ap_done_reg = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
            ap_done_reg = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                    esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read())) {
                ap_enable_reg_pp0_iter1 = (ap_condition_pp0_exit_iter0_state2.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            ap_enable_reg_pp0_iter3 = ap_enable_reg_pp0_iter2.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter4 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            ap_enable_reg_pp0_iter4 = ap_enable_reg_pp0_iter3.read();
        } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                    esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
            ap_enable_reg_pp0_iter4 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten5_fu_305_p2.read()))) {
        indvar_flatten5_reg_229 = indvar_flatten_next5_fu_311_p2.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        indvar_flatten5_reg_229 = ap_const_lv21_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten5_fu_305_p2.read()))) {
        indvar_flatten_reg_240 = indvar_flatten_next_fu_449_p3.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        indvar_flatten_reg_240 = ap_const_lv16_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_89_reg_1492_pp0_iter2_reg.read()))) {
        macRegisters_0_V_1_fu_148 = macRegisters_0_V_fu_777_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_89_reg_1492_pp0_iter2_reg.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read())))) {
        macRegisters_0_V_1_fu_148 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_89_reg_1492_pp0_iter2_reg.read()))) {
        macRegisters_1_V_1_fu_152 = macRegisters_1_V_fu_800_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_89_reg_1492_pp0_iter2_reg.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read())))) {
        macRegisters_1_V_1_fu_152 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_89_reg_1492_pp0_iter2_reg.read()))) {
        macRegisters_2_V_1_fu_156 = macRegisters_2_V_fu_823_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_89_reg_1492_pp0_iter2_reg.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read())))) {
        macRegisters_2_V_1_fu_156 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_89_reg_1492_pp0_iter2_reg.read()))) {
        macRegisters_3_V_1_fu_160 = macRegisters_3_V_fu_846_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_89_reg_1492_pp0_iter2_reg.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read())))) {
        macRegisters_3_V_1_fu_160 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten5_fu_305_p2.read()))) {
        nm_reg_251 = nm_mid2_fu_413_p3.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        nm_reg_251 = ap_const_lv7_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten5_fu_305_p2.read()))) {
        sf_reg_262 = sf_1_fu_437_p2.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        sf_reg_262 = ap_const_lv9_0;
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        start_once_reg = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_0, internal_ap_ready.read()))) {
            start_once_reg = ap_const_logic_1;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, internal_ap_ready.read())) {
            start_once_reg = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        exitcond_flatten5_reg_1465 = exitcond_flatten5_fu_305_p2.read();
        exitcond_flatten5_reg_1465_pp0_iter1_reg = exitcond_flatten5_reg_1465.read();
        nm_t_mid2_reg_1474_pp0_iter1_reg = nm_t_mid2_reg_1474.read();
        tmp_89_reg_1492_pp0_iter1_reg = tmp_89_reg_1492.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten5_fu_305_p2.read()))) {
        nm_t_mid2_reg_1474 = nm_t_mid2_fu_405_p3.read();
        tmp_69_reg_1487 = tmp_69_fu_425_p2.read();
        tmp_89_reg_1492 = tmp_89_fu_431_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) {
        nm_t_mid2_reg_1474_pp0_iter2_reg = nm_t_mid2_reg_1474_pp0_iter1_reg.read();
        tmp_89_reg_1492_pp0_iter2_reg = tmp_89_reg_1492_pp0_iter1_reg.read();
        tmp_89_reg_1492_pp0_iter3_reg = tmp_89_reg_1492_pp0_iter2_reg.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_1, tmp_89_reg_1492_pp0_iter2_reg.read()))) {
        p_Val2_21_1_reg_1591 = p_Val2_21_1_fu_1144_p2.read();
        p_Val2_21_2_reg_1596 = p_Val2_21_2_fu_1283_p2.read();
        p_Val2_21_3_reg_1601 = p_Val2_21_3_fu_1422_p2.read();
        p_Val2_5_reg_1586 = p_Val2_5_fu_1005_p2.read();
    }
    if ((esl_seteq<1,1,1>(exitcond_flatten5_reg_1465_pp0_iter1_reg.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        tmp_255_1_reg_1551 = tmp_255_1_fu_602_p2.read();
        tmp_255_2_reg_1566 = tmp_255_2_fu_672_p2.read();
        tmp_255_3_reg_1581 = tmp_255_3_fu_742_p2.read();
        tmp_52_reg_1526 = p_Val2_s_fu_472_p2.read().range(13, 7);
        tmp_55_reg_1541 = p_Val2_1_fu_542_p2.read().range(13, 7);
        tmp_58_reg_1556 = p_Val2_2_fu_612_p2.read().range(13, 7);
        tmp_61_reg_1571 = p_Val2_3_fu_682_p2.read().range(13, 7);
        tmp_87_reg_1536 = tmp_87_fu_532_p2.read();
        tmp_912_reg_1531 = p_Val2_s_fu_472_p2.read().range(6, 6);
        tmp_915_reg_1546 = p_Val2_1_fu_542_p2.read().range(6, 6);
        tmp_918_reg_1561 = p_Val2_2_fu_612_p2.read().range(6, 6);
        tmp_921_reg_1576 = p_Val2_3_fu_682_p2.read().range(6, 6);
    }
}

void Conv1DMac_new424::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void Conv1DMac_new424::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void Conv1DMac_new424::thread_ap_CS_fsm_state7() {
    ap_CS_fsm_state7 = ap_CS_fsm.read()[2];
}

void Conv1DMac_new424::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new424::thread_ap_block_pp0_stage0_01001() {
    ap_block_pp0_stage0_01001 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(exitcond_flatten5_reg_1465_pp0_iter1_reg.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
  esl_seteq<1,1,1>(tmp_89_reg_1492_pp0_iter3_reg.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void Conv1DMac_new424::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(exitcond_flatten5_reg_1465_pp0_iter1_reg.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
  esl_seteq<1,1,1>(tmp_89_reg_1492_pp0_iter3_reg.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void Conv1DMac_new424::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(exitcond_flatten5_reg_1465_pp0_iter1_reg.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
  esl_seteq<1,1,1>(tmp_89_reg_1492_pp0_iter3_reg.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void Conv1DMac_new424::thread_ap_block_state1() {
    ap_block_state1 = (esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1));
}

void Conv1DMac_new424::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new424::thread_ap_block_state3_pp0_stage0_iter1() {
    ap_block_state3_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new424::thread_ap_block_state4_pp0_stage0_iter2() {
    ap_block_state4_pp0_stage0_iter2 = (esl_seteq<1,1,1>(exitcond_flatten5_reg_1465_pp0_iter1_reg.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()));
}

void Conv1DMac_new424::thread_ap_block_state5_pp0_stage0_iter3() {
    ap_block_state5_pp0_stage0_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new424::thread_ap_block_state6_pp0_stage0_iter4() {
    ap_block_state6_pp0_stage0_iter4 = (esl_seteq<1,1,1>(tmp_89_reg_1492_pp0_iter3_reg.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read()));
}

void Conv1DMac_new424::thread_ap_condition_pp0_exit_iter0_state2() {
    if (esl_seteq<1,1,1>(exitcond_flatten5_fu_305_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_0;
    }
}

void Conv1DMac_new424::thread_ap_done() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_done_reg.read();
    }
}

void Conv1DMac_new424::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void Conv1DMac_new424::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void Conv1DMac_new424::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter4.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void Conv1DMac_new424::thread_ap_ready() {
    ap_ready = internal_ap_ready.read();
}

void Conv1DMac_new424::thread_exitcond_flatten5_fu_305_p2() {
    exitcond_flatten5_fu_305_p2 = (!indvar_flatten5_reg_229.read().is_01() || !ap_const_lv21_100000.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten5_reg_229.read() == ap_const_lv21_100000);
}

void Conv1DMac_new424::thread_exitcond_flatten_fu_317_p2() {
    exitcond_flatten_fu_317_p2 = (!indvar_flatten_reg_240.read().is_01() || !ap_const_lv16_4000.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten_reg_240.read() == ap_const_lv16_4000);
}

void Conv1DMac_new424::thread_in_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(exitcond_flatten5_reg_1465_pp0_iter1_reg.read(), ap_const_lv1_0))) {
        in_V_V_blk_n = in_V_V_empty_n.read();
    } else {
        in_V_V_blk_n = ap_const_logic_1;
    }
}

void Conv1DMac_new424::thread_in_V_V_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(exitcond_flatten5_reg_1465_pp0_iter1_reg.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        in_V_V_read = ap_const_logic_1;
    } else {
        in_V_V_read = ap_const_logic_0;
    }
}

void Conv1DMac_new424::thread_indvar_flatten_next5_fu_311_p2() {
    indvar_flatten_next5_fu_311_p2 = (!ap_const_lv21_1.is_01() || !indvar_flatten5_reg_229.read().is_01())? sc_lv<21>(): (sc_biguint<21>(ap_const_lv21_1) + sc_biguint<21>(indvar_flatten5_reg_229.read()));
}

void Conv1DMac_new424::thread_indvar_flatten_next_fu_449_p3() {
    indvar_flatten_next_fu_449_p3 = (!exitcond_flatten_fu_317_p2.read()[0].is_01())? sc_lv<16>(): ((exitcond_flatten_fu_317_p2.read()[0].to_bool())? ap_const_lv16_1: indvar_flatten_op_fu_443_p2.read());
}

void Conv1DMac_new424::thread_indvar_flatten_op_fu_443_p2() {
    indvar_flatten_op_fu_443_p2 = (!indvar_flatten_reg_240.read().is_01() || !ap_const_lv16_1.is_01())? sc_lv<16>(): (sc_biguint<16>(indvar_flatten_reg_240.read()) + sc_biguint<16>(ap_const_lv16_1));
}

void Conv1DMac_new424::thread_internal_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
        internal_ap_ready = ap_const_logic_1;
    } else {
        internal_ap_ready = ap_const_logic_0;
    }
}

void Conv1DMac_new424::thread_macRegisters_0_V_fu_777_p2() {
    macRegisters_0_V_fu_777_p2 = (!tmp_53_fu_760_p1.read().is_01() || !tmp1_fu_771_p2.read().is_01())? sc_lv<8>(): (sc_bigint<8>(tmp_53_fu_760_p1.read()) + sc_biguint<8>(tmp1_fu_771_p2.read()));
}

void Conv1DMac_new424::thread_macRegisters_1_V_fu_800_p2() {
    macRegisters_1_V_fu_800_p2 = (!tmp_56_fu_783_p1.read().is_01() || !tmp2_fu_794_p2.read().is_01())? sc_lv<8>(): (sc_bigint<8>(tmp_56_fu_783_p1.read()) + sc_biguint<8>(tmp2_fu_794_p2.read()));
}

void Conv1DMac_new424::thread_macRegisters_2_V_fu_823_p2() {
    macRegisters_2_V_fu_823_p2 = (!tmp_59_fu_806_p1.read().is_01() || !tmp3_fu_817_p2.read().is_01())? sc_lv<8>(): (sc_bigint<8>(tmp_59_fu_806_p1.read()) + sc_biguint<8>(tmp3_fu_817_p2.read()));
}

void Conv1DMac_new424::thread_macRegisters_3_V_fu_846_p2() {
    macRegisters_3_V_fu_846_p2 = (!tmp_62_fu_829_p1.read().is_01() || !tmp4_fu_840_p2.read().is_01())? sc_lv<8>(): (sc_bigint<8>(tmp_62_fu_829_p1.read()) + sc_biguint<8>(tmp4_fu_840_p2.read()));
}

void Conv1DMac_new424::thread_nm_1_fu_365_p2() {
    nm_1_fu_365_p2 = (!ap_const_lv7_1.is_01() || !nm_mid_fu_323_p3.read().is_01())? sc_lv<7>(): (sc_biguint<7>(ap_const_lv7_1) + sc_biguint<7>(nm_mid_fu_323_p3.read()));
}

void Conv1DMac_new424::thread_nm_mid2_fu_413_p3() {
    nm_mid2_fu_413_p3 = (!tmp_88_mid_fu_359_p2.read()[0].is_01())? sc_lv<7>(): ((tmp_88_mid_fu_359_p2.read()[0].to_bool())? nm_1_fu_365_p2.read(): nm_mid_fu_323_p3.read());
}

void Conv1DMac_new424::thread_nm_mid_fu_323_p3() {
    nm_mid_fu_323_p3 = (!exitcond_flatten_fu_317_p2.read()[0].is_01())? sc_lv<7>(): ((exitcond_flatten_fu_317_p2.read()[0].to_bool())? ap_const_lv7_0: nm_reg_251.read());
}

void Conv1DMac_new424::thread_nm_t_mid2_fu_405_p3() {
    nm_t_mid2_fu_405_p3 = (!tmp_88_mid_fu_359_p2.read()[0].is_01())? sc_lv<6>(): ((tmp_88_mid_fu_359_p2.read()[0].to_bool())? tmp_910_fu_385_p1.read(): nm_t_mid_fu_339_p3.read());
}

void Conv1DMac_new424::thread_nm_t_mid_fu_339_p3() {
    nm_t_mid_fu_339_p3 = (!exitcond_flatten_fu_317_p2.read()[0].is_01())? sc_lv<6>(): ((exitcond_flatten_fu_317_p2.read()[0].to_bool())? ap_const_lv6_0: tmp_fu_293_p1.read());
}

void Conv1DMac_new424::thread_not_exitcond_flatten_fu_347_p2() {
    not_exitcond_flatten_fu_347_p2 = (exitcond_flatten_fu_317_p2.read() ^ ap_const_lv1_1);
}

void Conv1DMac_new424::thread_out_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(tmp_89_reg_1492_pp0_iter3_reg.read(), ap_const_lv1_1))) {
        out_V_V_blk_n = out_V_V_full_n.read();
    } else {
        out_V_V_blk_n = ap_const_logic_1;
    }
}

void Conv1DMac_new424::thread_out_V_V_din() {
    out_V_V_din = esl_concat<24,8>(esl_concat<16,8>(esl_concat<8,8>(p_Val2_21_3_reg_1601.read(), p_Val2_21_2_reg_1596.read()), p_Val2_21_1_reg_1591.read()), p_Val2_5_reg_1586.read());
}

void Conv1DMac_new424::thread_out_V_V_write() {
    if ((esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(tmp_89_reg_1492_pp0_iter3_reg.read(), ap_const_lv1_1) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        out_V_V_write = ap_const_logic_1;
    } else {
        out_V_V_write = ap_const_logic_0;
    }
}

void Conv1DMac_new424::thread_p_08_cast_cast_fu_464_p1() {
    p_08_cast_cast_fu_464_p1 = esl_sext<14,8>(in_V_V_dout.read());
}

void Conv1DMac_new424::thread_p_Val2_1_fu_542_p0() {
    p_Val2_1_fu_542_p0 = weights18_m_weights_2_q0.read();
}

void Conv1DMac_new424::thread_p_Val2_1_fu_542_p1() {
    p_Val2_1_fu_542_p1 =  (sc_lv<8>) (p_08_cast_cast_fu_464_p1.read());
}

void Conv1DMac_new424::thread_p_Val2_1_fu_542_p2() {
    p_Val2_1_fu_542_p2 = (!p_Val2_1_fu_542_p0.read().is_01() || !p_Val2_1_fu_542_p1.read().is_01())? sc_lv<14>(): sc_bigint<6>(p_Val2_1_fu_542_p0.read()) * sc_bigint<8>(p_Val2_1_fu_542_p1.read());
}

void Conv1DMac_new424::thread_p_Val2_21_1_fu_1144_p2() {
    p_Val2_21_1_fu_1144_p2 = (!macRegisters_1_V_fu_800_p2.read().is_01() || !tmp_64_fu_1011_p66.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_1_V_fu_800_p2.read()) + sc_biguint<8>(tmp_64_fu_1011_p66.read()));
}

void Conv1DMac_new424::thread_p_Val2_21_2_fu_1283_p2() {
    p_Val2_21_2_fu_1283_p2 = (!macRegisters_2_V_fu_823_p2.read().is_01() || !tmp_65_fu_1150_p66.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_2_V_fu_823_p2.read()) + sc_biguint<8>(tmp_65_fu_1150_p66.read()));
}

void Conv1DMac_new424::thread_p_Val2_21_3_fu_1422_p2() {
    p_Val2_21_3_fu_1422_p2 = (!macRegisters_3_V_fu_846_p2.read().is_01() || !tmp_66_fu_1289_p66.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_3_V_fu_846_p2.read()) + sc_biguint<8>(tmp_66_fu_1289_p66.read()));
}

void Conv1DMac_new424::thread_p_Val2_2_fu_612_p0() {
    p_Val2_2_fu_612_p0 = weights18_m_weights_1_q0.read();
}

void Conv1DMac_new424::thread_p_Val2_2_fu_612_p1() {
    p_Val2_2_fu_612_p1 =  (sc_lv<8>) (p_08_cast_cast_fu_464_p1.read());
}

void Conv1DMac_new424::thread_p_Val2_2_fu_612_p2() {
    p_Val2_2_fu_612_p2 = (!p_Val2_2_fu_612_p0.read().is_01() || !p_Val2_2_fu_612_p1.read().is_01())? sc_lv<14>(): sc_bigint<6>(p_Val2_2_fu_612_p0.read()) * sc_bigint<8>(p_Val2_2_fu_612_p1.read());
}

void Conv1DMac_new424::thread_p_Val2_3_fu_682_p0() {
    p_Val2_3_fu_682_p0 = weights18_m_weights_s_q0.read();
}

void Conv1DMac_new424::thread_p_Val2_3_fu_682_p1() {
    p_Val2_3_fu_682_p1 =  (sc_lv<8>) (p_08_cast_cast_fu_464_p1.read());
}

void Conv1DMac_new424::thread_p_Val2_3_fu_682_p2() {
    p_Val2_3_fu_682_p2 = (!p_Val2_3_fu_682_p0.read().is_01() || !p_Val2_3_fu_682_p1.read().is_01())? sc_lv<14>(): sc_bigint<6>(p_Val2_3_fu_682_p0.read()) * sc_bigint<8>(p_Val2_3_fu_682_p1.read());
}

void Conv1DMac_new424::thread_p_Val2_5_fu_1005_p2() {
    p_Val2_5_fu_1005_p2 = (!macRegisters_0_V_fu_777_p2.read().is_01() || !tmp_63_fu_872_p66.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_0_V_fu_777_p2.read()) + sc_biguint<8>(tmp_63_fu_872_p66.read()));
}

void Conv1DMac_new424::thread_p_Val2_s_fu_472_p0() {
    p_Val2_s_fu_472_p0 = weights18_m_weights_3_q0.read();
}

void Conv1DMac_new424::thread_p_Val2_s_fu_472_p1() {
    p_Val2_s_fu_472_p1 =  (sc_lv<8>) (p_08_cast_cast_fu_464_p1.read());
}

void Conv1DMac_new424::thread_p_Val2_s_fu_472_p2() {
    p_Val2_s_fu_472_p2 = (!p_Val2_s_fu_472_p0.read().is_01() || !p_Val2_s_fu_472_p1.read().is_01())? sc_lv<14>(): sc_bigint<6>(p_Val2_s_fu_472_p0.read()) * sc_bigint<8>(p_Val2_s_fu_472_p1.read());
}

void Conv1DMac_new424::thread_qb_assign_1_1_fu_786_p2() {
    qb_assign_1_1_fu_786_p2 = (tmp_255_1_reg_1551.read() & tmp_915_reg_1546.read());
}

void Conv1DMac_new424::thread_qb_assign_1_2_fu_809_p2() {
    qb_assign_1_2_fu_809_p2 = (tmp_255_2_reg_1566.read() & tmp_918_reg_1561.read());
}

void Conv1DMac_new424::thread_qb_assign_1_3_fu_832_p2() {
    qb_assign_1_3_fu_832_p2 = (tmp_255_3_reg_1581.read() & tmp_921_reg_1576.read());
}

void Conv1DMac_new424::thread_qb_assign_1_fu_763_p2() {
    qb_assign_1_fu_763_p2 = (tmp_87_reg_1536.read() & tmp_912_reg_1531.read());
}

void Conv1DMac_new424::thread_real_start() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_full_n.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()))) {
        real_start = ap_const_logic_0;
    } else {
        real_start = ap_start.read();
    }
}

void Conv1DMac_new424::thread_sf_1_fu_437_p2() {
    sf_1_fu_437_p2 = (!sf_mid2_fu_377_p3.read().is_01() || !ap_const_lv9_1.is_01())? sc_lv<9>(): (sc_biguint<9>(sf_mid2_fu_377_p3.read()) + sc_biguint<9>(ap_const_lv9_1));
}

void Conv1DMac_new424::thread_sf_cast1_fu_421_p1() {
    sf_cast1_fu_421_p1 = esl_zext<14,9>(sf_mid2_fu_377_p3.read());
}

void Conv1DMac_new424::thread_sf_mid2_fu_377_p3() {
    sf_mid2_fu_377_p3 = (!tmp_851_fu_371_p2.read()[0].is_01())? sc_lv<9>(): ((tmp_851_fu_371_p2.read()[0].to_bool())? ap_const_lv9_0: sf_reg_262.read());
}

void Conv1DMac_new424::thread_start_out() {
    start_out = real_start.read();
}

void Conv1DMac_new424::thread_start_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()))) {
        start_write = ap_const_logic_1;
    } else {
        start_write = ap_const_logic_0;
    }
}

void Conv1DMac_new424::thread_tmp1_fu_771_p2() {
    tmp1_fu_771_p2 = (!tmp_88_fu_767_p1.read().is_01() || !macRegisters_0_V_1_fu_148.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_88_fu_767_p1.read()) + sc_biguint<8>(macRegisters_0_V_1_fu_148.read()));
}

void Conv1DMac_new424::thread_tmp2_fu_794_p2() {
    tmp2_fu_794_p2 = (!tmp_256_1_fu_790_p1.read().is_01() || !macRegisters_1_V_1_fu_152.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_256_1_fu_790_p1.read()) + sc_biguint<8>(macRegisters_1_V_1_fu_152.read()));
}

void Conv1DMac_new424::thread_tmp3_fu_817_p2() {
    tmp3_fu_817_p2 = (!tmp_256_2_fu_813_p1.read().is_01() || !macRegisters_2_V_1_fu_156.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_256_2_fu_813_p1.read()) + sc_biguint<8>(macRegisters_2_V_1_fu_156.read()));
}

void Conv1DMac_new424::thread_tmp4_fu_840_p2() {
    tmp4_fu_840_p2 = (!tmp_256_3_fu_836_p1.read().is_01() || !macRegisters_3_V_1_fu_160.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_256_3_fu_836_p1.read()) + sc_biguint<8>(macRegisters_3_V_1_fu_160.read()));
}

void Conv1DMac_new424::thread_tmp_255_1_fu_602_p2() {
    tmp_255_1_fu_602_p2 = (!tmp_78_fu_594_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_78_fu_594_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new424::thread_tmp_255_2_fu_672_p2() {
    tmp_255_2_fu_672_p2 = (!tmp_82_fu_664_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_82_fu_664_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new424::thread_tmp_255_3_fu_742_p2() {
    tmp_255_3_fu_742_p2 = (!tmp_86_fu_734_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_86_fu_734_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new424::thread_tmp_256_1_fu_790_p1() {
    tmp_256_1_fu_790_p1 = esl_zext<8,1>(qb_assign_1_1_fu_786_p2.read());
}

void Conv1DMac_new424::thread_tmp_256_2_fu_813_p1() {
    tmp_256_2_fu_813_p1 = esl_zext<8,1>(qb_assign_1_2_fu_809_p2.read());
}

void Conv1DMac_new424::thread_tmp_256_3_fu_836_p1() {
    tmp_256_3_fu_836_p1 = esl_zext<8,1>(qb_assign_1_3_fu_832_p2.read());
}

void Conv1DMac_new424::thread_tmp_53_fu_760_p1() {
    tmp_53_fu_760_p1 = esl_sext<8,7>(tmp_52_reg_1526.read());
}

void Conv1DMac_new424::thread_tmp_56_fu_783_p1() {
    tmp_56_fu_783_p1 = esl_sext<8,7>(tmp_55_reg_1541.read());
}

void Conv1DMac_new424::thread_tmp_59_fu_806_p1() {
    tmp_59_fu_806_p1 = esl_sext<8,7>(tmp_58_reg_1556.read());
}

void Conv1DMac_new424::thread_tmp_62_fu_829_p1() {
    tmp_62_fu_829_p1 = esl_sext<8,7>(tmp_61_reg_1571.read());
}

void Conv1DMac_new424::thread_tmp_69_fu_425_p2() {
    tmp_69_fu_425_p2 = (!sf_cast1_fu_421_p1.read().is_01() || !tmp_87_mid2_fu_397_p3.read().is_01())? sc_lv<14>(): (sc_biguint<14>(sf_cast1_fu_421_p1.read()) + sc_biguint<14>(tmp_87_mid2_fu_397_p3.read()));
}

void Conv1DMac_new424::thread_tmp_70_fu_457_p1() {
    tmp_70_fu_457_p1 = esl_zext<64,14>(tmp_69_reg_1487.read());
}

void Conv1DMac_new424::thread_tmp_72_fu_508_p2() {
    tmp_72_fu_508_p2 = (tmp_913_fu_504_p1.read() | tmp_911_fu_478_p3.read());
}

void Conv1DMac_new424::thread_tmp_73_fu_514_p4() {
    tmp_73_fu_514_p4 = p_Val2_s_fu_472_p2.read().range(5, 1);
}

void Conv1DMac_new424::thread_tmp_74_fu_524_p3() {
    tmp_74_fu_524_p3 = esl_concat<5,1>(tmp_73_fu_514_p4.read(), tmp_72_fu_508_p2.read());
}

void Conv1DMac_new424::thread_tmp_76_fu_578_p2() {
    tmp_76_fu_578_p2 = (tmp_916_fu_574_p1.read() | tmp_914_fu_548_p3.read());
}

void Conv1DMac_new424::thread_tmp_77_fu_584_p4() {
    tmp_77_fu_584_p4 = p_Val2_1_fu_542_p2.read().range(5, 1);
}

void Conv1DMac_new424::thread_tmp_78_fu_594_p3() {
    tmp_78_fu_594_p3 = esl_concat<5,1>(tmp_77_fu_584_p4.read(), tmp_76_fu_578_p2.read());
}

void Conv1DMac_new424::thread_tmp_80_fu_648_p2() {
    tmp_80_fu_648_p2 = (tmp_919_fu_644_p1.read() | tmp_917_fu_618_p3.read());
}

void Conv1DMac_new424::thread_tmp_81_fu_654_p4() {
    tmp_81_fu_654_p4 = p_Val2_2_fu_612_p2.read().range(5, 1);
}

void Conv1DMac_new424::thread_tmp_82_fu_664_p3() {
    tmp_82_fu_664_p3 = esl_concat<5,1>(tmp_81_fu_654_p4.read(), tmp_80_fu_648_p2.read());
}

void Conv1DMac_new424::thread_tmp_84_fu_718_p2() {
    tmp_84_fu_718_p2 = (tmp_922_fu_714_p1.read() | tmp_920_fu_688_p3.read());
}

void Conv1DMac_new424::thread_tmp_851_fu_371_p2() {
    tmp_851_fu_371_p2 = (tmp_88_mid_fu_359_p2.read() | exitcond_flatten_fu_317_p2.read());
}

void Conv1DMac_new424::thread_tmp_85_fu_724_p4() {
    tmp_85_fu_724_p4 = p_Val2_3_fu_682_p2.read().range(5, 1);
}

void Conv1DMac_new424::thread_tmp_86_fu_734_p3() {
    tmp_86_fu_734_p3 = esl_concat<5,1>(tmp_85_fu_724_p4.read(), tmp_84_fu_718_p2.read());
}

void Conv1DMac_new424::thread_tmp_87_fu_532_p2() {
    tmp_87_fu_532_p2 = (!tmp_74_fu_524_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_74_fu_524_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new424::thread_tmp_87_mid1_fu_389_p3() {
    tmp_87_mid1_fu_389_p3 = esl_concat<6,8>(tmp_910_fu_385_p1.read(), ap_const_lv8_0);
}

void Conv1DMac_new424::thread_tmp_87_mid2_fu_397_p3() {
    tmp_87_mid2_fu_397_p3 = (!tmp_88_mid_fu_359_p2.read()[0].is_01())? sc_lv<14>(): ((tmp_88_mid_fu_359_p2.read()[0].to_bool())? tmp_87_mid1_fu_389_p3.read(): tmp_87_mid_fu_331_p3.read());
}

void Conv1DMac_new424::thread_tmp_87_mid_fu_331_p3() {
    tmp_87_mid_fu_331_p3 = (!exitcond_flatten_fu_317_p2.read()[0].is_01())? sc_lv<14>(): ((exitcond_flatten_fu_317_p2.read()[0].to_bool())? ap_const_lv14_0: tmp_s_fu_297_p3.read());
}

void Conv1DMac_new424::thread_tmp_881_fu_353_p2() {
    tmp_881_fu_353_p2 = (!sf_reg_262.read().is_01() || !ap_const_lv9_100.is_01())? sc_lv<1>(): sc_lv<1>(sf_reg_262.read() == ap_const_lv9_100);
}

void Conv1DMac_new424::thread_tmp_88_fu_767_p1() {
    tmp_88_fu_767_p1 = esl_zext<8,1>(qb_assign_1_fu_763_p2.read());
}

void Conv1DMac_new424::thread_tmp_88_mid_fu_359_p2() {
    tmp_88_mid_fu_359_p2 = (tmp_881_fu_353_p2.read() & not_exitcond_flatten_fu_347_p2.read());
}

void Conv1DMac_new424::thread_tmp_89_fu_431_p2() {
    tmp_89_fu_431_p2 = (!sf_mid2_fu_377_p3.read().is_01() || !ap_const_lv9_FF.is_01())? sc_lv<1>(): sc_lv<1>(sf_mid2_fu_377_p3.read() == ap_const_lv9_FF);
}

void Conv1DMac_new424::thread_tmp_910_fu_385_p1() {
    tmp_910_fu_385_p1 = nm_1_fu_365_p2.read().range(6-1, 0);
}

void Conv1DMac_new424::thread_tmp_911_fu_478_p3() {
    tmp_911_fu_478_p3 = p_Val2_s_fu_472_p2.read().range(13, 13);
}

void Conv1DMac_new424::thread_tmp_913_fu_504_p1() {
    tmp_913_fu_504_p1 = p_Val2_s_fu_472_p2.read().range(1-1, 0);
}

void Conv1DMac_new424::thread_tmp_914_fu_548_p3() {
    tmp_914_fu_548_p3 = p_Val2_1_fu_542_p2.read().range(13, 13);
}

void Conv1DMac_new424::thread_tmp_916_fu_574_p1() {
    tmp_916_fu_574_p1 = p_Val2_1_fu_542_p2.read().range(1-1, 0);
}

void Conv1DMac_new424::thread_tmp_917_fu_618_p3() {
    tmp_917_fu_618_p3 = p_Val2_2_fu_612_p2.read().range(13, 13);
}

void Conv1DMac_new424::thread_tmp_919_fu_644_p1() {
    tmp_919_fu_644_p1 = p_Val2_2_fu_612_p2.read().range(1-1, 0);
}

void Conv1DMac_new424::thread_tmp_920_fu_688_p3() {
    tmp_920_fu_688_p3 = p_Val2_3_fu_682_p2.read().range(13, 13);
}

void Conv1DMac_new424::thread_tmp_922_fu_714_p1() {
    tmp_922_fu_714_p1 = p_Val2_3_fu_682_p2.read().range(1-1, 0);
}

void Conv1DMac_new424::thread_tmp_fu_293_p1() {
    tmp_fu_293_p1 = nm_reg_251.read().range(6-1, 0);
}

void Conv1DMac_new424::thread_tmp_s_fu_297_p3() {
    tmp_s_fu_297_p3 = esl_concat<6,8>(tmp_fu_293_p1.read(), ap_const_lv8_0);
}

void Conv1DMac_new424::thread_weights18_m_weights_1_address0() {
    weights18_m_weights_1_address0 =  (sc_lv<14>) (tmp_70_fu_457_p1.read());
}

void Conv1DMac_new424::thread_weights18_m_weights_1_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        weights18_m_weights_1_ce0 = ap_const_logic_1;
    } else {
        weights18_m_weights_1_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new424::thread_weights18_m_weights_2_address0() {
    weights18_m_weights_2_address0 =  (sc_lv<14>) (tmp_70_fu_457_p1.read());
}

void Conv1DMac_new424::thread_weights18_m_weights_2_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        weights18_m_weights_2_ce0 = ap_const_logic_1;
    } else {
        weights18_m_weights_2_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new424::thread_weights18_m_weights_3_address0() {
    weights18_m_weights_3_address0 =  (sc_lv<14>) (tmp_70_fu_457_p1.read());
}

void Conv1DMac_new424::thread_weights18_m_weights_3_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        weights18_m_weights_3_ce0 = ap_const_logic_1;
    } else {
        weights18_m_weights_3_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new424::thread_weights18_m_weights_s_address0() {
    weights18_m_weights_s_address0 =  (sc_lv<14>) (tmp_70_fu_457_p1.read());
}

void Conv1DMac_new424::thread_weights18_m_weights_s_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        weights18_m_weights_s_ce0 = ap_const_logic_1;
    } else {
        weights18_m_weights_s_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new424::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((!(esl_seteq<1,1,1>(exitcond_flatten5_fu_305_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0) && esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1)) && !(esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_0) && esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if (((esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1)) || (esl_seteq<1,1,1>(exitcond_flatten5_fu_305_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1)))) {
                ap_NS_fsm = ap_ST_fsm_state7;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm = "XXX";
            break;
    }
}

}

