2 /*n_tbl*/
2 /*nreg*/
/*loop2 for n_tbl*/
129 /*n_entry*/
0    /*tblidx_min*/
0x30 /*sensorMode of this tbl*/
32  /*(SINT8)exp_tblidx0_unit*/
16 /*exp_tblidx_unit*/
1 /*n_burst_sec*/
/*template*/ /*nreg*/
0x75
0
0
0
0
/*template*/
0x78
0xD0
0x08
0
0
/*loop1 for n_burst_sec*/ /*long exp*/
129  /*n_burstidx*/
4  /*nbyte_entry*/
0  /*burstidx_min*/
2  /*n_op*/
/*loop0 for n_op*/
0   /*tmpl_reg: reg# in template, 0-based*/
0   /*entry_lsb: right shift table entry contain*/
26  /*reg_lsb: left shift to reg*/
13  /*nbit_mask*/ /*NOTE! LSB12->8*/
/*loop0 ends*/
/*loop1 for n_op*/
1   /*tmpl_reg: reg# in template, 0-based*/
16   /*entry_lsb: right shift table entry contain*/
26  /*reg_lsb: left shift to reg*/
14  /*nbit_mask*/ /*NOTE! LSB12->8*/
/*loop1 ends*/
/*contains for n_burstidx * nbyte_entry*/
124			
0		
156	
2
205			
0		
217	
2
28			
0		
141	
0
102			
0		
104	
0
173			
0		
249	
2
241			
0		
62	
5
51			
0		
146	
9
114			
0		
141	
0
174			
0		
141	
0
231			
0		
193	
1
31			
0		
141	
0
83			
0		
220	
8
134			
0		
141	
0
182			
0		
141	
0
228			
0		
138	
1
17			
0		
182	
4
59			
0		
58	
10
100			
0		
38	
1
139			
0		
141	
0
176			
0		
141	
0
211			
0		
105	
10
245			
0		
139	
11
23			
0		
130	
4
54			
0		
212	
8
84			
0		
46	
7
113			
0		
154	
0
140			
0		
122	
8
167			
0		
141	
0
192			
0		
141	
0
216			
0		
141	
0
239			
0		
126	
0
6			
0		
20	
2
27			
0		
214	
4
47			
0		
127	
9
67			
0		
141	
0
85			
0		
227	
8
103			
0		
238	
4
120			
0		
127	
5
136			
0		
45	
11
152			
0		
35	
4
167			
0		
80	
3
181			
0		
57	
9
195			
0		
246	
3
208			
0		
102	
6
221			
0		
141	
0
233			
0		
141	
0
244			
0		
43	
9
255			
0		
246	
9
11			
0		
36	
2
21			
0		
121	
4
31			
0		
141	
0
40			
0		
43	
4
49			
0		
48	
2
57			
0		
172	
11
66			
0		
141	
0
73			
0		
254	
10
81			
0		
97	
1
88			
0		
86	
4
95			
0		
180	
1
101			
0		
31	
12
108			
0		
141	
0
114			
0		
141	
0
120			
0		
141	
0
125			
0		
180	
4
130			
0		
254	
9
135			
0		
41	
11
140			
0		
96	
8
145			
0		
207	
1
149			
0		
4	
10
154			
0		
141	
0
158			
0		
141	
0
162			
0		
141	
0
165			
0		
157	
9
169			
0		
228	
1
172			
0		
198	
9
176			
0		
141	
0
179			
0		
141	
0
182			
0		
141	
0
185			
0		
141	
0
187			
0		
70	
11
190			
0		
184	
4
193			
0		
141	
0
195			
0		
233	
3
197			
0		
212	
9
200			
0		
141	
0
202			
0		
141	
0
204			
0		
141	
0
206			
0		
141	
0
208			
0		
141	
0
209			
0		
222	
9
211			
0		
156	
4
213			
0		
141	
0
214			
0		
138	
8
216			
0		
141	
0
217			
0		
144	
7
219			
0		
141	
0
220			
0		
21	
2
221			
0		
250	
6
222			
0		
225	
10
224			
0		
141	
0
225			
0		
141	
0
226			
0		
141	
0
227			
0		
141	
0
228			
0		
141	
0
229			
0		
141	
0
230			
0		
141	
0
230			
0		
58	
11
231			
0		
238	
7
232			
0		
254	
3
233			
0		
141	
0
233			
0		
180	
12
234			
0		
1	
7
235			
0		
196	
0
235			
0		
105	
12
236			
0		
42	
5
237			
0		
141	
0
237			
0		
171	
7
238			
0		
141	
0
238			
0		
112	
8
239			
0		
141	
0
239			
0		
158	
7
240			
0		
141	
0
240			
0		
86	
5
241			
0		
141	
0
241			
0		
184	
1
241			
0		
165	
8
242			
0		
141	
0
242			
0		
58	
3
242			
0		
78	
9
/*end contains*/
/*loop1 ends*/
/*vtable partition: n_vtblsec,def_vtype(0:no used,1:vcount,0xff:100us timer)*/
1
1
/*loop3 for n_vtblsec*/
129  /*n_vidx*/
1   /*nbyte_entry*/
0   /*vmin*/
1   /*vtype*/
/*contains n_vidx * nbyte_entry*/
8
8
7
7
7
7
6
6
6
6
5
5
5
5
5
4
4
4
4
4
4
4
3
3
3
3
3
3
3
3
3
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
/*end contains*/
/*end loop3*/
/*error table: n_erridx, emin, err unit in "N"-th ev*/
0
0
64
/*contains, for n_erridx (SINT8)*/
/*end contains*/
/*loop2 ends*/
/*loop2 for n_tbl*/
161 /*n_entry*/
0    /*tblidx_min*/
0x40 /*sensorMode of this tbl*/
0  /*(SINT8)exp_tblidx0_unit*/
16 /*exp_tblidx_unit*/
1 /*n_burst_sec*/
/*template*/ /*nreg*/
0x75
0
0
0
0x80
/*template*/
0x78
0xD0
0x08
0
0
/*loop1 for n_burst_sec*/ /*long exp*/
161  /*n_burstidx*/
4  /*nbyte_entry*/
0  /*burstidx_min*/
2  /*n_op*/
/*loop0 for n_op*/
0   /*tmpl_reg: reg# in template, 0-based*/
0   /*entry_lsb: right shift table entry contain*/
26  /*reg_lsb: left shift to reg*/
13  /*nbit_mask*/ /*NOTE! LSB12->8*/
/*loop0 ends*/
/*loop1 for n_op*/
1   /*tmpl_reg: reg# in template, 0-based*/
16   /*entry_lsb: right shift table entry contain*/
26  /*reg_lsb: left shift to reg*/
14  /*nbit_mask*/ /*NOTE! LSB12->8*/
/*loop1 ends*/
/*contains for n_burstidx * nbyte_entry*/
1			
0		
26	
12
71			
0		
141	
0
126			
0		
103	
0
168			
0		
72	
3
198			
0		
141	
0
215			
0		
59	
4
221			
0		
36	
3
216			
0		
228	
0
200			
0		
28	
6
174			
0		
171	
8
139			
0		
141	
0
94			
0		
78	
0
40			
0		
56	
4
233			
0		
141	
0
162			
0		
207	
7
84			
0		
28	
2
253			
0		
198	
5
160			
0		
63	
6
60			
0		
32	
9
209			
0		
93	
1
96			
0		
127	
6
232			
0		
10	
11
108			
0		
75	
1
233			
0		
43	
0
97			
0		
250	
11
212			
0		
15	
4
67			
0		
141	
0
172			
0		
141	
0
17			
0		
8	
11
114			
0		
141	
0
206			
0		
161	
3
39			
0		
250	
9
124			
0		
156	
2
205			
0		
217	
2
28			
0		
141	
0
102			
0		
104	
0
173			
0		
249	
2
241			
0		
62	
5
51			
0		
146	
9
114			
0		
141	
0
174			
0		
141	
0
231			
0		
193	
1
31			
0		
141	
0
83			
0		
220	
8
134			
0		
141	
0
182			
0		
141	
0
228			
0		
138	
1
17			
0		
182	
4
59			
0		
58	
10
100			
0		
38	
1
139			
0		
141	
0
176			
0		
141	
0
211			
0		
105	
10
245			
0		
139	
11
23			
0		
130	
4
54			
0		
212	
8
84			
0		
46	
7
113			
0		
154	
0
140			
0		
122	
8
167			
0		
141	
0
192			
0		
141	
0
216			
0		
141	
0
239			
0		
126	
0
6			
0		
20	
2
27			
0		
214	
4
47			
0		
127	
9
67			
0		
141	
0
85			
0		
227	
8
103			
0		
238	
4
120			
0		
127	
5
136			
0		
45	
11
152			
0		
35	
4
167			
0		
80	
3
181			
0		
57	
9
195			
0		
246	
3
208			
0		
102	
6
221			
0		
141	
0
233			
0		
141	
0
244			
0		
43	
9
255			
0		
246	
9
11			
0		
36	
2
21			
0		
121	
4
31			
0		
141	
0
40			
0		
43	
4
49			
0		
48	
2
57			
0		
172	
11
66			
0		
141	
0
73			
0		
254	
10
81			
0		
97	
1
88			
0		
86	
4
95			
0		
180	
1
101			
0		
31	
12
108			
0		
141	
0
114			
0		
141	
0
120			
0		
141	
0
125			
0		
180	
4
130			
0		
254	
9
135			
0		
41	
11
140			
0		
96	
8
145			
0		
207	
1
149			
0		
4	
10
154			
0		
141	
0
158			
0		
141	
0
162			
0		
141	
0
165			
0		
157	
9
169			
0		
228	
1
172			
0		
198	
9
176			
0		
141	
0
179			
0		
141	
0
182			
0		
141	
0
185			
0		
141	
0
187			
0		
70	
11
190			
0		
184	
4
193			
0		
141	
0
195			
0		
233	
3
197			
0		
212	
9
200			
0		
141	
0
202			
0		
141	
0
204			
0		
141	
0
206			
0		
141	
0
208			
0		
141	
0
209			
0		
222	
9
211			
0		
156	
4
213			
0		
141	
0
214			
0		
138	
8
216			
0		
141	
0
217			
0		
144	
7
219			
0		
141	
0
220			
0		
21	
2
221			
0		
250	
6
222			
0		
225	
10
224			
0		
141	
0
225			
0		
141	
0
226			
0		
141	
0
227			
0		
141	
0
228			
0		
141	
0
229			
0		
141	
0
230			
0		
141	
0
230			
0		
58	
11
231			
0		
238	
7
232			
0		
254	
3
233			
0		
141	
0
233			
0		
180	
12
234			
0		
1	
7
235			
0		
196	
0
235			
0		
105	
12
236			
0		
42	
5
237			
0		
141	
0
237			
0		
171	
7
238			
0		
141	
0
238			
0		
112	
8
239			
0		
141	
0
239			
0		
158	
7
240			
0		
141	
0
240			
0		
86	
5
241			
0		
141	
0
241			
0		
184	
1
241			
0		
165	
8
242			
0		
141	
0
242			
0		
58	
3
242			
0		
78	
9
/*end contains*/
/*loop1 ends*/
/*vtable partition: n_vtblsec,def_vtype(0:no used,1:vcount,0xff:100us timer)*/
1
1
/*loop3 for n_vtblsec*/
161  /*n_vidx*/
1   /*nbyte_entry*/
0   /*vmin*/
1   /*vtype*/
/*contains n_vidx * nbyte_entry*/
30
29
28
27
26
25
24
23
22
21
20
19
18
18
17
16
16
15
14
14
13
13
12
12
11
11
10
10
9
9
9
8
8
8
7
7
7
7
6
6
6
6
5
5
5
5
5
4
4
4
4
4
4
4
3
3
3
3
3
3
3
3
3
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
/*end contains*/
/*end loop3*/
/*error table: n_erridx, emin, err unit in "N"-th ev*/
0
0
64
/*contains, for n_erridx (SINT8)*/
/*end contains*/
/*loop2 ends*/
