
STMcubeMX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005c60  0800018c  0800018c  0000118c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  08005dec  08005dec  00006dec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005e34  08005e34  0000700c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005e34  08005e34  00006e34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005e3c  08005e3c  0000700c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005e3c  08005e3c  00006e3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005e40  08005e40  00006e40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08005e44  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002270  2000000c  08005e50  0000700c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000227c  08005e50  0000727c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000700c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000154e8  00000000  00000000  0000703c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f69  00000000  00000000  0001c524  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001380  00000000  00000000  0001f490  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f2a  00000000  00000000  00020810  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022db4  00000000  00000000  0002173a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017bc3  00000000  00000000  000444ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d8e67  00000000  00000000  0005c0b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00134f18  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005188  00000000  00000000  00134f5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004f  00000000  00000000  0013a0e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800018c <__do_global_dtors_aux>:
 800018c:	b510      	push	{r4, lr}
 800018e:	4c05      	ldr	r4, [pc, #20]	@ (80001a4 <__do_global_dtors_aux+0x18>)
 8000190:	7823      	ldrb	r3, [r4, #0]
 8000192:	b933      	cbnz	r3, 80001a2 <__do_global_dtors_aux+0x16>
 8000194:	4b04      	ldr	r3, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x1c>)
 8000196:	b113      	cbz	r3, 800019e <__do_global_dtors_aux+0x12>
 8000198:	4804      	ldr	r0, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x20>)
 800019a:	f3af 8000 	nop.w
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	2000000c 	.word	0x2000000c
 80001a8:	00000000 	.word	0x00000000
 80001ac:	08005dd4 	.word	0x08005dd4

080001b0 <frame_dummy>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	4b03      	ldr	r3, [pc, #12]	@ (80001c0 <frame_dummy+0x10>)
 80001b4:	b11b      	cbz	r3, 80001be <frame_dummy+0xe>
 80001b6:	4903      	ldr	r1, [pc, #12]	@ (80001c4 <frame_dummy+0x14>)
 80001b8:	4803      	ldr	r0, [pc, #12]	@ (80001c8 <frame_dummy+0x18>)
 80001ba:	f3af 8000 	nop.w
 80001be:	bd08      	pop	{r3, pc}
 80001c0:	00000000 	.word	0x00000000
 80001c4:	20000010 	.word	0x20000010
 80001c8:	08005dd4 	.word	0x08005dd4

080001cc <__aeabi_uldivmod>:
 80001cc:	b953      	cbnz	r3, 80001e4 <__aeabi_uldivmod+0x18>
 80001ce:	b94a      	cbnz	r2, 80001e4 <__aeabi_uldivmod+0x18>
 80001d0:	2900      	cmp	r1, #0
 80001d2:	bf08      	it	eq
 80001d4:	2800      	cmpeq	r0, #0
 80001d6:	bf1c      	itt	ne
 80001d8:	f04f 31ff 	movne.w	r1, #4294967295
 80001dc:	f04f 30ff 	movne.w	r0, #4294967295
 80001e0:	f000 b988 	b.w	80004f4 <__aeabi_idiv0>
 80001e4:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001ec:	f000 f806 	bl	80001fc <__udivmoddi4>
 80001f0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f8:	b004      	add	sp, #16
 80001fa:	4770      	bx	lr

080001fc <__udivmoddi4>:
 80001fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000200:	9d08      	ldr	r5, [sp, #32]
 8000202:	468e      	mov	lr, r1
 8000204:	4604      	mov	r4, r0
 8000206:	4688      	mov	r8, r1
 8000208:	2b00      	cmp	r3, #0
 800020a:	d14a      	bne.n	80002a2 <__udivmoddi4+0xa6>
 800020c:	428a      	cmp	r2, r1
 800020e:	4617      	mov	r7, r2
 8000210:	d962      	bls.n	80002d8 <__udivmoddi4+0xdc>
 8000212:	fab2 f682 	clz	r6, r2
 8000216:	b14e      	cbz	r6, 800022c <__udivmoddi4+0x30>
 8000218:	f1c6 0320 	rsb	r3, r6, #32
 800021c:	fa01 f806 	lsl.w	r8, r1, r6
 8000220:	fa20 f303 	lsr.w	r3, r0, r3
 8000224:	40b7      	lsls	r7, r6
 8000226:	ea43 0808 	orr.w	r8, r3, r8
 800022a:	40b4      	lsls	r4, r6
 800022c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000230:	fa1f fc87 	uxth.w	ip, r7
 8000234:	fbb8 f1fe 	udiv	r1, r8, lr
 8000238:	0c23      	lsrs	r3, r4, #16
 800023a:	fb0e 8811 	mls	r8, lr, r1, r8
 800023e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000242:	fb01 f20c 	mul.w	r2, r1, ip
 8000246:	429a      	cmp	r2, r3
 8000248:	d909      	bls.n	800025e <__udivmoddi4+0x62>
 800024a:	18fb      	adds	r3, r7, r3
 800024c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000250:	f080 80ea 	bcs.w	8000428 <__udivmoddi4+0x22c>
 8000254:	429a      	cmp	r2, r3
 8000256:	f240 80e7 	bls.w	8000428 <__udivmoddi4+0x22c>
 800025a:	3902      	subs	r1, #2
 800025c:	443b      	add	r3, r7
 800025e:	1a9a      	subs	r2, r3, r2
 8000260:	b2a3      	uxth	r3, r4
 8000262:	fbb2 f0fe 	udiv	r0, r2, lr
 8000266:	fb0e 2210 	mls	r2, lr, r0, r2
 800026a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000272:	459c      	cmp	ip, r3
 8000274:	d909      	bls.n	800028a <__udivmoddi4+0x8e>
 8000276:	18fb      	adds	r3, r7, r3
 8000278:	f100 32ff 	add.w	r2, r0, #4294967295
 800027c:	f080 80d6 	bcs.w	800042c <__udivmoddi4+0x230>
 8000280:	459c      	cmp	ip, r3
 8000282:	f240 80d3 	bls.w	800042c <__udivmoddi4+0x230>
 8000286:	443b      	add	r3, r7
 8000288:	3802      	subs	r0, #2
 800028a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028e:	eba3 030c 	sub.w	r3, r3, ip
 8000292:	2100      	movs	r1, #0
 8000294:	b11d      	cbz	r5, 800029e <__udivmoddi4+0xa2>
 8000296:	40f3      	lsrs	r3, r6
 8000298:	2200      	movs	r2, #0
 800029a:	e9c5 3200 	strd	r3, r2, [r5]
 800029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d905      	bls.n	80002b2 <__udivmoddi4+0xb6>
 80002a6:	b10d      	cbz	r5, 80002ac <__udivmoddi4+0xb0>
 80002a8:	e9c5 0100 	strd	r0, r1, [r5]
 80002ac:	2100      	movs	r1, #0
 80002ae:	4608      	mov	r0, r1
 80002b0:	e7f5      	b.n	800029e <__udivmoddi4+0xa2>
 80002b2:	fab3 f183 	clz	r1, r3
 80002b6:	2900      	cmp	r1, #0
 80002b8:	d146      	bne.n	8000348 <__udivmoddi4+0x14c>
 80002ba:	4573      	cmp	r3, lr
 80002bc:	d302      	bcc.n	80002c4 <__udivmoddi4+0xc8>
 80002be:	4282      	cmp	r2, r0
 80002c0:	f200 8105 	bhi.w	80004ce <__udivmoddi4+0x2d2>
 80002c4:	1a84      	subs	r4, r0, r2
 80002c6:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ca:	2001      	movs	r0, #1
 80002cc:	4690      	mov	r8, r2
 80002ce:	2d00      	cmp	r5, #0
 80002d0:	d0e5      	beq.n	800029e <__udivmoddi4+0xa2>
 80002d2:	e9c5 4800 	strd	r4, r8, [r5]
 80002d6:	e7e2      	b.n	800029e <__udivmoddi4+0xa2>
 80002d8:	2a00      	cmp	r2, #0
 80002da:	f000 8090 	beq.w	80003fe <__udivmoddi4+0x202>
 80002de:	fab2 f682 	clz	r6, r2
 80002e2:	2e00      	cmp	r6, #0
 80002e4:	f040 80a4 	bne.w	8000430 <__udivmoddi4+0x234>
 80002e8:	1a8a      	subs	r2, r1, r2
 80002ea:	0c03      	lsrs	r3, r0, #16
 80002ec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f0:	b280      	uxth	r0, r0
 80002f2:	b2bc      	uxth	r4, r7
 80002f4:	2101      	movs	r1, #1
 80002f6:	fbb2 fcfe 	udiv	ip, r2, lr
 80002fa:	fb0e 221c 	mls	r2, lr, ip, r2
 80002fe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000302:	fb04 f20c 	mul.w	r2, r4, ip
 8000306:	429a      	cmp	r2, r3
 8000308:	d907      	bls.n	800031a <__udivmoddi4+0x11e>
 800030a:	18fb      	adds	r3, r7, r3
 800030c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000310:	d202      	bcs.n	8000318 <__udivmoddi4+0x11c>
 8000312:	429a      	cmp	r2, r3
 8000314:	f200 80e0 	bhi.w	80004d8 <__udivmoddi4+0x2dc>
 8000318:	46c4      	mov	ip, r8
 800031a:	1a9b      	subs	r3, r3, r2
 800031c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000320:	fb0e 3312 	mls	r3, lr, r2, r3
 8000324:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000328:	fb02 f404 	mul.w	r4, r2, r4
 800032c:	429c      	cmp	r4, r3
 800032e:	d907      	bls.n	8000340 <__udivmoddi4+0x144>
 8000330:	18fb      	adds	r3, r7, r3
 8000332:	f102 30ff 	add.w	r0, r2, #4294967295
 8000336:	d202      	bcs.n	800033e <__udivmoddi4+0x142>
 8000338:	429c      	cmp	r4, r3
 800033a:	f200 80ca 	bhi.w	80004d2 <__udivmoddi4+0x2d6>
 800033e:	4602      	mov	r2, r0
 8000340:	1b1b      	subs	r3, r3, r4
 8000342:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000346:	e7a5      	b.n	8000294 <__udivmoddi4+0x98>
 8000348:	f1c1 0620 	rsb	r6, r1, #32
 800034c:	408b      	lsls	r3, r1
 800034e:	fa22 f706 	lsr.w	r7, r2, r6
 8000352:	431f      	orrs	r7, r3
 8000354:	fa0e f401 	lsl.w	r4, lr, r1
 8000358:	fa20 f306 	lsr.w	r3, r0, r6
 800035c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000360:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000364:	4323      	orrs	r3, r4
 8000366:	fa00 f801 	lsl.w	r8, r0, r1
 800036a:	fa1f fc87 	uxth.w	ip, r7
 800036e:	fbbe f0f9 	udiv	r0, lr, r9
 8000372:	0c1c      	lsrs	r4, r3, #16
 8000374:	fb09 ee10 	mls	lr, r9, r0, lr
 8000378:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 800037c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000380:	45a6      	cmp	lr, r4
 8000382:	fa02 f201 	lsl.w	r2, r2, r1
 8000386:	d909      	bls.n	800039c <__udivmoddi4+0x1a0>
 8000388:	193c      	adds	r4, r7, r4
 800038a:	f100 3aff 	add.w	sl, r0, #4294967295
 800038e:	f080 809c 	bcs.w	80004ca <__udivmoddi4+0x2ce>
 8000392:	45a6      	cmp	lr, r4
 8000394:	f240 8099 	bls.w	80004ca <__udivmoddi4+0x2ce>
 8000398:	3802      	subs	r0, #2
 800039a:	443c      	add	r4, r7
 800039c:	eba4 040e 	sub.w	r4, r4, lr
 80003a0:	fa1f fe83 	uxth.w	lr, r3
 80003a4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a8:	fb09 4413 	mls	r4, r9, r3, r4
 80003ac:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003b0:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b4:	45a4      	cmp	ip, r4
 80003b6:	d908      	bls.n	80003ca <__udivmoddi4+0x1ce>
 80003b8:	193c      	adds	r4, r7, r4
 80003ba:	f103 3eff 	add.w	lr, r3, #4294967295
 80003be:	f080 8082 	bcs.w	80004c6 <__udivmoddi4+0x2ca>
 80003c2:	45a4      	cmp	ip, r4
 80003c4:	d97f      	bls.n	80004c6 <__udivmoddi4+0x2ca>
 80003c6:	3b02      	subs	r3, #2
 80003c8:	443c      	add	r4, r7
 80003ca:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ce:	eba4 040c 	sub.w	r4, r4, ip
 80003d2:	fba0 ec02 	umull	lr, ip, r0, r2
 80003d6:	4564      	cmp	r4, ip
 80003d8:	4673      	mov	r3, lr
 80003da:	46e1      	mov	r9, ip
 80003dc:	d362      	bcc.n	80004a4 <__udivmoddi4+0x2a8>
 80003de:	d05f      	beq.n	80004a0 <__udivmoddi4+0x2a4>
 80003e0:	b15d      	cbz	r5, 80003fa <__udivmoddi4+0x1fe>
 80003e2:	ebb8 0203 	subs.w	r2, r8, r3
 80003e6:	eb64 0409 	sbc.w	r4, r4, r9
 80003ea:	fa04 f606 	lsl.w	r6, r4, r6
 80003ee:	fa22 f301 	lsr.w	r3, r2, r1
 80003f2:	431e      	orrs	r6, r3
 80003f4:	40cc      	lsrs	r4, r1
 80003f6:	e9c5 6400 	strd	r6, r4, [r5]
 80003fa:	2100      	movs	r1, #0
 80003fc:	e74f      	b.n	800029e <__udivmoddi4+0xa2>
 80003fe:	fbb1 fcf2 	udiv	ip, r1, r2
 8000402:	0c01      	lsrs	r1, r0, #16
 8000404:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000408:	b280      	uxth	r0, r0
 800040a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800040e:	463b      	mov	r3, r7
 8000410:	4638      	mov	r0, r7
 8000412:	463c      	mov	r4, r7
 8000414:	46b8      	mov	r8, r7
 8000416:	46be      	mov	lr, r7
 8000418:	2620      	movs	r6, #32
 800041a:	fbb1 f1f7 	udiv	r1, r1, r7
 800041e:	eba2 0208 	sub.w	r2, r2, r8
 8000422:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000426:	e766      	b.n	80002f6 <__udivmoddi4+0xfa>
 8000428:	4601      	mov	r1, r0
 800042a:	e718      	b.n	800025e <__udivmoddi4+0x62>
 800042c:	4610      	mov	r0, r2
 800042e:	e72c      	b.n	800028a <__udivmoddi4+0x8e>
 8000430:	f1c6 0220 	rsb	r2, r6, #32
 8000434:	fa2e f302 	lsr.w	r3, lr, r2
 8000438:	40b7      	lsls	r7, r6
 800043a:	40b1      	lsls	r1, r6
 800043c:	fa20 f202 	lsr.w	r2, r0, r2
 8000440:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000444:	430a      	orrs	r2, r1
 8000446:	fbb3 f8fe 	udiv	r8, r3, lr
 800044a:	b2bc      	uxth	r4, r7
 800044c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000450:	0c11      	lsrs	r1, r2, #16
 8000452:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000456:	fb08 f904 	mul.w	r9, r8, r4
 800045a:	40b0      	lsls	r0, r6
 800045c:	4589      	cmp	r9, r1
 800045e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000462:	b280      	uxth	r0, r0
 8000464:	d93e      	bls.n	80004e4 <__udivmoddi4+0x2e8>
 8000466:	1879      	adds	r1, r7, r1
 8000468:	f108 3cff 	add.w	ip, r8, #4294967295
 800046c:	d201      	bcs.n	8000472 <__udivmoddi4+0x276>
 800046e:	4589      	cmp	r9, r1
 8000470:	d81f      	bhi.n	80004b2 <__udivmoddi4+0x2b6>
 8000472:	eba1 0109 	sub.w	r1, r1, r9
 8000476:	fbb1 f9fe 	udiv	r9, r1, lr
 800047a:	fb09 f804 	mul.w	r8, r9, r4
 800047e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000482:	b292      	uxth	r2, r2
 8000484:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000488:	4542      	cmp	r2, r8
 800048a:	d229      	bcs.n	80004e0 <__udivmoddi4+0x2e4>
 800048c:	18ba      	adds	r2, r7, r2
 800048e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000492:	d2c4      	bcs.n	800041e <__udivmoddi4+0x222>
 8000494:	4542      	cmp	r2, r8
 8000496:	d2c2      	bcs.n	800041e <__udivmoddi4+0x222>
 8000498:	f1a9 0102 	sub.w	r1, r9, #2
 800049c:	443a      	add	r2, r7
 800049e:	e7be      	b.n	800041e <__udivmoddi4+0x222>
 80004a0:	45f0      	cmp	r8, lr
 80004a2:	d29d      	bcs.n	80003e0 <__udivmoddi4+0x1e4>
 80004a4:	ebbe 0302 	subs.w	r3, lr, r2
 80004a8:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004ac:	3801      	subs	r0, #1
 80004ae:	46e1      	mov	r9, ip
 80004b0:	e796      	b.n	80003e0 <__udivmoddi4+0x1e4>
 80004b2:	eba7 0909 	sub.w	r9, r7, r9
 80004b6:	4449      	add	r1, r9
 80004b8:	f1a8 0c02 	sub.w	ip, r8, #2
 80004bc:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c0:	fb09 f804 	mul.w	r8, r9, r4
 80004c4:	e7db      	b.n	800047e <__udivmoddi4+0x282>
 80004c6:	4673      	mov	r3, lr
 80004c8:	e77f      	b.n	80003ca <__udivmoddi4+0x1ce>
 80004ca:	4650      	mov	r0, sl
 80004cc:	e766      	b.n	800039c <__udivmoddi4+0x1a0>
 80004ce:	4608      	mov	r0, r1
 80004d0:	e6fd      	b.n	80002ce <__udivmoddi4+0xd2>
 80004d2:	443b      	add	r3, r7
 80004d4:	3a02      	subs	r2, #2
 80004d6:	e733      	b.n	8000340 <__udivmoddi4+0x144>
 80004d8:	f1ac 0c02 	sub.w	ip, ip, #2
 80004dc:	443b      	add	r3, r7
 80004de:	e71c      	b.n	800031a <__udivmoddi4+0x11e>
 80004e0:	4649      	mov	r1, r9
 80004e2:	e79c      	b.n	800041e <__udivmoddi4+0x222>
 80004e4:	eba1 0109 	sub.w	r1, r1, r9
 80004e8:	46c4      	mov	ip, r8
 80004ea:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ee:	fb09 f804 	mul.w	r8, r9, r4
 80004f2:	e7c4      	b.n	800047e <__udivmoddi4+0x282>

080004f4 <__aeabi_idiv0>:
 80004f4:	4770      	bx	lr
 80004f6:	bf00      	nop

080004f8 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	b086      	sub	sp, #24
 80004fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80004fe:	463b      	mov	r3, r7
 8000500:	2200      	movs	r2, #0
 8000502:	601a      	str	r2, [r3, #0]
 8000504:	605a      	str	r2, [r3, #4]
 8000506:	609a      	str	r2, [r3, #8]
 8000508:	60da      	str	r2, [r3, #12]
 800050a:	611a      	str	r2, [r3, #16]
 800050c:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800050e:	4b2a      	ldr	r3, [pc, #168]	@ (80005b8 <MX_ADC1_Init+0xc0>)
 8000510:	4a2a      	ldr	r2, [pc, #168]	@ (80005bc <MX_ADC1_Init+0xc4>)
 8000512:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000514:	4b28      	ldr	r3, [pc, #160]	@ (80005b8 <MX_ADC1_Init+0xc0>)
 8000516:	2200      	movs	r2, #0
 8000518:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800051a:	4b27      	ldr	r3, [pc, #156]	@ (80005b8 <MX_ADC1_Init+0xc0>)
 800051c:	2200      	movs	r2, #0
 800051e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000520:	4b25      	ldr	r3, [pc, #148]	@ (80005b8 <MX_ADC1_Init+0xc0>)
 8000522:	2200      	movs	r2, #0
 8000524:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000526:	4b24      	ldr	r3, [pc, #144]	@ (80005b8 <MX_ADC1_Init+0xc0>)
 8000528:	2200      	movs	r2, #0
 800052a:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800052c:	4b22      	ldr	r3, [pc, #136]	@ (80005b8 <MX_ADC1_Init+0xc0>)
 800052e:	2204      	movs	r2, #4
 8000530:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000532:	4b21      	ldr	r3, [pc, #132]	@ (80005b8 <MX_ADC1_Init+0xc0>)
 8000534:	2200      	movs	r2, #0
 8000536:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000538:	4b1f      	ldr	r3, [pc, #124]	@ (80005b8 <MX_ADC1_Init+0xc0>)
 800053a:	2200      	movs	r2, #0
 800053c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 800053e:	4b1e      	ldr	r3, [pc, #120]	@ (80005b8 <MX_ADC1_Init+0xc0>)
 8000540:	2201      	movs	r2, #1
 8000542:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000544:	4b1c      	ldr	r3, [pc, #112]	@ (80005b8 <MX_ADC1_Init+0xc0>)
 8000546:	2200      	movs	r2, #0
 8000548:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T1_TRGO;
 800054c:	4b1a      	ldr	r3, [pc, #104]	@ (80005b8 <MX_ADC1_Init+0xc0>)
 800054e:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 8000552:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000554:	4b18      	ldr	r3, [pc, #96]	@ (80005b8 <MX_ADC1_Init+0xc0>)
 8000556:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800055a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800055c:	4b16      	ldr	r3, [pc, #88]	@ (80005b8 <MX_ADC1_Init+0xc0>)
 800055e:	2201      	movs	r2, #1
 8000560:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000564:	4b14      	ldr	r3, [pc, #80]	@ (80005b8 <MX_ADC1_Init+0xc0>)
 8000566:	2200      	movs	r2, #0
 8000568:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800056a:	4b13      	ldr	r3, [pc, #76]	@ (80005b8 <MX_ADC1_Init+0xc0>)
 800056c:	2200      	movs	r2, #0
 800056e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000572:	4811      	ldr	r0, [pc, #68]	@ (80005b8 <MX_ADC1_Init+0xc0>)
 8000574:	f000 feca 	bl	800130c <HAL_ADC_Init>
 8000578:	4603      	mov	r3, r0
 800057a:	2b00      	cmp	r3, #0
 800057c:	d001      	beq.n	8000582 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 800057e:	f000 fa2b 	bl	80009d8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000582:	4b0f      	ldr	r3, [pc, #60]	@ (80005c0 <MX_ADC1_Init+0xc8>)
 8000584:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000586:	2306      	movs	r3, #6
 8000588:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800058a:	2300      	movs	r3, #0
 800058c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800058e:	237f      	movs	r3, #127	@ 0x7f
 8000590:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000592:	2304      	movs	r3, #4
 8000594:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000596:	2300      	movs	r3, #0
 8000598:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800059a:	463b      	mov	r3, r7
 800059c:	4619      	mov	r1, r3
 800059e:	4806      	ldr	r0, [pc, #24]	@ (80005b8 <MX_ADC1_Init+0xc0>)
 80005a0:	f001 f884 	bl	80016ac <HAL_ADC_ConfigChannel>
 80005a4:	4603      	mov	r3, r0
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	d001      	beq.n	80005ae <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 80005aa:	f000 fa15 	bl	80009d8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80005ae:	bf00      	nop
 80005b0:	3718      	adds	r7, #24
 80005b2:	46bd      	mov	sp, r7
 80005b4:	bd80      	pop	{r7, pc}
 80005b6:	bf00      	nop
 80005b8:	20000028 	.word	0x20000028
 80005bc:	50040000 	.word	0x50040000
 80005c0:	21800100 	.word	0x21800100

080005c4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b08a      	sub	sp, #40	@ 0x28
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005cc:	f107 0314 	add.w	r3, r7, #20
 80005d0:	2200      	movs	r2, #0
 80005d2:	601a      	str	r2, [r3, #0]
 80005d4:	605a      	str	r2, [r3, #4]
 80005d6:	609a      	str	r2, [r3, #8]
 80005d8:	60da      	str	r2, [r3, #12]
 80005da:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	4a2b      	ldr	r2, [pc, #172]	@ (8000690 <HAL_ADC_MspInit+0xcc>)
 80005e2:	4293      	cmp	r3, r2
 80005e4:	d14f      	bne.n	8000686 <HAL_ADC_MspInit+0xc2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80005e6:	4b2b      	ldr	r3, [pc, #172]	@ (8000694 <HAL_ADC_MspInit+0xd0>)
 80005e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005ea:	4a2a      	ldr	r2, [pc, #168]	@ (8000694 <HAL_ADC_MspInit+0xd0>)
 80005ec:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80005f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005f2:	4b28      	ldr	r3, [pc, #160]	@ (8000694 <HAL_ADC_MspInit+0xd0>)
 80005f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005f6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80005fa:	613b      	str	r3, [r7, #16]
 80005fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005fe:	4b25      	ldr	r3, [pc, #148]	@ (8000694 <HAL_ADC_MspInit+0xd0>)
 8000600:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000602:	4a24      	ldr	r2, [pc, #144]	@ (8000694 <HAL_ADC_MspInit+0xd0>)
 8000604:	f043 0301 	orr.w	r3, r3, #1
 8000608:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800060a:	4b22      	ldr	r3, [pc, #136]	@ (8000694 <HAL_ADC_MspInit+0xd0>)
 800060c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800060e:	f003 0301 	and.w	r3, r3, #1
 8000612:	60fb      	str	r3, [r7, #12]
 8000614:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000616:	2308      	movs	r3, #8
 8000618:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800061a:	230b      	movs	r3, #11
 800061c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800061e:	2300      	movs	r3, #0
 8000620:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000622:	f107 0314 	add.w	r3, r7, #20
 8000626:	4619      	mov	r1, r3
 8000628:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800062c:	f002 f844 	bl	80026b8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000630:	4b19      	ldr	r3, [pc, #100]	@ (8000698 <HAL_ADC_MspInit+0xd4>)
 8000632:	4a1a      	ldr	r2, [pc, #104]	@ (800069c <HAL_ADC_MspInit+0xd8>)
 8000634:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8000636:	4b18      	ldr	r3, [pc, #96]	@ (8000698 <HAL_ADC_MspInit+0xd4>)
 8000638:	2200      	movs	r2, #0
 800063a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800063c:	4b16      	ldr	r3, [pc, #88]	@ (8000698 <HAL_ADC_MspInit+0xd4>)
 800063e:	2200      	movs	r2, #0
 8000640:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000642:	4b15      	ldr	r3, [pc, #84]	@ (8000698 <HAL_ADC_MspInit+0xd4>)
 8000644:	2200      	movs	r2, #0
 8000646:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000648:	4b13      	ldr	r3, [pc, #76]	@ (8000698 <HAL_ADC_MspInit+0xd4>)
 800064a:	2280      	movs	r2, #128	@ 0x80
 800064c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800064e:	4b12      	ldr	r3, [pc, #72]	@ (8000698 <HAL_ADC_MspInit+0xd4>)
 8000650:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000654:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000656:	4b10      	ldr	r3, [pc, #64]	@ (8000698 <HAL_ADC_MspInit+0xd4>)
 8000658:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800065c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800065e:	4b0e      	ldr	r3, [pc, #56]	@ (8000698 <HAL_ADC_MspInit+0xd4>)
 8000660:	2220      	movs	r2, #32
 8000662:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000664:	4b0c      	ldr	r3, [pc, #48]	@ (8000698 <HAL_ADC_MspInit+0xd4>)
 8000666:	2200      	movs	r2, #0
 8000668:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800066a:	480b      	ldr	r0, [pc, #44]	@ (8000698 <HAL_ADC_MspInit+0xd4>)
 800066c:	f001 fe2c 	bl	80022c8 <HAL_DMA_Init>
 8000670:	4603      	mov	r3, r0
 8000672:	2b00      	cmp	r3, #0
 8000674:	d001      	beq.n	800067a <HAL_ADC_MspInit+0xb6>
    {
      Error_Handler();
 8000676:	f000 f9af 	bl	80009d8 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	4a06      	ldr	r2, [pc, #24]	@ (8000698 <HAL_ADC_MspInit+0xd4>)
 800067e:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000680:	4a05      	ldr	r2, [pc, #20]	@ (8000698 <HAL_ADC_MspInit+0xd4>)
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000686:	bf00      	nop
 8000688:	3728      	adds	r7, #40	@ 0x28
 800068a:	46bd      	mov	sp, r7
 800068c:	bd80      	pop	{r7, pc}
 800068e:	bf00      	nop
 8000690:	50040000 	.word	0x50040000
 8000694:	40021000 	.word	0x40021000
 8000698:	2000008c 	.word	0x2000008c
 800069c:	40020008 	.word	0x40020008

080006a0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b082      	sub	sp, #8
 80006a4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80006a6:	4b16      	ldr	r3, [pc, #88]	@ (8000700 <MX_DMA_Init+0x60>)
 80006a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80006aa:	4a15      	ldr	r2, [pc, #84]	@ (8000700 <MX_DMA_Init+0x60>)
 80006ac:	f043 0301 	orr.w	r3, r3, #1
 80006b0:	6493      	str	r3, [r2, #72]	@ 0x48
 80006b2:	4b13      	ldr	r3, [pc, #76]	@ (8000700 <MX_DMA_Init+0x60>)
 80006b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80006b6:	f003 0301 	and.w	r3, r3, #1
 80006ba:	607b      	str	r3, [r7, #4]
 80006bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80006be:	4b10      	ldr	r3, [pc, #64]	@ (8000700 <MX_DMA_Init+0x60>)
 80006c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80006c2:	4a0f      	ldr	r2, [pc, #60]	@ (8000700 <MX_DMA_Init+0x60>)
 80006c4:	f043 0302 	orr.w	r3, r3, #2
 80006c8:	6493      	str	r3, [r2, #72]	@ 0x48
 80006ca:	4b0d      	ldr	r3, [pc, #52]	@ (8000700 <MX_DMA_Init+0x60>)
 80006cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80006ce:	f003 0302 	and.w	r3, r3, #2
 80006d2:	603b      	str	r3, [r7, #0]
 80006d4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80006d6:	2200      	movs	r2, #0
 80006d8:	2100      	movs	r1, #0
 80006da:	200b      	movs	r0, #11
 80006dc:	f001 fdbd 	bl	800225a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80006e0:	200b      	movs	r0, #11
 80006e2:	f001 fdd6 	bl	8002292 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 0, 0);
 80006e6:	2200      	movs	r2, #0
 80006e8:	2100      	movs	r1, #0
 80006ea:	2038      	movs	r0, #56	@ 0x38
 80006ec:	f001 fdb5 	bl	800225a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 80006f0:	2038      	movs	r0, #56	@ 0x38
 80006f2:	f001 fdce 	bl	8002292 <HAL_NVIC_EnableIRQ>

}
 80006f6:	bf00      	nop
 80006f8:	3708      	adds	r7, #8
 80006fa:	46bd      	mov	sp, r7
 80006fc:	bd80      	pop	{r7, pc}
 80006fe:	bf00      	nop
 8000700:	40021000 	.word	0x40021000

08000704 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	b088      	sub	sp, #32
 8000708:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800070a:	f107 030c 	add.w	r3, r7, #12
 800070e:	2200      	movs	r2, #0
 8000710:	601a      	str	r2, [r3, #0]
 8000712:	605a      	str	r2, [r3, #4]
 8000714:	609a      	str	r2, [r3, #8]
 8000716:	60da      	str	r2, [r3, #12]
 8000718:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800071a:	4b1d      	ldr	r3, [pc, #116]	@ (8000790 <MX_GPIO_Init+0x8c>)
 800071c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800071e:	4a1c      	ldr	r2, [pc, #112]	@ (8000790 <MX_GPIO_Init+0x8c>)
 8000720:	f043 0304 	orr.w	r3, r3, #4
 8000724:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000726:	4b1a      	ldr	r3, [pc, #104]	@ (8000790 <MX_GPIO_Init+0x8c>)
 8000728:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800072a:	f003 0304 	and.w	r3, r3, #4
 800072e:	60bb      	str	r3, [r7, #8]
 8000730:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000732:	4b17      	ldr	r3, [pc, #92]	@ (8000790 <MX_GPIO_Init+0x8c>)
 8000734:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000736:	4a16      	ldr	r2, [pc, #88]	@ (8000790 <MX_GPIO_Init+0x8c>)
 8000738:	f043 0301 	orr.w	r3, r3, #1
 800073c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800073e:	4b14      	ldr	r3, [pc, #80]	@ (8000790 <MX_GPIO_Init+0x8c>)
 8000740:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000742:	f003 0301 	and.w	r3, r3, #1
 8000746:	607b      	str	r3, [r7, #4]
 8000748:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800074a:	4b11      	ldr	r3, [pc, #68]	@ (8000790 <MX_GPIO_Init+0x8c>)
 800074c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800074e:	4a10      	ldr	r2, [pc, #64]	@ (8000790 <MX_GPIO_Init+0x8c>)
 8000750:	f043 0302 	orr.w	r3, r3, #2
 8000754:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000756:	4b0e      	ldr	r3, [pc, #56]	@ (8000790 <MX_GPIO_Init+0x8c>)
 8000758:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800075a:	f003 0302 	and.w	r3, r3, #2
 800075e:	603b      	str	r3, [r7, #0]
 8000760:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8000762:	2200      	movs	r2, #0
 8000764:	2108      	movs	r1, #8
 8000766:	480b      	ldr	r0, [pc, #44]	@ (8000794 <MX_GPIO_Init+0x90>)
 8000768:	f002 f910 	bl	800298c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 800076c:	2308      	movs	r3, #8
 800076e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000770:	2301      	movs	r3, #1
 8000772:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000774:	2300      	movs	r3, #0
 8000776:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000778:	2300      	movs	r3, #0
 800077a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 800077c:	f107 030c 	add.w	r3, r7, #12
 8000780:	4619      	mov	r1, r3
 8000782:	4804      	ldr	r0, [pc, #16]	@ (8000794 <MX_GPIO_Init+0x90>)
 8000784:	f001 ff98 	bl	80026b8 <HAL_GPIO_Init>

}
 8000788:	bf00      	nop
 800078a:	3720      	adds	r7, #32
 800078c:	46bd      	mov	sp, r7
 800078e:	bd80      	pop	{r7, pc}
 8000790:	40021000 	.word	0x40021000
 8000794:	48000400 	.word	0x48000400

08000798 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800079c:	f000 fb79 	bl	8000e92 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007a0:	f000 f83a 	bl	8000818 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80007a4:	f000 f89a 	bl	80008dc <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007a8:	f7ff ffac 	bl	8000704 <MX_GPIO_Init>
  MX_DMA_Init();
 80007ac:	f7ff ff78 	bl	80006a0 <MX_DMA_Init>
  MX_ADC1_Init();
 80007b0:	f7ff fea2 	bl	80004f8 <MX_ADC1_Init>
  MX_USART2_UART_Init();
 80007b4:	f000 faaa 	bl	8000d0c <MX_USART2_UART_Init>
  MX_SAI1_Init();
 80007b8:	f000 f914 	bl	80009e4 <MX_SAI1_Init>
  MX_TIM1_Init();
 80007bc:	f000 fa32 	bl	8000c24 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  // 1. Start the SAI (Output) first so it is ready to receive data
  // Note: We cast to uint8_t* because the HAL function expects it, even for 16-bit data.
  // If audio sounds weird/fast, try multiplying size by 2: (BUFFER_SIZE * 2)
  if (HAL_SAI_Transmit_DMA(&hsai_BlockA1, (uint8_t*)sai_buffer, BUFFER_SIZE) != HAL_OK)
 80007c0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80007c4:	490f      	ldr	r1, [pc, #60]	@ (8000804 <main+0x6c>)
 80007c6:	4810      	ldr	r0, [pc, #64]	@ (8000808 <main+0x70>)
 80007c8:	f004 f88a 	bl	80048e0 <HAL_SAI_Transmit_DMA>
 80007cc:	4603      	mov	r3, r0
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d001      	beq.n	80007d6 <main+0x3e>
  {
    Error_Handler();
 80007d2:	f000 f901 	bl	80009d8 <Error_Handler>
  }

  // 2. Start the ADC (Input) in DMA mode
  // It will prepare the DMA but wait for the Timer trigger to actually start sampling
  if (HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buffer, BUFFER_SIZE) != HAL_OK)
 80007d6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80007da:	490c      	ldr	r1, [pc, #48]	@ (800080c <main+0x74>)
 80007dc:	480c      	ldr	r0, [pc, #48]	@ (8000810 <main+0x78>)
 80007de:	f000 fed7 	bl	8001590 <HAL_ADC_Start_DMA>
 80007e2:	4603      	mov	r3, r0
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d001      	beq.n	80007ec <main+0x54>
  {
    Error_Handler();
 80007e8:	f000 f8f6 	bl	80009d8 <Error_Handler>
  }

  // 3. Start the Timer (The Metronome)
  // This starts the 44.1kHz pulses. ADC grabs a sample on every pulse.
  if (HAL_TIM_Base_Start(&htim1) != HAL_OK)
 80007ec:	4809      	ldr	r0, [pc, #36]	@ (8000814 <main+0x7c>)
 80007ee:	f004 fba9 	bl	8004f44 <HAL_TIM_Base_Start>
 80007f2:	4603      	mov	r3, r0
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d002      	beq.n	80007fe <main+0x66>
  {
    Error_Handler();
 80007f8:	f000 f8ee 	bl	80009d8 <Error_Handler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80007fc:	bf00      	nop
 80007fe:	bf00      	nop
 8000800:	e7fd      	b.n	80007fe <main+0x66>
 8000802:	bf00      	nop
 8000804:	200010d4 	.word	0x200010d4
 8000808:	200020d4 	.word	0x200020d4
 800080c:	200000d4 	.word	0x200000d4
 8000810:	20000028 	.word	0x20000028
 8000814:	200021a4 	.word	0x200021a4

08000818 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	b096      	sub	sp, #88	@ 0x58
 800081c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800081e:	f107 0314 	add.w	r3, r7, #20
 8000822:	2244      	movs	r2, #68	@ 0x44
 8000824:	2100      	movs	r1, #0
 8000826:	4618      	mov	r0, r3
 8000828:	f005 faa7 	bl	8005d7a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800082c:	463b      	mov	r3, r7
 800082e:	2200      	movs	r2, #0
 8000830:	601a      	str	r2, [r3, #0]
 8000832:	605a      	str	r2, [r3, #4]
 8000834:	609a      	str	r2, [r3, #8]
 8000836:	60da      	str	r2, [r3, #12]
 8000838:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800083a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800083e:	f002 f8db 	bl	80029f8 <HAL_PWREx_ControlVoltageScaling>
 8000842:	4603      	mov	r3, r0
 8000844:	2b00      	cmp	r3, #0
 8000846:	d001      	beq.n	800084c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000848:	f000 f8c6 	bl	80009d8 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800084c:	f002 f8b6 	bl	80029bc <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000850:	4b21      	ldr	r3, [pc, #132]	@ (80008d8 <SystemClock_Config+0xc0>)
 8000852:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000856:	4a20      	ldr	r2, [pc, #128]	@ (80008d8 <SystemClock_Config+0xc0>)
 8000858:	f023 0318 	bic.w	r3, r3, #24
 800085c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000860:	2314      	movs	r3, #20
 8000862:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000864:	2301      	movs	r3, #1
 8000866:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000868:	2301      	movs	r3, #1
 800086a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800086c:	2300      	movs	r3, #0
 800086e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000870:	2360      	movs	r3, #96	@ 0x60
 8000872:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000874:	2302      	movs	r3, #2
 8000876:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000878:	2301      	movs	r3, #1
 800087a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800087c:	2301      	movs	r3, #1
 800087e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 8000880:	2310      	movs	r3, #16
 8000882:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000884:	2307      	movs	r3, #7
 8000886:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000888:	2302      	movs	r3, #2
 800088a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800088c:	2302      	movs	r3, #2
 800088e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000890:	f107 0314 	add.w	r3, r7, #20
 8000894:	4618      	mov	r0, r3
 8000896:	f002 f905 	bl	8002aa4 <HAL_RCC_OscConfig>
 800089a:	4603      	mov	r3, r0
 800089c:	2b00      	cmp	r3, #0
 800089e:	d001      	beq.n	80008a4 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80008a0:	f000 f89a 	bl	80009d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008a4:	230f      	movs	r3, #15
 80008a6:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008a8:	2303      	movs	r3, #3
 80008aa:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008ac:	2300      	movs	r3, #0
 80008ae:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80008b0:	2300      	movs	r3, #0
 80008b2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008b4:	2300      	movs	r3, #0
 80008b6:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80008b8:	463b      	mov	r3, r7
 80008ba:	2101      	movs	r1, #1
 80008bc:	4618      	mov	r0, r3
 80008be:	f002 fd05 	bl	80032cc <HAL_RCC_ClockConfig>
 80008c2:	4603      	mov	r3, r0
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d001      	beq.n	80008cc <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80008c8:	f000 f886 	bl	80009d8 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80008cc:	f003 fcf6 	bl	80042bc <HAL_RCCEx_EnableMSIPLLMode>
}
 80008d0:	bf00      	nop
 80008d2:	3758      	adds	r7, #88	@ 0x58
 80008d4:	46bd      	mov	sp, r7
 80008d6:	bd80      	pop	{r7, pc}
 80008d8:	40021000 	.word	0x40021000

080008dc <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	b096      	sub	sp, #88	@ 0x58
 80008e0:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80008e2:	1d3b      	adds	r3, r7, #4
 80008e4:	2254      	movs	r2, #84	@ 0x54
 80008e6:	2100      	movs	r1, #0
 80008e8:	4618      	mov	r0, r3
 80008ea:	f005 fa46 	bl	8005d7a <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI1|RCC_PERIPHCLK_ADC;
 80008ee:	f44f 4390 	mov.w	r3, #18432	@ 0x4800
 80008f2:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 80008f4:	2300      	movs	r3, #0
 80008f6:	643b      	str	r3, [r7, #64]	@ 0x40
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80008f8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80008fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 80008fe:	2301      	movs	r3, #1
 8000900:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000902:	2301      	movs	r3, #1
 8000904:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 48;
 8000906:	2330      	movs	r3, #48	@ 0x30
 8000908:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV17;
 800090a:	2311      	movs	r3, #17
 800090c:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800090e:	2302      	movs	r3, #2
 8000910:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV4;
 8000912:	2304      	movs	r3, #4
 8000914:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK|RCC_PLLSAI1_ADC1CLK;
 8000916:	4b07      	ldr	r3, [pc, #28]	@ (8000934 <PeriphCommonClock_Config+0x58>)
 8000918:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800091a:	1d3b      	adds	r3, r7, #4
 800091c:	4618      	mov	r0, r3
 800091e:	f002 fef9 	bl	8003714 <HAL_RCCEx_PeriphCLKConfig>
 8000922:	4603      	mov	r3, r0
 8000924:	2b00      	cmp	r3, #0
 8000926:	d001      	beq.n	800092c <PeriphCommonClock_Config+0x50>
  {
    Error_Handler();
 8000928:	f000 f856 	bl	80009d8 <Error_Handler>
  }
}
 800092c:	bf00      	nop
 800092e:	3758      	adds	r7, #88	@ 0x58
 8000930:	46bd      	mov	sp, r7
 8000932:	bd80      	pop	{r7, pc}
 8000934:	01010000 	.word	0x01010000

08000938 <HAL_ADC_ConvHalfCpltCallback>:

/* USER CODE BEGIN 4 */

// Callback: Half of the ADC buffer is full
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000938:	b480      	push	{r7}
 800093a:	b085      	sub	sp, #20
 800093c:	af00      	add	r7, sp, #0
 800093e:	6078      	str	r0, [r7, #4]
    // While the ADC is filling the SECOND half, we copy the FIRST half to SAI
    if (hadc->Instance == ADC1)
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	4a0d      	ldr	r2, [pc, #52]	@ (800097c <HAL_ADC_ConvHalfCpltCallback+0x44>)
 8000946:	4293      	cmp	r3, r2
 8000948:	d111      	bne.n	800096e <HAL_ADC_ConvHalfCpltCallback+0x36>
    {
        for (int i = 0; i < BUFFER_SIZE / 2; i++)
 800094a:	2300      	movs	r3, #0
 800094c:	60fb      	str	r3, [r7, #12]
 800094e:	e00a      	b.n	8000966 <HAL_ADC_ConvHalfCpltCallback+0x2e>
        {
            sai_buffer[i] = adc_buffer[i];
 8000950:	4a0b      	ldr	r2, [pc, #44]	@ (8000980 <HAL_ADC_ConvHalfCpltCallback+0x48>)
 8000952:	68fb      	ldr	r3, [r7, #12]
 8000954:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8000958:	4a0a      	ldr	r2, [pc, #40]	@ (8000984 <HAL_ADC_ConvHalfCpltCallback+0x4c>)
 800095a:	68fb      	ldr	r3, [r7, #12]
 800095c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        for (int i = 0; i < BUFFER_SIZE / 2; i++)
 8000960:	68fb      	ldr	r3, [r7, #12]
 8000962:	3301      	adds	r3, #1
 8000964:	60fb      	str	r3, [r7, #12]
 8000966:	68fb      	ldr	r3, [r7, #12]
 8000968:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800096c:	dbf0      	blt.n	8000950 <HAL_ADC_ConvHalfCpltCallback+0x18>
        }
    }
}
 800096e:	bf00      	nop
 8000970:	3714      	adds	r7, #20
 8000972:	46bd      	mov	sp, r7
 8000974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000978:	4770      	bx	lr
 800097a:	bf00      	nop
 800097c:	50040000 	.word	0x50040000
 8000980:	200000d4 	.word	0x200000d4
 8000984:	200010d4 	.word	0x200010d4

08000988 <HAL_ADC_ConvCpltCallback>:

// Callback: The entire ADC buffer is full
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000988:	b480      	push	{r7}
 800098a:	b085      	sub	sp, #20
 800098c:	af00      	add	r7, sp, #0
 800098e:	6078      	str	r0, [r7, #4]
    // While the ADC wraps around to fill the FIRST half, we copy the SECOND half to SAI
    if (hadc->Instance == ADC1)
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	4a0d      	ldr	r2, [pc, #52]	@ (80009cc <HAL_ADC_ConvCpltCallback+0x44>)
 8000996:	4293      	cmp	r3, r2
 8000998:	d112      	bne.n	80009c0 <HAL_ADC_ConvCpltCallback+0x38>
    {
        for (int i = BUFFER_SIZE / 2; i < BUFFER_SIZE; i++)
 800099a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800099e:	60fb      	str	r3, [r7, #12]
 80009a0:	e00a      	b.n	80009b8 <HAL_ADC_ConvCpltCallback+0x30>
        {
            sai_buffer[i] = adc_buffer[i];
 80009a2:	4a0b      	ldr	r2, [pc, #44]	@ (80009d0 <HAL_ADC_ConvCpltCallback+0x48>)
 80009a4:	68fb      	ldr	r3, [r7, #12]
 80009a6:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80009aa:	4a0a      	ldr	r2, [pc, #40]	@ (80009d4 <HAL_ADC_ConvCpltCallback+0x4c>)
 80009ac:	68fb      	ldr	r3, [r7, #12]
 80009ae:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        for (int i = BUFFER_SIZE / 2; i < BUFFER_SIZE; i++)
 80009b2:	68fb      	ldr	r3, [r7, #12]
 80009b4:	3301      	adds	r3, #1
 80009b6:	60fb      	str	r3, [r7, #12]
 80009b8:	68fb      	ldr	r3, [r7, #12]
 80009ba:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80009be:	dbf0      	blt.n	80009a2 <HAL_ADC_ConvCpltCallback+0x1a>
        }
    }
}
 80009c0:	bf00      	nop
 80009c2:	3714      	adds	r7, #20
 80009c4:	46bd      	mov	sp, r7
 80009c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ca:	4770      	bx	lr
 80009cc:	50040000 	.word	0x50040000
 80009d0:	200000d4 	.word	0x200000d4
 80009d4:	200010d4 	.word	0x200010d4

080009d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009d8:	b480      	push	{r7}
 80009da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009dc:	b672      	cpsid	i
}
 80009de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009e0:	bf00      	nop
 80009e2:	e7fd      	b.n	80009e0 <Error_Handler+0x8>

080009e4 <MX_SAI1_Init>:
SAI_HandleTypeDef hsai_BlockA1;
DMA_HandleTypeDef hdma_sai1_a;

/* SAI1 init function */
void MX_SAI1_Init(void)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */

  hsai_BlockA1.Instance = SAI1_Block_A;
 80009e8:	4b17      	ldr	r3, [pc, #92]	@ (8000a48 <MX_SAI1_Init+0x64>)
 80009ea:	4a18      	ldr	r2, [pc, #96]	@ (8000a4c <MX_SAI1_Init+0x68>)
 80009ec:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 80009ee:	4b16      	ldr	r3, [pc, #88]	@ (8000a48 <MX_SAI1_Init+0x64>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 80009f4:	4b14      	ldr	r3, [pc, #80]	@ (8000a48 <MX_SAI1_Init+0x64>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 80009fa:	4b13      	ldr	r3, [pc, #76]	@ (8000a48 <MX_SAI1_Init+0x64>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8000a00:	4b11      	ldr	r3, [pc, #68]	@ (8000a48 <MX_SAI1_Init+0x64>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000a06:	4b10      	ldr	r3, [pc, #64]	@ (8000a48 <MX_SAI1_Init+0x64>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_44K;
 8000a0c:	4b0e      	ldr	r3, [pc, #56]	@ (8000a48 <MX_SAI1_Init+0x64>)
 8000a0e:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8000a12:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000a14:	4b0c      	ldr	r3, [pc, #48]	@ (8000a48 <MX_SAI1_Init+0x64>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8000a1a:	4b0b      	ldr	r3, [pc, #44]	@ (8000a48 <MX_SAI1_Init+0x64>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8000a20:	4b09      	ldr	r3, [pc, #36]	@ (8000a48 <MX_SAI1_Init+0x64>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000a26:	4b08      	ldr	r3, [pc, #32]	@ (8000a48 <MX_SAI1_Init+0x64>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockA1, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8000a2c:	2302      	movs	r3, #2
 8000a2e:	2200      	movs	r2, #0
 8000a30:	2100      	movs	r1, #0
 8000a32:	4805      	ldr	r0, [pc, #20]	@ (8000a48 <MX_SAI1_Init+0x64>)
 8000a34:	f003 fe00 	bl	8004638 <HAL_SAI_InitProtocol>
 8000a38:	4603      	mov	r3, r0
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d001      	beq.n	8000a42 <MX_SAI1_Init+0x5e>
  {
    Error_Handler();
 8000a3e:	f7ff ffcb 	bl	80009d8 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 8000a42:	bf00      	nop
 8000a44:	bd80      	pop	{r7, pc}
 8000a46:	bf00      	nop
 8000a48:	200020d4 	.word	0x200020d4
 8000a4c:	40015404 	.word	0x40015404

08000a50 <HAL_SAI_MspInit>:
static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b088      	sub	sp, #32
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(saiHandle->Instance==SAI1_Block_A)
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	4a2f      	ldr	r2, [pc, #188]	@ (8000b1c <HAL_SAI_MspInit+0xcc>)
 8000a5e:	4293      	cmp	r3, r2
 8000a60:	d157      	bne.n	8000b12 <HAL_SAI_MspInit+0xc2>
    {
    /* SAI1 clock enable */
    if (SAI1_client == 0)
 8000a62:	4b2f      	ldr	r3, [pc, #188]	@ (8000b20 <HAL_SAI_MspInit+0xd0>)
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d10b      	bne.n	8000a82 <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8000a6a:	4b2e      	ldr	r3, [pc, #184]	@ (8000b24 <HAL_SAI_MspInit+0xd4>)
 8000a6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a6e:	4a2d      	ldr	r2, [pc, #180]	@ (8000b24 <HAL_SAI_MspInit+0xd4>)
 8000a70:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000a74:	6613      	str	r3, [r2, #96]	@ 0x60
 8000a76:	4b2b      	ldr	r3, [pc, #172]	@ (8000b24 <HAL_SAI_MspInit+0xd4>)
 8000a78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a7a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000a7e:	60bb      	str	r3, [r7, #8]
 8000a80:	68bb      	ldr	r3, [r7, #8]
    }
    SAI1_client ++;
 8000a82:	4b27      	ldr	r3, [pc, #156]	@ (8000b20 <HAL_SAI_MspInit+0xd0>)
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	3301      	adds	r3, #1
 8000a88:	4a25      	ldr	r2, [pc, #148]	@ (8000b20 <HAL_SAI_MspInit+0xd0>)
 8000a8a:	6013      	str	r3, [r2, #0]
    /**SAI1_A_Block_A GPIO Configuration
    PA8     ------> SAI1_SCK_A
    PA9     ------> SAI1_FS_A
    PA10     ------> SAI1_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8000a8c:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8000a90:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a92:	2302      	movs	r3, #2
 8000a94:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a96:	2300      	movs	r3, #0
 8000a98:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8000a9e:	230d      	movs	r3, #13
 8000aa0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aa2:	f107 030c 	add.w	r3, r7, #12
 8000aa6:	4619      	mov	r1, r3
 8000aa8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000aac:	f001 fe04 	bl	80026b8 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai1_a.Instance = DMA2_Channel1;
 8000ab0:	4b1d      	ldr	r3, [pc, #116]	@ (8000b28 <HAL_SAI_MspInit+0xd8>)
 8000ab2:	4a1e      	ldr	r2, [pc, #120]	@ (8000b2c <HAL_SAI_MspInit+0xdc>)
 8000ab4:	601a      	str	r2, [r3, #0]
    hdma_sai1_a.Init.Request = DMA_REQUEST_1;
 8000ab6:	4b1c      	ldr	r3, [pc, #112]	@ (8000b28 <HAL_SAI_MspInit+0xd8>)
 8000ab8:	2201      	movs	r2, #1
 8000aba:	605a      	str	r2, [r3, #4]
    hdma_sai1_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000abc:	4b1a      	ldr	r3, [pc, #104]	@ (8000b28 <HAL_SAI_MspInit+0xd8>)
 8000abe:	2210      	movs	r2, #16
 8000ac0:	609a      	str	r2, [r3, #8]
    hdma_sai1_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ac2:	4b19      	ldr	r3, [pc, #100]	@ (8000b28 <HAL_SAI_MspInit+0xd8>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	60da      	str	r2, [r3, #12]
    hdma_sai1_a.Init.MemInc = DMA_MINC_ENABLE;
 8000ac8:	4b17      	ldr	r3, [pc, #92]	@ (8000b28 <HAL_SAI_MspInit+0xd8>)
 8000aca:	2280      	movs	r2, #128	@ 0x80
 8000acc:	611a      	str	r2, [r3, #16]
    hdma_sai1_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000ace:	4b16      	ldr	r3, [pc, #88]	@ (8000b28 <HAL_SAI_MspInit+0xd8>)
 8000ad0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000ad4:	615a      	str	r2, [r3, #20]
    hdma_sai1_a.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000ad6:	4b14      	ldr	r3, [pc, #80]	@ (8000b28 <HAL_SAI_MspInit+0xd8>)
 8000ad8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000adc:	619a      	str	r2, [r3, #24]
    hdma_sai1_a.Init.Mode = DMA_CIRCULAR;
 8000ade:	4b12      	ldr	r3, [pc, #72]	@ (8000b28 <HAL_SAI_MspInit+0xd8>)
 8000ae0:	2220      	movs	r2, #32
 8000ae2:	61da      	str	r2, [r3, #28]
    hdma_sai1_a.Init.Priority = DMA_PRIORITY_LOW;
 8000ae4:	4b10      	ldr	r3, [pc, #64]	@ (8000b28 <HAL_SAI_MspInit+0xd8>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai1_a) != HAL_OK)
 8000aea:	480f      	ldr	r0, [pc, #60]	@ (8000b28 <HAL_SAI_MspInit+0xd8>)
 8000aec:	f001 fbec 	bl	80022c8 <HAL_DMA_Init>
 8000af0:	4603      	mov	r3, r0
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d001      	beq.n	8000afa <HAL_SAI_MspInit+0xaa>
    {
      Error_Handler();
 8000af6:	f7ff ff6f 	bl	80009d8 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai1_a);
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	4a0a      	ldr	r2, [pc, #40]	@ (8000b28 <HAL_SAI_MspInit+0xd8>)
 8000afe:	671a      	str	r2, [r3, #112]	@ 0x70
 8000b00:	4a09      	ldr	r2, [pc, #36]	@ (8000b28 <HAL_SAI_MspInit+0xd8>)
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai1_a);
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	4a07      	ldr	r2, [pc, #28]	@ (8000b28 <HAL_SAI_MspInit+0xd8>)
 8000b0a:	66da      	str	r2, [r3, #108]	@ 0x6c
 8000b0c:	4a06      	ldr	r2, [pc, #24]	@ (8000b28 <HAL_SAI_MspInit+0xd8>)
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	6293      	str	r3, [r2, #40]	@ 0x28
    }
}
 8000b12:	bf00      	nop
 8000b14:	3720      	adds	r7, #32
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	bf00      	nop
 8000b1c:	40015404 	.word	0x40015404
 8000b20:	200021a0 	.word	0x200021a0
 8000b24:	40021000 	.word	0x40021000
 8000b28:	20002158 	.word	0x20002158
 8000b2c:	40020408 	.word	0x40020408

08000b30 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b30:	b480      	push	{r7}
 8000b32:	b083      	sub	sp, #12
 8000b34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b36:	4b0f      	ldr	r3, [pc, #60]	@ (8000b74 <HAL_MspInit+0x44>)
 8000b38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b3a:	4a0e      	ldr	r2, [pc, #56]	@ (8000b74 <HAL_MspInit+0x44>)
 8000b3c:	f043 0301 	orr.w	r3, r3, #1
 8000b40:	6613      	str	r3, [r2, #96]	@ 0x60
 8000b42:	4b0c      	ldr	r3, [pc, #48]	@ (8000b74 <HAL_MspInit+0x44>)
 8000b44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b46:	f003 0301 	and.w	r3, r3, #1
 8000b4a:	607b      	str	r3, [r7, #4]
 8000b4c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b4e:	4b09      	ldr	r3, [pc, #36]	@ (8000b74 <HAL_MspInit+0x44>)
 8000b50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b52:	4a08      	ldr	r2, [pc, #32]	@ (8000b74 <HAL_MspInit+0x44>)
 8000b54:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b58:	6593      	str	r3, [r2, #88]	@ 0x58
 8000b5a:	4b06      	ldr	r3, [pc, #24]	@ (8000b74 <HAL_MspInit+0x44>)
 8000b5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b62:	603b      	str	r3, [r7, #0]
 8000b64:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b66:	bf00      	nop
 8000b68:	370c      	adds	r7, #12
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b70:	4770      	bx	lr
 8000b72:	bf00      	nop
 8000b74:	40021000 	.word	0x40021000

08000b78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b7c:	bf00      	nop
 8000b7e:	e7fd      	b.n	8000b7c <NMI_Handler+0x4>

08000b80 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b80:	b480      	push	{r7}
 8000b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b84:	bf00      	nop
 8000b86:	e7fd      	b.n	8000b84 <HardFault_Handler+0x4>

08000b88 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b8c:	bf00      	nop
 8000b8e:	e7fd      	b.n	8000b8c <MemManage_Handler+0x4>

08000b90 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b90:	b480      	push	{r7}
 8000b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b94:	bf00      	nop
 8000b96:	e7fd      	b.n	8000b94 <BusFault_Handler+0x4>

08000b98 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b9c:	bf00      	nop
 8000b9e:	e7fd      	b.n	8000b9c <UsageFault_Handler+0x4>

08000ba0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ba4:	bf00      	nop
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bac:	4770      	bx	lr

08000bae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bae:	b480      	push	{r7}
 8000bb0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bb2:	bf00      	nop
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bba:	4770      	bx	lr

08000bbc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bc0:	bf00      	nop
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc8:	4770      	bx	lr

08000bca <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bca:	b580      	push	{r7, lr}
 8000bcc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bce:	f000 f9b5 	bl	8000f3c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bd2:	bf00      	nop
 8000bd4:	bd80      	pop	{r7, pc}
	...

08000bd8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000bdc:	4802      	ldr	r0, [pc, #8]	@ (8000be8 <DMA1_Channel1_IRQHandler+0x10>)
 8000bde:	f001 fc8b 	bl	80024f8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000be2:	bf00      	nop
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	bf00      	nop
 8000be8:	2000008c 	.word	0x2000008c

08000bec <DMA2_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA2 channel1 global interrupt.
  */
void DMA2_Channel1_IRQHandler(void)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_a);
 8000bf0:	4802      	ldr	r0, [pc, #8]	@ (8000bfc <DMA2_Channel1_IRQHandler+0x10>)
 8000bf2:	f001 fc81 	bl	80024f8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 8000bf6:	bf00      	nop
 8000bf8:	bd80      	pop	{r7, pc}
 8000bfa:	bf00      	nop
 8000bfc:	20002158 	.word	0x20002158

08000c00 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000c00:	b480      	push	{r7}
 8000c02:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000c04:	4b06      	ldr	r3, [pc, #24]	@ (8000c20 <SystemInit+0x20>)
 8000c06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000c0a:	4a05      	ldr	r2, [pc, #20]	@ (8000c20 <SystemInit+0x20>)
 8000c0c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000c10:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000c14:	bf00      	nop
 8000c16:	46bd      	mov	sp, r7
 8000c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1c:	4770      	bx	lr
 8000c1e:	bf00      	nop
 8000c20:	e000ed00 	.word	0xe000ed00

08000c24 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b088      	sub	sp, #32
 8000c28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c2a:	f107 0310 	add.w	r3, r7, #16
 8000c2e:	2200      	movs	r2, #0
 8000c30:	601a      	str	r2, [r3, #0]
 8000c32:	605a      	str	r2, [r3, #4]
 8000c34:	609a      	str	r2, [r3, #8]
 8000c36:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c38:	1d3b      	adds	r3, r7, #4
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	601a      	str	r2, [r3, #0]
 8000c3e:	605a      	str	r2, [r3, #4]
 8000c40:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000c42:	4b20      	ldr	r3, [pc, #128]	@ (8000cc4 <MX_TIM1_Init+0xa0>)
 8000c44:	4a20      	ldr	r2, [pc, #128]	@ (8000cc8 <MX_TIM1_Init+0xa4>)
 8000c46:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000c48:	4b1e      	ldr	r3, [pc, #120]	@ (8000cc4 <MX_TIM1_Init+0xa0>)
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c4e:	4b1d      	ldr	r3, [pc, #116]	@ (8000cc4 <MX_TIM1_Init+0xa0>)
 8000c50:	2200      	movs	r2, #0
 8000c52:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 726;
 8000c54:	4b1b      	ldr	r3, [pc, #108]	@ (8000cc4 <MX_TIM1_Init+0xa0>)
 8000c56:	f240 22d6 	movw	r2, #726	@ 0x2d6
 8000c5a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c5c:	4b19      	ldr	r3, [pc, #100]	@ (8000cc4 <MX_TIM1_Init+0xa0>)
 8000c5e:	2200      	movs	r2, #0
 8000c60:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000c62:	4b18      	ldr	r3, [pc, #96]	@ (8000cc4 <MX_TIM1_Init+0xa0>)
 8000c64:	2200      	movs	r2, #0
 8000c66:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000c68:	4b16      	ldr	r3, [pc, #88]	@ (8000cc4 <MX_TIM1_Init+0xa0>)
 8000c6a:	2280      	movs	r2, #128	@ 0x80
 8000c6c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000c6e:	4815      	ldr	r0, [pc, #84]	@ (8000cc4 <MX_TIM1_Init+0xa0>)
 8000c70:	f004 f910 	bl	8004e94 <HAL_TIM_Base_Init>
 8000c74:	4603      	mov	r3, r0
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d001      	beq.n	8000c7e <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8000c7a:	f7ff fead 	bl	80009d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c7e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c82:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000c84:	f107 0310 	add.w	r3, r7, #16
 8000c88:	4619      	mov	r1, r3
 8000c8a:	480e      	ldr	r0, [pc, #56]	@ (8000cc4 <MX_TIM1_Init+0xa0>)
 8000c8c:	f004 f9a6 	bl	8004fdc <HAL_TIM_ConfigClockSource>
 8000c90:	4603      	mov	r3, r0
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d001      	beq.n	8000c9a <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8000c96:	f7ff fe9f 	bl	80009d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000c9a:	2320      	movs	r3, #32
 8000c9c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8000ca2:	2380      	movs	r3, #128	@ 0x80
 8000ca4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000ca6:	1d3b      	adds	r3, r7, #4
 8000ca8:	4619      	mov	r1, r3
 8000caa:	4806      	ldr	r0, [pc, #24]	@ (8000cc4 <MX_TIM1_Init+0xa0>)
 8000cac:	f004 fb6a 	bl	8005384 <HAL_TIMEx_MasterConfigSynchronization>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d001      	beq.n	8000cba <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8000cb6:	f7ff fe8f 	bl	80009d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000cba:	bf00      	nop
 8000cbc:	3720      	adds	r7, #32
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	bd80      	pop	{r7, pc}
 8000cc2:	bf00      	nop
 8000cc4:	200021a4 	.word	0x200021a4
 8000cc8:	40012c00 	.word	0x40012c00

08000ccc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	b085      	sub	sp, #20
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	4a0a      	ldr	r2, [pc, #40]	@ (8000d04 <HAL_TIM_Base_MspInit+0x38>)
 8000cda:	4293      	cmp	r3, r2
 8000cdc:	d10b      	bne.n	8000cf6 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000cde:	4b0a      	ldr	r3, [pc, #40]	@ (8000d08 <HAL_TIM_Base_MspInit+0x3c>)
 8000ce0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ce2:	4a09      	ldr	r2, [pc, #36]	@ (8000d08 <HAL_TIM_Base_MspInit+0x3c>)
 8000ce4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000ce8:	6613      	str	r3, [r2, #96]	@ 0x60
 8000cea:	4b07      	ldr	r3, [pc, #28]	@ (8000d08 <HAL_TIM_Base_MspInit+0x3c>)
 8000cec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000cee:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000cf2:	60fb      	str	r3, [r7, #12]
 8000cf4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8000cf6:	bf00      	nop
 8000cf8:	3714      	adds	r7, #20
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d00:	4770      	bx	lr
 8000d02:	bf00      	nop
 8000d04:	40012c00 	.word	0x40012c00
 8000d08:	40021000 	.word	0x40021000

08000d0c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000d10:	4b14      	ldr	r3, [pc, #80]	@ (8000d64 <MX_USART2_UART_Init+0x58>)
 8000d12:	4a15      	ldr	r2, [pc, #84]	@ (8000d68 <MX_USART2_UART_Init+0x5c>)
 8000d14:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000d16:	4b13      	ldr	r3, [pc, #76]	@ (8000d64 <MX_USART2_UART_Init+0x58>)
 8000d18:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000d1c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000d1e:	4b11      	ldr	r3, [pc, #68]	@ (8000d64 <MX_USART2_UART_Init+0x58>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000d24:	4b0f      	ldr	r3, [pc, #60]	@ (8000d64 <MX_USART2_UART_Init+0x58>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000d2a:	4b0e      	ldr	r3, [pc, #56]	@ (8000d64 <MX_USART2_UART_Init+0x58>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000d30:	4b0c      	ldr	r3, [pc, #48]	@ (8000d64 <MX_USART2_UART_Init+0x58>)
 8000d32:	220c      	movs	r2, #12
 8000d34:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d36:	4b0b      	ldr	r3, [pc, #44]	@ (8000d64 <MX_USART2_UART_Init+0x58>)
 8000d38:	2200      	movs	r2, #0
 8000d3a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d3c:	4b09      	ldr	r3, [pc, #36]	@ (8000d64 <MX_USART2_UART_Init+0x58>)
 8000d3e:	2200      	movs	r2, #0
 8000d40:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d42:	4b08      	ldr	r3, [pc, #32]	@ (8000d64 <MX_USART2_UART_Init+0x58>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d48:	4b06      	ldr	r3, [pc, #24]	@ (8000d64 <MX_USART2_UART_Init+0x58>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000d4e:	4805      	ldr	r0, [pc, #20]	@ (8000d64 <MX_USART2_UART_Init+0x58>)
 8000d50:	f004 fb7e 	bl	8005450 <HAL_UART_Init>
 8000d54:	4603      	mov	r3, r0
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d001      	beq.n	8000d5e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000d5a:	f7ff fe3d 	bl	80009d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000d5e:	bf00      	nop
 8000d60:	bd80      	pop	{r7, pc}
 8000d62:	bf00      	nop
 8000d64:	200021f0 	.word	0x200021f0
 8000d68:	40004400 	.word	0x40004400

08000d6c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b09e      	sub	sp, #120	@ 0x78
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d74:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000d78:	2200      	movs	r2, #0
 8000d7a:	601a      	str	r2, [r3, #0]
 8000d7c:	605a      	str	r2, [r3, #4]
 8000d7e:	609a      	str	r2, [r3, #8]
 8000d80:	60da      	str	r2, [r3, #12]
 8000d82:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d84:	f107 0310 	add.w	r3, r7, #16
 8000d88:	2254      	movs	r2, #84	@ 0x54
 8000d8a:	2100      	movs	r1, #0
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	f004 fff4 	bl	8005d7a <memset>
  if(uartHandle->Instance==USART2)
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	4a28      	ldr	r2, [pc, #160]	@ (8000e38 <HAL_UART_MspInit+0xcc>)
 8000d98:	4293      	cmp	r3, r2
 8000d9a:	d148      	bne.n	8000e2e <HAL_UART_MspInit+0xc2>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000d9c:	2302      	movs	r3, #2
 8000d9e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000da0:	2300      	movs	r3, #0
 8000da2:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000da4:	f107 0310 	add.w	r3, r7, #16
 8000da8:	4618      	mov	r0, r3
 8000daa:	f002 fcb3 	bl	8003714 <HAL_RCCEx_PeriphCLKConfig>
 8000dae:	4603      	mov	r3, r0
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d001      	beq.n	8000db8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000db4:	f7ff fe10 	bl	80009d8 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000db8:	4b20      	ldr	r3, [pc, #128]	@ (8000e3c <HAL_UART_MspInit+0xd0>)
 8000dba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000dbc:	4a1f      	ldr	r2, [pc, #124]	@ (8000e3c <HAL_UART_MspInit+0xd0>)
 8000dbe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000dc2:	6593      	str	r3, [r2, #88]	@ 0x58
 8000dc4:	4b1d      	ldr	r3, [pc, #116]	@ (8000e3c <HAL_UART_MspInit+0xd0>)
 8000dc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000dc8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000dcc:	60fb      	str	r3, [r7, #12]
 8000dce:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dd0:	4b1a      	ldr	r3, [pc, #104]	@ (8000e3c <HAL_UART_MspInit+0xd0>)
 8000dd2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dd4:	4a19      	ldr	r2, [pc, #100]	@ (8000e3c <HAL_UART_MspInit+0xd0>)
 8000dd6:	f043 0301 	orr.w	r3, r3, #1
 8000dda:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ddc:	4b17      	ldr	r3, [pc, #92]	@ (8000e3c <HAL_UART_MspInit+0xd0>)
 8000dde:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000de0:	f003 0301 	and.w	r3, r3, #1
 8000de4:	60bb      	str	r3, [r7, #8]
 8000de6:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8000de8:	2304      	movs	r3, #4
 8000dea:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dec:	2302      	movs	r3, #2
 8000dee:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df0:	2300      	movs	r3, #0
 8000df2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000df4:	2303      	movs	r3, #3
 8000df6:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000df8:	2307      	movs	r3, #7
 8000dfa:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8000dfc:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000e00:	4619      	mov	r1, r3
 8000e02:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e06:	f001 fc57 	bl	80026b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8000e0a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000e0e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e10:	2302      	movs	r3, #2
 8000e12:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e14:	2300      	movs	r3, #0
 8000e16:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e18:	2303      	movs	r3, #3
 8000e1a:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8000e1c:	2303      	movs	r3, #3
 8000e1e:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8000e20:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000e24:	4619      	mov	r1, r3
 8000e26:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e2a:	f001 fc45 	bl	80026b8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000e2e:	bf00      	nop
 8000e30:	3778      	adds	r7, #120	@ 0x78
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	bf00      	nop
 8000e38:	40004400 	.word	0x40004400
 8000e3c:	40021000 	.word	0x40021000

08000e40 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000e40:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000e78 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000e44:	f7ff fedc 	bl	8000c00 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e48:	480c      	ldr	r0, [pc, #48]	@ (8000e7c <LoopForever+0x6>)
  ldr r1, =_edata
 8000e4a:	490d      	ldr	r1, [pc, #52]	@ (8000e80 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e4c:	4a0d      	ldr	r2, [pc, #52]	@ (8000e84 <LoopForever+0xe>)
  movs r3, #0
 8000e4e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e50:	e002      	b.n	8000e58 <LoopCopyDataInit>

08000e52 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e52:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e54:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e56:	3304      	adds	r3, #4

08000e58 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e58:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e5a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e5c:	d3f9      	bcc.n	8000e52 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e5e:	4a0a      	ldr	r2, [pc, #40]	@ (8000e88 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e60:	4c0a      	ldr	r4, [pc, #40]	@ (8000e8c <LoopForever+0x16>)
  movs r3, #0
 8000e62:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e64:	e001      	b.n	8000e6a <LoopFillZerobss>

08000e66 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e66:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e68:	3204      	adds	r2, #4

08000e6a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e6a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e6c:	d3fb      	bcc.n	8000e66 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e6e:	f004 ff8d 	bl	8005d8c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000e72:	f7ff fc91 	bl	8000798 <main>

08000e76 <LoopForever>:

LoopForever:
    b LoopForever
 8000e76:	e7fe      	b.n	8000e76 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000e78:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 8000e7c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e80:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000e84:	08005e44 	.word	0x08005e44
  ldr r2, =_sbss
 8000e88:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000e8c:	2000227c 	.word	0x2000227c

08000e90 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000e90:	e7fe      	b.n	8000e90 <ADC1_IRQHandler>

08000e92 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e92:	b580      	push	{r7, lr}
 8000e94:	b082      	sub	sp, #8
 8000e96:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e9c:	2003      	movs	r0, #3
 8000e9e:	f001 f9d1 	bl	8002244 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000ea2:	2000      	movs	r0, #0
 8000ea4:	f000 f80e 	bl	8000ec4 <HAL_InitTick>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d002      	beq.n	8000eb4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000eae:	2301      	movs	r3, #1
 8000eb0:	71fb      	strb	r3, [r7, #7]
 8000eb2:	e001      	b.n	8000eb8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000eb4:	f7ff fe3c 	bl	8000b30 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000eb8:	79fb      	ldrb	r3, [r7, #7]
}
 8000eba:	4618      	mov	r0, r3
 8000ebc:	3708      	adds	r7, #8
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bd80      	pop	{r7, pc}
	...

08000ec4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b084      	sub	sp, #16
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000ed0:	4b17      	ldr	r3, [pc, #92]	@ (8000f30 <HAL_InitTick+0x6c>)
 8000ed2:	781b      	ldrb	r3, [r3, #0]
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d023      	beq.n	8000f20 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000ed8:	4b16      	ldr	r3, [pc, #88]	@ (8000f34 <HAL_InitTick+0x70>)
 8000eda:	681a      	ldr	r2, [r3, #0]
 8000edc:	4b14      	ldr	r3, [pc, #80]	@ (8000f30 <HAL_InitTick+0x6c>)
 8000ede:	781b      	ldrb	r3, [r3, #0]
 8000ee0:	4619      	mov	r1, r3
 8000ee2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ee6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000eea:	fbb2 f3f3 	udiv	r3, r2, r3
 8000eee:	4618      	mov	r0, r3
 8000ef0:	f001 f9dd 	bl	80022ae <HAL_SYSTICK_Config>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d10f      	bne.n	8000f1a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	2b0f      	cmp	r3, #15
 8000efe:	d809      	bhi.n	8000f14 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f00:	2200      	movs	r2, #0
 8000f02:	6879      	ldr	r1, [r7, #4]
 8000f04:	f04f 30ff 	mov.w	r0, #4294967295
 8000f08:	f001 f9a7 	bl	800225a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000f0c:	4a0a      	ldr	r2, [pc, #40]	@ (8000f38 <HAL_InitTick+0x74>)
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	6013      	str	r3, [r2, #0]
 8000f12:	e007      	b.n	8000f24 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000f14:	2301      	movs	r3, #1
 8000f16:	73fb      	strb	r3, [r7, #15]
 8000f18:	e004      	b.n	8000f24 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000f1a:	2301      	movs	r3, #1
 8000f1c:	73fb      	strb	r3, [r7, #15]
 8000f1e:	e001      	b.n	8000f24 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000f20:	2301      	movs	r3, #1
 8000f22:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000f24:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f26:	4618      	mov	r0, r3
 8000f28:	3710      	adds	r7, #16
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	bf00      	nop
 8000f30:	20000008 	.word	0x20000008
 8000f34:	20000000 	.word	0x20000000
 8000f38:	20000004 	.word	0x20000004

08000f3c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000f40:	4b06      	ldr	r3, [pc, #24]	@ (8000f5c <HAL_IncTick+0x20>)
 8000f42:	781b      	ldrb	r3, [r3, #0]
 8000f44:	461a      	mov	r2, r3
 8000f46:	4b06      	ldr	r3, [pc, #24]	@ (8000f60 <HAL_IncTick+0x24>)
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	4413      	add	r3, r2
 8000f4c:	4a04      	ldr	r2, [pc, #16]	@ (8000f60 <HAL_IncTick+0x24>)
 8000f4e:	6013      	str	r3, [r2, #0]
}
 8000f50:	bf00      	nop
 8000f52:	46bd      	mov	sp, r7
 8000f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop
 8000f5c:	20000008 	.word	0x20000008
 8000f60:	20002278 	.word	0x20002278

08000f64 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f64:	b480      	push	{r7}
 8000f66:	af00      	add	r7, sp, #0
  return uwTick;
 8000f68:	4b03      	ldr	r3, [pc, #12]	@ (8000f78 <HAL_GetTick+0x14>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
}
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop
 8000f78:	20002278 	.word	0x20002278

08000f7c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	b083      	sub	sp, #12
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
 8000f84:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	689b      	ldr	r3, [r3, #8]
 8000f8a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8000f8e:	683b      	ldr	r3, [r7, #0]
 8000f90:	431a      	orrs	r2, r3
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	609a      	str	r2, [r3, #8]
}
 8000f96:	bf00      	nop
 8000f98:	370c      	adds	r7, #12
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa0:	4770      	bx	lr

08000fa2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000fa2:	b480      	push	{r7}
 8000fa4:	b083      	sub	sp, #12
 8000fa6:	af00      	add	r7, sp, #0
 8000fa8:	6078      	str	r0, [r7, #4]
 8000faa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	689b      	ldr	r3, [r3, #8]
 8000fb0:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8000fb4:	683b      	ldr	r3, [r7, #0]
 8000fb6:	431a      	orrs	r2, r3
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	609a      	str	r2, [r3, #8]
}
 8000fbc:	bf00      	nop
 8000fbe:	370c      	adds	r7, #12
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc6:	4770      	bx	lr

08000fc8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	b083      	sub	sp, #12
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	689b      	ldr	r3, [r3, #8]
 8000fd4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8000fd8:	4618      	mov	r0, r3
 8000fda:	370c      	adds	r7, #12
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe2:	4770      	bx	lr

08000fe4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	b087      	sub	sp, #28
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	60f8      	str	r0, [r7, #12]
 8000fec:	60b9      	str	r1, [r7, #8]
 8000fee:	607a      	str	r2, [r7, #4]
 8000ff0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000ff2:	68fb      	ldr	r3, [r7, #12]
 8000ff4:	3360      	adds	r3, #96	@ 0x60
 8000ff6:	461a      	mov	r2, r3
 8000ff8:	68bb      	ldr	r3, [r7, #8]
 8000ffa:	009b      	lsls	r3, r3, #2
 8000ffc:	4413      	add	r3, r2
 8000ffe:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001000:	697b      	ldr	r3, [r7, #20]
 8001002:	681a      	ldr	r2, [r3, #0]
 8001004:	4b08      	ldr	r3, [pc, #32]	@ (8001028 <LL_ADC_SetOffset+0x44>)
 8001006:	4013      	ands	r3, r2
 8001008:	687a      	ldr	r2, [r7, #4]
 800100a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800100e:	683a      	ldr	r2, [r7, #0]
 8001010:	430a      	orrs	r2, r1
 8001012:	4313      	orrs	r3, r2
 8001014:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001018:	697b      	ldr	r3, [r7, #20]
 800101a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800101c:	bf00      	nop
 800101e:	371c      	adds	r7, #28
 8001020:	46bd      	mov	sp, r7
 8001022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001026:	4770      	bx	lr
 8001028:	03fff000 	.word	0x03fff000

0800102c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800102c:	b480      	push	{r7}
 800102e:	b085      	sub	sp, #20
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
 8001034:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	3360      	adds	r3, #96	@ 0x60
 800103a:	461a      	mov	r2, r3
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	009b      	lsls	r3, r3, #2
 8001040:	4413      	add	r3, r2
 8001042:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800104c:	4618      	mov	r0, r3
 800104e:	3714      	adds	r7, #20
 8001050:	46bd      	mov	sp, r7
 8001052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001056:	4770      	bx	lr

08001058 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001058:	b480      	push	{r7}
 800105a:	b087      	sub	sp, #28
 800105c:	af00      	add	r7, sp, #0
 800105e:	60f8      	str	r0, [r7, #12]
 8001060:	60b9      	str	r1, [r7, #8]
 8001062:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	3360      	adds	r3, #96	@ 0x60
 8001068:	461a      	mov	r2, r3
 800106a:	68bb      	ldr	r3, [r7, #8]
 800106c:	009b      	lsls	r3, r3, #2
 800106e:	4413      	add	r3, r2
 8001070:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001072:	697b      	ldr	r3, [r7, #20]
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	431a      	orrs	r2, r3
 800107e:	697b      	ldr	r3, [r7, #20]
 8001080:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001082:	bf00      	nop
 8001084:	371c      	adds	r7, #28
 8001086:	46bd      	mov	sp, r7
 8001088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108c:	4770      	bx	lr

0800108e <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800108e:	b480      	push	{r7}
 8001090:	b083      	sub	sp, #12
 8001092:	af00      	add	r7, sp, #0
 8001094:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	68db      	ldr	r3, [r3, #12]
 800109a:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d101      	bne.n	80010a6 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80010a2:	2301      	movs	r3, #1
 80010a4:	e000      	b.n	80010a8 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80010a6:	2300      	movs	r3, #0
}
 80010a8:	4618      	mov	r0, r3
 80010aa:	370c      	adds	r7, #12
 80010ac:	46bd      	mov	sp, r7
 80010ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b2:	4770      	bx	lr

080010b4 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80010b4:	b480      	push	{r7}
 80010b6:	b087      	sub	sp, #28
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	60f8      	str	r0, [r7, #12]
 80010bc:	60b9      	str	r1, [r7, #8]
 80010be:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	3330      	adds	r3, #48	@ 0x30
 80010c4:	461a      	mov	r2, r3
 80010c6:	68bb      	ldr	r3, [r7, #8]
 80010c8:	0a1b      	lsrs	r3, r3, #8
 80010ca:	009b      	lsls	r3, r3, #2
 80010cc:	f003 030c 	and.w	r3, r3, #12
 80010d0:	4413      	add	r3, r2
 80010d2:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80010d4:	697b      	ldr	r3, [r7, #20]
 80010d6:	681a      	ldr	r2, [r3, #0]
 80010d8:	68bb      	ldr	r3, [r7, #8]
 80010da:	f003 031f 	and.w	r3, r3, #31
 80010de:	211f      	movs	r1, #31
 80010e0:	fa01 f303 	lsl.w	r3, r1, r3
 80010e4:	43db      	mvns	r3, r3
 80010e6:	401a      	ands	r2, r3
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	0e9b      	lsrs	r3, r3, #26
 80010ec:	f003 011f 	and.w	r1, r3, #31
 80010f0:	68bb      	ldr	r3, [r7, #8]
 80010f2:	f003 031f 	and.w	r3, r3, #31
 80010f6:	fa01 f303 	lsl.w	r3, r1, r3
 80010fa:	431a      	orrs	r2, r3
 80010fc:	697b      	ldr	r3, [r7, #20]
 80010fe:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001100:	bf00      	nop
 8001102:	371c      	adds	r7, #28
 8001104:	46bd      	mov	sp, r7
 8001106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110a:	4770      	bx	lr

0800110c <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800110c:	b480      	push	{r7}
 800110e:	b087      	sub	sp, #28
 8001110:	af00      	add	r7, sp, #0
 8001112:	60f8      	str	r0, [r7, #12]
 8001114:	60b9      	str	r1, [r7, #8]
 8001116:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001118:	68fb      	ldr	r3, [r7, #12]
 800111a:	3314      	adds	r3, #20
 800111c:	461a      	mov	r2, r3
 800111e:	68bb      	ldr	r3, [r7, #8]
 8001120:	0e5b      	lsrs	r3, r3, #25
 8001122:	009b      	lsls	r3, r3, #2
 8001124:	f003 0304 	and.w	r3, r3, #4
 8001128:	4413      	add	r3, r2
 800112a:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800112c:	697b      	ldr	r3, [r7, #20]
 800112e:	681a      	ldr	r2, [r3, #0]
 8001130:	68bb      	ldr	r3, [r7, #8]
 8001132:	0d1b      	lsrs	r3, r3, #20
 8001134:	f003 031f 	and.w	r3, r3, #31
 8001138:	2107      	movs	r1, #7
 800113a:	fa01 f303 	lsl.w	r3, r1, r3
 800113e:	43db      	mvns	r3, r3
 8001140:	401a      	ands	r2, r3
 8001142:	68bb      	ldr	r3, [r7, #8]
 8001144:	0d1b      	lsrs	r3, r3, #20
 8001146:	f003 031f 	and.w	r3, r3, #31
 800114a:	6879      	ldr	r1, [r7, #4]
 800114c:	fa01 f303 	lsl.w	r3, r1, r3
 8001150:	431a      	orrs	r2, r3
 8001152:	697b      	ldr	r3, [r7, #20]
 8001154:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001156:	bf00      	nop
 8001158:	371c      	adds	r7, #28
 800115a:	46bd      	mov	sp, r7
 800115c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001160:	4770      	bx	lr
	...

08001164 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001164:	b480      	push	{r7}
 8001166:	b085      	sub	sp, #20
 8001168:	af00      	add	r7, sp, #0
 800116a:	60f8      	str	r0, [r7, #12]
 800116c:	60b9      	str	r1, [r7, #8]
 800116e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001176:	68bb      	ldr	r3, [r7, #8]
 8001178:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800117c:	43db      	mvns	r3, r3
 800117e:	401a      	ands	r2, r3
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	f003 0318 	and.w	r3, r3, #24
 8001186:	4908      	ldr	r1, [pc, #32]	@ (80011a8 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001188:	40d9      	lsrs	r1, r3
 800118a:	68bb      	ldr	r3, [r7, #8]
 800118c:	400b      	ands	r3, r1
 800118e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001192:	431a      	orrs	r2, r3
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800119a:	bf00      	nop
 800119c:	3714      	adds	r7, #20
 800119e:	46bd      	mov	sp, r7
 80011a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a4:	4770      	bx	lr
 80011a6:	bf00      	nop
 80011a8:	0007ffff 	.word	0x0007ffff

080011ac <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80011ac:	b480      	push	{r7}
 80011ae:	b083      	sub	sp, #12
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	689b      	ldr	r3, [r3, #8]
 80011b8:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80011bc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80011c0:	687a      	ldr	r2, [r7, #4]
 80011c2:	6093      	str	r3, [r2, #8]
}
 80011c4:	bf00      	nop
 80011c6:	370c      	adds	r7, #12
 80011c8:	46bd      	mov	sp, r7
 80011ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ce:	4770      	bx	lr

080011d0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80011d0:	b480      	push	{r7}
 80011d2:	b083      	sub	sp, #12
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	689b      	ldr	r3, [r3, #8]
 80011dc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80011e0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80011e4:	d101      	bne.n	80011ea <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80011e6:	2301      	movs	r3, #1
 80011e8:	e000      	b.n	80011ec <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80011ea:	2300      	movs	r3, #0
}
 80011ec:	4618      	mov	r0, r3
 80011ee:	370c      	adds	r7, #12
 80011f0:	46bd      	mov	sp, r7
 80011f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f6:	4770      	bx	lr

080011f8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80011f8:	b480      	push	{r7}
 80011fa:	b083      	sub	sp, #12
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	689b      	ldr	r3, [r3, #8]
 8001204:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001208:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800120c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001214:	bf00      	nop
 8001216:	370c      	adds	r7, #12
 8001218:	46bd      	mov	sp, r7
 800121a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121e:	4770      	bx	lr

08001220 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001220:	b480      	push	{r7}
 8001222:	b083      	sub	sp, #12
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	689b      	ldr	r3, [r3, #8]
 800122c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001230:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001234:	d101      	bne.n	800123a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001236:	2301      	movs	r3, #1
 8001238:	e000      	b.n	800123c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800123a:	2300      	movs	r3, #0
}
 800123c:	4618      	mov	r0, r3
 800123e:	370c      	adds	r7, #12
 8001240:	46bd      	mov	sp, r7
 8001242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001246:	4770      	bx	lr

08001248 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001248:	b480      	push	{r7}
 800124a:	b083      	sub	sp, #12
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	689b      	ldr	r3, [r3, #8]
 8001254:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001258:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800125c:	f043 0201 	orr.w	r2, r3, #1
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001264:	bf00      	nop
 8001266:	370c      	adds	r7, #12
 8001268:	46bd      	mov	sp, r7
 800126a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126e:	4770      	bx	lr

08001270 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001270:	b480      	push	{r7}
 8001272:	b083      	sub	sp, #12
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	689b      	ldr	r3, [r3, #8]
 800127c:	f003 0301 	and.w	r3, r3, #1
 8001280:	2b01      	cmp	r3, #1
 8001282:	d101      	bne.n	8001288 <LL_ADC_IsEnabled+0x18>
 8001284:	2301      	movs	r3, #1
 8001286:	e000      	b.n	800128a <LL_ADC_IsEnabled+0x1a>
 8001288:	2300      	movs	r3, #0
}
 800128a:	4618      	mov	r0, r3
 800128c:	370c      	adds	r7, #12
 800128e:	46bd      	mov	sp, r7
 8001290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001294:	4770      	bx	lr

08001296 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001296:	b480      	push	{r7}
 8001298:	b083      	sub	sp, #12
 800129a:	af00      	add	r7, sp, #0
 800129c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	689b      	ldr	r3, [r3, #8]
 80012a2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80012a6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80012aa:	f043 0204 	orr.w	r2, r3, #4
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80012b2:	bf00      	nop
 80012b4:	370c      	adds	r7, #12
 80012b6:	46bd      	mov	sp, r7
 80012b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012bc:	4770      	bx	lr

080012be <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80012be:	b480      	push	{r7}
 80012c0:	b083      	sub	sp, #12
 80012c2:	af00      	add	r7, sp, #0
 80012c4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	689b      	ldr	r3, [r3, #8]
 80012ca:	f003 0304 	and.w	r3, r3, #4
 80012ce:	2b04      	cmp	r3, #4
 80012d0:	d101      	bne.n	80012d6 <LL_ADC_REG_IsConversionOngoing+0x18>
 80012d2:	2301      	movs	r3, #1
 80012d4:	e000      	b.n	80012d8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80012d6:	2300      	movs	r3, #0
}
 80012d8:	4618      	mov	r0, r3
 80012da:	370c      	adds	r7, #12
 80012dc:	46bd      	mov	sp, r7
 80012de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e2:	4770      	bx	lr

080012e4 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80012e4:	b480      	push	{r7}
 80012e6:	b083      	sub	sp, #12
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	689b      	ldr	r3, [r3, #8]
 80012f0:	f003 0308 	and.w	r3, r3, #8
 80012f4:	2b08      	cmp	r3, #8
 80012f6:	d101      	bne.n	80012fc <LL_ADC_INJ_IsConversionOngoing+0x18>
 80012f8:	2301      	movs	r3, #1
 80012fa:	e000      	b.n	80012fe <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80012fc:	2300      	movs	r3, #0
}
 80012fe:	4618      	mov	r0, r3
 8001300:	370c      	adds	r7, #12
 8001302:	46bd      	mov	sp, r7
 8001304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001308:	4770      	bx	lr
	...

0800130c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b088      	sub	sp, #32
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001314:	2300      	movs	r3, #0
 8001316:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001318:	2300      	movs	r3, #0
 800131a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	2b00      	cmp	r3, #0
 8001320:	d101      	bne.n	8001326 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001322:	2301      	movs	r3, #1
 8001324:	e126      	b.n	8001574 <HAL_ADC_Init+0x268>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	691b      	ldr	r3, [r3, #16]
 800132a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001330:	2b00      	cmp	r3, #0
 8001332:	d109      	bne.n	8001348 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001334:	6878      	ldr	r0, [r7, #4]
 8001336:	f7ff f945 	bl	80005c4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	2200      	movs	r2, #0
 800133e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	2200      	movs	r2, #0
 8001344:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	4618      	mov	r0, r3
 800134e:	f7ff ff3f 	bl	80011d0 <LL_ADC_IsDeepPowerDownEnabled>
 8001352:	4603      	mov	r3, r0
 8001354:	2b00      	cmp	r3, #0
 8001356:	d004      	beq.n	8001362 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	4618      	mov	r0, r3
 800135e:	f7ff ff25 	bl	80011ac <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	4618      	mov	r0, r3
 8001368:	f7ff ff5a 	bl	8001220 <LL_ADC_IsInternalRegulatorEnabled>
 800136c:	4603      	mov	r3, r0
 800136e:	2b00      	cmp	r3, #0
 8001370:	d115      	bne.n	800139e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	4618      	mov	r0, r3
 8001378:	f7ff ff3e 	bl	80011f8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800137c:	4b7f      	ldr	r3, [pc, #508]	@ (800157c <HAL_ADC_Init+0x270>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	099b      	lsrs	r3, r3, #6
 8001382:	4a7f      	ldr	r2, [pc, #508]	@ (8001580 <HAL_ADC_Init+0x274>)
 8001384:	fba2 2303 	umull	r2, r3, r2, r3
 8001388:	099b      	lsrs	r3, r3, #6
 800138a:	3301      	adds	r3, #1
 800138c:	005b      	lsls	r3, r3, #1
 800138e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001390:	e002      	b.n	8001398 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	3b01      	subs	r3, #1
 8001396:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	2b00      	cmp	r3, #0
 800139c:	d1f9      	bne.n	8001392 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	4618      	mov	r0, r3
 80013a4:	f7ff ff3c 	bl	8001220 <LL_ADC_IsInternalRegulatorEnabled>
 80013a8:	4603      	mov	r3, r0
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d10d      	bne.n	80013ca <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80013b2:	f043 0210 	orr.w	r2, r3, #16
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013be:	f043 0201 	orr.w	r2, r3, #1
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80013c6:	2301      	movs	r3, #1
 80013c8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	4618      	mov	r0, r3
 80013d0:	f7ff ff75 	bl	80012be <LL_ADC_REG_IsConversionOngoing>
 80013d4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80013da:	f003 0310 	and.w	r3, r3, #16
 80013de:	2b00      	cmp	r3, #0
 80013e0:	f040 80bf 	bne.w	8001562 <HAL_ADC_Init+0x256>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80013e4:	697b      	ldr	r3, [r7, #20]
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	f040 80bb 	bne.w	8001562 <HAL_ADC_Init+0x256>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80013f0:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80013f4:	f043 0202 	orr.w	r2, r3, #2
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	4618      	mov	r0, r3
 8001402:	f7ff ff35 	bl	8001270 <LL_ADC_IsEnabled>
 8001406:	4603      	mov	r3, r0
 8001408:	2b00      	cmp	r3, #0
 800140a:	d10b      	bne.n	8001424 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800140c:	485d      	ldr	r0, [pc, #372]	@ (8001584 <HAL_ADC_Init+0x278>)
 800140e:	f7ff ff2f 	bl	8001270 <LL_ADC_IsEnabled>
 8001412:	4603      	mov	r3, r0
 8001414:	2b00      	cmp	r3, #0
 8001416:	d105      	bne.n	8001424 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	685b      	ldr	r3, [r3, #4]
 800141c:	4619      	mov	r1, r3
 800141e:	485a      	ldr	r0, [pc, #360]	@ (8001588 <HAL_ADC_Init+0x27c>)
 8001420:	f7ff fdac 	bl	8000f7c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	7e5b      	ldrb	r3, [r3, #25]
 8001428:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800142e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001434:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800143a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001442:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001444:	4313      	orrs	r3, r2
 8001446:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800144e:	2b01      	cmp	r3, #1
 8001450:	d106      	bne.n	8001460 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001456:	3b01      	subs	r3, #1
 8001458:	045b      	lsls	r3, r3, #17
 800145a:	69ba      	ldr	r2, [r7, #24]
 800145c:	4313      	orrs	r3, r2
 800145e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001464:	2b00      	cmp	r3, #0
 8001466:	d009      	beq.n	800147c <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800146c:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001474:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001476:	69ba      	ldr	r2, [r7, #24]
 8001478:	4313      	orrs	r3, r2
 800147a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	68da      	ldr	r2, [r3, #12]
 8001482:	4b42      	ldr	r3, [pc, #264]	@ (800158c <HAL_ADC_Init+0x280>)
 8001484:	4013      	ands	r3, r2
 8001486:	687a      	ldr	r2, [r7, #4]
 8001488:	6812      	ldr	r2, [r2, #0]
 800148a:	69b9      	ldr	r1, [r7, #24]
 800148c:	430b      	orrs	r3, r1
 800148e:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	4618      	mov	r0, r3
 8001496:	f7ff ff25 	bl	80012e4 <LL_ADC_INJ_IsConversionOngoing>
 800149a:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800149c:	697b      	ldr	r3, [r7, #20]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d13d      	bne.n	800151e <HAL_ADC_Init+0x212>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80014a2:	693b      	ldr	r3, [r7, #16]
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d13a      	bne.n	800151e <HAL_ADC_Init+0x212>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80014ac:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80014b4:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80014b6:	4313      	orrs	r3, r2
 80014b8:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	68db      	ldr	r3, [r3, #12]
 80014c0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80014c4:	f023 0302 	bic.w	r3, r3, #2
 80014c8:	687a      	ldr	r2, [r7, #4]
 80014ca:	6812      	ldr	r2, [r2, #0]
 80014cc:	69b9      	ldr	r1, [r7, #24]
 80014ce:	430b      	orrs	r3, r1
 80014d0:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80014d8:	2b01      	cmp	r3, #1
 80014da:	d118      	bne.n	800150e <HAL_ADC_Init+0x202>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	691b      	ldr	r3, [r3, #16]
 80014e2:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80014e6:	f023 0304 	bic.w	r3, r3, #4
 80014ea:	687a      	ldr	r2, [r7, #4]
 80014ec:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 80014ee:	687a      	ldr	r2, [r7, #4]
 80014f0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80014f2:	4311      	orrs	r1, r2
 80014f4:	687a      	ldr	r2, [r7, #4]
 80014f6:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80014f8:	4311      	orrs	r1, r2
 80014fa:	687a      	ldr	r2, [r7, #4]
 80014fc:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80014fe:	430a      	orrs	r2, r1
 8001500:	431a      	orrs	r2, r3
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	f042 0201 	orr.w	r2, r2, #1
 800150a:	611a      	str	r2, [r3, #16]
 800150c:	e007      	b.n	800151e <HAL_ADC_Init+0x212>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	691a      	ldr	r2, [r3, #16]
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	f022 0201 	bic.w	r2, r2, #1
 800151c:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	691b      	ldr	r3, [r3, #16]
 8001522:	2b01      	cmp	r3, #1
 8001524:	d10c      	bne.n	8001540 <HAL_ADC_Init+0x234>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800152c:	f023 010f 	bic.w	r1, r3, #15
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	69db      	ldr	r3, [r3, #28]
 8001534:	1e5a      	subs	r2, r3, #1
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	430a      	orrs	r2, r1
 800153c:	631a      	str	r2, [r3, #48]	@ 0x30
 800153e:	e007      	b.n	8001550 <HAL_ADC_Init+0x244>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	f022 020f 	bic.w	r2, r2, #15
 800154e:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001554:	f023 0303 	bic.w	r3, r3, #3
 8001558:	f043 0201 	orr.w	r2, r3, #1
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	655a      	str	r2, [r3, #84]	@ 0x54
 8001560:	e007      	b.n	8001572 <HAL_ADC_Init+0x266>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001566:	f043 0210 	orr.w	r2, r3, #16
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800156e:	2301      	movs	r3, #1
 8001570:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001572:	7ffb      	ldrb	r3, [r7, #31]
}
 8001574:	4618      	mov	r0, r3
 8001576:	3720      	adds	r7, #32
 8001578:	46bd      	mov	sp, r7
 800157a:	bd80      	pop	{r7, pc}
 800157c:	20000000 	.word	0x20000000
 8001580:	053e2d63 	.word	0x053e2d63
 8001584:	50040000 	.word	0x50040000
 8001588:	50040300 	.word	0x50040300
 800158c:	fff0c007 	.word	0xfff0c007

08001590 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b086      	sub	sp, #24
 8001594:	af00      	add	r7, sp, #0
 8001596:	60f8      	str	r0, [r7, #12]
 8001598:	60b9      	str	r1, [r7, #8]
 800159a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	4618      	mov	r0, r3
 80015a2:	f7ff fe8c 	bl	80012be <LL_ADC_REG_IsConversionOngoing>
 80015a6:	4603      	mov	r3, r0
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d167      	bne.n	800167c <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80015b2:	2b01      	cmp	r3, #1
 80015b4:	d101      	bne.n	80015ba <HAL_ADC_Start_DMA+0x2a>
 80015b6:	2302      	movs	r3, #2
 80015b8:	e063      	b.n	8001682 <HAL_ADC_Start_DMA+0xf2>
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	2201      	movs	r2, #1
 80015be:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80015c2:	68f8      	ldr	r0, [r7, #12]
 80015c4:	f000 fc54 	bl	8001e70 <ADC_Enable>
 80015c8:	4603      	mov	r3, r0
 80015ca:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80015cc:	7dfb      	ldrb	r3, [r7, #23]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d14f      	bne.n	8001672 <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80015d6:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80015da:	f023 0301 	bic.w	r3, r3, #1
 80015de:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	655a      	str	r2, [r3, #84]	@ 0x54
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80015ea:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d006      	beq.n	8001600 <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015f6:	f023 0206 	bic.w	r2, r3, #6
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	659a      	str	r2, [r3, #88]	@ 0x58
 80015fe:	e002      	b.n	8001606 <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	2200      	movs	r2, #0
 8001604:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800160a:	4a20      	ldr	r2, [pc, #128]	@ (800168c <HAL_ADC_Start_DMA+0xfc>)
 800160c:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001612:	4a1f      	ldr	r2, [pc, #124]	@ (8001690 <HAL_ADC_Start_DMA+0x100>)
 8001614:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800161a:	4a1e      	ldr	r2, [pc, #120]	@ (8001694 <HAL_ADC_Start_DMA+0x104>)
 800161c:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	221c      	movs	r2, #28
 8001624:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	2200      	movs	r2, #0
 800162a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	685a      	ldr	r2, [r3, #4]
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f042 0210 	orr.w	r2, r2, #16
 800163c:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	68da      	ldr	r2, [r3, #12]
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	f042 0201 	orr.w	r2, r2, #1
 800164c:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	3340      	adds	r3, #64	@ 0x40
 8001658:	4619      	mov	r1, r3
 800165a:	68ba      	ldr	r2, [r7, #8]
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	f000 feeb 	bl	8002438 <HAL_DMA_Start_IT>
 8001662:	4603      	mov	r3, r0
 8001664:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	4618      	mov	r0, r3
 800166c:	f7ff fe13 	bl	8001296 <LL_ADC_REG_StartConversion>
 8001670:	e006      	b.n	8001680 <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	2200      	movs	r2, #0
 8001676:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 800167a:	e001      	b.n	8001680 <HAL_ADC_Start_DMA+0xf0>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800167c:	2302      	movs	r3, #2
 800167e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001680:	7dfb      	ldrb	r3, [r7, #23]
}
 8001682:	4618      	mov	r0, r3
 8001684:	3718      	adds	r7, #24
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}
 800168a:	bf00      	nop
 800168c:	08001f7d 	.word	0x08001f7d
 8001690:	08002055 	.word	0x08002055
 8001694:	08002071 	.word	0x08002071

08001698 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001698:	b480      	push	{r7}
 800169a:	b083      	sub	sp, #12
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80016a0:	bf00      	nop
 80016a2:	370c      	adds	r7, #12
 80016a4:	46bd      	mov	sp, r7
 80016a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016aa:	4770      	bx	lr

080016ac <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b0b6      	sub	sp, #216	@ 0xd8
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
 80016b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80016b6:	2300      	movs	r3, #0
 80016b8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80016bc:	2300      	movs	r3, #0
 80016be:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80016c6:	2b01      	cmp	r3, #1
 80016c8:	d101      	bne.n	80016ce <HAL_ADC_ConfigChannel+0x22>
 80016ca:	2302      	movs	r3, #2
 80016cc:	e3bb      	b.n	8001e46 <HAL_ADC_ConfigChannel+0x79a>
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	2201      	movs	r2, #1
 80016d2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	4618      	mov	r0, r3
 80016dc:	f7ff fdef 	bl	80012be <LL_ADC_REG_IsConversionOngoing>
 80016e0:	4603      	mov	r3, r0
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	f040 83a0 	bne.w	8001e28 <HAL_ADC_ConfigChannel+0x77c>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	685b      	ldr	r3, [r3, #4]
 80016f4:	2b05      	cmp	r3, #5
 80016f6:	d824      	bhi.n	8001742 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 80016f8:	683b      	ldr	r3, [r7, #0]
 80016fa:	685b      	ldr	r3, [r3, #4]
 80016fc:	3b02      	subs	r3, #2
 80016fe:	2b03      	cmp	r3, #3
 8001700:	d81b      	bhi.n	800173a <HAL_ADC_ConfigChannel+0x8e>
 8001702:	a201      	add	r2, pc, #4	@ (adr r2, 8001708 <HAL_ADC_ConfigChannel+0x5c>)
 8001704:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001708:	08001719 	.word	0x08001719
 800170c:	08001721 	.word	0x08001721
 8001710:	08001729 	.word	0x08001729
 8001714:	08001731 	.word	0x08001731
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8001718:	230c      	movs	r3, #12
 800171a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800171e:	e010      	b.n	8001742 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8001720:	2312      	movs	r3, #18
 8001722:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001726:	e00c      	b.n	8001742 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8001728:	2318      	movs	r3, #24
 800172a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800172e:	e008      	b.n	8001742 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8001730:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001734:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001738:	e003      	b.n	8001742 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 800173a:	2306      	movs	r3, #6
 800173c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001740:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	6818      	ldr	r0, [r3, #0]
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	461a      	mov	r2, r3
 800174c:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8001750:	f7ff fcb0 	bl	80010b4 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	4618      	mov	r0, r3
 800175a:	f7ff fdb0 	bl	80012be <LL_ADC_REG_IsConversionOngoing>
 800175e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	4618      	mov	r0, r3
 8001768:	f7ff fdbc 	bl	80012e4 <LL_ADC_INJ_IsConversionOngoing>
 800176c:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001770:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001774:	2b00      	cmp	r3, #0
 8001776:	f040 81a4 	bne.w	8001ac2 <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800177a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800177e:	2b00      	cmp	r3, #0
 8001780:	f040 819f 	bne.w	8001ac2 <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	6818      	ldr	r0, [r3, #0]
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	6819      	ldr	r1, [r3, #0]
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	689b      	ldr	r3, [r3, #8]
 8001790:	461a      	mov	r2, r3
 8001792:	f7ff fcbb 	bl	800110c <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8001796:	683b      	ldr	r3, [r7, #0]
 8001798:	695a      	ldr	r2, [r3, #20]
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	68db      	ldr	r3, [r3, #12]
 80017a0:	08db      	lsrs	r3, r3, #3
 80017a2:	f003 0303 	and.w	r3, r3, #3
 80017a6:	005b      	lsls	r3, r3, #1
 80017a8:	fa02 f303 	lsl.w	r3, r2, r3
 80017ac:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	691b      	ldr	r3, [r3, #16]
 80017b4:	2b04      	cmp	r3, #4
 80017b6:	d00a      	beq.n	80017ce <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	6818      	ldr	r0, [r3, #0]
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	6919      	ldr	r1, [r3, #16]
 80017c0:	683b      	ldr	r3, [r7, #0]
 80017c2:	681a      	ldr	r2, [r3, #0]
 80017c4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80017c8:	f7ff fc0c 	bl	8000fe4 <LL_ADC_SetOffset>
 80017cc:	e179      	b.n	8001ac2 <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	2100      	movs	r1, #0
 80017d4:	4618      	mov	r0, r3
 80017d6:	f7ff fc29 	bl	800102c <LL_ADC_GetOffsetChannel>
 80017da:	4603      	mov	r3, r0
 80017dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d10a      	bne.n	80017fa <HAL_ADC_ConfigChannel+0x14e>
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	2100      	movs	r1, #0
 80017ea:	4618      	mov	r0, r3
 80017ec:	f7ff fc1e 	bl	800102c <LL_ADC_GetOffsetChannel>
 80017f0:	4603      	mov	r3, r0
 80017f2:	0e9b      	lsrs	r3, r3, #26
 80017f4:	f003 021f 	and.w	r2, r3, #31
 80017f8:	e01e      	b.n	8001838 <HAL_ADC_ConfigChannel+0x18c>
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	2100      	movs	r1, #0
 8001800:	4618      	mov	r0, r3
 8001802:	f7ff fc13 	bl	800102c <LL_ADC_GetOffsetChannel>
 8001806:	4603      	mov	r3, r0
 8001808:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800180c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001810:	fa93 f3a3 	rbit	r3, r3
 8001814:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001818:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800181c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001820:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001824:	2b00      	cmp	r3, #0
 8001826:	d101      	bne.n	800182c <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8001828:	2320      	movs	r3, #32
 800182a:	e004      	b.n	8001836 <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 800182c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001830:	fab3 f383 	clz	r3, r3
 8001834:	b2db      	uxtb	r3, r3
 8001836:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001840:	2b00      	cmp	r3, #0
 8001842:	d105      	bne.n	8001850 <HAL_ADC_ConfigChannel+0x1a4>
 8001844:	683b      	ldr	r3, [r7, #0]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	0e9b      	lsrs	r3, r3, #26
 800184a:	f003 031f 	and.w	r3, r3, #31
 800184e:	e018      	b.n	8001882 <HAL_ADC_ConfigChannel+0x1d6>
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001858:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800185c:	fa93 f3a3 	rbit	r3, r3
 8001860:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8001864:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001868:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 800186c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001870:	2b00      	cmp	r3, #0
 8001872:	d101      	bne.n	8001878 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8001874:	2320      	movs	r3, #32
 8001876:	e004      	b.n	8001882 <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8001878:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800187c:	fab3 f383 	clz	r3, r3
 8001880:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001882:	429a      	cmp	r2, r3
 8001884:	d106      	bne.n	8001894 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	2200      	movs	r2, #0
 800188c:	2100      	movs	r1, #0
 800188e:	4618      	mov	r0, r3
 8001890:	f7ff fbe2 	bl	8001058 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	2101      	movs	r1, #1
 800189a:	4618      	mov	r0, r3
 800189c:	f7ff fbc6 	bl	800102c <LL_ADC_GetOffsetChannel>
 80018a0:	4603      	mov	r3, r0
 80018a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d10a      	bne.n	80018c0 <HAL_ADC_ConfigChannel+0x214>
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	2101      	movs	r1, #1
 80018b0:	4618      	mov	r0, r3
 80018b2:	f7ff fbbb 	bl	800102c <LL_ADC_GetOffsetChannel>
 80018b6:	4603      	mov	r3, r0
 80018b8:	0e9b      	lsrs	r3, r3, #26
 80018ba:	f003 021f 	and.w	r2, r3, #31
 80018be:	e01e      	b.n	80018fe <HAL_ADC_ConfigChannel+0x252>
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	2101      	movs	r1, #1
 80018c6:	4618      	mov	r0, r3
 80018c8:	f7ff fbb0 	bl	800102c <LL_ADC_GetOffsetChannel>
 80018cc:	4603      	mov	r3, r0
 80018ce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018d2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80018d6:	fa93 f3a3 	rbit	r3, r3
 80018da:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 80018de:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80018e2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 80018e6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d101      	bne.n	80018f2 <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 80018ee:	2320      	movs	r3, #32
 80018f0:	e004      	b.n	80018fc <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 80018f2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80018f6:	fab3 f383 	clz	r3, r3
 80018fa:	b2db      	uxtb	r3, r3
 80018fc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80018fe:	683b      	ldr	r3, [r7, #0]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001906:	2b00      	cmp	r3, #0
 8001908:	d105      	bne.n	8001916 <HAL_ADC_ConfigChannel+0x26a>
 800190a:	683b      	ldr	r3, [r7, #0]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	0e9b      	lsrs	r3, r3, #26
 8001910:	f003 031f 	and.w	r3, r3, #31
 8001914:	e018      	b.n	8001948 <HAL_ADC_ConfigChannel+0x29c>
 8001916:	683b      	ldr	r3, [r7, #0]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800191e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001922:	fa93 f3a3 	rbit	r3, r3
 8001926:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 800192a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800192e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8001932:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001936:	2b00      	cmp	r3, #0
 8001938:	d101      	bne.n	800193e <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 800193a:	2320      	movs	r3, #32
 800193c:	e004      	b.n	8001948 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 800193e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001942:	fab3 f383 	clz	r3, r3
 8001946:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001948:	429a      	cmp	r2, r3
 800194a:	d106      	bne.n	800195a <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	2200      	movs	r2, #0
 8001952:	2101      	movs	r1, #1
 8001954:	4618      	mov	r0, r3
 8001956:	f7ff fb7f 	bl	8001058 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	2102      	movs	r1, #2
 8001960:	4618      	mov	r0, r3
 8001962:	f7ff fb63 	bl	800102c <LL_ADC_GetOffsetChannel>
 8001966:	4603      	mov	r3, r0
 8001968:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800196c:	2b00      	cmp	r3, #0
 800196e:	d10a      	bne.n	8001986 <HAL_ADC_ConfigChannel+0x2da>
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	2102      	movs	r1, #2
 8001976:	4618      	mov	r0, r3
 8001978:	f7ff fb58 	bl	800102c <LL_ADC_GetOffsetChannel>
 800197c:	4603      	mov	r3, r0
 800197e:	0e9b      	lsrs	r3, r3, #26
 8001980:	f003 021f 	and.w	r2, r3, #31
 8001984:	e01e      	b.n	80019c4 <HAL_ADC_ConfigChannel+0x318>
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	2102      	movs	r1, #2
 800198c:	4618      	mov	r0, r3
 800198e:	f7ff fb4d 	bl	800102c <LL_ADC_GetOffsetChannel>
 8001992:	4603      	mov	r3, r0
 8001994:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001998:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800199c:	fa93 f3a3 	rbit	r3, r3
 80019a0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 80019a4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80019a8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 80019ac:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d101      	bne.n	80019b8 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 80019b4:	2320      	movs	r3, #32
 80019b6:	e004      	b.n	80019c2 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 80019b8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80019bc:	fab3 f383 	clz	r3, r3
 80019c0:	b2db      	uxtb	r3, r3
 80019c2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d105      	bne.n	80019dc <HAL_ADC_ConfigChannel+0x330>
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	0e9b      	lsrs	r3, r3, #26
 80019d6:	f003 031f 	and.w	r3, r3, #31
 80019da:	e014      	b.n	8001a06 <HAL_ADC_ConfigChannel+0x35a>
 80019dc:	683b      	ldr	r3, [r7, #0]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019e2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80019e4:	fa93 f3a3 	rbit	r3, r3
 80019e8:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 80019ea:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80019ec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 80019f0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d101      	bne.n	80019fc <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 80019f8:	2320      	movs	r3, #32
 80019fa:	e004      	b.n	8001a06 <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 80019fc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001a00:	fab3 f383 	clz	r3, r3
 8001a04:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001a06:	429a      	cmp	r2, r3
 8001a08:	d106      	bne.n	8001a18 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	2200      	movs	r2, #0
 8001a10:	2102      	movs	r1, #2
 8001a12:	4618      	mov	r0, r3
 8001a14:	f7ff fb20 	bl	8001058 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	2103      	movs	r1, #3
 8001a1e:	4618      	mov	r0, r3
 8001a20:	f7ff fb04 	bl	800102c <LL_ADC_GetOffsetChannel>
 8001a24:	4603      	mov	r3, r0
 8001a26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d10a      	bne.n	8001a44 <HAL_ADC_ConfigChannel+0x398>
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	2103      	movs	r1, #3
 8001a34:	4618      	mov	r0, r3
 8001a36:	f7ff faf9 	bl	800102c <LL_ADC_GetOffsetChannel>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	0e9b      	lsrs	r3, r3, #26
 8001a3e:	f003 021f 	and.w	r2, r3, #31
 8001a42:	e017      	b.n	8001a74 <HAL_ADC_ConfigChannel+0x3c8>
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	2103      	movs	r1, #3
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	f7ff faee 	bl	800102c <LL_ADC_GetOffsetChannel>
 8001a50:	4603      	mov	r3, r0
 8001a52:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a54:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001a56:	fa93 f3a3 	rbit	r3, r3
 8001a5a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8001a5c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001a5e:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8001a60:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d101      	bne.n	8001a6a <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8001a66:	2320      	movs	r3, #32
 8001a68:	e003      	b.n	8001a72 <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8001a6a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001a6c:	fab3 f383 	clz	r3, r3
 8001a70:	b2db      	uxtb	r3, r3
 8001a72:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d105      	bne.n	8001a8c <HAL_ADC_ConfigChannel+0x3e0>
 8001a80:	683b      	ldr	r3, [r7, #0]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	0e9b      	lsrs	r3, r3, #26
 8001a86:	f003 031f 	and.w	r3, r3, #31
 8001a8a:	e011      	b.n	8001ab0 <HAL_ADC_ConfigChannel+0x404>
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a92:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001a94:	fa93 f3a3 	rbit	r3, r3
 8001a98:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8001a9a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001a9c:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8001a9e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d101      	bne.n	8001aa8 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8001aa4:	2320      	movs	r3, #32
 8001aa6:	e003      	b.n	8001ab0 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8001aa8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001aaa:	fab3 f383 	clz	r3, r3
 8001aae:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001ab0:	429a      	cmp	r2, r3
 8001ab2:	d106      	bne.n	8001ac2 <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	2200      	movs	r2, #0
 8001aba:	2103      	movs	r1, #3
 8001abc:	4618      	mov	r0, r3
 8001abe:	f7ff facb 	bl	8001058 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	f7ff fbd2 	bl	8001270 <LL_ADC_IsEnabled>
 8001acc:	4603      	mov	r3, r0
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	f040 8140 	bne.w	8001d54 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	6818      	ldr	r0, [r3, #0]
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	6819      	ldr	r1, [r3, #0]
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	68db      	ldr	r3, [r3, #12]
 8001ae0:	461a      	mov	r2, r3
 8001ae2:	f7ff fb3f 	bl	8001164 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	68db      	ldr	r3, [r3, #12]
 8001aea:	4a8f      	ldr	r2, [pc, #572]	@ (8001d28 <HAL_ADC_ConfigChannel+0x67c>)
 8001aec:	4293      	cmp	r3, r2
 8001aee:	f040 8131 	bne.w	8001d54 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d10b      	bne.n	8001b1a <HAL_ADC_ConfigChannel+0x46e>
 8001b02:	683b      	ldr	r3, [r7, #0]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	0e9b      	lsrs	r3, r3, #26
 8001b08:	3301      	adds	r3, #1
 8001b0a:	f003 031f 	and.w	r3, r3, #31
 8001b0e:	2b09      	cmp	r3, #9
 8001b10:	bf94      	ite	ls
 8001b12:	2301      	movls	r3, #1
 8001b14:	2300      	movhi	r3, #0
 8001b16:	b2db      	uxtb	r3, r3
 8001b18:	e019      	b.n	8001b4e <HAL_ADC_ConfigChannel+0x4a2>
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b20:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001b22:	fa93 f3a3 	rbit	r3, r3
 8001b26:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8001b28:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001b2a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8001b2c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d101      	bne.n	8001b36 <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8001b32:	2320      	movs	r3, #32
 8001b34:	e003      	b.n	8001b3e <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8001b36:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001b38:	fab3 f383 	clz	r3, r3
 8001b3c:	b2db      	uxtb	r3, r3
 8001b3e:	3301      	adds	r3, #1
 8001b40:	f003 031f 	and.w	r3, r3, #31
 8001b44:	2b09      	cmp	r3, #9
 8001b46:	bf94      	ite	ls
 8001b48:	2301      	movls	r3, #1
 8001b4a:	2300      	movhi	r3, #0
 8001b4c:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d079      	beq.n	8001c46 <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d107      	bne.n	8001b6e <HAL_ADC_ConfigChannel+0x4c2>
 8001b5e:	683b      	ldr	r3, [r7, #0]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	0e9b      	lsrs	r3, r3, #26
 8001b64:	3301      	adds	r3, #1
 8001b66:	069b      	lsls	r3, r3, #26
 8001b68:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001b6c:	e015      	b.n	8001b9a <HAL_ADC_ConfigChannel+0x4ee>
 8001b6e:	683b      	ldr	r3, [r7, #0]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b74:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001b76:	fa93 f3a3 	rbit	r3, r3
 8001b7a:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8001b7c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001b7e:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8001b80:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d101      	bne.n	8001b8a <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 8001b86:	2320      	movs	r3, #32
 8001b88:	e003      	b.n	8001b92 <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 8001b8a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001b8c:	fab3 f383 	clz	r3, r3
 8001b90:	b2db      	uxtb	r3, r3
 8001b92:	3301      	adds	r3, #1
 8001b94:	069b      	lsls	r3, r3, #26
 8001b96:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001b9a:	683b      	ldr	r3, [r7, #0]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d109      	bne.n	8001bba <HAL_ADC_ConfigChannel+0x50e>
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	0e9b      	lsrs	r3, r3, #26
 8001bac:	3301      	adds	r3, #1
 8001bae:	f003 031f 	and.w	r3, r3, #31
 8001bb2:	2101      	movs	r1, #1
 8001bb4:	fa01 f303 	lsl.w	r3, r1, r3
 8001bb8:	e017      	b.n	8001bea <HAL_ADC_ConfigChannel+0x53e>
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bc0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001bc2:	fa93 f3a3 	rbit	r3, r3
 8001bc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8001bc8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001bca:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8001bcc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d101      	bne.n	8001bd6 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8001bd2:	2320      	movs	r3, #32
 8001bd4:	e003      	b.n	8001bde <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8001bd6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001bd8:	fab3 f383 	clz	r3, r3
 8001bdc:	b2db      	uxtb	r3, r3
 8001bde:	3301      	adds	r3, #1
 8001be0:	f003 031f 	and.w	r3, r3, #31
 8001be4:	2101      	movs	r1, #1
 8001be6:	fa01 f303 	lsl.w	r3, r1, r3
 8001bea:	ea42 0103 	orr.w	r1, r2, r3
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d10a      	bne.n	8001c10 <HAL_ADC_ConfigChannel+0x564>
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	0e9b      	lsrs	r3, r3, #26
 8001c00:	3301      	adds	r3, #1
 8001c02:	f003 021f 	and.w	r2, r3, #31
 8001c06:	4613      	mov	r3, r2
 8001c08:	005b      	lsls	r3, r3, #1
 8001c0a:	4413      	add	r3, r2
 8001c0c:	051b      	lsls	r3, r3, #20
 8001c0e:	e018      	b.n	8001c42 <HAL_ADC_ConfigChannel+0x596>
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c18:	fa93 f3a3 	rbit	r3, r3
 8001c1c:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8001c1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c20:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8001c22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d101      	bne.n	8001c2c <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8001c28:	2320      	movs	r3, #32
 8001c2a:	e003      	b.n	8001c34 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8001c2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001c2e:	fab3 f383 	clz	r3, r3
 8001c32:	b2db      	uxtb	r3, r3
 8001c34:	3301      	adds	r3, #1
 8001c36:	f003 021f 	and.w	r2, r3, #31
 8001c3a:	4613      	mov	r3, r2
 8001c3c:	005b      	lsls	r3, r3, #1
 8001c3e:	4413      	add	r3, r2
 8001c40:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001c42:	430b      	orrs	r3, r1
 8001c44:	e081      	b.n	8001d4a <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001c46:	683b      	ldr	r3, [r7, #0]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d107      	bne.n	8001c62 <HAL_ADC_ConfigChannel+0x5b6>
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	0e9b      	lsrs	r3, r3, #26
 8001c58:	3301      	adds	r3, #1
 8001c5a:	069b      	lsls	r3, r3, #26
 8001c5c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001c60:	e015      	b.n	8001c8e <HAL_ADC_ConfigChannel+0x5e2>
 8001c62:	683b      	ldr	r3, [r7, #0]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c6a:	fa93 f3a3 	rbit	r3, r3
 8001c6e:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8001c70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c72:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8001c74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d101      	bne.n	8001c7e <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 8001c7a:	2320      	movs	r3, #32
 8001c7c:	e003      	b.n	8001c86 <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 8001c7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c80:	fab3 f383 	clz	r3, r3
 8001c84:	b2db      	uxtb	r3, r3
 8001c86:	3301      	adds	r3, #1
 8001c88:	069b      	lsls	r3, r3, #26
 8001c8a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d109      	bne.n	8001cae <HAL_ADC_ConfigChannel+0x602>
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	0e9b      	lsrs	r3, r3, #26
 8001ca0:	3301      	adds	r3, #1
 8001ca2:	f003 031f 	and.w	r3, r3, #31
 8001ca6:	2101      	movs	r1, #1
 8001ca8:	fa01 f303 	lsl.w	r3, r1, r3
 8001cac:	e017      	b.n	8001cde <HAL_ADC_ConfigChannel+0x632>
 8001cae:	683b      	ldr	r3, [r7, #0]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cb4:	69fb      	ldr	r3, [r7, #28]
 8001cb6:	fa93 f3a3 	rbit	r3, r3
 8001cba:	61bb      	str	r3, [r7, #24]
  return result;
 8001cbc:	69bb      	ldr	r3, [r7, #24]
 8001cbe:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8001cc0:	6a3b      	ldr	r3, [r7, #32]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d101      	bne.n	8001cca <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 8001cc6:	2320      	movs	r3, #32
 8001cc8:	e003      	b.n	8001cd2 <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 8001cca:	6a3b      	ldr	r3, [r7, #32]
 8001ccc:	fab3 f383 	clz	r3, r3
 8001cd0:	b2db      	uxtb	r3, r3
 8001cd2:	3301      	adds	r3, #1
 8001cd4:	f003 031f 	and.w	r3, r3, #31
 8001cd8:	2101      	movs	r1, #1
 8001cda:	fa01 f303 	lsl.w	r3, r1, r3
 8001cde:	ea42 0103 	orr.w	r1, r2, r3
 8001ce2:	683b      	ldr	r3, [r7, #0]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d10d      	bne.n	8001d0a <HAL_ADC_ConfigChannel+0x65e>
 8001cee:	683b      	ldr	r3, [r7, #0]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	0e9b      	lsrs	r3, r3, #26
 8001cf4:	3301      	adds	r3, #1
 8001cf6:	f003 021f 	and.w	r2, r3, #31
 8001cfa:	4613      	mov	r3, r2
 8001cfc:	005b      	lsls	r3, r3, #1
 8001cfe:	4413      	add	r3, r2
 8001d00:	3b1e      	subs	r3, #30
 8001d02:	051b      	lsls	r3, r3, #20
 8001d04:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001d08:	e01e      	b.n	8001d48 <HAL_ADC_ConfigChannel+0x69c>
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d10:	693b      	ldr	r3, [r7, #16]
 8001d12:	fa93 f3a3 	rbit	r3, r3
 8001d16:	60fb      	str	r3, [r7, #12]
  return result;
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8001d1c:	697b      	ldr	r3, [r7, #20]
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d104      	bne.n	8001d2c <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 8001d22:	2320      	movs	r3, #32
 8001d24:	e006      	b.n	8001d34 <HAL_ADC_ConfigChannel+0x688>
 8001d26:	bf00      	nop
 8001d28:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8001d2c:	697b      	ldr	r3, [r7, #20]
 8001d2e:	fab3 f383 	clz	r3, r3
 8001d32:	b2db      	uxtb	r3, r3
 8001d34:	3301      	adds	r3, #1
 8001d36:	f003 021f 	and.w	r2, r3, #31
 8001d3a:	4613      	mov	r3, r2
 8001d3c:	005b      	lsls	r3, r3, #1
 8001d3e:	4413      	add	r3, r2
 8001d40:	3b1e      	subs	r3, #30
 8001d42:	051b      	lsls	r3, r3, #20
 8001d44:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001d48:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8001d4a:	683a      	ldr	r2, [r7, #0]
 8001d4c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001d4e:	4619      	mov	r1, r3
 8001d50:	f7ff f9dc 	bl	800110c <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	681a      	ldr	r2, [r3, #0]
 8001d58:	4b3d      	ldr	r3, [pc, #244]	@ (8001e50 <HAL_ADC_ConfigChannel+0x7a4>)
 8001d5a:	4013      	ands	r3, r2
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d06c      	beq.n	8001e3a <HAL_ADC_ConfigChannel+0x78e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001d60:	483c      	ldr	r0, [pc, #240]	@ (8001e54 <HAL_ADC_ConfigChannel+0x7a8>)
 8001d62:	f7ff f931 	bl	8000fc8 <LL_ADC_GetCommonPathInternalCh>
 8001d66:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	4a3a      	ldr	r2, [pc, #232]	@ (8001e58 <HAL_ADC_ConfigChannel+0x7ac>)
 8001d70:	4293      	cmp	r3, r2
 8001d72:	d127      	bne.n	8001dc4 <HAL_ADC_ConfigChannel+0x718>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001d74:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001d78:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d121      	bne.n	8001dc4 <HAL_ADC_ConfigChannel+0x718>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	4a35      	ldr	r2, [pc, #212]	@ (8001e5c <HAL_ADC_ConfigChannel+0x7b0>)
 8001d86:	4293      	cmp	r3, r2
 8001d88:	d157      	bne.n	8001e3a <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001d8a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001d8e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001d92:	4619      	mov	r1, r3
 8001d94:	482f      	ldr	r0, [pc, #188]	@ (8001e54 <HAL_ADC_ConfigChannel+0x7a8>)
 8001d96:	f7ff f904 	bl	8000fa2 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001d9a:	4b31      	ldr	r3, [pc, #196]	@ (8001e60 <HAL_ADC_ConfigChannel+0x7b4>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	099b      	lsrs	r3, r3, #6
 8001da0:	4a30      	ldr	r2, [pc, #192]	@ (8001e64 <HAL_ADC_ConfigChannel+0x7b8>)
 8001da2:	fba2 2303 	umull	r2, r3, r2, r3
 8001da6:	099b      	lsrs	r3, r3, #6
 8001da8:	1c5a      	adds	r2, r3, #1
 8001daa:	4613      	mov	r3, r2
 8001dac:	005b      	lsls	r3, r3, #1
 8001dae:	4413      	add	r3, r2
 8001db0:	009b      	lsls	r3, r3, #2
 8001db2:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8001db4:	e002      	b.n	8001dbc <HAL_ADC_ConfigChannel+0x710>
          {
            wait_loop_index--;
 8001db6:	68bb      	ldr	r3, [r7, #8]
 8001db8:	3b01      	subs	r3, #1
 8001dba:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8001dbc:	68bb      	ldr	r3, [r7, #8]
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d1f9      	bne.n	8001db6 <HAL_ADC_ConfigChannel+0x70a>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001dc2:	e03a      	b.n	8001e3a <HAL_ADC_ConfigChannel+0x78e>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	4a27      	ldr	r2, [pc, #156]	@ (8001e68 <HAL_ADC_ConfigChannel+0x7bc>)
 8001dca:	4293      	cmp	r3, r2
 8001dcc:	d113      	bne.n	8001df6 <HAL_ADC_ConfigChannel+0x74a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001dce:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001dd2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d10d      	bne.n	8001df6 <HAL_ADC_ConfigChannel+0x74a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	4a1f      	ldr	r2, [pc, #124]	@ (8001e5c <HAL_ADC_ConfigChannel+0x7b0>)
 8001de0:	4293      	cmp	r3, r2
 8001de2:	d12a      	bne.n	8001e3a <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001de4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001de8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001dec:	4619      	mov	r1, r3
 8001dee:	4819      	ldr	r0, [pc, #100]	@ (8001e54 <HAL_ADC_ConfigChannel+0x7a8>)
 8001df0:	f7ff f8d7 	bl	8000fa2 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001df4:	e021      	b.n	8001e3a <HAL_ADC_ConfigChannel+0x78e>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	4a1c      	ldr	r2, [pc, #112]	@ (8001e6c <HAL_ADC_ConfigChannel+0x7c0>)
 8001dfc:	4293      	cmp	r3, r2
 8001dfe:	d11c      	bne.n	8001e3a <HAL_ADC_ConfigChannel+0x78e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001e00:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001e04:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d116      	bne.n	8001e3a <HAL_ADC_ConfigChannel+0x78e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4a12      	ldr	r2, [pc, #72]	@ (8001e5c <HAL_ADC_ConfigChannel+0x7b0>)
 8001e12:	4293      	cmp	r3, r2
 8001e14:	d111      	bne.n	8001e3a <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001e16:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001e1a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001e1e:	4619      	mov	r1, r3
 8001e20:	480c      	ldr	r0, [pc, #48]	@ (8001e54 <HAL_ADC_ConfigChannel+0x7a8>)
 8001e22:	f7ff f8be 	bl	8000fa2 <LL_ADC_SetCommonPathInternalCh>
 8001e26:	e008      	b.n	8001e3a <HAL_ADC_ConfigChannel+0x78e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e2c:	f043 0220 	orr.w	r2, r3, #32
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8001e34:	2301      	movs	r3, #1
 8001e36:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8001e42:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8001e46:	4618      	mov	r0, r3
 8001e48:	37d8      	adds	r7, #216	@ 0xd8
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}
 8001e4e:	bf00      	nop
 8001e50:	80080000 	.word	0x80080000
 8001e54:	50040300 	.word	0x50040300
 8001e58:	c7520000 	.word	0xc7520000
 8001e5c:	50040000 	.word	0x50040000
 8001e60:	20000000 	.word	0x20000000
 8001e64:	053e2d63 	.word	0x053e2d63
 8001e68:	cb840000 	.word	0xcb840000
 8001e6c:	80000001 	.word	0x80000001

08001e70 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b084      	sub	sp, #16
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	4618      	mov	r0, r3
 8001e82:	f7ff f9f5 	bl	8001270 <LL_ADC_IsEnabled>
 8001e86:	4603      	mov	r3, r0
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d169      	bne.n	8001f60 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	689a      	ldr	r2, [r3, #8]
 8001e92:	4b36      	ldr	r3, [pc, #216]	@ (8001f6c <ADC_Enable+0xfc>)
 8001e94:	4013      	ands	r3, r2
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d00d      	beq.n	8001eb6 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e9e:	f043 0210 	orr.w	r2, r3, #16
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001eaa:	f043 0201 	orr.w	r2, r3, #1
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8001eb2:	2301      	movs	r3, #1
 8001eb4:	e055      	b.n	8001f62 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	4618      	mov	r0, r3
 8001ebc:	f7ff f9c4 	bl	8001248 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8001ec0:	482b      	ldr	r0, [pc, #172]	@ (8001f70 <ADC_Enable+0x100>)
 8001ec2:	f7ff f881 	bl	8000fc8 <LL_ADC_GetCommonPathInternalCh>
 8001ec6:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8001ec8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d013      	beq.n	8001ef8 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001ed0:	4b28      	ldr	r3, [pc, #160]	@ (8001f74 <ADC_Enable+0x104>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	099b      	lsrs	r3, r3, #6
 8001ed6:	4a28      	ldr	r2, [pc, #160]	@ (8001f78 <ADC_Enable+0x108>)
 8001ed8:	fba2 2303 	umull	r2, r3, r2, r3
 8001edc:	099b      	lsrs	r3, r3, #6
 8001ede:	1c5a      	adds	r2, r3, #1
 8001ee0:	4613      	mov	r3, r2
 8001ee2:	005b      	lsls	r3, r3, #1
 8001ee4:	4413      	add	r3, r2
 8001ee6:	009b      	lsls	r3, r3, #2
 8001ee8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001eea:	e002      	b.n	8001ef2 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8001eec:	68bb      	ldr	r3, [r7, #8]
 8001eee:	3b01      	subs	r3, #1
 8001ef0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001ef2:	68bb      	ldr	r3, [r7, #8]
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d1f9      	bne.n	8001eec <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8001ef8:	f7ff f834 	bl	8000f64 <HAL_GetTick>
 8001efc:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001efe:	e028      	b.n	8001f52 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4618      	mov	r0, r3
 8001f06:	f7ff f9b3 	bl	8001270 <LL_ADC_IsEnabled>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d104      	bne.n	8001f1a <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	4618      	mov	r0, r3
 8001f16:	f7ff f997 	bl	8001248 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001f1a:	f7ff f823 	bl	8000f64 <HAL_GetTick>
 8001f1e:	4602      	mov	r2, r0
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	1ad3      	subs	r3, r2, r3
 8001f24:	2b02      	cmp	r3, #2
 8001f26:	d914      	bls.n	8001f52 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f003 0301 	and.w	r3, r3, #1
 8001f32:	2b01      	cmp	r3, #1
 8001f34:	d00d      	beq.n	8001f52 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f3a:	f043 0210 	orr.w	r2, r3, #16
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f46:	f043 0201 	orr.w	r2, r3, #1
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8001f4e:	2301      	movs	r3, #1
 8001f50:	e007      	b.n	8001f62 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f003 0301 	and.w	r3, r3, #1
 8001f5c:	2b01      	cmp	r3, #1
 8001f5e:	d1cf      	bne.n	8001f00 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001f60:	2300      	movs	r3, #0
}
 8001f62:	4618      	mov	r0, r3
 8001f64:	3710      	adds	r7, #16
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}
 8001f6a:	bf00      	nop
 8001f6c:	8000003f 	.word	0x8000003f
 8001f70:	50040300 	.word	0x50040300
 8001f74:	20000000 	.word	0x20000000
 8001f78:	053e2d63 	.word	0x053e2d63

08001f7c <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b084      	sub	sp, #16
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f88:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f8e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d14b      	bne.n	800202e <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f9a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f003 0308 	and.w	r3, r3, #8
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d021      	beq.n	8001ff4 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	f7ff f86a 	bl	800108e <LL_ADC_REG_IsTriggerSourceSWStart>
 8001fba:	4603      	mov	r3, r0
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d032      	beq.n	8002026 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	68db      	ldr	r3, [r3, #12]
 8001fc6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d12b      	bne.n	8002026 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fd2:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	655a      	str	r2, [r3, #84]	@ 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fde:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d11f      	bne.n	8002026 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fea:	f043 0201 	orr.w	r2, r3, #1
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	655a      	str	r2, [r3, #84]	@ 0x54
 8001ff2:	e018      	b.n	8002026 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	68db      	ldr	r3, [r3, #12]
 8001ffa:	f003 0302 	and.w	r3, r3, #2
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d111      	bne.n	8002026 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002006:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	655a      	str	r2, [r3, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002012:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002016:	2b00      	cmp	r3, #0
 8002018:	d105      	bne.n	8002026 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800201e:	f043 0201 	orr.w	r2, r3, #1
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002026:	68f8      	ldr	r0, [r7, #12]
 8002028:	f7fe fcae 	bl	8000988 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800202c:	e00e      	b.n	800204c <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002032:	f003 0310 	and.w	r3, r3, #16
 8002036:	2b00      	cmp	r3, #0
 8002038:	d003      	beq.n	8002042 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800203a:	68f8      	ldr	r0, [r7, #12]
 800203c:	f7ff fb2c 	bl	8001698 <HAL_ADC_ErrorCallback>
}
 8002040:	e004      	b.n	800204c <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002046:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002048:	6878      	ldr	r0, [r7, #4]
 800204a:	4798      	blx	r3
}
 800204c:	bf00      	nop
 800204e:	3710      	adds	r7, #16
 8002050:	46bd      	mov	sp, r7
 8002052:	bd80      	pop	{r7, pc}

08002054 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b084      	sub	sp, #16
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002060:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002062:	68f8      	ldr	r0, [r7, #12]
 8002064:	f7fe fc68 	bl	8000938 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002068:	bf00      	nop
 800206a:	3710      	adds	r7, #16
 800206c:	46bd      	mov	sp, r7
 800206e:	bd80      	pop	{r7, pc}

08002070 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b084      	sub	sp, #16
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800207c:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002082:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800208e:	f043 0204 	orr.w	r2, r3, #4
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002096:	68f8      	ldr	r0, [r7, #12]
 8002098:	f7ff fafe 	bl	8001698 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800209c:	bf00      	nop
 800209e:	3710      	adds	r7, #16
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bd80      	pop	{r7, pc}

080020a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020a4:	b480      	push	{r7}
 80020a6:	b085      	sub	sp, #20
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	f003 0307 	and.w	r3, r3, #7
 80020b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020b4:	4b0c      	ldr	r3, [pc, #48]	@ (80020e8 <__NVIC_SetPriorityGrouping+0x44>)
 80020b6:	68db      	ldr	r3, [r3, #12]
 80020b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020ba:	68ba      	ldr	r2, [r7, #8]
 80020bc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80020c0:	4013      	ands	r3, r2
 80020c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020c8:	68bb      	ldr	r3, [r7, #8]
 80020ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020cc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80020d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80020d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020d6:	4a04      	ldr	r2, [pc, #16]	@ (80020e8 <__NVIC_SetPriorityGrouping+0x44>)
 80020d8:	68bb      	ldr	r3, [r7, #8]
 80020da:	60d3      	str	r3, [r2, #12]
}
 80020dc:	bf00      	nop
 80020de:	3714      	adds	r7, #20
 80020e0:	46bd      	mov	sp, r7
 80020e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e6:	4770      	bx	lr
 80020e8:	e000ed00 	.word	0xe000ed00

080020ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020ec:	b480      	push	{r7}
 80020ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020f0:	4b04      	ldr	r3, [pc, #16]	@ (8002104 <__NVIC_GetPriorityGrouping+0x18>)
 80020f2:	68db      	ldr	r3, [r3, #12]
 80020f4:	0a1b      	lsrs	r3, r3, #8
 80020f6:	f003 0307 	and.w	r3, r3, #7
}
 80020fa:	4618      	mov	r0, r3
 80020fc:	46bd      	mov	sp, r7
 80020fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002102:	4770      	bx	lr
 8002104:	e000ed00 	.word	0xe000ed00

08002108 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002108:	b480      	push	{r7}
 800210a:	b083      	sub	sp, #12
 800210c:	af00      	add	r7, sp, #0
 800210e:	4603      	mov	r3, r0
 8002110:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002112:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002116:	2b00      	cmp	r3, #0
 8002118:	db0b      	blt.n	8002132 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800211a:	79fb      	ldrb	r3, [r7, #7]
 800211c:	f003 021f 	and.w	r2, r3, #31
 8002120:	4907      	ldr	r1, [pc, #28]	@ (8002140 <__NVIC_EnableIRQ+0x38>)
 8002122:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002126:	095b      	lsrs	r3, r3, #5
 8002128:	2001      	movs	r0, #1
 800212a:	fa00 f202 	lsl.w	r2, r0, r2
 800212e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002132:	bf00      	nop
 8002134:	370c      	adds	r7, #12
 8002136:	46bd      	mov	sp, r7
 8002138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213c:	4770      	bx	lr
 800213e:	bf00      	nop
 8002140:	e000e100 	.word	0xe000e100

08002144 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002144:	b480      	push	{r7}
 8002146:	b083      	sub	sp, #12
 8002148:	af00      	add	r7, sp, #0
 800214a:	4603      	mov	r3, r0
 800214c:	6039      	str	r1, [r7, #0]
 800214e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002150:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002154:	2b00      	cmp	r3, #0
 8002156:	db0a      	blt.n	800216e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	b2da      	uxtb	r2, r3
 800215c:	490c      	ldr	r1, [pc, #48]	@ (8002190 <__NVIC_SetPriority+0x4c>)
 800215e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002162:	0112      	lsls	r2, r2, #4
 8002164:	b2d2      	uxtb	r2, r2
 8002166:	440b      	add	r3, r1
 8002168:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800216c:	e00a      	b.n	8002184 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	b2da      	uxtb	r2, r3
 8002172:	4908      	ldr	r1, [pc, #32]	@ (8002194 <__NVIC_SetPriority+0x50>)
 8002174:	79fb      	ldrb	r3, [r7, #7]
 8002176:	f003 030f 	and.w	r3, r3, #15
 800217a:	3b04      	subs	r3, #4
 800217c:	0112      	lsls	r2, r2, #4
 800217e:	b2d2      	uxtb	r2, r2
 8002180:	440b      	add	r3, r1
 8002182:	761a      	strb	r2, [r3, #24]
}
 8002184:	bf00      	nop
 8002186:	370c      	adds	r7, #12
 8002188:	46bd      	mov	sp, r7
 800218a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218e:	4770      	bx	lr
 8002190:	e000e100 	.word	0xe000e100
 8002194:	e000ed00 	.word	0xe000ed00

08002198 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002198:	b480      	push	{r7}
 800219a:	b089      	sub	sp, #36	@ 0x24
 800219c:	af00      	add	r7, sp, #0
 800219e:	60f8      	str	r0, [r7, #12]
 80021a0:	60b9      	str	r1, [r7, #8]
 80021a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	f003 0307 	and.w	r3, r3, #7
 80021aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021ac:	69fb      	ldr	r3, [r7, #28]
 80021ae:	f1c3 0307 	rsb	r3, r3, #7
 80021b2:	2b04      	cmp	r3, #4
 80021b4:	bf28      	it	cs
 80021b6:	2304      	movcs	r3, #4
 80021b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021ba:	69fb      	ldr	r3, [r7, #28]
 80021bc:	3304      	adds	r3, #4
 80021be:	2b06      	cmp	r3, #6
 80021c0:	d902      	bls.n	80021c8 <NVIC_EncodePriority+0x30>
 80021c2:	69fb      	ldr	r3, [r7, #28]
 80021c4:	3b03      	subs	r3, #3
 80021c6:	e000      	b.n	80021ca <NVIC_EncodePriority+0x32>
 80021c8:	2300      	movs	r3, #0
 80021ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021cc:	f04f 32ff 	mov.w	r2, #4294967295
 80021d0:	69bb      	ldr	r3, [r7, #24]
 80021d2:	fa02 f303 	lsl.w	r3, r2, r3
 80021d6:	43da      	mvns	r2, r3
 80021d8:	68bb      	ldr	r3, [r7, #8]
 80021da:	401a      	ands	r2, r3
 80021dc:	697b      	ldr	r3, [r7, #20]
 80021de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021e0:	f04f 31ff 	mov.w	r1, #4294967295
 80021e4:	697b      	ldr	r3, [r7, #20]
 80021e6:	fa01 f303 	lsl.w	r3, r1, r3
 80021ea:	43d9      	mvns	r1, r3
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021f0:	4313      	orrs	r3, r2
         );
}
 80021f2:	4618      	mov	r0, r3
 80021f4:	3724      	adds	r7, #36	@ 0x24
 80021f6:	46bd      	mov	sp, r7
 80021f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fc:	4770      	bx	lr
	...

08002200 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b082      	sub	sp, #8
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	3b01      	subs	r3, #1
 800220c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002210:	d301      	bcc.n	8002216 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002212:	2301      	movs	r3, #1
 8002214:	e00f      	b.n	8002236 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002216:	4a0a      	ldr	r2, [pc, #40]	@ (8002240 <SysTick_Config+0x40>)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	3b01      	subs	r3, #1
 800221c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800221e:	210f      	movs	r1, #15
 8002220:	f04f 30ff 	mov.w	r0, #4294967295
 8002224:	f7ff ff8e 	bl	8002144 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002228:	4b05      	ldr	r3, [pc, #20]	@ (8002240 <SysTick_Config+0x40>)
 800222a:	2200      	movs	r2, #0
 800222c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800222e:	4b04      	ldr	r3, [pc, #16]	@ (8002240 <SysTick_Config+0x40>)
 8002230:	2207      	movs	r2, #7
 8002232:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002234:	2300      	movs	r3, #0
}
 8002236:	4618      	mov	r0, r3
 8002238:	3708      	adds	r7, #8
 800223a:	46bd      	mov	sp, r7
 800223c:	bd80      	pop	{r7, pc}
 800223e:	bf00      	nop
 8002240:	e000e010 	.word	0xe000e010

08002244 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b082      	sub	sp, #8
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800224c:	6878      	ldr	r0, [r7, #4]
 800224e:	f7ff ff29 	bl	80020a4 <__NVIC_SetPriorityGrouping>
}
 8002252:	bf00      	nop
 8002254:	3708      	adds	r7, #8
 8002256:	46bd      	mov	sp, r7
 8002258:	bd80      	pop	{r7, pc}

0800225a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800225a:	b580      	push	{r7, lr}
 800225c:	b086      	sub	sp, #24
 800225e:	af00      	add	r7, sp, #0
 8002260:	4603      	mov	r3, r0
 8002262:	60b9      	str	r1, [r7, #8]
 8002264:	607a      	str	r2, [r7, #4]
 8002266:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002268:	2300      	movs	r3, #0
 800226a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800226c:	f7ff ff3e 	bl	80020ec <__NVIC_GetPriorityGrouping>
 8002270:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002272:	687a      	ldr	r2, [r7, #4]
 8002274:	68b9      	ldr	r1, [r7, #8]
 8002276:	6978      	ldr	r0, [r7, #20]
 8002278:	f7ff ff8e 	bl	8002198 <NVIC_EncodePriority>
 800227c:	4602      	mov	r2, r0
 800227e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002282:	4611      	mov	r1, r2
 8002284:	4618      	mov	r0, r3
 8002286:	f7ff ff5d 	bl	8002144 <__NVIC_SetPriority>
}
 800228a:	bf00      	nop
 800228c:	3718      	adds	r7, #24
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}

08002292 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002292:	b580      	push	{r7, lr}
 8002294:	b082      	sub	sp, #8
 8002296:	af00      	add	r7, sp, #0
 8002298:	4603      	mov	r3, r0
 800229a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800229c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022a0:	4618      	mov	r0, r3
 80022a2:	f7ff ff31 	bl	8002108 <__NVIC_EnableIRQ>
}
 80022a6:	bf00      	nop
 80022a8:	3708      	adds	r7, #8
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bd80      	pop	{r7, pc}

080022ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80022ae:	b580      	push	{r7, lr}
 80022b0:	b082      	sub	sp, #8
 80022b2:	af00      	add	r7, sp, #0
 80022b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80022b6:	6878      	ldr	r0, [r7, #4]
 80022b8:	f7ff ffa2 	bl	8002200 <SysTick_Config>
 80022bc:	4603      	mov	r3, r0
}
 80022be:	4618      	mov	r0, r3
 80022c0:	3708      	adds	r7, #8
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bd80      	pop	{r7, pc}
	...

080022c8 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80022c8:	b480      	push	{r7}
 80022ca:	b085      	sub	sp, #20
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d101      	bne.n	80022da <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80022d6:	2301      	movs	r3, #1
 80022d8:	e098      	b.n	800240c <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	461a      	mov	r2, r3
 80022e0:	4b4d      	ldr	r3, [pc, #308]	@ (8002418 <HAL_DMA_Init+0x150>)
 80022e2:	429a      	cmp	r2, r3
 80022e4:	d80f      	bhi.n	8002306 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	461a      	mov	r2, r3
 80022ec:	4b4b      	ldr	r3, [pc, #300]	@ (800241c <HAL_DMA_Init+0x154>)
 80022ee:	4413      	add	r3, r2
 80022f0:	4a4b      	ldr	r2, [pc, #300]	@ (8002420 <HAL_DMA_Init+0x158>)
 80022f2:	fba2 2303 	umull	r2, r3, r2, r3
 80022f6:	091b      	lsrs	r3, r3, #4
 80022f8:	009a      	lsls	r2, r3, #2
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	4a48      	ldr	r2, [pc, #288]	@ (8002424 <HAL_DMA_Init+0x15c>)
 8002302:	641a      	str	r2, [r3, #64]	@ 0x40
 8002304:	e00e      	b.n	8002324 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	461a      	mov	r2, r3
 800230c:	4b46      	ldr	r3, [pc, #280]	@ (8002428 <HAL_DMA_Init+0x160>)
 800230e:	4413      	add	r3, r2
 8002310:	4a43      	ldr	r2, [pc, #268]	@ (8002420 <HAL_DMA_Init+0x158>)
 8002312:	fba2 2303 	umull	r2, r3, r2, r3
 8002316:	091b      	lsrs	r3, r3, #4
 8002318:	009a      	lsls	r2, r3, #2
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	4a42      	ldr	r2, [pc, #264]	@ (800242c <HAL_DMA_Init+0x164>)
 8002322:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	2202      	movs	r2, #2
 8002328:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800233a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800233e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002348:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	691b      	ldr	r3, [r3, #16]
 800234e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002354:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	699b      	ldr	r3, [r3, #24]
 800235a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002360:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	6a1b      	ldr	r3, [r3, #32]
 8002366:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002368:	68fa      	ldr	r2, [r7, #12]
 800236a:	4313      	orrs	r3, r2
 800236c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	68fa      	ldr	r2, [r7, #12]
 8002374:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	689b      	ldr	r3, [r3, #8]
 800237a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800237e:	d039      	beq.n	80023f4 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002384:	4a27      	ldr	r2, [pc, #156]	@ (8002424 <HAL_DMA_Init+0x15c>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d11a      	bne.n	80023c0 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800238a:	4b29      	ldr	r3, [pc, #164]	@ (8002430 <HAL_DMA_Init+0x168>)
 800238c:	681a      	ldr	r2, [r3, #0]
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002392:	f003 031c 	and.w	r3, r3, #28
 8002396:	210f      	movs	r1, #15
 8002398:	fa01 f303 	lsl.w	r3, r1, r3
 800239c:	43db      	mvns	r3, r3
 800239e:	4924      	ldr	r1, [pc, #144]	@ (8002430 <HAL_DMA_Init+0x168>)
 80023a0:	4013      	ands	r3, r2
 80023a2:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80023a4:	4b22      	ldr	r3, [pc, #136]	@ (8002430 <HAL_DMA_Init+0x168>)
 80023a6:	681a      	ldr	r2, [r3, #0]
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6859      	ldr	r1, [r3, #4]
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023b0:	f003 031c 	and.w	r3, r3, #28
 80023b4:	fa01 f303 	lsl.w	r3, r1, r3
 80023b8:	491d      	ldr	r1, [pc, #116]	@ (8002430 <HAL_DMA_Init+0x168>)
 80023ba:	4313      	orrs	r3, r2
 80023bc:	600b      	str	r3, [r1, #0]
 80023be:	e019      	b.n	80023f4 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80023c0:	4b1c      	ldr	r3, [pc, #112]	@ (8002434 <HAL_DMA_Init+0x16c>)
 80023c2:	681a      	ldr	r2, [r3, #0]
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023c8:	f003 031c 	and.w	r3, r3, #28
 80023cc:	210f      	movs	r1, #15
 80023ce:	fa01 f303 	lsl.w	r3, r1, r3
 80023d2:	43db      	mvns	r3, r3
 80023d4:	4917      	ldr	r1, [pc, #92]	@ (8002434 <HAL_DMA_Init+0x16c>)
 80023d6:	4013      	ands	r3, r2
 80023d8:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80023da:	4b16      	ldr	r3, [pc, #88]	@ (8002434 <HAL_DMA_Init+0x16c>)
 80023dc:	681a      	ldr	r2, [r3, #0]
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	6859      	ldr	r1, [r3, #4]
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023e6:	f003 031c 	and.w	r3, r3, #28
 80023ea:	fa01 f303 	lsl.w	r3, r1, r3
 80023ee:	4911      	ldr	r1, [pc, #68]	@ (8002434 <HAL_DMA_Init+0x16c>)
 80023f0:	4313      	orrs	r3, r2
 80023f2:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2200      	movs	r2, #0
 80023f8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2201      	movs	r2, #1
 80023fe:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	2200      	movs	r2, #0
 8002406:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800240a:	2300      	movs	r3, #0
}
 800240c:	4618      	mov	r0, r3
 800240e:	3714      	adds	r7, #20
 8002410:	46bd      	mov	sp, r7
 8002412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002416:	4770      	bx	lr
 8002418:	40020407 	.word	0x40020407
 800241c:	bffdfff8 	.word	0xbffdfff8
 8002420:	cccccccd 	.word	0xcccccccd
 8002424:	40020000 	.word	0x40020000
 8002428:	bffdfbf8 	.word	0xbffdfbf8
 800242c:	40020400 	.word	0x40020400
 8002430:	400200a8 	.word	0x400200a8
 8002434:	400204a8 	.word	0x400204a8

08002438 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b086      	sub	sp, #24
 800243c:	af00      	add	r7, sp, #0
 800243e:	60f8      	str	r0, [r7, #12]
 8002440:	60b9      	str	r1, [r7, #8]
 8002442:	607a      	str	r2, [r7, #4]
 8002444:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002446:	2300      	movs	r3, #0
 8002448:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002450:	2b01      	cmp	r3, #1
 8002452:	d101      	bne.n	8002458 <HAL_DMA_Start_IT+0x20>
 8002454:	2302      	movs	r3, #2
 8002456:	e04b      	b.n	80024f0 <HAL_DMA_Start_IT+0xb8>
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	2201      	movs	r2, #1
 800245c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002466:	b2db      	uxtb	r3, r3
 8002468:	2b01      	cmp	r3, #1
 800246a:	d13a      	bne.n	80024e2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	2202      	movs	r2, #2
 8002470:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	2200      	movs	r2, #0
 8002478:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	681a      	ldr	r2, [r3, #0]
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f022 0201 	bic.w	r2, r2, #1
 8002488:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	687a      	ldr	r2, [r7, #4]
 800248e:	68b9      	ldr	r1, [r7, #8]
 8002490:	68f8      	ldr	r0, [r7, #12]
 8002492:	f000 f8e0 	bl	8002656 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800249a:	2b00      	cmp	r3, #0
 800249c:	d008      	beq.n	80024b0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	681a      	ldr	r2, [r3, #0]
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f042 020e 	orr.w	r2, r2, #14
 80024ac:	601a      	str	r2, [r3, #0]
 80024ae:	e00f      	b.n	80024d0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	681a      	ldr	r2, [r3, #0]
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f022 0204 	bic.w	r2, r2, #4
 80024be:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	681a      	ldr	r2, [r3, #0]
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f042 020a 	orr.w	r2, r2, #10
 80024ce:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	681a      	ldr	r2, [r3, #0]
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f042 0201 	orr.w	r2, r2, #1
 80024de:	601a      	str	r2, [r3, #0]
 80024e0:	e005      	b.n	80024ee <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	2200      	movs	r2, #0
 80024e6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80024ea:	2302      	movs	r3, #2
 80024ec:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80024ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80024f0:	4618      	mov	r0, r3
 80024f2:	3718      	adds	r7, #24
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bd80      	pop	{r7, pc}

080024f8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b084      	sub	sp, #16
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002514:	f003 031c 	and.w	r3, r3, #28
 8002518:	2204      	movs	r2, #4
 800251a:	409a      	lsls	r2, r3
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	4013      	ands	r3, r2
 8002520:	2b00      	cmp	r3, #0
 8002522:	d026      	beq.n	8002572 <HAL_DMA_IRQHandler+0x7a>
 8002524:	68bb      	ldr	r3, [r7, #8]
 8002526:	f003 0304 	and.w	r3, r3, #4
 800252a:	2b00      	cmp	r3, #0
 800252c:	d021      	beq.n	8002572 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f003 0320 	and.w	r3, r3, #32
 8002538:	2b00      	cmp	r3, #0
 800253a:	d107      	bne.n	800254c <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	681a      	ldr	r2, [r3, #0]
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f022 0204 	bic.w	r2, r2, #4
 800254a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002550:	f003 021c 	and.w	r2, r3, #28
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002558:	2104      	movs	r1, #4
 800255a:	fa01 f202 	lsl.w	r2, r1, r2
 800255e:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002564:	2b00      	cmp	r3, #0
 8002566:	d071      	beq.n	800264c <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800256c:	6878      	ldr	r0, [r7, #4]
 800256e:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002570:	e06c      	b.n	800264c <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002576:	f003 031c 	and.w	r3, r3, #28
 800257a:	2202      	movs	r2, #2
 800257c:	409a      	lsls	r2, r3
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	4013      	ands	r3, r2
 8002582:	2b00      	cmp	r3, #0
 8002584:	d02e      	beq.n	80025e4 <HAL_DMA_IRQHandler+0xec>
 8002586:	68bb      	ldr	r3, [r7, #8]
 8002588:	f003 0302 	and.w	r3, r3, #2
 800258c:	2b00      	cmp	r3, #0
 800258e:	d029      	beq.n	80025e4 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f003 0320 	and.w	r3, r3, #32
 800259a:	2b00      	cmp	r3, #0
 800259c:	d10b      	bne.n	80025b6 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	681a      	ldr	r2, [r3, #0]
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f022 020a 	bic.w	r2, r2, #10
 80025ac:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	2201      	movs	r2, #1
 80025b2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025ba:	f003 021c 	and.w	r2, r3, #28
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025c2:	2102      	movs	r1, #2
 80025c4:	fa01 f202 	lsl.w	r2, r1, r2
 80025c8:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	2200      	movs	r2, #0
 80025ce:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d038      	beq.n	800264c <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025de:	6878      	ldr	r0, [r7, #4]
 80025e0:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80025e2:	e033      	b.n	800264c <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025e8:	f003 031c 	and.w	r3, r3, #28
 80025ec:	2208      	movs	r2, #8
 80025ee:	409a      	lsls	r2, r3
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	4013      	ands	r3, r2
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d02a      	beq.n	800264e <HAL_DMA_IRQHandler+0x156>
 80025f8:	68bb      	ldr	r3, [r7, #8]
 80025fa:	f003 0308 	and.w	r3, r3, #8
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d025      	beq.n	800264e <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	681a      	ldr	r2, [r3, #0]
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f022 020e 	bic.w	r2, r2, #14
 8002610:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002616:	f003 021c 	and.w	r2, r3, #28
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800261e:	2101      	movs	r1, #1
 8002620:	fa01 f202 	lsl.w	r2, r1, r2
 8002624:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	2201      	movs	r2, #1
 800262a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2201      	movs	r2, #1
 8002630:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2200      	movs	r2, #0
 8002638:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002640:	2b00      	cmp	r3, #0
 8002642:	d004      	beq.n	800264e <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002648:	6878      	ldr	r0, [r7, #4]
 800264a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800264c:	bf00      	nop
 800264e:	bf00      	nop
}
 8002650:	3710      	adds	r7, #16
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}

08002656 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002656:	b480      	push	{r7}
 8002658:	b085      	sub	sp, #20
 800265a:	af00      	add	r7, sp, #0
 800265c:	60f8      	str	r0, [r7, #12]
 800265e:	60b9      	str	r1, [r7, #8]
 8002660:	607a      	str	r2, [r7, #4]
 8002662:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002668:	f003 021c 	and.w	r2, r3, #28
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002670:	2101      	movs	r1, #1
 8002672:	fa01 f202 	lsl.w	r2, r1, r2
 8002676:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	683a      	ldr	r2, [r7, #0]
 800267e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	689b      	ldr	r3, [r3, #8]
 8002684:	2b10      	cmp	r3, #16
 8002686:	d108      	bne.n	800269a <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	687a      	ldr	r2, [r7, #4]
 800268e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	68ba      	ldr	r2, [r7, #8]
 8002696:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002698:	e007      	b.n	80026aa <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	68ba      	ldr	r2, [r7, #8]
 80026a0:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	687a      	ldr	r2, [r7, #4]
 80026a8:	60da      	str	r2, [r3, #12]
}
 80026aa:	bf00      	nop
 80026ac:	3714      	adds	r7, #20
 80026ae:	46bd      	mov	sp, r7
 80026b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b4:	4770      	bx	lr
	...

080026b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80026b8:	b480      	push	{r7}
 80026ba:	b087      	sub	sp, #28
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
 80026c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80026c2:	2300      	movs	r3, #0
 80026c4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80026c6:	e148      	b.n	800295a <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	681a      	ldr	r2, [r3, #0]
 80026cc:	2101      	movs	r1, #1
 80026ce:	697b      	ldr	r3, [r7, #20]
 80026d0:	fa01 f303 	lsl.w	r3, r1, r3
 80026d4:	4013      	ands	r3, r2
 80026d6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	f000 813a 	beq.w	8002954 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	f003 0303 	and.w	r3, r3, #3
 80026e8:	2b01      	cmp	r3, #1
 80026ea:	d005      	beq.n	80026f8 <HAL_GPIO_Init+0x40>
 80026ec:	683b      	ldr	r3, [r7, #0]
 80026ee:	685b      	ldr	r3, [r3, #4]
 80026f0:	f003 0303 	and.w	r3, r3, #3
 80026f4:	2b02      	cmp	r3, #2
 80026f6:	d130      	bne.n	800275a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	689b      	ldr	r3, [r3, #8]
 80026fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80026fe:	697b      	ldr	r3, [r7, #20]
 8002700:	005b      	lsls	r3, r3, #1
 8002702:	2203      	movs	r2, #3
 8002704:	fa02 f303 	lsl.w	r3, r2, r3
 8002708:	43db      	mvns	r3, r3
 800270a:	693a      	ldr	r2, [r7, #16]
 800270c:	4013      	ands	r3, r2
 800270e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	68da      	ldr	r2, [r3, #12]
 8002714:	697b      	ldr	r3, [r7, #20]
 8002716:	005b      	lsls	r3, r3, #1
 8002718:	fa02 f303 	lsl.w	r3, r2, r3
 800271c:	693a      	ldr	r2, [r7, #16]
 800271e:	4313      	orrs	r3, r2
 8002720:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	693a      	ldr	r2, [r7, #16]
 8002726:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	685b      	ldr	r3, [r3, #4]
 800272c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800272e:	2201      	movs	r2, #1
 8002730:	697b      	ldr	r3, [r7, #20]
 8002732:	fa02 f303 	lsl.w	r3, r2, r3
 8002736:	43db      	mvns	r3, r3
 8002738:	693a      	ldr	r2, [r7, #16]
 800273a:	4013      	ands	r3, r2
 800273c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	685b      	ldr	r3, [r3, #4]
 8002742:	091b      	lsrs	r3, r3, #4
 8002744:	f003 0201 	and.w	r2, r3, #1
 8002748:	697b      	ldr	r3, [r7, #20]
 800274a:	fa02 f303 	lsl.w	r3, r2, r3
 800274e:	693a      	ldr	r2, [r7, #16]
 8002750:	4313      	orrs	r3, r2
 8002752:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	693a      	ldr	r2, [r7, #16]
 8002758:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	685b      	ldr	r3, [r3, #4]
 800275e:	f003 0303 	and.w	r3, r3, #3
 8002762:	2b03      	cmp	r3, #3
 8002764:	d017      	beq.n	8002796 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	68db      	ldr	r3, [r3, #12]
 800276a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800276c:	697b      	ldr	r3, [r7, #20]
 800276e:	005b      	lsls	r3, r3, #1
 8002770:	2203      	movs	r2, #3
 8002772:	fa02 f303 	lsl.w	r3, r2, r3
 8002776:	43db      	mvns	r3, r3
 8002778:	693a      	ldr	r2, [r7, #16]
 800277a:	4013      	ands	r3, r2
 800277c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	689a      	ldr	r2, [r3, #8]
 8002782:	697b      	ldr	r3, [r7, #20]
 8002784:	005b      	lsls	r3, r3, #1
 8002786:	fa02 f303 	lsl.w	r3, r2, r3
 800278a:	693a      	ldr	r2, [r7, #16]
 800278c:	4313      	orrs	r3, r2
 800278e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	693a      	ldr	r2, [r7, #16]
 8002794:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	685b      	ldr	r3, [r3, #4]
 800279a:	f003 0303 	and.w	r3, r3, #3
 800279e:	2b02      	cmp	r3, #2
 80027a0:	d123      	bne.n	80027ea <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80027a2:	697b      	ldr	r3, [r7, #20]
 80027a4:	08da      	lsrs	r2, r3, #3
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	3208      	adds	r2, #8
 80027aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80027ae:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80027b0:	697b      	ldr	r3, [r7, #20]
 80027b2:	f003 0307 	and.w	r3, r3, #7
 80027b6:	009b      	lsls	r3, r3, #2
 80027b8:	220f      	movs	r2, #15
 80027ba:	fa02 f303 	lsl.w	r3, r2, r3
 80027be:	43db      	mvns	r3, r3
 80027c0:	693a      	ldr	r2, [r7, #16]
 80027c2:	4013      	ands	r3, r2
 80027c4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	691a      	ldr	r2, [r3, #16]
 80027ca:	697b      	ldr	r3, [r7, #20]
 80027cc:	f003 0307 	and.w	r3, r3, #7
 80027d0:	009b      	lsls	r3, r3, #2
 80027d2:	fa02 f303 	lsl.w	r3, r2, r3
 80027d6:	693a      	ldr	r2, [r7, #16]
 80027d8:	4313      	orrs	r3, r2
 80027da:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80027dc:	697b      	ldr	r3, [r7, #20]
 80027de:	08da      	lsrs	r2, r3, #3
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	3208      	adds	r2, #8
 80027e4:	6939      	ldr	r1, [r7, #16]
 80027e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80027f0:	697b      	ldr	r3, [r7, #20]
 80027f2:	005b      	lsls	r3, r3, #1
 80027f4:	2203      	movs	r2, #3
 80027f6:	fa02 f303 	lsl.w	r3, r2, r3
 80027fa:	43db      	mvns	r3, r3
 80027fc:	693a      	ldr	r2, [r7, #16]
 80027fe:	4013      	ands	r3, r2
 8002800:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002802:	683b      	ldr	r3, [r7, #0]
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	f003 0203 	and.w	r2, r3, #3
 800280a:	697b      	ldr	r3, [r7, #20]
 800280c:	005b      	lsls	r3, r3, #1
 800280e:	fa02 f303 	lsl.w	r3, r2, r3
 8002812:	693a      	ldr	r2, [r7, #16]
 8002814:	4313      	orrs	r3, r2
 8002816:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	693a      	ldr	r2, [r7, #16]
 800281c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	685b      	ldr	r3, [r3, #4]
 8002822:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002826:	2b00      	cmp	r3, #0
 8002828:	f000 8094 	beq.w	8002954 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800282c:	4b52      	ldr	r3, [pc, #328]	@ (8002978 <HAL_GPIO_Init+0x2c0>)
 800282e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002830:	4a51      	ldr	r2, [pc, #324]	@ (8002978 <HAL_GPIO_Init+0x2c0>)
 8002832:	f043 0301 	orr.w	r3, r3, #1
 8002836:	6613      	str	r3, [r2, #96]	@ 0x60
 8002838:	4b4f      	ldr	r3, [pc, #316]	@ (8002978 <HAL_GPIO_Init+0x2c0>)
 800283a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800283c:	f003 0301 	and.w	r3, r3, #1
 8002840:	60bb      	str	r3, [r7, #8]
 8002842:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002844:	4a4d      	ldr	r2, [pc, #308]	@ (800297c <HAL_GPIO_Init+0x2c4>)
 8002846:	697b      	ldr	r3, [r7, #20]
 8002848:	089b      	lsrs	r3, r3, #2
 800284a:	3302      	adds	r3, #2
 800284c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002850:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002852:	697b      	ldr	r3, [r7, #20]
 8002854:	f003 0303 	and.w	r3, r3, #3
 8002858:	009b      	lsls	r3, r3, #2
 800285a:	220f      	movs	r2, #15
 800285c:	fa02 f303 	lsl.w	r3, r2, r3
 8002860:	43db      	mvns	r3, r3
 8002862:	693a      	ldr	r2, [r7, #16]
 8002864:	4013      	ands	r3, r2
 8002866:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800286e:	d00d      	beq.n	800288c <HAL_GPIO_Init+0x1d4>
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	4a43      	ldr	r2, [pc, #268]	@ (8002980 <HAL_GPIO_Init+0x2c8>)
 8002874:	4293      	cmp	r3, r2
 8002876:	d007      	beq.n	8002888 <HAL_GPIO_Init+0x1d0>
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	4a42      	ldr	r2, [pc, #264]	@ (8002984 <HAL_GPIO_Init+0x2cc>)
 800287c:	4293      	cmp	r3, r2
 800287e:	d101      	bne.n	8002884 <HAL_GPIO_Init+0x1cc>
 8002880:	2302      	movs	r3, #2
 8002882:	e004      	b.n	800288e <HAL_GPIO_Init+0x1d6>
 8002884:	2307      	movs	r3, #7
 8002886:	e002      	b.n	800288e <HAL_GPIO_Init+0x1d6>
 8002888:	2301      	movs	r3, #1
 800288a:	e000      	b.n	800288e <HAL_GPIO_Init+0x1d6>
 800288c:	2300      	movs	r3, #0
 800288e:	697a      	ldr	r2, [r7, #20]
 8002890:	f002 0203 	and.w	r2, r2, #3
 8002894:	0092      	lsls	r2, r2, #2
 8002896:	4093      	lsls	r3, r2
 8002898:	693a      	ldr	r2, [r7, #16]
 800289a:	4313      	orrs	r3, r2
 800289c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800289e:	4937      	ldr	r1, [pc, #220]	@ (800297c <HAL_GPIO_Init+0x2c4>)
 80028a0:	697b      	ldr	r3, [r7, #20]
 80028a2:	089b      	lsrs	r3, r3, #2
 80028a4:	3302      	adds	r3, #2
 80028a6:	693a      	ldr	r2, [r7, #16]
 80028a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80028ac:	4b36      	ldr	r3, [pc, #216]	@ (8002988 <HAL_GPIO_Init+0x2d0>)
 80028ae:	689b      	ldr	r3, [r3, #8]
 80028b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	43db      	mvns	r3, r3
 80028b6:	693a      	ldr	r2, [r7, #16]
 80028b8:	4013      	ands	r3, r2
 80028ba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	685b      	ldr	r3, [r3, #4]
 80028c0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d003      	beq.n	80028d0 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 80028c8:	693a      	ldr	r2, [r7, #16]
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	4313      	orrs	r3, r2
 80028ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80028d0:	4a2d      	ldr	r2, [pc, #180]	@ (8002988 <HAL_GPIO_Init+0x2d0>)
 80028d2:	693b      	ldr	r3, [r7, #16]
 80028d4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80028d6:	4b2c      	ldr	r3, [pc, #176]	@ (8002988 <HAL_GPIO_Init+0x2d0>)
 80028d8:	68db      	ldr	r3, [r3, #12]
 80028da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	43db      	mvns	r3, r3
 80028e0:	693a      	ldr	r2, [r7, #16]
 80028e2:	4013      	ands	r3, r2
 80028e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	685b      	ldr	r3, [r3, #4]
 80028ea:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d003      	beq.n	80028fa <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 80028f2:	693a      	ldr	r2, [r7, #16]
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	4313      	orrs	r3, r2
 80028f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80028fa:	4a23      	ldr	r2, [pc, #140]	@ (8002988 <HAL_GPIO_Init+0x2d0>)
 80028fc:	693b      	ldr	r3, [r7, #16]
 80028fe:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002900:	4b21      	ldr	r3, [pc, #132]	@ (8002988 <HAL_GPIO_Init+0x2d0>)
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	43db      	mvns	r3, r3
 800290a:	693a      	ldr	r2, [r7, #16]
 800290c:	4013      	ands	r3, r2
 800290e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	685b      	ldr	r3, [r3, #4]
 8002914:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002918:	2b00      	cmp	r3, #0
 800291a:	d003      	beq.n	8002924 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 800291c:	693a      	ldr	r2, [r7, #16]
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	4313      	orrs	r3, r2
 8002922:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002924:	4a18      	ldr	r2, [pc, #96]	@ (8002988 <HAL_GPIO_Init+0x2d0>)
 8002926:	693b      	ldr	r3, [r7, #16]
 8002928:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800292a:	4b17      	ldr	r3, [pc, #92]	@ (8002988 <HAL_GPIO_Init+0x2d0>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	43db      	mvns	r3, r3
 8002934:	693a      	ldr	r2, [r7, #16]
 8002936:	4013      	ands	r3, r2
 8002938:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	685b      	ldr	r3, [r3, #4]
 800293e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002942:	2b00      	cmp	r3, #0
 8002944:	d003      	beq.n	800294e <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8002946:	693a      	ldr	r2, [r7, #16]
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	4313      	orrs	r3, r2
 800294c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800294e:	4a0e      	ldr	r2, [pc, #56]	@ (8002988 <HAL_GPIO_Init+0x2d0>)
 8002950:	693b      	ldr	r3, [r7, #16]
 8002952:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002954:	697b      	ldr	r3, [r7, #20]
 8002956:	3301      	adds	r3, #1
 8002958:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	681a      	ldr	r2, [r3, #0]
 800295e:	697b      	ldr	r3, [r7, #20]
 8002960:	fa22 f303 	lsr.w	r3, r2, r3
 8002964:	2b00      	cmp	r3, #0
 8002966:	f47f aeaf 	bne.w	80026c8 <HAL_GPIO_Init+0x10>
  }
}
 800296a:	bf00      	nop
 800296c:	bf00      	nop
 800296e:	371c      	adds	r7, #28
 8002970:	46bd      	mov	sp, r7
 8002972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002976:	4770      	bx	lr
 8002978:	40021000 	.word	0x40021000
 800297c:	40010000 	.word	0x40010000
 8002980:	48000400 	.word	0x48000400
 8002984:	48000800 	.word	0x48000800
 8002988:	40010400 	.word	0x40010400

0800298c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800298c:	b480      	push	{r7}
 800298e:	b083      	sub	sp, #12
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
 8002994:	460b      	mov	r3, r1
 8002996:	807b      	strh	r3, [r7, #2]
 8002998:	4613      	mov	r3, r2
 800299a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800299c:	787b      	ldrb	r3, [r7, #1]
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d003      	beq.n	80029aa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80029a2:	887a      	ldrh	r2, [r7, #2]
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80029a8:	e002      	b.n	80029b0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80029aa:	887a      	ldrh	r2, [r7, #2]
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80029b0:	bf00      	nop
 80029b2:	370c      	adds	r7, #12
 80029b4:	46bd      	mov	sp, r7
 80029b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ba:	4770      	bx	lr

080029bc <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80029bc:	b480      	push	{r7}
 80029be:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80029c0:	4b05      	ldr	r3, [pc, #20]	@ (80029d8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	4a04      	ldr	r2, [pc, #16]	@ (80029d8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80029c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80029ca:	6013      	str	r3, [r2, #0]
}
 80029cc:	bf00      	nop
 80029ce:	46bd      	mov	sp, r7
 80029d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d4:	4770      	bx	lr
 80029d6:	bf00      	nop
 80029d8:	40007000 	.word	0x40007000

080029dc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80029dc:	b480      	push	{r7}
 80029de:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80029e0:	4b04      	ldr	r3, [pc, #16]	@ (80029f4 <HAL_PWREx_GetVoltageRange+0x18>)
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80029e8:	4618      	mov	r0, r3
 80029ea:	46bd      	mov	sp, r7
 80029ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f0:	4770      	bx	lr
 80029f2:	bf00      	nop
 80029f4:	40007000 	.word	0x40007000

080029f8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80029f8:	b480      	push	{r7}
 80029fa:	b085      	sub	sp, #20
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002a06:	d130      	bne.n	8002a6a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002a08:	4b23      	ldr	r3, [pc, #140]	@ (8002a98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002a10:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002a14:	d038      	beq.n	8002a88 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002a16:	4b20      	ldr	r3, [pc, #128]	@ (8002a98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002a1e:	4a1e      	ldr	r2, [pc, #120]	@ (8002a98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a20:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002a24:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002a26:	4b1d      	ldr	r3, [pc, #116]	@ (8002a9c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	2232      	movs	r2, #50	@ 0x32
 8002a2c:	fb02 f303 	mul.w	r3, r2, r3
 8002a30:	4a1b      	ldr	r2, [pc, #108]	@ (8002aa0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002a32:	fba2 2303 	umull	r2, r3, r2, r3
 8002a36:	0c9b      	lsrs	r3, r3, #18
 8002a38:	3301      	adds	r3, #1
 8002a3a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002a3c:	e002      	b.n	8002a44 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	3b01      	subs	r3, #1
 8002a42:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002a44:	4b14      	ldr	r3, [pc, #80]	@ (8002a98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a46:	695b      	ldr	r3, [r3, #20]
 8002a48:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a4c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a50:	d102      	bne.n	8002a58 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d1f2      	bne.n	8002a3e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002a58:	4b0f      	ldr	r3, [pc, #60]	@ (8002a98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a5a:	695b      	ldr	r3, [r3, #20]
 8002a5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a60:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a64:	d110      	bne.n	8002a88 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002a66:	2303      	movs	r3, #3
 8002a68:	e00f      	b.n	8002a8a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002a6a:	4b0b      	ldr	r3, [pc, #44]	@ (8002a98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002a72:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a76:	d007      	beq.n	8002a88 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002a78:	4b07      	ldr	r3, [pc, #28]	@ (8002a98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002a80:	4a05      	ldr	r2, [pc, #20]	@ (8002a98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a82:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002a86:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002a88:	2300      	movs	r3, #0
}
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	3714      	adds	r7, #20
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a94:	4770      	bx	lr
 8002a96:	bf00      	nop
 8002a98:	40007000 	.word	0x40007000
 8002a9c:	20000000 	.word	0x20000000
 8002aa0:	431bde83 	.word	0x431bde83

08002aa4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b088      	sub	sp, #32
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d102      	bne.n	8002ab8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	f000 bc02 	b.w	80032bc <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002ab8:	4b96      	ldr	r3, [pc, #600]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002aba:	689b      	ldr	r3, [r3, #8]
 8002abc:	f003 030c 	and.w	r3, r3, #12
 8002ac0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002ac2:	4b94      	ldr	r3, [pc, #592]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002ac4:	68db      	ldr	r3, [r3, #12]
 8002ac6:	f003 0303 	and.w	r3, r3, #3
 8002aca:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f003 0310 	and.w	r3, r3, #16
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	f000 80e4 	beq.w	8002ca2 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002ada:	69bb      	ldr	r3, [r7, #24]
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d007      	beq.n	8002af0 <HAL_RCC_OscConfig+0x4c>
 8002ae0:	69bb      	ldr	r3, [r7, #24]
 8002ae2:	2b0c      	cmp	r3, #12
 8002ae4:	f040 808b 	bne.w	8002bfe <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002ae8:	697b      	ldr	r3, [r7, #20]
 8002aea:	2b01      	cmp	r3, #1
 8002aec:	f040 8087 	bne.w	8002bfe <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002af0:	4b88      	ldr	r3, [pc, #544]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f003 0302 	and.w	r3, r3, #2
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d005      	beq.n	8002b08 <HAL_RCC_OscConfig+0x64>
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	699b      	ldr	r3, [r3, #24]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d101      	bne.n	8002b08 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002b04:	2301      	movs	r3, #1
 8002b06:	e3d9      	b.n	80032bc <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6a1a      	ldr	r2, [r3, #32]
 8002b0c:	4b81      	ldr	r3, [pc, #516]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f003 0308 	and.w	r3, r3, #8
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d004      	beq.n	8002b22 <HAL_RCC_OscConfig+0x7e>
 8002b18:	4b7e      	ldr	r3, [pc, #504]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002b20:	e005      	b.n	8002b2e <HAL_RCC_OscConfig+0x8a>
 8002b22:	4b7c      	ldr	r3, [pc, #496]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002b24:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b28:	091b      	lsrs	r3, r3, #4
 8002b2a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d223      	bcs.n	8002b7a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6a1b      	ldr	r3, [r3, #32]
 8002b36:	4618      	mov	r0, r3
 8002b38:	f000 fd8c 	bl	8003654 <RCC_SetFlashLatencyFromMSIRange>
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d001      	beq.n	8002b46 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8002b42:	2301      	movs	r3, #1
 8002b44:	e3ba      	b.n	80032bc <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002b46:	4b73      	ldr	r3, [pc, #460]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	4a72      	ldr	r2, [pc, #456]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002b4c:	f043 0308 	orr.w	r3, r3, #8
 8002b50:	6013      	str	r3, [r2, #0]
 8002b52:	4b70      	ldr	r3, [pc, #448]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6a1b      	ldr	r3, [r3, #32]
 8002b5e:	496d      	ldr	r1, [pc, #436]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002b60:	4313      	orrs	r3, r2
 8002b62:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002b64:	4b6b      	ldr	r3, [pc, #428]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	69db      	ldr	r3, [r3, #28]
 8002b70:	021b      	lsls	r3, r3, #8
 8002b72:	4968      	ldr	r1, [pc, #416]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002b74:	4313      	orrs	r3, r2
 8002b76:	604b      	str	r3, [r1, #4]
 8002b78:	e025      	b.n	8002bc6 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002b7a:	4b66      	ldr	r3, [pc, #408]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	4a65      	ldr	r2, [pc, #404]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002b80:	f043 0308 	orr.w	r3, r3, #8
 8002b84:	6013      	str	r3, [r2, #0]
 8002b86:	4b63      	ldr	r3, [pc, #396]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6a1b      	ldr	r3, [r3, #32]
 8002b92:	4960      	ldr	r1, [pc, #384]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002b94:	4313      	orrs	r3, r2
 8002b96:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002b98:	4b5e      	ldr	r3, [pc, #376]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002b9a:	685b      	ldr	r3, [r3, #4]
 8002b9c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	69db      	ldr	r3, [r3, #28]
 8002ba4:	021b      	lsls	r3, r3, #8
 8002ba6:	495b      	ldr	r1, [pc, #364]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002ba8:	4313      	orrs	r3, r2
 8002baa:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002bac:	69bb      	ldr	r3, [r7, #24]
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d109      	bne.n	8002bc6 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6a1b      	ldr	r3, [r3, #32]
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	f000 fd4c 	bl	8003654 <RCC_SetFlashLatencyFromMSIRange>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d001      	beq.n	8002bc6 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8002bc2:	2301      	movs	r3, #1
 8002bc4:	e37a      	b.n	80032bc <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002bc6:	f000 fc81 	bl	80034cc <HAL_RCC_GetSysClockFreq>
 8002bca:	4602      	mov	r2, r0
 8002bcc:	4b51      	ldr	r3, [pc, #324]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002bce:	689b      	ldr	r3, [r3, #8]
 8002bd0:	091b      	lsrs	r3, r3, #4
 8002bd2:	f003 030f 	and.w	r3, r3, #15
 8002bd6:	4950      	ldr	r1, [pc, #320]	@ (8002d18 <HAL_RCC_OscConfig+0x274>)
 8002bd8:	5ccb      	ldrb	r3, [r1, r3]
 8002bda:	f003 031f 	and.w	r3, r3, #31
 8002bde:	fa22 f303 	lsr.w	r3, r2, r3
 8002be2:	4a4e      	ldr	r2, [pc, #312]	@ (8002d1c <HAL_RCC_OscConfig+0x278>)
 8002be4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002be6:	4b4e      	ldr	r3, [pc, #312]	@ (8002d20 <HAL_RCC_OscConfig+0x27c>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	4618      	mov	r0, r3
 8002bec:	f7fe f96a 	bl	8000ec4 <HAL_InitTick>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002bf4:	7bfb      	ldrb	r3, [r7, #15]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d052      	beq.n	8002ca0 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8002bfa:	7bfb      	ldrb	r3, [r7, #15]
 8002bfc:	e35e      	b.n	80032bc <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	699b      	ldr	r3, [r3, #24]
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d032      	beq.n	8002c6c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002c06:	4b43      	ldr	r3, [pc, #268]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	4a42      	ldr	r2, [pc, #264]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002c0c:	f043 0301 	orr.w	r3, r3, #1
 8002c10:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002c12:	f7fe f9a7 	bl	8000f64 <HAL_GetTick>
 8002c16:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002c18:	e008      	b.n	8002c2c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002c1a:	f7fe f9a3 	bl	8000f64 <HAL_GetTick>
 8002c1e:	4602      	mov	r2, r0
 8002c20:	693b      	ldr	r3, [r7, #16]
 8002c22:	1ad3      	subs	r3, r2, r3
 8002c24:	2b02      	cmp	r3, #2
 8002c26:	d901      	bls.n	8002c2c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002c28:	2303      	movs	r3, #3
 8002c2a:	e347      	b.n	80032bc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002c2c:	4b39      	ldr	r3, [pc, #228]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f003 0302 	and.w	r3, r3, #2
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d0f0      	beq.n	8002c1a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002c38:	4b36      	ldr	r3, [pc, #216]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	4a35      	ldr	r2, [pc, #212]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002c3e:	f043 0308 	orr.w	r3, r3, #8
 8002c42:	6013      	str	r3, [r2, #0]
 8002c44:	4b33      	ldr	r3, [pc, #204]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6a1b      	ldr	r3, [r3, #32]
 8002c50:	4930      	ldr	r1, [pc, #192]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002c52:	4313      	orrs	r3, r2
 8002c54:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002c56:	4b2f      	ldr	r3, [pc, #188]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002c58:	685b      	ldr	r3, [r3, #4]
 8002c5a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	69db      	ldr	r3, [r3, #28]
 8002c62:	021b      	lsls	r3, r3, #8
 8002c64:	492b      	ldr	r1, [pc, #172]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002c66:	4313      	orrs	r3, r2
 8002c68:	604b      	str	r3, [r1, #4]
 8002c6a:	e01a      	b.n	8002ca2 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002c6c:	4b29      	ldr	r3, [pc, #164]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4a28      	ldr	r2, [pc, #160]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002c72:	f023 0301 	bic.w	r3, r3, #1
 8002c76:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002c78:	f7fe f974 	bl	8000f64 <HAL_GetTick>
 8002c7c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002c7e:	e008      	b.n	8002c92 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002c80:	f7fe f970 	bl	8000f64 <HAL_GetTick>
 8002c84:	4602      	mov	r2, r0
 8002c86:	693b      	ldr	r3, [r7, #16]
 8002c88:	1ad3      	subs	r3, r2, r3
 8002c8a:	2b02      	cmp	r3, #2
 8002c8c:	d901      	bls.n	8002c92 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8002c8e:	2303      	movs	r3, #3
 8002c90:	e314      	b.n	80032bc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002c92:	4b20      	ldr	r3, [pc, #128]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f003 0302 	and.w	r3, r3, #2
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d1f0      	bne.n	8002c80 <HAL_RCC_OscConfig+0x1dc>
 8002c9e:	e000      	b.n	8002ca2 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002ca0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f003 0301 	and.w	r3, r3, #1
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d073      	beq.n	8002d96 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002cae:	69bb      	ldr	r3, [r7, #24]
 8002cb0:	2b08      	cmp	r3, #8
 8002cb2:	d005      	beq.n	8002cc0 <HAL_RCC_OscConfig+0x21c>
 8002cb4:	69bb      	ldr	r3, [r7, #24]
 8002cb6:	2b0c      	cmp	r3, #12
 8002cb8:	d10e      	bne.n	8002cd8 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002cba:	697b      	ldr	r3, [r7, #20]
 8002cbc:	2b03      	cmp	r3, #3
 8002cbe:	d10b      	bne.n	8002cd8 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cc0:	4b14      	ldr	r3, [pc, #80]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d063      	beq.n	8002d94 <HAL_RCC_OscConfig+0x2f0>
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d15f      	bne.n	8002d94 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002cd4:	2301      	movs	r3, #1
 8002cd6:	e2f1      	b.n	80032bc <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	685b      	ldr	r3, [r3, #4]
 8002cdc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ce0:	d106      	bne.n	8002cf0 <HAL_RCC_OscConfig+0x24c>
 8002ce2:	4b0c      	ldr	r3, [pc, #48]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	4a0b      	ldr	r2, [pc, #44]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002ce8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002cec:	6013      	str	r3, [r2, #0]
 8002cee:	e025      	b.n	8002d3c <HAL_RCC_OscConfig+0x298>
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	685b      	ldr	r3, [r3, #4]
 8002cf4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002cf8:	d114      	bne.n	8002d24 <HAL_RCC_OscConfig+0x280>
 8002cfa:	4b06      	ldr	r3, [pc, #24]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	4a05      	ldr	r2, [pc, #20]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002d00:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002d04:	6013      	str	r3, [r2, #0]
 8002d06:	4b03      	ldr	r3, [pc, #12]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	4a02      	ldr	r2, [pc, #8]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002d0c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d10:	6013      	str	r3, [r2, #0]
 8002d12:	e013      	b.n	8002d3c <HAL_RCC_OscConfig+0x298>
 8002d14:	40021000 	.word	0x40021000
 8002d18:	08005dec 	.word	0x08005dec
 8002d1c:	20000000 	.word	0x20000000
 8002d20:	20000004 	.word	0x20000004
 8002d24:	4ba0      	ldr	r3, [pc, #640]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4a9f      	ldr	r2, [pc, #636]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002d2a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d2e:	6013      	str	r3, [r2, #0]
 8002d30:	4b9d      	ldr	r3, [pc, #628]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	4a9c      	ldr	r2, [pc, #624]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002d36:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002d3a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d013      	beq.n	8002d6c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d44:	f7fe f90e 	bl	8000f64 <HAL_GetTick>
 8002d48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d4a:	e008      	b.n	8002d5e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d4c:	f7fe f90a 	bl	8000f64 <HAL_GetTick>
 8002d50:	4602      	mov	r2, r0
 8002d52:	693b      	ldr	r3, [r7, #16]
 8002d54:	1ad3      	subs	r3, r2, r3
 8002d56:	2b64      	cmp	r3, #100	@ 0x64
 8002d58:	d901      	bls.n	8002d5e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002d5a:	2303      	movs	r3, #3
 8002d5c:	e2ae      	b.n	80032bc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d5e:	4b92      	ldr	r3, [pc, #584]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d0f0      	beq.n	8002d4c <HAL_RCC_OscConfig+0x2a8>
 8002d6a:	e014      	b.n	8002d96 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d6c:	f7fe f8fa 	bl	8000f64 <HAL_GetTick>
 8002d70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002d72:	e008      	b.n	8002d86 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d74:	f7fe f8f6 	bl	8000f64 <HAL_GetTick>
 8002d78:	4602      	mov	r2, r0
 8002d7a:	693b      	ldr	r3, [r7, #16]
 8002d7c:	1ad3      	subs	r3, r2, r3
 8002d7e:	2b64      	cmp	r3, #100	@ 0x64
 8002d80:	d901      	bls.n	8002d86 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002d82:	2303      	movs	r3, #3
 8002d84:	e29a      	b.n	80032bc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002d86:	4b88      	ldr	r3, [pc, #544]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d1f0      	bne.n	8002d74 <HAL_RCC_OscConfig+0x2d0>
 8002d92:	e000      	b.n	8002d96 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d94:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f003 0302 	and.w	r3, r3, #2
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d060      	beq.n	8002e64 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002da2:	69bb      	ldr	r3, [r7, #24]
 8002da4:	2b04      	cmp	r3, #4
 8002da6:	d005      	beq.n	8002db4 <HAL_RCC_OscConfig+0x310>
 8002da8:	69bb      	ldr	r3, [r7, #24]
 8002daa:	2b0c      	cmp	r3, #12
 8002dac:	d119      	bne.n	8002de2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002dae:	697b      	ldr	r3, [r7, #20]
 8002db0:	2b02      	cmp	r3, #2
 8002db2:	d116      	bne.n	8002de2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002db4:	4b7c      	ldr	r3, [pc, #496]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d005      	beq.n	8002dcc <HAL_RCC_OscConfig+0x328>
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	68db      	ldr	r3, [r3, #12]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d101      	bne.n	8002dcc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002dc8:	2301      	movs	r3, #1
 8002dca:	e277      	b.n	80032bc <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002dcc:	4b76      	ldr	r3, [pc, #472]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002dce:	685b      	ldr	r3, [r3, #4]
 8002dd0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	691b      	ldr	r3, [r3, #16]
 8002dd8:	061b      	lsls	r3, r3, #24
 8002dda:	4973      	ldr	r1, [pc, #460]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002ddc:	4313      	orrs	r3, r2
 8002dde:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002de0:	e040      	b.n	8002e64 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	68db      	ldr	r3, [r3, #12]
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d023      	beq.n	8002e32 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002dea:	4b6f      	ldr	r3, [pc, #444]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	4a6e      	ldr	r2, [pc, #440]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002df0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002df4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002df6:	f7fe f8b5 	bl	8000f64 <HAL_GetTick>
 8002dfa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002dfc:	e008      	b.n	8002e10 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002dfe:	f7fe f8b1 	bl	8000f64 <HAL_GetTick>
 8002e02:	4602      	mov	r2, r0
 8002e04:	693b      	ldr	r3, [r7, #16]
 8002e06:	1ad3      	subs	r3, r2, r3
 8002e08:	2b02      	cmp	r3, #2
 8002e0a:	d901      	bls.n	8002e10 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002e0c:	2303      	movs	r3, #3
 8002e0e:	e255      	b.n	80032bc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e10:	4b65      	ldr	r3, [pc, #404]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d0f0      	beq.n	8002dfe <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e1c:	4b62      	ldr	r3, [pc, #392]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	691b      	ldr	r3, [r3, #16]
 8002e28:	061b      	lsls	r3, r3, #24
 8002e2a:	495f      	ldr	r1, [pc, #380]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002e2c:	4313      	orrs	r3, r2
 8002e2e:	604b      	str	r3, [r1, #4]
 8002e30:	e018      	b.n	8002e64 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e32:	4b5d      	ldr	r3, [pc, #372]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	4a5c      	ldr	r2, [pc, #368]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002e38:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002e3c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e3e:	f7fe f891 	bl	8000f64 <HAL_GetTick>
 8002e42:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002e44:	e008      	b.n	8002e58 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e46:	f7fe f88d 	bl	8000f64 <HAL_GetTick>
 8002e4a:	4602      	mov	r2, r0
 8002e4c:	693b      	ldr	r3, [r7, #16]
 8002e4e:	1ad3      	subs	r3, r2, r3
 8002e50:	2b02      	cmp	r3, #2
 8002e52:	d901      	bls.n	8002e58 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002e54:	2303      	movs	r3, #3
 8002e56:	e231      	b.n	80032bc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002e58:	4b53      	ldr	r3, [pc, #332]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d1f0      	bne.n	8002e46 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f003 0308 	and.w	r3, r3, #8
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d03c      	beq.n	8002eea <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	695b      	ldr	r3, [r3, #20]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d01c      	beq.n	8002eb2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e78:	4b4b      	ldr	r3, [pc, #300]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002e7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e7e:	4a4a      	ldr	r2, [pc, #296]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002e80:	f043 0301 	orr.w	r3, r3, #1
 8002e84:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e88:	f7fe f86c 	bl	8000f64 <HAL_GetTick>
 8002e8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002e8e:	e008      	b.n	8002ea2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e90:	f7fe f868 	bl	8000f64 <HAL_GetTick>
 8002e94:	4602      	mov	r2, r0
 8002e96:	693b      	ldr	r3, [r7, #16]
 8002e98:	1ad3      	subs	r3, r2, r3
 8002e9a:	2b02      	cmp	r3, #2
 8002e9c:	d901      	bls.n	8002ea2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002e9e:	2303      	movs	r3, #3
 8002ea0:	e20c      	b.n	80032bc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002ea2:	4b41      	ldr	r3, [pc, #260]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002ea4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ea8:	f003 0302 	and.w	r3, r3, #2
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d0ef      	beq.n	8002e90 <HAL_RCC_OscConfig+0x3ec>
 8002eb0:	e01b      	b.n	8002eea <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002eb2:	4b3d      	ldr	r3, [pc, #244]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002eb4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002eb8:	4a3b      	ldr	r2, [pc, #236]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002eba:	f023 0301 	bic.w	r3, r3, #1
 8002ebe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ec2:	f7fe f84f 	bl	8000f64 <HAL_GetTick>
 8002ec6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002ec8:	e008      	b.n	8002edc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002eca:	f7fe f84b 	bl	8000f64 <HAL_GetTick>
 8002ece:	4602      	mov	r2, r0
 8002ed0:	693b      	ldr	r3, [r7, #16]
 8002ed2:	1ad3      	subs	r3, r2, r3
 8002ed4:	2b02      	cmp	r3, #2
 8002ed6:	d901      	bls.n	8002edc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002ed8:	2303      	movs	r3, #3
 8002eda:	e1ef      	b.n	80032bc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002edc:	4b32      	ldr	r3, [pc, #200]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002ede:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ee2:	f003 0302 	and.w	r3, r3, #2
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d1ef      	bne.n	8002eca <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f003 0304 	and.w	r3, r3, #4
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	f000 80a6 	beq.w	8003044 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ef8:	2300      	movs	r3, #0
 8002efa:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002efc:	4b2a      	ldr	r3, [pc, #168]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002efe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f00:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d10d      	bne.n	8002f24 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f08:	4b27      	ldr	r3, [pc, #156]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002f0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f0c:	4a26      	ldr	r2, [pc, #152]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002f0e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f12:	6593      	str	r3, [r2, #88]	@ 0x58
 8002f14:	4b24      	ldr	r3, [pc, #144]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002f16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f18:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f1c:	60bb      	str	r3, [r7, #8]
 8002f1e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f20:	2301      	movs	r3, #1
 8002f22:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f24:	4b21      	ldr	r3, [pc, #132]	@ (8002fac <HAL_RCC_OscConfig+0x508>)
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d118      	bne.n	8002f62 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002f30:	4b1e      	ldr	r3, [pc, #120]	@ (8002fac <HAL_RCC_OscConfig+0x508>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	4a1d      	ldr	r2, [pc, #116]	@ (8002fac <HAL_RCC_OscConfig+0x508>)
 8002f36:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f3a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f3c:	f7fe f812 	bl	8000f64 <HAL_GetTick>
 8002f40:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f42:	e008      	b.n	8002f56 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f44:	f7fe f80e 	bl	8000f64 <HAL_GetTick>
 8002f48:	4602      	mov	r2, r0
 8002f4a:	693b      	ldr	r3, [r7, #16]
 8002f4c:	1ad3      	subs	r3, r2, r3
 8002f4e:	2b02      	cmp	r3, #2
 8002f50:	d901      	bls.n	8002f56 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002f52:	2303      	movs	r3, #3
 8002f54:	e1b2      	b.n	80032bc <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f56:	4b15      	ldr	r3, [pc, #84]	@ (8002fac <HAL_RCC_OscConfig+0x508>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d0f0      	beq.n	8002f44 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	689b      	ldr	r3, [r3, #8]
 8002f66:	2b01      	cmp	r3, #1
 8002f68:	d108      	bne.n	8002f7c <HAL_RCC_OscConfig+0x4d8>
 8002f6a:	4b0f      	ldr	r3, [pc, #60]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002f6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f70:	4a0d      	ldr	r2, [pc, #52]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002f72:	f043 0301 	orr.w	r3, r3, #1
 8002f76:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002f7a:	e029      	b.n	8002fd0 <HAL_RCC_OscConfig+0x52c>
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	689b      	ldr	r3, [r3, #8]
 8002f80:	2b05      	cmp	r3, #5
 8002f82:	d115      	bne.n	8002fb0 <HAL_RCC_OscConfig+0x50c>
 8002f84:	4b08      	ldr	r3, [pc, #32]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002f86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f8a:	4a07      	ldr	r2, [pc, #28]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002f8c:	f043 0304 	orr.w	r3, r3, #4
 8002f90:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002f94:	4b04      	ldr	r3, [pc, #16]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002f96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f9a:	4a03      	ldr	r2, [pc, #12]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002f9c:	f043 0301 	orr.w	r3, r3, #1
 8002fa0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002fa4:	e014      	b.n	8002fd0 <HAL_RCC_OscConfig+0x52c>
 8002fa6:	bf00      	nop
 8002fa8:	40021000 	.word	0x40021000
 8002fac:	40007000 	.word	0x40007000
 8002fb0:	4b9a      	ldr	r3, [pc, #616]	@ (800321c <HAL_RCC_OscConfig+0x778>)
 8002fb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fb6:	4a99      	ldr	r2, [pc, #612]	@ (800321c <HAL_RCC_OscConfig+0x778>)
 8002fb8:	f023 0301 	bic.w	r3, r3, #1
 8002fbc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002fc0:	4b96      	ldr	r3, [pc, #600]	@ (800321c <HAL_RCC_OscConfig+0x778>)
 8002fc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fc6:	4a95      	ldr	r2, [pc, #596]	@ (800321c <HAL_RCC_OscConfig+0x778>)
 8002fc8:	f023 0304 	bic.w	r3, r3, #4
 8002fcc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	689b      	ldr	r3, [r3, #8]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d016      	beq.n	8003006 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fd8:	f7fd ffc4 	bl	8000f64 <HAL_GetTick>
 8002fdc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002fde:	e00a      	b.n	8002ff6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fe0:	f7fd ffc0 	bl	8000f64 <HAL_GetTick>
 8002fe4:	4602      	mov	r2, r0
 8002fe6:	693b      	ldr	r3, [r7, #16]
 8002fe8:	1ad3      	subs	r3, r2, r3
 8002fea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fee:	4293      	cmp	r3, r2
 8002ff0:	d901      	bls.n	8002ff6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002ff2:	2303      	movs	r3, #3
 8002ff4:	e162      	b.n	80032bc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ff6:	4b89      	ldr	r3, [pc, #548]	@ (800321c <HAL_RCC_OscConfig+0x778>)
 8002ff8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ffc:	f003 0302 	and.w	r3, r3, #2
 8003000:	2b00      	cmp	r3, #0
 8003002:	d0ed      	beq.n	8002fe0 <HAL_RCC_OscConfig+0x53c>
 8003004:	e015      	b.n	8003032 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003006:	f7fd ffad 	bl	8000f64 <HAL_GetTick>
 800300a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800300c:	e00a      	b.n	8003024 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800300e:	f7fd ffa9 	bl	8000f64 <HAL_GetTick>
 8003012:	4602      	mov	r2, r0
 8003014:	693b      	ldr	r3, [r7, #16]
 8003016:	1ad3      	subs	r3, r2, r3
 8003018:	f241 3288 	movw	r2, #5000	@ 0x1388
 800301c:	4293      	cmp	r3, r2
 800301e:	d901      	bls.n	8003024 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003020:	2303      	movs	r3, #3
 8003022:	e14b      	b.n	80032bc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003024:	4b7d      	ldr	r3, [pc, #500]	@ (800321c <HAL_RCC_OscConfig+0x778>)
 8003026:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800302a:	f003 0302 	and.w	r3, r3, #2
 800302e:	2b00      	cmp	r3, #0
 8003030:	d1ed      	bne.n	800300e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003032:	7ffb      	ldrb	r3, [r7, #31]
 8003034:	2b01      	cmp	r3, #1
 8003036:	d105      	bne.n	8003044 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003038:	4b78      	ldr	r3, [pc, #480]	@ (800321c <HAL_RCC_OscConfig+0x778>)
 800303a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800303c:	4a77      	ldr	r2, [pc, #476]	@ (800321c <HAL_RCC_OscConfig+0x778>)
 800303e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003042:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f003 0320 	and.w	r3, r3, #32
 800304c:	2b00      	cmp	r3, #0
 800304e:	d03c      	beq.n	80030ca <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003054:	2b00      	cmp	r3, #0
 8003056:	d01c      	beq.n	8003092 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003058:	4b70      	ldr	r3, [pc, #448]	@ (800321c <HAL_RCC_OscConfig+0x778>)
 800305a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800305e:	4a6f      	ldr	r2, [pc, #444]	@ (800321c <HAL_RCC_OscConfig+0x778>)
 8003060:	f043 0301 	orr.w	r3, r3, #1
 8003064:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003068:	f7fd ff7c 	bl	8000f64 <HAL_GetTick>
 800306c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800306e:	e008      	b.n	8003082 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003070:	f7fd ff78 	bl	8000f64 <HAL_GetTick>
 8003074:	4602      	mov	r2, r0
 8003076:	693b      	ldr	r3, [r7, #16]
 8003078:	1ad3      	subs	r3, r2, r3
 800307a:	2b02      	cmp	r3, #2
 800307c:	d901      	bls.n	8003082 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800307e:	2303      	movs	r3, #3
 8003080:	e11c      	b.n	80032bc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003082:	4b66      	ldr	r3, [pc, #408]	@ (800321c <HAL_RCC_OscConfig+0x778>)
 8003084:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003088:	f003 0302 	and.w	r3, r3, #2
 800308c:	2b00      	cmp	r3, #0
 800308e:	d0ef      	beq.n	8003070 <HAL_RCC_OscConfig+0x5cc>
 8003090:	e01b      	b.n	80030ca <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003092:	4b62      	ldr	r3, [pc, #392]	@ (800321c <HAL_RCC_OscConfig+0x778>)
 8003094:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003098:	4a60      	ldr	r2, [pc, #384]	@ (800321c <HAL_RCC_OscConfig+0x778>)
 800309a:	f023 0301 	bic.w	r3, r3, #1
 800309e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030a2:	f7fd ff5f 	bl	8000f64 <HAL_GetTick>
 80030a6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80030a8:	e008      	b.n	80030bc <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80030aa:	f7fd ff5b 	bl	8000f64 <HAL_GetTick>
 80030ae:	4602      	mov	r2, r0
 80030b0:	693b      	ldr	r3, [r7, #16]
 80030b2:	1ad3      	subs	r3, r2, r3
 80030b4:	2b02      	cmp	r3, #2
 80030b6:	d901      	bls.n	80030bc <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80030b8:	2303      	movs	r3, #3
 80030ba:	e0ff      	b.n	80032bc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80030bc:	4b57      	ldr	r3, [pc, #348]	@ (800321c <HAL_RCC_OscConfig+0x778>)
 80030be:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80030c2:	f003 0302 	and.w	r3, r3, #2
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d1ef      	bne.n	80030aa <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	f000 80f3 	beq.w	80032ba <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030d8:	2b02      	cmp	r3, #2
 80030da:	f040 80c9 	bne.w	8003270 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80030de:	4b4f      	ldr	r3, [pc, #316]	@ (800321c <HAL_RCC_OscConfig+0x778>)
 80030e0:	68db      	ldr	r3, [r3, #12]
 80030e2:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80030e4:	697b      	ldr	r3, [r7, #20]
 80030e6:	f003 0203 	and.w	r2, r3, #3
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030ee:	429a      	cmp	r2, r3
 80030f0:	d12c      	bne.n	800314c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80030f2:	697b      	ldr	r3, [r7, #20]
 80030f4:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030fc:	3b01      	subs	r3, #1
 80030fe:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003100:	429a      	cmp	r2, r3
 8003102:	d123      	bne.n	800314c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003104:	697b      	ldr	r3, [r7, #20]
 8003106:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800310e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003110:	429a      	cmp	r2, r3
 8003112:	d11b      	bne.n	800314c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003114:	697b      	ldr	r3, [r7, #20]
 8003116:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800311e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003120:	429a      	cmp	r2, r3
 8003122:	d113      	bne.n	800314c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003124:	697b      	ldr	r3, [r7, #20]
 8003126:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800312e:	085b      	lsrs	r3, r3, #1
 8003130:	3b01      	subs	r3, #1
 8003132:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003134:	429a      	cmp	r2, r3
 8003136:	d109      	bne.n	800314c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003138:	697b      	ldr	r3, [r7, #20]
 800313a:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003142:	085b      	lsrs	r3, r3, #1
 8003144:	3b01      	subs	r3, #1
 8003146:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003148:	429a      	cmp	r2, r3
 800314a:	d06b      	beq.n	8003224 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800314c:	69bb      	ldr	r3, [r7, #24]
 800314e:	2b0c      	cmp	r3, #12
 8003150:	d062      	beq.n	8003218 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003152:	4b32      	ldr	r3, [pc, #200]	@ (800321c <HAL_RCC_OscConfig+0x778>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800315a:	2b00      	cmp	r3, #0
 800315c:	d001      	beq.n	8003162 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800315e:	2301      	movs	r3, #1
 8003160:	e0ac      	b.n	80032bc <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003162:	4b2e      	ldr	r3, [pc, #184]	@ (800321c <HAL_RCC_OscConfig+0x778>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	4a2d      	ldr	r2, [pc, #180]	@ (800321c <HAL_RCC_OscConfig+0x778>)
 8003168:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800316c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800316e:	f7fd fef9 	bl	8000f64 <HAL_GetTick>
 8003172:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003174:	e008      	b.n	8003188 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003176:	f7fd fef5 	bl	8000f64 <HAL_GetTick>
 800317a:	4602      	mov	r2, r0
 800317c:	693b      	ldr	r3, [r7, #16]
 800317e:	1ad3      	subs	r3, r2, r3
 8003180:	2b02      	cmp	r3, #2
 8003182:	d901      	bls.n	8003188 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8003184:	2303      	movs	r3, #3
 8003186:	e099      	b.n	80032bc <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003188:	4b24      	ldr	r3, [pc, #144]	@ (800321c <HAL_RCC_OscConfig+0x778>)
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003190:	2b00      	cmp	r3, #0
 8003192:	d1f0      	bne.n	8003176 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003194:	4b21      	ldr	r3, [pc, #132]	@ (800321c <HAL_RCC_OscConfig+0x778>)
 8003196:	68da      	ldr	r2, [r3, #12]
 8003198:	4b21      	ldr	r3, [pc, #132]	@ (8003220 <HAL_RCC_OscConfig+0x77c>)
 800319a:	4013      	ands	r3, r2
 800319c:	687a      	ldr	r2, [r7, #4]
 800319e:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80031a0:	687a      	ldr	r2, [r7, #4]
 80031a2:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80031a4:	3a01      	subs	r2, #1
 80031a6:	0112      	lsls	r2, r2, #4
 80031a8:	4311      	orrs	r1, r2
 80031aa:	687a      	ldr	r2, [r7, #4]
 80031ac:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80031ae:	0212      	lsls	r2, r2, #8
 80031b0:	4311      	orrs	r1, r2
 80031b2:	687a      	ldr	r2, [r7, #4]
 80031b4:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80031b6:	0852      	lsrs	r2, r2, #1
 80031b8:	3a01      	subs	r2, #1
 80031ba:	0552      	lsls	r2, r2, #21
 80031bc:	4311      	orrs	r1, r2
 80031be:	687a      	ldr	r2, [r7, #4]
 80031c0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80031c2:	0852      	lsrs	r2, r2, #1
 80031c4:	3a01      	subs	r2, #1
 80031c6:	0652      	lsls	r2, r2, #25
 80031c8:	4311      	orrs	r1, r2
 80031ca:	687a      	ldr	r2, [r7, #4]
 80031cc:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80031ce:	06d2      	lsls	r2, r2, #27
 80031d0:	430a      	orrs	r2, r1
 80031d2:	4912      	ldr	r1, [pc, #72]	@ (800321c <HAL_RCC_OscConfig+0x778>)
 80031d4:	4313      	orrs	r3, r2
 80031d6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80031d8:	4b10      	ldr	r3, [pc, #64]	@ (800321c <HAL_RCC_OscConfig+0x778>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	4a0f      	ldr	r2, [pc, #60]	@ (800321c <HAL_RCC_OscConfig+0x778>)
 80031de:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80031e2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80031e4:	4b0d      	ldr	r3, [pc, #52]	@ (800321c <HAL_RCC_OscConfig+0x778>)
 80031e6:	68db      	ldr	r3, [r3, #12]
 80031e8:	4a0c      	ldr	r2, [pc, #48]	@ (800321c <HAL_RCC_OscConfig+0x778>)
 80031ea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80031ee:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80031f0:	f7fd feb8 	bl	8000f64 <HAL_GetTick>
 80031f4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80031f6:	e008      	b.n	800320a <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031f8:	f7fd feb4 	bl	8000f64 <HAL_GetTick>
 80031fc:	4602      	mov	r2, r0
 80031fe:	693b      	ldr	r3, [r7, #16]
 8003200:	1ad3      	subs	r3, r2, r3
 8003202:	2b02      	cmp	r3, #2
 8003204:	d901      	bls.n	800320a <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8003206:	2303      	movs	r3, #3
 8003208:	e058      	b.n	80032bc <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800320a:	4b04      	ldr	r3, [pc, #16]	@ (800321c <HAL_RCC_OscConfig+0x778>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003212:	2b00      	cmp	r3, #0
 8003214:	d0f0      	beq.n	80031f8 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003216:	e050      	b.n	80032ba <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003218:	2301      	movs	r3, #1
 800321a:	e04f      	b.n	80032bc <HAL_RCC_OscConfig+0x818>
 800321c:	40021000 	.word	0x40021000
 8003220:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003224:	4b27      	ldr	r3, [pc, #156]	@ (80032c4 <HAL_RCC_OscConfig+0x820>)
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800322c:	2b00      	cmp	r3, #0
 800322e:	d144      	bne.n	80032ba <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003230:	4b24      	ldr	r3, [pc, #144]	@ (80032c4 <HAL_RCC_OscConfig+0x820>)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	4a23      	ldr	r2, [pc, #140]	@ (80032c4 <HAL_RCC_OscConfig+0x820>)
 8003236:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800323a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800323c:	4b21      	ldr	r3, [pc, #132]	@ (80032c4 <HAL_RCC_OscConfig+0x820>)
 800323e:	68db      	ldr	r3, [r3, #12]
 8003240:	4a20      	ldr	r2, [pc, #128]	@ (80032c4 <HAL_RCC_OscConfig+0x820>)
 8003242:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003246:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003248:	f7fd fe8c 	bl	8000f64 <HAL_GetTick>
 800324c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800324e:	e008      	b.n	8003262 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003250:	f7fd fe88 	bl	8000f64 <HAL_GetTick>
 8003254:	4602      	mov	r2, r0
 8003256:	693b      	ldr	r3, [r7, #16]
 8003258:	1ad3      	subs	r3, r2, r3
 800325a:	2b02      	cmp	r3, #2
 800325c:	d901      	bls.n	8003262 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 800325e:	2303      	movs	r3, #3
 8003260:	e02c      	b.n	80032bc <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003262:	4b18      	ldr	r3, [pc, #96]	@ (80032c4 <HAL_RCC_OscConfig+0x820>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800326a:	2b00      	cmp	r3, #0
 800326c:	d0f0      	beq.n	8003250 <HAL_RCC_OscConfig+0x7ac>
 800326e:	e024      	b.n	80032ba <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003270:	69bb      	ldr	r3, [r7, #24]
 8003272:	2b0c      	cmp	r3, #12
 8003274:	d01f      	beq.n	80032b6 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003276:	4b13      	ldr	r3, [pc, #76]	@ (80032c4 <HAL_RCC_OscConfig+0x820>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	4a12      	ldr	r2, [pc, #72]	@ (80032c4 <HAL_RCC_OscConfig+0x820>)
 800327c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003280:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003282:	f7fd fe6f 	bl	8000f64 <HAL_GetTick>
 8003286:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003288:	e008      	b.n	800329c <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800328a:	f7fd fe6b 	bl	8000f64 <HAL_GetTick>
 800328e:	4602      	mov	r2, r0
 8003290:	693b      	ldr	r3, [r7, #16]
 8003292:	1ad3      	subs	r3, r2, r3
 8003294:	2b02      	cmp	r3, #2
 8003296:	d901      	bls.n	800329c <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8003298:	2303      	movs	r3, #3
 800329a:	e00f      	b.n	80032bc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800329c:	4b09      	ldr	r3, [pc, #36]	@ (80032c4 <HAL_RCC_OscConfig+0x820>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d1f0      	bne.n	800328a <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 80032a8:	4b06      	ldr	r3, [pc, #24]	@ (80032c4 <HAL_RCC_OscConfig+0x820>)
 80032aa:	68da      	ldr	r2, [r3, #12]
 80032ac:	4905      	ldr	r1, [pc, #20]	@ (80032c4 <HAL_RCC_OscConfig+0x820>)
 80032ae:	4b06      	ldr	r3, [pc, #24]	@ (80032c8 <HAL_RCC_OscConfig+0x824>)
 80032b0:	4013      	ands	r3, r2
 80032b2:	60cb      	str	r3, [r1, #12]
 80032b4:	e001      	b.n	80032ba <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80032b6:	2301      	movs	r3, #1
 80032b8:	e000      	b.n	80032bc <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 80032ba:	2300      	movs	r3, #0
}
 80032bc:	4618      	mov	r0, r3
 80032be:	3720      	adds	r7, #32
 80032c0:	46bd      	mov	sp, r7
 80032c2:	bd80      	pop	{r7, pc}
 80032c4:	40021000 	.word	0x40021000
 80032c8:	feeefffc 	.word	0xfeeefffc

080032cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b084      	sub	sp, #16
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
 80032d4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d101      	bne.n	80032e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80032dc:	2301      	movs	r3, #1
 80032de:	e0e7      	b.n	80034b0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80032e0:	4b75      	ldr	r3, [pc, #468]	@ (80034b8 <HAL_RCC_ClockConfig+0x1ec>)
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f003 0307 	and.w	r3, r3, #7
 80032e8:	683a      	ldr	r2, [r7, #0]
 80032ea:	429a      	cmp	r2, r3
 80032ec:	d910      	bls.n	8003310 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032ee:	4b72      	ldr	r3, [pc, #456]	@ (80034b8 <HAL_RCC_ClockConfig+0x1ec>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f023 0207 	bic.w	r2, r3, #7
 80032f6:	4970      	ldr	r1, [pc, #448]	@ (80034b8 <HAL_RCC_ClockConfig+0x1ec>)
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	4313      	orrs	r3, r2
 80032fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80032fe:	4b6e      	ldr	r3, [pc, #440]	@ (80034b8 <HAL_RCC_ClockConfig+0x1ec>)
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f003 0307 	and.w	r3, r3, #7
 8003306:	683a      	ldr	r2, [r7, #0]
 8003308:	429a      	cmp	r2, r3
 800330a:	d001      	beq.n	8003310 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800330c:	2301      	movs	r3, #1
 800330e:	e0cf      	b.n	80034b0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f003 0302 	and.w	r3, r3, #2
 8003318:	2b00      	cmp	r3, #0
 800331a:	d010      	beq.n	800333e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	689a      	ldr	r2, [r3, #8]
 8003320:	4b66      	ldr	r3, [pc, #408]	@ (80034bc <HAL_RCC_ClockConfig+0x1f0>)
 8003322:	689b      	ldr	r3, [r3, #8]
 8003324:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003328:	429a      	cmp	r2, r3
 800332a:	d908      	bls.n	800333e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800332c:	4b63      	ldr	r3, [pc, #396]	@ (80034bc <HAL_RCC_ClockConfig+0x1f0>)
 800332e:	689b      	ldr	r3, [r3, #8]
 8003330:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	689b      	ldr	r3, [r3, #8]
 8003338:	4960      	ldr	r1, [pc, #384]	@ (80034bc <HAL_RCC_ClockConfig+0x1f0>)
 800333a:	4313      	orrs	r3, r2
 800333c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f003 0301 	and.w	r3, r3, #1
 8003346:	2b00      	cmp	r3, #0
 8003348:	d04c      	beq.n	80033e4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	685b      	ldr	r3, [r3, #4]
 800334e:	2b03      	cmp	r3, #3
 8003350:	d107      	bne.n	8003362 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003352:	4b5a      	ldr	r3, [pc, #360]	@ (80034bc <HAL_RCC_ClockConfig+0x1f0>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800335a:	2b00      	cmp	r3, #0
 800335c:	d121      	bne.n	80033a2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800335e:	2301      	movs	r3, #1
 8003360:	e0a6      	b.n	80034b0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	685b      	ldr	r3, [r3, #4]
 8003366:	2b02      	cmp	r3, #2
 8003368:	d107      	bne.n	800337a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800336a:	4b54      	ldr	r3, [pc, #336]	@ (80034bc <HAL_RCC_ClockConfig+0x1f0>)
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003372:	2b00      	cmp	r3, #0
 8003374:	d115      	bne.n	80033a2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003376:	2301      	movs	r3, #1
 8003378:	e09a      	b.n	80034b0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	685b      	ldr	r3, [r3, #4]
 800337e:	2b00      	cmp	r3, #0
 8003380:	d107      	bne.n	8003392 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003382:	4b4e      	ldr	r3, [pc, #312]	@ (80034bc <HAL_RCC_ClockConfig+0x1f0>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f003 0302 	and.w	r3, r3, #2
 800338a:	2b00      	cmp	r3, #0
 800338c:	d109      	bne.n	80033a2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800338e:	2301      	movs	r3, #1
 8003390:	e08e      	b.n	80034b0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003392:	4b4a      	ldr	r3, [pc, #296]	@ (80034bc <HAL_RCC_ClockConfig+0x1f0>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800339a:	2b00      	cmp	r3, #0
 800339c:	d101      	bne.n	80033a2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800339e:	2301      	movs	r3, #1
 80033a0:	e086      	b.n	80034b0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80033a2:	4b46      	ldr	r3, [pc, #280]	@ (80034bc <HAL_RCC_ClockConfig+0x1f0>)
 80033a4:	689b      	ldr	r3, [r3, #8]
 80033a6:	f023 0203 	bic.w	r2, r3, #3
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	685b      	ldr	r3, [r3, #4]
 80033ae:	4943      	ldr	r1, [pc, #268]	@ (80034bc <HAL_RCC_ClockConfig+0x1f0>)
 80033b0:	4313      	orrs	r3, r2
 80033b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80033b4:	f7fd fdd6 	bl	8000f64 <HAL_GetTick>
 80033b8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033ba:	e00a      	b.n	80033d2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80033bc:	f7fd fdd2 	bl	8000f64 <HAL_GetTick>
 80033c0:	4602      	mov	r2, r0
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	1ad3      	subs	r3, r2, r3
 80033c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d901      	bls.n	80033d2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80033ce:	2303      	movs	r3, #3
 80033d0:	e06e      	b.n	80034b0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033d2:	4b3a      	ldr	r3, [pc, #232]	@ (80034bc <HAL_RCC_ClockConfig+0x1f0>)
 80033d4:	689b      	ldr	r3, [r3, #8]
 80033d6:	f003 020c 	and.w	r2, r3, #12
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	009b      	lsls	r3, r3, #2
 80033e0:	429a      	cmp	r2, r3
 80033e2:	d1eb      	bne.n	80033bc <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f003 0302 	and.w	r3, r3, #2
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d010      	beq.n	8003412 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	689a      	ldr	r2, [r3, #8]
 80033f4:	4b31      	ldr	r3, [pc, #196]	@ (80034bc <HAL_RCC_ClockConfig+0x1f0>)
 80033f6:	689b      	ldr	r3, [r3, #8]
 80033f8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80033fc:	429a      	cmp	r2, r3
 80033fe:	d208      	bcs.n	8003412 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003400:	4b2e      	ldr	r3, [pc, #184]	@ (80034bc <HAL_RCC_ClockConfig+0x1f0>)
 8003402:	689b      	ldr	r3, [r3, #8]
 8003404:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	689b      	ldr	r3, [r3, #8]
 800340c:	492b      	ldr	r1, [pc, #172]	@ (80034bc <HAL_RCC_ClockConfig+0x1f0>)
 800340e:	4313      	orrs	r3, r2
 8003410:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003412:	4b29      	ldr	r3, [pc, #164]	@ (80034b8 <HAL_RCC_ClockConfig+0x1ec>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f003 0307 	and.w	r3, r3, #7
 800341a:	683a      	ldr	r2, [r7, #0]
 800341c:	429a      	cmp	r2, r3
 800341e:	d210      	bcs.n	8003442 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003420:	4b25      	ldr	r3, [pc, #148]	@ (80034b8 <HAL_RCC_ClockConfig+0x1ec>)
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f023 0207 	bic.w	r2, r3, #7
 8003428:	4923      	ldr	r1, [pc, #140]	@ (80034b8 <HAL_RCC_ClockConfig+0x1ec>)
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	4313      	orrs	r3, r2
 800342e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003430:	4b21      	ldr	r3, [pc, #132]	@ (80034b8 <HAL_RCC_ClockConfig+0x1ec>)
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f003 0307 	and.w	r3, r3, #7
 8003438:	683a      	ldr	r2, [r7, #0]
 800343a:	429a      	cmp	r2, r3
 800343c:	d001      	beq.n	8003442 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800343e:	2301      	movs	r3, #1
 8003440:	e036      	b.n	80034b0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f003 0304 	and.w	r3, r3, #4
 800344a:	2b00      	cmp	r3, #0
 800344c:	d008      	beq.n	8003460 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800344e:	4b1b      	ldr	r3, [pc, #108]	@ (80034bc <HAL_RCC_ClockConfig+0x1f0>)
 8003450:	689b      	ldr	r3, [r3, #8]
 8003452:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	68db      	ldr	r3, [r3, #12]
 800345a:	4918      	ldr	r1, [pc, #96]	@ (80034bc <HAL_RCC_ClockConfig+0x1f0>)
 800345c:	4313      	orrs	r3, r2
 800345e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f003 0308 	and.w	r3, r3, #8
 8003468:	2b00      	cmp	r3, #0
 800346a:	d009      	beq.n	8003480 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800346c:	4b13      	ldr	r3, [pc, #76]	@ (80034bc <HAL_RCC_ClockConfig+0x1f0>)
 800346e:	689b      	ldr	r3, [r3, #8]
 8003470:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	691b      	ldr	r3, [r3, #16]
 8003478:	00db      	lsls	r3, r3, #3
 800347a:	4910      	ldr	r1, [pc, #64]	@ (80034bc <HAL_RCC_ClockConfig+0x1f0>)
 800347c:	4313      	orrs	r3, r2
 800347e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003480:	f000 f824 	bl	80034cc <HAL_RCC_GetSysClockFreq>
 8003484:	4602      	mov	r2, r0
 8003486:	4b0d      	ldr	r3, [pc, #52]	@ (80034bc <HAL_RCC_ClockConfig+0x1f0>)
 8003488:	689b      	ldr	r3, [r3, #8]
 800348a:	091b      	lsrs	r3, r3, #4
 800348c:	f003 030f 	and.w	r3, r3, #15
 8003490:	490b      	ldr	r1, [pc, #44]	@ (80034c0 <HAL_RCC_ClockConfig+0x1f4>)
 8003492:	5ccb      	ldrb	r3, [r1, r3]
 8003494:	f003 031f 	and.w	r3, r3, #31
 8003498:	fa22 f303 	lsr.w	r3, r2, r3
 800349c:	4a09      	ldr	r2, [pc, #36]	@ (80034c4 <HAL_RCC_ClockConfig+0x1f8>)
 800349e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80034a0:	4b09      	ldr	r3, [pc, #36]	@ (80034c8 <HAL_RCC_ClockConfig+0x1fc>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	4618      	mov	r0, r3
 80034a6:	f7fd fd0d 	bl	8000ec4 <HAL_InitTick>
 80034aa:	4603      	mov	r3, r0
 80034ac:	72fb      	strb	r3, [r7, #11]

  return status;
 80034ae:	7afb      	ldrb	r3, [r7, #11]
}
 80034b0:	4618      	mov	r0, r3
 80034b2:	3710      	adds	r7, #16
 80034b4:	46bd      	mov	sp, r7
 80034b6:	bd80      	pop	{r7, pc}
 80034b8:	40022000 	.word	0x40022000
 80034bc:	40021000 	.word	0x40021000
 80034c0:	08005dec 	.word	0x08005dec
 80034c4:	20000000 	.word	0x20000000
 80034c8:	20000004 	.word	0x20000004

080034cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80034cc:	b480      	push	{r7}
 80034ce:	b089      	sub	sp, #36	@ 0x24
 80034d0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80034d2:	2300      	movs	r3, #0
 80034d4:	61fb      	str	r3, [r7, #28]
 80034d6:	2300      	movs	r3, #0
 80034d8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80034da:	4b3e      	ldr	r3, [pc, #248]	@ (80035d4 <HAL_RCC_GetSysClockFreq+0x108>)
 80034dc:	689b      	ldr	r3, [r3, #8]
 80034de:	f003 030c 	and.w	r3, r3, #12
 80034e2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80034e4:	4b3b      	ldr	r3, [pc, #236]	@ (80035d4 <HAL_RCC_GetSysClockFreq+0x108>)
 80034e6:	68db      	ldr	r3, [r3, #12]
 80034e8:	f003 0303 	and.w	r3, r3, #3
 80034ec:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80034ee:	693b      	ldr	r3, [r7, #16]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d005      	beq.n	8003500 <HAL_RCC_GetSysClockFreq+0x34>
 80034f4:	693b      	ldr	r3, [r7, #16]
 80034f6:	2b0c      	cmp	r3, #12
 80034f8:	d121      	bne.n	800353e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	2b01      	cmp	r3, #1
 80034fe:	d11e      	bne.n	800353e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003500:	4b34      	ldr	r3, [pc, #208]	@ (80035d4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f003 0308 	and.w	r3, r3, #8
 8003508:	2b00      	cmp	r3, #0
 800350a:	d107      	bne.n	800351c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800350c:	4b31      	ldr	r3, [pc, #196]	@ (80035d4 <HAL_RCC_GetSysClockFreq+0x108>)
 800350e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003512:	0a1b      	lsrs	r3, r3, #8
 8003514:	f003 030f 	and.w	r3, r3, #15
 8003518:	61fb      	str	r3, [r7, #28]
 800351a:	e005      	b.n	8003528 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800351c:	4b2d      	ldr	r3, [pc, #180]	@ (80035d4 <HAL_RCC_GetSysClockFreq+0x108>)
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	091b      	lsrs	r3, r3, #4
 8003522:	f003 030f 	and.w	r3, r3, #15
 8003526:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003528:	4a2b      	ldr	r2, [pc, #172]	@ (80035d8 <HAL_RCC_GetSysClockFreq+0x10c>)
 800352a:	69fb      	ldr	r3, [r7, #28]
 800352c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003530:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003532:	693b      	ldr	r3, [r7, #16]
 8003534:	2b00      	cmp	r3, #0
 8003536:	d10d      	bne.n	8003554 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003538:	69fb      	ldr	r3, [r7, #28]
 800353a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800353c:	e00a      	b.n	8003554 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800353e:	693b      	ldr	r3, [r7, #16]
 8003540:	2b04      	cmp	r3, #4
 8003542:	d102      	bne.n	800354a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003544:	4b25      	ldr	r3, [pc, #148]	@ (80035dc <HAL_RCC_GetSysClockFreq+0x110>)
 8003546:	61bb      	str	r3, [r7, #24]
 8003548:	e004      	b.n	8003554 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800354a:	693b      	ldr	r3, [r7, #16]
 800354c:	2b08      	cmp	r3, #8
 800354e:	d101      	bne.n	8003554 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003550:	4b23      	ldr	r3, [pc, #140]	@ (80035e0 <HAL_RCC_GetSysClockFreq+0x114>)
 8003552:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003554:	693b      	ldr	r3, [r7, #16]
 8003556:	2b0c      	cmp	r3, #12
 8003558:	d134      	bne.n	80035c4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800355a:	4b1e      	ldr	r3, [pc, #120]	@ (80035d4 <HAL_RCC_GetSysClockFreq+0x108>)
 800355c:	68db      	ldr	r3, [r3, #12]
 800355e:	f003 0303 	and.w	r3, r3, #3
 8003562:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003564:	68bb      	ldr	r3, [r7, #8]
 8003566:	2b02      	cmp	r3, #2
 8003568:	d003      	beq.n	8003572 <HAL_RCC_GetSysClockFreq+0xa6>
 800356a:	68bb      	ldr	r3, [r7, #8]
 800356c:	2b03      	cmp	r3, #3
 800356e:	d003      	beq.n	8003578 <HAL_RCC_GetSysClockFreq+0xac>
 8003570:	e005      	b.n	800357e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003572:	4b1a      	ldr	r3, [pc, #104]	@ (80035dc <HAL_RCC_GetSysClockFreq+0x110>)
 8003574:	617b      	str	r3, [r7, #20]
      break;
 8003576:	e005      	b.n	8003584 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003578:	4b19      	ldr	r3, [pc, #100]	@ (80035e0 <HAL_RCC_GetSysClockFreq+0x114>)
 800357a:	617b      	str	r3, [r7, #20]
      break;
 800357c:	e002      	b.n	8003584 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800357e:	69fb      	ldr	r3, [r7, #28]
 8003580:	617b      	str	r3, [r7, #20]
      break;
 8003582:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003584:	4b13      	ldr	r3, [pc, #76]	@ (80035d4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003586:	68db      	ldr	r3, [r3, #12]
 8003588:	091b      	lsrs	r3, r3, #4
 800358a:	f003 0307 	and.w	r3, r3, #7
 800358e:	3301      	adds	r3, #1
 8003590:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003592:	4b10      	ldr	r3, [pc, #64]	@ (80035d4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003594:	68db      	ldr	r3, [r3, #12]
 8003596:	0a1b      	lsrs	r3, r3, #8
 8003598:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800359c:	697a      	ldr	r2, [r7, #20]
 800359e:	fb03 f202 	mul.w	r2, r3, r2
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80035a8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80035aa:	4b0a      	ldr	r3, [pc, #40]	@ (80035d4 <HAL_RCC_GetSysClockFreq+0x108>)
 80035ac:	68db      	ldr	r3, [r3, #12]
 80035ae:	0e5b      	lsrs	r3, r3, #25
 80035b0:	f003 0303 	and.w	r3, r3, #3
 80035b4:	3301      	adds	r3, #1
 80035b6:	005b      	lsls	r3, r3, #1
 80035b8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80035ba:	697a      	ldr	r2, [r7, #20]
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	fbb2 f3f3 	udiv	r3, r2, r3
 80035c2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80035c4:	69bb      	ldr	r3, [r7, #24]
}
 80035c6:	4618      	mov	r0, r3
 80035c8:	3724      	adds	r7, #36	@ 0x24
 80035ca:	46bd      	mov	sp, r7
 80035cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d0:	4770      	bx	lr
 80035d2:	bf00      	nop
 80035d4:	40021000 	.word	0x40021000
 80035d8:	08005e04 	.word	0x08005e04
 80035dc:	00f42400 	.word	0x00f42400
 80035e0:	007a1200 	.word	0x007a1200

080035e4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80035e4:	b480      	push	{r7}
 80035e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80035e8:	4b03      	ldr	r3, [pc, #12]	@ (80035f8 <HAL_RCC_GetHCLKFreq+0x14>)
 80035ea:	681b      	ldr	r3, [r3, #0]
}
 80035ec:	4618      	mov	r0, r3
 80035ee:	46bd      	mov	sp, r7
 80035f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f4:	4770      	bx	lr
 80035f6:	bf00      	nop
 80035f8:	20000000 	.word	0x20000000

080035fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003600:	f7ff fff0 	bl	80035e4 <HAL_RCC_GetHCLKFreq>
 8003604:	4602      	mov	r2, r0
 8003606:	4b06      	ldr	r3, [pc, #24]	@ (8003620 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003608:	689b      	ldr	r3, [r3, #8]
 800360a:	0a1b      	lsrs	r3, r3, #8
 800360c:	f003 0307 	and.w	r3, r3, #7
 8003610:	4904      	ldr	r1, [pc, #16]	@ (8003624 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003612:	5ccb      	ldrb	r3, [r1, r3]
 8003614:	f003 031f 	and.w	r3, r3, #31
 8003618:	fa22 f303 	lsr.w	r3, r2, r3
}
 800361c:	4618      	mov	r0, r3
 800361e:	bd80      	pop	{r7, pc}
 8003620:	40021000 	.word	0x40021000
 8003624:	08005dfc 	.word	0x08005dfc

08003628 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800362c:	f7ff ffda 	bl	80035e4 <HAL_RCC_GetHCLKFreq>
 8003630:	4602      	mov	r2, r0
 8003632:	4b06      	ldr	r3, [pc, #24]	@ (800364c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003634:	689b      	ldr	r3, [r3, #8]
 8003636:	0adb      	lsrs	r3, r3, #11
 8003638:	f003 0307 	and.w	r3, r3, #7
 800363c:	4904      	ldr	r1, [pc, #16]	@ (8003650 <HAL_RCC_GetPCLK2Freq+0x28>)
 800363e:	5ccb      	ldrb	r3, [r1, r3]
 8003640:	f003 031f 	and.w	r3, r3, #31
 8003644:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003648:	4618      	mov	r0, r3
 800364a:	bd80      	pop	{r7, pc}
 800364c:	40021000 	.word	0x40021000
 8003650:	08005dfc 	.word	0x08005dfc

08003654 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b086      	sub	sp, #24
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800365c:	2300      	movs	r3, #0
 800365e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003660:	4b2a      	ldr	r3, [pc, #168]	@ (800370c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003662:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003664:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003668:	2b00      	cmp	r3, #0
 800366a:	d003      	beq.n	8003674 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800366c:	f7ff f9b6 	bl	80029dc <HAL_PWREx_GetVoltageRange>
 8003670:	6178      	str	r0, [r7, #20]
 8003672:	e014      	b.n	800369e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003674:	4b25      	ldr	r3, [pc, #148]	@ (800370c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003676:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003678:	4a24      	ldr	r2, [pc, #144]	@ (800370c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800367a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800367e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003680:	4b22      	ldr	r3, [pc, #136]	@ (800370c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003682:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003684:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003688:	60fb      	str	r3, [r7, #12]
 800368a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800368c:	f7ff f9a6 	bl	80029dc <HAL_PWREx_GetVoltageRange>
 8003690:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003692:	4b1e      	ldr	r3, [pc, #120]	@ (800370c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003694:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003696:	4a1d      	ldr	r2, [pc, #116]	@ (800370c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003698:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800369c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800369e:	697b      	ldr	r3, [r7, #20]
 80036a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80036a4:	d10b      	bne.n	80036be <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	2b80      	cmp	r3, #128	@ 0x80
 80036aa:	d919      	bls.n	80036e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2ba0      	cmp	r3, #160	@ 0xa0
 80036b0:	d902      	bls.n	80036b8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80036b2:	2302      	movs	r3, #2
 80036b4:	613b      	str	r3, [r7, #16]
 80036b6:	e013      	b.n	80036e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80036b8:	2301      	movs	r3, #1
 80036ba:	613b      	str	r3, [r7, #16]
 80036bc:	e010      	b.n	80036e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	2b80      	cmp	r3, #128	@ 0x80
 80036c2:	d902      	bls.n	80036ca <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80036c4:	2303      	movs	r3, #3
 80036c6:	613b      	str	r3, [r7, #16]
 80036c8:	e00a      	b.n	80036e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2b80      	cmp	r3, #128	@ 0x80
 80036ce:	d102      	bne.n	80036d6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80036d0:	2302      	movs	r3, #2
 80036d2:	613b      	str	r3, [r7, #16]
 80036d4:	e004      	b.n	80036e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2b70      	cmp	r3, #112	@ 0x70
 80036da:	d101      	bne.n	80036e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80036dc:	2301      	movs	r3, #1
 80036de:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80036e0:	4b0b      	ldr	r3, [pc, #44]	@ (8003710 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f023 0207 	bic.w	r2, r3, #7
 80036e8:	4909      	ldr	r1, [pc, #36]	@ (8003710 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80036ea:	693b      	ldr	r3, [r7, #16]
 80036ec:	4313      	orrs	r3, r2
 80036ee:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80036f0:	4b07      	ldr	r3, [pc, #28]	@ (8003710 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f003 0307 	and.w	r3, r3, #7
 80036f8:	693a      	ldr	r2, [r7, #16]
 80036fa:	429a      	cmp	r2, r3
 80036fc:	d001      	beq.n	8003702 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80036fe:	2301      	movs	r3, #1
 8003700:	e000      	b.n	8003704 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003702:	2300      	movs	r3, #0
}
 8003704:	4618      	mov	r0, r3
 8003706:	3718      	adds	r7, #24
 8003708:	46bd      	mov	sp, r7
 800370a:	bd80      	pop	{r7, pc}
 800370c:	40021000 	.word	0x40021000
 8003710:	40022000 	.word	0x40022000

08003714 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003714:	b580      	push	{r7, lr}
 8003716:	b086      	sub	sp, #24
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800371c:	2300      	movs	r3, #0
 800371e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003720:	2300      	movs	r3, #0
 8003722:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800372c:	2b00      	cmp	r3, #0
 800372e:	d031      	beq.n	8003794 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003734:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003738:	d01a      	beq.n	8003770 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800373a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800373e:	d814      	bhi.n	800376a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003740:	2b00      	cmp	r3, #0
 8003742:	d009      	beq.n	8003758 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003744:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003748:	d10f      	bne.n	800376a <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800374a:	4b5d      	ldr	r3, [pc, #372]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800374c:	68db      	ldr	r3, [r3, #12]
 800374e:	4a5c      	ldr	r2, [pc, #368]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003750:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003754:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003756:	e00c      	b.n	8003772 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	3304      	adds	r3, #4
 800375c:	2100      	movs	r1, #0
 800375e:	4618      	mov	r0, r3
 8003760:	f000 fdbc 	bl	80042dc <RCCEx_PLLSAI1_Config>
 8003764:	4603      	mov	r3, r0
 8003766:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003768:	e003      	b.n	8003772 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800376a:	2301      	movs	r3, #1
 800376c:	74fb      	strb	r3, [r7, #19]
      break;
 800376e:	e000      	b.n	8003772 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8003770:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003772:	7cfb      	ldrb	r3, [r7, #19]
 8003774:	2b00      	cmp	r3, #0
 8003776:	d10b      	bne.n	8003790 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003778:	4b51      	ldr	r3, [pc, #324]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800377a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800377e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003786:	494e      	ldr	r1, [pc, #312]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003788:	4313      	orrs	r3, r2
 800378a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800378e:	e001      	b.n	8003794 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003790:	7cfb      	ldrb	r3, [r7, #19]
 8003792:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800379c:	2b00      	cmp	r3, #0
 800379e:	f000 809e 	beq.w	80038de <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 80037a2:	2300      	movs	r3, #0
 80037a4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80037a6:	4b46      	ldr	r3, [pc, #280]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80037a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d101      	bne.n	80037b6 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 80037b2:	2301      	movs	r3, #1
 80037b4:	e000      	b.n	80037b8 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 80037b6:	2300      	movs	r3, #0
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d00d      	beq.n	80037d8 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80037bc:	4b40      	ldr	r3, [pc, #256]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80037be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037c0:	4a3f      	ldr	r2, [pc, #252]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80037c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80037c6:	6593      	str	r3, [r2, #88]	@ 0x58
 80037c8:	4b3d      	ldr	r3, [pc, #244]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80037ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037d0:	60bb      	str	r3, [r7, #8]
 80037d2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80037d4:	2301      	movs	r3, #1
 80037d6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80037d8:	4b3a      	ldr	r3, [pc, #232]	@ (80038c4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	4a39      	ldr	r2, [pc, #228]	@ (80038c4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80037de:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80037e2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80037e4:	f7fd fbbe 	bl	8000f64 <HAL_GetTick>
 80037e8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80037ea:	e009      	b.n	8003800 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037ec:	f7fd fbba 	bl	8000f64 <HAL_GetTick>
 80037f0:	4602      	mov	r2, r0
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	1ad3      	subs	r3, r2, r3
 80037f6:	2b02      	cmp	r3, #2
 80037f8:	d902      	bls.n	8003800 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 80037fa:	2303      	movs	r3, #3
 80037fc:	74fb      	strb	r3, [r7, #19]
        break;
 80037fe:	e005      	b.n	800380c <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003800:	4b30      	ldr	r3, [pc, #192]	@ (80038c4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003808:	2b00      	cmp	r3, #0
 800380a:	d0ef      	beq.n	80037ec <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 800380c:	7cfb      	ldrb	r3, [r7, #19]
 800380e:	2b00      	cmp	r3, #0
 8003810:	d15a      	bne.n	80038c8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003812:	4b2b      	ldr	r3, [pc, #172]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003814:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003818:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800381c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800381e:	697b      	ldr	r3, [r7, #20]
 8003820:	2b00      	cmp	r3, #0
 8003822:	d01e      	beq.n	8003862 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003828:	697a      	ldr	r2, [r7, #20]
 800382a:	429a      	cmp	r2, r3
 800382c:	d019      	beq.n	8003862 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800382e:	4b24      	ldr	r3, [pc, #144]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003830:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003834:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003838:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800383a:	4b21      	ldr	r3, [pc, #132]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800383c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003840:	4a1f      	ldr	r2, [pc, #124]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003842:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003846:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800384a:	4b1d      	ldr	r3, [pc, #116]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800384c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003850:	4a1b      	ldr	r2, [pc, #108]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003852:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003856:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800385a:	4a19      	ldr	r2, [pc, #100]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800385c:	697b      	ldr	r3, [r7, #20]
 800385e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003862:	697b      	ldr	r3, [r7, #20]
 8003864:	f003 0301 	and.w	r3, r3, #1
 8003868:	2b00      	cmp	r3, #0
 800386a:	d016      	beq.n	800389a <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800386c:	f7fd fb7a 	bl	8000f64 <HAL_GetTick>
 8003870:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003872:	e00b      	b.n	800388c <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003874:	f7fd fb76 	bl	8000f64 <HAL_GetTick>
 8003878:	4602      	mov	r2, r0
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	1ad3      	subs	r3, r2, r3
 800387e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003882:	4293      	cmp	r3, r2
 8003884:	d902      	bls.n	800388c <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8003886:	2303      	movs	r3, #3
 8003888:	74fb      	strb	r3, [r7, #19]
            break;
 800388a:	e006      	b.n	800389a <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800388c:	4b0c      	ldr	r3, [pc, #48]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800388e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003892:	f003 0302 	and.w	r3, r3, #2
 8003896:	2b00      	cmp	r3, #0
 8003898:	d0ec      	beq.n	8003874 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 800389a:	7cfb      	ldrb	r3, [r7, #19]
 800389c:	2b00      	cmp	r3, #0
 800389e:	d10b      	bne.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80038a0:	4b07      	ldr	r3, [pc, #28]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80038a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038a6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038ae:	4904      	ldr	r1, [pc, #16]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80038b0:	4313      	orrs	r3, r2
 80038b2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80038b6:	e009      	b.n	80038cc <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80038b8:	7cfb      	ldrb	r3, [r7, #19]
 80038ba:	74bb      	strb	r3, [r7, #18]
 80038bc:	e006      	b.n	80038cc <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 80038be:	bf00      	nop
 80038c0:	40021000 	.word	0x40021000
 80038c4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038c8:	7cfb      	ldrb	r3, [r7, #19]
 80038ca:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80038cc:	7c7b      	ldrb	r3, [r7, #17]
 80038ce:	2b01      	cmp	r3, #1
 80038d0:	d105      	bne.n	80038de <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80038d2:	4b8a      	ldr	r3, [pc, #552]	@ (8003afc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80038d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038d6:	4a89      	ldr	r2, [pc, #548]	@ (8003afc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80038d8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80038dc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f003 0301 	and.w	r3, r3, #1
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d00a      	beq.n	8003900 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80038ea:	4b84      	ldr	r3, [pc, #528]	@ (8003afc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80038ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038f0:	f023 0203 	bic.w	r2, r3, #3
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6a1b      	ldr	r3, [r3, #32]
 80038f8:	4980      	ldr	r1, [pc, #512]	@ (8003afc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80038fa:	4313      	orrs	r3, r2
 80038fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f003 0302 	and.w	r3, r3, #2
 8003908:	2b00      	cmp	r3, #0
 800390a:	d00a      	beq.n	8003922 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800390c:	4b7b      	ldr	r3, [pc, #492]	@ (8003afc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800390e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003912:	f023 020c 	bic.w	r2, r3, #12
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800391a:	4978      	ldr	r1, [pc, #480]	@ (8003afc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800391c:	4313      	orrs	r3, r2
 800391e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f003 0320 	and.w	r3, r3, #32
 800392a:	2b00      	cmp	r3, #0
 800392c:	d00a      	beq.n	8003944 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800392e:	4b73      	ldr	r3, [pc, #460]	@ (8003afc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003930:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003934:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800393c:	496f      	ldr	r1, [pc, #444]	@ (8003afc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800393e:	4313      	orrs	r3, r2
 8003940:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800394c:	2b00      	cmp	r3, #0
 800394e:	d00a      	beq.n	8003966 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003950:	4b6a      	ldr	r3, [pc, #424]	@ (8003afc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003952:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003956:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800395e:	4967      	ldr	r1, [pc, #412]	@ (8003afc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003960:	4313      	orrs	r3, r2
 8003962:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800396e:	2b00      	cmp	r3, #0
 8003970:	d00a      	beq.n	8003988 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003972:	4b62      	ldr	r3, [pc, #392]	@ (8003afc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003974:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003978:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003980:	495e      	ldr	r1, [pc, #376]	@ (8003afc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003982:	4313      	orrs	r3, r2
 8003984:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003990:	2b00      	cmp	r3, #0
 8003992:	d00a      	beq.n	80039aa <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003994:	4b59      	ldr	r3, [pc, #356]	@ (8003afc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003996:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800399a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039a2:	4956      	ldr	r1, [pc, #344]	@ (8003afc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80039a4:	4313      	orrs	r3, r2
 80039a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d00a      	beq.n	80039cc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80039b6:	4b51      	ldr	r3, [pc, #324]	@ (8003afc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80039b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039bc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039c4:	494d      	ldr	r1, [pc, #308]	@ (8003afc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80039c6:	4313      	orrs	r3, r2
 80039c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d028      	beq.n	8003a2a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80039d8:	4b48      	ldr	r3, [pc, #288]	@ (8003afc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80039da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039de:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039e6:	4945      	ldr	r1, [pc, #276]	@ (8003afc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80039e8:	4313      	orrs	r3, r2
 80039ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039f2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80039f6:	d106      	bne.n	8003a06 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80039f8:	4b40      	ldr	r3, [pc, #256]	@ (8003afc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80039fa:	68db      	ldr	r3, [r3, #12]
 80039fc:	4a3f      	ldr	r2, [pc, #252]	@ (8003afc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80039fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003a02:	60d3      	str	r3, [r2, #12]
 8003a04:	e011      	b.n	8003a2a <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a0a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003a0e:	d10c      	bne.n	8003a2a <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	3304      	adds	r3, #4
 8003a14:	2101      	movs	r1, #1
 8003a16:	4618      	mov	r0, r3
 8003a18:	f000 fc60 	bl	80042dc <RCCEx_PLLSAI1_Config>
 8003a1c:	4603      	mov	r3, r0
 8003a1e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003a20:	7cfb      	ldrb	r3, [r7, #19]
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d001      	beq.n	8003a2a <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 8003a26:	7cfb      	ldrb	r3, [r7, #19]
 8003a28:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d028      	beq.n	8003a88 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003a36:	4b31      	ldr	r3, [pc, #196]	@ (8003afc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003a38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a3c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a44:	492d      	ldr	r1, [pc, #180]	@ (8003afc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003a46:	4313      	orrs	r3, r2
 8003a48:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a50:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003a54:	d106      	bne.n	8003a64 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003a56:	4b29      	ldr	r3, [pc, #164]	@ (8003afc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003a58:	68db      	ldr	r3, [r3, #12]
 8003a5a:	4a28      	ldr	r2, [pc, #160]	@ (8003afc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003a5c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003a60:	60d3      	str	r3, [r2, #12]
 8003a62:	e011      	b.n	8003a88 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a68:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003a6c:	d10c      	bne.n	8003a88 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	3304      	adds	r3, #4
 8003a72:	2101      	movs	r1, #1
 8003a74:	4618      	mov	r0, r3
 8003a76:	f000 fc31 	bl	80042dc <RCCEx_PLLSAI1_Config>
 8003a7a:	4603      	mov	r3, r0
 8003a7c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003a7e:	7cfb      	ldrb	r3, [r7, #19]
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d001      	beq.n	8003a88 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 8003a84:	7cfb      	ldrb	r3, [r7, #19]
 8003a86:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d01c      	beq.n	8003ace <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003a94:	4b19      	ldr	r3, [pc, #100]	@ (8003afc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003a96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a9a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003aa2:	4916      	ldr	r1, [pc, #88]	@ (8003afc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003aa4:	4313      	orrs	r3, r2
 8003aa6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003aae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003ab2:	d10c      	bne.n	8003ace <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	3304      	adds	r3, #4
 8003ab8:	2102      	movs	r1, #2
 8003aba:	4618      	mov	r0, r3
 8003abc:	f000 fc0e 	bl	80042dc <RCCEx_PLLSAI1_Config>
 8003ac0:	4603      	mov	r3, r0
 8003ac2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003ac4:	7cfb      	ldrb	r3, [r7, #19]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d001      	beq.n	8003ace <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 8003aca:	7cfb      	ldrb	r3, [r7, #19]
 8003acc:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d00a      	beq.n	8003af0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003ada:	4b08      	ldr	r3, [pc, #32]	@ (8003afc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003adc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ae0:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ae8:	4904      	ldr	r1, [pc, #16]	@ (8003afc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003aea:	4313      	orrs	r3, r2
 8003aec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003af0:	7cbb      	ldrb	r3, [r7, #18]
}
 8003af2:	4618      	mov	r0, r3
 8003af4:	3718      	adds	r7, #24
 8003af6:	46bd      	mov	sp, r7
 8003af8:	bd80      	pop	{r7, pc}
 8003afa:	bf00      	nop
 8003afc:	40021000 	.word	0x40021000

08003b00 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b088      	sub	sp, #32
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8003b08:	2300      	movs	r3, #0
 8003b0a:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003b12:	d13a      	bne.n	8003b8a <HAL_RCCEx_GetPeriphCLKFreq+0x8a>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8003b14:	4b9a      	ldr	r3, [pc, #616]	@ (8003d80 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8003b16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b1a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b1e:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 8003b20:	693b      	ldr	r3, [r7, #16]
 8003b22:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003b26:	d025      	beq.n	8003b74 <HAL_RCCEx_GetPeriphCLKFreq+0x74>
 8003b28:	693b      	ldr	r3, [r7, #16]
 8003b2a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003b2e:	f200 83b2 	bhi.w	8004296 <HAL_RCCEx_GetPeriphCLKFreq+0x796>
 8003b32:	693b      	ldr	r3, [r7, #16]
 8003b34:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b38:	d004      	beq.n	8003b44 <HAL_RCCEx_GetPeriphCLKFreq+0x44>
 8003b3a:	693b      	ldr	r3, [r7, #16]
 8003b3c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b40:	d00c      	beq.n	8003b5c <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 8003b42:	e3a8      	b.n	8004296 <HAL_RCCEx_GetPeriphCLKFreq+0x796>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003b44:	4b8e      	ldr	r3, [pc, #568]	@ (8003d80 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8003b46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b4a:	f003 0302 	and.w	r3, r3, #2
 8003b4e:	2b02      	cmp	r3, #2
 8003b50:	f040 83a3 	bne.w	800429a <HAL_RCCEx_GetPeriphCLKFreq+0x79a>
        frequency = LSE_VALUE;
 8003b54:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003b58:	61fb      	str	r3, [r7, #28]
      break;
 8003b5a:	e39e      	b.n	800429a <HAL_RCCEx_GetPeriphCLKFreq+0x79a>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8003b5c:	4b88      	ldr	r3, [pc, #544]	@ (8003d80 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8003b5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003b62:	f003 0302 	and.w	r3, r3, #2
 8003b66:	2b02      	cmp	r3, #2
 8003b68:	f040 8399 	bne.w	800429e <HAL_RCCEx_GetPeriphCLKFreq+0x79e>
          frequency = LSI_VALUE;
 8003b6c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8003b70:	61fb      	str	r3, [r7, #28]
      break;
 8003b72:	e394      	b.n	800429e <HAL_RCCEx_GetPeriphCLKFreq+0x79e>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003b74:	4b82      	ldr	r3, [pc, #520]	@ (8003d80 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b7c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003b80:	f040 8394 	bne.w	80042ac <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
        frequency = HSE_VALUE / 32U;
 8003b84:	4b7f      	ldr	r3, [pc, #508]	@ (8003d84 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8003b86:	61fb      	str	r3, [r7, #28]
      break;
 8003b88:	e390      	b.n	80042ac <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003b8a:	4b7d      	ldr	r3, [pc, #500]	@ (8003d80 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8003b8c:	68db      	ldr	r3, [r3, #12]
 8003b8e:	f003 0303 	and.w	r3, r3, #3
 8003b92:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 8003b94:	697b      	ldr	r3, [r7, #20]
 8003b96:	2b03      	cmp	r3, #3
 8003b98:	d036      	beq.n	8003c08 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8003b9a:	697b      	ldr	r3, [r7, #20]
 8003b9c:	2b03      	cmp	r3, #3
 8003b9e:	d840      	bhi.n	8003c22 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
 8003ba0:	697b      	ldr	r3, [r7, #20]
 8003ba2:	2b01      	cmp	r3, #1
 8003ba4:	d003      	beq.n	8003bae <HAL_RCCEx_GetPeriphCLKFreq+0xae>
 8003ba6:	697b      	ldr	r3, [r7, #20]
 8003ba8:	2b02      	cmp	r3, #2
 8003baa:	d020      	beq.n	8003bee <HAL_RCCEx_GetPeriphCLKFreq+0xee>
 8003bac:	e039      	b.n	8003c22 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8003bae:	4b74      	ldr	r3, [pc, #464]	@ (8003d80 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f003 0302 	and.w	r3, r3, #2
 8003bb6:	2b02      	cmp	r3, #2
 8003bb8:	d116      	bne.n	8003be8 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8003bba:	4b71      	ldr	r3, [pc, #452]	@ (8003d80 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f003 0308 	and.w	r3, r3, #8
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d005      	beq.n	8003bd2 <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
 8003bc6:	4b6e      	ldr	r3, [pc, #440]	@ (8003d80 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	091b      	lsrs	r3, r3, #4
 8003bcc:	f003 030f 	and.w	r3, r3, #15
 8003bd0:	e005      	b.n	8003bde <HAL_RCCEx_GetPeriphCLKFreq+0xde>
 8003bd2:	4b6b      	ldr	r3, [pc, #428]	@ (8003d80 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8003bd4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003bd8:	0a1b      	lsrs	r3, r3, #8
 8003bda:	f003 030f 	and.w	r3, r3, #15
 8003bde:	4a6a      	ldr	r2, [pc, #424]	@ (8003d88 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8003be0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003be4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8003be6:	e01f      	b.n	8003c28 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
        pllvco = 0U;
 8003be8:	2300      	movs	r3, #0
 8003bea:	61bb      	str	r3, [r7, #24]
      break;
 8003bec:	e01c      	b.n	8003c28 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003bee:	4b64      	ldr	r3, [pc, #400]	@ (8003d80 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003bf6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003bfa:	d102      	bne.n	8003c02 <HAL_RCCEx_GetPeriphCLKFreq+0x102>
      {
        pllvco = HSI_VALUE;
 8003bfc:	4b63      	ldr	r3, [pc, #396]	@ (8003d8c <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8003bfe:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8003c00:	e012      	b.n	8003c28 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
        pllvco = 0U;
 8003c02:	2300      	movs	r3, #0
 8003c04:	61bb      	str	r3, [r7, #24]
      break;
 8003c06:	e00f      	b.n	8003c28 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003c08:	4b5d      	ldr	r3, [pc, #372]	@ (8003d80 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c10:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003c14:	d102      	bne.n	8003c1c <HAL_RCCEx_GetPeriphCLKFreq+0x11c>
      {
        pllvco = HSE_VALUE;
 8003c16:	4b5e      	ldr	r3, [pc, #376]	@ (8003d90 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8003c18:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8003c1a:	e005      	b.n	8003c28 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
        pllvco = 0U;
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	61bb      	str	r3, [r7, #24]
      break;
 8003c20:	e002      	b.n	8003c28 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
    default:
      /* No source */
      pllvco = 0U;
 8003c22:	2300      	movs	r3, #0
 8003c24:	61bb      	str	r3, [r7, #24]
      break;
 8003c26:	bf00      	nop
    }

    switch(PeriphClk)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003c2e:	d068      	beq.n	8003d02 <HAL_RCCEx_GetPeriphCLKFreq+0x202>
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003c36:	f200 833b 	bhi.w	80042b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003c40:	f000 830c 	beq.w	800425c <HAL_RCCEx_GetPeriphCLKFreq+0x75c>
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003c4a:	f200 8331 	bhi.w	80042b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003c54:	f000 81ce 	beq.w	8003ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003c5e:	f200 8327 	bhi.w	80042b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c68:	d04b      	beq.n	8003d02 <HAL_RCCEx_GetPeriphCLKFreq+0x202>
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c70:	f200 831e 	bhi.w	80042b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003c7a:	d03b      	beq.n	8003cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f4>
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003c82:	f200 8315 	bhi.w	80042b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c8c:	f000 829c 	beq.w	80041c8 <HAL_RCCEx_GetPeriphCLKFreq+0x6c8>
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c96:	f200 830b 	bhi.w	80042b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003ca0:	f000 8248 	beq.w	8004134 <HAL_RCCEx_GetPeriphCLKFreq+0x634>
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003caa:	f200 8301 	bhi.w	80042b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003cb4:	f000 8212 	beq.w	80040dc <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003cbe:	f200 82f7 	bhi.w	80042b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	2b40      	cmp	r3, #64	@ 0x40
 8003cc6:	f000 81dd 	beq.w	8004084 <HAL_RCCEx_GetPeriphCLKFreq+0x584>
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	2b40      	cmp	r3, #64	@ 0x40
 8003cce:	f200 82ef 	bhi.w	80042b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	2b20      	cmp	r3, #32
 8003cd6:	f000 814c 	beq.w	8003f72 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	2b20      	cmp	r3, #32
 8003cde:	f200 82e7 	bhi.w	80042b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2b01      	cmp	r3, #1
 8003ce6:	f000 80c3 	beq.w	8003e70 <HAL_RCCEx_GetPeriphCLKFreq+0x370>
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	2b02      	cmp	r3, #2
 8003cee:	f000 80f6 	beq.w	8003ede <HAL_RCCEx_GetPeriphCLKFreq+0x3de>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8003cf2:	e2dd      	b.n	80042b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8003cf4:	69b9      	ldr	r1, [r7, #24]
 8003cf6:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8003cfa:	f000 fbe1 	bl	80044c0 <RCCEx_GetSAIxPeriphCLKFreq>
 8003cfe:	61f8      	str	r0, [r7, #28]
      break;
 8003d00:	e2d7      	b.n	80042b2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8003d02:	4b1f      	ldr	r3, [pc, #124]	@ (8003d80 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8003d04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d08:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8003d0c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003d0e:	693b      	ldr	r3, [r7, #16]
 8003d10:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8003d14:	d016      	beq.n	8003d44 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
 8003d16:	693b      	ldr	r3, [r7, #16]
 8003d18:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8003d1c:	f200 809e 	bhi.w	8003e5c <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
 8003d20:	693b      	ldr	r3, [r7, #16]
 8003d22:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003d26:	d035      	beq.n	8003d94 <HAL_RCCEx_GetPeriphCLKFreq+0x294>
 8003d28:	693b      	ldr	r3, [r7, #16]
 8003d2a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003d2e:	f200 8095 	bhi.w	8003e5c <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
 8003d32:	693b      	ldr	r3, [r7, #16]
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	f000 8087 	beq.w	8003e48 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
 8003d3a:	693b      	ldr	r3, [r7, #16]
 8003d3c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003d40:	d055      	beq.n	8003dee <HAL_RCCEx_GetPeriphCLKFreq+0x2ee>
          break;
 8003d42:	e08b      	b.n	8003e5c <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8003d44:	4b0e      	ldr	r3, [pc, #56]	@ (8003d80 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f003 0302 	and.w	r3, r3, #2
 8003d4c:	2b02      	cmp	r3, #2
 8003d4e:	f040 8087 	bne.w	8003e60 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8003d52:	4b0b      	ldr	r3, [pc, #44]	@ (8003d80 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f003 0308 	and.w	r3, r3, #8
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d005      	beq.n	8003d6a <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 8003d5e:	4b08      	ldr	r3, [pc, #32]	@ (8003d80 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	091b      	lsrs	r3, r3, #4
 8003d64:	f003 030f 	and.w	r3, r3, #15
 8003d68:	e005      	b.n	8003d76 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8003d6a:	4b05      	ldr	r3, [pc, #20]	@ (8003d80 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8003d6c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d70:	0a1b      	lsrs	r3, r3, #8
 8003d72:	f003 030f 	and.w	r3, r3, #15
 8003d76:	4a04      	ldr	r2, [pc, #16]	@ (8003d88 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8003d78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d7c:	61fb      	str	r3, [r7, #28]
          break;
 8003d7e:	e06f      	b.n	8003e60 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
 8003d80:	40021000 	.word	0x40021000
 8003d84:	0003d090 	.word	0x0003d090
 8003d88:	08005e04 	.word	0x08005e04
 8003d8c:	00f42400 	.word	0x00f42400
 8003d90:	007a1200 	.word	0x007a1200
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8003d94:	4ba0      	ldr	r3, [pc, #640]	@ (8004018 <HAL_RCCEx_GetPeriphCLKFreq+0x518>)
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d9c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003da0:	d160      	bne.n	8003e64 <HAL_RCCEx_GetPeriphCLKFreq+0x364>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8003da2:	4b9d      	ldr	r3, [pc, #628]	@ (8004018 <HAL_RCCEx_GetPeriphCLKFreq+0x518>)
 8003da4:	68db      	ldr	r3, [r3, #12]
 8003da6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003daa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003dae:	d159      	bne.n	8003e64 <HAL_RCCEx_GetPeriphCLKFreq+0x364>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8003db0:	4b99      	ldr	r3, [pc, #612]	@ (8004018 <HAL_RCCEx_GetPeriphCLKFreq+0x518>)
 8003db2:	68db      	ldr	r3, [r3, #12]
 8003db4:	0a1b      	lsrs	r3, r3, #8
 8003db6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003dba:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003dbc:	69bb      	ldr	r3, [r7, #24]
 8003dbe:	68fa      	ldr	r2, [r7, #12]
 8003dc0:	fb03 f202 	mul.w	r2, r3, r2
 8003dc4:	4b94      	ldr	r3, [pc, #592]	@ (8004018 <HAL_RCCEx_GetPeriphCLKFreq+0x518>)
 8003dc6:	68db      	ldr	r3, [r3, #12]
 8003dc8:	091b      	lsrs	r3, r3, #4
 8003dca:	f003 0307 	and.w	r3, r3, #7
 8003dce:	3301      	adds	r3, #1
 8003dd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dd4:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8003dd6:	4b90      	ldr	r3, [pc, #576]	@ (8004018 <HAL_RCCEx_GetPeriphCLKFreq+0x518>)
 8003dd8:	68db      	ldr	r3, [r3, #12]
 8003dda:	0d5b      	lsrs	r3, r3, #21
 8003ddc:	f003 0303 	and.w	r3, r3, #3
 8003de0:	3301      	adds	r3, #1
 8003de2:	005b      	lsls	r3, r3, #1
 8003de4:	69ba      	ldr	r2, [r7, #24]
 8003de6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dea:	61fb      	str	r3, [r7, #28]
          break;
 8003dec:	e03a      	b.n	8003e64 <HAL_RCCEx_GetPeriphCLKFreq+0x364>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8003dee:	4b8a      	ldr	r3, [pc, #552]	@ (8004018 <HAL_RCCEx_GetPeriphCLKFreq+0x518>)
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003df6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003dfa:	d135      	bne.n	8003e68 <HAL_RCCEx_GetPeriphCLKFreq+0x368>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8003dfc:	4b86      	ldr	r3, [pc, #536]	@ (8004018 <HAL_RCCEx_GetPeriphCLKFreq+0x518>)
 8003dfe:	691b      	ldr	r3, [r3, #16]
 8003e00:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003e04:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003e08:	d12e      	bne.n	8003e68 <HAL_RCCEx_GetPeriphCLKFreq+0x368>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8003e0a:	4b83      	ldr	r3, [pc, #524]	@ (8004018 <HAL_RCCEx_GetPeriphCLKFreq+0x518>)
 8003e0c:	691b      	ldr	r3, [r3, #16]
 8003e0e:	0a1b      	lsrs	r3, r3, #8
 8003e10:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003e14:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003e16:	69bb      	ldr	r3, [r7, #24]
 8003e18:	68fa      	ldr	r2, [r7, #12]
 8003e1a:	fb03 f202 	mul.w	r2, r3, r2
 8003e1e:	4b7e      	ldr	r3, [pc, #504]	@ (8004018 <HAL_RCCEx_GetPeriphCLKFreq+0x518>)
 8003e20:	68db      	ldr	r3, [r3, #12]
 8003e22:	091b      	lsrs	r3, r3, #4
 8003e24:	f003 0307 	and.w	r3, r3, #7
 8003e28:	3301      	adds	r3, #1
 8003e2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e2e:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8003e30:	4b79      	ldr	r3, [pc, #484]	@ (8004018 <HAL_RCCEx_GetPeriphCLKFreq+0x518>)
 8003e32:	691b      	ldr	r3, [r3, #16]
 8003e34:	0d5b      	lsrs	r3, r3, #21
 8003e36:	f003 0303 	and.w	r3, r3, #3
 8003e3a:	3301      	adds	r3, #1
 8003e3c:	005b      	lsls	r3, r3, #1
 8003e3e:	69ba      	ldr	r2, [r7, #24]
 8003e40:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e44:	61fb      	str	r3, [r7, #28]
          break;
 8003e46:	e00f      	b.n	8003e68 <HAL_RCCEx_GetPeriphCLKFreq+0x368>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 8003e48:	4b73      	ldr	r3, [pc, #460]	@ (8004018 <HAL_RCCEx_GetPeriphCLKFreq+0x518>)
 8003e4a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003e4e:	f003 0302 	and.w	r3, r3, #2
 8003e52:	2b02      	cmp	r3, #2
 8003e54:	d10a      	bne.n	8003e6c <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
            frequency = HSI48_VALUE;
 8003e56:	4b71      	ldr	r3, [pc, #452]	@ (800401c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8003e58:	61fb      	str	r3, [r7, #28]
          break;
 8003e5a:	e007      	b.n	8003e6c <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
          break;
 8003e5c:	bf00      	nop
 8003e5e:	e228      	b.n	80042b2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          break;
 8003e60:	bf00      	nop
 8003e62:	e226      	b.n	80042b2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          break;
 8003e64:	bf00      	nop
 8003e66:	e224      	b.n	80042b2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          break;
 8003e68:	bf00      	nop
 8003e6a:	e222      	b.n	80042b2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          break;
 8003e6c:	bf00      	nop
        break;
 8003e6e:	e220      	b.n	80042b2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8003e70:	4b69      	ldr	r3, [pc, #420]	@ (8004018 <HAL_RCCEx_GetPeriphCLKFreq+0x518>)
 8003e72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e76:	f003 0303 	and.w	r3, r3, #3
 8003e7a:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003e7c:	693b      	ldr	r3, [r7, #16]
 8003e7e:	2b03      	cmp	r3, #3
 8003e80:	d827      	bhi.n	8003ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x3d2>
 8003e82:	a201      	add	r2, pc, #4	@ (adr r2, 8003e88 <HAL_RCCEx_GetPeriphCLKFreq+0x388>)
 8003e84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e88:	08003e99 	.word	0x08003e99
 8003e8c:	08003ea1 	.word	0x08003ea1
 8003e90:	08003ea9 	.word	0x08003ea9
 8003e94:	08003ebd 	.word	0x08003ebd
          frequency = HAL_RCC_GetPCLK2Freq();
 8003e98:	f7ff fbc6 	bl	8003628 <HAL_RCC_GetPCLK2Freq>
 8003e9c:	61f8      	str	r0, [r7, #28]
          break;
 8003e9e:	e01d      	b.n	8003edc <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
          frequency = HAL_RCC_GetSysClockFreq();
 8003ea0:	f7ff fb14 	bl	80034cc <HAL_RCC_GetSysClockFreq>
 8003ea4:	61f8      	str	r0, [r7, #28]
          break;
 8003ea6:	e019      	b.n	8003edc <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003ea8:	4b5b      	ldr	r3, [pc, #364]	@ (8004018 <HAL_RCCEx_GetPeriphCLKFreq+0x518>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003eb0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003eb4:	d10f      	bne.n	8003ed6 <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
            frequency = HSI_VALUE;
 8003eb6:	4b5a      	ldr	r3, [pc, #360]	@ (8004020 <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 8003eb8:	61fb      	str	r3, [r7, #28]
          break;
 8003eba:	e00c      	b.n	8003ed6 <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003ebc:	4b56      	ldr	r3, [pc, #344]	@ (8004018 <HAL_RCCEx_GetPeriphCLKFreq+0x518>)
 8003ebe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ec2:	f003 0302 	and.w	r3, r3, #2
 8003ec6:	2b02      	cmp	r3, #2
 8003ec8:	d107      	bne.n	8003eda <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
            frequency = LSE_VALUE;
 8003eca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003ece:	61fb      	str	r3, [r7, #28]
          break;
 8003ed0:	e003      	b.n	8003eda <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
          break;
 8003ed2:	bf00      	nop
 8003ed4:	e1ed      	b.n	80042b2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          break;
 8003ed6:	bf00      	nop
 8003ed8:	e1eb      	b.n	80042b2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          break;
 8003eda:	bf00      	nop
        break;
 8003edc:	e1e9      	b.n	80042b2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8003ede:	4b4e      	ldr	r3, [pc, #312]	@ (8004018 <HAL_RCCEx_GetPeriphCLKFreq+0x518>)
 8003ee0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ee4:	f003 030c 	and.w	r3, r3, #12
 8003ee8:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003eea:	693b      	ldr	r3, [r7, #16]
 8003eec:	2b0c      	cmp	r3, #12
 8003eee:	d83a      	bhi.n	8003f66 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 8003ef0:	a201      	add	r2, pc, #4	@ (adr r2, 8003ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x3f8>)
 8003ef2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ef6:	bf00      	nop
 8003ef8:	08003f2d 	.word	0x08003f2d
 8003efc:	08003f67 	.word	0x08003f67
 8003f00:	08003f67 	.word	0x08003f67
 8003f04:	08003f67 	.word	0x08003f67
 8003f08:	08003f35 	.word	0x08003f35
 8003f0c:	08003f67 	.word	0x08003f67
 8003f10:	08003f67 	.word	0x08003f67
 8003f14:	08003f67 	.word	0x08003f67
 8003f18:	08003f3d 	.word	0x08003f3d
 8003f1c:	08003f67 	.word	0x08003f67
 8003f20:	08003f67 	.word	0x08003f67
 8003f24:	08003f67 	.word	0x08003f67
 8003f28:	08003f51 	.word	0x08003f51
          frequency = HAL_RCC_GetPCLK1Freq();
 8003f2c:	f7ff fb66 	bl	80035fc <HAL_RCC_GetPCLK1Freq>
 8003f30:	61f8      	str	r0, [r7, #28]
          break;
 8003f32:	e01d      	b.n	8003f70 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
          frequency = HAL_RCC_GetSysClockFreq();
 8003f34:	f7ff faca 	bl	80034cc <HAL_RCC_GetSysClockFreq>
 8003f38:	61f8      	str	r0, [r7, #28]
          break;
 8003f3a:	e019      	b.n	8003f70 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003f3c:	4b36      	ldr	r3, [pc, #216]	@ (8004018 <HAL_RCCEx_GetPeriphCLKFreq+0x518>)
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f44:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f48:	d10f      	bne.n	8003f6a <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
            frequency = HSI_VALUE;
 8003f4a:	4b35      	ldr	r3, [pc, #212]	@ (8004020 <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 8003f4c:	61fb      	str	r3, [r7, #28]
          break;
 8003f4e:	e00c      	b.n	8003f6a <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003f50:	4b31      	ldr	r3, [pc, #196]	@ (8004018 <HAL_RCCEx_GetPeriphCLKFreq+0x518>)
 8003f52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f56:	f003 0302 	and.w	r3, r3, #2
 8003f5a:	2b02      	cmp	r3, #2
 8003f5c:	d107      	bne.n	8003f6e <HAL_RCCEx_GetPeriphCLKFreq+0x46e>
            frequency = LSE_VALUE;
 8003f5e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003f62:	61fb      	str	r3, [r7, #28]
          break;
 8003f64:	e003      	b.n	8003f6e <HAL_RCCEx_GetPeriphCLKFreq+0x46e>
          break;
 8003f66:	bf00      	nop
 8003f68:	e1a3      	b.n	80042b2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          break;
 8003f6a:	bf00      	nop
 8003f6c:	e1a1      	b.n	80042b2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          break;
 8003f6e:	bf00      	nop
        break;
 8003f70:	e19f      	b.n	80042b2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8003f72:	4b29      	ldr	r3, [pc, #164]	@ (8004018 <HAL_RCCEx_GetPeriphCLKFreq+0x518>)
 8003f74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f78:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003f7c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003f7e:	693b      	ldr	r3, [r7, #16]
 8003f80:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003f84:	d025      	beq.n	8003fd2 <HAL_RCCEx_GetPeriphCLKFreq+0x4d2>
 8003f86:	693b      	ldr	r3, [r7, #16]
 8003f88:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003f8c:	d82c      	bhi.n	8003fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
 8003f8e:	693b      	ldr	r3, [r7, #16]
 8003f90:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003f94:	d013      	beq.n	8003fbe <HAL_RCCEx_GetPeriphCLKFreq+0x4be>
 8003f96:	693b      	ldr	r3, [r7, #16]
 8003f98:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003f9c:	d824      	bhi.n	8003fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
 8003f9e:	693b      	ldr	r3, [r7, #16]
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d004      	beq.n	8003fae <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 8003fa4:	693b      	ldr	r3, [r7, #16]
 8003fa6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003faa:	d004      	beq.n	8003fb6 <HAL_RCCEx_GetPeriphCLKFreq+0x4b6>
          break;
 8003fac:	e01c      	b.n	8003fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003fae:	f7ff fb25 	bl	80035fc <HAL_RCC_GetPCLK1Freq>
 8003fb2:	61f8      	str	r0, [r7, #28]
          break;
 8003fb4:	e01d      	b.n	8003ff2 <HAL_RCCEx_GetPeriphCLKFreq+0x4f2>
          frequency = HAL_RCC_GetSysClockFreq();
 8003fb6:	f7ff fa89 	bl	80034cc <HAL_RCC_GetSysClockFreq>
 8003fba:	61f8      	str	r0, [r7, #28]
          break;
 8003fbc:	e019      	b.n	8003ff2 <HAL_RCCEx_GetPeriphCLKFreq+0x4f2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003fbe:	4b16      	ldr	r3, [pc, #88]	@ (8004018 <HAL_RCCEx_GetPeriphCLKFreq+0x518>)
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003fc6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003fca:	d10f      	bne.n	8003fec <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
            frequency = HSI_VALUE;
 8003fcc:	4b14      	ldr	r3, [pc, #80]	@ (8004020 <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 8003fce:	61fb      	str	r3, [r7, #28]
          break;
 8003fd0:	e00c      	b.n	8003fec <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003fd2:	4b11      	ldr	r3, [pc, #68]	@ (8004018 <HAL_RCCEx_GetPeriphCLKFreq+0x518>)
 8003fd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fd8:	f003 0302 	and.w	r3, r3, #2
 8003fdc:	2b02      	cmp	r3, #2
 8003fde:	d107      	bne.n	8003ff0 <HAL_RCCEx_GetPeriphCLKFreq+0x4f0>
            frequency = LSE_VALUE;
 8003fe0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003fe4:	61fb      	str	r3, [r7, #28]
          break;
 8003fe6:	e003      	b.n	8003ff0 <HAL_RCCEx_GetPeriphCLKFreq+0x4f0>
          break;
 8003fe8:	bf00      	nop
 8003fea:	e162      	b.n	80042b2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          break;
 8003fec:	bf00      	nop
 8003fee:	e160      	b.n	80042b2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          break;
 8003ff0:	bf00      	nop
        break;
 8003ff2:	e15e      	b.n	80042b2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8003ff4:	4b08      	ldr	r3, [pc, #32]	@ (8004018 <HAL_RCCEx_GetPeriphCLKFreq+0x518>)
 8003ff6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ffa:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003ffe:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004000:	693b      	ldr	r3, [r7, #16]
 8004002:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004006:	d00d      	beq.n	8004024 <HAL_RCCEx_GetPeriphCLKFreq+0x524>
 8004008:	693b      	ldr	r3, [r7, #16]
 800400a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800400e:	d135      	bne.n	800407c <HAL_RCCEx_GetPeriphCLKFreq+0x57c>
          frequency = HAL_RCC_GetSysClockFreq();
 8004010:	f7ff fa5c 	bl	80034cc <HAL_RCC_GetSysClockFreq>
 8004014:	61f8      	str	r0, [r7, #28]
          break;
 8004016:	e034      	b.n	8004082 <HAL_RCCEx_GetPeriphCLKFreq+0x582>
 8004018:	40021000 	.word	0x40021000
 800401c:	02dc6c00 	.word	0x02dc6c00
 8004020:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 8004024:	4b9f      	ldr	r3, [pc, #636]	@ (80042a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>)
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800402c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004030:	d126      	bne.n	8004080 <HAL_RCCEx_GetPeriphCLKFreq+0x580>
 8004032:	4b9c      	ldr	r3, [pc, #624]	@ (80042a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>)
 8004034:	691b      	ldr	r3, [r3, #16]
 8004036:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800403a:	2b00      	cmp	r3, #0
 800403c:	d020      	beq.n	8004080 <HAL_RCCEx_GetPeriphCLKFreq+0x580>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800403e:	4b99      	ldr	r3, [pc, #612]	@ (80042a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>)
 8004040:	691b      	ldr	r3, [r3, #16]
 8004042:	0a1b      	lsrs	r3, r3, #8
 8004044:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004048:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800404a:	69bb      	ldr	r3, [r7, #24]
 800404c:	68fa      	ldr	r2, [r7, #12]
 800404e:	fb03 f202 	mul.w	r2, r3, r2
 8004052:	4b94      	ldr	r3, [pc, #592]	@ (80042a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>)
 8004054:	68db      	ldr	r3, [r3, #12]
 8004056:	091b      	lsrs	r3, r3, #4
 8004058:	f003 0307 	and.w	r3, r3, #7
 800405c:	3301      	adds	r3, #1
 800405e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004062:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8004064:	4b8f      	ldr	r3, [pc, #572]	@ (80042a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>)
 8004066:	691b      	ldr	r3, [r3, #16]
 8004068:	0e5b      	lsrs	r3, r3, #25
 800406a:	f003 0303 	and.w	r3, r3, #3
 800406e:	3301      	adds	r3, #1
 8004070:	005b      	lsls	r3, r3, #1
 8004072:	69ba      	ldr	r2, [r7, #24]
 8004074:	fbb2 f3f3 	udiv	r3, r2, r3
 8004078:	61fb      	str	r3, [r7, #28]
          break;
 800407a:	e001      	b.n	8004080 <HAL_RCCEx_GetPeriphCLKFreq+0x580>
          break;
 800407c:	bf00      	nop
 800407e:	e118      	b.n	80042b2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          break;
 8004080:	bf00      	nop
        break;
 8004082:	e116      	b.n	80042b2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8004084:	4b87      	ldr	r3, [pc, #540]	@ (80042a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>)
 8004086:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800408a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800408e:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004090:	693b      	ldr	r3, [r7, #16]
 8004092:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004096:	d013      	beq.n	80040c0 <HAL_RCCEx_GetPeriphCLKFreq+0x5c0>
 8004098:	693b      	ldr	r3, [r7, #16]
 800409a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800409e:	d819      	bhi.n	80040d4 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>
 80040a0:	693b      	ldr	r3, [r7, #16]
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d004      	beq.n	80040b0 <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>
 80040a6:	693b      	ldr	r3, [r7, #16]
 80040a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80040ac:	d004      	beq.n	80040b8 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>
          break;
 80040ae:	e011      	b.n	80040d4 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>
          frequency = HAL_RCC_GetPCLK1Freq();
 80040b0:	f7ff faa4 	bl	80035fc <HAL_RCC_GetPCLK1Freq>
 80040b4:	61f8      	str	r0, [r7, #28]
          break;
 80040b6:	e010      	b.n	80040da <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
          frequency = HAL_RCC_GetSysClockFreq();
 80040b8:	f7ff fa08 	bl	80034cc <HAL_RCC_GetSysClockFreq>
 80040bc:	61f8      	str	r0, [r7, #28]
          break;
 80040be:	e00c      	b.n	80040da <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80040c0:	4b78      	ldr	r3, [pc, #480]	@ (80042a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>)
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80040c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80040cc:	d104      	bne.n	80040d8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>
            frequency = HSI_VALUE;
 80040ce:	4b76      	ldr	r3, [pc, #472]	@ (80042a8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80040d0:	61fb      	str	r3, [r7, #28]
          break;
 80040d2:	e001      	b.n	80040d8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>
          break;
 80040d4:	bf00      	nop
 80040d6:	e0ec      	b.n	80042b2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          break;
 80040d8:	bf00      	nop
        break;
 80040da:	e0ea      	b.n	80042b2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 80040dc:	4b71      	ldr	r3, [pc, #452]	@ (80042a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>)
 80040de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040e2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80040e6:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80040e8:	693b      	ldr	r3, [r7, #16]
 80040ea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80040ee:	d013      	beq.n	8004118 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
 80040f0:	693b      	ldr	r3, [r7, #16]
 80040f2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80040f6:	d819      	bhi.n	800412c <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
 80040f8:	693b      	ldr	r3, [r7, #16]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d004      	beq.n	8004108 <HAL_RCCEx_GetPeriphCLKFreq+0x608>
 80040fe:	693b      	ldr	r3, [r7, #16]
 8004100:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004104:	d004      	beq.n	8004110 <HAL_RCCEx_GetPeriphCLKFreq+0x610>
          break;
 8004106:	e011      	b.n	800412c <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004108:	f7ff fa78 	bl	80035fc <HAL_RCC_GetPCLK1Freq>
 800410c:	61f8      	str	r0, [r7, #28]
          break;
 800410e:	e010      	b.n	8004132 <HAL_RCCEx_GetPeriphCLKFreq+0x632>
          frequency = HAL_RCC_GetSysClockFreq();
 8004110:	f7ff f9dc 	bl	80034cc <HAL_RCC_GetSysClockFreq>
 8004114:	61f8      	str	r0, [r7, #28]
          break;
 8004116:	e00c      	b.n	8004132 <HAL_RCCEx_GetPeriphCLKFreq+0x632>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004118:	4b62      	ldr	r3, [pc, #392]	@ (80042a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>)
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004120:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004124:	d104      	bne.n	8004130 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
            frequency = HSI_VALUE;
 8004126:	4b60      	ldr	r3, [pc, #384]	@ (80042a8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004128:	61fb      	str	r3, [r7, #28]
          break;
 800412a:	e001      	b.n	8004130 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
          break;
 800412c:	bf00      	nop
 800412e:	e0c0      	b.n	80042b2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          break;
 8004130:	bf00      	nop
        break;
 8004132:	e0be      	b.n	80042b2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8004134:	4b5b      	ldr	r3, [pc, #364]	@ (80042a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>)
 8004136:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800413a:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 800413e:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004140:	693b      	ldr	r3, [r7, #16]
 8004142:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004146:	d02c      	beq.n	80041a2 <HAL_RCCEx_GetPeriphCLKFreq+0x6a2>
 8004148:	693b      	ldr	r3, [r7, #16]
 800414a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800414e:	d833      	bhi.n	80041b8 <HAL_RCCEx_GetPeriphCLKFreq+0x6b8>
 8004150:	693b      	ldr	r3, [r7, #16]
 8004152:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004156:	d01a      	beq.n	800418e <HAL_RCCEx_GetPeriphCLKFreq+0x68e>
 8004158:	693b      	ldr	r3, [r7, #16]
 800415a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800415e:	d82b      	bhi.n	80041b8 <HAL_RCCEx_GetPeriphCLKFreq+0x6b8>
 8004160:	693b      	ldr	r3, [r7, #16]
 8004162:	2b00      	cmp	r3, #0
 8004164:	d004      	beq.n	8004170 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
 8004166:	693b      	ldr	r3, [r7, #16]
 8004168:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800416c:	d004      	beq.n	8004178 <HAL_RCCEx_GetPeriphCLKFreq+0x678>
          break;
 800416e:	e023      	b.n	80041b8 <HAL_RCCEx_GetPeriphCLKFreq+0x6b8>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004170:	f7ff fa44 	bl	80035fc <HAL_RCC_GetPCLK1Freq>
 8004174:	61f8      	str	r0, [r7, #28]
          break;
 8004176:	e026      	b.n	80041c6 <HAL_RCCEx_GetPeriphCLKFreq+0x6c6>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8004178:	4b4a      	ldr	r3, [pc, #296]	@ (80042a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>)
 800417a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800417e:	f003 0302 	and.w	r3, r3, #2
 8004182:	2b02      	cmp	r3, #2
 8004184:	d11a      	bne.n	80041bc <HAL_RCCEx_GetPeriphCLKFreq+0x6bc>
              frequency = LSI_VALUE;
 8004186:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800418a:	61fb      	str	r3, [r7, #28]
          break;
 800418c:	e016      	b.n	80041bc <HAL_RCCEx_GetPeriphCLKFreq+0x6bc>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800418e:	4b45      	ldr	r3, [pc, #276]	@ (80042a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004196:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800419a:	d111      	bne.n	80041c0 <HAL_RCCEx_GetPeriphCLKFreq+0x6c0>
            frequency = HSI_VALUE;
 800419c:	4b42      	ldr	r3, [pc, #264]	@ (80042a8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800419e:	61fb      	str	r3, [r7, #28]
          break;
 80041a0:	e00e      	b.n	80041c0 <HAL_RCCEx_GetPeriphCLKFreq+0x6c0>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80041a2:	4b40      	ldr	r3, [pc, #256]	@ (80042a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>)
 80041a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041a8:	f003 0302 	and.w	r3, r3, #2
 80041ac:	2b02      	cmp	r3, #2
 80041ae:	d109      	bne.n	80041c4 <HAL_RCCEx_GetPeriphCLKFreq+0x6c4>
            frequency = LSE_VALUE;
 80041b0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80041b4:	61fb      	str	r3, [r7, #28]
          break;
 80041b6:	e005      	b.n	80041c4 <HAL_RCCEx_GetPeriphCLKFreq+0x6c4>
          break;
 80041b8:	bf00      	nop
 80041ba:	e07a      	b.n	80042b2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          break;
 80041bc:	bf00      	nop
 80041be:	e078      	b.n	80042b2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          break;
 80041c0:	bf00      	nop
 80041c2:	e076      	b.n	80042b2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          break;
 80041c4:	bf00      	nop
        break;
 80041c6:	e074      	b.n	80042b2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 80041c8:	4b36      	ldr	r3, [pc, #216]	@ (80042a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>)
 80041ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041ce:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80041d2:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80041d4:	693b      	ldr	r3, [r7, #16]
 80041d6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80041da:	d02c      	beq.n	8004236 <HAL_RCCEx_GetPeriphCLKFreq+0x736>
 80041dc:	693b      	ldr	r3, [r7, #16]
 80041de:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80041e2:	d833      	bhi.n	800424c <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
 80041e4:	693b      	ldr	r3, [r7, #16]
 80041e6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80041ea:	d01a      	beq.n	8004222 <HAL_RCCEx_GetPeriphCLKFreq+0x722>
 80041ec:	693b      	ldr	r3, [r7, #16]
 80041ee:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80041f2:	d82b      	bhi.n	800424c <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
 80041f4:	693b      	ldr	r3, [r7, #16]
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d004      	beq.n	8004204 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 80041fa:	693b      	ldr	r3, [r7, #16]
 80041fc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004200:	d004      	beq.n	800420c <HAL_RCCEx_GetPeriphCLKFreq+0x70c>
          break;
 8004202:	e023      	b.n	800424c <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004204:	f7ff f9fa 	bl	80035fc <HAL_RCC_GetPCLK1Freq>
 8004208:	61f8      	str	r0, [r7, #28]
          break;
 800420a:	e026      	b.n	800425a <HAL_RCCEx_GetPeriphCLKFreq+0x75a>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800420c:	4b25      	ldr	r3, [pc, #148]	@ (80042a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>)
 800420e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004212:	f003 0302 	and.w	r3, r3, #2
 8004216:	2b02      	cmp	r3, #2
 8004218:	d11a      	bne.n	8004250 <HAL_RCCEx_GetPeriphCLKFreq+0x750>
              frequency = LSI_VALUE;
 800421a:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800421e:	61fb      	str	r3, [r7, #28]
          break;
 8004220:	e016      	b.n	8004250 <HAL_RCCEx_GetPeriphCLKFreq+0x750>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004222:	4b20      	ldr	r3, [pc, #128]	@ (80042a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>)
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800422a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800422e:	d111      	bne.n	8004254 <HAL_RCCEx_GetPeriphCLKFreq+0x754>
            frequency = HSI_VALUE;
 8004230:	4b1d      	ldr	r3, [pc, #116]	@ (80042a8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004232:	61fb      	str	r3, [r7, #28]
          break;
 8004234:	e00e      	b.n	8004254 <HAL_RCCEx_GetPeriphCLKFreq+0x754>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004236:	4b1b      	ldr	r3, [pc, #108]	@ (80042a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>)
 8004238:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800423c:	f003 0302 	and.w	r3, r3, #2
 8004240:	2b02      	cmp	r3, #2
 8004242:	d109      	bne.n	8004258 <HAL_RCCEx_GetPeriphCLKFreq+0x758>
            frequency = LSE_VALUE;
 8004244:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004248:	61fb      	str	r3, [r7, #28]
          break;
 800424a:	e005      	b.n	8004258 <HAL_RCCEx_GetPeriphCLKFreq+0x758>
          break;
 800424c:	bf00      	nop
 800424e:	e030      	b.n	80042b2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          break;
 8004250:	bf00      	nop
 8004252:	e02e      	b.n	80042b2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          break;
 8004254:	bf00      	nop
 8004256:	e02c      	b.n	80042b2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          break;
 8004258:	bf00      	nop
        break;
 800425a:	e02a      	b.n	80042b2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 800425c:	4b11      	ldr	r3, [pc, #68]	@ (80042a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>)
 800425e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004262:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004266:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004268:	693b      	ldr	r3, [r7, #16]
 800426a:	2b00      	cmp	r3, #0
 800426c:	d004      	beq.n	8004278 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
 800426e:	693b      	ldr	r3, [r7, #16]
 8004270:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004274:	d004      	beq.n	8004280 <HAL_RCCEx_GetPeriphCLKFreq+0x780>
          break;
 8004276:	e00d      	b.n	8004294 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004278:	f7ff f9c0 	bl	80035fc <HAL_RCC_GetPCLK1Freq>
 800427c:	61f8      	str	r0, [r7, #28]
          break;
 800427e:	e009      	b.n	8004294 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004280:	4b08      	ldr	r3, [pc, #32]	@ (80042a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>)
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004288:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800428c:	d101      	bne.n	8004292 <HAL_RCCEx_GetPeriphCLKFreq+0x792>
            frequency = HSI_VALUE;
 800428e:	4b06      	ldr	r3, [pc, #24]	@ (80042a8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004290:	61fb      	str	r3, [r7, #28]
          break;
 8004292:	bf00      	nop
        break;
 8004294:	e00d      	b.n	80042b2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
      break;
 8004296:	bf00      	nop
 8004298:	e00b      	b.n	80042b2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
      break;
 800429a:	bf00      	nop
 800429c:	e009      	b.n	80042b2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
      break;
 800429e:	bf00      	nop
 80042a0:	e007      	b.n	80042b2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
 80042a2:	bf00      	nop
 80042a4:	40021000 	.word	0x40021000
 80042a8:	00f42400 	.word	0x00f42400
      break;
 80042ac:	bf00      	nop
 80042ae:	e000      	b.n	80042b2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
      break;
 80042b0:	bf00      	nop
    }
  }

  return(frequency);
 80042b2:	69fb      	ldr	r3, [r7, #28]
}
 80042b4:	4618      	mov	r0, r3
 80042b6:	3720      	adds	r7, #32
 80042b8:	46bd      	mov	sp, r7
 80042ba:	bd80      	pop	{r7, pc}

080042bc <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80042bc:	b480      	push	{r7}
 80042be:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80042c0:	4b05      	ldr	r3, [pc, #20]	@ (80042d8 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	4a04      	ldr	r2, [pc, #16]	@ (80042d8 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80042c6:	f043 0304 	orr.w	r3, r3, #4
 80042ca:	6013      	str	r3, [r2, #0]
}
 80042cc:	bf00      	nop
 80042ce:	46bd      	mov	sp, r7
 80042d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d4:	4770      	bx	lr
 80042d6:	bf00      	nop
 80042d8:	40021000 	.word	0x40021000

080042dc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b084      	sub	sp, #16
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
 80042e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80042e6:	2300      	movs	r3, #0
 80042e8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80042ea:	4b74      	ldr	r3, [pc, #464]	@ (80044bc <RCCEx_PLLSAI1_Config+0x1e0>)
 80042ec:	68db      	ldr	r3, [r3, #12]
 80042ee:	f003 0303 	and.w	r3, r3, #3
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d018      	beq.n	8004328 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80042f6:	4b71      	ldr	r3, [pc, #452]	@ (80044bc <RCCEx_PLLSAI1_Config+0x1e0>)
 80042f8:	68db      	ldr	r3, [r3, #12]
 80042fa:	f003 0203 	and.w	r2, r3, #3
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	429a      	cmp	r2, r3
 8004304:	d10d      	bne.n	8004322 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
       ||
 800430a:	2b00      	cmp	r3, #0
 800430c:	d009      	beq.n	8004322 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800430e:	4b6b      	ldr	r3, [pc, #428]	@ (80044bc <RCCEx_PLLSAI1_Config+0x1e0>)
 8004310:	68db      	ldr	r3, [r3, #12]
 8004312:	091b      	lsrs	r3, r3, #4
 8004314:	f003 0307 	and.w	r3, r3, #7
 8004318:	1c5a      	adds	r2, r3, #1
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	685b      	ldr	r3, [r3, #4]
       ||
 800431e:	429a      	cmp	r2, r3
 8004320:	d047      	beq.n	80043b2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004322:	2301      	movs	r3, #1
 8004324:	73fb      	strb	r3, [r7, #15]
 8004326:	e044      	b.n	80043b2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	2b03      	cmp	r3, #3
 800432e:	d018      	beq.n	8004362 <RCCEx_PLLSAI1_Config+0x86>
 8004330:	2b03      	cmp	r3, #3
 8004332:	d825      	bhi.n	8004380 <RCCEx_PLLSAI1_Config+0xa4>
 8004334:	2b01      	cmp	r3, #1
 8004336:	d002      	beq.n	800433e <RCCEx_PLLSAI1_Config+0x62>
 8004338:	2b02      	cmp	r3, #2
 800433a:	d009      	beq.n	8004350 <RCCEx_PLLSAI1_Config+0x74>
 800433c:	e020      	b.n	8004380 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800433e:	4b5f      	ldr	r3, [pc, #380]	@ (80044bc <RCCEx_PLLSAI1_Config+0x1e0>)
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f003 0302 	and.w	r3, r3, #2
 8004346:	2b00      	cmp	r3, #0
 8004348:	d11d      	bne.n	8004386 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800434a:	2301      	movs	r3, #1
 800434c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800434e:	e01a      	b.n	8004386 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004350:	4b5a      	ldr	r3, [pc, #360]	@ (80044bc <RCCEx_PLLSAI1_Config+0x1e0>)
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004358:	2b00      	cmp	r3, #0
 800435a:	d116      	bne.n	800438a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800435c:	2301      	movs	r3, #1
 800435e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004360:	e013      	b.n	800438a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004362:	4b56      	ldr	r3, [pc, #344]	@ (80044bc <RCCEx_PLLSAI1_Config+0x1e0>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800436a:	2b00      	cmp	r3, #0
 800436c:	d10f      	bne.n	800438e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800436e:	4b53      	ldr	r3, [pc, #332]	@ (80044bc <RCCEx_PLLSAI1_Config+0x1e0>)
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004376:	2b00      	cmp	r3, #0
 8004378:	d109      	bne.n	800438e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800437a:	2301      	movs	r3, #1
 800437c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800437e:	e006      	b.n	800438e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004380:	2301      	movs	r3, #1
 8004382:	73fb      	strb	r3, [r7, #15]
      break;
 8004384:	e004      	b.n	8004390 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004386:	bf00      	nop
 8004388:	e002      	b.n	8004390 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800438a:	bf00      	nop
 800438c:	e000      	b.n	8004390 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800438e:	bf00      	nop
    }

    if(status == HAL_OK)
 8004390:	7bfb      	ldrb	r3, [r7, #15]
 8004392:	2b00      	cmp	r3, #0
 8004394:	d10d      	bne.n	80043b2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004396:	4b49      	ldr	r3, [pc, #292]	@ (80044bc <RCCEx_PLLSAI1_Config+0x1e0>)
 8004398:	68db      	ldr	r3, [r3, #12]
 800439a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6819      	ldr	r1, [r3, #0]
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	685b      	ldr	r3, [r3, #4]
 80043a6:	3b01      	subs	r3, #1
 80043a8:	011b      	lsls	r3, r3, #4
 80043aa:	430b      	orrs	r3, r1
 80043ac:	4943      	ldr	r1, [pc, #268]	@ (80044bc <RCCEx_PLLSAI1_Config+0x1e0>)
 80043ae:	4313      	orrs	r3, r2
 80043b0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80043b2:	7bfb      	ldrb	r3, [r7, #15]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d17c      	bne.n	80044b2 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80043b8:	4b40      	ldr	r3, [pc, #256]	@ (80044bc <RCCEx_PLLSAI1_Config+0x1e0>)
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	4a3f      	ldr	r2, [pc, #252]	@ (80044bc <RCCEx_PLLSAI1_Config+0x1e0>)
 80043be:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80043c2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80043c4:	f7fc fdce 	bl	8000f64 <HAL_GetTick>
 80043c8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80043ca:	e009      	b.n	80043e0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80043cc:	f7fc fdca 	bl	8000f64 <HAL_GetTick>
 80043d0:	4602      	mov	r2, r0
 80043d2:	68bb      	ldr	r3, [r7, #8]
 80043d4:	1ad3      	subs	r3, r2, r3
 80043d6:	2b02      	cmp	r3, #2
 80043d8:	d902      	bls.n	80043e0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80043da:	2303      	movs	r3, #3
 80043dc:	73fb      	strb	r3, [r7, #15]
        break;
 80043de:	e005      	b.n	80043ec <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80043e0:	4b36      	ldr	r3, [pc, #216]	@ (80044bc <RCCEx_PLLSAI1_Config+0x1e0>)
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d1ef      	bne.n	80043cc <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80043ec:	7bfb      	ldrb	r3, [r7, #15]
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d15f      	bne.n	80044b2 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d110      	bne.n	800441a <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80043f8:	4b30      	ldr	r3, [pc, #192]	@ (80044bc <RCCEx_PLLSAI1_Config+0x1e0>)
 80043fa:	691b      	ldr	r3, [r3, #16]
 80043fc:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8004400:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004404:	687a      	ldr	r2, [r7, #4]
 8004406:	6892      	ldr	r2, [r2, #8]
 8004408:	0211      	lsls	r1, r2, #8
 800440a:	687a      	ldr	r2, [r7, #4]
 800440c:	68d2      	ldr	r2, [r2, #12]
 800440e:	06d2      	lsls	r2, r2, #27
 8004410:	430a      	orrs	r2, r1
 8004412:	492a      	ldr	r1, [pc, #168]	@ (80044bc <RCCEx_PLLSAI1_Config+0x1e0>)
 8004414:	4313      	orrs	r3, r2
 8004416:	610b      	str	r3, [r1, #16]
 8004418:	e027      	b.n	800446a <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800441a:	683b      	ldr	r3, [r7, #0]
 800441c:	2b01      	cmp	r3, #1
 800441e:	d112      	bne.n	8004446 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004420:	4b26      	ldr	r3, [pc, #152]	@ (80044bc <RCCEx_PLLSAI1_Config+0x1e0>)
 8004422:	691b      	ldr	r3, [r3, #16]
 8004424:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004428:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800442c:	687a      	ldr	r2, [r7, #4]
 800442e:	6892      	ldr	r2, [r2, #8]
 8004430:	0211      	lsls	r1, r2, #8
 8004432:	687a      	ldr	r2, [r7, #4]
 8004434:	6912      	ldr	r2, [r2, #16]
 8004436:	0852      	lsrs	r2, r2, #1
 8004438:	3a01      	subs	r2, #1
 800443a:	0552      	lsls	r2, r2, #21
 800443c:	430a      	orrs	r2, r1
 800443e:	491f      	ldr	r1, [pc, #124]	@ (80044bc <RCCEx_PLLSAI1_Config+0x1e0>)
 8004440:	4313      	orrs	r3, r2
 8004442:	610b      	str	r3, [r1, #16]
 8004444:	e011      	b.n	800446a <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004446:	4b1d      	ldr	r3, [pc, #116]	@ (80044bc <RCCEx_PLLSAI1_Config+0x1e0>)
 8004448:	691b      	ldr	r3, [r3, #16]
 800444a:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800444e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004452:	687a      	ldr	r2, [r7, #4]
 8004454:	6892      	ldr	r2, [r2, #8]
 8004456:	0211      	lsls	r1, r2, #8
 8004458:	687a      	ldr	r2, [r7, #4]
 800445a:	6952      	ldr	r2, [r2, #20]
 800445c:	0852      	lsrs	r2, r2, #1
 800445e:	3a01      	subs	r2, #1
 8004460:	0652      	lsls	r2, r2, #25
 8004462:	430a      	orrs	r2, r1
 8004464:	4915      	ldr	r1, [pc, #84]	@ (80044bc <RCCEx_PLLSAI1_Config+0x1e0>)
 8004466:	4313      	orrs	r3, r2
 8004468:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800446a:	4b14      	ldr	r3, [pc, #80]	@ (80044bc <RCCEx_PLLSAI1_Config+0x1e0>)
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	4a13      	ldr	r2, [pc, #76]	@ (80044bc <RCCEx_PLLSAI1_Config+0x1e0>)
 8004470:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004474:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004476:	f7fc fd75 	bl	8000f64 <HAL_GetTick>
 800447a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800447c:	e009      	b.n	8004492 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800447e:	f7fc fd71 	bl	8000f64 <HAL_GetTick>
 8004482:	4602      	mov	r2, r0
 8004484:	68bb      	ldr	r3, [r7, #8]
 8004486:	1ad3      	subs	r3, r2, r3
 8004488:	2b02      	cmp	r3, #2
 800448a:	d902      	bls.n	8004492 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 800448c:	2303      	movs	r3, #3
 800448e:	73fb      	strb	r3, [r7, #15]
          break;
 8004490:	e005      	b.n	800449e <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004492:	4b0a      	ldr	r3, [pc, #40]	@ (80044bc <RCCEx_PLLSAI1_Config+0x1e0>)
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800449a:	2b00      	cmp	r3, #0
 800449c:	d0ef      	beq.n	800447e <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800449e:	7bfb      	ldrb	r3, [r7, #15]
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d106      	bne.n	80044b2 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80044a4:	4b05      	ldr	r3, [pc, #20]	@ (80044bc <RCCEx_PLLSAI1_Config+0x1e0>)
 80044a6:	691a      	ldr	r2, [r3, #16]
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	699b      	ldr	r3, [r3, #24]
 80044ac:	4903      	ldr	r1, [pc, #12]	@ (80044bc <RCCEx_PLLSAI1_Config+0x1e0>)
 80044ae:	4313      	orrs	r3, r2
 80044b0:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80044b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80044b4:	4618      	mov	r0, r3
 80044b6:	3710      	adds	r7, #16
 80044b8:	46bd      	mov	sp, r7
 80044ba:	bd80      	pop	{r7, pc}
 80044bc:	40021000 	.word	0x40021000

080044c0 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 80044c0:	b480      	push	{r7}
 80044c2:	b089      	sub	sp, #36	@ 0x24
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
 80044c8:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 80044ca:	2300      	movs	r3, #0
 80044cc:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 80044ce:	2300      	movs	r3, #0
 80044d0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 80044d2:	2300      	movs	r3, #0
 80044d4:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80044dc:	d10b      	bne.n	80044f6 <RCCEx_GetSAIxPeriphCLKFreq+0x36>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 80044de:	4b53      	ldr	r3, [pc, #332]	@ (800462c <RCCEx_GetSAIxPeriphCLKFreq+0x16c>)
 80044e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044e4:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 80044e8:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 80044ea:	69bb      	ldr	r3, [r7, #24]
 80044ec:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80044f0:	d101      	bne.n	80044f6 <RCCEx_GetSAIxPeriphCLKFreq+0x36>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 80044f2:	4b4f      	ldr	r3, [pc, #316]	@ (8004630 <RCCEx_GetSAIxPeriphCLKFreq+0x170>)
 80044f4:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 80044f6:	69fb      	ldr	r3, [r7, #28]
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	f040 8090 	bne.w	800461e <RCCEx_GetSAIxPeriphCLKFreq+0x15e>
  {
    pllvco = InputFrequency;
 80044fe:	683b      	ldr	r3, [r7, #0]
 8004500:	613b      	str	r3, [r7, #16]
      }
    }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

#else
    if(srcclk == RCC_SAI1CLKSOURCE_PLL)
 8004502:	69bb      	ldr	r3, [r7, #24]
 8004504:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004508:	d143      	bne.n	8004592 <RCCEx_GetSAIxPeriphCLKFreq+0xd2>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI2CLK) != 0U))
 800450a:	4b48      	ldr	r3, [pc, #288]	@ (800462c <RCCEx_GetSAIxPeriphCLKFreq+0x16c>)
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004512:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004516:	d132      	bne.n	800457e <RCCEx_GetSAIxPeriphCLKFreq+0xbe>
 8004518:	4b44      	ldr	r3, [pc, #272]	@ (800462c <RCCEx_GetSAIxPeriphCLKFreq+0x16c>)
 800451a:	68db      	ldr	r3, [r3, #12]
 800451c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004520:	2b00      	cmp	r3, #0
 8004522:	d02c      	beq.n	800457e <RCCEx_GetSAIxPeriphCLKFreq+0xbe>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004524:	4b41      	ldr	r3, [pc, #260]	@ (800462c <RCCEx_GetSAIxPeriphCLKFreq+0x16c>)
 8004526:	68db      	ldr	r3, [r3, #12]
 8004528:	091b      	lsrs	r3, r3, #4
 800452a:	f003 0307 	and.w	r3, r3, #7
 800452e:	3301      	adds	r3, #1
 8004530:	693a      	ldr	r2, [r7, #16]
 8004532:	fbb2 f3f3 	udiv	r3, r2, r3
 8004536:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI2CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8004538:	4b3c      	ldr	r3, [pc, #240]	@ (800462c <RCCEx_GetSAIxPeriphCLKFreq+0x16c>)
 800453a:	68db      	ldr	r3, [r3, #12]
 800453c:	0a1b      	lsrs	r3, r3, #8
 800453e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004542:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 8004544:	4b39      	ldr	r3, [pc, #228]	@ (800462c <RCCEx_GetSAIxPeriphCLKFreq+0x16c>)
 8004546:	68db      	ldr	r3, [r3, #12]
 8004548:	0edb      	lsrs	r3, r3, #27
 800454a:	f003 031f 	and.w	r3, r3, #31
 800454e:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 8004550:	697b      	ldr	r3, [r7, #20]
 8004552:	2b00      	cmp	r3, #0
 8004554:	d10a      	bne.n	800456c <RCCEx_GetSAIxPeriphCLKFreq+0xac>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8004556:	4b35      	ldr	r3, [pc, #212]	@ (800462c <RCCEx_GetSAIxPeriphCLKFreq+0x16c>)
 8004558:	68db      	ldr	r3, [r3, #12]
 800455a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800455e:	2b00      	cmp	r3, #0
 8004560:	d002      	beq.n	8004568 <RCCEx_GetSAIxPeriphCLKFreq+0xa8>
          {
            pllp = 17U;
 8004562:	2311      	movs	r3, #17
 8004564:	617b      	str	r3, [r7, #20]
 8004566:	e001      	b.n	800456c <RCCEx_GetSAIxPeriphCLKFreq+0xac>
          }
          else
          {
            pllp = 7U;
 8004568:	2307      	movs	r3, #7
 800456a:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800456c:	693b      	ldr	r3, [r7, #16]
 800456e:	68fa      	ldr	r2, [r7, #12]
 8004570:	fb03 f202 	mul.w	r2, r3, r2
 8004574:	697b      	ldr	r3, [r7, #20]
 8004576:	fbb2 f3f3 	udiv	r3, r2, r3
 800457a:	61fb      	str	r3, [r7, #28]
 800457c:	e04f      	b.n	800461e <RCCEx_GetSAIxPeriphCLKFreq+0x15e>
      }
      else if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800457e:	4b2b      	ldr	r3, [pc, #172]	@ (800462c <RCCEx_GetSAIxPeriphCLKFreq+0x16c>)
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004586:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800458a:	d148      	bne.n	800461e <RCCEx_GetSAIxPeriphCLKFreq+0x15e>
      {
        /* HSI automatically selected as clock source if PLLs not enabled */
        frequency = HSI_VALUE;
 800458c:	4b29      	ldr	r3, [pc, #164]	@ (8004634 <RCCEx_GetSAIxPeriphCLKFreq+0x174>)
 800458e:	61fb      	str	r3, [r7, #28]
 8004590:	e045      	b.n	800461e <RCCEx_GetSAIxPeriphCLKFreq+0x15e>
      else
      {
        /* No clock source, frequency default init at 0 */
      }
    }
    else if(srcclk == RCC_SAI1CLKSOURCE_PLLSAI1)
 8004592:	69bb      	ldr	r3, [r7, #24]
 8004594:	2b00      	cmp	r3, #0
 8004596:	d142      	bne.n	800461e <RCCEx_GetSAIxPeriphCLKFreq+0x15e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 8004598:	4b24      	ldr	r3, [pc, #144]	@ (800462c <RCCEx_GetSAIxPeriphCLKFreq+0x16c>)
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80045a0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80045a4:	d132      	bne.n	800460c <RCCEx_GetSAIxPeriphCLKFreq+0x14c>
 80045a6:	4b21      	ldr	r3, [pc, #132]	@ (800462c <RCCEx_GetSAIxPeriphCLKFreq+0x16c>)
 80045a8:	691b      	ldr	r3, [r3, #16]
 80045aa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d02c      	beq.n	800460c <RCCEx_GetSAIxPeriphCLKFreq+0x14c>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80045b2:	4b1e      	ldr	r3, [pc, #120]	@ (800462c <RCCEx_GetSAIxPeriphCLKFreq+0x16c>)
 80045b4:	68db      	ldr	r3, [r3, #12]
 80045b6:	091b      	lsrs	r3, r3, #4
 80045b8:	f003 0307 	and.w	r3, r3, #7
 80045bc:	3301      	adds	r3, #1
 80045be:	693a      	ldr	r2, [r7, #16]
 80045c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80045c4:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80045c6:	4b19      	ldr	r3, [pc, #100]	@ (800462c <RCCEx_GetSAIxPeriphCLKFreq+0x16c>)
 80045c8:	691b      	ldr	r3, [r3, #16]
 80045ca:	0a1b      	lsrs	r3, r3, #8
 80045cc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80045d0:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
 80045d2:	4b16      	ldr	r3, [pc, #88]	@ (800462c <RCCEx_GetSAIxPeriphCLKFreq+0x16c>)
 80045d4:	691b      	ldr	r3, [r3, #16]
 80045d6:	0edb      	lsrs	r3, r3, #27
 80045d8:	f003 031f 	and.w	r3, r3, #31
 80045dc:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 80045de:	697b      	ldr	r3, [r7, #20]
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d10a      	bne.n	80045fa <RCCEx_GetSAIxPeriphCLKFreq+0x13a>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 80045e4:	4b11      	ldr	r3, [pc, #68]	@ (800462c <RCCEx_GetSAIxPeriphCLKFreq+0x16c>)
 80045e6:	691b      	ldr	r3, [r3, #16]
 80045e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d002      	beq.n	80045f6 <RCCEx_GetSAIxPeriphCLKFreq+0x136>
          {
            pllp = 17U;
 80045f0:	2311      	movs	r3, #17
 80045f2:	617b      	str	r3, [r7, #20]
 80045f4:	e001      	b.n	80045fa <RCCEx_GetSAIxPeriphCLKFreq+0x13a>
          }
          else
          {
            pllp = 7U;
 80045f6:	2307      	movs	r3, #7
 80045f8:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80045fa:	693b      	ldr	r3, [r7, #16]
 80045fc:	68fa      	ldr	r2, [r7, #12]
 80045fe:	fb03 f202 	mul.w	r2, r3, r2
 8004602:	697b      	ldr	r3, [r7, #20]
 8004604:	fbb2 f3f3 	udiv	r3, r2, r3
 8004608:	61fb      	str	r3, [r7, #28]
 800460a:	e008      	b.n	800461e <RCCEx_GetSAIxPeriphCLKFreq+0x15e>
      }
      else if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800460c:	4b07      	ldr	r3, [pc, #28]	@ (800462c <RCCEx_GetSAIxPeriphCLKFreq+0x16c>)
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004614:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004618:	d101      	bne.n	800461e <RCCEx_GetSAIxPeriphCLKFreq+0x15e>
      {
        /* HSI automatically selected as clock source if PLLs not enabled */
        frequency = HSI_VALUE;
 800461a:	4b06      	ldr	r3, [pc, #24]	@ (8004634 <RCCEx_GetSAIxPeriphCLKFreq+0x174>)
 800461c:	61fb      	str	r3, [r7, #28]
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 800461e:	69fb      	ldr	r3, [r7, #28]
}
 8004620:	4618      	mov	r0, r3
 8004622:	3724      	adds	r7, #36	@ 0x24
 8004624:	46bd      	mov	sp, r7
 8004626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462a:	4770      	bx	lr
 800462c:	40021000 	.word	0x40021000
 8004630:	001fff68 	.word	0x001fff68
 8004634:	00f42400 	.word	0x00f42400

08004638 <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8004638:	b580      	push	{r7, lr}
 800463a:	b086      	sub	sp, #24
 800463c:	af00      	add	r7, sp, #0
 800463e:	60f8      	str	r0, [r7, #12]
 8004640:	60b9      	str	r1, [r7, #8]
 8004642:	607a      	str	r2, [r7, #4]
 8004644:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 8004646:	68bb      	ldr	r3, [r7, #8]
 8004648:	2b02      	cmp	r3, #2
 800464a:	d904      	bls.n	8004656 <HAL_SAI_InitProtocol+0x1e>
 800464c:	68bb      	ldr	r3, [r7, #8]
 800464e:	3b03      	subs	r3, #3
 8004650:	2b01      	cmp	r3, #1
 8004652:	d812      	bhi.n	800467a <HAL_SAI_InitProtocol+0x42>
 8004654:	e008      	b.n	8004668 <HAL_SAI_InitProtocol+0x30>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	687a      	ldr	r2, [r7, #4]
 800465a:	68b9      	ldr	r1, [r7, #8]
 800465c:	68f8      	ldr	r0, [r7, #12]
 800465e:	f000 fa0d 	bl	8004a7c <SAI_InitI2S>
 8004662:	4603      	mov	r3, r0
 8004664:	75fb      	strb	r3, [r7, #23]
      break;
 8004666:	e00b      	b.n	8004680 <HAL_SAI_InitProtocol+0x48>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	687a      	ldr	r2, [r7, #4]
 800466c:	68b9      	ldr	r1, [r7, #8]
 800466e:	68f8      	ldr	r0, [r7, #12]
 8004670:	f000 fab6 	bl	8004be0 <SAI_InitPCM>
 8004674:	4603      	mov	r3, r0
 8004676:	75fb      	strb	r3, [r7, #23]
      break;
 8004678:	e002      	b.n	8004680 <HAL_SAI_InitProtocol+0x48>
    default :
      status = HAL_ERROR;
 800467a:	2301      	movs	r3, #1
 800467c:	75fb      	strb	r3, [r7, #23]
      break;
 800467e:	bf00      	nop
  }

  if (status == HAL_OK)
 8004680:	7dfb      	ldrb	r3, [r7, #23]
 8004682:	2b00      	cmp	r3, #0
 8004684:	d104      	bne.n	8004690 <HAL_SAI_InitProtocol+0x58>
  {
    status = HAL_SAI_Init(hsai);
 8004686:	68f8      	ldr	r0, [r7, #12]
 8004688:	f000 f808 	bl	800469c <HAL_SAI_Init>
 800468c:	4603      	mov	r3, r0
 800468e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8004690:	7dfb      	ldrb	r3, [r7, #23]
}
 8004692:	4618      	mov	r0, r3
 8004694:	3718      	adds	r7, #24
 8004696:	46bd      	mov	sp, r7
 8004698:	bd80      	pop	{r7, pc}
	...

0800469c <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b086      	sub	sp, #24
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d101      	bne.n	80046ae <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 80046aa:	2301      	movs	r3, #1
 80046ac:	e10c      	b.n	80048c8 <HAL_SAI_Init+0x22c>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80046b4:	b2db      	uxtb	r3, r3
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d106      	bne.n	80046c8 <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	2200      	movs	r2, #0
 80046be:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 80046c2:	6878      	ldr	r0, [r7, #4]
 80046c4:	f7fc f9c4 	bl	8000a50 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 80046c8:	6878      	ldr	r0, [r7, #4]
 80046ca:	f000 fb43 	bl	8004d54 <SAI_Disable>
 80046ce:	4603      	mov	r3, r0
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d001      	beq.n	80046d8 <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 80046d4:	2301      	movs	r3, #1
 80046d6:	e0f7      	b.n	80048c8 <HAL_SAI_Init+0x22c>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2202      	movs	r2, #2
 80046dc:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
      tmpregisterGCR = 0;
      break;
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	689b      	ldr	r3, [r3, #8]
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d002      	beq.n	80046ee <HAL_SAI_Init+0x52>
 80046e8:	2b01      	cmp	r3, #1
 80046ea:	d003      	beq.n	80046f4 <HAL_SAI_Init+0x58>
 80046ec:	e006      	b.n	80046fc <HAL_SAI_Init+0x60>
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 80046ee:	2300      	movs	r3, #0
 80046f0:	613b      	str	r3, [r7, #16]
      break;
 80046f2:	e006      	b.n	8004702 <HAL_SAI_Init+0x66>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 80046f4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80046f8:	613b      	str	r3, [r7, #16]
      break;
 80046fa:	e002      	b.n	8004702 <HAL_SAI_Init+0x66>
      syncen_bits = SAI_xCR1_SYNCEN_1;
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
      break;
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 80046fc:	2300      	movs	r3, #0
 80046fe:	613b      	str	r3, [r7, #16]
      break;
 8004700:	bf00      	nop
  else
  {
    SAI2->GCR = tmpregisterGCR;
  }
#else
  SAI1->GCR = 0;
 8004702:	4b73      	ldr	r3, [pc, #460]	@ (80048d0 <HAL_SAI_Init+0x234>)
 8004704:	2200      	movs	r2, #0
 8004706:	601a      	str	r2, [r3, #0]
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	69db      	ldr	r3, [r3, #28]
 800470c:	2b00      	cmp	r3, #0
 800470e:	d031      	beq.n	8004774 <HAL_SAI_Init+0xd8>
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
    }

#else

    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8004710:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8004714:	f7ff f9f4 	bl	8003b00 <HAL_RCCEx_GetPeriphCLKFreq>
 8004718:	60f8      	str	r0, [r7, #12]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 800471a:	68fa      	ldr	r2, [r7, #12]
 800471c:	4613      	mov	r3, r2
 800471e:	009b      	lsls	r3, r3, #2
 8004720:	4413      	add	r3, r2
 8004722:	005b      	lsls	r3, r3, #1
 8004724:	461a      	mov	r2, r3
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	69db      	ldr	r3, [r3, #28]
 800472a:	025b      	lsls	r3, r3, #9
 800472c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004730:	60bb      	str	r3, [r7, #8]
    hsai->Init.Mckdiv = tmpval / 10U;
 8004732:	68bb      	ldr	r3, [r7, #8]
 8004734:	4a67      	ldr	r2, [pc, #412]	@ (80048d4 <HAL_SAI_Init+0x238>)
 8004736:	fba2 2303 	umull	r2, r3, r2, r3
 800473a:	08da      	lsrs	r2, r3, #3
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 8004740:	68b9      	ldr	r1, [r7, #8]
 8004742:	4b64      	ldr	r3, [pc, #400]	@ (80048d4 <HAL_SAI_Init+0x238>)
 8004744:	fba3 2301 	umull	r2, r3, r3, r1
 8004748:	08da      	lsrs	r2, r3, #3
 800474a:	4613      	mov	r3, r2
 800474c:	009b      	lsls	r3, r3, #2
 800474e:	4413      	add	r3, r2
 8004750:	005b      	lsls	r3, r3, #1
 8004752:	1aca      	subs	r2, r1, r3
 8004754:	2a08      	cmp	r2, #8
 8004756:	d904      	bls.n	8004762 <HAL_SAI_Init+0xc6>
    {
      hsai->Init.Mckdiv += 1U;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6a1b      	ldr	r3, [r3, #32]
 800475c:	1c5a      	adds	r2, r3, #1
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004766:	2b04      	cmp	r3, #4
 8004768:	d104      	bne.n	8004774 <HAL_SAI_Init+0xd8>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6a1b      	ldr	r3, [r3, #32]
 800476e:	085a      	lsrs	r2, r3, #1
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	685b      	ldr	r3, [r3, #4]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d003      	beq.n	8004784 <HAL_SAI_Init+0xe8>
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	685b      	ldr	r3, [r3, #4]
 8004780:	2b02      	cmp	r3, #2
 8004782:	d109      	bne.n	8004798 <HAL_SAI_Init+0xfc>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004788:	2b01      	cmp	r3, #1
 800478a:	d101      	bne.n	8004790 <HAL_SAI_Init+0xf4>
 800478c:	2300      	movs	r3, #0
 800478e:	e001      	b.n	8004794 <HAL_SAI_Init+0xf8>
 8004790:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004794:	617b      	str	r3, [r7, #20]
 8004796:	e008      	b.n	80047aa <HAL_SAI_Init+0x10e>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800479c:	2b01      	cmp	r3, #1
 800479e:	d102      	bne.n	80047a6 <HAL_SAI_Init+0x10a>
 80047a0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80047a4:	e000      	b.n	80047a8 <HAL_SAI_Init+0x10c>
 80047a6:	2300      	movs	r3, #0
 80047a8:	617b      	str	r3, [r7, #20]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	6819      	ldr	r1, [r3, #0]
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681a      	ldr	r2, [r3, #0]
 80047b4:	4b48      	ldr	r3, [pc, #288]	@ (80048d8 <HAL_SAI_Init+0x23c>)
 80047b6:	400b      	ands	r3, r1
 80047b8:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	6819      	ldr	r1, [r3, #0]
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	685a      	ldr	r2, [r3, #4]
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047c8:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80047ce:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047d4:	431a      	orrs	r2, r3
 80047d6:	697b      	ldr	r3, [r7, #20]
 80047d8:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 80047da:	693b      	ldr	r3, [r7, #16]
 80047dc:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                             \
 80047e2:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	691b      	ldr	r3, [r3, #16]
 80047e8:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80047ee:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	6a1b      	ldr	r3, [r3, #32]
 80047f4:	051b      	lsls	r3, r3, #20
 80047f6:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	430a      	orrs	r2, r1
 80047fe:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	687a      	ldr	r2, [r7, #4]
 8004808:	6812      	ldr	r2, [r2, #0]
 800480a:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 800480e:	f023 030f 	bic.w	r3, r3, #15
 8004812:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	6859      	ldr	r1, [r3, #4]
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	699a      	ldr	r2, [r3, #24]
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004822:	431a      	orrs	r2, r3
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004828:	431a      	orrs	r2, r3
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	430a      	orrs	r2, r1
 8004830:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	6899      	ldr	r1, [r3, #8]
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681a      	ldr	r2, [r3, #0]
 800483c:	4b27      	ldr	r3, [pc, #156]	@ (80048dc <HAL_SAI_Init+0x240>)
 800483e:	400b      	ands	r3, r1
 8004840:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	6899      	ldr	r1, [r3, #8]
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800484c:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8004852:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 8004858:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 800485e:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004864:	3b01      	subs	r3, #1
 8004866:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8004868:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	430a      	orrs	r2, r1
 8004870:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	68d9      	ldr	r1, [r3, #12]
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681a      	ldr	r2, [r3, #0]
 800487c:	f24f 0320 	movw	r3, #61472	@ 0xf020
 8004880:	400b      	ands	r3, r1
 8004882:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	68d9      	ldr	r1, [r3, #12]
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004892:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004898:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800489a:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048a0:	3b01      	subs	r3, #1
 80048a2:	021b      	lsls	r3, r3, #8
 80048a4:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	430a      	orrs	r2, r1
 80048ac:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	2200      	movs	r2, #0
 80048b2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	2201      	movs	r2, #1
 80048ba:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2200      	movs	r2, #0
 80048c2:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 80048c6:	2300      	movs	r3, #0
}
 80048c8:	4618      	mov	r0, r3
 80048ca:	3718      	adds	r7, #24
 80048cc:	46bd      	mov	sp, r7
 80048ce:	bd80      	pop	{r7, pc}
 80048d0:	40015400 	.word	0x40015400
 80048d4:	cccccccd 	.word	0xcccccccd
 80048d8:	ff05c010 	.word	0xff05c010
 80048dc:	fff88000 	.word	0xfff88000

080048e0 <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	b086      	sub	sp, #24
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	60f8      	str	r0, [r7, #12]
 80048e8:	60b9      	str	r1, [r7, #8]
 80048ea:	4613      	mov	r3, r2
 80048ec:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 80048ee:	f7fc fb39 	bl	8000f64 <HAL_GetTick>
 80048f2:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 80048f4:	68bb      	ldr	r3, [r7, #8]
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d002      	beq.n	8004900 <HAL_SAI_Transmit_DMA+0x20>
 80048fa:	88fb      	ldrh	r3, [r7, #6]
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d101      	bne.n	8004904 <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 8004900:	2301      	movs	r3, #1
 8004902:	e093      	b.n	8004a2c <HAL_SAI_Transmit_DMA+0x14c>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800490a:	b2db      	uxtb	r3, r3
 800490c:	2b01      	cmp	r3, #1
 800490e:	f040 808c 	bne.w	8004a2a <HAL_SAI_Transmit_DMA+0x14a>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8004918:	2b01      	cmp	r3, #1
 800491a:	d101      	bne.n	8004920 <HAL_SAI_Transmit_DMA+0x40>
 800491c:	2302      	movs	r3, #2
 800491e:	e085      	b.n	8004a2c <HAL_SAI_Transmit_DMA+0x14c>
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	2201      	movs	r2, #1
 8004924:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	68ba      	ldr	r2, [r7, #8]
 800492c:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	88fa      	ldrh	r2, [r7, #6]
 8004932:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	88fa      	ldrh	r2, [r7, #6]
 800493a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	2200      	movs	r2, #0
 8004942:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	2212      	movs	r2, #18
 800494a:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004952:	4a38      	ldr	r2, [pc, #224]	@ (8004a34 <HAL_SAI_Transmit_DMA+0x154>)
 8004954:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800495a:	4a37      	ldr	r2, [pc, #220]	@ (8004a38 <HAL_SAI_Transmit_DMA+0x158>)
 800495c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004962:	4a36      	ldr	r2, [pc, #216]	@ (8004a3c <HAL_SAI_Transmit_DMA+0x15c>)
 8004964:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800496a:	2200      	movs	r2, #0
 800496c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the Tx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004976:	4619      	mov	r1, r3
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	331c      	adds	r3, #28
 800497e:	461a      	mov	r2, r3
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8004986:	f7fd fd57 	bl	8002438 <HAL_DMA_Start_IT>
 800498a:	4603      	mov	r3, r0
 800498c:	2b00      	cmp	r3, #0
 800498e:	d005      	beq.n	800499c <HAL_SAI_Transmit_DMA+0xbc>
    {
      __HAL_UNLOCK(hsai);
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	2200      	movs	r2, #0
 8004994:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 8004998:	2301      	movs	r3, #1
 800499a:	e047      	b.n	8004a2c <HAL_SAI_Transmit_DMA+0x14c>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800499c:	2100      	movs	r1, #0
 800499e:	68f8      	ldr	r0, [r7, #12]
 80049a0:	f000 f9a0 	bl	8004ce4 <SAI_InterruptFlag>
 80049a4:	4601      	mov	r1, r0
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	691a      	ldr	r2, [r3, #16]
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	430a      	orrs	r2, r1
 80049b2:	611a      	str	r2, [r3, #16]

    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	681a      	ldr	r2, [r3, #0]
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80049c2:	601a      	str	r2, [r3, #0]

    /* Wait until FIFO is not empty */
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 80049c4:	e015      	b.n	80049f2 <HAL_SAI_Transmit_DMA+0x112>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 80049c6:	f7fc facd 	bl	8000f64 <HAL_GetTick>
 80049ca:	4602      	mov	r2, r0
 80049cc:	697b      	ldr	r3, [r7, #20]
 80049ce:	1ad3      	subs	r3, r2, r3
 80049d0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80049d4:	d90d      	bls.n	80049f2 <HAL_SAI_Transmit_DMA+0x112>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80049dc:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	2200      	movs	r2, #0
 80049ea:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80049ee:	2303      	movs	r3, #3
 80049f0:	e01c      	b.n	8004a2c <HAL_SAI_Transmit_DMA+0x14c>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	695b      	ldr	r3, [r3, #20]
 80049f8:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d0e2      	beq.n	80049c6 <HAL_SAI_Transmit_DMA+0xe6>
      }
    }

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d107      	bne.n	8004a1e <HAL_SAI_Transmit_DMA+0x13e>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	681a      	ldr	r2, [r3, #0]
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8004a1c:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	2200      	movs	r2, #0
 8004a22:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004a26:	2300      	movs	r3, #0
 8004a28:	e000      	b.n	8004a2c <HAL_SAI_Transmit_DMA+0x14c>
  }
  else
  {
    return HAL_BUSY;
 8004a2a:	2302      	movs	r3, #2
  }
}
 8004a2c:	4618      	mov	r0, r3
 8004a2e:	3718      	adds	r7, #24
 8004a30:	46bd      	mov	sp, r7
 8004a32:	bd80      	pop	{r7, pc}
 8004a34:	08004e27 	.word	0x08004e27
 8004a38:	08004dc9 	.word	0x08004dc9
 8004a3c:	08004e43 	.word	0x08004e43

08004a40 <HAL_SAI_TxCpltCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8004a40:	b480      	push	{r7}
 8004a42:	b083      	sub	sp, #12
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_TxCpltCallback could be implemented in the user file
   */
}
 8004a48:	bf00      	nop
 8004a4a:	370c      	adds	r7, #12
 8004a4c:	46bd      	mov	sp, r7
 8004a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a52:	4770      	bx	lr

08004a54 <HAL_SAI_TxHalfCpltCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8004a54:	b480      	push	{r7}
 8004a56:	b083      	sub	sp, #12
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_TxHalfCpltCallback could be implemented in the user file
   */
}
 8004a5c:	bf00      	nop
 8004a5e:	370c      	adds	r7, #12
 8004a60:	46bd      	mov	sp, r7
 8004a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a66:	4770      	bx	lr

08004a68 <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 8004a68:	b480      	push	{r7}
 8004a6a:	b083      	sub	sp, #12
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 8004a70:	bf00      	nop
 8004a72:	370c      	adds	r7, #12
 8004a74:	46bd      	mov	sp, r7
 8004a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7a:	4770      	bx	lr

08004a7c <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *         the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8004a7c:	b480      	push	{r7}
 8004a7e:	b087      	sub	sp, #28
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	60f8      	str	r0, [r7, #12]
 8004a84:	60b9      	str	r1, [r7, #8]
 8004a86:	607a      	str	r2, [r7, #4]
 8004a88:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	2200      	movs	r2, #0
 8004a92:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	2200      	movs	r2, #0
 8004a98:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	685b      	ldr	r3, [r3, #4]
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d003      	beq.n	8004aaa <SAI_InitI2S+0x2e>
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	685b      	ldr	r3, [r3, #4]
 8004aa6:	2b02      	cmp	r3, #2
 8004aa8:	d103      	bne.n	8004ab2 <SAI_InitI2S+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	2200      	movs	r2, #0
 8004aae:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004ab0:	e002      	b.n	8004ab8 <SAI_InitI2S+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	2201      	movs	r2, #1
 8004ab6:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8004abe:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004ac6:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->SlotInit.FirstBitOffset  = 0;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	2200      	movs	r2, #0
 8004acc:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	683a      	ldr	r2, [r7, #0]
 8004ad2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	f003 0301 	and.w	r3, r3, #1
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d001      	beq.n	8004ae2 <SAI_InitI2S+0x66>
  {
    return HAL_ERROR;
 8004ade:	2301      	movs	r3, #1
 8004ae0:	e077      	b.n	8004bd2 <SAI_InitI2S+0x156>
  }

  if (protocol == SAI_I2S_STANDARD)
 8004ae2:	68bb      	ldr	r3, [r7, #8]
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d107      	bne.n	8004af8 <SAI_InitI2S+0x7c>
  {
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	2200      	movs	r2, #0
 8004aec:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8004af4:	651a      	str	r2, [r3, #80]	@ 0x50
 8004af6:	e006      	b.n	8004b06 <SAI_InitI2S+0x8a>
  }
  else
  {
     /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004afe:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	2200      	movs	r2, #0
 8004b04:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Frame definition */
  switch (datasize)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	2b03      	cmp	r3, #3
 8004b0a:	d84f      	bhi.n	8004bac <SAI_InitI2S+0x130>
 8004b0c:	a201      	add	r2, pc, #4	@ (adr r2, 8004b14 <SAI_InitI2S+0x98>)
 8004b0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b12:	bf00      	nop
 8004b14:	08004b25 	.word	0x08004b25
 8004b18:	08004b47 	.word	0x08004b47
 8004b1c:	08004b69 	.word	0x08004b69
 8004b20:	08004b8b 	.word	0x08004b8b
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	2280      	movs	r2, #128	@ 0x80
 8004b28:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 8004b2a:	683b      	ldr	r3, [r7, #0]
 8004b2c:	085b      	lsrs	r3, r3, #1
 8004b2e:	015a      	lsls	r2, r3, #5
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	085b      	lsrs	r3, r3, #1
 8004b38:	011a      	lsls	r2, r3, #4
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	2240      	movs	r2, #64	@ 0x40
 8004b42:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8004b44:	e035      	b.n	8004bb2 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	2280      	movs	r2, #128	@ 0x80
 8004b4a:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	085b      	lsrs	r3, r3, #1
 8004b50:	019a      	lsls	r2, r3, #6
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8004b56:	683b      	ldr	r3, [r7, #0]
 8004b58:	085b      	lsrs	r3, r3, #1
 8004b5a:	015a      	lsls	r2, r3, #5
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	2280      	movs	r2, #128	@ 0x80
 8004b64:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8004b66:	e024      	b.n	8004bb2 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	22c0      	movs	r2, #192	@ 0xc0
 8004b6c:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8004b6e:	683b      	ldr	r3, [r7, #0]
 8004b70:	085b      	lsrs	r3, r3, #1
 8004b72:	019a      	lsls	r2, r3, #6
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8004b78:	683b      	ldr	r3, [r7, #0]
 8004b7a:	085b      	lsrs	r3, r3, #1
 8004b7c:	015a      	lsls	r2, r3, #5
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	2280      	movs	r2, #128	@ 0x80
 8004b86:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8004b88:	e013      	b.n	8004bb2 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	22e0      	movs	r2, #224	@ 0xe0
 8004b8e:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8004b90:	683b      	ldr	r3, [r7, #0]
 8004b92:	085b      	lsrs	r3, r3, #1
 8004b94:	019a      	lsls	r2, r3, #6
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8004b9a:	683b      	ldr	r3, [r7, #0]
 8004b9c:	085b      	lsrs	r3, r3, #1
 8004b9e:	015a      	lsls	r2, r3, #5
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	2280      	movs	r2, #128	@ 0x80
 8004ba8:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8004baa:	e002      	b.n	8004bb2 <SAI_InitI2S+0x136>
    default :
      status = HAL_ERROR;
 8004bac:	2301      	movs	r3, #1
 8004bae:	75fb      	strb	r3, [r7, #23]
      break;
 8004bb0:	bf00      	nop
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 8004bb2:	68bb      	ldr	r3, [r7, #8]
 8004bb4:	2b02      	cmp	r3, #2
 8004bb6:	d10b      	bne.n	8004bd0 <SAI_InitI2S+0x154>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2b01      	cmp	r3, #1
 8004bbc:	d102      	bne.n	8004bc4 <SAI_InitI2S+0x148>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	2210      	movs	r2, #16
 8004bc2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2b02      	cmp	r3, #2
 8004bc8:	d102      	bne.n	8004bd0 <SAI_InitI2S+0x154>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	2208      	movs	r2, #8
 8004bce:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  return status;
 8004bd0:	7dfb      	ldrb	r3, [r7, #23]
}
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	371c      	adds	r7, #28
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bdc:	4770      	bx	lr
 8004bde:	bf00      	nop

08004be0 <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8004be0:	b480      	push	{r7}
 8004be2:	b087      	sub	sp, #28
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	60f8      	str	r0, [r7, #12]
 8004be8:	60b9      	str	r1, [r7, #8]
 8004bea:	607a      	str	r2, [r7, #4]
 8004bec:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004bee:	2300      	movs	r3, #0
 8004bf0:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	685b      	ldr	r3, [r3, #4]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d003      	beq.n	8004c0e <SAI_InitPCM+0x2e>
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	685b      	ldr	r3, [r3, #4]
 8004c0a:	2b02      	cmp	r3, #2
 8004c0c:	d103      	bne.n	8004c16 <SAI_InitPCM+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	2201      	movs	r2, #1
 8004c12:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004c14:	e002      	b.n	8004c1c <SAI_InitPCM+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	2200      	movs	r2, #0
 8004c1a:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	2200      	movs	r2, #0
 8004c20:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004c28:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8004c30:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai->SlotInit.FirstBitOffset  = 0;
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	2200      	movs	r2, #0
 8004c36:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	683a      	ldr	r2, [r7, #0]
 8004c3c:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004c44:	661a      	str	r2, [r3, #96]	@ 0x60

  if (protocol == SAI_PCM_SHORT)
 8004c46:	68bb      	ldr	r3, [r7, #8]
 8004c48:	2b04      	cmp	r3, #4
 8004c4a:	d103      	bne.n	8004c54 <SAI_InitPCM+0x74>
  {
    hsai->FrameInit.ActiveFrameLength = 1;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	2201      	movs	r2, #1
 8004c50:	645a      	str	r2, [r3, #68]	@ 0x44
 8004c52:	e002      	b.n	8004c5a <SAI_InitPCM+0x7a>
  }
  else
  {
    /* SAI_PCM_LONG */
    hsai->FrameInit.ActiveFrameLength = 13;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	220d      	movs	r2, #13
 8004c58:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  switch (datasize)
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	2b03      	cmp	r3, #3
 8004c5e:	d837      	bhi.n	8004cd0 <SAI_InitPCM+0xf0>
 8004c60:	a201      	add	r2, pc, #4	@ (adr r2, 8004c68 <SAI_InitPCM+0x88>)
 8004c62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c66:	bf00      	nop
 8004c68:	08004c79 	.word	0x08004c79
 8004c6c:	08004c8f 	.word	0x08004c8f
 8004c70:	08004ca5 	.word	0x08004ca5
 8004c74:	08004cbb 	.word	0x08004cbb
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	2280      	movs	r2, #128	@ 0x80
 8004c7c:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 16U * nbslot;
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	011a      	lsls	r2, r3, #4
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	2240      	movs	r2, #64	@ 0x40
 8004c8a:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8004c8c:	e023      	b.n	8004cd6 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	2280      	movs	r2, #128	@ 0x80
 8004c92:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	015a      	lsls	r2, r3, #5
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	2280      	movs	r2, #128	@ 0x80
 8004ca0:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8004ca2:	e018      	b.n	8004cd6 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	22c0      	movs	r2, #192	@ 0xc0
 8004ca8:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	015a      	lsls	r2, r3, #5
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	2280      	movs	r2, #128	@ 0x80
 8004cb6:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8004cb8:	e00d      	b.n	8004cd6 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	22e0      	movs	r2, #224	@ 0xe0
 8004cbe:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	015a      	lsls	r2, r3, #5
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	2280      	movs	r2, #128	@ 0x80
 8004ccc:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8004cce:	e002      	b.n	8004cd6 <SAI_InitPCM+0xf6>
    default :
      status = HAL_ERROR;
 8004cd0:	2301      	movs	r3, #1
 8004cd2:	75fb      	strb	r3, [r7, #23]
      break;
 8004cd4:	bf00      	nop
  }

  return status;
 8004cd6:	7dfb      	ldrb	r3, [r7, #23]
}
 8004cd8:	4618      	mov	r0, r3
 8004cda:	371c      	adds	r7, #28
 8004cdc:	46bd      	mov	sp, r7
 8004cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce2:	4770      	bx	lr

08004ce4 <SAI_InterruptFlag>:
  *              the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
  */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, SAI_ModeTypedef mode)
{
 8004ce4:	b480      	push	{r7}
 8004ce6:	b085      	sub	sp, #20
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	6078      	str	r0, [r7, #4]
 8004cec:	460b      	mov	r3, r1
 8004cee:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 8004cf0:	2301      	movs	r3, #1
 8004cf2:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 8004cf4:	78fb      	ldrb	r3, [r7, #3]
 8004cf6:	2b01      	cmp	r3, #1
 8004cf8:	d103      	bne.n	8004d02 <SAI_InterruptFlag+0x1e>
  {
    tmpIT |= SAI_IT_FREQ;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	f043 0308 	orr.w	r3, r3, #8
 8004d00:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d06:	2b08      	cmp	r3, #8
 8004d08:	d10b      	bne.n	8004d22 <SAI_InterruptFlag+0x3e>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8004d0e:	2b03      	cmp	r3, #3
 8004d10:	d003      	beq.n	8004d1a <SAI_InterruptFlag+0x36>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	685b      	ldr	r3, [r3, #4]
 8004d16:	2b01      	cmp	r3, #1
 8004d18:	d103      	bne.n	8004d22 <SAI_InterruptFlag+0x3e>
  {
    tmpIT |= SAI_IT_CNRDY;
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	f043 0310 	orr.w	r3, r3, #16
 8004d20:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	685b      	ldr	r3, [r3, #4]
 8004d26:	2b03      	cmp	r3, #3
 8004d28:	d003      	beq.n	8004d32 <SAI_InterruptFlag+0x4e>
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	685b      	ldr	r3, [r3, #4]
 8004d2e:	2b02      	cmp	r3, #2
 8004d30:	d104      	bne.n	8004d3c <SAI_InterruptFlag+0x58>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8004d38:	60fb      	str	r3, [r7, #12]
 8004d3a:	e003      	b.n	8004d44 <SAI_InterruptFlag+0x60>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	f043 0304 	orr.w	r3, r3, #4
 8004d42:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 8004d44:	68fb      	ldr	r3, [r7, #12]
}
 8004d46:	4618      	mov	r0, r3
 8004d48:	3714      	adds	r7, #20
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d50:	4770      	bx	lr
	...

08004d54 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8004d54:	b480      	push	{r7}
 8004d56:	b085      	sub	sp, #20
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8004d5c:	4b18      	ldr	r3, [pc, #96]	@ (8004dc0 <SAI_Disable+0x6c>)
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	4a18      	ldr	r2, [pc, #96]	@ (8004dc4 <SAI_Disable+0x70>)
 8004d62:	fba2 2303 	umull	r2, r3, r2, r3
 8004d66:	0b1b      	lsrs	r3, r3, #12
 8004d68:	009b      	lsls	r3, r3, #2
 8004d6a:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8004d6c:	2300      	movs	r3, #0
 8004d6e:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	681a      	ldr	r2, [r3, #0]
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004d7e:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d10a      	bne.n	8004d9c <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004d8c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 8004d96:	2303      	movs	r3, #3
 8004d98:	72fb      	strb	r3, [r7, #11]
      break;
 8004d9a:	e009      	b.n	8004db0 <SAI_Disable+0x5c>
    }
    count--;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	3b01      	subs	r3, #1
 8004da0:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d1e7      	bne.n	8004d80 <SAI_Disable+0x2c>

  return status;
 8004db0:	7afb      	ldrb	r3, [r7, #11]
}
 8004db2:	4618      	mov	r0, r3
 8004db4:	3714      	adds	r7, #20
 8004db6:	46bd      	mov	sp, r7
 8004db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dbc:	4770      	bx	lr
 8004dbe:	bf00      	nop
 8004dc0:	20000000 	.word	0x20000000
 8004dc4:	95cbec1b 	.word	0x95cbec1b

08004dc8 <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b084      	sub	sp, #16
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dd4:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	69db      	ldr	r3, [r3, #28]
 8004dda:	2b20      	cmp	r3, #32
 8004ddc:	d01c      	beq.n	8004e18 <SAI_DMATxCplt+0x50>
  {
    hsai->XferCount = 0;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	2200      	movs	r2, #0
 8004de2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	681a      	ldr	r2, [r3, #0]
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8004df4:	601a      	str	r2, [r3, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8004df6:	2100      	movs	r1, #0
 8004df8:	68f8      	ldr	r0, [r7, #12]
 8004dfa:	f7ff ff73 	bl	8004ce4 <SAI_InterruptFlag>
 8004dfe:	4603      	mov	r3, r0
 8004e00:	43d9      	mvns	r1, r3
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	691a      	ldr	r2, [r3, #16]
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	400a      	ands	r2, r1
 8004e0e:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	2201      	movs	r2, #1
 8004e14:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 8004e18:	68f8      	ldr	r0, [r7, #12]
 8004e1a:	f7ff fe11 	bl	8004a40 <HAL_SAI_TxCpltCallback>
#endif
}
 8004e1e:	bf00      	nop
 8004e20:	3710      	adds	r7, #16
 8004e22:	46bd      	mov	sp, r7
 8004e24:	bd80      	pop	{r7, pc}

08004e26 <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004e26:	b580      	push	{r7, lr}
 8004e28:	b084      	sub	sp, #16
 8004e2a:	af00      	add	r7, sp, #0
 8004e2c:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e32:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 8004e34:	68f8      	ldr	r0, [r7, #12]
 8004e36:	f7ff fe0d 	bl	8004a54 <HAL_SAI_TxHalfCpltCallback>
#endif
}
 8004e3a:	bf00      	nop
 8004e3c:	3710      	adds	r7, #16
 8004e3e:	46bd      	mov	sp, r7
 8004e40:	bd80      	pop	{r7, pc}

08004e42 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 8004e42:	b580      	push	{r7, lr}
 8004e44:	b084      	sub	sp, #16
 8004e46:	af00      	add	r7, sp, #0
 8004e48:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e4e:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004e56:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Disable the SAI DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	681a      	ldr	r2, [r3, #0]
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8004e6e:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral */
  /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
  (void) SAI_Disable(hsai);
 8004e70:	68f8      	ldr	r0, [r7, #12]
 8004e72:	f7ff ff6f 	bl	8004d54 <SAI_Disable>

  /* Set the SAI state ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	2201      	movs	r2, #1
 8004e7a:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	2200      	movs	r2, #0
 8004e82:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 8004e86:	68f8      	ldr	r0, [r7, #12]
 8004e88:	f7ff fdee 	bl	8004a68 <HAL_SAI_ErrorCallback>
#endif
}
 8004e8c:	bf00      	nop
 8004e8e:	3710      	adds	r7, #16
 8004e90:	46bd      	mov	sp, r7
 8004e92:	bd80      	pop	{r7, pc}

08004e94 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b082      	sub	sp, #8
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d101      	bne.n	8004ea6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004ea2:	2301      	movs	r3, #1
 8004ea4:	e049      	b.n	8004f3a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004eac:	b2db      	uxtb	r3, r3
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d106      	bne.n	8004ec0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004eba:	6878      	ldr	r0, [r7, #4]
 8004ebc:	f7fb ff06 	bl	8000ccc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2202      	movs	r2, #2
 8004ec4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681a      	ldr	r2, [r3, #0]
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	3304      	adds	r3, #4
 8004ed0:	4619      	mov	r1, r3
 8004ed2:	4610      	mov	r0, r2
 8004ed4:	f000 f94c 	bl	8005170 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2201      	movs	r2, #1
 8004edc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2201      	movs	r2, #1
 8004ee4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2201      	movs	r2, #1
 8004eec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2201      	movs	r2, #1
 8004ef4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2201      	movs	r2, #1
 8004efc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2201      	movs	r2, #1
 8004f04:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2201      	movs	r2, #1
 8004f0c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2201      	movs	r2, #1
 8004f14:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2201      	movs	r2, #1
 8004f1c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2201      	movs	r2, #1
 8004f24:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2201      	movs	r2, #1
 8004f2c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2201      	movs	r2, #1
 8004f34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004f38:	2300      	movs	r3, #0
}
 8004f3a:	4618      	mov	r0, r3
 8004f3c:	3708      	adds	r7, #8
 8004f3e:	46bd      	mov	sp, r7
 8004f40:	bd80      	pop	{r7, pc}
	...

08004f44 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004f44:	b480      	push	{r7}
 8004f46:	b085      	sub	sp, #20
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f52:	b2db      	uxtb	r3, r3
 8004f54:	2b01      	cmp	r3, #1
 8004f56:	d001      	beq.n	8004f5c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004f58:	2301      	movs	r3, #1
 8004f5a:	e033      	b.n	8004fc4 <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2202      	movs	r2, #2
 8004f60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	4a19      	ldr	r2, [pc, #100]	@ (8004fd0 <HAL_TIM_Base_Start+0x8c>)
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	d009      	beq.n	8004f82 <HAL_TIM_Base_Start+0x3e>
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f76:	d004      	beq.n	8004f82 <HAL_TIM_Base_Start+0x3e>
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	4a15      	ldr	r2, [pc, #84]	@ (8004fd4 <HAL_TIM_Base_Start+0x90>)
 8004f7e:	4293      	cmp	r3, r2
 8004f80:	d115      	bne.n	8004fae <HAL_TIM_Base_Start+0x6a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	689a      	ldr	r2, [r3, #8]
 8004f88:	4b13      	ldr	r3, [pc, #76]	@ (8004fd8 <HAL_TIM_Base_Start+0x94>)
 8004f8a:	4013      	ands	r3, r2
 8004f8c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	2b06      	cmp	r3, #6
 8004f92:	d015      	beq.n	8004fc0 <HAL_TIM_Base_Start+0x7c>
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f9a:	d011      	beq.n	8004fc0 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	681a      	ldr	r2, [r3, #0]
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f042 0201 	orr.w	r2, r2, #1
 8004faa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fac:	e008      	b.n	8004fc0 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	681a      	ldr	r2, [r3, #0]
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f042 0201 	orr.w	r2, r2, #1
 8004fbc:	601a      	str	r2, [r3, #0]
 8004fbe:	e000      	b.n	8004fc2 <HAL_TIM_Base_Start+0x7e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fc0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004fc2:	2300      	movs	r3, #0
}
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	3714      	adds	r7, #20
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fce:	4770      	bx	lr
 8004fd0:	40012c00 	.word	0x40012c00
 8004fd4:	40014000 	.word	0x40014000
 8004fd8:	00010007 	.word	0x00010007

08004fdc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	b084      	sub	sp, #16
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
 8004fe4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004fe6:	2300      	movs	r3, #0
 8004fe8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ff0:	2b01      	cmp	r3, #1
 8004ff2:	d101      	bne.n	8004ff8 <HAL_TIM_ConfigClockSource+0x1c>
 8004ff4:	2302      	movs	r3, #2
 8004ff6:	e0b6      	b.n	8005166 <HAL_TIM_ConfigClockSource+0x18a>
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2201      	movs	r2, #1
 8004ffc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2202      	movs	r2, #2
 8005004:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	689b      	ldr	r3, [r3, #8]
 800500e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005010:	68bb      	ldr	r3, [r7, #8]
 8005012:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005016:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800501a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800501c:	68bb      	ldr	r3, [r7, #8]
 800501e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005022:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	68ba      	ldr	r2, [r7, #8]
 800502a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800502c:	683b      	ldr	r3, [r7, #0]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005034:	d03e      	beq.n	80050b4 <HAL_TIM_ConfigClockSource+0xd8>
 8005036:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800503a:	f200 8087 	bhi.w	800514c <HAL_TIM_ConfigClockSource+0x170>
 800503e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005042:	f000 8086 	beq.w	8005152 <HAL_TIM_ConfigClockSource+0x176>
 8005046:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800504a:	d87f      	bhi.n	800514c <HAL_TIM_ConfigClockSource+0x170>
 800504c:	2b70      	cmp	r3, #112	@ 0x70
 800504e:	d01a      	beq.n	8005086 <HAL_TIM_ConfigClockSource+0xaa>
 8005050:	2b70      	cmp	r3, #112	@ 0x70
 8005052:	d87b      	bhi.n	800514c <HAL_TIM_ConfigClockSource+0x170>
 8005054:	2b60      	cmp	r3, #96	@ 0x60
 8005056:	d050      	beq.n	80050fa <HAL_TIM_ConfigClockSource+0x11e>
 8005058:	2b60      	cmp	r3, #96	@ 0x60
 800505a:	d877      	bhi.n	800514c <HAL_TIM_ConfigClockSource+0x170>
 800505c:	2b50      	cmp	r3, #80	@ 0x50
 800505e:	d03c      	beq.n	80050da <HAL_TIM_ConfigClockSource+0xfe>
 8005060:	2b50      	cmp	r3, #80	@ 0x50
 8005062:	d873      	bhi.n	800514c <HAL_TIM_ConfigClockSource+0x170>
 8005064:	2b40      	cmp	r3, #64	@ 0x40
 8005066:	d058      	beq.n	800511a <HAL_TIM_ConfigClockSource+0x13e>
 8005068:	2b40      	cmp	r3, #64	@ 0x40
 800506a:	d86f      	bhi.n	800514c <HAL_TIM_ConfigClockSource+0x170>
 800506c:	2b30      	cmp	r3, #48	@ 0x30
 800506e:	d064      	beq.n	800513a <HAL_TIM_ConfigClockSource+0x15e>
 8005070:	2b30      	cmp	r3, #48	@ 0x30
 8005072:	d86b      	bhi.n	800514c <HAL_TIM_ConfigClockSource+0x170>
 8005074:	2b20      	cmp	r3, #32
 8005076:	d060      	beq.n	800513a <HAL_TIM_ConfigClockSource+0x15e>
 8005078:	2b20      	cmp	r3, #32
 800507a:	d867      	bhi.n	800514c <HAL_TIM_ConfigClockSource+0x170>
 800507c:	2b00      	cmp	r3, #0
 800507e:	d05c      	beq.n	800513a <HAL_TIM_ConfigClockSource+0x15e>
 8005080:	2b10      	cmp	r3, #16
 8005082:	d05a      	beq.n	800513a <HAL_TIM_ConfigClockSource+0x15e>
 8005084:	e062      	b.n	800514c <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800508a:	683b      	ldr	r3, [r7, #0]
 800508c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800508e:	683b      	ldr	r3, [r7, #0]
 8005090:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005092:	683b      	ldr	r3, [r7, #0]
 8005094:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005096:	f000 f955 	bl	8005344 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	689b      	ldr	r3, [r3, #8]
 80050a0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80050a2:	68bb      	ldr	r3, [r7, #8]
 80050a4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80050a8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	68ba      	ldr	r2, [r7, #8]
 80050b0:	609a      	str	r2, [r3, #8]
      break;
 80050b2:	e04f      	b.n	8005154 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80050b8:	683b      	ldr	r3, [r7, #0]
 80050ba:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80050bc:	683b      	ldr	r3, [r7, #0]
 80050be:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80050c0:	683b      	ldr	r3, [r7, #0]
 80050c2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80050c4:	f000 f93e 	bl	8005344 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	689a      	ldr	r2, [r3, #8]
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80050d6:	609a      	str	r2, [r3, #8]
      break;
 80050d8:	e03c      	b.n	8005154 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80050de:	683b      	ldr	r3, [r7, #0]
 80050e0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80050e6:	461a      	mov	r2, r3
 80050e8:	f000 f8b2 	bl	8005250 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	2150      	movs	r1, #80	@ 0x50
 80050f2:	4618      	mov	r0, r3
 80050f4:	f000 f90b 	bl	800530e <TIM_ITRx_SetConfig>
      break;
 80050f8:	e02c      	b.n	8005154 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005102:	683b      	ldr	r3, [r7, #0]
 8005104:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005106:	461a      	mov	r2, r3
 8005108:	f000 f8d1 	bl	80052ae <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	2160      	movs	r1, #96	@ 0x60
 8005112:	4618      	mov	r0, r3
 8005114:	f000 f8fb 	bl	800530e <TIM_ITRx_SetConfig>
      break;
 8005118:	e01c      	b.n	8005154 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800511e:	683b      	ldr	r3, [r7, #0]
 8005120:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005122:	683b      	ldr	r3, [r7, #0]
 8005124:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005126:	461a      	mov	r2, r3
 8005128:	f000 f892 	bl	8005250 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	2140      	movs	r1, #64	@ 0x40
 8005132:	4618      	mov	r0, r3
 8005134:	f000 f8eb 	bl	800530e <TIM_ITRx_SetConfig>
      break;
 8005138:	e00c      	b.n	8005154 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681a      	ldr	r2, [r3, #0]
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	4619      	mov	r1, r3
 8005144:	4610      	mov	r0, r2
 8005146:	f000 f8e2 	bl	800530e <TIM_ITRx_SetConfig>
      break;
 800514a:	e003      	b.n	8005154 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800514c:	2301      	movs	r3, #1
 800514e:	73fb      	strb	r3, [r7, #15]
      break;
 8005150:	e000      	b.n	8005154 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8005152:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2201      	movs	r2, #1
 8005158:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2200      	movs	r2, #0
 8005160:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005164:	7bfb      	ldrb	r3, [r7, #15]
}
 8005166:	4618      	mov	r0, r3
 8005168:	3710      	adds	r7, #16
 800516a:	46bd      	mov	sp, r7
 800516c:	bd80      	pop	{r7, pc}
	...

08005170 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005170:	b480      	push	{r7}
 8005172:	b085      	sub	sp, #20
 8005174:	af00      	add	r7, sp, #0
 8005176:	6078      	str	r0, [r7, #4]
 8005178:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	4a30      	ldr	r2, [pc, #192]	@ (8005244 <TIM_Base_SetConfig+0xd4>)
 8005184:	4293      	cmp	r3, r2
 8005186:	d003      	beq.n	8005190 <TIM_Base_SetConfig+0x20>
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800518e:	d108      	bne.n	80051a2 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005196:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005198:	683b      	ldr	r3, [r7, #0]
 800519a:	685b      	ldr	r3, [r3, #4]
 800519c:	68fa      	ldr	r2, [r7, #12]
 800519e:	4313      	orrs	r3, r2
 80051a0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	4a27      	ldr	r2, [pc, #156]	@ (8005244 <TIM_Base_SetConfig+0xd4>)
 80051a6:	4293      	cmp	r3, r2
 80051a8:	d00b      	beq.n	80051c2 <TIM_Base_SetConfig+0x52>
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051b0:	d007      	beq.n	80051c2 <TIM_Base_SetConfig+0x52>
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	4a24      	ldr	r2, [pc, #144]	@ (8005248 <TIM_Base_SetConfig+0xd8>)
 80051b6:	4293      	cmp	r3, r2
 80051b8:	d003      	beq.n	80051c2 <TIM_Base_SetConfig+0x52>
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	4a23      	ldr	r2, [pc, #140]	@ (800524c <TIM_Base_SetConfig+0xdc>)
 80051be:	4293      	cmp	r3, r2
 80051c0:	d108      	bne.n	80051d4 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80051c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	68db      	ldr	r3, [r3, #12]
 80051ce:	68fa      	ldr	r2, [r7, #12]
 80051d0:	4313      	orrs	r3, r2
 80051d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	695b      	ldr	r3, [r3, #20]
 80051de:	4313      	orrs	r3, r2
 80051e0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	68fa      	ldr	r2, [r7, #12]
 80051e6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80051e8:	683b      	ldr	r3, [r7, #0]
 80051ea:	689a      	ldr	r2, [r3, #8]
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80051f0:	683b      	ldr	r3, [r7, #0]
 80051f2:	681a      	ldr	r2, [r3, #0]
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	4a12      	ldr	r2, [pc, #72]	@ (8005244 <TIM_Base_SetConfig+0xd4>)
 80051fc:	4293      	cmp	r3, r2
 80051fe:	d007      	beq.n	8005210 <TIM_Base_SetConfig+0xa0>
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	4a11      	ldr	r2, [pc, #68]	@ (8005248 <TIM_Base_SetConfig+0xd8>)
 8005204:	4293      	cmp	r3, r2
 8005206:	d003      	beq.n	8005210 <TIM_Base_SetConfig+0xa0>
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	4a10      	ldr	r2, [pc, #64]	@ (800524c <TIM_Base_SetConfig+0xdc>)
 800520c:	4293      	cmp	r3, r2
 800520e:	d103      	bne.n	8005218 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005210:	683b      	ldr	r3, [r7, #0]
 8005212:	691a      	ldr	r2, [r3, #16]
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2201      	movs	r2, #1
 800521c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	691b      	ldr	r3, [r3, #16]
 8005222:	f003 0301 	and.w	r3, r3, #1
 8005226:	2b01      	cmp	r3, #1
 8005228:	d105      	bne.n	8005236 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	691b      	ldr	r3, [r3, #16]
 800522e:	f023 0201 	bic.w	r2, r3, #1
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	611a      	str	r2, [r3, #16]
  }
}
 8005236:	bf00      	nop
 8005238:	3714      	adds	r7, #20
 800523a:	46bd      	mov	sp, r7
 800523c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005240:	4770      	bx	lr
 8005242:	bf00      	nop
 8005244:	40012c00 	.word	0x40012c00
 8005248:	40014000 	.word	0x40014000
 800524c:	40014400 	.word	0x40014400

08005250 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005250:	b480      	push	{r7}
 8005252:	b087      	sub	sp, #28
 8005254:	af00      	add	r7, sp, #0
 8005256:	60f8      	str	r0, [r7, #12]
 8005258:	60b9      	str	r1, [r7, #8]
 800525a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	6a1b      	ldr	r3, [r3, #32]
 8005260:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	6a1b      	ldr	r3, [r3, #32]
 8005266:	f023 0201 	bic.w	r2, r3, #1
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	699b      	ldr	r3, [r3, #24]
 8005272:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005274:	693b      	ldr	r3, [r7, #16]
 8005276:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800527a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	011b      	lsls	r3, r3, #4
 8005280:	693a      	ldr	r2, [r7, #16]
 8005282:	4313      	orrs	r3, r2
 8005284:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005286:	697b      	ldr	r3, [r7, #20]
 8005288:	f023 030a 	bic.w	r3, r3, #10
 800528c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800528e:	697a      	ldr	r2, [r7, #20]
 8005290:	68bb      	ldr	r3, [r7, #8]
 8005292:	4313      	orrs	r3, r2
 8005294:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	693a      	ldr	r2, [r7, #16]
 800529a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	697a      	ldr	r2, [r7, #20]
 80052a0:	621a      	str	r2, [r3, #32]
}
 80052a2:	bf00      	nop
 80052a4:	371c      	adds	r7, #28
 80052a6:	46bd      	mov	sp, r7
 80052a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ac:	4770      	bx	lr

080052ae <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80052ae:	b480      	push	{r7}
 80052b0:	b087      	sub	sp, #28
 80052b2:	af00      	add	r7, sp, #0
 80052b4:	60f8      	str	r0, [r7, #12]
 80052b6:	60b9      	str	r1, [r7, #8]
 80052b8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	6a1b      	ldr	r3, [r3, #32]
 80052be:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	6a1b      	ldr	r3, [r3, #32]
 80052c4:	f023 0210 	bic.w	r2, r3, #16
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	699b      	ldr	r3, [r3, #24]
 80052d0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80052d2:	693b      	ldr	r3, [r7, #16]
 80052d4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80052d8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	031b      	lsls	r3, r3, #12
 80052de:	693a      	ldr	r2, [r7, #16]
 80052e0:	4313      	orrs	r3, r2
 80052e2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80052e4:	697b      	ldr	r3, [r7, #20]
 80052e6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80052ea:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80052ec:	68bb      	ldr	r3, [r7, #8]
 80052ee:	011b      	lsls	r3, r3, #4
 80052f0:	697a      	ldr	r2, [r7, #20]
 80052f2:	4313      	orrs	r3, r2
 80052f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	693a      	ldr	r2, [r7, #16]
 80052fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	697a      	ldr	r2, [r7, #20]
 8005300:	621a      	str	r2, [r3, #32]
}
 8005302:	bf00      	nop
 8005304:	371c      	adds	r7, #28
 8005306:	46bd      	mov	sp, r7
 8005308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530c:	4770      	bx	lr

0800530e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800530e:	b480      	push	{r7}
 8005310:	b085      	sub	sp, #20
 8005312:	af00      	add	r7, sp, #0
 8005314:	6078      	str	r0, [r7, #4]
 8005316:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	689b      	ldr	r3, [r3, #8]
 800531c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005324:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005326:	683a      	ldr	r2, [r7, #0]
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	4313      	orrs	r3, r2
 800532c:	f043 0307 	orr.w	r3, r3, #7
 8005330:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	68fa      	ldr	r2, [r7, #12]
 8005336:	609a      	str	r2, [r3, #8]
}
 8005338:	bf00      	nop
 800533a:	3714      	adds	r7, #20
 800533c:	46bd      	mov	sp, r7
 800533e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005342:	4770      	bx	lr

08005344 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005344:	b480      	push	{r7}
 8005346:	b087      	sub	sp, #28
 8005348:	af00      	add	r7, sp, #0
 800534a:	60f8      	str	r0, [r7, #12]
 800534c:	60b9      	str	r1, [r7, #8]
 800534e:	607a      	str	r2, [r7, #4]
 8005350:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	689b      	ldr	r3, [r3, #8]
 8005356:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005358:	697b      	ldr	r3, [r7, #20]
 800535a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800535e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	021a      	lsls	r2, r3, #8
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	431a      	orrs	r2, r3
 8005368:	68bb      	ldr	r3, [r7, #8]
 800536a:	4313      	orrs	r3, r2
 800536c:	697a      	ldr	r2, [r7, #20]
 800536e:	4313      	orrs	r3, r2
 8005370:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	697a      	ldr	r2, [r7, #20]
 8005376:	609a      	str	r2, [r3, #8]
}
 8005378:	bf00      	nop
 800537a:	371c      	adds	r7, #28
 800537c:	46bd      	mov	sp, r7
 800537e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005382:	4770      	bx	lr

08005384 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005384:	b480      	push	{r7}
 8005386:	b085      	sub	sp, #20
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
 800538c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005394:	2b01      	cmp	r3, #1
 8005396:	d101      	bne.n	800539c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005398:	2302      	movs	r3, #2
 800539a:	e04f      	b.n	800543c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2201      	movs	r2, #1
 80053a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	2202      	movs	r2, #2
 80053a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	685b      	ldr	r3, [r3, #4]
 80053b2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	689b      	ldr	r3, [r3, #8]
 80053ba:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	4a21      	ldr	r2, [pc, #132]	@ (8005448 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80053c2:	4293      	cmp	r3, r2
 80053c4:	d108      	bne.n	80053d8 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80053cc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80053ce:	683b      	ldr	r3, [r7, #0]
 80053d0:	685b      	ldr	r3, [r3, #4]
 80053d2:	68fa      	ldr	r2, [r7, #12]
 80053d4:	4313      	orrs	r3, r2
 80053d6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80053de:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80053e0:	683b      	ldr	r3, [r7, #0]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	68fa      	ldr	r2, [r7, #12]
 80053e6:	4313      	orrs	r3, r2
 80053e8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	68fa      	ldr	r2, [r7, #12]
 80053f0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	4a14      	ldr	r2, [pc, #80]	@ (8005448 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80053f8:	4293      	cmp	r3, r2
 80053fa:	d009      	beq.n	8005410 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005404:	d004      	beq.n	8005410 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	4a10      	ldr	r2, [pc, #64]	@ (800544c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800540c:	4293      	cmp	r3, r2
 800540e:	d10c      	bne.n	800542a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005410:	68bb      	ldr	r3, [r7, #8]
 8005412:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005416:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	689b      	ldr	r3, [r3, #8]
 800541c:	68ba      	ldr	r2, [r7, #8]
 800541e:	4313      	orrs	r3, r2
 8005420:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	68ba      	ldr	r2, [r7, #8]
 8005428:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	2201      	movs	r2, #1
 800542e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	2200      	movs	r2, #0
 8005436:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800543a:	2300      	movs	r3, #0
}
 800543c:	4618      	mov	r0, r3
 800543e:	3714      	adds	r7, #20
 8005440:	46bd      	mov	sp, r7
 8005442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005446:	4770      	bx	lr
 8005448:	40012c00 	.word	0x40012c00
 800544c:	40014000 	.word	0x40014000

08005450 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005450:	b580      	push	{r7, lr}
 8005452:	b082      	sub	sp, #8
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2b00      	cmp	r3, #0
 800545c:	d101      	bne.n	8005462 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800545e:	2301      	movs	r3, #1
 8005460:	e040      	b.n	80054e4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005466:	2b00      	cmp	r3, #0
 8005468:	d106      	bne.n	8005478 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	2200      	movs	r2, #0
 800546e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005472:	6878      	ldr	r0, [r7, #4]
 8005474:	f7fb fc7a 	bl	8000d6c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	2224      	movs	r2, #36	@ 0x24
 800547c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	681a      	ldr	r2, [r3, #0]
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f022 0201 	bic.w	r2, r2, #1
 800548c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005492:	2b00      	cmp	r3, #0
 8005494:	d002      	beq.n	800549c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005496:	6878      	ldr	r0, [r7, #4]
 8005498:	f000 fa54 	bl	8005944 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800549c:	6878      	ldr	r0, [r7, #4]
 800549e:	f000 f825 	bl	80054ec <UART_SetConfig>
 80054a2:	4603      	mov	r3, r0
 80054a4:	2b01      	cmp	r3, #1
 80054a6:	d101      	bne.n	80054ac <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80054a8:	2301      	movs	r3, #1
 80054aa:	e01b      	b.n	80054e4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	685a      	ldr	r2, [r3, #4]
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80054ba:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	689a      	ldr	r2, [r3, #8]
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80054ca:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	681a      	ldr	r2, [r3, #0]
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f042 0201 	orr.w	r2, r2, #1
 80054da:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80054dc:	6878      	ldr	r0, [r7, #4]
 80054de:	f000 fad3 	bl	8005a88 <UART_CheckIdleState>
 80054e2:	4603      	mov	r3, r0
}
 80054e4:	4618      	mov	r0, r3
 80054e6:	3708      	adds	r7, #8
 80054e8:	46bd      	mov	sp, r7
 80054ea:	bd80      	pop	{r7, pc}

080054ec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80054ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80054f0:	b08a      	sub	sp, #40	@ 0x28
 80054f2:	af00      	add	r7, sp, #0
 80054f4:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80054f6:	2300      	movs	r3, #0
 80054f8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	689a      	ldr	r2, [r3, #8]
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	691b      	ldr	r3, [r3, #16]
 8005504:	431a      	orrs	r2, r3
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	695b      	ldr	r3, [r3, #20]
 800550a:	431a      	orrs	r2, r3
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	69db      	ldr	r3, [r3, #28]
 8005510:	4313      	orrs	r3, r2
 8005512:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	681a      	ldr	r2, [r3, #0]
 800551a:	4bb4      	ldr	r3, [pc, #720]	@ (80057ec <UART_SetConfig+0x300>)
 800551c:	4013      	ands	r3, r2
 800551e:	68fa      	ldr	r2, [r7, #12]
 8005520:	6812      	ldr	r2, [r2, #0]
 8005522:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005524:	430b      	orrs	r3, r1
 8005526:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	685b      	ldr	r3, [r3, #4]
 800552e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	68da      	ldr	r2, [r3, #12]
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	430a      	orrs	r2, r1
 800553c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	699b      	ldr	r3, [r3, #24]
 8005542:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	4aa9      	ldr	r2, [pc, #676]	@ (80057f0 <UART_SetConfig+0x304>)
 800554a:	4293      	cmp	r3, r2
 800554c:	d004      	beq.n	8005558 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	6a1b      	ldr	r3, [r3, #32]
 8005552:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005554:	4313      	orrs	r3, r2
 8005556:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	689b      	ldr	r3, [r3, #8]
 800555e:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005568:	430a      	orrs	r2, r1
 800556a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	4aa0      	ldr	r2, [pc, #640]	@ (80057f4 <UART_SetConfig+0x308>)
 8005572:	4293      	cmp	r3, r2
 8005574:	d126      	bne.n	80055c4 <UART_SetConfig+0xd8>
 8005576:	4ba0      	ldr	r3, [pc, #640]	@ (80057f8 <UART_SetConfig+0x30c>)
 8005578:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800557c:	f003 0303 	and.w	r3, r3, #3
 8005580:	2b03      	cmp	r3, #3
 8005582:	d81b      	bhi.n	80055bc <UART_SetConfig+0xd0>
 8005584:	a201      	add	r2, pc, #4	@ (adr r2, 800558c <UART_SetConfig+0xa0>)
 8005586:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800558a:	bf00      	nop
 800558c:	0800559d 	.word	0x0800559d
 8005590:	080055ad 	.word	0x080055ad
 8005594:	080055a5 	.word	0x080055a5
 8005598:	080055b5 	.word	0x080055b5
 800559c:	2301      	movs	r3, #1
 800559e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80055a2:	e080      	b.n	80056a6 <UART_SetConfig+0x1ba>
 80055a4:	2302      	movs	r3, #2
 80055a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80055aa:	e07c      	b.n	80056a6 <UART_SetConfig+0x1ba>
 80055ac:	2304      	movs	r3, #4
 80055ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80055b2:	e078      	b.n	80056a6 <UART_SetConfig+0x1ba>
 80055b4:	2308      	movs	r3, #8
 80055b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80055ba:	e074      	b.n	80056a6 <UART_SetConfig+0x1ba>
 80055bc:	2310      	movs	r3, #16
 80055be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80055c2:	e070      	b.n	80056a6 <UART_SetConfig+0x1ba>
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	4a8c      	ldr	r2, [pc, #560]	@ (80057fc <UART_SetConfig+0x310>)
 80055ca:	4293      	cmp	r3, r2
 80055cc:	d138      	bne.n	8005640 <UART_SetConfig+0x154>
 80055ce:	4b8a      	ldr	r3, [pc, #552]	@ (80057f8 <UART_SetConfig+0x30c>)
 80055d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055d4:	f003 030c 	and.w	r3, r3, #12
 80055d8:	2b0c      	cmp	r3, #12
 80055da:	d82d      	bhi.n	8005638 <UART_SetConfig+0x14c>
 80055dc:	a201      	add	r2, pc, #4	@ (adr r2, 80055e4 <UART_SetConfig+0xf8>)
 80055de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055e2:	bf00      	nop
 80055e4:	08005619 	.word	0x08005619
 80055e8:	08005639 	.word	0x08005639
 80055ec:	08005639 	.word	0x08005639
 80055f0:	08005639 	.word	0x08005639
 80055f4:	08005629 	.word	0x08005629
 80055f8:	08005639 	.word	0x08005639
 80055fc:	08005639 	.word	0x08005639
 8005600:	08005639 	.word	0x08005639
 8005604:	08005621 	.word	0x08005621
 8005608:	08005639 	.word	0x08005639
 800560c:	08005639 	.word	0x08005639
 8005610:	08005639 	.word	0x08005639
 8005614:	08005631 	.word	0x08005631
 8005618:	2300      	movs	r3, #0
 800561a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800561e:	e042      	b.n	80056a6 <UART_SetConfig+0x1ba>
 8005620:	2302      	movs	r3, #2
 8005622:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005626:	e03e      	b.n	80056a6 <UART_SetConfig+0x1ba>
 8005628:	2304      	movs	r3, #4
 800562a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800562e:	e03a      	b.n	80056a6 <UART_SetConfig+0x1ba>
 8005630:	2308      	movs	r3, #8
 8005632:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005636:	e036      	b.n	80056a6 <UART_SetConfig+0x1ba>
 8005638:	2310      	movs	r3, #16
 800563a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800563e:	e032      	b.n	80056a6 <UART_SetConfig+0x1ba>
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	4a6a      	ldr	r2, [pc, #424]	@ (80057f0 <UART_SetConfig+0x304>)
 8005646:	4293      	cmp	r3, r2
 8005648:	d12a      	bne.n	80056a0 <UART_SetConfig+0x1b4>
 800564a:	4b6b      	ldr	r3, [pc, #428]	@ (80057f8 <UART_SetConfig+0x30c>)
 800564c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005650:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005654:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005658:	d01a      	beq.n	8005690 <UART_SetConfig+0x1a4>
 800565a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800565e:	d81b      	bhi.n	8005698 <UART_SetConfig+0x1ac>
 8005660:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005664:	d00c      	beq.n	8005680 <UART_SetConfig+0x194>
 8005666:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800566a:	d815      	bhi.n	8005698 <UART_SetConfig+0x1ac>
 800566c:	2b00      	cmp	r3, #0
 800566e:	d003      	beq.n	8005678 <UART_SetConfig+0x18c>
 8005670:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005674:	d008      	beq.n	8005688 <UART_SetConfig+0x19c>
 8005676:	e00f      	b.n	8005698 <UART_SetConfig+0x1ac>
 8005678:	2300      	movs	r3, #0
 800567a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800567e:	e012      	b.n	80056a6 <UART_SetConfig+0x1ba>
 8005680:	2302      	movs	r3, #2
 8005682:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005686:	e00e      	b.n	80056a6 <UART_SetConfig+0x1ba>
 8005688:	2304      	movs	r3, #4
 800568a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800568e:	e00a      	b.n	80056a6 <UART_SetConfig+0x1ba>
 8005690:	2308      	movs	r3, #8
 8005692:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005696:	e006      	b.n	80056a6 <UART_SetConfig+0x1ba>
 8005698:	2310      	movs	r3, #16
 800569a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800569e:	e002      	b.n	80056a6 <UART_SetConfig+0x1ba>
 80056a0:	2310      	movs	r3, #16
 80056a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	4a51      	ldr	r2, [pc, #324]	@ (80057f0 <UART_SetConfig+0x304>)
 80056ac:	4293      	cmp	r3, r2
 80056ae:	d17a      	bne.n	80057a6 <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80056b0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80056b4:	2b08      	cmp	r3, #8
 80056b6:	d824      	bhi.n	8005702 <UART_SetConfig+0x216>
 80056b8:	a201      	add	r2, pc, #4	@ (adr r2, 80056c0 <UART_SetConfig+0x1d4>)
 80056ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056be:	bf00      	nop
 80056c0:	080056e5 	.word	0x080056e5
 80056c4:	08005703 	.word	0x08005703
 80056c8:	080056ed 	.word	0x080056ed
 80056cc:	08005703 	.word	0x08005703
 80056d0:	080056f3 	.word	0x080056f3
 80056d4:	08005703 	.word	0x08005703
 80056d8:	08005703 	.word	0x08005703
 80056dc:	08005703 	.word	0x08005703
 80056e0:	080056fb 	.word	0x080056fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80056e4:	f7fd ff8a 	bl	80035fc <HAL_RCC_GetPCLK1Freq>
 80056e8:	61f8      	str	r0, [r7, #28]
        break;
 80056ea:	e010      	b.n	800570e <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80056ec:	4b44      	ldr	r3, [pc, #272]	@ (8005800 <UART_SetConfig+0x314>)
 80056ee:	61fb      	str	r3, [r7, #28]
        break;
 80056f0:	e00d      	b.n	800570e <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80056f2:	f7fd feeb 	bl	80034cc <HAL_RCC_GetSysClockFreq>
 80056f6:	61f8      	str	r0, [r7, #28]
        break;
 80056f8:	e009      	b.n	800570e <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80056fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80056fe:	61fb      	str	r3, [r7, #28]
        break;
 8005700:	e005      	b.n	800570e <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 8005702:	2300      	movs	r3, #0
 8005704:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005706:	2301      	movs	r3, #1
 8005708:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800570c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800570e:	69fb      	ldr	r3, [r7, #28]
 8005710:	2b00      	cmp	r3, #0
 8005712:	f000 8107 	beq.w	8005924 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	685a      	ldr	r2, [r3, #4]
 800571a:	4613      	mov	r3, r2
 800571c:	005b      	lsls	r3, r3, #1
 800571e:	4413      	add	r3, r2
 8005720:	69fa      	ldr	r2, [r7, #28]
 8005722:	429a      	cmp	r2, r3
 8005724:	d305      	bcc.n	8005732 <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	685b      	ldr	r3, [r3, #4]
 800572a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800572c:	69fa      	ldr	r2, [r7, #28]
 800572e:	429a      	cmp	r2, r3
 8005730:	d903      	bls.n	800573a <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 8005732:	2301      	movs	r3, #1
 8005734:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005738:	e0f4      	b.n	8005924 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800573a:	69fb      	ldr	r3, [r7, #28]
 800573c:	2200      	movs	r2, #0
 800573e:	461c      	mov	r4, r3
 8005740:	4615      	mov	r5, r2
 8005742:	f04f 0200 	mov.w	r2, #0
 8005746:	f04f 0300 	mov.w	r3, #0
 800574a:	022b      	lsls	r3, r5, #8
 800574c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005750:	0222      	lsls	r2, r4, #8
 8005752:	68f9      	ldr	r1, [r7, #12]
 8005754:	6849      	ldr	r1, [r1, #4]
 8005756:	0849      	lsrs	r1, r1, #1
 8005758:	2000      	movs	r0, #0
 800575a:	4688      	mov	r8, r1
 800575c:	4681      	mov	r9, r0
 800575e:	eb12 0a08 	adds.w	sl, r2, r8
 8005762:	eb43 0b09 	adc.w	fp, r3, r9
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	685b      	ldr	r3, [r3, #4]
 800576a:	2200      	movs	r2, #0
 800576c:	603b      	str	r3, [r7, #0]
 800576e:	607a      	str	r2, [r7, #4]
 8005770:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005774:	4650      	mov	r0, sl
 8005776:	4659      	mov	r1, fp
 8005778:	f7fa fd28 	bl	80001cc <__aeabi_uldivmod>
 800577c:	4602      	mov	r2, r0
 800577e:	460b      	mov	r3, r1
 8005780:	4613      	mov	r3, r2
 8005782:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005784:	69bb      	ldr	r3, [r7, #24]
 8005786:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800578a:	d308      	bcc.n	800579e <UART_SetConfig+0x2b2>
 800578c:	69bb      	ldr	r3, [r7, #24]
 800578e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005792:	d204      	bcs.n	800579e <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	69ba      	ldr	r2, [r7, #24]
 800579a:	60da      	str	r2, [r3, #12]
 800579c:	e0c2      	b.n	8005924 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 800579e:	2301      	movs	r3, #1
 80057a0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80057a4:	e0be      	b.n	8005924 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	69db      	ldr	r3, [r3, #28]
 80057aa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80057ae:	d16a      	bne.n	8005886 <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 80057b0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80057b4:	2b08      	cmp	r3, #8
 80057b6:	d834      	bhi.n	8005822 <UART_SetConfig+0x336>
 80057b8:	a201      	add	r2, pc, #4	@ (adr r2, 80057c0 <UART_SetConfig+0x2d4>)
 80057ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057be:	bf00      	nop
 80057c0:	080057e5 	.word	0x080057e5
 80057c4:	08005805 	.word	0x08005805
 80057c8:	0800580d 	.word	0x0800580d
 80057cc:	08005823 	.word	0x08005823
 80057d0:	08005813 	.word	0x08005813
 80057d4:	08005823 	.word	0x08005823
 80057d8:	08005823 	.word	0x08005823
 80057dc:	08005823 	.word	0x08005823
 80057e0:	0800581b 	.word	0x0800581b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80057e4:	f7fd ff0a 	bl	80035fc <HAL_RCC_GetPCLK1Freq>
 80057e8:	61f8      	str	r0, [r7, #28]
        break;
 80057ea:	e020      	b.n	800582e <UART_SetConfig+0x342>
 80057ec:	efff69f3 	.word	0xefff69f3
 80057f0:	40008000 	.word	0x40008000
 80057f4:	40013800 	.word	0x40013800
 80057f8:	40021000 	.word	0x40021000
 80057fc:	40004400 	.word	0x40004400
 8005800:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005804:	f7fd ff10 	bl	8003628 <HAL_RCC_GetPCLK2Freq>
 8005808:	61f8      	str	r0, [r7, #28]
        break;
 800580a:	e010      	b.n	800582e <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800580c:	4b4c      	ldr	r3, [pc, #304]	@ (8005940 <UART_SetConfig+0x454>)
 800580e:	61fb      	str	r3, [r7, #28]
        break;
 8005810:	e00d      	b.n	800582e <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005812:	f7fd fe5b 	bl	80034cc <HAL_RCC_GetSysClockFreq>
 8005816:	61f8      	str	r0, [r7, #28]
        break;
 8005818:	e009      	b.n	800582e <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800581a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800581e:	61fb      	str	r3, [r7, #28]
        break;
 8005820:	e005      	b.n	800582e <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 8005822:	2300      	movs	r3, #0
 8005824:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005826:	2301      	movs	r3, #1
 8005828:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800582c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800582e:	69fb      	ldr	r3, [r7, #28]
 8005830:	2b00      	cmp	r3, #0
 8005832:	d077      	beq.n	8005924 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005834:	69fb      	ldr	r3, [r7, #28]
 8005836:	005a      	lsls	r2, r3, #1
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	685b      	ldr	r3, [r3, #4]
 800583c:	085b      	lsrs	r3, r3, #1
 800583e:	441a      	add	r2, r3
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	685b      	ldr	r3, [r3, #4]
 8005844:	fbb2 f3f3 	udiv	r3, r2, r3
 8005848:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800584a:	69bb      	ldr	r3, [r7, #24]
 800584c:	2b0f      	cmp	r3, #15
 800584e:	d916      	bls.n	800587e <UART_SetConfig+0x392>
 8005850:	69bb      	ldr	r3, [r7, #24]
 8005852:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005856:	d212      	bcs.n	800587e <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005858:	69bb      	ldr	r3, [r7, #24]
 800585a:	b29b      	uxth	r3, r3
 800585c:	f023 030f 	bic.w	r3, r3, #15
 8005860:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005862:	69bb      	ldr	r3, [r7, #24]
 8005864:	085b      	lsrs	r3, r3, #1
 8005866:	b29b      	uxth	r3, r3
 8005868:	f003 0307 	and.w	r3, r3, #7
 800586c:	b29a      	uxth	r2, r3
 800586e:	8afb      	ldrh	r3, [r7, #22]
 8005870:	4313      	orrs	r3, r2
 8005872:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	8afa      	ldrh	r2, [r7, #22]
 800587a:	60da      	str	r2, [r3, #12]
 800587c:	e052      	b.n	8005924 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 800587e:	2301      	movs	r3, #1
 8005880:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005884:	e04e      	b.n	8005924 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005886:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800588a:	2b08      	cmp	r3, #8
 800588c:	d827      	bhi.n	80058de <UART_SetConfig+0x3f2>
 800588e:	a201      	add	r2, pc, #4	@ (adr r2, 8005894 <UART_SetConfig+0x3a8>)
 8005890:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005894:	080058b9 	.word	0x080058b9
 8005898:	080058c1 	.word	0x080058c1
 800589c:	080058c9 	.word	0x080058c9
 80058a0:	080058df 	.word	0x080058df
 80058a4:	080058cf 	.word	0x080058cf
 80058a8:	080058df 	.word	0x080058df
 80058ac:	080058df 	.word	0x080058df
 80058b0:	080058df 	.word	0x080058df
 80058b4:	080058d7 	.word	0x080058d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80058b8:	f7fd fea0 	bl	80035fc <HAL_RCC_GetPCLK1Freq>
 80058bc:	61f8      	str	r0, [r7, #28]
        break;
 80058be:	e014      	b.n	80058ea <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80058c0:	f7fd feb2 	bl	8003628 <HAL_RCC_GetPCLK2Freq>
 80058c4:	61f8      	str	r0, [r7, #28]
        break;
 80058c6:	e010      	b.n	80058ea <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80058c8:	4b1d      	ldr	r3, [pc, #116]	@ (8005940 <UART_SetConfig+0x454>)
 80058ca:	61fb      	str	r3, [r7, #28]
        break;
 80058cc:	e00d      	b.n	80058ea <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80058ce:	f7fd fdfd 	bl	80034cc <HAL_RCC_GetSysClockFreq>
 80058d2:	61f8      	str	r0, [r7, #28]
        break;
 80058d4:	e009      	b.n	80058ea <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80058d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80058da:	61fb      	str	r3, [r7, #28]
        break;
 80058dc:	e005      	b.n	80058ea <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 80058de:	2300      	movs	r3, #0
 80058e0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80058e2:	2301      	movs	r3, #1
 80058e4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80058e8:	bf00      	nop
    }

    if (pclk != 0U)
 80058ea:	69fb      	ldr	r3, [r7, #28]
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d019      	beq.n	8005924 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	685b      	ldr	r3, [r3, #4]
 80058f4:	085a      	lsrs	r2, r3, #1
 80058f6:	69fb      	ldr	r3, [r7, #28]
 80058f8:	441a      	add	r2, r3
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	685b      	ldr	r3, [r3, #4]
 80058fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8005902:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005904:	69bb      	ldr	r3, [r7, #24]
 8005906:	2b0f      	cmp	r3, #15
 8005908:	d909      	bls.n	800591e <UART_SetConfig+0x432>
 800590a:	69bb      	ldr	r3, [r7, #24]
 800590c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005910:	d205      	bcs.n	800591e <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005912:	69bb      	ldr	r3, [r7, #24]
 8005914:	b29a      	uxth	r2, r3
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	60da      	str	r2, [r3, #12]
 800591c:	e002      	b.n	8005924 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 800591e:	2301      	movs	r3, #1
 8005920:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	2200      	movs	r2, #0
 8005928:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	2200      	movs	r2, #0
 800592e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005930:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8005934:	4618      	mov	r0, r3
 8005936:	3728      	adds	r7, #40	@ 0x28
 8005938:	46bd      	mov	sp, r7
 800593a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800593e:	bf00      	nop
 8005940:	00f42400 	.word	0x00f42400

08005944 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005944:	b480      	push	{r7}
 8005946:	b083      	sub	sp, #12
 8005948:	af00      	add	r7, sp, #0
 800594a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005950:	f003 0308 	and.w	r3, r3, #8
 8005954:	2b00      	cmp	r3, #0
 8005956:	d00a      	beq.n	800596e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	685b      	ldr	r3, [r3, #4]
 800595e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	430a      	orrs	r2, r1
 800596c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005972:	f003 0301 	and.w	r3, r3, #1
 8005976:	2b00      	cmp	r3, #0
 8005978:	d00a      	beq.n	8005990 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	685b      	ldr	r3, [r3, #4]
 8005980:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	430a      	orrs	r2, r1
 800598e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005994:	f003 0302 	and.w	r3, r3, #2
 8005998:	2b00      	cmp	r3, #0
 800599a:	d00a      	beq.n	80059b2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	685b      	ldr	r3, [r3, #4]
 80059a2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	430a      	orrs	r2, r1
 80059b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059b6:	f003 0304 	and.w	r3, r3, #4
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d00a      	beq.n	80059d4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	685b      	ldr	r3, [r3, #4]
 80059c4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	430a      	orrs	r2, r1
 80059d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059d8:	f003 0310 	and.w	r3, r3, #16
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d00a      	beq.n	80059f6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	689b      	ldr	r3, [r3, #8]
 80059e6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	430a      	orrs	r2, r1
 80059f4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059fa:	f003 0320 	and.w	r3, r3, #32
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d00a      	beq.n	8005a18 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	689b      	ldr	r3, [r3, #8]
 8005a08:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	430a      	orrs	r2, r1
 8005a16:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d01a      	beq.n	8005a5a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	685b      	ldr	r3, [r3, #4]
 8005a2a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	430a      	orrs	r2, r1
 8005a38:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a3e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005a42:	d10a      	bne.n	8005a5a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	685b      	ldr	r3, [r3, #4]
 8005a4a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	430a      	orrs	r2, r1
 8005a58:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d00a      	beq.n	8005a7c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	685b      	ldr	r3, [r3, #4]
 8005a6c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	430a      	orrs	r2, r1
 8005a7a:	605a      	str	r2, [r3, #4]
  }
}
 8005a7c:	bf00      	nop
 8005a7e:	370c      	adds	r7, #12
 8005a80:	46bd      	mov	sp, r7
 8005a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a86:	4770      	bx	lr

08005a88 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005a88:	b580      	push	{r7, lr}
 8005a8a:	b098      	sub	sp, #96	@ 0x60
 8005a8c:	af02      	add	r7, sp, #8
 8005a8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	2200      	movs	r2, #0
 8005a94:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005a98:	f7fb fa64 	bl	8000f64 <HAL_GetTick>
 8005a9c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	f003 0308 	and.w	r3, r3, #8
 8005aa8:	2b08      	cmp	r3, #8
 8005aaa:	d12e      	bne.n	8005b0a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005aac:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005ab0:	9300      	str	r3, [sp, #0]
 8005ab2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005aba:	6878      	ldr	r0, [r7, #4]
 8005abc:	f000 f88c 	bl	8005bd8 <UART_WaitOnFlagUntilTimeout>
 8005ac0:	4603      	mov	r3, r0
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d021      	beq.n	8005b0a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005acc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ace:	e853 3f00 	ldrex	r3, [r3]
 8005ad2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005ad4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ad6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005ada:	653b      	str	r3, [r7, #80]	@ 0x50
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	461a      	mov	r2, r3
 8005ae2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005ae4:	647b      	str	r3, [r7, #68]	@ 0x44
 8005ae6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ae8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005aea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005aec:	e841 2300 	strex	r3, r2, [r1]
 8005af0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005af2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d1e6      	bne.n	8005ac6 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	2220      	movs	r2, #32
 8005afc:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	2200      	movs	r2, #0
 8005b02:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005b06:	2303      	movs	r3, #3
 8005b08:	e062      	b.n	8005bd0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	f003 0304 	and.w	r3, r3, #4
 8005b14:	2b04      	cmp	r3, #4
 8005b16:	d149      	bne.n	8005bac <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005b18:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005b1c:	9300      	str	r3, [sp, #0]
 8005b1e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005b20:	2200      	movs	r2, #0
 8005b22:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005b26:	6878      	ldr	r0, [r7, #4]
 8005b28:	f000 f856 	bl	8005bd8 <UART_WaitOnFlagUntilTimeout>
 8005b2c:	4603      	mov	r3, r0
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d03c      	beq.n	8005bac <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b3a:	e853 3f00 	ldrex	r3, [r3]
 8005b3e:	623b      	str	r3, [r7, #32]
   return(result);
 8005b40:	6a3b      	ldr	r3, [r7, #32]
 8005b42:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005b46:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	461a      	mov	r2, r3
 8005b4e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b50:	633b      	str	r3, [r7, #48]	@ 0x30
 8005b52:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b54:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005b56:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005b58:	e841 2300 	strex	r3, r2, [r1]
 8005b5c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005b5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d1e6      	bne.n	8005b32 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	3308      	adds	r3, #8
 8005b6a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b6c:	693b      	ldr	r3, [r7, #16]
 8005b6e:	e853 3f00 	ldrex	r3, [r3]
 8005b72:	60fb      	str	r3, [r7, #12]
   return(result);
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	f023 0301 	bic.w	r3, r3, #1
 8005b7a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	3308      	adds	r3, #8
 8005b82:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005b84:	61fa      	str	r2, [r7, #28]
 8005b86:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b88:	69b9      	ldr	r1, [r7, #24]
 8005b8a:	69fa      	ldr	r2, [r7, #28]
 8005b8c:	e841 2300 	strex	r3, r2, [r1]
 8005b90:	617b      	str	r3, [r7, #20]
   return(result);
 8005b92:	697b      	ldr	r3, [r7, #20]
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d1e5      	bne.n	8005b64 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2220      	movs	r2, #32
 8005b9c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005ba8:	2303      	movs	r3, #3
 8005baa:	e011      	b.n	8005bd0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2220      	movs	r2, #32
 8005bb0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	2220      	movs	r2, #32
 8005bb6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	2200      	movs	r2, #0
 8005bbe:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	2200      	movs	r2, #0
 8005bca:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005bce:	2300      	movs	r3, #0
}
 8005bd0:	4618      	mov	r0, r3
 8005bd2:	3758      	adds	r7, #88	@ 0x58
 8005bd4:	46bd      	mov	sp, r7
 8005bd6:	bd80      	pop	{r7, pc}

08005bd8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005bd8:	b580      	push	{r7, lr}
 8005bda:	b084      	sub	sp, #16
 8005bdc:	af00      	add	r7, sp, #0
 8005bde:	60f8      	str	r0, [r7, #12]
 8005be0:	60b9      	str	r1, [r7, #8]
 8005be2:	603b      	str	r3, [r7, #0]
 8005be4:	4613      	mov	r3, r2
 8005be6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005be8:	e04f      	b.n	8005c8a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005bea:	69bb      	ldr	r3, [r7, #24]
 8005bec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bf0:	d04b      	beq.n	8005c8a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005bf2:	f7fb f9b7 	bl	8000f64 <HAL_GetTick>
 8005bf6:	4602      	mov	r2, r0
 8005bf8:	683b      	ldr	r3, [r7, #0]
 8005bfa:	1ad3      	subs	r3, r2, r3
 8005bfc:	69ba      	ldr	r2, [r7, #24]
 8005bfe:	429a      	cmp	r2, r3
 8005c00:	d302      	bcc.n	8005c08 <UART_WaitOnFlagUntilTimeout+0x30>
 8005c02:	69bb      	ldr	r3, [r7, #24]
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d101      	bne.n	8005c0c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005c08:	2303      	movs	r3, #3
 8005c0a:	e04e      	b.n	8005caa <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	f003 0304 	and.w	r3, r3, #4
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d037      	beq.n	8005c8a <UART_WaitOnFlagUntilTimeout+0xb2>
 8005c1a:	68bb      	ldr	r3, [r7, #8]
 8005c1c:	2b80      	cmp	r3, #128	@ 0x80
 8005c1e:	d034      	beq.n	8005c8a <UART_WaitOnFlagUntilTimeout+0xb2>
 8005c20:	68bb      	ldr	r3, [r7, #8]
 8005c22:	2b40      	cmp	r3, #64	@ 0x40
 8005c24:	d031      	beq.n	8005c8a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	69db      	ldr	r3, [r3, #28]
 8005c2c:	f003 0308 	and.w	r3, r3, #8
 8005c30:	2b08      	cmp	r3, #8
 8005c32:	d110      	bne.n	8005c56 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	2208      	movs	r2, #8
 8005c3a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005c3c:	68f8      	ldr	r0, [r7, #12]
 8005c3e:	f000 f838 	bl	8005cb2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	2208      	movs	r2, #8
 8005c46:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	2200      	movs	r2, #0
 8005c4e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005c52:	2301      	movs	r3, #1
 8005c54:	e029      	b.n	8005caa <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	69db      	ldr	r3, [r3, #28]
 8005c5c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005c60:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005c64:	d111      	bne.n	8005c8a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005c6e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005c70:	68f8      	ldr	r0, [r7, #12]
 8005c72:	f000 f81e 	bl	8005cb2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	2220      	movs	r2, #32
 8005c7a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	2200      	movs	r2, #0
 8005c82:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005c86:	2303      	movs	r3, #3
 8005c88:	e00f      	b.n	8005caa <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	69da      	ldr	r2, [r3, #28]
 8005c90:	68bb      	ldr	r3, [r7, #8]
 8005c92:	4013      	ands	r3, r2
 8005c94:	68ba      	ldr	r2, [r7, #8]
 8005c96:	429a      	cmp	r2, r3
 8005c98:	bf0c      	ite	eq
 8005c9a:	2301      	moveq	r3, #1
 8005c9c:	2300      	movne	r3, #0
 8005c9e:	b2db      	uxtb	r3, r3
 8005ca0:	461a      	mov	r2, r3
 8005ca2:	79fb      	ldrb	r3, [r7, #7]
 8005ca4:	429a      	cmp	r2, r3
 8005ca6:	d0a0      	beq.n	8005bea <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005ca8:	2300      	movs	r3, #0
}
 8005caa:	4618      	mov	r0, r3
 8005cac:	3710      	adds	r7, #16
 8005cae:	46bd      	mov	sp, r7
 8005cb0:	bd80      	pop	{r7, pc}

08005cb2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005cb2:	b480      	push	{r7}
 8005cb4:	b095      	sub	sp, #84	@ 0x54
 8005cb6:	af00      	add	r7, sp, #0
 8005cb8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005cc2:	e853 3f00 	ldrex	r3, [r3]
 8005cc6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005cc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cca:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005cce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	461a      	mov	r2, r3
 8005cd6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005cd8:	643b      	str	r3, [r7, #64]	@ 0x40
 8005cda:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cdc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005cde:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005ce0:	e841 2300 	strex	r3, r2, [r1]
 8005ce4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005ce6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d1e6      	bne.n	8005cba <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	3308      	adds	r3, #8
 8005cf2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cf4:	6a3b      	ldr	r3, [r7, #32]
 8005cf6:	e853 3f00 	ldrex	r3, [r3]
 8005cfa:	61fb      	str	r3, [r7, #28]
   return(result);
 8005cfc:	69fb      	ldr	r3, [r7, #28]
 8005cfe:	f023 0301 	bic.w	r3, r3, #1
 8005d02:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	3308      	adds	r3, #8
 8005d0a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005d0c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005d0e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d10:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005d12:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005d14:	e841 2300 	strex	r3, r2, [r1]
 8005d18:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005d1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d1e5      	bne.n	8005cec <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d24:	2b01      	cmp	r3, #1
 8005d26:	d118      	bne.n	8005d5a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	e853 3f00 	ldrex	r3, [r3]
 8005d34:	60bb      	str	r3, [r7, #8]
   return(result);
 8005d36:	68bb      	ldr	r3, [r7, #8]
 8005d38:	f023 0310 	bic.w	r3, r3, #16
 8005d3c:	647b      	str	r3, [r7, #68]	@ 0x44
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	461a      	mov	r2, r3
 8005d44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005d46:	61bb      	str	r3, [r7, #24]
 8005d48:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d4a:	6979      	ldr	r1, [r7, #20]
 8005d4c:	69ba      	ldr	r2, [r7, #24]
 8005d4e:	e841 2300 	strex	r3, r2, [r1]
 8005d52:	613b      	str	r3, [r7, #16]
   return(result);
 8005d54:	693b      	ldr	r3, [r7, #16]
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d1e6      	bne.n	8005d28 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	2220      	movs	r2, #32
 8005d5e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	2200      	movs	r2, #0
 8005d66:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2200      	movs	r2, #0
 8005d6c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005d6e:	bf00      	nop
 8005d70:	3754      	adds	r7, #84	@ 0x54
 8005d72:	46bd      	mov	sp, r7
 8005d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d78:	4770      	bx	lr

08005d7a <memset>:
 8005d7a:	4402      	add	r2, r0
 8005d7c:	4603      	mov	r3, r0
 8005d7e:	4293      	cmp	r3, r2
 8005d80:	d100      	bne.n	8005d84 <memset+0xa>
 8005d82:	4770      	bx	lr
 8005d84:	f803 1b01 	strb.w	r1, [r3], #1
 8005d88:	e7f9      	b.n	8005d7e <memset+0x4>
	...

08005d8c <__libc_init_array>:
 8005d8c:	b570      	push	{r4, r5, r6, lr}
 8005d8e:	4d0d      	ldr	r5, [pc, #52]	@ (8005dc4 <__libc_init_array+0x38>)
 8005d90:	4c0d      	ldr	r4, [pc, #52]	@ (8005dc8 <__libc_init_array+0x3c>)
 8005d92:	1b64      	subs	r4, r4, r5
 8005d94:	10a4      	asrs	r4, r4, #2
 8005d96:	2600      	movs	r6, #0
 8005d98:	42a6      	cmp	r6, r4
 8005d9a:	d109      	bne.n	8005db0 <__libc_init_array+0x24>
 8005d9c:	4d0b      	ldr	r5, [pc, #44]	@ (8005dcc <__libc_init_array+0x40>)
 8005d9e:	4c0c      	ldr	r4, [pc, #48]	@ (8005dd0 <__libc_init_array+0x44>)
 8005da0:	f000 f818 	bl	8005dd4 <_init>
 8005da4:	1b64      	subs	r4, r4, r5
 8005da6:	10a4      	asrs	r4, r4, #2
 8005da8:	2600      	movs	r6, #0
 8005daa:	42a6      	cmp	r6, r4
 8005dac:	d105      	bne.n	8005dba <__libc_init_array+0x2e>
 8005dae:	bd70      	pop	{r4, r5, r6, pc}
 8005db0:	f855 3b04 	ldr.w	r3, [r5], #4
 8005db4:	4798      	blx	r3
 8005db6:	3601      	adds	r6, #1
 8005db8:	e7ee      	b.n	8005d98 <__libc_init_array+0xc>
 8005dba:	f855 3b04 	ldr.w	r3, [r5], #4
 8005dbe:	4798      	blx	r3
 8005dc0:	3601      	adds	r6, #1
 8005dc2:	e7f2      	b.n	8005daa <__libc_init_array+0x1e>
 8005dc4:	08005e3c 	.word	0x08005e3c
 8005dc8:	08005e3c 	.word	0x08005e3c
 8005dcc:	08005e3c 	.word	0x08005e3c
 8005dd0:	08005e40 	.word	0x08005e40

08005dd4 <_init>:
 8005dd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005dd6:	bf00      	nop
 8005dd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005dda:	bc08      	pop	{r3}
 8005ddc:	469e      	mov	lr, r3
 8005dde:	4770      	bx	lr

08005de0 <_fini>:
 8005de0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005de2:	bf00      	nop
 8005de4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005de6:	bc08      	pop	{r3}
 8005de8:	469e      	mov	lr, r3
 8005dea:	4770      	bx	lr
