<profile>

<section name = "Vitis HLS Report for 'dft'" level="0">
<item name = "Date">Fri Oct 21 13:15:53 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">dft_256</item>
<item name = "Solution">solution3 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.256 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">331268, 331268, 3.313 ms, 3.313 ms, 331269, 331269, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_dft_Pipeline_VITIS_LOOP_11_1_fu_86">dft_Pipeline_VITIS_LOOP_11_1, 258, 258, 2.580 us, 2.580 us, 258, 258, no</column>
<column name="grp_dft_Pipeline_VITIS_LOOP_17_3_fu_94">dft_Pipeline_VITIS_LOOP_17_3, 1289, 1289, 12.890 us, 12.890 us, 1289, 1289, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_15_2">331008, 331008, 1293, -, -, 256, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 25, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">2, 5, 863, 1113, -</column>
<column name="Memory">1, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 157, -</column>
<column name="Register">-, -, 153, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">1, 2, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_dft_Pipeline_VITIS_LOOP_11_1_fu_86">dft_Pipeline_VITIS_LOOP_11_1, 0, 0, 21, 63, 0</column>
<column name="grp_dft_Pipeline_VITIS_LOOP_17_3_fu_94">dft_Pipeline_VITIS_LOOP_17_3, 2, 5, 842, 1050, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="temp_U">temp_RAM_AUTO_1R1W, 1, 0, 0, 0, 256, 32, 1, 8192</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln15_fu_125_p2">+, 0, 0, 14, 9, 1</column>
<column name="icmp_ln15_fu_119_p2">icmp, 0, 0, 11, 9, 10</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">37, 7, 1, 7</column>
<column name="imag_output_address0">14, 3, 8, 24</column>
<column name="imag_output_ce0">14, 3, 1, 3</column>
<column name="imag_output_we0">9, 2, 1, 2</column>
<column name="k_fu_52">9, 2, 9, 18</column>
<column name="real_output_address0">14, 3, 8, 24</column>
<column name="real_output_ce0">14, 3, 1, 3</column>
<column name="real_output_we0">9, 2, 1, 2</column>
<column name="temp_address0">14, 3, 8, 24</column>
<column name="temp_ce0">14, 3, 1, 3</column>
<column name="temp_we0">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="bitcast_ln19_reg_190">32, 0, 32, 0</column>
<column name="bitcast_ln20_reg_195">32, 0, 32, 0</column>
<column name="grp_dft_Pipeline_VITIS_LOOP_11_1_fu_86_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_dft_Pipeline_VITIS_LOOP_17_3_fu_94_ap_start_reg">1, 0, 1, 0</column>
<column name="imag_output_load_reg_185">32, 0, 32, 0</column>
<column name="k_fu_52">9, 0, 9, 0</column>
<column name="real_output_load_reg_180">32, 0, 32, 0</column>
<column name="trunc_ln18_reg_164">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dft, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dft, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dft, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dft, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dft, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dft, return value</column>
<column name="real_sample_address0">out, 8, ap_memory, real_sample, array</column>
<column name="real_sample_ce0">out, 1, ap_memory, real_sample, array</column>
<column name="real_sample_q0">in, 32, ap_memory, real_sample, array</column>
<column name="imag_sample_address0">out, 8, ap_memory, imag_sample, array</column>
<column name="imag_sample_ce0">out, 1, ap_memory, imag_sample, array</column>
<column name="imag_sample_we0">out, 1, ap_memory, imag_sample, array</column>
<column name="imag_sample_d0">out, 32, ap_memory, imag_sample, array</column>
<column name="imag_sample_q0">in, 32, ap_memory, imag_sample, array</column>
<column name="imag_sample_address1">out, 8, ap_memory, imag_sample, array</column>
<column name="imag_sample_ce1">out, 1, ap_memory, imag_sample, array</column>
<column name="imag_sample_we1">out, 1, ap_memory, imag_sample, array</column>
<column name="imag_sample_d1">out, 32, ap_memory, imag_sample, array</column>
<column name="imag_sample_q1">in, 32, ap_memory, imag_sample, array</column>
<column name="real_output_address0">out, 8, ap_memory, real_output, array</column>
<column name="real_output_ce0">out, 1, ap_memory, real_output, array</column>
<column name="real_output_we0">out, 1, ap_memory, real_output, array</column>
<column name="real_output_d0">out, 32, ap_memory, real_output, array</column>
<column name="real_output_q0">in, 32, ap_memory, real_output, array</column>
<column name="imag_output_address0">out, 8, ap_memory, imag_output, array</column>
<column name="imag_output_ce0">out, 1, ap_memory, imag_output, array</column>
<column name="imag_output_we0">out, 1, ap_memory, imag_output, array</column>
<column name="imag_output_d0">out, 32, ap_memory, imag_output, array</column>
<column name="imag_output_q0">in, 32, ap_memory, imag_output, array</column>
</table>
</item>
</section>
</profile>
