#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 4;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55675121e890 .scope module, "fsm_sequence_test" "fsm_sequence_test" 2 10;
 .timescale -4 -4;
P_0x55675121ea10 .param/l "BIT_MASK" 0 2 25, C4<1000>;
v0x556751242e60_0 .net "clock", 0 0, v0x55675120f080_0;  1 drivers
v0x556751242f20_0 .net "current_state", 0 0, v0x556751241810_0;  1 drivers
v0x556751242fe0_0 .net "next_state", 0 0, L_0x556751243ab0;  1 drivers
v0x556751243080_0 .net "pumps", 1 0, L_0x556751244e10;  1 drivers
v0x556751243120_0 .var "reset", 0 0;
v0x556751243260_0 .var "sensors", 1 0;
S_0x55675121f820 .scope begin, "GTKWAVE_FILE" "GTKWAVE_FILE" 2 88, 2 88 0, S_0x55675121e890;
 .timescale -4 -4;
S_0x55675121f9a0 .scope begin, "TESTING" "TESTING" 2 32, 2 32 0, S_0x55675121e890;
 .timescale -4 -4;
S_0x55675121fb20 .scope module, "my_clk" "clock_gen" 2 28, 3 10 0, S_0x55675121e890;
 .timescale -4 -4;
    .port_info 0 /OUTPUT 1 "clk"
P_0x556751211c10 .param/l "PERIOD" 0 3 17, +C4<00000000000000000000000000000010>;
v0x55675120f080_0 .var "clk", 0 0;
S_0x55675121fca0 .scope begin, "CLOCK_GENERATION" "CLOCK_GENERATION" 3 23, 3 23 0, S_0x55675121fb20;
 .timescale -4 -4;
S_0x55675121fe70 .scope begin, "INITIALIZE" "INITIALIZE" 3 19, 3 19 0, S_0x55675121fb20;
 .timescale -4 -4;
S_0x55675123f700 .scope module, "my_fsm" "fsm_sequence" 2 29, 4 11 0, S_0x55675121e890;
 .timescale -4 -4;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 2 "level_sensors"
    .port_info 3 /OUTPUT 2 "pumps"
    .port_info 4 /OUTPUT 1 "next_state"
    .port_info 5 /OUTPUT 1 "current_state"
v0x556751242890_0 .net "clock", 0 0, v0x55675120f080_0;  alias, 1 drivers
v0x556751242980_0 .net "current_state", 0 0, v0x556751241810_0;  alias, 1 drivers
v0x556751242ad0_0 .net "level_sensors", 1 0, v0x556751243260_0;  1 drivers
v0x556751242b70_0 .net "next_state", 0 0, L_0x556751243ab0;  alias, 1 drivers
v0x556751242c10_0 .net "pumps", 1 0, L_0x556751244e10;  alias, 1 drivers
v0x556751242d20_0 .net "reset", 0 0, v0x556751243120_0;  1 drivers
L_0x556751244e10 .concat8 [ 1 1 0 0], L_0x5567512443b0, L_0x556751244d00;
S_0x55675123f8d0 .scope module, "my_B1" "fsm_output_B1" 4 35, 4 71 0, S_0x55675123f700;
 .timescale -4 -4;
    .port_info 0 /INPUT 1 "current_state"
    .port_info 1 /INPUT 2 "in"
    .port_info 2 /OUTPUT 1 "B1"
L_0x556751243c10 .functor NOT 1, L_0x556751243b70, C4<0>, C4<0>, C4<0>;
L_0x556751243d70 .functor NOT 1, L_0x556751243cd0, C4<0>, C4<0>, C4<0>;
L_0x556751243e30 .functor AND 1, L_0x556751243c10, L_0x556751243d70, C4<1>, C4<1>;
L_0x556751243fe0 .functor OR 1, L_0x556751243f40, v0x556751241810_0, C4<0>, C4<0>;
L_0x5567512440d0 .functor NOT 1, L_0x556751243fe0, C4<0>, C4<0>, C4<0>;
L_0x556751244260 .functor AND 1, L_0x5567512440d0, L_0x556751244190, C4<1>, C4<1>;
L_0x5567512443b0 .functor OR 1, L_0x556751243e30, L_0x556751244260, C4<0>, C4<0>;
v0x55675123fb10_0 .net "B1", 0 0, L_0x5567512443b0;  1 drivers
v0x55675123fbf0_0 .net *"_s1", 0 0, L_0x556751243b70;  1 drivers
v0x55675123fcd0_0 .net *"_s11", 0 0, L_0x556751243f40;  1 drivers
v0x55675123fd90_0 .net *"_s12", 0 0, L_0x556751243fe0;  1 drivers
v0x55675123fe70_0 .net *"_s14", 0 0, L_0x5567512440d0;  1 drivers
v0x55675123ffa0_0 .net *"_s17", 0 0, L_0x556751244190;  1 drivers
v0x556751240080_0 .net *"_s18", 0 0, L_0x556751244260;  1 drivers
v0x556751240160_0 .net *"_s2", 0 0, L_0x556751243c10;  1 drivers
v0x556751240240_0 .net *"_s5", 0 0, L_0x556751243cd0;  1 drivers
v0x556751240320_0 .net *"_s6", 0 0, L_0x556751243d70;  1 drivers
v0x556751240400_0 .net *"_s8", 0 0, L_0x556751243e30;  1 drivers
v0x5567512404e0_0 .net "current_state", 0 0, v0x556751241810_0;  alias, 1 drivers
v0x5567512405a0_0 .net "in", 1 0, v0x556751243260_0;  alias, 1 drivers
L_0x556751243b70 .part v0x556751243260_0, 1, 1;
L_0x556751243cd0 .part v0x556751243260_0, 0, 1;
L_0x556751243f40 .part v0x556751243260_0, 1, 1;
L_0x556751244190 .part v0x556751243260_0, 0, 1;
S_0x556751240700 .scope module, "my_B2" "fsm_output_B2" 4 36, 4 95 0, S_0x55675123f700;
 .timescale -4 -4;
    .port_info 0 /INPUT 1 "current_state"
    .port_info 1 /INPUT 2 "in"
    .port_info 2 /OUTPUT 1 "B2"
L_0x556751244560 .functor NOT 1, L_0x5567512444c0, C4<0>, C4<0>, C4<0>;
L_0x5567512446c0 .functor NOT 1, L_0x556751244620, C4<0>, C4<0>, C4<0>;
L_0x556751244780 .functor AND 1, L_0x556751244560, L_0x5567512446c0, C4<1>, C4<1>;
L_0x556751244930 .functor NOT 1, L_0x556751244890, C4<0>, C4<0>, C4<0>;
L_0x556751244a20 .functor AND 1, L_0x556751244930, v0x556751241810_0, C4<1>, C4<1>;
L_0x556751244bb0 .functor AND 1, L_0x556751244a20, L_0x556751244ae0, C4<1>, C4<1>;
L_0x556751244d00 .functor OR 1, L_0x556751244780, L_0x556751244bb0, C4<0>, C4<0>;
v0x5567512408d0_0 .net "B2", 0 0, L_0x556751244d00;  1 drivers
v0x5567512409b0_0 .net *"_s1", 0 0, L_0x5567512444c0;  1 drivers
v0x556751240a90_0 .net *"_s11", 0 0, L_0x556751244890;  1 drivers
v0x556751240b50_0 .net *"_s12", 0 0, L_0x556751244930;  1 drivers
v0x556751240c30_0 .net *"_s14", 0 0, L_0x556751244a20;  1 drivers
v0x556751240d60_0 .net *"_s17", 0 0, L_0x556751244ae0;  1 drivers
v0x556751240e40_0 .net *"_s18", 0 0, L_0x556751244bb0;  1 drivers
v0x556751240f20_0 .net *"_s2", 0 0, L_0x556751244560;  1 drivers
v0x556751241000_0 .net *"_s5", 0 0, L_0x556751244620;  1 drivers
v0x556751241170_0 .net *"_s6", 0 0, L_0x5567512446c0;  1 drivers
v0x556751241250_0 .net *"_s8", 0 0, L_0x556751244780;  1 drivers
v0x556751241330_0 .net "current_state", 0 0, v0x556751241810_0;  alias, 1 drivers
v0x5567512413d0_0 .net "in", 1 0, v0x556751243260_0;  alias, 1 drivers
L_0x5567512444c0 .part v0x556751243260_0, 1, 1;
L_0x556751244620 .part v0x556751243260_0, 0, 1;
L_0x556751244890 .part v0x556751243260_0, 1, 1;
L_0x556751244ae0 .part v0x556751243260_0, 0, 1;
S_0x5567512414d0 .scope module, "my_ffd" "flip_flop_d" 4 34, 5 7 0, S_0x55675123f700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "q"
v0x5567512416a0_0 .net "clk", 0 0, v0x55675120f080_0;  alias, 1 drivers
v0x556751241770_0 .net "d", 0 0, L_0x556751243ab0;  alias, 1 drivers
v0x556751241810_0 .var "q", 0 0;
v0x556751241930_0 .net "reset", 0 0, v0x556751243120_0;  alias, 1 drivers
E_0x5567511bbd60/0 .event edge, v0x556751241930_0;
E_0x5567511bbd60/1 .event posedge, v0x55675120f080_0;
E_0x5567511bbd60 .event/or E_0x5567511bbd60/0, E_0x5567511bbd60/1;
S_0x556751241a50 .scope module, "my_next_state" "fsm_next_state" 4 33, 4 47 0, S_0x55675123f700;
 .timescale -4 -4;
    .port_info 0 /INPUT 1 "current_state"
    .port_info 1 /INPUT 2 "in"
    .port_info 2 /OUTPUT 1 "next_state"
L_0x5567511f21e0 .functor XOR 1, L_0x556751243390, v0x556751241810_0, C4<0>, C4<0>;
L_0x556751212950 .functor NOT 1, L_0x5567511f21e0, C4<0>, C4<0>, C4<0>;
L_0x5567512129c0 .functor NOT 1, L_0x5567512434a0, C4<0>, C4<0>, C4<0>;
L_0x5567512435c0 .functor AND 1, L_0x556751212950, L_0x5567512129c0, C4<1>, C4<1>;
L_0x5567512437a0 .functor XOR 1, L_0x556751243700, v0x556751241810_0, C4<0>, C4<0>;
L_0x556751243930 .functor AND 1, L_0x5567512437a0, L_0x556751243860, C4<1>, C4<1>;
L_0x556751243ab0 .functor OR 1, L_0x5567512435c0, L_0x556751243930, C4<0>, C4<0>;
v0x556751241c90_0 .net *"_s1", 0 0, L_0x556751243390;  1 drivers
v0x556751241d90_0 .net *"_s10", 0 0, L_0x5567512435c0;  1 drivers
v0x556751241e70_0 .net *"_s13", 0 0, L_0x556751243700;  1 drivers
v0x556751241f30_0 .net *"_s14", 0 0, L_0x5567512437a0;  1 drivers
v0x556751242010_0 .net *"_s17", 0 0, L_0x556751243860;  1 drivers
v0x556751242140_0 .net *"_s18", 0 0, L_0x556751243930;  1 drivers
v0x556751242220_0 .net *"_s2", 0 0, L_0x5567511f21e0;  1 drivers
v0x556751242300_0 .net *"_s4", 0 0, L_0x556751212950;  1 drivers
v0x5567512423e0_0 .net *"_s7", 0 0, L_0x5567512434a0;  1 drivers
v0x556751242550_0 .net *"_s8", 0 0, L_0x5567512129c0;  1 drivers
v0x556751242630_0 .net "current_state", 0 0, v0x556751241810_0;  alias, 1 drivers
v0x5567512426d0_0 .net "in", 1 0, v0x556751243260_0;  alias, 1 drivers
v0x556751242790_0 .net "next_state", 0 0, L_0x556751243ab0;  alias, 1 drivers
L_0x556751243390 .part v0x556751243260_0, 1, 1;
L_0x5567512434a0 .part v0x556751243260_0, 0, 1;
L_0x556751243700 .part v0x556751243260_0, 1, 1;
L_0x556751243860 .part v0x556751243260_0, 0, 1;
    .scope S_0x55675121fb20;
T_0 ;
    %fork t_1, S_0x55675121fe70;
    %jmp t_0;
    .scope S_0x55675121fe70;
t_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55675120f080_0, 0, 1;
    %end;
    .scope S_0x55675121fb20;
t_0 %join;
    %end;
    .thread T_0;
    .scope S_0x55675121fb20;
T_1 ;
    %fork t_3, S_0x55675121fca0;
    %jmp t_2;
    .scope S_0x55675121fca0;
t_3 ;
    %delay 1, 0;
    %load/vec4 v0x55675120f080_0;
    %inv;
    %store/vec4 v0x55675120f080_0, 0, 1;
    %end;
    .scope S_0x55675121fb20;
t_2 %join;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5567512414d0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556751241810_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x5567512414d0;
T_3 ;
    %wait E_0x5567511bbd60;
    %load/vec4 v0x556751241930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556751241810_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x556751241770_0;
    %store/vec4 v0x556751241810_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55675121e890;
T_4 ;
    %fork t_5, S_0x55675121f9a0;
    %jmp t_4;
    .scope S_0x55675121f9a0;
t_5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x556751243260_0, 0, 2;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556751243120_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556751243120_0, 0, 1;
    %delay 2, 0;
    %vpi_call 2 36 "$display", "Testing I=0 S=0. Output: %b%b. Next state is %b. Current state is %b", &PV<v0x556751243080_0, 1, 1>, &PV<v0x556751243080_0, 0, 1>, v0x556751242fe0_0, v0x556751242f20_0 {0 0 0};
    %delay 2, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x556751243260_0, 0, 2;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 40 "$display", "Testing I=1 S=0. Output: %b%b. Next state is %b. Current state is %b", &PV<v0x556751243080_0, 1, 1>, &PV<v0x556751243080_0, 0, 1>, v0x556751242fe0_0, v0x556751242f20_0 {0 0 0};
    %delay 2, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x556751243260_0, 0, 2;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 44 "$display", "Testing I=1 S=1. Output: %b%b. Next state is %b. Current state is %b", &PV<v0x556751243080_0, 1, 1>, &PV<v0x556751243080_0, 0, 1>, v0x556751242fe0_0, v0x556751242f20_0 {0 0 0};
    %delay 2, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x556751243260_0, 0, 2;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 48 "$display", "Testing I=1 S=0. Output: %b%b. Next state is %b. Current state is %b", &PV<v0x556751243080_0, 1, 1>, &PV<v0x556751243080_0, 0, 1>, v0x556751242fe0_0, v0x556751242f20_0 {0 0 0};
    %delay 2, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x556751243260_0, 0, 2;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 52 "$display", "Testing I=0 S=0. Output: %b%b. Next state is %b. Current state is %b", &PV<v0x556751243080_0, 1, 1>, &PV<v0x556751243080_0, 0, 1>, v0x556751242fe0_0, v0x556751242f20_0 {0 0 0};
    %delay 2, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x556751243260_0, 0, 2;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 56 "$display", "Testing I=1 S=0. Output: %b%b. Next state is %b. Current state is %b", &PV<v0x556751243080_0, 1, 1>, &PV<v0x556751243080_0, 0, 1>, v0x556751242fe0_0, v0x556751242f20_0 {0 0 0};
    %delay 2, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x556751243260_0, 0, 2;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 60 "$display", "Testing I=0 S=0. Output: %b%b. Next state is %b. Current state is %b", &PV<v0x556751243080_0, 1, 1>, &PV<v0x556751243080_0, 0, 1>, v0x556751242fe0_0, v0x556751242f20_0 {0 0 0};
    %delay 2, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x556751243260_0, 0, 2;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 64 "$display", "Testing I=1 S=1. Output: %b%b. Next state is %b. Current state is %b", &PV<v0x556751243080_0, 1, 1>, &PV<v0x556751243080_0, 0, 1>, v0x556751242fe0_0, v0x556751242f20_0 {0 0 0};
    %delay 2, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x556751243260_0, 0, 2;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 68 "$display", "Testing I=0 S=0. Output: %b%b. Next state is %b. Current state is %b", &PV<v0x556751243080_0, 1, 1>, &PV<v0x556751243080_0, 0, 1>, v0x556751242fe0_0, v0x556751242f20_0 {0 0 0};
    %delay 2, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x556751243260_0, 0, 2;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 72 "$display", "Testing I=1 S=0. Output: %b%b. Next state is %b. Current state is %b", &PV<v0x556751243080_0, 1, 1>, &PV<v0x556751243080_0, 0, 1>, v0x556751242fe0_0, v0x556751242f20_0 {0 0 0};
    %delay 2, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x556751243260_0, 0, 2;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 76 "$display", "Testing impossible situation. Output: %b%b. Next state is %b. Current state is %b", &PV<v0x556751243080_0, 1, 1>, &PV<v0x556751243080_0, 0, 1>, v0x556751242fe0_0, v0x556751242f20_0 {0 0 0};
    %delay 2, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x556751243260_0, 0, 2;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 80 "$display", "Testing I=1 S=0. Output: %b%b. Next state is %b. Current state is %b", &PV<v0x556751243080_0, 1, 1>, &PV<v0x556751243080_0, 0, 1>, v0x556751242fe0_0, v0x556751242f20_0 {0 0 0};
    %delay 5, 0;
    %vpi_call 2 84 "$finish" {0 0 0};
    %end;
    .scope S_0x55675121e890;
t_4 %join;
    %end;
    .thread T_4;
    .scope S_0x55675121e890;
T_5 ;
    %fork t_7, S_0x55675121f820;
    %jmp t_6;
    .scope S_0x55675121f820;
t_7 ;
    %vpi_call 2 89 "$dumpfile", "bin/output.vcd" {0 0 0};
    %vpi_call 2 90 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55675121e890 {0 0 0};
    %end;
    .scope S_0x55675121e890;
t_6 %join;
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tests/fsm_sequence_test.v";
    "standard_modules/clock_gen.v";
    "modules/fsm_sequence_gates.v";
    "standard_modules/flip_flop_d.v";
