{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "finalproj_soc.qsys finalproj_soc.BAK.qsys " "Backing up file \"finalproj_soc.qsys\" to \"finalproj_soc.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1609567416194 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "finalproj_soc/synthesis/finalproj_soc.v finalproj_soc.BAK.v " "Backing up file \"finalproj_soc/synthesis/finalproj_soc.v\" to \"finalproj_soc.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1609567416195 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys finalproj_soc.qsys " "Started upgrading IP component Qsys with file \"finalproj_soc.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1609567416195 ""}
{ "Info" "" "" "2021.01.02.14:03:43 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2021.01.02.14:03:43 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1609567423705 ""}
{ "Info" "" "" "2021.01.02.14:03:43 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2021.01.02.14:03:43 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1609567423713 ""}
{ "Info" "finalproj_soc_generation.rpt" "" "2021.01.02.14:03:50 Info: Saving generation log to D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc" {  } {  } 0 0 "2021.01.02.14:03:50 Info: Saving generation log to D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc" 0 0 "Shell" 0 -1 1609567430756 ""}
{ "Info" "" "" "2021.01.02.14:03:50 Info: Starting: Create simulation model" {  } {  } 0 0 "2021.01.02.14:03:50 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1609567430757 ""}
{ "Info" "" "" "2021.01.02.14:03:50 Info: qsys-generate D:\\curriculumFJ\\ECE385\\lab\\DrumMaster\\finalproj_soc.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=D:\\curriculumFJ\\ECE385\\lab\\DrumMaster\\finalproj_soc\\simulation --family=\"Cyclone IV E\" --part=EP4CE115F29C7" {  } {  } 0 0 "2021.01.02.14:03:50 Info: qsys-generate D:\\curriculumFJ\\ECE385\\lab\\DrumMaster\\finalproj_soc.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=D:\\curriculumFJ\\ECE385\\lab\\DrumMaster\\finalproj_soc\\simulation --family=\"Cyclone IV E\" --part=EP4CE115F29C7" 0 0 "Shell" 0 -1 1609567430761 ""}
{ "Info" "finalproj_soc.qsys" "" "2021.01.02.14:03:50 Info: Loading DrumMaster" {  } {  } 0 0 "2021.01.02.14:03:50 Info: Loading DrumMaster" 0 0 "Shell" 0 -1 1609567430791 ""}
{ "Info" "" "" "2021.01.02.14:03:51 Info: Reading input file" {  } {  } 0 0 "2021.01.02.14:03:51 Info: Reading input file" 0 0 "Shell" 0 -1 1609567431506 ""}
{ "Info" "" "" "2021.01.02.14:03:51 Info: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 0 "2021.01.02.14:03:51 Info: Adding clk_0 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1609567431508 ""}
{ "Info" "" "" "2021.01.02.14:03:51 Info: Parameterizing module clk_0" {  } {  } 0 0 "2021.01.02.14:03:51 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1609567431509 ""}
{ "Info" "" "" "2021.01.02.14:03:51 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2021.01.02.14:03:51 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1609567431509 ""}
{ "Info" "" "" "2021.01.02.14:03:51 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2021.01.02.14:03:51 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1609567431509 ""}
{ "Info" "" "" "2021.01.02.14:03:51 Info: Adding keycode \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2021.01.02.14:03:51 Info: Adding keycode \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1609567431510 ""}
{ "Info" "" "" "2021.01.02.14:03:51 Info: Parameterizing module keycode" {  } {  } 0 0 "2021.01.02.14:03:51 Info: Parameterizing module keycode" 0 0 "Shell" 0 -1 1609567431531 ""}
{ "Info" "" "" "2021.01.02.14:03:51 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 0 "2021.01.02.14:03:51 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" 0 0 "Shell" 0 -1 1609567431532 ""}
{ "Info" "" "" "2021.01.02.14:03:51 Info: Parameterizing module nios2_gen2_0" {  } {  } 0 0 "2021.01.02.14:03:51 Info: Parameterizing module nios2_gen2_0" 0 0 "Shell" 0 -1 1609567431532 ""}
{ "Info" "" "" "2021.01.02.14:03:51 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2021.01.02.14:03:51 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1609567431533 ""}
{ "Info" "" "" "2021.01.02.14:03:51 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2021.01.02.14:03:51 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1609567431534 ""}
{ "Info" "" "" "2021.01.02.14:03:51 Info: Adding otg_hpi_address \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2021.01.02.14:03:51 Info: Adding otg_hpi_address \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1609567431534 ""}
{ "Info" "" "" "2021.01.02.14:03:51 Info: Parameterizing module otg_hpi_address" {  } {  } 0 0 "2021.01.02.14:03:51 Info: Parameterizing module otg_hpi_address" 0 0 "Shell" 0 -1 1609567431535 ""}
{ "Info" "" "" "2021.01.02.14:03:51 Info: Adding otg_hpi_cs \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2021.01.02.14:03:51 Info: Adding otg_hpi_cs \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1609567431535 ""}
{ "Info" "" "" "2021.01.02.14:03:51 Info: Parameterizing module otg_hpi_cs" {  } {  } 0 0 "2021.01.02.14:03:51 Info: Parameterizing module otg_hpi_cs" 0 0 "Shell" 0 -1 1609567431535 ""}
{ "Info" "" "" "2021.01.02.14:03:51 Info: Adding otg_hpi_data \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2021.01.02.14:03:51 Info: Adding otg_hpi_data \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1609567431536 ""}
{ "Info" "" "" "2021.01.02.14:03:51 Info: Parameterizing module otg_hpi_data" {  } {  } 0 0 "2021.01.02.14:03:51 Info: Parameterizing module otg_hpi_data" 0 0 "Shell" 0 -1 1609567431536 ""}
{ "Info" "" "" "2021.01.02.14:03:51 Info: Adding otg_hpi_r \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2021.01.02.14:03:51 Info: Adding otg_hpi_r \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1609567431536 ""}
{ "Info" "" "" "2021.01.02.14:03:51 Info: Parameterizing module otg_hpi_r" {  } {  } 0 0 "2021.01.02.14:03:51 Info: Parameterizing module otg_hpi_r" 0 0 "Shell" 0 -1 1609567431537 ""}
{ "Info" "" "" "2021.01.02.14:03:51 Info: Adding otg_hpi_reset \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2021.01.02.14:03:51 Info: Adding otg_hpi_reset \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1609567431537 ""}
{ "Info" "" "" "2021.01.02.14:03:51 Info: Parameterizing module otg_hpi_reset" {  } {  } 0 0 "2021.01.02.14:03:51 Info: Parameterizing module otg_hpi_reset" 0 0 "Shell" 0 -1 1609567431537 ""}
{ "Info" "" "" "2021.01.02.14:03:51 Info: Adding otg_hpi_w \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2021.01.02.14:03:51 Info: Adding otg_hpi_w \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1609567431538 ""}
{ "Info" "" "" "2021.01.02.14:03:51 Info: Parameterizing module otg_hpi_w" {  } {  } 0 0 "2021.01.02.14:03:51 Info: Parameterizing module otg_hpi_w" 0 0 "Shell" 0 -1 1609567431538 ""}
{ "Info" "" "" "2021.01.02.14:03:51 Info: Adding sdram \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 0 "2021.01.02.14:03:51 Info: Adding sdram \[altera_avalon_new_sdram_controller 18.1\]" 0 0 "Shell" 0 -1 1609567431538 ""}
{ "Info" "" "" "2021.01.02.14:03:51 Info: Parameterizing module sdram" {  } {  } 0 0 "2021.01.02.14:03:51 Info: Parameterizing module sdram" 0 0 "Shell" 0 -1 1609567431539 ""}
{ "Info" "" "" "2021.01.02.14:03:51 Info: Adding sdram_pll \[altpll 18.1\]" {  } {  } 0 0 "2021.01.02.14:03:51 Info: Adding sdram_pll \[altpll 18.1\]" 0 0 "Shell" 0 -1 1609567431540 ""}
{ "Info" "" "" "2021.01.02.14:03:51 Info: Parameterizing module sdram_pll" {  } {  } 0 0 "2021.01.02.14:03:51 Info: Parameterizing module sdram_pll" 0 0 "Shell" 0 -1 1609567431540 ""}
{ "Info" "" "" "2021.01.02.14:03:51 Info: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 0 "2021.01.02.14:03:51 Info: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\]" 0 0 "Shell" 0 -1 1609567431541 ""}
{ "Info" "" "" "2021.01.02.14:03:51 Info: Parameterizing module sysid_qsys_0" {  } {  } 0 0 "2021.01.02.14:03:51 Info: Parameterizing module sysid_qsys_0" 0 0 "Shell" 0 -1 1609567431541 ""}
{ "Info" "" "" "2021.01.02.14:03:51 Info: Building connections" {  } {  } 0 0 "2021.01.02.14:03:51 Info: Building connections" 0 0 "Shell" 0 -1 1609567431542 ""}
{ "Info" "" "" "2021.01.02.14:03:51 Info: Parameterizing connections" {  } {  } 0 0 "2021.01.02.14:03:51 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1609567431544 ""}
{ "Info" "" "" "2021.01.02.14:03:51 Info: Validating" {  } {  } 0 0 "2021.01.02.14:03:51 Info: Validating" 0 0 "Shell" 0 -1 1609567431545 ""}
{ "Info" "" "" "2021.01.02.14:03:52 Info: Done reading input file" {  } {  } 0 0 "2021.01.02.14:03:52 Info: Done reading input file" 0 0 "Shell" 0 -1 1609567432408 ""}
{ "Info" "" "" "2021.01.02.14:03:54 Info: finalproj_soc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2021.01.02.14:03:54 Info: finalproj_soc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1609567434105 ""}
{ "Info" "" "" "2021.01.02.14:03:54 Info: finalproj_soc.otg_hpi_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2021.01.02.14:03:54 Info: finalproj_soc.otg_hpi_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1609567434105 ""}
{ "Info" "" "" "2021.01.02.14:03:54 Info: finalproj_soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2021.01.02.14:03:54 Info: finalproj_soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1609567434105 ""}
{ "Info" "" "" "2021.01.02.14:03:54 Info: finalproj_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2021.01.02.14:03:54 Info: finalproj_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1609567434106 ""}
{ "Info" "" "" "2021.01.02.14:03:54 Info: finalproj_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2021.01.02.14:03:54 Info: finalproj_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1609567434106 ""}
{ "Info" "" "" "2021.01.02.14:03:54 Info: finalproj_soc: Generating finalproj_soc \"finalproj_soc\" for SIM_VERILOG" {  } {  } 0 0 "2021.01.02.14:03:54 Info: finalproj_soc: Generating finalproj_soc \"finalproj_soc\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1609567434355 ""}
{ "Info" "" "" "2021.01.02.14:03:57 Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0" {  } {  } 0 0 "2021.01.02.14:03:57 Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0" 0 0 "Shell" 0 -1 1609567437731 ""}
{ "Info" "" "" "2021.01.02.14:03:57 Info: Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_005.sink1" {  } {  } 0 0 "2021.01.02.14:03:57 Info: Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_005.sink1" 0 0 "Shell" 0 -1 1609567437742 ""}
{ "Info" "" "" "2021.01.02.14:03:57 Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5" {  } {  } 0 0 "2021.01.02.14:03:57 Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5" 0 0 "Shell" 0 -1 1609567437747 ""}
{ "Info" "" "" "2021.01.02.14:03:57 Info: Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink4" {  } {  } 0 0 "2021.01.02.14:03:57 Info: Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink4" 0 0 "Shell" 0 -1 1609567437753 ""}
{ "Info" "" "" "2021.01.02.14:04:02 Info: jtag_uart_0: Starting RTL generation for module 'finalproj_soc_jtag_uart_0'" {  } {  } 0 0 "2021.01.02.14:04:02 Info: jtag_uart_0: Starting RTL generation for module 'finalproj_soc_jtag_uart_0'" 0 0 "Shell" 0 -1 1609567442563 ""}
{ "Info" "  ]" "" "2021.01.02.14:04:02 Info: jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=finalproj_soc_jtag_uart_0 --dir=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0002_jtag_uart_0_gen//finalproj_soc_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0002_jtag_uart_0_gen" {  } {  } 0 0 "2021.01.02.14:04:02 Info: jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=finalproj_soc_jtag_uart_0 --dir=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0002_jtag_uart_0_gen//finalproj_soc_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0002_jtag_uart_0_gen" 0 0 "Shell" 0 -1 1609567442564 ""}
{ "Info" "" "" "2021.01.02.14:04:02 Info: jtag_uart_0: Done RTL generation for module 'finalproj_soc_jtag_uart_0'" {  } {  } 0 0 "2021.01.02.14:04:02 Info: jtag_uart_0: Done RTL generation for module 'finalproj_soc_jtag_uart_0'" 0 0 "Shell" 0 -1 1609567442965 ""}
{ "Info" "" "" "2021.01.02.14:04:02 Info: jtag_uart_0: \"finalproj_soc\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 0 "2021.01.02.14:04:02 Info: jtag_uart_0: \"finalproj_soc\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" 0 0 "Shell" 0 -1 1609567442970 ""}
{ "Info" "" "" "2021.01.02.14:04:02 Info: keycode: Starting RTL generation for module 'finalproj_soc_keycode'" {  } {  } 0 0 "2021.01.02.14:04:02 Info: keycode: Starting RTL generation for module 'finalproj_soc_keycode'" 0 0 "Shell" 0 -1 1609567442975 ""}
{ "Info" "  ]" "" "2021.01.02.14:04:02 Info: keycode:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalproj_soc_keycode --dir=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0003_keycode_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0003_keycode_gen//finalproj_soc_keycode_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0003_keycode_gen" {  } {  } 0 0 "2021.01.02.14:04:02 Info: keycode:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalproj_soc_keycode --dir=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0003_keycode_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0003_keycode_gen//finalproj_soc_keycode_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0003_keycode_gen" 0 0 "Shell" 0 -1 1609567442976 ""}
{ "Info" "" "" "2021.01.02.14:04:03 Info: keycode: Done RTL generation for module 'finalproj_soc_keycode'" {  } {  } 0 0 "2021.01.02.14:04:03 Info: keycode: Done RTL generation for module 'finalproj_soc_keycode'" 0 0 "Shell" 0 -1 1609567443160 ""}
{ "Info" "" "" "2021.01.02.14:04:03 Info: keycode: \"finalproj_soc\" instantiated altera_avalon_pio \"keycode\"" {  } {  } 0 0 "2021.01.02.14:04:03 Info: keycode: \"finalproj_soc\" instantiated altera_avalon_pio \"keycode\"" 0 0 "Shell" 0 -1 1609567443162 ""}
{ "Info" "" "" "2021.01.02.14:04:04 Info: nios2_gen2_0: \"finalproj_soc\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 0 "2021.01.02.14:04:04 Info: nios2_gen2_0: \"finalproj_soc\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" 0 0 "Shell" 0 -1 1609567444598 ""}
{ "Info" "" "" "2021.01.02.14:04:04 Info: onchip_memory2_0: Starting RTL generation for module 'finalproj_soc_onchip_memory2_0'" {  } {  } 0 0 "2021.01.02.14:04:04 Info: onchip_memory2_0: Starting RTL generation for module 'finalproj_soc_onchip_memory2_0'" 0 0 "Shell" 0 -1 1609567444609 ""}
{ "Info" "  ]" "" "2021.01.02.14:04:04 Info: onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=finalproj_soc_onchip_memory2_0 --dir=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0004_onchip_memory2_0_gen//finalproj_soc_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0004_onchip_memory2_0_gen" {  } {  } 0 0 "2021.01.02.14:04:04 Info: onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=finalproj_soc_onchip_memory2_0 --dir=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0004_onchip_memory2_0_gen//finalproj_soc_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0004_onchip_memory2_0_gen" 0 0 "Shell" 0 -1 1609567444609 ""}
{ "Info" "" "" "2021.01.02.14:04:04 Info: onchip_memory2_0: Done RTL generation for module 'finalproj_soc_onchip_memory2_0'" {  } {  } 0 0 "2021.01.02.14:04:04 Info: onchip_memory2_0: Done RTL generation for module 'finalproj_soc_onchip_memory2_0'" 0 0 "Shell" 0 -1 1609567444804 ""}
{ "Info" "" "" "2021.01.02.14:04:04 Info: onchip_memory2_0: \"finalproj_soc\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2021.01.02.14:04:04 Info: onchip_memory2_0: \"finalproj_soc\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1609567444808 ""}
{ "Info" "" "" "2021.01.02.14:04:04 Info: otg_hpi_address: Starting RTL generation for module 'finalproj_soc_otg_hpi_address'" {  } {  } 0 0 "2021.01.02.14:04:04 Info: otg_hpi_address: Starting RTL generation for module 'finalproj_soc_otg_hpi_address'" 0 0 "Shell" 0 -1 1609567444814 ""}
{ "Info" "  ]" "" "2021.01.02.14:04:04 Info: otg_hpi_address:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalproj_soc_otg_hpi_address --dir=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0005_otg_hpi_address_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0005_otg_hpi_address_gen//finalproj_soc_otg_hpi_address_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0005_otg_hpi_address_gen" {  } {  } 0 0 "2021.01.02.14:04:04 Info: otg_hpi_address:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalproj_soc_otg_hpi_address --dir=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0005_otg_hpi_address_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0005_otg_hpi_address_gen//finalproj_soc_otg_hpi_address_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0005_otg_hpi_address_gen" 0 0 "Shell" 0 -1 1609567444815 ""}
{ "Info" "" "" "2021.01.02.14:04:05 Info: otg_hpi_address: Done RTL generation for module 'finalproj_soc_otg_hpi_address'" {  } {  } 0 0 "2021.01.02.14:04:05 Info: otg_hpi_address: Done RTL generation for module 'finalproj_soc_otg_hpi_address'" 0 0 "Shell" 0 -1 1609567445001 ""}
{ "Info" "" "" "2021.01.02.14:04:05 Info: otg_hpi_address: \"finalproj_soc\" instantiated altera_avalon_pio \"otg_hpi_address\"" {  } {  } 0 0 "2021.01.02.14:04:05 Info: otg_hpi_address: \"finalproj_soc\" instantiated altera_avalon_pio \"otg_hpi_address\"" 0 0 "Shell" 0 -1 1609567445003 ""}
{ "Info" "" "" "2021.01.02.14:04:05 Info: otg_hpi_cs: Starting RTL generation for module 'finalproj_soc_otg_hpi_cs'" {  } {  } 0 0 "2021.01.02.14:04:05 Info: otg_hpi_cs: Starting RTL generation for module 'finalproj_soc_otg_hpi_cs'" 0 0 "Shell" 0 -1 1609567445006 ""}
{ "Info" "  ]" "" "2021.01.02.14:04:05 Info: otg_hpi_cs:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalproj_soc_otg_hpi_cs --dir=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0006_otg_hpi_cs_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0006_otg_hpi_cs_gen//finalproj_soc_otg_hpi_cs_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0006_otg_hpi_cs_gen" {  } {  } 0 0 "2021.01.02.14:04:05 Info: otg_hpi_cs:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalproj_soc_otg_hpi_cs --dir=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0006_otg_hpi_cs_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0006_otg_hpi_cs_gen//finalproj_soc_otg_hpi_cs_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0006_otg_hpi_cs_gen" 0 0 "Shell" 0 -1 1609567445007 ""}
{ "Info" "" "" "2021.01.02.14:04:05 Info: otg_hpi_cs: Done RTL generation for module 'finalproj_soc_otg_hpi_cs'" {  } {  } 0 0 "2021.01.02.14:04:05 Info: otg_hpi_cs: Done RTL generation for module 'finalproj_soc_otg_hpi_cs'" 0 0 "Shell" 0 -1 1609567445188 ""}
{ "Info" "" "" "2021.01.02.14:04:05 Info: otg_hpi_cs: \"finalproj_soc\" instantiated altera_avalon_pio \"otg_hpi_cs\"" {  } {  } 0 0 "2021.01.02.14:04:05 Info: otg_hpi_cs: \"finalproj_soc\" instantiated altera_avalon_pio \"otg_hpi_cs\"" 0 0 "Shell" 0 -1 1609567445190 ""}
{ "Info" "" "" "2021.01.02.14:04:05 Info: otg_hpi_data: Starting RTL generation for module 'finalproj_soc_otg_hpi_data'" {  } {  } 0 0 "2021.01.02.14:04:05 Info: otg_hpi_data: Starting RTL generation for module 'finalproj_soc_otg_hpi_data'" 0 0 "Shell" 0 -1 1609567445194 ""}
{ "Info" "  ]" "" "2021.01.02.14:04:05 Info: otg_hpi_data:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalproj_soc_otg_hpi_data --dir=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0007_otg_hpi_data_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0007_otg_hpi_data_gen//finalproj_soc_otg_hpi_data_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0007_otg_hpi_data_gen" {  } {  } 0 0 "2021.01.02.14:04:05 Info: otg_hpi_data:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalproj_soc_otg_hpi_data --dir=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0007_otg_hpi_data_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0007_otg_hpi_data_gen//finalproj_soc_otg_hpi_data_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0007_otg_hpi_data_gen" 0 0 "Shell" 0 -1 1609567445194 ""}
{ "Info" "" "" "2021.01.02.14:04:05 Info: otg_hpi_data: Done RTL generation for module 'finalproj_soc_otg_hpi_data'" {  } {  } 0 0 "2021.01.02.14:04:05 Info: otg_hpi_data: Done RTL generation for module 'finalproj_soc_otg_hpi_data'" 0 0 "Shell" 0 -1 1609567445381 ""}
{ "Info" "" "" "2021.01.02.14:04:05 Info: otg_hpi_data: \"finalproj_soc\" instantiated altera_avalon_pio \"otg_hpi_data\"" {  } {  } 0 0 "2021.01.02.14:04:05 Info: otg_hpi_data: \"finalproj_soc\" instantiated altera_avalon_pio \"otg_hpi_data\"" 0 0 "Shell" 0 -1 1609567445382 ""}
{ "Info" "" "" "2021.01.02.14:04:05 Info: sdram: Starting RTL generation for module 'finalproj_soc_sdram'" {  } {  } 0 0 "2021.01.02.14:04:05 Info: sdram: Starting RTL generation for module 'finalproj_soc_sdram'" 0 0 "Shell" 0 -1 1609567445397 ""}
{ "Info" "  ]" "" "2021.01.02.14:04:05 Info: sdram:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=finalproj_soc_sdram --dir=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0008_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0008_sdram_gen//finalproj_soc_sdram_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0008_sdram_gen" {  } {  } 0 0 "2021.01.02.14:04:05 Info: sdram:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=finalproj_soc_sdram --dir=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0008_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0008_sdram_gen//finalproj_soc_sdram_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0008_sdram_gen" 0 0 "Shell" 0 -1 1609567445397 ""}
{ "Info" "" "" "2021.01.02.14:04:05 Info: sdram: Done RTL generation for module 'finalproj_soc_sdram'" {  } {  } 0 0 "2021.01.02.14:04:05 Info: sdram: Done RTL generation for module 'finalproj_soc_sdram'" 0 0 "Shell" 0 -1 1609567445732 ""}
{ "Info" "" "" "2021.01.02.14:04:05 Info: sdram: \"finalproj_soc\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 0 "2021.01.02.14:04:05 Info: sdram: \"finalproj_soc\" instantiated altera_avalon_new_sdram_controller \"sdram\"" 0 0 "Shell" 0 -1 1609567445734 ""}
{ "Info" "" "" "2021.01.02.14:04:07 Info: sdram_pll: Generating Verilog simulation model" {  } {  } 0 0 "2021.01.02.14:04:07 Info: sdram_pll: Generating Verilog simulation model" 0 0 "Shell" 0 -1 1609567447077 ""}
{ "Warning" "" "" "2021.01.02.14:04:16 Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 0 "2021.01.02.14:04:16 Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Shell" 0 -1 1609567456189 ""}
{ "Info" "" "" "2021.01.02.14:04:16 Info: sdram_pll: Generated simulation model finalproj_soc_sdram_pll.vo" {  } {  } 0 0 "2021.01.02.14:04:16 Info: sdram_pll: Generated simulation model finalproj_soc_sdram_pll.vo" 0 0 "Shell" 0 -1 1609567456199 ""}
{ "Info" "" "" "2021.01.02.14:04:16 Info: sdram_pll: \"finalproj_soc\" instantiated altpll \"sdram_pll\"" {  } {  } 0 0 "2021.01.02.14:04:16 Info: sdram_pll: \"finalproj_soc\" instantiated altpll \"sdram_pll\"" 0 0 "Shell" 0 -1 1609567456201 ""}
{ "Info" "" "" "2021.01.02.14:04:16 Info: sysid_qsys_0: \"finalproj_soc\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 0 "2021.01.02.14:04:16 Info: sysid_qsys_0: \"finalproj_soc\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" 0 0 "Shell" 0 -1 1609567456207 ""}
{ "Info" "" "" "2021.01.02.14:04:28 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.01.02.14:04:28 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1609567468997 ""}
{ "Info" "" "" "2021.01.02.14:04:29 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.01.02.14:04:29 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1609567469739 ""}
{ "Info" "" "" "2021.01.02.14:04:30 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.01.02.14:04:30 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1609567470450 ""}
{ "Info" "" "" "2021.01.02.14:04:31 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.01.02.14:04:31 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1609567471171 ""}
{ "Info" "" "" "2021.01.02.14:04:31 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.01.02.14:04:31 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1609567471922 ""}
{ "Info" "" "" "2021.01.02.14:04:32 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.01.02.14:04:32 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1609567472637 ""}
{ "Info" "" "" "2021.01.02.14:04:33 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.01.02.14:04:33 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1609567473389 ""}
{ "Info" "" "" "2021.01.02.14:04:34 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.01.02.14:04:34 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1609567474117 ""}
{ "Info" "" "" "2021.01.02.14:04:34 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.01.02.14:04:34 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1609567474834 ""}
{ "Info" "" "" "2021.01.02.14:04:35 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.01.02.14:04:35 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1609567475562 ""}
{ "Info" "" "" "2021.01.02.14:04:36 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.01.02.14:04:36 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1609567476281 ""}
{ "Info" "" "" "2021.01.02.14:04:36 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.01.02.14:04:36 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1609567476991 ""}
{ "Info" "" "" "2021.01.02.14:04:37 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.01.02.14:04:37 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1609567477734 ""}
{ "Info" "" "" "2021.01.02.14:04:48 Info: mm_interconnect_0: \"finalproj_soc\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2021.01.02.14:04:48 Info: mm_interconnect_0: \"finalproj_soc\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1609567488027 ""}
{ "Info" "" "" "2021.01.02.14:04:48 Info: irq_mapper: \"finalproj_soc\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2021.01.02.14:04:48 Info: irq_mapper: \"finalproj_soc\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1609567488034 ""}
{ "Info" "" "" "2021.01.02.14:04:48 Info: rst_controller: \"finalproj_soc\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2021.01.02.14:04:48 Info: rst_controller: \"finalproj_soc\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1609567488040 ""}
{ "Info" "" "" "2021.01.02.14:04:48 Info: cpu: Starting RTL generation for module 'finalproj_soc_nios2_gen2_0_cpu'" {  } {  } 0 0 "2021.01.02.14:04:48 Info: cpu: Starting RTL generation for module 'finalproj_soc_nios2_gen2_0_cpu'" 0 0 "Shell" 0 -1 1609567488050 ""}
{ "Info" "  ]" "" "2021.01.02.14:04:48 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=finalproj_soc_nios2_gen2_0_cpu --dir=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0016_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0016_cpu_gen//finalproj_soc_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0016_cpu_gen" {  } {  } 0 0 "2021.01.02.14:04:48 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=finalproj_soc_nios2_gen2_0_cpu --dir=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0016_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0016_cpu_gen//finalproj_soc_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0016_cpu_gen" 0 0 "Shell" 0 -1 1609567488050 ""}
{ "Info" "" "" "2021.01.02.14:04:50 Info: cpu: # 2021.01.02 14:04:48 (*) Starting Nios II generation" {  } {  } 0 0 "2021.01.02.14:04:50 Info: cpu: # 2021.01.02 14:04:48 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1609567490756 ""}
{ "Info" "" "" "2021.01.02.14:04:50 Info: cpu: # 2021.01.02 14:04:48 (*)   Checking for plaintext license." {  } {  } 0 0 "2021.01.02.14:04:50 Info: cpu: # 2021.01.02 14:04:48 (*)   Checking for plaintext license." 0 0 "Shell" 0 -1 1609567490756 ""}
{ "Info" "" "" "2021.01.02.14:04:50 Info: cpu: # 2021.01.02 14:04:49 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64" {  } {  } 0 0 "2021.01.02.14:04:50 Info: cpu: # 2021.01.02 14:04:49 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64" 0 0 "Shell" 0 -1 1609567490756 ""}
{ "Info" "" "" "2021.01.02.14:04:50 Info: cpu: # 2021.01.02 14:04:49 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 0 "2021.01.02.14:04:50 Info: cpu: # 2021.01.02 14:04:49 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" 0 0 "Shell" 0 -1 1609567490756 ""}
{ "Info" "" "" "2021.01.02.14:04:50 Info: cpu: # 2021.01.02 14:04:49 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 0 "2021.01.02.14:04:50 Info: cpu: # 2021.01.02 14:04:49 (*)   LM_LICENSE_FILE environment variable is empty" 0 0 "Shell" 0 -1 1609567490756 ""}
{ "Info" "" "" "2021.01.02.14:04:50 Info: cpu: # 2021.01.02 14:04:49 (*)   Plaintext license not found." {  } {  } 0 0 "2021.01.02.14:04:50 Info: cpu: # 2021.01.02 14:04:49 (*)   Plaintext license not found." 0 0 "Shell" 0 -1 1609567490756 ""}
{ "Info" "e." "" "2021.01.02.14:04:50 Info: cpu: # 2021.01.02 14:04:49 (*)   No license required to generate encrypted Nios II" {  } {  } 0 0 "2021.01.02.14:04:50 Info: cpu: # 2021.01.02 14:04:49 (*)   No license required to generate encrypted Nios II" 0 0 "Shell" 0 -1 1609567490756 ""}
{ "Info" "" "" "2021.01.02.14:04:50 Info: cpu: # 2021.01.02 14:04:49 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2021.01.02.14:04:50 Info: cpu: # 2021.01.02 14:04:49 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1609567490757 ""}
{ "Info" "" "" "2021.01.02.14:04:50 Info: cpu: # 2021.01.02 14:04:49 (*)   Creating all objects for CPU" {  } {  } 0 0 "2021.01.02.14:04:50 Info: cpu: # 2021.01.02 14:04:49 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1609567490757 ""}
{ "Info" "finalproj_soc_nios2_gen2_0_cpu_nios2_waves.do'" "" "2021.01.02.14:04:50 Info: cpu: # 2021.01.02 14:04:50 (*)   Creating 'C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0016_cpu_gen/" {  } {  } 0 0 "2021.01.02.14:04:50 Info: cpu: # 2021.01.02 14:04:50 (*)   Creating 'C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0016_cpu_gen/" 0 0 "Shell" 0 -1 1609567490757 ""}
{ "Info" "" "" "2021.01.02.14:04:50 Info: cpu: # 2021.01.02 14:04:50 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2021.01.02.14:04:50 Info: cpu: # 2021.01.02 14:04:50 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1609567490757 ""}
{ "Info" "" "" "2021.01.02.14:04:50 Info: cpu: # 2021.01.02 14:04:50 (*)   Creating plain-text RTL" {  } {  } 0 0 "2021.01.02.14:04:50 Info: cpu: # 2021.01.02 14:04:50 (*)   Creating plain-text RTL" 0 0 "Shell" 0 -1 1609567490757 ""}
{ "Info" "" "" "2021.01.02.14:04:50 Info: cpu: # 2021.01.02 14:04:50 (*) Done Nios II generation" {  } {  } 0 0 "2021.01.02.14:04:50 Info: cpu: # 2021.01.02 14:04:50 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1609567490757 ""}
{ "Info" "" "" "2021.01.02.14:04:50 Info: cpu: Done RTL generation for module 'finalproj_soc_nios2_gen2_0_cpu'" {  } {  } 0 0 "2021.01.02.14:04:50 Info: cpu: Done RTL generation for module 'finalproj_soc_nios2_gen2_0_cpu'" 0 0 "Shell" 0 -1 1609567490757 ""}
{ "Info" "" "" "2021.01.02.14:04:50 Info: cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2021.01.02.14:04:50 Info: cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1609567490769 ""}
{ "Info" "" "" "2021.01.02.14:04:50 Info: nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 0 "2021.01.02.14:04:50 Info: nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" 0 0 "Shell" 0 -1 1609567490776 ""}
{ "Info" "" "" "2021.01.02.14:04:50 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 0 "2021.01.02.14:04:50 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" 0 0 "Shell" 0 -1 1609567490778 ""}
{ "Info" "" "" "2021.01.02.14:04:50 Info: nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 0 "2021.01.02.14:04:50 Info: nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" 0 0 "Shell" 0 -1 1609567490780 ""}
{ "Info" "" "" "2021.01.02.14:04:50 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 0 "2021.01.02.14:04:50 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" 0 0 "Shell" 0 -1 1609567490783 ""}
{ "Info" "" "" "2021.01.02.14:04:50 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2021.01.02.14:04:50 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1609567490785 ""}
{ "Info" "" "" "2021.01.02.14:04:50 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2021.01.02.14:04:50 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1609567490794 ""}
{ "Info" "" "" "2021.01.02.14:04:50 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2021.01.02.14:04:50 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1609567490801 ""}
{ "Info" "" "" "2021.01.02.14:04:50 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2021.01.02.14:04:50 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1609567490807 ""}
{ "Info" "" "" "2021.01.02.14:04:50 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2021.01.02.14:04:50 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1609567490814 ""}
{ "Info" "" "" "2021.01.02.14:04:50 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2021.01.02.14:04:50 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1609567490818 ""}
{ "Info" "" "" "2021.01.02.14:04:50 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2021.01.02.14:04:50 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1609567490821 ""}
{ "Info" "" "" "2021.01.02.14:04:50 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2021.01.02.14:04:50 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1609567490835 ""}
{ "Info" "" "" "2021.01.02.14:04:50 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2021.01.02.14:04:50 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1609567490845 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2021.01.02.14:04:50 Info: Reusing file D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/simulation/submodules" {  } {  } 0 0 "2021.01.02.14:04:50 Info: Reusing file D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/simulation/submodules" 0 0 "Shell" 0 -1 1609567490847 ""}
{ "Info" "" "" "2021.01.02.14:04:50 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2021.01.02.14:04:50 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1609567490850 ""}
{ "Info" "" "" "2021.01.02.14:04:50 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2021.01.02.14:04:50 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1609567490855 ""}
{ "Info" "" "" "2021.01.02.14:04:50 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2021.01.02.14:04:50 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1609567490867 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2021.01.02.14:04:50 Info: Reusing file D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/simulation/submodules" {  } {  } 0 0 "2021.01.02.14:04:50 Info: Reusing file D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/simulation/submodules" 0 0 "Shell" 0 -1 1609567490868 ""}
{ "Info" "" "" "2021.01.02.14:04:50 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2021.01.02.14:04:50 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1609567490877 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2021.01.02.14:04:50 Info: Reusing file D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/simulation/submodules" {  } {  } 0 0 "2021.01.02.14:04:50 Info: Reusing file D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/simulation/submodules" 0 0 "Shell" 0 -1 1609567490879 ""}
{ "Info" "" "" "2021.01.02.14:04:50 Info: crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 0 "2021.01.02.14:04:50 Info: crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" 0 0 "Shell" 0 -1 1609567490886 ""}
{ "Info" "" "" "2021.01.02.14:04:52 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2021.01.02.14:04:52 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1609567492303 ""}
{ "Info" "" "" "2021.01.02.14:04:52 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2021.01.02.14:04:52 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1609567492308 ""}
{ "Info" "" "" "2021.01.02.14:04:52 Info: finalproj_soc: Done \"finalproj_soc\" with 35 modules, 59 files" {  } {  } 0 0 "2021.01.02.14:04:52 Info: finalproj_soc: Done \"finalproj_soc\" with 35 modules, 59 files" 0 0 "Shell" 0 -1 1609567492309 ""}
{ "Info" "" "" "2021.01.02.14:04:52 Info: qsys-generate succeeded." {  } {  } 0 0 "2021.01.02.14:04:52 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1609567492326 ""}
{ "Info" "" "" "2021.01.02.14:04:52 Info: Finished: Create simulation model" {  } {  } 0 0 "2021.01.02.14:04:52 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1609567492326 ""}
{ "Info" "" "" "2021.01.02.14:04:52 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2021.01.02.14:04:52 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1609567492326 ""}
{ "Info" " --use-relative-paths=true" "" "2021.01.02.14:04:52 Info: sim-script-gen --spd=D:\\curriculumFJ\\ECE385\\lab\\DrumMaster\\finalproj_soc\\finalproj_soc.spd --output-directory=D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/simulation" {  } {  } 0 0 "2021.01.02.14:04:52 Info: sim-script-gen --spd=D:\\curriculumFJ\\ECE385\\lab\\DrumMaster\\finalproj_soc\\finalproj_soc.spd --output-directory=D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/simulation" 0 0 "Shell" 0 -1 1609567492326 ""}
{ "Info" " --use-relative-paths=true" "" "2021.01.02.14:04:52 Info: Doing: ip-make-simscript --spd=D:\\curriculumFJ\\ECE385\\lab\\DrumMaster\\finalproj_soc\\finalproj_soc.spd --output-directory=D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/simulation" {  } {  } 0 0 "2021.01.02.14:04:52 Info: Doing: ip-make-simscript --spd=D:\\curriculumFJ\\ECE385\\lab\\DrumMaster\\finalproj_soc\\finalproj_soc.spd --output-directory=D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/simulation" 0 0 "Shell" 0 -1 1609567492329 ""}
{ "Info" " directory:" "" "2021.01.02.14:04:53 Info: Generating the following file(s) for MODELSIM simulator in D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/simulation" {  } {  } 0 0 "2021.01.02.14:04:53 Info: Generating the following file(s) for MODELSIM simulator in D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/simulation" 0 0 "Shell" 0 -1 1609567493080 ""}
{ "Info" "msim_setup.tcl" "" "2021.01.02.14:04:53 Info:     mentor" {  } {  } 0 0 "2021.01.02.14:04:53 Info:     mentor" 0 0 "Shell" 0 -1 1609567493081 ""}
{ "Info" " directory:" "" "2021.01.02.14:04:53 Info: Generating the following file(s) for VCS simulator in D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/simulation" {  } {  } 0 0 "2021.01.02.14:04:53 Info: Generating the following file(s) for VCS simulator in D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/simulation" 0 0 "Shell" 0 -1 1609567493085 ""}
{ "Info" "vcs_setup.sh" "" "2021.01.02.14:04:53 Info:     synopsys/vcs" {  } {  } 0 0 "2021.01.02.14:04:53 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1609567493085 ""}
{ "Info" " directory:" "" "2021.01.02.14:04:53 Info: Generating the following file(s) for VCSMX simulator in D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/simulation" {  } {  } 0 0 "2021.01.02.14:04:53 Info: Generating the following file(s) for VCSMX simulator in D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/simulation" 0 0 "Shell" 0 -1 1609567493088 ""}
{ "Info" "synopsys_sim.setup" "" "2021.01.02.14:04:53 Info:     synopsys/vcsmx" {  } {  } 0 0 "2021.01.02.14:04:53 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1609567493088 ""}
{ "Info" "vcsmx_setup.sh" "" "2021.01.02.14:04:53 Info:     synopsys/vcsmx" {  } {  } 0 0 "2021.01.02.14:04:53 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1609567493089 ""}
{ "Info" " directory:" "" "2021.01.02.14:04:53 Info: Generating the following file(s) for NCSIM simulator in D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/simulation" {  } {  } 0 0 "2021.01.02.14:04:53 Info: Generating the following file(s) for NCSIM simulator in D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/simulation" 0 0 "Shell" 0 -1 1609567493097 ""}
{ "Info" "cds.lib" "" "2021.01.02.14:04:53 Info:     cadence" {  } {  } 0 0 "2021.01.02.14:04:53 Info:     cadence" 0 0 "Shell" 0 -1 1609567493098 ""}
{ "Info" "hdl.var" "" "2021.01.02.14:04:53 Info:     cadence" {  } {  } 0 0 "2021.01.02.14:04:53 Info:     cadence" 0 0 "Shell" 0 -1 1609567493110 ""}
{ "Info" "ncsim_setup.sh" "" "2021.01.02.14:04:53 Info:     cadence" {  } {  } 0 0 "2021.01.02.14:04:53 Info:     cadence" 0 0 "Shell" 0 -1 1609567493110 ""}
{ "Info" " directory" "" "2021.01.02.14:04:53 Info:     34 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2021.01.02.14:04:53 Info:     34 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1609567493110 ""}
{ "Info" " directory:" "" "2021.01.02.14:04:53 Info: Generating the following file(s) for RIVIERA simulator in D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/simulation" {  } {  } 0 0 "2021.01.02.14:04:53 Info: Generating the following file(s) for RIVIERA simulator in D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/simulation" 0 0 "Shell" 0 -1 1609567493113 ""}
{ "Info" "rivierapro_setup.tcl" "" "2021.01.02.14:04:53 Info:     aldec" {  } {  } 0 0 "2021.01.02.14:04:53 Info:     aldec" 0 0 "Shell" 0 -1 1609567493113 ""}
{ "Info" "." "" "2021.01.02.14:04:53 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/simulation" {  } {  } 0 0 "2021.01.02.14:04:53 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/simulation" 0 0 "Shell" 0 -1 1609567493113 ""}
{ "Info" "" "" "2021.01.02.14:04:53 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2021.01.02.14:04:53 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1609567493113 ""}
{ "Info" "" "" "2021.01.02.14:04:53 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2021.01.02.14:04:53 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1609567493113 ""}
{ "Info" "" "" "2021.01.02.14:04:53 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2021.01.02.14:04:53 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1609567493113 ""}
{ "Info" "" "" "2021.01.02.14:04:53 Info: qsys-generate D:\\curriculumFJ\\ECE385\\lab\\DrumMaster\\finalproj_soc.qsys --block-symbol-file --output-directory=D:\\curriculumFJ\\ECE385\\lab\\DrumMaster\\finalproj_soc --family=\"Cyclone IV E\" --part=EP4CE115F29C7" {  } {  } 0 0 "2021.01.02.14:04:53 Info: qsys-generate D:\\curriculumFJ\\ECE385\\lab\\DrumMaster\\finalproj_soc.qsys --block-symbol-file --output-directory=D:\\curriculumFJ\\ECE385\\lab\\DrumMaster\\finalproj_soc --family=\"Cyclone IV E\" --part=EP4CE115F29C7" 0 0 "Shell" 0 -1 1609567493114 ""}
{ "Info" "finalproj_soc.qsys" "" "2021.01.02.14:04:53 Info: Loading DrumMaster" {  } {  } 0 0 "2021.01.02.14:04:53 Info: Loading DrumMaster" 0 0 "Shell" 0 -1 1609567493115 ""}
{ "Info" "" "" "2021.01.02.14:04:53 Info: Reading input file" {  } {  } 0 0 "2021.01.02.14:04:53 Info: Reading input file" 0 0 "Shell" 0 -1 1609567493835 ""}
{ "Info" "" "" "2021.01.02.14:04:53 Info: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 0 "2021.01.02.14:04:53 Info: Adding clk_0 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1609567493836 ""}
{ "Info" "" "" "2021.01.02.14:04:53 Info: Parameterizing module clk_0" {  } {  } 0 0 "2021.01.02.14:04:53 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1609567493836 ""}
{ "Info" "" "" "2021.01.02.14:04:53 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2021.01.02.14:04:53 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1609567493836 ""}
{ "Info" "" "" "2021.01.02.14:04:53 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2021.01.02.14:04:53 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1609567493836 ""}
{ "Info" "" "" "2021.01.02.14:04:53 Info: Adding keycode \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2021.01.02.14:04:53 Info: Adding keycode \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1609567493837 ""}
{ "Info" "" "" "2021.01.02.14:04:53 Info: Parameterizing module keycode" {  } {  } 0 0 "2021.01.02.14:04:53 Info: Parameterizing module keycode" 0 0 "Shell" 0 -1 1609567493837 ""}
{ "Info" "" "" "2021.01.02.14:04:53 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 0 "2021.01.02.14:04:53 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" 0 0 "Shell" 0 -1 1609567493837 ""}
{ "Info" "" "" "2021.01.02.14:04:53 Info: Parameterizing module nios2_gen2_0" {  } {  } 0 0 "2021.01.02.14:04:53 Info: Parameterizing module nios2_gen2_0" 0 0 "Shell" 0 -1 1609567493837 ""}
{ "Info" "" "" "2021.01.02.14:04:53 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2021.01.02.14:04:53 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1609567493838 ""}
{ "Info" "" "" "2021.01.02.14:04:53 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2021.01.02.14:04:53 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1609567493838 ""}
{ "Info" "" "" "2021.01.02.14:04:53 Info: Adding otg_hpi_address \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2021.01.02.14:04:53 Info: Adding otg_hpi_address \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1609567493838 ""}
{ "Info" "" "" "2021.01.02.14:04:53 Info: Parameterizing module otg_hpi_address" {  } {  } 0 0 "2021.01.02.14:04:53 Info: Parameterizing module otg_hpi_address" 0 0 "Shell" 0 -1 1609567493839 ""}
{ "Info" "" "" "2021.01.02.14:04:53 Info: Adding otg_hpi_cs \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2021.01.02.14:04:53 Info: Adding otg_hpi_cs \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1609567493839 ""}
{ "Info" "" "" "2021.01.02.14:04:53 Info: Parameterizing module otg_hpi_cs" {  } {  } 0 0 "2021.01.02.14:04:53 Info: Parameterizing module otg_hpi_cs" 0 0 "Shell" 0 -1 1609567493839 ""}
{ "Info" "" "" "2021.01.02.14:04:53 Info: Adding otg_hpi_data \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2021.01.02.14:04:53 Info: Adding otg_hpi_data \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1609567493839 ""}
{ "Info" "" "" "2021.01.02.14:04:53 Info: Parameterizing module otg_hpi_data" {  } {  } 0 0 "2021.01.02.14:04:53 Info: Parameterizing module otg_hpi_data" 0 0 "Shell" 0 -1 1609567493839 ""}
{ "Info" "" "" "2021.01.02.14:04:53 Info: Adding otg_hpi_r \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2021.01.02.14:04:53 Info: Adding otg_hpi_r \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1609567493839 ""}
{ "Info" "" "" "2021.01.02.14:04:53 Info: Parameterizing module otg_hpi_r" {  } {  } 0 0 "2021.01.02.14:04:53 Info: Parameterizing module otg_hpi_r" 0 0 "Shell" 0 -1 1609567493839 ""}
{ "Info" "" "" "2021.01.02.14:04:53 Info: Adding otg_hpi_reset \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2021.01.02.14:04:53 Info: Adding otg_hpi_reset \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1609567493840 ""}
{ "Info" "" "" "2021.01.02.14:04:53 Info: Parameterizing module otg_hpi_reset" {  } {  } 0 0 "2021.01.02.14:04:53 Info: Parameterizing module otg_hpi_reset" 0 0 "Shell" 0 -1 1609567493840 ""}
{ "Info" "" "" "2021.01.02.14:04:53 Info: Adding otg_hpi_w \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2021.01.02.14:04:53 Info: Adding otg_hpi_w \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1609567493840 ""}
{ "Info" "" "" "2021.01.02.14:04:53 Info: Parameterizing module otg_hpi_w" {  } {  } 0 0 "2021.01.02.14:04:53 Info: Parameterizing module otg_hpi_w" 0 0 "Shell" 0 -1 1609567493840 ""}
{ "Info" "" "" "2021.01.02.14:04:53 Info: Adding sdram \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 0 "2021.01.02.14:04:53 Info: Adding sdram \[altera_avalon_new_sdram_controller 18.1\]" 0 0 "Shell" 0 -1 1609567493840 ""}
{ "Info" "" "" "2021.01.02.14:04:53 Info: Parameterizing module sdram" {  } {  } 0 0 "2021.01.02.14:04:53 Info: Parameterizing module sdram" 0 0 "Shell" 0 -1 1609567493840 ""}
{ "Info" "" "" "2021.01.02.14:04:53 Info: Adding sdram_pll \[altpll 18.1\]" {  } {  } 0 0 "2021.01.02.14:04:53 Info: Adding sdram_pll \[altpll 18.1\]" 0 0 "Shell" 0 -1 1609567493841 ""}
{ "Info" "" "" "2021.01.02.14:04:53 Info: Parameterizing module sdram_pll" {  } {  } 0 0 "2021.01.02.14:04:53 Info: Parameterizing module sdram_pll" 0 0 "Shell" 0 -1 1609567493841 ""}
{ "Info" "" "" "2021.01.02.14:04:53 Info: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 0 "2021.01.02.14:04:53 Info: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\]" 0 0 "Shell" 0 -1 1609567493841 ""}
{ "Info" "" "" "2021.01.02.14:04:53 Info: Parameterizing module sysid_qsys_0" {  } {  } 0 0 "2021.01.02.14:04:53 Info: Parameterizing module sysid_qsys_0" 0 0 "Shell" 0 -1 1609567493842 ""}
{ "Info" "" "" "2021.01.02.14:04:53 Info: Building connections" {  } {  } 0 0 "2021.01.02.14:04:53 Info: Building connections" 0 0 "Shell" 0 -1 1609567493842 ""}
{ "Info" "" "" "2021.01.02.14:04:53 Info: Parameterizing connections" {  } {  } 0 0 "2021.01.02.14:04:53 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1609567493843 ""}
{ "Info" "" "" "2021.01.02.14:04:53 Info: Validating" {  } {  } 0 0 "2021.01.02.14:04:53 Info: Validating" 0 0 "Shell" 0 -1 1609567493844 ""}
{ "Info" "" "" "2021.01.02.14:04:54 Info: Done reading input file" {  } {  } 0 0 "2021.01.02.14:04:54 Info: Done reading input file" 0 0 "Shell" 0 -1 1609567494643 ""}
{ "Info" "" "" "2021.01.02.14:04:56 Info: finalproj_soc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2021.01.02.14:04:56 Info: finalproj_soc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1609567496169 ""}
{ "Info" "" "" "2021.01.02.14:04:56 Info: finalproj_soc.otg_hpi_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2021.01.02.14:04:56 Info: finalproj_soc.otg_hpi_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1609567496170 ""}
{ "Info" "" "" "2021.01.02.14:04:56 Info: finalproj_soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2021.01.02.14:04:56 Info: finalproj_soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1609567496170 ""}
{ "Info" "" "" "2021.01.02.14:04:56 Info: finalproj_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2021.01.02.14:04:56 Info: finalproj_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1609567496170 ""}
{ "Info" "" "" "2021.01.02.14:04:56 Info: finalproj_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2021.01.02.14:04:56 Info: finalproj_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1609567496170 ""}
{ "Info" "" "" "2021.01.02.14:04:56 Info: qsys-generate succeeded." {  } {  } 0 0 "2021.01.02.14:04:56 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1609567496539 ""}
{ "Info" "" "" "2021.01.02.14:04:56 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2021.01.02.14:04:56 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1609567496539 ""}
{ "Info" "" "" "2021.01.02.14:04:56 Info:" {  } {  } 0 0 "2021.01.02.14:04:56 Info:" 0 0 "Shell" 0 -1 1609567496539 ""}
{ "Info" "" "" "2021.01.02.14:04:56 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2021.01.02.14:04:56 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1609567496539 ""}
{ "Info" "" "" "2021.01.02.14:04:56 Info: qsys-generate D:\\curriculumFJ\\ECE385\\lab\\DrumMaster\\finalproj_soc.qsys --synthesis=VERILOG --output-directory=D:\\curriculumFJ\\ECE385\\lab\\DrumMaster\\finalproj_soc\\synthesis --family=\"Cyclone IV E\" --part=EP4CE115F29C7" {  } {  } 0 0 "2021.01.02.14:04:56 Info: qsys-generate D:\\curriculumFJ\\ECE385\\lab\\DrumMaster\\finalproj_soc.qsys --synthesis=VERILOG --output-directory=D:\\curriculumFJ\\ECE385\\lab\\DrumMaster\\finalproj_soc\\synthesis --family=\"Cyclone IV E\" --part=EP4CE115F29C7" 0 0 "Shell" 0 -1 1609567496539 ""}
{ "Info" "finalproj_soc.qsys" "" "2021.01.02.14:04:56 Info: Loading DrumMaster" {  } {  } 0 0 "2021.01.02.14:04:56 Info: Loading DrumMaster" 0 0 "Shell" 0 -1 1609567496550 ""}
{ "Info" "" "" "2021.01.02.14:04:57 Info: Reading input file" {  } {  } 0 0 "2021.01.02.14:04:57 Info: Reading input file" 0 0 "Shell" 0 -1 1609567497247 ""}
{ "Info" "" "" "2021.01.02.14:04:57 Info: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 0 "2021.01.02.14:04:57 Info: Adding clk_0 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1609567497248 ""}
{ "Info" "" "" "2021.01.02.14:04:57 Info: Parameterizing module clk_0" {  } {  } 0 0 "2021.01.02.14:04:57 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1609567497248 ""}
{ "Info" "" "" "2021.01.02.14:04:57 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2021.01.02.14:04:57 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1609567497249 ""}
{ "Info" "" "" "2021.01.02.14:04:57 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2021.01.02.14:04:57 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1609567497249 ""}
{ "Info" "" "" "2021.01.02.14:04:57 Info: Adding keycode \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2021.01.02.14:04:57 Info: Adding keycode \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1609567497249 ""}
{ "Info" "" "" "2021.01.02.14:04:57 Info: Parameterizing module keycode" {  } {  } 0 0 "2021.01.02.14:04:57 Info: Parameterizing module keycode" 0 0 "Shell" 0 -1 1609567497249 ""}
{ "Info" "" "" "2021.01.02.14:04:57 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 0 "2021.01.02.14:04:57 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" 0 0 "Shell" 0 -1 1609567497249 ""}
{ "Info" "" "" "2021.01.02.14:04:57 Info: Parameterizing module nios2_gen2_0" {  } {  } 0 0 "2021.01.02.14:04:57 Info: Parameterizing module nios2_gen2_0" 0 0 "Shell" 0 -1 1609567497249 ""}
{ "Info" "" "" "2021.01.02.14:04:57 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2021.01.02.14:04:57 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1609567497250 ""}
{ "Info" "" "" "2021.01.02.14:04:57 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2021.01.02.14:04:57 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1609567497250 ""}
{ "Info" "" "" "2021.01.02.14:04:57 Info: Adding otg_hpi_address \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2021.01.02.14:04:57 Info: Adding otg_hpi_address \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1609567497250 ""}
{ "Info" "" "" "2021.01.02.14:04:57 Info: Parameterizing module otg_hpi_address" {  } {  } 0 0 "2021.01.02.14:04:57 Info: Parameterizing module otg_hpi_address" 0 0 "Shell" 0 -1 1609567497250 ""}
{ "Info" "" "" "2021.01.02.14:04:57 Info: Adding otg_hpi_cs \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2021.01.02.14:04:57 Info: Adding otg_hpi_cs \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1609567497251 ""}
{ "Info" "" "" "2021.01.02.14:04:57 Info: Parameterizing module otg_hpi_cs" {  } {  } 0 0 "2021.01.02.14:04:57 Info: Parameterizing module otg_hpi_cs" 0 0 "Shell" 0 -1 1609567497251 ""}
{ "Info" "" "" "2021.01.02.14:04:57 Info: Adding otg_hpi_data \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2021.01.02.14:04:57 Info: Adding otg_hpi_data \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1609567497252 ""}
{ "Info" "" "" "2021.01.02.14:04:57 Info: Parameterizing module otg_hpi_data" {  } {  } 0 0 "2021.01.02.14:04:57 Info: Parameterizing module otg_hpi_data" 0 0 "Shell" 0 -1 1609567497252 ""}
{ "Info" "" "" "2021.01.02.14:04:57 Info: Adding otg_hpi_r \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2021.01.02.14:04:57 Info: Adding otg_hpi_r \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1609567497252 ""}
{ "Info" "" "" "2021.01.02.14:04:57 Info: Parameterizing module otg_hpi_r" {  } {  } 0 0 "2021.01.02.14:04:57 Info: Parameterizing module otg_hpi_r" 0 0 "Shell" 0 -1 1609567497252 ""}
{ "Info" "" "" "2021.01.02.14:04:57 Info: Adding otg_hpi_reset \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2021.01.02.14:04:57 Info: Adding otg_hpi_reset \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1609567497252 ""}
{ "Info" "" "" "2021.01.02.14:04:57 Info: Parameterizing module otg_hpi_reset" {  } {  } 0 0 "2021.01.02.14:04:57 Info: Parameterizing module otg_hpi_reset" 0 0 "Shell" 0 -1 1609567497252 ""}
{ "Info" "" "" "2021.01.02.14:04:57 Info: Adding otg_hpi_w \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2021.01.02.14:04:57 Info: Adding otg_hpi_w \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1609567497252 ""}
{ "Info" "" "" "2021.01.02.14:04:57 Info: Parameterizing module otg_hpi_w" {  } {  } 0 0 "2021.01.02.14:04:57 Info: Parameterizing module otg_hpi_w" 0 0 "Shell" 0 -1 1609567497252 ""}
{ "Info" "" "" "2021.01.02.14:04:57 Info: Adding sdram \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 0 "2021.01.02.14:04:57 Info: Adding sdram \[altera_avalon_new_sdram_controller 18.1\]" 0 0 "Shell" 0 -1 1609567497252 ""}
{ "Info" "" "" "2021.01.02.14:04:57 Info: Parameterizing module sdram" {  } {  } 0 0 "2021.01.02.14:04:57 Info: Parameterizing module sdram" 0 0 "Shell" 0 -1 1609567497252 ""}
{ "Info" "" "" "2021.01.02.14:04:57 Info: Adding sdram_pll \[altpll 18.1\]" {  } {  } 0 0 "2021.01.02.14:04:57 Info: Adding sdram_pll \[altpll 18.1\]" 0 0 "Shell" 0 -1 1609567497252 ""}
{ "Info" "" "" "2021.01.02.14:04:57 Info: Parameterizing module sdram_pll" {  } {  } 0 0 "2021.01.02.14:04:57 Info: Parameterizing module sdram_pll" 0 0 "Shell" 0 -1 1609567497252 ""}
{ "Info" "" "" "2021.01.02.14:04:57 Info: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 0 "2021.01.02.14:04:57 Info: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\]" 0 0 "Shell" 0 -1 1609567497253 ""}
{ "Info" "" "" "2021.01.02.14:04:57 Info: Parameterizing module sysid_qsys_0" {  } {  } 0 0 "2021.01.02.14:04:57 Info: Parameterizing module sysid_qsys_0" 0 0 "Shell" 0 -1 1609567497253 ""}
{ "Info" "" "" "2021.01.02.14:04:57 Info: Building connections" {  } {  } 0 0 "2021.01.02.14:04:57 Info: Building connections" 0 0 "Shell" 0 -1 1609567497253 ""}
{ "Info" "" "" "2021.01.02.14:04:57 Info: Parameterizing connections" {  } {  } 0 0 "2021.01.02.14:04:57 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1609567497255 ""}
{ "Info" "" "" "2021.01.02.14:04:57 Info: Validating" {  } {  } 0 0 "2021.01.02.14:04:57 Info: Validating" 0 0 "Shell" 0 -1 1609567497255 ""}
{ "Info" "" "" "2021.01.02.14:04:58 Info: Done reading input file" {  } {  } 0 0 "2021.01.02.14:04:58 Info: Done reading input file" 0 0 "Shell" 0 -1 1609567498028 ""}
{ "Info" "" "" "2021.01.02.14:04:59 Info: finalproj_soc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2021.01.02.14:04:59 Info: finalproj_soc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1609567499589 ""}
{ "Info" "" "" "2021.01.02.14:04:59 Info: finalproj_soc.otg_hpi_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2021.01.02.14:04:59 Info: finalproj_soc.otg_hpi_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1609567499590 ""}
{ "Info" "" "" "2021.01.02.14:04:59 Info: finalproj_soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2021.01.02.14:04:59 Info: finalproj_soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1609567499590 ""}
{ "Info" "" "" "2021.01.02.14:04:59 Info: finalproj_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2021.01.02.14:04:59 Info: finalproj_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1609567499590 ""}
{ "Info" "" "" "2021.01.02.14:04:59 Info: finalproj_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2021.01.02.14:04:59 Info: finalproj_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1609567499590 ""}
{ "Info" "" "" "2021.01.02.14:04:59 Info: finalproj_soc: Generating finalproj_soc \"finalproj_soc\" for QUARTUS_SYNTH" {  } {  } 0 0 "2021.01.02.14:04:59 Info: finalproj_soc: Generating finalproj_soc \"finalproj_soc\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1609567499795 ""}
{ "Info" "" "" "2021.01.02.14:05:02 Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0" {  } {  } 0 0 "2021.01.02.14:05:02 Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0" 0 0 "Shell" 0 -1 1609567502459 ""}
{ "Info" "" "" "2021.01.02.14:05:02 Info: Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_005.sink1" {  } {  } 0 0 "2021.01.02.14:05:02 Info: Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_005.sink1" 0 0 "Shell" 0 -1 1609567502461 ""}
{ "Info" "" "" "2021.01.02.14:05:02 Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5" {  } {  } 0 0 "2021.01.02.14:05:02 Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5" 0 0 "Shell" 0 -1 1609567502465 ""}
{ "Info" "" "" "2021.01.02.14:05:02 Info: Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink4" {  } {  } 0 0 "2021.01.02.14:05:02 Info: Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink4" 0 0 "Shell" 0 -1 1609567502466 ""}
{ "Info" "" "" "2021.01.02.14:05:06 Info: jtag_uart_0: Starting RTL generation for module 'finalproj_soc_jtag_uart_0'" {  } {  } 0 0 "2021.01.02.14:05:06 Info: jtag_uart_0: Starting RTL generation for module 'finalproj_soc_jtag_uart_0'" 0 0 "Shell" 0 -1 1609567506902 ""}
{ "Info" "finalproj_soc_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]" "" "2021.01.02.14:05:06 Info: jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=finalproj_soc_jtag_uart_0 --dir=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0037_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0037_jtag_uart_0_gen/" {  } {  } 0 0 "2021.01.02.14:05:06 Info: jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=finalproj_soc_jtag_uart_0 --dir=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0037_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0037_jtag_uart_0_gen/" 0 0 "Shell" 0 -1 1609567506902 ""}
{ "Info" "" "" "2021.01.02.14:05:07 Info: jtag_uart_0: Done RTL generation for module 'finalproj_soc_jtag_uart_0'" {  } {  } 0 0 "2021.01.02.14:05:07 Info: jtag_uart_0: Done RTL generation for module 'finalproj_soc_jtag_uart_0'" 0 0 "Shell" 0 -1 1609567507175 ""}
{ "Info" "" "" "2021.01.02.14:05:07 Info: jtag_uart_0: \"finalproj_soc\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 0 "2021.01.02.14:05:07 Info: jtag_uart_0: \"finalproj_soc\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" 0 0 "Shell" 0 -1 1609567507180 ""}
{ "Info" "" "" "2021.01.02.14:05:07 Info: keycode: Starting RTL generation for module 'finalproj_soc_keycode'" {  } {  } 0 0 "2021.01.02.14:05:07 Info: keycode: Starting RTL generation for module 'finalproj_soc_keycode'" 0 0 "Shell" 0 -1 1609567507185 ""}
{ "Info" "finalproj_soc_keycode_component_configuration.pl  --do_build_sim=0  ]" "" "2021.01.02.14:05:07 Info: keycode:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalproj_soc_keycode --dir=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0038_keycode_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0038_keycode_gen/" {  } {  } 0 0 "2021.01.02.14:05:07 Info: keycode:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalproj_soc_keycode --dir=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0038_keycode_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0038_keycode_gen/" 0 0 "Shell" 0 -1 1609567507185 ""}
{ "Info" "" "" "2021.01.02.14:05:07 Info: keycode: Done RTL generation for module 'finalproj_soc_keycode'" {  } {  } 0 0 "2021.01.02.14:05:07 Info: keycode: Done RTL generation for module 'finalproj_soc_keycode'" 0 0 "Shell" 0 -1 1609567507364 ""}
{ "Info" "" "" "2021.01.02.14:05:07 Info: keycode: \"finalproj_soc\" instantiated altera_avalon_pio \"keycode\"" {  } {  } 0 0 "2021.01.02.14:05:07 Info: keycode: \"finalproj_soc\" instantiated altera_avalon_pio \"keycode\"" 0 0 "Shell" 0 -1 1609567507366 ""}
{ "Info" "" "" "2021.01.02.14:05:08 Info: nios2_gen2_0: \"finalproj_soc\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 0 "2021.01.02.14:05:08 Info: nios2_gen2_0: \"finalproj_soc\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" 0 0 "Shell" 0 -1 1609567508764 ""}
{ "Info" "" "" "2021.01.02.14:05:08 Info: onchip_memory2_0: Starting RTL generation for module 'finalproj_soc_onchip_memory2_0'" {  } {  } 0 0 "2021.01.02.14:05:08 Info: onchip_memory2_0: Starting RTL generation for module 'finalproj_soc_onchip_memory2_0'" 0 0 "Shell" 0 -1 1609567508770 ""}
{ "Info" "finalproj_soc_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]" "" "2021.01.02.14:05:08 Info: onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=finalproj_soc_onchip_memory2_0 --dir=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0039_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0039_onchip_memory2_0_gen/" {  } {  } 0 0 "2021.01.02.14:05:08 Info: onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=finalproj_soc_onchip_memory2_0 --dir=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0039_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0039_onchip_memory2_0_gen/" 0 0 "Shell" 0 -1 1609567508770 ""}
{ "Info" "" "" "2021.01.02.14:05:08 Info: onchip_memory2_0: Done RTL generation for module 'finalproj_soc_onchip_memory2_0'" {  } {  } 0 0 "2021.01.02.14:05:08 Info: onchip_memory2_0: Done RTL generation for module 'finalproj_soc_onchip_memory2_0'" 0 0 "Shell" 0 -1 1609567508960 ""}
{ "Info" "" "" "2021.01.02.14:05:08 Info: onchip_memory2_0: \"finalproj_soc\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2021.01.02.14:05:08 Info: onchip_memory2_0: \"finalproj_soc\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1609567508964 ""}
{ "Info" "" "" "2021.01.02.14:05:08 Info: otg_hpi_address: Starting RTL generation for module 'finalproj_soc_otg_hpi_address'" {  } {  } 0 0 "2021.01.02.14:05:08 Info: otg_hpi_address: Starting RTL generation for module 'finalproj_soc_otg_hpi_address'" 0 0 "Shell" 0 -1 1609567508969 ""}
{ "Info" "finalproj_soc_otg_hpi_address_component_configuration.pl  --do_build_sim=0  ]" "" "2021.01.02.14:05:08 Info: otg_hpi_address:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalproj_soc_otg_hpi_address --dir=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0040_otg_hpi_address_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0040_otg_hpi_address_gen/" {  } {  } 0 0 "2021.01.02.14:05:08 Info: otg_hpi_address:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalproj_soc_otg_hpi_address --dir=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0040_otg_hpi_address_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0040_otg_hpi_address_gen/" 0 0 "Shell" 0 -1 1609567508970 ""}
{ "Info" "" "" "2021.01.02.14:05:09 Info: otg_hpi_address: Done RTL generation for module 'finalproj_soc_otg_hpi_address'" {  } {  } 0 0 "2021.01.02.14:05:09 Info: otg_hpi_address: Done RTL generation for module 'finalproj_soc_otg_hpi_address'" 0 0 "Shell" 0 -1 1609567509167 ""}
{ "Info" "" "" "2021.01.02.14:05:09 Info: otg_hpi_address: \"finalproj_soc\" instantiated altera_avalon_pio \"otg_hpi_address\"" {  } {  } 0 0 "2021.01.02.14:05:09 Info: otg_hpi_address: \"finalproj_soc\" instantiated altera_avalon_pio \"otg_hpi_address\"" 0 0 "Shell" 0 -1 1609567509169 ""}
{ "Info" "" "" "2021.01.02.14:05:09 Info: otg_hpi_cs: Starting RTL generation for module 'finalproj_soc_otg_hpi_cs'" {  } {  } 0 0 "2021.01.02.14:05:09 Info: otg_hpi_cs: Starting RTL generation for module 'finalproj_soc_otg_hpi_cs'" 0 0 "Shell" 0 -1 1609567509172 ""}
{ "Info" "finalproj_soc_otg_hpi_cs_component_configuration.pl  --do_build_sim=0  ]" "" "2021.01.02.14:05:09 Info: otg_hpi_cs:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalproj_soc_otg_hpi_cs --dir=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0041_otg_hpi_cs_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0041_otg_hpi_cs_gen/" {  } {  } 0 0 "2021.01.02.14:05:09 Info: otg_hpi_cs:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalproj_soc_otg_hpi_cs --dir=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0041_otg_hpi_cs_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0041_otg_hpi_cs_gen/" 0 0 "Shell" 0 -1 1609567509172 ""}
{ "Info" "" "" "2021.01.02.14:05:09 Info: otg_hpi_cs: Done RTL generation for module 'finalproj_soc_otg_hpi_cs'" {  } {  } 0 0 "2021.01.02.14:05:09 Info: otg_hpi_cs: Done RTL generation for module 'finalproj_soc_otg_hpi_cs'" 0 0 "Shell" 0 -1 1609567509357 ""}
{ "Info" "" "" "2021.01.02.14:05:09 Info: otg_hpi_cs: \"finalproj_soc\" instantiated altera_avalon_pio \"otg_hpi_cs\"" {  } {  } 0 0 "2021.01.02.14:05:09 Info: otg_hpi_cs: \"finalproj_soc\" instantiated altera_avalon_pio \"otg_hpi_cs\"" 0 0 "Shell" 0 -1 1609567509359 ""}
{ "Info" "" "" "2021.01.02.14:05:09 Info: otg_hpi_data: Starting RTL generation for module 'finalproj_soc_otg_hpi_data'" {  } {  } 0 0 "2021.01.02.14:05:09 Info: otg_hpi_data: Starting RTL generation for module 'finalproj_soc_otg_hpi_data'" 0 0 "Shell" 0 -1 1609567509363 ""}
{ "Info" "finalproj_soc_otg_hpi_data_component_configuration.pl  --do_build_sim=0  ]" "" "2021.01.02.14:05:09 Info: otg_hpi_data:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalproj_soc_otg_hpi_data --dir=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0042_otg_hpi_data_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0042_otg_hpi_data_gen/" {  } {  } 0 0 "2021.01.02.14:05:09 Info: otg_hpi_data:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalproj_soc_otg_hpi_data --dir=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0042_otg_hpi_data_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0042_otg_hpi_data_gen/" 0 0 "Shell" 0 -1 1609567509363 ""}
{ "Info" "" "" "2021.01.02.14:05:09 Info: otg_hpi_data: Done RTL generation for module 'finalproj_soc_otg_hpi_data'" {  } {  } 0 0 "2021.01.02.14:05:09 Info: otg_hpi_data: Done RTL generation for module 'finalproj_soc_otg_hpi_data'" 0 0 "Shell" 0 -1 1609567509560 ""}
{ "Info" "" "" "2021.01.02.14:05:09 Info: otg_hpi_data: \"finalproj_soc\" instantiated altera_avalon_pio \"otg_hpi_data\"" {  } {  } 0 0 "2021.01.02.14:05:09 Info: otg_hpi_data: \"finalproj_soc\" instantiated altera_avalon_pio \"otg_hpi_data\"" 0 0 "Shell" 0 -1 1609567509562 ""}
{ "Info" "" "" "2021.01.02.14:05:09 Info: sdram: Starting RTL generation for module 'finalproj_soc_sdram'" {  } {  } 0 0 "2021.01.02.14:05:09 Info: sdram: Starting RTL generation for module 'finalproj_soc_sdram'" 0 0 "Shell" 0 -1 1609567509567 ""}
{ "Info" "finalproj_soc_sdram_component_configuration.pl  --do_build_sim=0  ]" "" "2021.01.02.14:05:09 Info: sdram:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=finalproj_soc_sdram --dir=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0043_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0043_sdram_gen/" {  } {  } 0 0 "2021.01.02.14:05:09 Info: sdram:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=finalproj_soc_sdram --dir=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0043_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0043_sdram_gen/" 0 0 "Shell" 0 -1 1609567509567 ""}
{ "Info" "" "" "2021.01.02.14:05:09 Info: sdram: Done RTL generation for module 'finalproj_soc_sdram'" {  } {  } 0 0 "2021.01.02.14:05:09 Info: sdram: Done RTL generation for module 'finalproj_soc_sdram'" 0 0 "Shell" 0 -1 1609567509906 ""}
{ "Info" "" "" "2021.01.02.14:05:09 Info: sdram: \"finalproj_soc\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 0 "2021.01.02.14:05:09 Info: sdram: \"finalproj_soc\" instantiated altera_avalon_new_sdram_controller \"sdram\"" 0 0 "Shell" 0 -1 1609567509908 ""}
{ "Info" "" "" "2021.01.02.14:05:10 Info: sdram_pll: \"finalproj_soc\" instantiated altpll \"sdram_pll\"" {  } {  } 0 0 "2021.01.02.14:05:10 Info: sdram_pll: \"finalproj_soc\" instantiated altpll \"sdram_pll\"" 0 0 "Shell" 0 -1 1609567510857 ""}
{ "Info" "" "" "2021.01.02.14:05:10 Info: sysid_qsys_0: \"finalproj_soc\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 0 "2021.01.02.14:05:10 Info: sysid_qsys_0: \"finalproj_soc\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" 0 0 "Shell" 0 -1 1609567510859 ""}
{ "Info" "" "" "2021.01.02.14:05:23 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.01.02.14:05:23 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1609567523585 ""}
{ "Info" "" "" "2021.01.02.14:05:24 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.01.02.14:05:24 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1609567524333 ""}
{ "Info" "" "" "2021.01.02.14:05:25 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.01.02.14:05:25 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1609567525054 ""}
{ "Info" "" "" "2021.01.02.14:05:25 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.01.02.14:05:25 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1609567525778 ""}
{ "Info" "" "" "2021.01.02.14:05:26 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.01.02.14:05:26 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1609567526504 ""}
{ "Info" "" "" "2021.01.02.14:05:27 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.01.02.14:05:27 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1609567527217 ""}
{ "Info" "" "" "2021.01.02.14:05:27 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.01.02.14:05:27 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1609567527959 ""}
{ "Info" "" "" "2021.01.02.14:05:28 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.01.02.14:05:28 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1609567528674 ""}
{ "Info" "" "" "2021.01.02.14:05:29 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.01.02.14:05:29 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1609567529377 ""}
{ "Info" "" "" "2021.01.02.14:05:30 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.01.02.14:05:30 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1609567530120 ""}
{ "Info" "" "" "2021.01.02.14:05:30 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.01.02.14:05:30 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1609567530840 ""}
{ "Info" "" "" "2021.01.02.14:05:31 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.01.02.14:05:31 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1609567531543 ""}
{ "Info" "" "" "2021.01.02.14:05:32 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.01.02.14:05:32 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1609567532275 ""}
{ "Info" "" "" "2021.01.02.14:05:42 Info: mm_interconnect_0: \"finalproj_soc\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2021.01.02.14:05:42 Info: mm_interconnect_0: \"finalproj_soc\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1609567542533 ""}
{ "Info" "" "" "2021.01.02.14:05:42 Info: irq_mapper: \"finalproj_soc\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2021.01.02.14:05:42 Info: irq_mapper: \"finalproj_soc\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1609567542536 ""}
{ "Info" "" "" "2021.01.02.14:05:42 Info: rst_controller: \"finalproj_soc\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2021.01.02.14:05:42 Info: rst_controller: \"finalproj_soc\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1609567542539 ""}
{ "Info" "" "" "2021.01.02.14:05:42 Info: cpu: Starting RTL generation for module 'finalproj_soc_nios2_gen2_0_cpu'" {  } {  } 0 0 "2021.01.02.14:05:42 Info: cpu: Starting RTL generation for module 'finalproj_soc_nios2_gen2_0_cpu'" 0 0 "Shell" 0 -1 1609567542547 ""}
{ "Info" "finalproj_soc_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]" "" "2021.01.02.14:05:42 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=finalproj_soc_nios2_gen2_0_cpu --dir=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0049_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0049_cpu_gen/" {  } {  } 0 0 "2021.01.02.14:05:42 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=finalproj_soc_nios2_gen2_0_cpu --dir=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0049_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/li991/AppData/Local/Temp/alt8629_5983300384423580127.dir/0049_cpu_gen/" 0 0 "Shell" 0 -1 1609567542547 ""}
{ "Info" "" "" "2021.01.02.14:05:44 Info: cpu: # 2021.01.02 14:05:42 (*) Starting Nios II generation" {  } {  } 0 0 "2021.01.02.14:05:44 Info: cpu: # 2021.01.02 14:05:42 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1609567544951 ""}
{ "Info" "" "" "2021.01.02.14:05:44 Info: cpu: # 2021.01.02 14:05:42 (*)   Checking for plaintext license." {  } {  } 0 0 "2021.01.02.14:05:44 Info: cpu: # 2021.01.02 14:05:42 (*)   Checking for plaintext license." 0 0 "Shell" 0 -1 1609567544951 ""}
{ "Info" "" "" "2021.01.02.14:05:44 Info: cpu: # 2021.01.02 14:05:43 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64" {  } {  } 0 0 "2021.01.02.14:05:44 Info: cpu: # 2021.01.02 14:05:43 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64" 0 0 "Shell" 0 -1 1609567544951 ""}
{ "Info" "" "" "2021.01.02.14:05:44 Info: cpu: # 2021.01.02 14:05:43 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 0 "2021.01.02.14:05:44 Info: cpu: # 2021.01.02 14:05:43 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" 0 0 "Shell" 0 -1 1609567544952 ""}
{ "Info" "" "" "2021.01.02.14:05:44 Info: cpu: # 2021.01.02 14:05:43 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 0 "2021.01.02.14:05:44 Info: cpu: # 2021.01.02 14:05:43 (*)   LM_LICENSE_FILE environment variable is empty" 0 0 "Shell" 0 -1 1609567544952 ""}
{ "Info" "" "" "2021.01.02.14:05:44 Info: cpu: # 2021.01.02 14:05:43 (*)   Plaintext license not found." {  } {  } 0 0 "2021.01.02.14:05:44 Info: cpu: # 2021.01.02 14:05:43 (*)   Plaintext license not found." 0 0 "Shell" 0 -1 1609567544952 ""}
{ "Info" "e." "" "2021.01.02.14:05:44 Info: cpu: # 2021.01.02 14:05:43 (*)   No license required to generate encrypted Nios II" {  } {  } 0 0 "2021.01.02.14:05:44 Info: cpu: # 2021.01.02 14:05:43 (*)   No license required to generate encrypted Nios II" 0 0 "Shell" 0 -1 1609567544952 ""}
{ "Info" "" "" "2021.01.02.14:05:44 Info: cpu: # 2021.01.02 14:05:43 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2021.01.02.14:05:44 Info: cpu: # 2021.01.02 14:05:43 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1609567544952 ""}
{ "Info" "" "" "2021.01.02.14:05:44 Info: cpu: # 2021.01.02 14:05:43 (*)   Creating all objects for CPU" {  } {  } 0 0 "2021.01.02.14:05:44 Info: cpu: # 2021.01.02 14:05:43 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1609567544952 ""}
{ "Info" "" "" "2021.01.02.14:05:44 Info: cpu: # 2021.01.02 14:05:44 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2021.01.02.14:05:44 Info: cpu: # 2021.01.02 14:05:44 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1609567544952 ""}
{ "Info" "" "" "2021.01.02.14:05:44 Info: cpu: # 2021.01.02 14:05:44 (*)   Creating plain-text RTL" {  } {  } 0 0 "2021.01.02.14:05:44 Info: cpu: # 2021.01.02 14:05:44 (*)   Creating plain-text RTL" 0 0 "Shell" 0 -1 1609567544952 ""}
{ "Info" "" "" "2021.01.02.14:05:44 Info: cpu: # 2021.01.02 14:05:44 (*) Done Nios II generation" {  } {  } 0 0 "2021.01.02.14:05:44 Info: cpu: # 2021.01.02 14:05:44 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1609567544952 ""}
{ "Info" "" "" "2021.01.02.14:05:44 Info: cpu: Done RTL generation for module 'finalproj_soc_nios2_gen2_0_cpu'" {  } {  } 0 0 "2021.01.02.14:05:44 Info: cpu: Done RTL generation for module 'finalproj_soc_nios2_gen2_0_cpu'" 0 0 "Shell" 0 -1 1609567544953 ""}
{ "Info" "" "" "2021.01.02.14:05:44 Info: cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2021.01.02.14:05:44 Info: cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1609567544961 ""}
{ "Info" "" "" "2021.01.02.14:05:44 Info: nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 0 "2021.01.02.14:05:44 Info: nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" 0 0 "Shell" 0 -1 1609567544965 ""}
{ "Info" "" "" "2021.01.02.14:05:44 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 0 "2021.01.02.14:05:44 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" 0 0 "Shell" 0 -1 1609567544967 ""}
{ "Info" "" "" "2021.01.02.14:05:44 Info: nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 0 "2021.01.02.14:05:44 Info: nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" 0 0 "Shell" 0 -1 1609567544968 ""}
{ "Info" "" "" "2021.01.02.14:05:44 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 0 "2021.01.02.14:05:44 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" 0 0 "Shell" 0 -1 1609567544970 ""}
{ "Info" "" "" "2021.01.02.14:05:44 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2021.01.02.14:05:44 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1609567544972 ""}
{ "Info" "" "" "2021.01.02.14:05:44 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2021.01.02.14:05:44 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1609567544980 ""}
{ "Info" "" "" "2021.01.02.14:05:44 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2021.01.02.14:05:44 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1609567544987 ""}
{ "Info" "" "" "2021.01.02.14:05:44 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2021.01.02.14:05:44 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1609567544994 ""}
{ "Info" "" "" "2021.01.02.14:05:45 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2021.01.02.14:05:45 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1609567545001 ""}
{ "Info" "" "" "2021.01.02.14:05:45 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2021.01.02.14:05:45 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1609567545004 ""}
{ "Info" "" "" "2021.01.02.14:05:45 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2021.01.02.14:05:45 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1609567545007 ""}
{ "Info" "" "" "2021.01.02.14:05:45 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2021.01.02.14:05:45 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1609567545027 ""}
{ "Info" "" "" "2021.01.02.14:05:45 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2021.01.02.14:05:45 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1609567545035 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2021.01.02.14:05:45 Info: Reusing file D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules" {  } {  } 0 0 "2021.01.02.14:05:45 Info: Reusing file D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules" 0 0 "Shell" 0 -1 1609567545036 ""}
{ "Info" "" "" "2021.01.02.14:05:45 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2021.01.02.14:05:45 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1609567545039 ""}
{ "Info" "" "" "2021.01.02.14:05:45 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2021.01.02.14:05:45 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1609567545042 ""}
{ "Info" "" "" "2021.01.02.14:05:45 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2021.01.02.14:05:45 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1609567545050 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2021.01.02.14:05:45 Info: Reusing file D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules" {  } {  } 0 0 "2021.01.02.14:05:45 Info: Reusing file D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules" 0 0 "Shell" 0 -1 1609567545051 ""}
{ "Info" "" "" "2021.01.02.14:05:45 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2021.01.02.14:05:45 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1609567545059 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2021.01.02.14:05:45 Info: Reusing file D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules" {  } {  } 0 0 "2021.01.02.14:05:45 Info: Reusing file D:/curriculumFJ/ECE385/lab/DrumMaster/finalproj_soc/synthesis/submodules" 0 0 "Shell" 0 -1 1609567545060 ""}
{ "Info" "" "" "2021.01.02.14:05:45 Info: crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 0 "2021.01.02.14:05:45 Info: crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" 0 0 "Shell" 0 -1 1609567545062 ""}
{ "Info" "" "" "2021.01.02.14:05:46 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2021.01.02.14:05:46 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1609567546464 ""}
{ "Info" "" "" "2021.01.02.14:05:46 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2021.01.02.14:05:46 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1609567546468 ""}
{ "Info" "" "" "2021.01.02.14:05:46 Info: finalproj_soc: Done \"finalproj_soc\" with 35 modules, 52 files" {  } {  } 0 0 "2021.01.02.14:05:46 Info: finalproj_soc: Done \"finalproj_soc\" with 35 modules, 52 files" 0 0 "Shell" 0 -1 1609567546468 ""}
{ "Info" "" "" "2021.01.02.14:05:46 Info: qsys-generate succeeded." {  } {  } 0 0 "2021.01.02.14:05:46 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1609567546670 ""}
{ "Info" "" "" "2021.01.02.14:05:46 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2021.01.02.14:05:46 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1609567546670 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "USB_Clock_PLL.v USB_Clock_PLL.BAK.v " "Backing up file \"USB_Clock_PLL.v\" to \"USB_Clock_PLL.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1609567546938 ""}
{ "Info" "IIPMAN_IPRGEN_START" "ALTPLL USB_Clock_PLL.v " "Started upgrading IP component ALTPLL with file \"USB_Clock_PLL.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1609567546938 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "vga_clk.v vga_clk.BAK.v " "Backing up file \"vga_clk.v\" to \"vga_clk.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1609567548116 ""}
{ "Info" "IIPMAN_IPRGEN_START" "ALTPLL vga_clk.v " "Started upgrading IP component ALTPLL with file \"vga_clk.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1609567548116 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys finalproj_soc.qsys " "Completed upgrading IP component Qsys with file \"finalproj_soc.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1609567549048 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "ALTPLL USB_Clock_PLL.v " "Completed upgrading IP component ALTPLL with file \"USB_Clock_PLL.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1609567549049 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "ALTPLL vga_clk.v " "Completed upgrading IP component ALTPLL with file \"vga_clk.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1609567549049 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1609567549303 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4863 " "Peak virtual memory: 4863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609567549303 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 02 14:05:49 2021 " "Processing ended: Sat Jan 02 14:05:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609567549303 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:22 " "Elapsed time: 00:02:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609567549303 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:07 " "Total CPU time (on all processors): 00:02:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609567549303 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1609567549303 ""}
