// Seed: 1202637714
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  parameter id_3 = -1 - 1;
  logic id_4;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output uwire id_5;
  inout wire id_4;
  output uwire id_3;
  input wire id_2;
  module_0 modCall_1 (
      id_3,
      id_6
  );
  inout wire id_1;
  assign id_5 = 1;
  assign id_3 = -1 ? id_2 : 1'b0;
  logic [-1 'b0 : 1] id_9 = 1;
endmodule
