Analysis & Synthesis report for vga_game
Fri Jun 15 18:29:52 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |TOP_SIFTACH|test_toggle:inst12|bitrec:inst2|present_state
 12. State Machine - |TOP_SIFTACH|test_toggle:inst12|byterec:inst4|present_state
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst
 18. Source assignments for background:inst48|altsyncram:altsyncram_component|altsyncram_6o24:auto_generated
 19. Source assignments for sld_signaltap:auto_signaltap_0
 20. Parameter Settings for User Entity Instance: random_top:inst37|LPM_CONSTANT:inst67
 21. Parameter Settings for User Entity Instance: random_top:inst37|LPM_CONSTANT:inst68
 22. Parameter Settings for User Entity Instance: random_top:inst37|LPM_CONSTANT:inst69
 23. Parameter Settings for User Entity Instance: random_top:inst37|LPM_CONSTANT:inst70
 24. Parameter Settings for User Entity Instance: random_top:inst37|LPM_CONSTANT:inst84
 25. Parameter Settings for User Entity Instance: random_top:inst37|LPM_CONSTANT:inst83
 26. Parameter Settings for User Entity Instance: random_top:inst37|LPM_CONSTANT:inst82
 27. Parameter Settings for User Entity Instance: test_toggle:inst12|lpf:cleaner
 28. Parameter Settings for User Entity Instance: lpm_con:inst14|LPM_CONSTANT:LPM_CONSTANT_component
 29. Parameter Settings for User Entity Instance: life_top:inst36|LPM_CONSTANT:inst85
 30. Parameter Settings for User Entity Instance: life_top:inst36|LPM_CONSTANT:inst86
 31. Parameter Settings for User Entity Instance: life_top:inst36|LPM_CONSTANT:inst87
 32. Parameter Settings for User Entity Instance: background:inst48|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: LPM_CONSTANT:inst51
 34. Parameter Settings for User Entity Instance: LPM_CONSTANT:inst50
 35. Parameter Settings for User Entity Instance: LPM_CONSTANT:inst52
 36. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 37. Parameter Settings for Inferred Entity Instance: VEC_TO_7SEG:inst9|lpm_divide:Mod2
 38. Parameter Settings for Inferred Entity Instance: VEC_TO_7SEG:inst9|lpm_divide:Div1
 39. Parameter Settings for Inferred Entity Instance: VEC_TO_7SEG:inst9|lpm_divide:Mod1
 40. Parameter Settings for Inferred Entity Instance: VEC_TO_7SEG:inst9|lpm_divide:Div0
 41. Parameter Settings for Inferred Entity Instance: VEC_TO_7SEG:inst9|lpm_divide:Mod0
 42. Parameter Settings for Inferred Entity Instance: ceiling:inst11|lpm_divide:Mod0
 43. Parameter Settings for Inferred Entity Instance: floor:inst10|lpm_divide:Mod0
 44. Parameter Settings for Inferred Entity Instance: image_addr_conv:inst49|lpm_divide:Div2
 45. Parameter Settings for Inferred Entity Instance: image_addr_conv:inst49|lpm_divide:Div0
 46. Parameter Settings for Inferred Entity Instance: food_move:inst30|lpm_divide:Mod0
 47. Parameter Settings for Inferred Entity Instance: food_move:inst29|lpm_divide:Mod0
 48. Parameter Settings for Inferred Entity Instance: food_move:inst31|lpm_divide:Mod0
 49. altsyncram Parameter Settings by Entity Instance
 50. Signal Tap Logic Analyzer Settings
 51. In-System Memory Content Editor Settings
 52. Post-Synthesis Netlist Statistics for Top Partition
 53. Elapsed Time Per Partition
 54. Connections to In-System Debugging Instance "auto_signaltap_0"
 55. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Jun 15 18:29:52 2018       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; vga_game                                    ;
; Top-level Entity Name           ; TOP_SIFTACH                                 ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1938                                        ;
; Total pins                      ; 64                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,050,368                                   ;
; Total DSP Blocks                ; 8                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; TOP_SIFTACH        ; vga_game           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.31        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  31.2%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                   ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------+
; VGA_Controller/VGA_Controller.vhd                                  ; yes             ; User VHDL File                               ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/VGA_Controller/VGA_Controller.vhd                                  ;             ;
; rtl/TOP_SIFTACH.bdf                                                ; yes             ; User Block Diagram/Schematic File            ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/TOP_SIFTACH.bdf                                                ;             ;
; rtl/smileyfacemove.vhd                                             ; yes             ; User VHDL File                               ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/smileyfacemove.vhd                                             ;             ;
; rtl/objects_mux.vhd                                                ; yes             ; User VHDL File                               ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/objects_mux.vhd                                                ;             ;
; lpm_con.vhd                                                        ; yes             ; User Wizard-Generated File                   ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/lpm_con.vhd                                                        ;             ;
; rtl/collision_detect.vhd                                           ; yes             ; User VHDL File                               ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/collision_detect.vhd                                           ;             ;
; rtl/game_logic.vhd                                                 ; yes             ; User VHDL File                               ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/game_logic.vhd                                                 ;             ;
; audio_codec_controller.qxp                                         ; yes             ; User File                                    ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp                                         ;             ;
; floor.vhd                                                          ; yes             ; User VHDL File                               ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/floor.vhd                                                          ;             ;
; ceiling.vhd                                                        ; yes             ; User VHDL File                               ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/ceiling.vhd                                                        ;             ;
; object_1_move.vhd                                                  ; yes             ; User VHDL File                               ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd                                                  ;             ;
; one_sec_turbo.vhd                                                  ; yes             ; User VHDL File                               ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/one_sec_turbo.vhd                                                  ;             ;
; hexss.vhd                                                          ; yes             ; User VHDL File                               ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/hexss.vhd                                                          ;             ;
; random.vhd                                                         ; yes             ; User VHDL File                               ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/random.vhd                                                         ;             ;
; VEC_TO_7SEG.vhd                                                    ; yes             ; User VHDL File                               ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/VEC_TO_7SEG.vhd                                                    ;             ;
; spped_scaler.vhd                                                   ; yes             ; User VHDL File                               ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/spped_scaler.vhd                                                   ;             ;
; food_move.vhd                                                      ; yes             ; User VHDL File                               ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd                                                      ;             ;
; life_object.vhd                                                    ; yes             ; User VHDL File                               ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/life_object.vhd                                                    ;             ;
; life_top.bdf                                                       ; yes             ; User Block Diagram/Schematic File            ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/life_top.bdf                                                       ;             ;
; random_top.bdf                                                     ; yes             ; User Block Diagram/Schematic File            ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/random_top.bdf                                                     ;             ;
; background.vhd                                                     ; yes             ; User Wizard-Generated File                   ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/background.vhd                                                     ;             ;
; fish_object.vhd                                                    ; yes             ; Auto-Found VHDL File                         ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/fish_object.vhd                                                    ;             ;
; shark1_object.vhd                                                  ; yes             ; Auto-Found VHDL File                         ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/shark1_object.vhd                                                  ;             ;
; lpm_constant.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_constant.tdf                                        ;             ;
; db/lpm_constant_rk4.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_constant_rk4.tdf                                            ;             ;
; db/lpm_constant_aj4.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_constant_aj4.tdf                                            ;             ;
; db/lpm_constant_mk4.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_constant_mk4.tdf                                            ;             ;
; db/lpm_constant_bj4.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_constant_bj4.tdf                                            ;             ;
; db/lpm_constant_2j4.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_constant_2j4.tdf                                            ;             ;
; db/lpm_constant_sk4.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_constant_sk4.tdf                                            ;             ;
; db/lpm_constant_pk4.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_constant_pk4.tdf                                            ;             ;
; shark2_object.vhd                                                  ; yes             ; Auto-Found VHDL File                         ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/shark2_object.vhd                                                  ;             ;
; food_object.vhd                                                    ; yes             ; Auto-Found VHDL File                         ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_object.vhd                                                    ;             ;
; test_toggle.bdf                                                    ; yes             ; Auto-Found Block Diagram/Schematic File      ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/test_toggle.bdf                                                    ;             ;
; byterec.vhd                                                        ; yes             ; Auto-Found VHDL File                         ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/byterec.vhd                                                        ;             ;
; bitrec.vhd                                                         ; yes             ; Auto-Found VHDL File                         ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/bitrec.vhd                                                         ;             ;
; lpf.vhd                                                            ; yes             ; Auto-Found VHDL File                         ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/lpf.vhd                                                            ;             ;
; num_lock.vhd                                                       ; yes             ; Auto-Found VHDL File                         ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/num_lock.vhd                                                       ;             ;
; db/lpm_constant_gi8.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_constant_gi8.tdf                                            ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                     ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                           ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                       ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                          ;             ;
; db/lpm_constant_tk4.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_constant_tk4.tdf                                            ;             ;
; db/lpm_constant_nk4.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_constant_nk4.tdf                                            ;             ;
; db/lpm_constant_7m4.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_constant_7m4.tdf                                            ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                          ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                   ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                             ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                          ;             ;
; aglobal171.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                          ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                           ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                              ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                                              ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                                            ;             ;
; db/altsyncram_6o24.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/altsyncram_6o24.tdf                                             ;             ;
; ./images/background.mif                                            ; yes             ; Auto-Found Memory Initialization File        ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/images/background.mif                                              ;             ;
; db/decode_m2a.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/decode_m2a.tdf                                                  ;             ;
; db/mux_dhb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/mux_dhb.tdf                                                     ;             ;
; image_addr_conv.vhd                                                ; yes             ; Auto-Found VHDL File                         ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/image_addr_conv.vhd                                                ;             ;
; db/lpm_constant_3j4.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_constant_3j4.tdf                                            ;             ;
; db/lpm_constant_cj4.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_constant_cj4.tdf                                            ;             ;
; db/lpm_constant_ok4.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_constant_ok4.tdf                                            ;             ;
; experiment_sinus_generator.bdf                                     ; yes             ; Auto-Found Block Diagram/Schematic File      ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/experiment_sinus_generator.bdf                                     ;             ;
; qubetable.vhd                                                      ; yes             ; Auto-Found VHDL File                         ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/qubetable.vhd                                                      ;             ;
; addr_counter.vhd                                                   ; yes             ; Auto-Found VHDL File                         ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/addr_counter.vhd                                                   ;             ;
; prescaler.vhd                                                      ; yes             ; Auto-Found VHDL File                         ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/prescaler.vhd                                                      ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                       ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                  ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                     ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                        ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_constant.inc                                        ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dffeea.inc                                              ;             ;
; sld_ela_trigger.tdf                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_trigger.tdf                                     ;             ;
; db/sld_ela_trigger_2po.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/sld_ela_trigger_2po.tdf                                         ;             ;
; db/sld_reserved_vga_game_auto_signaltap_0_1_f9a7.v                 ; yes             ; Encrypted Auto-Generated Megafunction        ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/sld_reserved_vga_game_auto_signaltap_0_1_f9a7.v                 ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                           ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                            ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                  ;             ;
; db/altsyncram_i884.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/altsyncram_i884.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.tdf                                            ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/memmodes.inc                                          ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_hdffe.inc                                             ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                     ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.inc                                          ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf                                             ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/muxlut.inc                                              ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/bypassff.inc                                            ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift.inc                                            ;             ;
; db/mux_elc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/mux_elc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.tdf                                          ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/declut.inc                                              ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_compare.inc                                         ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.tdf                                         ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                         ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cmpconst.inc                                            ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.inc                                         ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                 ;             ;
; db/cntr_f7i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/cntr_f7i.tdf                                                    ;             ;
; db/cmpr_b9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/cmpr_b9c.tdf                                                    ;             ;
; db/cntr_4vi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/cntr_4vi.tdf                                                    ;             ;
; db/cntr_09i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/cntr_09i.tdf                                                    ;             ;
; db/cmpr_c9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/cmpr_c9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/cmpr_99c.tdf                                                    ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd                                             ; altera_sld  ;
; db/ip/sld1ebefb95/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/ip/sld1ebefb95/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                        ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_divide.tdf                                          ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/abs_divider.inc                                         ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                     ;             ;
; db/lpm_divide_uio.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_divide_uio.tdf                                              ;             ;
; db/abs_divider_4dg.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/abs_divider_4dg.tdf                                             ;             ;
; db/alt_u_div_o2f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/alt_u_div_o2f.tdf                                               ;             ;
; db/lpm_abs_4p9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_abs_4p9.tdf                                                 ;             ;
; db/lpm_divide_bpo.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_divide_bpo.tdf                                              ;             ;
; db/abs_divider_kbg.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/abs_divider_kbg.tdf                                             ;             ;
; db/alt_u_div_ove.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/alt_u_div_ove.tdf                                               ;             ;
; db/lpm_abs_kn9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_abs_kn9.tdf                                                 ;             ;
; db/lpm_divide_epo.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_divide_epo.tdf                                              ;             ;
; db/abs_divider_nbg.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/abs_divider_nbg.tdf                                             ;             ;
; db/alt_u_div_uve.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/alt_u_div_uve.tdf                                               ;             ;
; db/lpm_abs_nn9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_abs_nn9.tdf                                                 ;             ;
; db/lpm_divide_rqo.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_divide_rqo.tdf                                              ;             ;
; db/lpm_divide_45m.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_divide_45m.tdf                                              ;             ;
; db/sign_div_unsign_7nh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/sign_div_unsign_7nh.tdf                                         ;             ;
; db/alt_u_div_k2f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/alt_u_div_k2f.tdf                                               ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 12245          ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 20719          ;
;     -- 7 input functions                    ; 476            ;
;     -- 6 input functions                    ; 3146           ;
;     -- 5 input functions                    ; 1257           ;
;     -- 4 input functions                    ; 5256           ;
;     -- <=3 input functions                  ; 10584          ;
;                                             ;                ;
; Dedicated logic registers                   ; 1938           ;
;                                             ;                ;
; I/O pins                                    ; 64             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 1050368        ;
;                                             ;                ;
; Total DSP Blocks                            ; 8              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1551           ;
; Total fan-out                               ; 86552          ;
; Average fan-out                             ; 3.77           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                ; Entity Name                                   ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+
; |TOP_SIFTACH                                                                                                                            ; 20719 (5)           ; 1938 (0)                  ; 1050368           ; 8          ; 64   ; 0            ; |TOP_SIFTACH                                                                                                                                                                                                                                                                                                                                                                                       ; TOP_SIFTACH                                   ; work         ;
;    |HEXSS:inst5|                                                                                                                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|HEXSS:inst5                                                                                                                                                                                                                                                                                                                                                                           ; HEXSS                                         ; work         ;
;    |HEXSS:inst7|                                                                                                                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|HEXSS:inst7                                                                                                                                                                                                                                                                                                                                                                           ; HEXSS                                         ; work         ;
;    |HEXSS:inst8|                                                                                                                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|HEXSS:inst8                                                                                                                                                                                                                                                                                                                                                                           ; HEXSS                                         ; work         ;
;    |VEC_TO_7SEG:inst9|                                                                                                                  ; 5289 (131)          ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|VEC_TO_7SEG:inst9                                                                                                                                                                                                                                                                                                                                                                     ; VEC_TO_7SEG                                   ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 640 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|VEC_TO_7SEG:inst9|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                                                     ; lpm_divide                                    ; work         ;
;          |lpm_divide_epo:auto_generated|                                                                                                ; 640 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|VEC_TO_7SEG:inst9|lpm_divide:Div0|lpm_divide_epo:auto_generated                                                                                                                                                                                                                                                                                                                       ; lpm_divide_epo                                ; work         ;
;             |abs_divider_nbg:divider|                                                                                                   ; 640 (56)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|VEC_TO_7SEG:inst9|lpm_divide:Div0|lpm_divide_epo:auto_generated|abs_divider_nbg:divider                                                                                                                                                                                                                                                                                               ; abs_divider_nbg                               ; work         ;
;                |alt_u_div_uve:divider|                                                                                                  ; 552 (552)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|VEC_TO_7SEG:inst9|lpm_divide:Div0|lpm_divide_epo:auto_generated|abs_divider_nbg:divider|alt_u_div_uve:divider                                                                                                                                                                                                                                                                         ; alt_u_div_uve                                 ; work         ;
;                |lpm_abs_4p9:my_abs_num|                                                                                                 ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|VEC_TO_7SEG:inst9|lpm_divide:Div0|lpm_divide_epo:auto_generated|abs_divider_nbg:divider|lpm_abs_4p9:my_abs_num                                                                                                                                                                                                                                                                        ; lpm_abs_4p9                                   ; work         ;
;       |lpm_divide:Div1|                                                                                                                 ; 513 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|VEC_TO_7SEG:inst9|lpm_divide:Div1                                                                                                                                                                                                                                                                                                                                                     ; lpm_divide                                    ; work         ;
;          |lpm_divide_bpo:auto_generated|                                                                                                ; 513 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|VEC_TO_7SEG:inst9|lpm_divide:Div1|lpm_divide_bpo:auto_generated                                                                                                                                                                                                                                                                                                                       ; lpm_divide_bpo                                ; work         ;
;             |abs_divider_kbg:divider|                                                                                                   ; 513 (62)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|VEC_TO_7SEG:inst9|lpm_divide:Div1|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider                                                                                                                                                                                                                                                                                               ; abs_divider_kbg                               ; work         ;
;                |alt_u_div_ove:divider|                                                                                                  ; 419 (419)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|VEC_TO_7SEG:inst9|lpm_divide:Div1|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|alt_u_div_ove:divider                                                                                                                                                                                                                                                                         ; alt_u_div_ove                                 ; work         ;
;                |lpm_abs_4p9:my_abs_num|                                                                                                 ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|VEC_TO_7SEG:inst9|lpm_divide:Div1|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|lpm_abs_4p9:my_abs_num                                                                                                                                                                                                                                                                        ; lpm_abs_4p9                                   ; work         ;
;       |lpm_divide:Mod0|                                                                                                                 ; 1335 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|VEC_TO_7SEG:inst9|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                                                                     ; lpm_divide                                    ; work         ;
;          |lpm_divide_uio:auto_generated|                                                                                                ; 1335 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|VEC_TO_7SEG:inst9|lpm_divide:Mod0|lpm_divide_uio:auto_generated                                                                                                                                                                                                                                                                                                                       ; lpm_divide_uio                                ; work         ;
;             |abs_divider_4dg:divider|                                                                                                   ; 1335 (8)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|VEC_TO_7SEG:inst9|lpm_divide:Mod0|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                                                                                                                                                                                                                                                                                               ; abs_divider_4dg                               ; work         ;
;                |alt_u_div_o2f:divider|                                                                                                  ; 1295 (1295)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|VEC_TO_7SEG:inst9|lpm_divide:Mod0|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider                                                                                                                                                                                                                                                                         ; alt_u_div_o2f                                 ; work         ;
;                |lpm_abs_4p9:my_abs_num|                                                                                                 ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|VEC_TO_7SEG:inst9|lpm_divide:Mod0|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num                                                                                                                                                                                                                                                                        ; lpm_abs_4p9                                   ; work         ;
;       |lpm_divide:Mod1|                                                                                                                 ; 1335 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|VEC_TO_7SEG:inst9|lpm_divide:Mod1                                                                                                                                                                                                                                                                                                                                                     ; lpm_divide                                    ; work         ;
;          |lpm_divide_uio:auto_generated|                                                                                                ; 1335 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|VEC_TO_7SEG:inst9|lpm_divide:Mod1|lpm_divide_uio:auto_generated                                                                                                                                                                                                                                                                                                                       ; lpm_divide_uio                                ; work         ;
;             |abs_divider_4dg:divider|                                                                                                   ; 1335 (8)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|VEC_TO_7SEG:inst9|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                                                                                                                                                                                                                                                                                               ; abs_divider_4dg                               ; work         ;
;                |alt_u_div_o2f:divider|                                                                                                  ; 1295 (1295)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|VEC_TO_7SEG:inst9|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider                                                                                                                                                                                                                                                                         ; alt_u_div_o2f                                 ; work         ;
;                |lpm_abs_4p9:my_abs_num|                                                                                                 ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|VEC_TO_7SEG:inst9|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num                                                                                                                                                                                                                                                                        ; lpm_abs_4p9                                   ; work         ;
;       |lpm_divide:Mod2|                                                                                                                 ; 1335 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|VEC_TO_7SEG:inst9|lpm_divide:Mod2                                                                                                                                                                                                                                                                                                                                                     ; lpm_divide                                    ; work         ;
;          |lpm_divide_uio:auto_generated|                                                                                                ; 1335 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|VEC_TO_7SEG:inst9|lpm_divide:Mod2|lpm_divide_uio:auto_generated                                                                                                                                                                                                                                                                                                                       ; lpm_divide_uio                                ; work         ;
;             |abs_divider_4dg:divider|                                                                                                   ; 1335 (8)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|VEC_TO_7SEG:inst9|lpm_divide:Mod2|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                                                                                                                                                                                                                                                                                               ; abs_divider_4dg                               ; work         ;
;                |alt_u_div_o2f:divider|                                                                                                  ; 1295 (1295)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|VEC_TO_7SEG:inst9|lpm_divide:Mod2|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider                                                                                                                                                                                                                                                                         ; alt_u_div_o2f                                 ; work         ;
;                |lpm_abs_4p9:my_abs_num|                                                                                                 ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|VEC_TO_7SEG:inst9|lpm_divide:Mod2|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num                                                                                                                                                                                                                                                                        ; lpm_abs_4p9                                   ; work         ;
;    |VGA_Controller:inst|                                                                                                                ; 160 (160)           ; 140 (140)                 ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|VGA_Controller:inst                                                                                                                                                                                                                                                                                                                                                                   ; VGA_Controller                                ; work         ;
;    |background:inst48|                                                                                                                  ; 26 (0)              ; 8 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |TOP_SIFTACH|background:inst48                                                                                                                                                                                                                                                                                                                                                                     ; background                                    ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 26 (0)              ; 8 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |TOP_SIFTACH|background:inst48|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                     ; altsyncram                                    ; work         ;
;          |altsyncram_6o24:auto_generated|                                                                                               ; 26 (0)              ; 8 (8)                     ; 1048576           ; 0          ; 0    ; 0            ; |TOP_SIFTACH|background:inst48|altsyncram:altsyncram_component|altsyncram_6o24:auto_generated                                                                                                                                                                                                                                                                                                      ; altsyncram_6o24                               ; work         ;
;             |decode_m2a:rden_decode|                                                                                                    ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|background:inst48|altsyncram:altsyncram_component|altsyncram_6o24:auto_generated|decode_m2a:rden_decode                                                                                                                                                                                                                                                                               ; decode_m2a                                    ; work         ;
;             |mux_dhb:mux2|                                                                                                              ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|background:inst48|altsyncram:altsyncram_component|altsyncram_6o24:auto_generated|mux_dhb:mux2                                                                                                                                                                                                                                                                                         ; mux_dhb                                       ; work         ;
;    |ceiling:inst11|                                                                                                                     ; 1567 (280)          ; 42 (42)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|ceiling:inst11                                                                                                                                                                                                                                                                                                                                                                        ; ceiling                                       ; work         ;
;       |lpm_divide:Mod0|                                                                                                                 ; 1287 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|ceiling:inst11|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                                                                        ; lpm_divide                                    ; work         ;
;          |lpm_divide_uio:auto_generated|                                                                                                ; 1287 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|ceiling:inst11|lpm_divide:Mod0|lpm_divide_uio:auto_generated                                                                                                                                                                                                                                                                                                                          ; lpm_divide_uio                                ; work         ;
;             |abs_divider_4dg:divider|                                                                                                   ; 1287 (16)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|ceiling:inst11|lpm_divide:Mod0|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                                                                                                                                                                                                                                                                                                  ; abs_divider_4dg                               ; work         ;
;                |alt_u_div_o2f:divider|                                                                                                  ; 1239 (1239)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|ceiling:inst11|lpm_divide:Mod0|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider                                                                                                                                                                                                                                                                            ; alt_u_div_o2f                                 ; work         ;
;                |lpm_abs_4p9:my_abs_num|                                                                                                 ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|ceiling:inst11|lpm_divide:Mod0|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num                                                                                                                                                                                                                                                                           ; lpm_abs_4p9                                   ; work         ;
;    |collision_detect:inst34|                                                                                                            ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|collision_detect:inst34                                                                                                                                                                                                                                                                                                                                                               ; collision_detect                              ; work         ;
;    |experiment_sinus_generator:inst1|                                                                                                   ; 464 (0)             ; 423 (0)                   ; 1024              ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1                                                                                                                                                                                                                                                                                                                                                      ; experiment_sinus_generator                    ; work         ;
;       |QubeTable:inst3|                                                                                                                 ; 67 (67)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|QubeTable:inst3                                                                                                                                                                                                                                                                                                                                      ; QubeTable                                     ; work         ;
;       |addr_counter:addr_counter_inst|                                                                                                  ; 19 (19)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|addr_counter:addr_counter_inst                                                                                                                                                                                                                                                                                                                       ; addr_counter                                  ; work         ;
;       |audio_codec_controller:audio_codec_controller_inst|                                                                              ; 336 (3)             ; 360 (0)                   ; 1024              ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst                                                                                                                                                                                                                                                                                                   ; audio_codec_controller                        ; work         ;
;          |CLOCK_500:CLOCK_500_inst|                                                                                                     ; 33 (33)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|CLOCK_500:CLOCK_500_inst                                                                                                                                                                                                                                                                          ; CLOCK_500                                     ; work         ;
;          |DBounce:DBounce_inst|                                                                                                         ; 21 (21)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|DBounce:DBounce_inst                                                                                                                                                                                                                                                                              ; DBounce                                       ; work         ;
;          |adc2parallel:adc2parallel_left_inst|                                                                                          ; 49 (17)             ; 69 (9)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst                                                                                                                                                                                                                                                               ; adc2parallel                                  ; work         ;
;             |adc_synch_fifo:adc_synch_fifo_inst|                                                                                        ; 32 (0)              ; 60 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adc_synch_fifo:adc_synch_fifo_inst                                                                                                                                                                                                                            ; adc_synch_fifo                                ; work         ;
;                |dcfifo:dcfifo_component|                                                                                                ; 32 (0)              ; 60 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component                                                                                                                                                                                                    ; dcfifo                                        ; work         ;
;                   |dcfifo_6hr1:auto_generated|                                                                                          ; 32 (4)              ; 60 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated                                                                                                                                                                         ; dcfifo_6hr1                                   ; work         ;
;                      |a_graycounter_8cc:wrptr_g1p|                                                                                      ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|a_graycounter_8cc:wrptr_g1p                                                                                                                                             ; a_graycounter_8cc                             ; work         ;
;                      |a_graycounter_cu6:rdptr_g1p|                                                                                      ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|a_graycounter_cu6:rdptr_g1p                                                                                                                                             ; a_graycounter_cu6                             ; work         ;
;                      |alt_synch_pipe_tnl:rs_dgwp|                                                                                       ; 0 (0)               ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|alt_synch_pipe_tnl:rs_dgwp                                                                                                                                              ; alt_synch_pipe_tnl                            ; work         ;
;                         |dffpipe_ed9:dffpipe13|                                                                                         ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe13                                                                                                                        ; dffpipe_ed9                                   ; work         ;
;                      |alt_synch_pipe_unl:ws_dgrp|                                                                                       ; 0 (0)               ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|alt_synch_pipe_unl:ws_dgrp                                                                                                                                              ; alt_synch_pipe_unl                            ; work         ;
;                         |dffpipe_fd9:dffpipe16|                                                                                         ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe16                                                                                                                        ; dffpipe_fd9                                   ; work         ;
;                      |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                           ; mux_5r7                                       ; work         ;
;                      |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                           ; mux_5r7                                       ; work         ;
;                      |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                   ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                          ; mux_5r7                                       ; work         ;
;                      |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                   ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                          ; mux_5r7                                       ; work         ;
;          |adc2parallel:adc2parallel_right_inst|                                                                                         ; 50 (18)             ; 69 (9)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst                                                                                                                                                                                                                                                              ; adc2parallel                                  ; work         ;
;             |adc_synch_fifo:adc_synch_fifo_inst|                                                                                        ; 32 (0)              ; 60 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adc_synch_fifo:adc_synch_fifo_inst                                                                                                                                                                                                                           ; adc_synch_fifo                                ; work         ;
;                |dcfifo:dcfifo_component|                                                                                                ; 32 (0)              ; 60 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component                                                                                                                                                                                                   ; dcfifo                                        ; work         ;
;                   |dcfifo_6hr1:auto_generated|                                                                                          ; 32 (4)              ; 60 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated                                                                                                                                                                        ; dcfifo_6hr1                                   ; work         ;
;                      |a_graycounter_8cc:wrptr_g1p|                                                                                      ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|a_graycounter_8cc:wrptr_g1p                                                                                                                                            ; a_graycounter_8cc                             ; work         ;
;                      |a_graycounter_cu6:rdptr_g1p|                                                                                      ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|a_graycounter_cu6:rdptr_g1p                                                                                                                                            ; a_graycounter_cu6                             ; work         ;
;                      |alt_synch_pipe_tnl:rs_dgwp|                                                                                       ; 0 (0)               ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|alt_synch_pipe_tnl:rs_dgwp                                                                                                                                             ; alt_synch_pipe_tnl                            ; work         ;
;                         |dffpipe_ed9:dffpipe13|                                                                                         ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe13                                                                                                                       ; dffpipe_ed9                                   ; work         ;
;                      |alt_synch_pipe_unl:ws_dgrp|                                                                                       ; 0 (0)               ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|alt_synch_pipe_unl:ws_dgrp                                                                                                                                             ; alt_synch_pipe_unl                            ; work         ;
;                         |dffpipe_fd9:dffpipe16|                                                                                         ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe16                                                                                                                       ; dffpipe_fd9                                   ; work         ;
;                      |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                          ; mux_5r7                                       ; work         ;
;                      |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                          ; mux_5r7                                       ; work         ;
;                      |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                   ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                         ; mux_5r7                                       ; work         ;
;                      |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                   ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                         ; mux_5r7                                       ; work         ;
;          |dac2serial:dac2serial_left_inst|                                                                                              ; 74 (39)             ; 80 (20)                   ; 512               ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst                                                                                                                                                                                                                                                                   ; dac2serial                                    ; work         ;
;             |dac_synchronizer:dac_synchronizer_inst|                                                                                    ; 35 (0)              ; 60 (0)                    ; 512               ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst                                                                                                                                                                                                                            ; dac_synchronizer                              ; work         ;
;                |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                                      ; 35 (0)              ; 60 (0)                    ; 512               ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                          ; dcfifo_mixed_widths                           ; work         ;
;                   |dcfifo_2hl1:auto_generated|                                                                                          ; 35 (6)              ; 60 (18)                   ; 512               ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated                                                                                                                                               ; dcfifo_2hl1                                   ; work         ;
;                      |a_graycounter_6ub:wrptr_g1p|                                                                                      ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|a_graycounter_6ub:wrptr_g1p                                                                                                                   ; a_graycounter_6ub                             ; work         ;
;                      |a_graycounter_9g6:rdptr_g1p|                                                                                      ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|a_graycounter_9g6:rdptr_g1p                                                                                                                   ; a_graycounter_9g6                             ; work         ;
;                      |alt_synch_pipe_e9l:rs_dgwp|                                                                                       ; 0 (0)               ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|alt_synch_pipe_e9l:rs_dgwp                                                                                                                    ; alt_synch_pipe_e9l                            ; work         ;
;                         |dffpipe_vu8:dffpipe10|                                                                                         ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe10                                                                                              ; dffpipe_vu8                                   ; work         ;
;                      |alt_synch_pipe_f9l:ws_dgrp|                                                                                       ; 0 (0)               ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|alt_synch_pipe_f9l:ws_dgrp                                                                                                                    ; alt_synch_pipe_f9l                            ; work         ;
;                         |dffpipe_0v8:dffpipe13|                                                                                         ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe13                                                                                              ; dffpipe_0v8                                   ; work         ;
;                      |altsyncram_0571:fifo_ram|                                                                                         ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|altsyncram_0571:fifo_ram                                                                                                                      ; altsyncram_0571                               ; work         ;
;                      |cmpr_uu5:rdempty_eq_comp|                                                                                         ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|cmpr_uu5:rdempty_eq_comp                                                                                                                      ; cmpr_uu5                                      ; work         ;
;                      |cmpr_uu5:wrfull_eq_comp|                                                                                          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|cmpr_uu5:wrfull_eq_comp                                                                                                                       ; cmpr_uu5                                      ; work         ;
;                      |cntr_ded:cntr_b|                                                                                                  ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|cntr_ded:cntr_b                                                                                                                               ; cntr_ded                                      ; work         ;
;          |dac2serial:dac2serial_right_inst|                                                                                             ; 75 (40)             ; 80 (20)                   ; 512               ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst                                                                                                                                                                                                                                                                  ; dac2serial                                    ; work         ;
;             |dac_synchronizer:dac_synchronizer_inst|                                                                                    ; 35 (0)              ; 60 (0)                    ; 512               ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst                                                                                                                                                                                                                           ; dac_synchronizer                              ; work         ;
;                |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                                      ; 35 (0)              ; 60 (0)                    ; 512               ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                         ; dcfifo_mixed_widths                           ; work         ;
;                   |dcfifo_2hl1:auto_generated|                                                                                          ; 35 (6)              ; 60 (18)                   ; 512               ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated                                                                                                                                              ; dcfifo_2hl1                                   ; work         ;
;                      |a_graycounter_6ub:wrptr_g1p|                                                                                      ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|a_graycounter_6ub:wrptr_g1p                                                                                                                  ; a_graycounter_6ub                             ; work         ;
;                      |a_graycounter_9g6:rdptr_g1p|                                                                                      ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|a_graycounter_9g6:rdptr_g1p                                                                                                                  ; a_graycounter_9g6                             ; work         ;
;                      |alt_synch_pipe_e9l:rs_dgwp|                                                                                       ; 0 (0)               ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|alt_synch_pipe_e9l:rs_dgwp                                                                                                                   ; alt_synch_pipe_e9l                            ; work         ;
;                         |dffpipe_vu8:dffpipe10|                                                                                         ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe10                                                                                             ; dffpipe_vu8                                   ; work         ;
;                      |alt_synch_pipe_f9l:ws_dgrp|                                                                                       ; 0 (0)               ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|alt_synch_pipe_f9l:ws_dgrp                                                                                                                   ; alt_synch_pipe_f9l                            ; work         ;
;                         |dffpipe_0v8:dffpipe13|                                                                                         ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe13                                                                                             ; dffpipe_0v8                                   ; work         ;
;                      |altsyncram_0571:fifo_ram|                                                                                         ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|altsyncram_0571:fifo_ram                                                                                                                     ; altsyncram_0571                               ; work         ;
;                      |cmpr_uu5:rdempty_eq_comp|                                                                                         ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|cmpr_uu5:rdempty_eq_comp                                                                                                                     ; cmpr_uu5                                      ; work         ;
;                      |cmpr_uu5:wrfull_eq_comp|                                                                                          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|cmpr_uu5:wrfull_eq_comp                                                                                                                      ; cmpr_uu5                                      ; work         ;
;                      |cntr_ded:cntr_b|                                                                                                  ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|cntr_ded:cntr_b                                                                                                                              ; cntr_ded                                      ; work         ;
;          |i2c:i2c_inst|                                                                                                                 ; 31 (31)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|i2c:i2c_inst                                                                                                                                                                                                                                                                                      ; i2c                                           ; work         ;
;       |prescaler:inst2|                                                                                                                 ; 42 (42)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|prescaler:inst2                                                                                                                                                                                                                                                                                                                                      ; prescaler                                     ; work         ;
;    |fish_object:inst22|                                                                                                                 ; 1075 (1075)         ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|fish_object:inst22                                                                                                                                                                                                                                                                                                                                                                    ; fish_object                                   ; work         ;
;    |floor:inst10|                                                                                                                       ; 1476 (158)          ; 39 (39)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|floor:inst10                                                                                                                                                                                                                                                                                                                                                                          ; floor                                         ; work         ;
;       |lpm_divide:Mod0|                                                                                                                 ; 1318 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|floor:inst10|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                                                                          ; lpm_divide                                    ; work         ;
;          |lpm_divide_uio:auto_generated|                                                                                                ; 1318 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|floor:inst10|lpm_divide:Mod0|lpm_divide_uio:auto_generated                                                                                                                                                                                                                                                                                                                            ; lpm_divide_uio                                ; work         ;
;             |abs_divider_4dg:divider|                                                                                                   ; 1318 (14)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|floor:inst10|lpm_divide:Mod0|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                                                                                                                                                                                                                                                                                                    ; abs_divider_4dg                               ; work         ;
;                |alt_u_div_o2f:divider|                                                                                                  ; 1272 (1272)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|floor:inst10|lpm_divide:Mod0|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider                                                                                                                                                                                                                                                                              ; alt_u_div_o2f                                 ; work         ;
;                |lpm_abs_4p9:my_abs_num|                                                                                                 ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|floor:inst10|lpm_divide:Mod0|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num                                                                                                                                                                                                                                                                             ; lpm_abs_4p9                                   ; work         ;
;    |food_move:inst29|                                                                                                                   ; 433 (230)           ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|food_move:inst29                                                                                                                                                                                                                                                                                                                                                                      ; food_move                                     ; work         ;
;       |lpm_divide:Mod0|                                                                                                                 ; 203 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|food_move:inst29|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                                                                      ; lpm_divide                                    ; work         ;
;          |lpm_divide_45m:auto_generated|                                                                                                ; 203 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|food_move:inst29|lpm_divide:Mod0|lpm_divide_45m:auto_generated                                                                                                                                                                                                                                                                                                                        ; lpm_divide_45m                                ; work         ;
;             |sign_div_unsign_7nh:divider|                                                                                               ; 203 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|food_move:inst29|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_7nh:divider                                                                                                                                                                                                                                                                                            ; sign_div_unsign_7nh                           ; work         ;
;                |alt_u_div_k2f:divider|                                                                                                  ; 203 (203)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|food_move:inst29|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_k2f:divider                                                                                                                                                                                                                                                                      ; alt_u_div_k2f                                 ; work         ;
;    |food_move:inst30|                                                                                                                   ; 433 (230)           ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|food_move:inst30                                                                                                                                                                                                                                                                                                                                                                      ; food_move                                     ; work         ;
;       |lpm_divide:Mod0|                                                                                                                 ; 203 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|food_move:inst30|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                                                                      ; lpm_divide                                    ; work         ;
;          |lpm_divide_45m:auto_generated|                                                                                                ; 203 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|food_move:inst30|lpm_divide:Mod0|lpm_divide_45m:auto_generated                                                                                                                                                                                                                                                                                                                        ; lpm_divide_45m                                ; work         ;
;             |sign_div_unsign_7nh:divider|                                                                                               ; 203 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|food_move:inst30|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_7nh:divider                                                                                                                                                                                                                                                                                            ; sign_div_unsign_7nh                           ; work         ;
;                |alt_u_div_k2f:divider|                                                                                                  ; 203 (203)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|food_move:inst30|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_k2f:divider                                                                                                                                                                                                                                                                      ; alt_u_div_k2f                                 ; work         ;
;    |food_move:inst31|                                                                                                                   ; 433 (230)           ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|food_move:inst31                                                                                                                                                                                                                                                                                                                                                                      ; food_move                                     ; work         ;
;       |lpm_divide:Mod0|                                                                                                                 ; 203 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|food_move:inst31|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                                                                      ; lpm_divide                                    ; work         ;
;          |lpm_divide_45m:auto_generated|                                                                                                ; 203 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|food_move:inst31|lpm_divide:Mod0|lpm_divide_45m:auto_generated                                                                                                                                                                                                                                                                                                                        ; lpm_divide_45m                                ; work         ;
;             |sign_div_unsign_7nh:divider|                                                                                               ; 203 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|food_move:inst31|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_7nh:divider                                                                                                                                                                                                                                                                                            ; sign_div_unsign_7nh                           ; work         ;
;                |alt_u_div_k2f:divider|                                                                                                  ; 203 (203)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|food_move:inst31|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_k2f:divider                                                                                                                                                                                                                                                                      ; alt_u_div_k2f                                 ; work         ;
;    |food_object:inst13|                                                                                                                 ; 575 (575)           ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|food_object:inst13                                                                                                                                                                                                                                                                                                                                                                    ; food_object                                   ; work         ;
;    |food_object:inst2|                                                                                                                  ; 487 (487)           ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|food_object:inst2                                                                                                                                                                                                                                                                                                                                                                     ; food_object                                   ; work         ;
;    |food_object:inst4|                                                                                                                  ; 487 (487)           ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|food_object:inst4                                                                                                                                                                                                                                                                                                                                                                     ; food_object                                   ; work         ;
;    |game_logic:inst28|                                                                                                                  ; 174 (174)           ; 101 (101)                 ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|game_logic:inst28                                                                                                                                                                                                                                                                                                                                                                     ; game_logic                                    ; work         ;
;    |image_addr_conv:inst49|                                                                                                             ; 2767 (25)           ; 17 (17)                   ; 0                 ; 1          ; 0    ; 0            ; |TOP_SIFTACH|image_addr_conv:inst49                                                                                                                                                                                                                                                                                                                                                                ; image_addr_conv                               ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 1372 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|image_addr_conv:inst49|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                                                ; lpm_divide                                    ; work         ;
;          |lpm_divide_rqo:auto_generated|                                                                                                ; 1372 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|image_addr_conv:inst49|lpm_divide:Div0|lpm_divide_rqo:auto_generated                                                                                                                                                                                                                                                                                                                  ; lpm_divide_rqo                                ; work         ;
;             |abs_divider_4dg:divider|                                                                                                   ; 1372 (36)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|image_addr_conv:inst49|lpm_divide:Div0|lpm_divide_rqo:auto_generated|abs_divider_4dg:divider                                                                                                                                                                                                                                                                                          ; abs_divider_4dg                               ; work         ;
;                |alt_u_div_o2f:divider|                                                                                                  ; 1304 (1304)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|image_addr_conv:inst49|lpm_divide:Div0|lpm_divide_rqo:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider                                                                                                                                                                                                                                                                    ; alt_u_div_o2f                                 ; work         ;
;                |lpm_abs_4p9:my_abs_num|                                                                                                 ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|image_addr_conv:inst49|lpm_divide:Div0|lpm_divide_rqo:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num                                                                                                                                                                                                                                                                   ; lpm_abs_4p9                                   ; work         ;
;       |lpm_divide:Div2|                                                                                                                 ; 1370 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|image_addr_conv:inst49|lpm_divide:Div2                                                                                                                                                                                                                                                                                                                                                ; lpm_divide                                    ; work         ;
;          |lpm_divide_rqo:auto_generated|                                                                                                ; 1370 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|image_addr_conv:inst49|lpm_divide:Div2|lpm_divide_rqo:auto_generated                                                                                                                                                                                                                                                                                                                  ; lpm_divide_rqo                                ; work         ;
;             |abs_divider_4dg:divider|                                                                                                   ; 1370 (34)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|image_addr_conv:inst49|lpm_divide:Div2|lpm_divide_rqo:auto_generated|abs_divider_4dg:divider                                                                                                                                                                                                                                                                                          ; abs_divider_4dg                               ; work         ;
;                |alt_u_div_o2f:divider|                                                                                                  ; 1304 (1304)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|image_addr_conv:inst49|lpm_divide:Div2|lpm_divide_rqo:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider                                                                                                                                                                                                                                                                    ; alt_u_div_o2f                                 ; work         ;
;                |lpm_abs_4p9:my_abs_num|                                                                                                 ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|image_addr_conv:inst49|lpm_divide:Div2|lpm_divide_rqo:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num                                                                                                                                                                                                                                                                   ; lpm_abs_4p9                                   ; work         ;
;    |life_top:inst36|                                                                                                                    ; 907 (0)             ; 27 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|life_top:inst36                                                                                                                                                                                                                                                                                                                                                                       ; life_top                                      ; work         ;
;       |life_object:inst25|                                                                                                              ; 300 (300)           ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|life_top:inst36|life_object:inst25                                                                                                                                                                                                                                                                                                                                                    ; life_object                                   ; work         ;
;       |life_object:inst26|                                                                                                              ; 304 (304)           ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|life_top:inst36|life_object:inst26                                                                                                                                                                                                                                                                                                                                                    ; life_object                                   ; work         ;
;       |life_object:inst27|                                                                                                              ; 303 (303)           ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|life_top:inst36|life_object:inst27                                                                                                                                                                                                                                                                                                                                                    ; life_object                                   ; work         ;
;    |lpm_con:inst14|                                                                                                                     ; 24 (0)              ; 28 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|lpm_con:inst14                                                                                                                                                                                                                                                                                                                                                                        ; lpm_con                                       ; work         ;
;       |lpm_constant:LPM_CONSTANT_component|                                                                                             ; 24 (0)              ; 28 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|lpm_con:inst14|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                                                                                                                    ; lpm_constant                                  ; work         ;
;          |lpm_constant_gi8:ag|                                                                                                          ; 24 (0)              ; 28 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|lpm_con:inst14|lpm_constant:LPM_CONSTANT_component|lpm_constant_gi8:ag                                                                                                                                                                                                                                                                                                                ; lpm_constant_gi8                              ; work         ;
;             |sld_mod_ram_rom:mgl_prim1|                                                                                                 ; 24 (14)             ; 28 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|lpm_con:inst14|lpm_constant:LPM_CONSTANT_component|lpm_constant_gi8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                                                                                                      ; sld_mod_ram_rom                               ; work         ;
;                |sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr|                                                                 ; 10 (10)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|lpm_con:inst14|lpm_constant:LPM_CONSTANT_component|lpm_constant_gi8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                                                                                               ; sld_rom_sr                                    ; work         ;
;    |object_1_move:inst71|                                                                                                               ; 116 (116)           ; 41 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|object_1_move:inst71                                                                                                                                                                                                                                                                                                                                                                  ; object_1_move                                 ; work         ;
;    |object_1_move:inst72|                                                                                                               ; 116 (116)           ; 41 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|object_1_move:inst72                                                                                                                                                                                                                                                                                                                                                                  ; object_1_move                                 ; work         ;
;    |object_1_move:inst73|                                                                                                               ; 116 (116)           ; 41 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|object_1_move:inst73                                                                                                                                                                                                                                                                                                                                                                  ; object_1_move                                 ; work         ;
;    |object_1_move:inst74|                                                                                                               ; 116 (116)           ; 41 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|object_1_move:inst74                                                                                                                                                                                                                                                                                                                                                                  ; object_1_move                                 ; work         ;
;    |objects_mux:inst32|                                                                                                                 ; 86 (86)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|objects_mux:inst32                                                                                                                                                                                                                                                                                                                                                                    ; objects_mux                                   ; work         ;
;    |one_sec_turbo:inst45|                                                                                                               ; 39 (39)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|one_sec_turbo:inst45                                                                                                                                                                                                                                                                                                                                                                  ; one_sec_turbo                                 ; work         ;
;    |random_top:inst37|                                                                                                                  ; 148 (0)             ; 126 (0)                   ; 0                 ; 7          ; 0    ; 0            ; |TOP_SIFTACH|random_top:inst37                                                                                                                                                                                                                                                                                                                                                                     ; random_top                                    ; work         ;
;       |random:inst63|                                                                                                                   ; 23 (23)             ; 18 (18)                   ; 0                 ; 1          ; 0    ; 0            ; |TOP_SIFTACH|random_top:inst37|random:inst63                                                                                                                                                                                                                                                                                                                                                       ; random                                        ; work         ;
;       |random:inst64|                                                                                                                   ; 20 (20)             ; 18 (18)                   ; 0                 ; 1          ; 0    ; 0            ; |TOP_SIFTACH|random_top:inst37|random:inst64                                                                                                                                                                                                                                                                                                                                                       ; random                                        ; work         ;
;       |random:inst65|                                                                                                                   ; 22 (22)             ; 18 (18)                   ; 0                 ; 1          ; 0    ; 0            ; |TOP_SIFTACH|random_top:inst37|random:inst65                                                                                                                                                                                                                                                                                                                                                       ; random                                        ; work         ;
;       |random:inst66|                                                                                                                   ; 21 (21)             ; 18 (18)                   ; 0                 ; 1          ; 0    ; 0            ; |TOP_SIFTACH|random_top:inst37|random:inst66                                                                                                                                                                                                                                                                                                                                                       ; random                                        ; work         ;
;       |random:inst79|                                                                                                                   ; 19 (19)             ; 18 (18)                   ; 0                 ; 1          ; 0    ; 0            ; |TOP_SIFTACH|random_top:inst37|random:inst79                                                                                                                                                                                                                                                                                                                                                       ; random                                        ; work         ;
;       |random:inst80|                                                                                                                   ; 21 (21)             ; 18 (18)                   ; 0                 ; 1          ; 0    ; 0            ; |TOP_SIFTACH|random_top:inst37|random:inst80                                                                                                                                                                                                                                                                                                                                                       ; random                                        ; work         ;
;       |random:inst81|                                                                                                                   ; 22 (22)             ; 18 (18)                   ; 0                 ; 1          ; 0    ; 0            ; |TOP_SIFTACH|random_top:inst37|random:inst81                                                                                                                                                                                                                                                                                                                                                       ; random                                        ; work         ;
;    |shark1_object:inst16|                                                                                                               ; 556 (556)           ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|shark1_object:inst16                                                                                                                                                                                                                                                                                                                                                                  ; shark1_object                                 ; work         ;
;    |shark1_object:inst18|                                                                                                               ; 551 (551)           ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|shark1_object:inst18                                                                                                                                                                                                                                                                                                                                                                  ; shark1_object                                 ; work         ;
;    |shark2_object:inst20|                                                                                                               ; 811 (811)           ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|shark2_object:inst20                                                                                                                                                                                                                                                                                                                                                                  ; shark2_object                                 ; work         ;
;    |shark2_object:inst21|                                                                                                               ; 804 (804)           ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|shark2_object:inst21                                                                                                                                                                                                                                                                                                                                                                  ; shark2_object                                 ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 113 (1)             ; 120 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                      ; sld_hub                                       ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 112 (0)             ; 120 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                      ; alt_sld_fab_with_jtag_input                   ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 112 (0)             ; 120 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                   ; alt_sld_fab                                   ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 112 (1)             ; 120 (6)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                               ; alt_sld_fab_alt_sld_fab                       ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 111 (0)             ; 114 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                   ; alt_sld_fab_alt_sld_fab_sldfabric             ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 111 (77)            ; 114 (86)                  ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                      ; sld_jtag_hub                                  ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                              ; sld_rom_sr                                    ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                            ; sld_shadow_jsm                                ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 216 (2)             ; 343 (12)                  ; 768               ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap                                 ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 214 (0)             ; 331 (0)                   ; 768               ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                  ; sld_signaltap_impl                            ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 214 (67)            ; 331 (98)                  ; 768               ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                           ; sld_signaltap_implb                           ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                            ; altdpram                                      ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                        ; lpm_decode                                    ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                                                              ; decode_vnf                                    ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 768               ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                           ; altsyncram                                    ; work         ;
;                |altsyncram_i884:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 768               ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i884:auto_generated                                                                                                                                                                                            ; altsyncram_i884                               ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                            ; lpm_shiftreg                                  ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                              ; lpm_shiftreg                                  ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                   ; serial_crc_16                                 ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 58 (58)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                ; sld_buffer_manager                            ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 9 (1)               ; 47 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                               ; sld_ela_control                               ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                       ; lpm_shiftreg                                  ; work         ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|                                             ; 7 (0)               ; 31 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                                    ; sld_ela_trigger                               ; work         ;
;                   |sld_ela_trigger_2po:auto_generated|                                                                                  ; 7 (0)               ; 31 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2po:auto_generated                                                                                                                                 ; sld_ela_trigger_2po                           ; work         ;
;                      |sld_reserved_vga_game_auto_signaltap_0_1_f9a7:mgl_prim1|                                                          ; 7 (7)               ; 31 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f9a7:mgl_prim1                                                                         ; sld_reserved_vga_game_auto_signaltap_0_1_f9a7 ; work         ;
;                         |lpm_shiftreg:config_shiftreg_11|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f9a7:mgl_prim1|lpm_shiftreg:config_shiftreg_11                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_12|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f9a7:mgl_prim1|lpm_shiftreg:config_shiftreg_12                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_14|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f9a7:mgl_prim1|lpm_shiftreg:config_shiftreg_14                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_15|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f9a7:mgl_prim1|lpm_shiftreg:config_shiftreg_15                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_17|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f9a7:mgl_prim1|lpm_shiftreg:config_shiftreg_17                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_18|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f9a7:mgl_prim1|lpm_shiftreg:config_shiftreg_18                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_2|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f9a7:mgl_prim1|lpm_shiftreg:config_shiftreg_2                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_3|                                                                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f9a7:mgl_prim1|lpm_shiftreg:config_shiftreg_3                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_5|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f9a7:mgl_prim1|lpm_shiftreg:config_shiftreg_5                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_6|                                                                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f9a7:mgl_prim1|lpm_shiftreg:config_shiftreg_6                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_8|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f9a7:mgl_prim1|lpm_shiftreg:config_shiftreg_8                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_9|                                                                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f9a7:mgl_prim1|lpm_shiftreg:config_shiftreg_9                                          ; lpm_shiftreg                                  ; work         ;
;                         |sld_mbpmg:mbpm_10|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f9a7:mgl_prim1|sld_mbpmg:mbpm_10                                                       ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f9a7:mgl_prim1|sld_mbpmg:mbpm_10|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_13|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f9a7:mgl_prim1|sld_mbpmg:mbpm_13                                                       ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f9a7:mgl_prim1|sld_mbpmg:mbpm_13|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_16|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f9a7:mgl_prim1|sld_mbpmg:mbpm_16                                                       ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f9a7:mgl_prim1|sld_mbpmg:mbpm_16|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_1|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f9a7:mgl_prim1|sld_mbpmg:mbpm_1                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f9a7:mgl_prim1|sld_mbpmg:mbpm_1|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_4|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f9a7:mgl_prim1|sld_mbpmg:mbpm_4                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f9a7:mgl_prim1|sld_mbpmg:mbpm_4|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_7|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f9a7:mgl_prim1|sld_mbpmg:mbpm_7                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f9a7:mgl_prim1|sld_mbpmg:mbpm_7|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                 ; sld_ela_trigger_flow_mgr                      ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                         ; lpm_shiftreg                                  ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 37 (9)              ; 51 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                          ; sld_offload_buffer_mgr                        ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 5 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                ; lpm_counter                                   ; work         ;
;                   |cntr_f7i:auto_generated|                                                                                             ; 5 (5)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_f7i:auto_generated                                                                                                        ; cntr_f7i                                      ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                         ; lpm_counter                                   ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                                                                 ; cntr_4vi                                      ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                               ; lpm_counter                                   ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                                                                       ; cntr_09i                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                  ; lpm_counter                                   ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                                                          ; cntr_kri                                      ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                         ; lpm_shiftreg                                  ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                          ; lpm_shiftreg                                  ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                       ; lpm_shiftreg                                  ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                     ; sld_rom_sr                                    ; work         ;
;    |smileyfacemove:inst3|                                                                                                               ; 13 (13)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|smileyfacemove:inst3                                                                                                                                                                                                                                                                                                                                                                  ; smileyfacemove                                ; work         ;
;    |speed_scaler:inst24|                                                                                                                ; 63 (63)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|speed_scaler:inst24                                                                                                                                                                                                                                                                                                                                                                   ; speed_scaler                                  ; work         ;
;    |test_toggle:inst12|                                                                                                                 ; 48 (0)              ; 54 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|test_toggle:inst12                                                                                                                                                                                                                                                                                                                                                                    ; test_toggle                                   ; work         ;
;       |NUM_LOCK:inst|                                                                                                                   ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|test_toggle:inst12|NUM_LOCK:inst                                                                                                                                                                                                                                                                                                                                                      ; NUM_LOCK                                      ; work         ;
;       |bitrec:inst2|                                                                                                                    ; 21 (21)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|test_toggle:inst12|bitrec:inst2                                                                                                                                                                                                                                                                                                                                                       ; bitrec                                        ; work         ;
;       |byterec:inst4|                                                                                                                   ; 21 (21)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|test_toggle:inst12|byterec:inst4                                                                                                                                                                                                                                                                                                                                                      ; byterec                                       ; work         ;
;       |lpf:cleaner|                                                                                                                     ; 1 (1)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|test_toggle:inst12|lpf:cleaner                                                                                                                                                                                                                                                                                                                                                        ; lpf                                           ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------------------+
; Name                                                                                                                                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------------------+
; background:inst48|altsyncram:altsyncram_component|altsyncram_6o24:auto_generated|ALTSYNCRAM                                                                                                                                                                                  ; AUTO ; ROM              ; 131072       ; 8            ; --           ; --           ; 1048576 ; ./images/background.mif ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|altsyncram_0571:fifo_ram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 32           ; 16           ; 512          ; 1            ; 512     ; None                    ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|altsyncram_0571:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 16           ; 512          ; 1            ; 512     ; None                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i884:auto_generated|ALTSYNCRAM                                                                        ; AUTO ; Simple Dual Port ; 128          ; 6            ; 128          ; 6            ; 768     ; None                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 8           ;
; Total number of DSP blocks      ; 8           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 8           ;
+---------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                            ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_SIFTACH|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                           ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_SIFTACH|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                       ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_SIFTACH|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_SIFTACH|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                           ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_SIFTACH|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f9a7:mgl_prim1 ;                 ;
; Altera ; LPM_CONSTANT ; 17.0    ; N/A          ; N/A          ; |TOP_SIFTACH|lpm_con:inst14                                                                                                                                                                                                                                                                                                ; lpm_con.vhd     ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |TOP_SIFTACH|background:inst48                                                                                                                                                                                                                                                                                             ; background.vhd  ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TOP_SIFTACH|test_toggle:inst12|bitrec:inst2|present_state                                                                ;
+-----------------------+-----------------------+-----------------------+----------------------+-----------------------+--------------------+
; Name                  ; present_state.NewData ; present_state.ChkData ; present_state.LowClk ; present_state.HighClk ; present_state.idle ;
+-----------------------+-----------------------+-----------------------+----------------------+-----------------------+--------------------+
; present_state.idle    ; 0                     ; 0                     ; 0                    ; 0                     ; 0                  ;
; present_state.HighClk ; 0                     ; 0                     ; 0                    ; 1                     ; 1                  ;
; present_state.LowClk  ; 0                     ; 0                     ; 1                    ; 0                     ; 1                  ;
; present_state.ChkData ; 0                     ; 1                     ; 0                    ; 0                     ; 1                  ;
; present_state.NewData ; 1                     ; 0                     ; 0                    ; 0                     ; 1                  ;
+-----------------------+-----------------------+-----------------------+----------------------+-----------------------+--------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TOP_SIFTACH|test_toggle:inst12|byterec:inst4|present_state                                                                                                                                                                                                                         ;
+------------------------------+------------------------------+----------------------------+--------------------------+------------------------+-------------------------+--------------------------+------------------------+------------------------+--------------------------+--------------------+
; Name                         ; present_state.sample_ext_rel ; present_state.wait_ext_rel ; present_state.sample_ext ; present_state.wait_ext ; present_state.new_break ; present_state.sample_rel ; present_state.wait_rel ; present_state.new_make ; present_state.sample_nor ; present_state.idle ;
+------------------------------+------------------------------+----------------------------+--------------------------+------------------------+-------------------------+--------------------------+------------------------+------------------------+--------------------------+--------------------+
; present_state.idle           ; 0                            ; 0                          ; 0                        ; 0                      ; 0                       ; 0                        ; 0                      ; 0                      ; 0                        ; 0                  ;
; present_state.sample_nor     ; 0                            ; 0                          ; 0                        ; 0                      ; 0                       ; 0                        ; 0                      ; 0                      ; 1                        ; 1                  ;
; present_state.new_make       ; 0                            ; 0                          ; 0                        ; 0                      ; 0                       ; 0                        ; 0                      ; 1                      ; 0                        ; 1                  ;
; present_state.wait_rel       ; 0                            ; 0                          ; 0                        ; 0                      ; 0                       ; 0                        ; 1                      ; 0                      ; 0                        ; 1                  ;
; present_state.sample_rel     ; 0                            ; 0                          ; 0                        ; 0                      ; 0                       ; 1                        ; 0                      ; 0                      ; 0                        ; 1                  ;
; present_state.new_break      ; 0                            ; 0                          ; 0                        ; 0                      ; 1                       ; 0                        ; 0                      ; 0                      ; 0                        ; 1                  ;
; present_state.wait_ext       ; 0                            ; 0                          ; 0                        ; 1                      ; 0                       ; 0                        ; 0                      ; 0                      ; 0                        ; 1                  ;
; present_state.sample_ext     ; 0                            ; 0                          ; 1                        ; 0                      ; 0                       ; 0                        ; 0                      ; 0                      ; 0                        ; 1                  ;
; present_state.wait_ext_rel   ; 0                            ; 1                          ; 0                        ; 0                      ; 0                       ; 0                        ; 0                      ; 0                      ; 0                        ; 1                  ;
; present_state.sample_ext_rel ; 1                            ; 0                          ; 0                        ; 0                      ; 0                       ; 0                        ; 0                      ; 0                      ; 0                        ; 1                  ;
+------------------------------+------------------------------+----------------------------+--------------------------+------------------------+-------------------------+--------------------------+------------------------+------------------------+--------------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                  ;
+------------------------------------------------------------+------------------------------------------------------------------------+
; Register name                                              ; Reason for Removal                                                     ;
+------------------------------------------------------------+------------------------------------------------------------------------+
; ceiling:inst11|mVGA_RGB[3,6,7]                             ; Stuck at GND due to stuck port data_in                                 ;
; floor:inst10|mVGA_RGB[0..3]                                ; Stuck at GND due to stuck port data_in                                 ;
; VGA_Controller:inst|oVGA_R[0..4]                           ; Stuck at GND due to stuck port data_in                                 ;
; VGA_Controller:inst|oVGA_G[0..4]                           ; Stuck at GND due to stuck port data_in                                 ;
; VGA_Controller:inst|oVGA_B[0..5]                           ; Stuck at GND due to stuck port data_in                                 ;
; object_1_move:inst74|ObjectStartY_t[9..30]                 ; Stuck at GND due to stuck port data_in                                 ;
; object_1_move:inst73|ObjectStartY_t[9..30]                 ; Stuck at GND due to stuck port data_in                                 ;
; object_1_move:inst72|ObjectStartY_t[9..30]                 ; Stuck at GND due to stuck port data_in                                 ;
; object_1_move:inst71|ObjectStartY_t[9..30]                 ; Stuck at GND due to stuck port data_in                                 ;
; experiment_sinus_generator:inst1|QubeTable:inst3|Q_tmp[14] ; Merged with experiment_sinus_generator:inst1|QubeTable:inst3|Q_tmp[15] ;
; shark1_object:inst18|mVGA_RGB[1,4]                         ; Merged with shark1_object:inst18|mVGA_RGB[7]                           ;
; shark1_object:inst18|mVGA_RGB[0,3]                         ; Merged with shark1_object:inst18|mVGA_RGB[6]                           ;
; shark1_object:inst18|mVGA_RGB[2]                           ; Merged with shark1_object:inst18|mVGA_RGB[5]                           ;
; shark1_object:inst16|mVGA_RGB[1,4]                         ; Merged with shark1_object:inst16|mVGA_RGB[7]                           ;
; shark1_object:inst16|mVGA_RGB[0,3]                         ; Merged with shark1_object:inst16|mVGA_RGB[6]                           ;
; shark1_object:inst16|mVGA_RGB[2]                           ; Merged with shark1_object:inst16|mVGA_RGB[5]                           ;
; game_logic:inst28|restart_game                             ; Merged with game_logic:inst28|sound_on                                 ;
; food_object:inst2|mVGA_RGB[1]                              ; Merged with food_object:inst13|mVGA_RGB[1]                             ;
; food_object:inst4|mVGA_RGB[1]                              ; Merged with food_object:inst13|mVGA_RGB[1]                             ;
; ceiling:inst11|mVGA_RGB[1,2,4,5]                           ; Merged with ceiling:inst11|mVGA_RGB[0]                                 ;
; floor:inst10|mVGA_RGB[4..7]                                ; Merged with ceiling:inst11|mVGA_RGB[0]                                 ;
; random_top:inst37|random:inst66|random_t[18..31]           ; Lost fanout                                                            ;
; random_top:inst37|random:inst65|random_t[18..31]           ; Lost fanout                                                            ;
; random_top:inst37|random:inst63|random_t[18..31]           ; Lost fanout                                                            ;
; random_top:inst37|random:inst64|random_t[18..31]           ; Lost fanout                                                            ;
; random_top:inst37|random:inst80|random_t[18..31]           ; Lost fanout                                                            ;
; random_top:inst37|random:inst81|random_t[18..31]           ; Lost fanout                                                            ;
; random_top:inst37|random:inst79|random_t[18..31]           ; Lost fanout                                                            ;
; object_1_move:inst74|ObjectStartY_t[31]                    ; Stuck at GND due to stuck port data_in                                 ;
; object_1_move:inst73|ObjectStartY_t[31]                    ; Stuck at GND due to stuck port data_in                                 ;
; object_1_move:inst71|ObjectStartY_t[31]                    ; Stuck at GND due to stuck port data_in                                 ;
; object_1_move:inst72|ObjectStartY_t[31]                    ; Stuck at GND due to stuck port data_in                                 ;
; Total Number of Removed Registers = 235                    ;                                                                        ;
+------------------------------------------------------------+------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1938  ;
; Number of registers using Synchronous Clear  ; 539   ;
; Number of registers using Synchronous Load   ; 156   ;
; Number of registers using Asynchronous Clear ; 1226  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1107  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; game_logic:inst28|life_t[2]                                                                                                                                                                                                                                                                                                     ; 11      ;
; game_logic:inst28|life_t[1]                                                                                                                                                                                                                                                                                                     ; 11      ;
; game_logic:inst28|life_t[0]                                                                                                                                                                                                                                                                                                     ; 10      ;
; smileyfacemove:inst3|ObjectStartY_t[3]                                                                                                                                                                                                                                                                                          ; 4       ;
; smileyfacemove:inst3|ObjectStartY_t[7]                                                                                                                                                                                                                                                                                          ; 4       ;
; smileyfacemove:inst3|ObjectStartY_t[6]                                                                                                                                                                                                                                                                                          ; 4       ;
; game_logic:inst28|speed_t[0]                                                                                                                                                                                                                                                                                                    ; 7       ;
; random_top:inst37|random:inst79|random_t[5]                                                                                                                                                                                                                                                                                     ; 8       ;
; random_top:inst37|random:inst80|random_t[3]                                                                                                                                                                                                                                                                                     ; 6       ;
; random_top:inst37|random:inst80|random_t[1]                                                                                                                                                                                                                                                                                     ; 7       ;
; random_top:inst37|random:inst80|random_t[0]                                                                                                                                                                                                                                                                                     ; 6       ;
; random_top:inst37|random:inst81|random_t[3]                                                                                                                                                                                                                                                                                     ; 6       ;
; random_top:inst37|random:inst81|random_t[1]                                                                                                                                                                                                                                                                                     ; 7       ;
; random_top:inst37|random:inst81|random_t[0]                                                                                                                                                                                                                                                                                     ; 6       ;
; random_top:inst37|random:inst81|random_t[5]                                                                                                                                                                                                                                                                                     ; 8       ;
; random_top:inst37|random:inst81|random_t[4]                                                                                                                                                                                                                                                                                     ; 7       ;
; random_top:inst37|random:inst63|random_t[4]                                                                                                                                                                                                                                                                                     ; 6       ;
; random_top:inst37|random:inst63|random_t[3]                                                                                                                                                                                                                                                                                     ; 6       ;
; random_top:inst37|random:inst63|random_t[1]                                                                                                                                                                                                                                                                                     ; 6       ;
; random_top:inst37|random:inst63|random_t[7]                                                                                                                                                                                                                                                                                     ; 9       ;
; random_top:inst37|random:inst63|random_t[8]                                                                                                                                                                                                                                                                                     ; 6       ;
; random_top:inst37|random:inst64|random_t[3]                                                                                                                                                                                                                                                                                     ; 6       ;
; random_top:inst37|random:inst64|random_t[5]                                                                                                                                                                                                                                                                                     ; 6       ;
; random_top:inst37|random:inst65|random_t[3]                                                                                                                                                                                                                                                                                     ; 6       ;
; random_top:inst37|random:inst65|random_t[2]                                                                                                                                                                                                                                                                                     ; 6       ;
; random_top:inst37|random:inst65|random_t[5]                                                                                                                                                                                                                                                                                     ; 6       ;
; random_top:inst37|random:inst65|random_t[8]                                                                                                                                                                                                                                                                                     ; 6       ;
; random_top:inst37|random:inst66|random_t[2]                                                                                                                                                                                                                                                                                     ; 6       ;
; random_top:inst37|random:inst66|random_t[5]                                                                                                                                                                                                                                                                                     ; 6       ;
; random_top:inst37|random:inst66|random_t[6]                                                                                                                                                                                                                                                                                     ; 6       ;
; random_top:inst37|random:inst80|random_t[7]                                                                                                                                                                                                                                                                                     ; 3       ;
; random_top:inst37|random:inst81|random_t[6]                                                                                                                                                                                                                                                                                     ; 6       ;
; test_toggle:inst12|NUM_LOCK:inst|pr_state                                                                                                                                                                                                                                                                                       ; 2       ;
; random_top:inst37|random:inst80|random_t[9]                                                                                                                                                                                                                                                                                     ; 1       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|i2c:i2c_inst|I2C_clk_0                                                                                                                                                                                                                      ; 2       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|i2c:i2c_inst|I2C_clk_en                                                                                                                                                                                                                     ; 2       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                             ; 9       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                             ; 9       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                            ; 9       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                            ; 9       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|cntr_ded:cntr_b|counter_reg_bit0                                                        ; 2       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|parallel_cnt_del[3]                                                                                                                                                                                         ; 1       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|parallel_cnt_del[2]                                                                                                                                                                                         ; 1       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|parallel_cnt_del[1]                                                                                                                                                                                         ; 1       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|parallel_cnt_del[0]                                                                                                                                                                                         ; 1       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|cntr_ded:cntr_b|counter_reg_bit0                                                       ; 2       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|parallel_cnt_del[3]                                                                                                                                                                                        ; 1       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|parallel_cnt_del[2]                                                                                                                                                                                        ; 1       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|parallel_cnt_del[1]                                                                                                                                                                                        ; 1       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|parallel_cnt_del[0]                                                                                                                                                                                        ; 1       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|i2c:i2c_inst|SDO                                                                                                                                                                                                                            ; 2       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|serial_rdy                                                                                                                                                                                              ; 11      ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|a_graycounter_cu6:rdptr_g1p|counter5a0                                                                            ; 7       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|serial_rdy                                                                                                                                                                                             ; 11      ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|a_graycounter_cu6:rdptr_g1p|counter5a0                                                                           ; 7       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|a_graycounter_6ub:wrptr_g1p|counter7a0                                                  ; 6       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|a_graycounter_9g6:rdptr_g1p|parity5                                                     ; 5       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|parallel_cnt[3]                                                                                                                                                                                             ; 3       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|parallel_cnt[2]                                                                                                                                                                                             ; 3       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|parallel_cnt[1]                                                                                                                                                                                             ; 3       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|parallel_cnt[0]                                                                                                                                                                                             ; 3       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|a_graycounter_6ub:wrptr_g1p|counter7a0                                                 ; 6       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|a_graycounter_9g6:rdptr_g1p|parity5                                                    ; 5       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|parallel_cnt[3]                                                                                                                                                                                            ; 3       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|parallel_cnt[2]                                                                                                                                                                                            ; 3       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|parallel_cnt[1]                                                                                                                                                                                            ; 3       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|parallel_cnt[0]                                                                                                                                                                                            ; 3       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|a_graycounter_8cc:wrptr_g1p|counter7a0                                                                            ; 6       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|serial_cnt[4]                                                                                                                                                                                           ; 2       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|a_graycounter_8cc:wrptr_g1p|counter7a0                                                                           ; 6       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|serial_cnt[4]                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 81                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 403:1              ; 2 bits    ; 536 LEs       ; 316 LEs              ; 220 LEs                ; Yes        ; |TOP_SIFTACH|shark2_object:inst20|mVGA_RGB[5]                                                                                                                                        ;
; 403:1              ; 2 bits    ; 536 LEs       ; 316 LEs              ; 220 LEs                ; Yes        ; |TOP_SIFTACH|shark2_object:inst21|mVGA_RGB[5]                                                                                                                                        ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |TOP_SIFTACH|game_logic:inst28|speed_t[26]                                                                                                                                           ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |TOP_SIFTACH|game_logic:inst28|score_t[7]                                                                                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |TOP_SIFTACH|game_logic:inst28|speed_counter[9]                                                                                                                                      ;
; 28:1               ; 2 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |TOP_SIFTACH|objects_mux:inst32|m_mVGA_t[4]                                                                                                                                          ;
; 29:1               ; 2 bits    ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |TOP_SIFTACH|objects_mux:inst32|m_mVGA_t[7]                                                                                                                                          ;
; 29:1               ; 2 bits    ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |TOP_SIFTACH|objects_mux:inst32|m_mVGA_t[0]                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TOP_SIFTACH|game_logic:inst28|speed_t[0]                                                                                                                                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |TOP_SIFTACH|lpm_con:inst14|lpm_constant:LPM_CONSTANT_component|lpm_constant_gi8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[3]                                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |TOP_SIFTACH|lpm_con:inst14|lpm_constant:LPM_CONSTANT_component|lpm_constant_gi8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |TOP_SIFTACH|lpm_con:inst14|lpm_constant:LPM_CONSTANT_component|lpm_constant_gi8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]      ;
; 9:1                ; 3 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |TOP_SIFTACH|test_toggle:inst12|bitrec:inst2|Selector7                                                                                                                               ;
; 10:1               ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |TOP_SIFTACH|test_toggle:inst12|bitrec:inst2|Selector8                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst                                  ;
+--------------------------------------------------------------------------------+------------------------+------+----------------------------+
; Assignment                                                                     ; Value                  ; From ; To                         ;
+--------------------------------------------------------------------------------+------------------------+------+----------------------------+
; LOCATION                                                                       ; PIN_Y21                ;      ; ADC_CONVST                 ;
; LOCATION                                                                       ; PIN_W22                ;      ; ADC_DIN                    ;
; LOCATION                                                                       ; PIN_V23                ;      ; ADC_DOUT                   ;
; LOCATION                                                                       ; PIN_W24                ;      ; ADC_SCLK                   ;
; LOCATION                                                                       ; PIN_AJ29               ;      ; AUD_ADCDAT                 ;
; LOCATION                                                                       ; PIN_AH29               ;      ; AUD_ADCLRCK                ;
; LOCATION                                                                       ; PIN_AF30               ;      ; AUD_BCLK                   ;
; LOCATION                                                                       ; PIN_AF29               ;      ; AUD_DACDAT                 ;
; LOCATION                                                                       ; PIN_AG30               ;      ; AUD_DACLRCK                ;
; LOCATION                                                                       ; PIN_Y24                ;      ; AUD_I2C_SCLK               ;
; LOCATION                                                                       ; PIN_Y23                ;      ; AUD_I2C_SDAT               ;
; LOCATION                                                                       ; PIN_AH30               ;      ; AUD_XCK                    ;
; LOCATION                                                                       ; PIN_AA16               ;      ; CLOCK2_50                  ;
; LOCATION                                                                       ; PIN_Y26                ;      ; CLOCK3_50                  ;
; LOCATION                                                                       ; PIN_K14                ;      ; CLOCK4_50                  ;
; LOCATION                                                                       ; PIN_AF14               ;      ; CLOCK_50                   ;
; LOCATION                                                                       ; PIN_W17                ;      ; HEX0[0]                    ;
; LOCATION                                                                       ; PIN_V18                ;      ; HEX0[1]                    ;
; LOCATION                                                                       ; PIN_AG17               ;      ; HEX0[2]                    ;
; LOCATION                                                                       ; PIN_AG16               ;      ; HEX0[3]                    ;
; LOCATION                                                                       ; PIN_AH17               ;      ; HEX0[4]                    ;
; LOCATION                                                                       ; PIN_AG18               ;      ; HEX0[5]                    ;
; LOCATION                                                                       ; PIN_AH18               ;      ; HEX0[6]                    ;
; LOCATION                                                                       ; PIN_AF16               ;      ; HEX1[0]                    ;
; LOCATION                                                                       ; PIN_V16                ;      ; HEX1[1]                    ;
; LOCATION                                                                       ; PIN_AE16               ;      ; HEX1[2]                    ;
; LOCATION                                                                       ; PIN_AD17               ;      ; HEX1[3]                    ;
; LOCATION                                                                       ; PIN_AE18               ;      ; HEX1[4]                    ;
; LOCATION                                                                       ; PIN_AE17               ;      ; HEX1[5]                    ;
; LOCATION                                                                       ; PIN_V17                ;      ; HEX1[6]                    ;
; LOCATION                                                                       ; PIN_AA21               ;      ; HEX2[0]                    ;
; LOCATION                                                                       ; PIN_AB17               ;      ; HEX2[1]                    ;
; LOCATION                                                                       ; PIN_AA18               ;      ; HEX2[2]                    ;
; LOCATION                                                                       ; PIN_Y17                ;      ; HEX2[3]                    ;
; LOCATION                                                                       ; PIN_Y18                ;      ; HEX2[4]                    ;
; LOCATION                                                                       ; PIN_AF18               ;      ; HEX2[5]                    ;
; LOCATION                                                                       ; PIN_W16                ;      ; HEX2[6]                    ;
; LOCATION                                                                       ; PIN_Y19                ;      ; HEX3[0]                    ;
; LOCATION                                                                       ; PIN_W19                ;      ; HEX3[1]                    ;
; LOCATION                                                                       ; PIN_AD19               ;      ; HEX3[2]                    ;
; LOCATION                                                                       ; PIN_AA20               ;      ; HEX3[3]                    ;
; LOCATION                                                                       ; PIN_AC20               ;      ; HEX3[4]                    ;
; LOCATION                                                                       ; PIN_AA19               ;      ; HEX3[5]                    ;
; LOCATION                                                                       ; PIN_AD20               ;      ; HEX3[6]                    ;
; LOCATION                                                                       ; PIN_AD21               ;      ; HEX4[0]                    ;
; LOCATION                                                                       ; PIN_AG22               ;      ; HEX4[1]                    ;
; LOCATION                                                                       ; PIN_AE22               ;      ; HEX4[2]                    ;
; LOCATION                                                                       ; PIN_AE23               ;      ; HEX4[3]                    ;
; LOCATION                                                                       ; PIN_AG23               ;      ; HEX4[4]                    ;
; LOCATION                                                                       ; PIN_AF23               ;      ; HEX4[5]                    ;
; LOCATION                                                                       ; PIN_AH22               ;      ; HEX4[6]                    ;
; LOCATION                                                                       ; PIN_AF21               ;      ; HEX5[0]                    ;
; LOCATION                                                                       ; PIN_AG21               ;      ; HEX5[1]                    ;
; LOCATION                                                                       ; PIN_AF20               ;      ; HEX5[2]                    ;
; LOCATION                                                                       ; PIN_AG20               ;      ; HEX5[3]                    ;
; LOCATION                                                                       ; PIN_AE19               ;      ; HEX5[4]                    ;
; LOCATION                                                                       ; PIN_AF19               ;      ; HEX5[5]                    ;
; LOCATION                                                                       ; PIN_AB21               ;      ; HEX5[6]                    ;
; LOCATION                                                                       ; PIN_AK4                ;      ; KEY[1]                     ;
; LOCATION                                                                       ; PIN_AA14               ;      ; KEY[2]                     ;
; LOCATION                                                                       ; PIN_AA15               ;      ; KEY[3]                     ;
; LOCATION                                                                       ; PIN_AA24               ;      ; LED                        ;
; LOCATION                                                                       ; PIN_AB23               ;      ; LEDR[1]                    ;
; LOCATION                                                                       ; PIN_AC23               ;      ; LEDR[2]                    ;
; LOCATION                                                                       ; PIN_AD24               ;      ; LEDR[3]                    ;
; LOCATION                                                                       ; PIN_AG25               ;      ; LEDR[4]                    ;
; LOCATION                                                                       ; PIN_AF25               ;      ; LEDR[5]                    ;
; LOCATION                                                                       ; PIN_AE24               ;      ; LEDR[6]                    ;
; LOCATION                                                                       ; PIN_AF24               ;      ; LEDR[7]                    ;
; LOCATION                                                                       ; PIN_AB22               ;      ; LEDR[8]                    ;
; LOCATION                                                                       ; PIN_AC22               ;      ; MICROPHON_LED              ;
; LOCATION                                                                       ; PIN_AA30               ;      ; MICROPHON_ON               ;
; LOCATION                                                                       ; PIN_AB25               ;      ; PS2_CLK                    ;
; LOCATION                                                                       ; PIN_AC25               ;      ; PS2_CLK2                   ;
; LOCATION                                                                       ; PIN_AA25               ;      ; PS2_DAT                    ;
; LOCATION                                                                       ; PIN_AB26               ;      ; PS2_DAT2                   ;
; LOCATION                                                                       ; PIN_AK22               ;      ; VGA_BLANK_N                ;
; LOCATION                                                                       ; PIN_AJ21               ;      ; VGA_B[0]                   ;
; LOCATION                                                                       ; PIN_AJ20               ;      ; VGA_B[1]                   ;
; LOCATION                                                                       ; PIN_AH20               ;      ; VGA_B[2]                   ;
; LOCATION                                                                       ; PIN_AJ19               ;      ; VGA_B[3]                   ;
; LOCATION                                                                       ; PIN_AH19               ;      ; VGA_B[4]                   ;
; LOCATION                                                                       ; PIN_AJ17               ;      ; VGA_B[5]                   ;
; LOCATION                                                                       ; PIN_AJ16               ;      ; VGA_B[6]                   ;
; LOCATION                                                                       ; PIN_AK16               ;      ; VGA_B[7]                   ;
; LOCATION                                                                       ; PIN_AK21               ;      ; VGA_CLK                    ;
; LOCATION                                                                       ; PIN_AK26               ;      ; VGA_G[0]                   ;
; LOCATION                                                                       ; PIN_AJ25               ;      ; VGA_G[1]                   ;
; LOCATION                                                                       ; PIN_AH25               ;      ; VGA_G[2]                   ;
; LOCATION                                                                       ; PIN_AK24               ;      ; VGA_G[3]                   ;
; LOCATION                                                                       ; PIN_AJ24               ;      ; VGA_G[4]                   ;
; LOCATION                                                                       ; PIN_AH24               ;      ; VGA_G[5]                   ;
; LOCATION                                                                       ; PIN_AK23               ;      ; VGA_G[6]                   ;
; LOCATION                                                                       ; PIN_AH23               ;      ; VGA_G[7]                   ;
; LOCATION                                                                       ; PIN_AK19               ;      ; VGA_HS                     ;
; LOCATION                                                                       ; PIN_AK29               ;      ; VGA_R[0]                   ;
; LOCATION                                                                       ; PIN_AK28               ;      ; VGA_R[1]                   ;
; LOCATION                                                                       ; PIN_AK27               ;      ; VGA_R[2]                   ;
; LOCATION                                                                       ; PIN_AJ27               ;      ; VGA_R[3]                   ;
; LOCATION                                                                       ; PIN_AH27               ;      ; VGA_R[4]                   ;
; LOCATION                                                                       ; PIN_AF26               ;      ; VGA_R[5]                   ;
; LOCATION                                                                       ; PIN_AG26               ;      ; VGA_R[6]                   ;
; LOCATION                                                                       ; PIN_AJ26               ;      ; VGA_R[7]                   ;
; LOCATION                                                                       ; PIN_AJ22               ;      ; VGA_SYNC_N                 ;
; LOCATION                                                                       ; PIN_AK18               ;      ; VGA_VS                     ;
; LOCATION                                                                       ; PIN_AC28               ;      ; freq[0]                    ;
; LOCATION                                                                       ; PIN_AD30               ;      ; freq[1]                    ;
; LOCATION                                                                       ; PIN_AC29               ;      ; freq[2]                    ;
; LOCATION                                                                       ; PIN_AB28               ;      ; mux[0]                     ;
; LOCATION                                                                       ; PIN_AC30               ;      ; mux[1]                     ;
; LOCATION                                                                       ; PIN_W25                ;      ; mux[2]                     ;
; LOCATION                                                                       ; PIN_V25                ;      ; mux[3]                     ;
; LOCATION                                                                       ; PIN_Y27                ;      ; playing                    ;
; LOCATION                                                                       ; PIN_AB30               ;      ; recording                  ;
; LOCATION                                                                       ; PIN_AJ4                ;      ; resetN                     ;
; ENABLE_UNUSED_RX_CLOCK_WORKAROUND                                              ; OFF                    ;      ;                            ;
; PRESERVE_UNUSED_XCVR_CHANNEL                                                   ; OFF                    ;      ;                            ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP                                            ; OFF                    ;      ;                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 3                      ;      ;                            ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL COMPILATION     ;      ;                            ;
; TXPMA_SLEW_RATE                                                                ; LOW                    ;      ;                            ;
; ADCE_ENABLED                                                                   ; AUTO                   ;      ;                            ;
; BLOCK_RAM_TO_MLAB_CELL_CONVERSION                                              ; ON                     ;      ;                            ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS                              ; AUTO                   ;      ;                            ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES                         ; CARE                   ;      ;                            ;
; OPTIMIZE_POWER_DURING_FITTING                                                  ; NORMAL COMPILATION     ;      ;                            ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA                                        ; OFF                    ;      ;                            ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC                                                 ; OFF                    ;      ;                            ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION                                        ; OFF                    ;      ;                            ;
; PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA                                ; OFF                    ;      ;                            ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING                                           ; OFF                    ;      ;                            ;
; PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING                              ; OFF                    ;      ;                            ;
; ENABLE_BENEFICIAL_SKEW_OPTIMIZATION                                            ; ON                     ;      ;                            ;
; FORM_DDR_CLUSTERING_CLIQUE                                                     ; OFF                    ;      ;                            ;
; HYPER_RETIMER_FAST_FORWARD_ADD_PIPELINING_MAX                                  ; -1                     ;      ;                            ;
; HYPER_RETIMER_FAST_FORWARD_ASYNCH_CLEAR                                        ; AUTO                   ;      ;                            ;
; HYPER_RETIMER_FAST_FORWARD_USER_PRESERVE_RESTRICTION                           ; AUTO                   ;      ;                            ;
; HYPER_RETIMER_FAST_FORWARD_DSP_BLOCKS                                          ; ON                     ;      ;                            ;
; HYPER_RETIMER_FAST_FORWARD_RAM_BLOCKS                                          ; ON                     ;      ;                            ;
; POWER_REPORT_SIGNAL_ACTIVITY                                                   ; OFF                    ;      ;                            ;
; POWER_REPORT_POWER_DISSIPATION                                                 ; OFF                    ;      ;                            ;
; ARRIAIIGX_RX_CDR_LOCKUP_FIX_OVERRIDE                                           ; OFF                    ;      ;                            ;
; MUX_RESTRUCTURE                                                                ; AUTO                   ;      ;                            ;
; MLAB_ADD_TIMING_CONSTRAINTS_FOR_MIXED_PORT_FEED_THROUGH_MODE_SETTING_DONT_CARE ; OFF                    ;      ;                            ;
; STATE_MACHINE_PROCESSING                                                       ; AUTO                   ;      ;                            ;
; SAFE_STATE_MACHINE                                                             ; OFF                    ;      ;                            ;
; IGNORE_VERILOG_INITIAL_CONSTRUCTS                                              ; OFF                    ;      ;                            ;
; VERILOG_CONSTANT_LOOP_LIMIT                                                    ; 5000                   ;      ;                            ;
; VERILOG_NON_CONSTANT_LOOP_LIMIT                                                ; 250                    ;      ;                            ;
; INFER_RAMS_FROM_RAW_LOGIC                                                      ; ON                     ;      ;                            ;
; DSP_BLOCK_BALANCING                                                            ; AUTO                   ;      ;                            ;
; NOT_GATE_PUSH_BACK                                                             ; ON                     ;      ;                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; OFF                    ;      ;                            ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; ON                     ;      ;                            ;
; IGNORE_CARRY_BUFFERS                                                           ; OFF                    ;      ;                            ;
; IGNORE_CASCADE_BUFFERS                                                         ; OFF                    ;      ;                            ;
; IGNORE_GLOBAL_BUFFERS                                                          ; OFF                    ;      ;                            ;
; IGNORE_ROW_GLOBAL_BUFFERS                                                      ; OFF                    ;      ;                            ;
; IGNORE_LCELL_BUFFERS                                                           ; OFF                    ;      ;                            ;
; MAX7000_IGNORE_LCELL_BUFFERS                                                   ; AUTO                   ;      ;                            ;
; IGNORE_SOFT_BUFFERS                                                            ; ON                     ;      ;                            ;
; MAX7000_IGNORE_SOFT_BUFFERS                                                    ; OFF                    ;      ;                            ;
; AUTO_GLOBAL_CLOCK_MAX                                                          ; ON                     ;      ;                            ;
; AUTO_GLOBAL_OE_MAX                                                             ; ON                     ;      ;                            ;
; MAX_AUTO_GLOBAL_REGISTER_CONTROLS                                              ; ON                     ;      ;                            ;
; AUTO_IMPLEMENT_IN_ROM                                                          ; OFF                    ;      ;                            ;
; APEX20K_TECHNOLOGY_MAPPER                                                      ; LUT                    ;      ;                            ;
; OPTIMIZATION_TECHNIQUE                                                         ; BALANCED               ;      ;                            ;
; STRATIXII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED               ;      ;                            ;
; CYCLONE_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED               ;      ;                            ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED               ;      ;                            ;
; STRATIX_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED               ;      ;                            ;
; MAXII_OPTIMIZATION_TECHNIQUE                                                   ; BALANCED               ;      ;                            ;
; MAX7000_OPTIMIZATION_TECHNIQUE                                                 ; SPEED                  ;      ;                            ;
; APEX20K_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED               ;      ;                            ;
; MERCURY_OPTIMIZATION_TECHNIQUE                                                 ; AREA                   ;      ;                            ;
; FLEX6K_OPTIMIZATION_TECHNIQUE                                                  ; AREA                   ;      ;                            ;
; FLEX10K_OPTIMIZATION_TECHNIQUE                                                 ; AREA                   ;      ;                            ;
; ALLOW_XOR_GATE_USAGE                                                           ; ON                     ;      ;                            ;
; AUTO_LCELL_INSERTION                                                           ; ON                     ;      ;                            ;
; CARRY_CHAIN_LENGTH                                                             ; 48                     ;      ;                            ;
; FLEX6K_CARRY_CHAIN_LENGTH                                                      ; 32                     ;      ;                            ;
; FLEX10K_CARRY_CHAIN_LENGTH                                                     ; 32                     ;      ;                            ;
; MERCURY_CARRY_CHAIN_LENGTH                                                     ; 48                     ;      ;                            ;
; STRATIX_CARRY_CHAIN_LENGTH                                                     ; 70                     ;      ;                            ;
; STRATIXII_CARRY_CHAIN_LENGTH                                                   ; 70                     ;      ;                            ;
; CASCADE_CHAIN_LENGTH                                                           ; 2                      ;      ;                            ;
; PARALLEL_EXPANDER_CHAIN_LENGTH                                                 ; 16                     ;      ;                            ;
; MAX7000_PARALLEL_EXPANDER_CHAIN_LENGTH                                         ; 4                      ;      ;                            ;
; AUTO_CARRY_CHAINS                                                              ; ON                     ;      ;                            ;
; AUTO_CASCADE_CHAINS                                                            ; ON                     ;      ;                            ;
; AUTO_PARALLEL_EXPANDERS                                                        ; ON                     ;      ;                            ;
; AUTO_OPEN_DRAIN_PINS                                                           ; ON                     ;      ;                            ;
; AUTO_ROM_RECOGNITION                                                           ; ON                     ;      ;                            ;
; AUTO_RAM_RECOGNITION                                                           ; ON                     ;      ;                            ;
; AUTO_DSP_RECOGNITION                                                           ; ON                     ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; AUTO                   ;      ;                            ;
; ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES                                ; AUTO                   ;      ;                            ;
; AUTO_CLOCK_ENABLE_RECOGNITION                                                  ; ON                     ;      ;                            ;
; STRICT_RAM_RECOGNITION                                                         ; OFF                    ;      ;                            ;
; ALLOW_SYNCH_CTRL_USAGE                                                         ; ON                     ;      ;                            ;
; FORCE_SYNCH_CLEAR                                                              ; OFF                    ;      ;                            ;
; AUTO_RAM_TO_LCELL_CONVERSION                                                   ; OFF                    ;      ;                            ;
; AUTO_RESOURCE_SHARING                                                          ; OFF                    ;      ;                            ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION                                             ; OFF                    ;      ;                            ;
; ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION                                             ; OFF                    ;      ;                            ;
; ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION                                  ; OFF                    ;      ;                            ;
; MAX7000_FANIN_PER_CELL                                                         ; 100                    ;      ;                            ;
; SYNTH_TIMING_DRIVEN_SYNTHESIS                                                  ; ON                     ;      ;                            ;
; IGNORE_MAX_FANOUT_ASSIGNMENTS                                                  ; OFF                    ;      ;                            ;
; USE_HIGH_SPEED_ADDER                                                           ; AUTO                   ;      ;                            ;
; SYNTH_GATED_CLOCK_CONVERSION                                                   ; OFF                    ;      ;                            ;
; BLOCK_DESIGN_NAMING                                                            ; AUTO                   ;      ;                            ;
; SHIFT_REGISTER_RECOGNITION_ACLR_SIGNAL                                         ; ON                     ;      ;                            ;
; PRPOF_ID                                                                       ; OFF                    ;      ;                            ;
; DISABLE_DSP_NEGATE_INFERENCING                                                 ; OFF                    ;      ;                            ;
; AUTO_MERGE_PLLS                                                                ; ON                     ;      ;                            ;
; IGNORE_MODE_FOR_MERGE                                                          ; OFF                    ;      ;                            ;
; PERIPHERY_TO_CORE_PLACEMENT_AND_ROUTING_OPTIMIZATION                           ; OFF                    ;      ;                            ;
; SLOW_SLEW_RATE                                                                 ; OFF                    ;      ;                            ;
; PCI_IO                                                                         ; OFF                    ;      ;                            ;
; TURBO_BIT                                                                      ; ON                     ;      ;                            ;
; WEAK_PULL_UP_RESISTOR                                                          ; OFF                    ;      ;                            ;
; ENABLE_BUS_HOLD_CIRCUITRY                                                      ; OFF                    ;      ;                            ;
; AUTO_GLOBAL_MEMORY_CONTROLS                                                    ; OFF                    ;      ;                            ;
; QII_AUTO_PACKED_REGISTERS                                                      ; AUTO                   ;      ;                            ;
; AUTO_PACKED_REGISTERS_MAX                                                      ; AUTO                   ;      ;                            ;
; NORMAL_LCELL_INSERT                                                            ; ON                     ;      ;                            ;
; CARRY_OUT_PINS_LCELL_INSERT                                                    ; ON                     ;      ;                            ;
; XSTL_INPUT_ALLOW_SE_BUFFER                                                     ; OFF                    ;      ;                            ;
; TREAT_BIDIR_AS_OUTPUT                                                          ; OFF                    ;      ;                            ;
; AUTO_TURBO_BIT                                                                 ; ON                     ;      ;                            ;
; AUTO_GLOBAL_CLOCK                                                              ; ON                     ;      ;                            ;
; AUTO_GLOBAL_OE                                                                 ; ON                     ;      ;                            ;
; AUTO_GLOBAL_REGISTER_CONTROLS                                                  ; ON                     ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; AUTO                   ;      ;                            ;
; M144K_BLOCK_READ_CLOCK_DUTY_CYCLE_DEPENDENCY                                   ; OFF                    ;      ;                            ;
; CLAMPING_DIODE                                                                 ; OFF                    ;      ;                            ;
; IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                                             ; OFF                    ;      ;                            ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; counter7a0                 ;
; POWER_UP_LEVEL                                                                 ; LOW                    ;      ; parity8                    ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; counter7a0                 ;
; POWER_UP_LEVEL                                                                 ; LOW                    ;      ; parity8                    ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; parity5                    ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; counter5a0                 ;
; POWER_UP_LEVEL                                                                 ; LOW                    ;      ; parity6                    ;
; PRESERVE_REGISTER                                                              ; on                     ;      ; serial_rdy                 ;
; X_ON_VIOLATION_OPTION                                                          ; OFF                    ;      ;                            ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ;                            ;
; ADV_NETLIST_OPT_ALLOWED                                                        ; NEVER_ALLOW            ;      ;                            ;
; DONT_MERGE_REGISTER                                                            ; ON                     ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ;                            ;
; X_ON_VIOLATION_OPTION                                                          ; OFF                    ;      ;                            ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ;                            ;
; ADV_NETLIST_OPT_ALLOWED                                                        ; NEVER_ALLOW            ;      ;                            ;
; DONT_MERGE_REGISTER                                                            ; ON                     ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ;                            ;
; X_ON_VIOLATION_OPTION                                                          ; OFF                    ;      ;                            ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ;                            ;
; ADV_NETLIST_OPT_ALLOWED                                                        ; NEVER_ALLOW            ;      ;                            ;
; DONT_MERGE_REGISTER                                                            ; ON                     ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ;                            ;
; X_ON_VIOLATION_OPTION                                                          ; OFF                    ;      ;                            ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ;                            ;
; ADV_NETLIST_OPT_ALLOWED                                                        ; NEVER_ALLOW            ;      ;                            ;
; DONT_MERGE_REGISTER                                                            ; ON                     ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ;                            ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL_COMPILATION     ;      ;                            ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL_COMPILATION     ;      ;                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_ADCDAT                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_ADCLRCK                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_BCLK                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_DACDAT                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_DACLRCK                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_I2C_SCLK               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_I2C_SDAT               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_XCK                    ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; CLOCK_50                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; MICROPHON_LED              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; MICROPHON_ON               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[0]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[10]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[11]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[12]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[13]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[14]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[15]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[1]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[2]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[3]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[4]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[5]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[6]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[7]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[8]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[9]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[0]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[10]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[11]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[12]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[13]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[14]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[15]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[1]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[2]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[3]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[4]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[5]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[6]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[7]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[8]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[9]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[0]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[10]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[11]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[12]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[13]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[14]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[15]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[1]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[2]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[3]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[4]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[5]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[6]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[7]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[8]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[9]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[0]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[10]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[11]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[12]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[13]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[14]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[15]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[1]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[2]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[3]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[4]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[5]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[6]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[7]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[8]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[9]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; resetN                     ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; counter_reg_bit0           ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; OFF                    ;      ;                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 2                      ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; OFF                    ;      ;                            ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; rdemp_eq_comp_lsb_aeb      ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; rdemp_eq_comp_msb_aeb      ;
; POWER_UP_LEVEL                                                                 ; LOW                    ;      ; wrptr_g                    ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ; rdemp_eq_comp_lsb_aeb      ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ; rdemp_eq_comp_msb_aeb      ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ; wrfull_eq_comp_lsb_mux_reg ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ; wrfull_eq_comp_msb_mux_reg ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 3                      ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; OFF                    ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ; rdemp_eq_comp_lsb_aeb      ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ; rdemp_eq_comp_msb_aeb      ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ; wrfull_eq_comp_lsb_mux_reg ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ; wrfull_eq_comp_msb_mux_reg ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
+--------------------------------------------------------------------------------+------------------------+------+----------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for background:inst48|altsyncram:altsyncram_component|altsyncram_6o24:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: random_top:inst37|LPM_CONSTANT:inst67 ;
+--------------------+------------------+--------------------------------------------+
; Parameter Name     ; Value            ; Type                                       ;
+--------------------+------------------+--------------------------------------------+
; LPM_WIDTH          ; 32               ; Untyped                                    ;
; LPM_CVALUE         ; 410              ; Untyped                                    ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                    ;
; CBXI_PARAMETER     ; lpm_constant_rk4 ; Untyped                                    ;
+--------------------+------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: random_top:inst37|LPM_CONSTANT:inst68 ;
+--------------------+------------------+--------------------------------------------+
; Parameter Name     ; Value            ; Type                                       ;
+--------------------+------------------+--------------------------------------------+
; LPM_WIDTH          ; 32               ; Untyped                                    ;
; LPM_CVALUE         ; 40               ; Untyped                                    ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                    ;
; CBXI_PARAMETER     ; lpm_constant_aj4 ; Untyped                                    ;
+--------------------+------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: random_top:inst37|LPM_CONSTANT:inst69 ;
+--------------------+------------------+--------------------------------------------+
; Parameter Name     ; Value            ; Type                                       ;
+--------------------+------------------+--------------------------------------------+
; LPM_WIDTH          ; 32               ; Untyped                                    ;
; LPM_CVALUE         ; 300              ; Untyped                                    ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                    ;
; CBXI_PARAMETER     ; lpm_constant_mk4 ; Untyped                                    ;
+--------------------+------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: random_top:inst37|LPM_CONSTANT:inst70 ;
+--------------------+------------------+--------------------------------------------+
; Parameter Name     ; Value            ; Type                                       ;
+--------------------+------------------+--------------------------------------------+
; LPM_WIDTH          ; 32               ; Untyped                                    ;
; LPM_CVALUE         ; 100              ; Untyped                                    ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                    ;
; CBXI_PARAMETER     ; lpm_constant_bj4 ; Untyped                                    ;
+--------------------+------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: random_top:inst37|LPM_CONSTANT:inst84 ;
+--------------------+------------------+--------------------------------------------+
; Parameter Name     ; Value            ; Type                                       ;
+--------------------+------------------+--------------------------------------------+
; LPM_WIDTH          ; 32               ; Untyped                                    ;
; LPM_CVALUE         ; 32               ; Untyped                                    ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                    ;
; CBXI_PARAMETER     ; lpm_constant_2j4 ; Untyped                                    ;
+--------------------+------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: random_top:inst37|LPM_CONSTANT:inst83 ;
+--------------------+------------------+--------------------------------------------+
; Parameter Name     ; Value            ; Type                                       ;
+--------------------+------------------+--------------------------------------------+
; LPM_WIDTH          ; 32               ; Untyped                                    ;
; LPM_CVALUE         ; 651              ; Untyped                                    ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                    ;
; CBXI_PARAMETER     ; lpm_constant_sk4 ; Untyped                                    ;
+--------------------+------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: random_top:inst37|LPM_CONSTANT:inst82 ;
+--------------------+------------------+--------------------------------------------+
; Parameter Name     ; Value            ; Type                                       ;
+--------------------+------------------+--------------------------------------------+
; LPM_WIDTH          ; 32               ; Untyped                                    ;
; LPM_CVALUE         ; 123              ; Untyped                                    ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                    ;
; CBXI_PARAMETER     ; lpm_constant_pk4 ; Untyped                                    ;
+--------------------+------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_toggle:inst12|lpf:cleaner ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; width          ; 4     ; Untyped                                            ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_con:inst14|LPM_CONSTANT:LPM_CONSTANT_component ;
+--------------------+------------------+---------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                    ;
+--------------------+------------------+---------------------------------------------------------+
; LPM_WIDTH          ; 9                ; Signed Integer                                          ;
; LPM_CVALUE         ; 41               ; Signed Integer                                          ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                 ;
; CBXI_PARAMETER     ; lpm_constant_gi8 ; Untyped                                                 ;
+--------------------+------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: life_top:inst36|LPM_CONSTANT:inst85 ;
+--------------------+------------------+------------------------------------------+
; Parameter Name     ; Value            ; Type                                     ;
+--------------------+------------------+------------------------------------------+
; LPM_WIDTH          ; 32               ; Untyped                                  ;
; LPM_CVALUE         ; 590              ; Untyped                                  ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                  ;
; CBXI_PARAMETER     ; lpm_constant_tk4 ; Untyped                                  ;
+--------------------+------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: life_top:inst36|LPM_CONSTANT:inst86 ;
+--------------------+------------------+------------------------------------------+
; Parameter Name     ; Value            ; Type                                     ;
+--------------------+------------------+------------------------------------------+
; LPM_WIDTH          ; 32               ; Untyped                                  ;
; LPM_CVALUE         ; 540              ; Untyped                                  ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                  ;
; CBXI_PARAMETER     ; lpm_constant_nk4 ; Untyped                                  ;
+--------------------+------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: life_top:inst36|LPM_CONSTANT:inst87 ;
+--------------------+------------------+------------------------------------------+
; Parameter Name     ; Value            ; Type                                     ;
+--------------------+------------------+------------------------------------------+
; LPM_WIDTH          ; 32               ; Untyped                                  ;
; LPM_CVALUE         ; 490              ; Untyped                                  ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                  ;
; CBXI_PARAMETER     ; lpm_constant_7m4 ; Untyped                                  ;
+--------------------+------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:inst48|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------+---------------------------------+
; Parameter Name                     ; Value                   ; Type                            ;
+------------------------------------+-------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                         ;
; OPERATION_MODE                     ; ROM                     ; Untyped                         ;
; WIDTH_A                            ; 8                       ; Signed Integer                  ;
; WIDTHAD_A                          ; 17                      ; Signed Integer                  ;
; NUMWORDS_A                         ; 131072                  ; Signed Integer                  ;
; OUTDATA_REG_A                      ; CLOCK0                  ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                         ;
; WIDTH_B                            ; 1                       ; Signed Integer                  ;
; WIDTHAD_B                          ; 1                       ; Signed Integer                  ;
; NUMWORDS_B                         ; 0                       ; Signed Integer                  ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                       ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                       ; Signed Integer                  ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                         ;
; BYTE_SIZE                          ; 8                       ; Signed Integer                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                         ;
; INIT_FILE                          ; ./images/background.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                       ; Signed Integer                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                  ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                  ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                       ; Signed Integer                  ;
; DEVICE_FAMILY                      ; Cyclone V               ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_6o24         ; Untyped                         ;
+------------------------------------+-------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_CONSTANT:inst51 ;
+--------------------+------------------+--------------------------+
; Parameter Name     ; Value            ; Type                     ;
+--------------------+------------------+--------------------------+
; LPM_WIDTH          ; 32               ; Untyped                  ;
; LPM_CVALUE         ; 2                ; Untyped                  ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                  ;
; CBXI_PARAMETER     ; lpm_constant_3j4 ; Untyped                  ;
+--------------------+------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_CONSTANT:inst50 ;
+--------------------+------------------+--------------------------+
; Parameter Name     ; Value            ; Type                     ;
+--------------------+------------------+--------------------------+
; LPM_WIDTH          ; 32               ; Untyped                  ;
; LPM_CVALUE         ; 640              ; Untyped                  ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                  ;
; CBXI_PARAMETER     ; lpm_constant_cj4 ; Untyped                  ;
+--------------------+------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_CONSTANT:inst52 ;
+--------------------+------------------+--------------------------+
; Parameter Name     ; Value            ; Type                     ;
+--------------------+------------------+--------------------------+
; LPM_WIDTH          ; 32               ; Untyped                  ;
; LPM_CVALUE         ; 480              ; Untyped                  ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                  ;
; CBXI_PARAMETER     ; lpm_constant_ok4 ; Untyped                  ;
+--------------------+------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                   ;
+-------------------------------------------------+------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                          ; Type           ;
+-------------------------------------------------+------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                  ; String         ;
; sld_node_info                                   ; 805334528                                      ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                ; String         ;
; SLD_IP_VERSION                                  ; 6                                              ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                              ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                              ; Signed Integer ;
; sld_data_bits                                   ; 6                                              ; Untyped        ;
; sld_trigger_bits                                ; 6                                              ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                             ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                          ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                          ; Signed Integer ;
; sld_incremental_routing                         ; 1                                              ; Untyped        ;
; sld_sample_depth                                ; 128                                            ; Untyped        ;
; sld_segment_size                                ; 128                                            ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                           ; Untyped        ;
; sld_state_bits                                  ; 11                                             ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                              ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                              ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                              ; Signed Integer ;
; sld_trigger_level                               ; 1                                              ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                              ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                              ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                              ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                              ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                              ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_vga_game_auto_signaltap_0_1_f9a7, ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                              ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                              ; Untyped        ;
; sld_ram_pipeline                                ; 0                                              ; Untyped        ;
; sld_counter_pipeline                            ; 0                                              ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                              ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                           ; String         ;
; sld_inversion_mask_length                       ; 21                                             ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000                          ; Untyped        ;
; sld_power_up_trigger                            ; 0                                              ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                      ; String         ;
; sld_state_flow_use_generated                    ; 0                                              ; Untyped        ;
; sld_current_resource_width                      ; 1                                              ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                            ; Untyped        ;
; sld_storage_qualifier_bits                      ; 6                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                            ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                              ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                          ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                              ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                              ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                              ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VEC_TO_7SEG:inst9|lpm_divide:Mod2 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                  ;
; LPM_WIDTHD             ; 32             ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VEC_TO_7SEG:inst9|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                  ;
; LPM_WIDTHD             ; 5              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_bpo ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VEC_TO_7SEG:inst9|lpm_divide:Mod1 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                  ;
; LPM_WIDTHD             ; 32             ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VEC_TO_7SEG:inst9|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                  ;
; LPM_WIDTHD             ; 8              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_epo ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VEC_TO_7SEG:inst9|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                  ;
; LPM_WIDTHD             ; 32             ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ceiling:inst11|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                               ;
; LPM_WIDTHD             ; 32             ; Untyped                               ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                               ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: floor:inst10|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                             ;
; LPM_WIDTHD             ; 32             ; Untyped                             ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                             ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: image_addr_conv:inst49|lpm_divide:Div2 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                       ;
; LPM_WIDTHD             ; 32             ; Untyped                                       ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                       ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_rqo ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: image_addr_conv:inst49|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                       ;
; LPM_WIDTHD             ; 32             ; Untyped                                       ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                       ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_rqo ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: food_move:inst30|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 31             ; Untyped                                 ;
; LPM_WIDTHD             ; 31             ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_45m ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: food_move:inst29|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 31             ; Untyped                                 ;
; LPM_WIDTHD             ; 31             ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_45m ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: food_move:inst31|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 31             ; Untyped                                 ;
; LPM_WIDTHD             ; 31             ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_45m ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                              ;
+-------------------------------------------+---------------------------------------------------+
; Name                                      ; Value                                             ;
+-------------------------------------------+---------------------------------------------------+
; Number of entity instances                ; 1                                                 ;
; Entity Instance                           ; background:inst48|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                               ;
;     -- WIDTH_A                            ; 8                                                 ;
;     -- NUMWORDS_A                         ; 131072                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                            ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 0                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
+-------------------------------------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 6                   ; 6                ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 1                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                           ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                     ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------+
; 0              ; NONE        ; 9     ; 1     ; Read/Write ; lpm_con:inst14|lpm_constant:LPM_CONSTANT_component|lpm_constant_gi8:ag ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition                ;
+-----------------------------------------------------------+--------+
; Type                                                      ; Count  ;
+-----------------------------------------------------------+--------+
; arriav_ff                                                 ; 1115   ;
;     CLR                                                   ; 261    ;
;     CLR SCLR                                              ; 161    ;
;     ENA                                                   ; 41     ;
;     ENA CLR                                               ; 363    ;
;     ENA CLR SCLR                                          ; 169    ;
;     ENA SCLR                                              ; 96     ;
;     ENA SLD                                               ; 16     ;
;     plain                                                 ; 8      ;
; arriav_lcell_comb                                         ; 20056  ;
;     arith                                                 ; 6728   ;
;         0 data inputs                                     ; 686    ;
;         1 data inputs                                     ; 1469   ;
;         2 data inputs                                     ; 588    ;
;         3 data inputs                                     ; 1887   ;
;         4 data inputs                                     ; 2098   ;
;     extend                                                ; 472    ;
;         7 data inputs                                     ; 472    ;
;     normal                                                ; 12510  ;
;         0 data inputs                                     ; 1      ;
;         1 data inputs                                     ; 43     ;
;         2 data inputs                                     ; 4337   ;
;         3 data inputs                                     ; 898    ;
;         4 data inputs                                     ; 3079   ;
;         5 data inputs                                     ; 1162   ;
;         6 data inputs                                     ; 2990   ;
;     shared                                                ; 346    ;
;         0 data inputs                                     ; 32     ;
;         1 data inputs                                     ; 62     ;
;         2 data inputs                                     ; 248    ;
;         3 data inputs                                     ; 4      ;
; arriav_mac                                                ; 8      ;
; blackbox                                                  ; 1      ;
;         udio_codec_controller:audio_codec_controller_inst ; 1      ;
; boundary_port                                             ; 97     ;
; stratixv_ram_block                                        ; 128    ;
;                                                           ;        ;
; Max LUT depth                                             ; 143.00 ;
; Average LUT depth                                         ; 63.11  ;
+-----------------------------------------------------------+--------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:58     ;
+----------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                         ;
+-------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------+---------+
; Name                                ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                     ; Details ;
+-------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------+---------+
; CLOCK_50                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                              ; N/A     ;
; collision_detect:inst34|food_eaten5 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; collision_detect:inst34|food_eaten5_t ; N/A     ;
; collision_detect:inst34|food_eaten5 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; collision_detect:inst34|food_eaten5_t ; N/A     ;
; collision_detect:inst34|food_eaten6 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; collision_detect:inst34|food_eaten6_t ; N/A     ;
; collision_detect:inst34|food_eaten6 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; collision_detect:inst34|food_eaten6_t ; N/A     ;
; collision_detect:inst34|food_eaten7 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; collision_detect:inst34|food_eaten7_t ; N/A     ;
; collision_detect:inst34|food_eaten7 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; collision_detect:inst34|food_eaten7_t ; N/A     ;
; endOfFrame                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:inst|endOfFrame        ; N/A     ;
; endOfFrame                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:inst|endOfFrame        ; N/A     ;
; game_logic:inst28|food_eaten        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst35~_wirecell                      ; N/A     ;
; game_logic:inst28|food_eaten        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst35~_wirecell                      ; N/A     ;
; game_logic:inst28|sec               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; one_sec_turbo:inst45|one_sec_flag     ; N/A     ;
; game_logic:inst28|sec               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; one_sec_turbo:inst45|one_sec_flag     ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
+-------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Fri Jun 15 18:28:10 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga_game -c vga_game
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file vga_controller/vga_controller.vhd
    Info (12022): Found design unit 1: VGA_Controller-behav File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/VGA_Controller/VGA_Controller.vhd Line: 32
    Info (12023): Found entity 1: VGA_Controller File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/VGA_Controller/VGA_Controller.vhd Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/top_siftach.bdf
    Info (12023): Found entity 1: TOP_SIFTACH
Warning (12019): Can't analyze file -- file rtl/timer.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file rtl/smileyfacemove.vhd
    Info (12022): Found design unit 1: smileyfacemove-behav File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/smileyfacemove.vhd Line: 22
    Info (12023): Found entity 1: smileyfacemove File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/smileyfacemove.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file rtl/smileyface_object.vhd
    Info (12022): Found design unit 1: smileyface_object-behav File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/smileyface_object.vhd Line: 24
    Info (12023): Found entity 1: smileyface_object File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/smileyface_object.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file rtl/objects_mux.vhd
    Info (12022): Found design unit 1: objects_mux-behav File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/objects_mux.vhd Line: 62
    Info (12023): Found entity 1: objects_mux File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/objects_mux.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file rtl/back_ground_draw.vhd
    Info (12022): Found design unit 1: back_ground_draw-behav File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/back_ground_draw.vhd Line: 20
    Info (12023): Found entity 1: back_ground_draw File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/back_ground_draw.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file rtl/rect_draw.vhd
    Info (12022): Found design unit 1: rect_draw-behav File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/rect_draw.vhd Line: 21
    Info (12023): Found entity 1: rect_draw File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/rect_draw.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file lpm_con.vhd
    Info (12022): Found design unit 1: lpm_con-SYN File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/lpm_con.vhd Line: 51
    Info (12023): Found entity 1: lpm_con File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/lpm_con.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file rtl/collision_detect.vhd
    Info (12022): Found design unit 1: collision_detect-behav File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/collision_detect.vhd Line: 29
    Info (12023): Found entity 1: collision_detect File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/collision_detect.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file rtl/game_logic.vhd
    Info (12022): Found design unit 1: game_logic-behav File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/game_logic.vhd Line: 26
    Info (12023): Found entity 1: game_logic File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/game_logic.vhd Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file audio_codec_controller.qxp
    Info (12023): Found entity 1: audio_codec_controller File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
Info (12021): Found 2 design units, including 1 entities, in source file floor.vhd
    Info (12022): Found design unit 1: floor-behav File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/floor.vhd Line: 23
    Info (12023): Found entity 1: floor File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/floor.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file ceiling.vhd
    Info (12022): Found design unit 1: ceiling-behav File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/ceiling.vhd Line: 23
    Info (12023): Found entity 1: ceiling File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/ceiling.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file object_1.vhd
    Info (12022): Found design unit 1: object_1-behav File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1.vhd Line: 24
    Info (12023): Found entity 1: object_1 File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file object_1_move.vhd
    Info (12022): Found design unit 1: object_1_move-behav File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 22
    Info (12023): Found entity 1: object_1_move File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 9
Info (12021): Found 4 design units, including 2 entities, in source file lpm_con32.vhd
    Info (12022): Found design unit 1: lpm_con32_lpm_constant_g3b-RTL File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/lpm_con32.vhd Line: 51
    Info (12022): Found design unit 2: lpm_con32-RTL File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/lpm_con32.vhd Line: 104
    Info (12023): Found entity 1: lpm_con32_lpm_constant_g3b File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/lpm_con32.vhd Line: 44
    Info (12023): Found entity 2: lpm_con32 File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/lpm_con32.vhd Line: 96
Info (12021): Found 2 design units, including 1 entities, in source file one_sec_turbo.vhd
    Info (12022): Found design unit 1: one_sec_turbo-behavior File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/one_sec_turbo.vhd Line: 14
    Info (12023): Found entity 1: one_sec_turbo File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/one_sec_turbo.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file hexss.vhd
    Info (12022): Found design unit 1: HEXSS-behavior File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/hexss.vhd Line: 10
    Info (12023): Found entity 1: HEXSS File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/hexss.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file random.vhd
    Info (12022): Found design unit 1: random-behav File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/random.vhd Line: 16
    Info (12023): Found entity 1: random File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/random.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file helicopter_object.vhd
    Info (12022): Found design unit 1: helicopter_object-behav File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/helicopter_object.vhd Line: 24
    Info (12023): Found entity 1: helicopter_object File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/helicopter_object.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file vec_to_7seg.vhd
    Info (12022): Found design unit 1: VEC_TO_7SEG-behav File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/VEC_TO_7SEG.vhd Line: 20
    Info (12023): Found entity 1: VEC_TO_7SEG File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/VEC_TO_7SEG.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file spped_scaler.vhd
    Info (12022): Found design unit 1: speed_scaler-behav File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/spped_scaler.vhd Line: 17
    Info (12023): Found entity 1: speed_scaler File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/spped_scaler.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file food_move.vhd
    Info (12022): Found design unit 1: food_move-behav File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 22
    Info (12023): Found entity 1: food_move File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file life_object.vhd
    Info (12022): Found design unit 1: life_object-behav File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/life_object.vhd Line: 24
    Info (12023): Found entity 1: life_object File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/life_object.vhd Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file life_top.bdf
    Info (12023): Found entity 1: life_top
Info (12021): Found 1 design units, including 1 entities, in source file random_top.bdf
    Info (12023): Found entity 1: random_top
Info (12021): Found 2 design units, including 1 entities, in source file background.vhd
    Info (12022): Found design unit 1: background-SYN File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/background.vhd Line: 52
    Info (12023): Found entity 1: background File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/background.vhd Line: 42
Info (12127): Elaborating entity "TOP_SIFTACH" for the top level hierarchy
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:inst"
Info (12128): Elaborating entity "objects_mux" for hierarchy "objects_mux:inst32"
Warning (12125): Using design file fish_object.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: fish_object-behav File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/fish_object.vhd Line: 24
    Info (12023): Found entity 1: fish_object File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/fish_object.vhd Line: 10
Info (12128): Elaborating entity "fish_object" for hierarchy "fish_object:inst22"
Info (12128): Elaborating entity "smileyfacemove" for hierarchy "smileyfacemove:inst3"
Warning (10631): VHDL Process Statement warning at smileyfacemove.vhd(33): inferring latch(es) for signal or variable "ObjectStartX_t", which holds its previous value in one or more paths through the process File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/smileyfacemove.vhd Line: 33
Info (10041): Inferred latch for "ObjectStartX_t[0]" at smileyfacemove.vhd(33) File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/smileyfacemove.vhd Line: 33
Info (10041): Inferred latch for "ObjectStartX_t[1]" at smileyfacemove.vhd(33) File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/smileyfacemove.vhd Line: 33
Info (10041): Inferred latch for "ObjectStartX_t[2]" at smileyfacemove.vhd(33) File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/smileyfacemove.vhd Line: 33
Info (10041): Inferred latch for "ObjectStartX_t[3]" at smileyfacemove.vhd(33) File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/smileyfacemove.vhd Line: 33
Info (10041): Inferred latch for "ObjectStartX_t[4]" at smileyfacemove.vhd(33) File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/smileyfacemove.vhd Line: 33
Info (10041): Inferred latch for "ObjectStartX_t[5]" at smileyfacemove.vhd(33) File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/smileyfacemove.vhd Line: 33
Info (10041): Inferred latch for "ObjectStartX_t[6]" at smileyfacemove.vhd(33) File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/smileyfacemove.vhd Line: 33
Info (10041): Inferred latch for "ObjectStartX_t[7]" at smileyfacemove.vhd(33) File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/smileyfacemove.vhd Line: 33
Info (10041): Inferred latch for "ObjectStartX_t[8]" at smileyfacemove.vhd(33) File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/smileyfacemove.vhd Line: 33
Info (10041): Inferred latch for "ObjectStartX_t[9]" at smileyfacemove.vhd(33) File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/smileyfacemove.vhd Line: 33
Info (12128): Elaborating entity "game_logic" for hierarchy "game_logic:inst28"
Info (12128): Elaborating entity "one_sec_turbo" for hierarchy "one_sec_turbo:inst45"
Info (12128): Elaborating entity "collision_detect" for hierarchy "collision_detect:inst34"
Info (12128): Elaborating entity "floor" for hierarchy "floor:inst10"
Info (12128): Elaborating entity "ceiling" for hierarchy "ceiling:inst11"
Warning (12125): Using design file shark1_object.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: shark1_object-behav File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/shark1_object.vhd Line: 24
    Info (12023): Found entity 1: shark1_object File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/shark1_object.vhd Line: 10
Info (12128): Elaborating entity "shark1_object" for hierarchy "shark1_object:inst16"
Info (12128): Elaborating entity "object_1_move" for hierarchy "object_1_move:inst71"
Warning (10492): VHDL Process Statement warning at object_1_move.vhd(33): signal "StartY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 33
Warning (10492): VHDL Process Statement warning at object_1_move.vhd(34): signal "StartY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 34
Info (12128): Elaborating entity "random_top" for hierarchy "random_top:inst37"
Info (12128): Elaborating entity "random" for hierarchy "random_top:inst37|random:inst63"
Warning (10492): VHDL Process Statement warning at random.vhd(25): signal "init" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/random.vhd Line: 25
Warning (10492): VHDL Process Statement warning at random.vhd(31): signal "random_t" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/random.vhd Line: 31
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "random_top:inst37|LPM_CONSTANT:inst67"
Info (12130): Elaborated megafunction instantiation "random_top:inst37|LPM_CONSTANT:inst67"
Info (12133): Instantiated megafunction "random_top:inst37|LPM_CONSTANT:inst67" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "410"
    Info (12134): Parameter "LPM_WIDTH" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_rk4.tdf
    Info (12023): Found entity 1: lpm_constant_rk4 File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_constant_rk4.tdf Line: 22
Info (12128): Elaborating entity "lpm_constant_rk4" for hierarchy "random_top:inst37|LPM_CONSTANT:inst67|lpm_constant_rk4:ag" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_constant.tdf Line: 45
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "random_top:inst37|LPM_CONSTANT:inst68"
Info (12130): Elaborated megafunction instantiation "random_top:inst37|LPM_CONSTANT:inst68"
Info (12133): Instantiated megafunction "random_top:inst37|LPM_CONSTANT:inst68" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "40"
    Info (12134): Parameter "LPM_WIDTH" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_aj4.tdf
    Info (12023): Found entity 1: lpm_constant_aj4 File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_constant_aj4.tdf Line: 22
Info (12128): Elaborating entity "lpm_constant_aj4" for hierarchy "random_top:inst37|LPM_CONSTANT:inst68|lpm_constant_aj4:ag" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_constant.tdf Line: 45
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "random_top:inst37|LPM_CONSTANT:inst69"
Info (12130): Elaborated megafunction instantiation "random_top:inst37|LPM_CONSTANT:inst69"
Info (12133): Instantiated megafunction "random_top:inst37|LPM_CONSTANT:inst69" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "300"
    Info (12134): Parameter "LPM_WIDTH" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_mk4.tdf
    Info (12023): Found entity 1: lpm_constant_mk4 File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_constant_mk4.tdf Line: 22
Info (12128): Elaborating entity "lpm_constant_mk4" for hierarchy "random_top:inst37|LPM_CONSTANT:inst69|lpm_constant_mk4:ag" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_constant.tdf Line: 45
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "random_top:inst37|LPM_CONSTANT:inst70"
Info (12130): Elaborated megafunction instantiation "random_top:inst37|LPM_CONSTANT:inst70"
Info (12133): Instantiated megafunction "random_top:inst37|LPM_CONSTANT:inst70" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "100"
    Info (12134): Parameter "LPM_WIDTH" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_bj4.tdf
    Info (12023): Found entity 1: lpm_constant_bj4 File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_constant_bj4.tdf Line: 22
Info (12128): Elaborating entity "lpm_constant_bj4" for hierarchy "random_top:inst37|LPM_CONSTANT:inst70|lpm_constant_bj4:ag" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_constant.tdf Line: 45
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "random_top:inst37|LPM_CONSTANT:inst84"
Info (12130): Elaborated megafunction instantiation "random_top:inst37|LPM_CONSTANT:inst84"
Info (12133): Instantiated megafunction "random_top:inst37|LPM_CONSTANT:inst84" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "32"
    Info (12134): Parameter "LPM_WIDTH" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_2j4.tdf
    Info (12023): Found entity 1: lpm_constant_2j4 File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_constant_2j4.tdf Line: 22
Info (12128): Elaborating entity "lpm_constant_2j4" for hierarchy "random_top:inst37|LPM_CONSTANT:inst84|lpm_constant_2j4:ag" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_constant.tdf Line: 45
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "random_top:inst37|LPM_CONSTANT:inst83"
Info (12130): Elaborated megafunction instantiation "random_top:inst37|LPM_CONSTANT:inst83"
Info (12133): Instantiated megafunction "random_top:inst37|LPM_CONSTANT:inst83" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "651"
    Info (12134): Parameter "LPM_WIDTH" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_sk4.tdf
    Info (12023): Found entity 1: lpm_constant_sk4 File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_constant_sk4.tdf Line: 22
Info (12128): Elaborating entity "lpm_constant_sk4" for hierarchy "random_top:inst37|LPM_CONSTANT:inst83|lpm_constant_sk4:ag" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_constant.tdf Line: 45
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "random_top:inst37|LPM_CONSTANT:inst82"
Info (12130): Elaborated megafunction instantiation "random_top:inst37|LPM_CONSTANT:inst82"
Info (12133): Instantiated megafunction "random_top:inst37|LPM_CONSTANT:inst82" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "123"
    Info (12134): Parameter "LPM_WIDTH" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_pk4.tdf
    Info (12023): Found entity 1: lpm_constant_pk4 File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_constant_pk4.tdf Line: 22
Info (12128): Elaborating entity "lpm_constant_pk4" for hierarchy "random_top:inst37|LPM_CONSTANT:inst82|lpm_constant_pk4:ag" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_constant.tdf Line: 45
Warning (12125): Using design file shark2_object.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: shark2_object-behav File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/shark2_object.vhd Line: 24
    Info (12023): Found entity 1: shark2_object File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/shark2_object.vhd Line: 10
Info (12128): Elaborating entity "shark2_object" for hierarchy "shark2_object:inst20"
Info (12128): Elaborating entity "speed_scaler" for hierarchy "speed_scaler:inst24"
Warning (12125): Using design file food_object.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: food_object-behav File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_object.vhd Line: 24
    Info (12023): Found entity 1: food_object File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_object.vhd Line: 10
Info (12128): Elaborating entity "food_object" for hierarchy "food_object:inst13"
Info (12128): Elaborating entity "food_move" for hierarchy "food_move:inst31"
Warning (10492): VHDL Process Statement warning at food_move.vhd(37): signal "StartX" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 37
Warning (10492): VHDL Process Statement warning at food_move.vhd(38): signal "StartX" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 38
Warning (10492): VHDL Process Statement warning at food_move.vhd(39): signal "collision" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 39
Warning (10492): VHDL Process Statement warning at food_move.vhd(40): signal "StartX" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 40
Warning (10492): VHDL Process Statement warning at food_move.vhd(41): signal "StartX" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 41
Warning (12125): Using design file test_toggle.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: test_toggle
Info (12128): Elaborating entity "test_toggle" for hierarchy "test_toggle:inst12"
Warning (12125): Using design file byterec.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: byterec-arc_byterec File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/byterec.vhd Line: 28
    Info (12023): Found entity 1: byterec File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/byterec.vhd Line: 18
Info (12128): Elaborating entity "byterec" for hierarchy "test_toggle:inst12|byterec:inst4"
Warning (12125): Using design file bitrec.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: bitrec-arc_bitrec File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/bitrec.vhd Line: 17
    Info (12023): Found entity 1: bitrec File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/bitrec.vhd Line: 8
Info (12128): Elaborating entity "bitrec" for hierarchy "test_toggle:inst12|bitrec:inst2"
Warning (12125): Using design file lpf.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: lpf-arc_lpf File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/lpf.vhd Line: 16
    Info (12023): Found entity 1: lpf File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/lpf.vhd Line: 10
Info (12128): Elaborating entity "lpf" for hierarchy "test_toggle:inst12|lpf:cleaner"
Warning (12125): Using design file num_lock.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: NUM_LOCK-behavior File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/num_lock.vhd Line: 15
    Info (12023): Found entity 1: NUM_LOCK File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/num_lock.vhd Line: 5
Info (12128): Elaborating entity "NUM_LOCK" for hierarchy "test_toggle:inst12|NUM_LOCK:inst"
Info (12128): Elaborating entity "lpm_con" for hierarchy "lpm_con:inst14"
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "lpm_con:inst14|LPM_CONSTANT:LPM_CONSTANT_component" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/lpm_con.vhd Line: 72
Info (12130): Elaborated megafunction instantiation "lpm_con:inst14|LPM_CONSTANT:LPM_CONSTANT_component" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/lpm_con.vhd Line: 72
Info (12133): Instantiated megafunction "lpm_con:inst14|LPM_CONSTANT:LPM_CONSTANT_component" with the following parameter: File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/lpm_con.vhd Line: 72
    Info (12134): Parameter "lpm_cvalue" = "41"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=NONE"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_gi8.tdf
    Info (12023): Found entity 1: lpm_constant_gi8 File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_constant_gi8.tdf Line: 25
Info (12128): Elaborating entity "lpm_constant_gi8" for hierarchy "lpm_con:inst14|LPM_CONSTANT:LPM_CONSTANT_component|lpm_constant_gi8:ag" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_constant.tdf Line: 45
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "lpm_con:inst14|LPM_CONSTANT:LPM_CONSTANT_component|lpm_constant_gi8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_constant_gi8.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "lpm_con:inst14|LPM_CONSTANT:LPM_CONSTANT_component|lpm_constant_gi8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_constant_gi8.tdf Line: 30
Info (12133): Instantiated megafunction "lpm_con:inst14|LPM_CONSTANT:LPM_CONSTANT_component|lpm_constant_gi8:ag|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_constant_gi8.tdf Line: 30
    Info (12134): Parameter "CVALUE" = "000101001"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "0"
    Info (12134): Parameter "IS_READABLE" = "0"
    Info (12134): Parameter "NODE_NAME" = "0"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "9"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "lpm_con:inst14|LPM_CONSTANT:LPM_CONSTANT_component|lpm_constant_gi8:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "lpm_con:inst14|LPM_CONSTANT:LPM_CONSTANT_component|lpm_constant_gi8:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "lpm_con:inst14|LPM_CONSTANT:LPM_CONSTANT_component|lpm_constant_gi8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 456
Info (12128): Elaborating entity "life_top" for hierarchy "life_top:inst36"
Info (12128): Elaborating entity "life_object" for hierarchy "life_top:inst36|life_object:inst25"
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "life_top:inst36|LPM_CONSTANT:inst85"
Info (12130): Elaborated megafunction instantiation "life_top:inst36|LPM_CONSTANT:inst85"
Info (12133): Instantiated megafunction "life_top:inst36|LPM_CONSTANT:inst85" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "590"
    Info (12134): Parameter "LPM_WIDTH" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_tk4.tdf
    Info (12023): Found entity 1: lpm_constant_tk4 File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_constant_tk4.tdf Line: 22
Info (12128): Elaborating entity "lpm_constant_tk4" for hierarchy "life_top:inst36|LPM_CONSTANT:inst85|lpm_constant_tk4:ag" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_constant.tdf Line: 45
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "life_top:inst36|LPM_CONSTANT:inst86"
Info (12130): Elaborated megafunction instantiation "life_top:inst36|LPM_CONSTANT:inst86"
Info (12133): Instantiated megafunction "life_top:inst36|LPM_CONSTANT:inst86" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "540"
    Info (12134): Parameter "LPM_WIDTH" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_nk4.tdf
    Info (12023): Found entity 1: lpm_constant_nk4 File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_constant_nk4.tdf Line: 22
Info (12128): Elaborating entity "lpm_constant_nk4" for hierarchy "life_top:inst36|LPM_CONSTANT:inst86|lpm_constant_nk4:ag" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_constant.tdf Line: 45
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "life_top:inst36|LPM_CONSTANT:inst87"
Info (12130): Elaborated megafunction instantiation "life_top:inst36|LPM_CONSTANT:inst87"
Info (12133): Instantiated megafunction "life_top:inst36|LPM_CONSTANT:inst87" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "490"
    Info (12134): Parameter "LPM_WIDTH" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_7m4.tdf
    Info (12023): Found entity 1: lpm_constant_7m4 File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_constant_7m4.tdf Line: 22
Info (12128): Elaborating entity "lpm_constant_7m4" for hierarchy "life_top:inst36|LPM_CONSTANT:inst87|lpm_constant_7m4:ag" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_constant.tdf Line: 45
Info (12128): Elaborating entity "background" for hierarchy "background:inst48"
Info (12128): Elaborating entity "altsyncram" for hierarchy "background:inst48|altsyncram:altsyncram_component" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/background.vhd Line: 59
Info (12130): Elaborated megafunction instantiation "background:inst48|altsyncram:altsyncram_component" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/background.vhd Line: 59
Info (12133): Instantiated megafunction "background:inst48|altsyncram:altsyncram_component" with the following parameter: File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/background.vhd Line: 59
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "./images/background.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "131072"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6o24.tdf
    Info (12023): Found entity 1: altsyncram_6o24 File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/altsyncram_6o24.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_6o24" for hierarchy "background:inst48|altsyncram:altsyncram_component|altsyncram_6o24:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (113028): 54272 out of 131072 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/images/background.mif Line: 1
    Warning (113027): Addresses ranging from 76800 to 131071 are not initialized File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/images/background.mif Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_m2a.tdf
    Info (12023): Found entity 1: decode_m2a File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/decode_m2a.tdf Line: 22
Info (12128): Elaborating entity "decode_m2a" for hierarchy "background:inst48|altsyncram:altsyncram_component|altsyncram_6o24:auto_generated|decode_m2a:rden_decode" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/altsyncram_6o24.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_dhb.tdf
    Info (12023): Found entity 1: mux_dhb File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/mux_dhb.tdf Line: 22
Info (12128): Elaborating entity "mux_dhb" for hierarchy "background:inst48|altsyncram:altsyncram_component|altsyncram_6o24:auto_generated|mux_dhb:mux2" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/altsyncram_6o24.tdf Line: 41
Warning (12125): Using design file image_addr_conv.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: image_addr_conv-Behavioral File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/image_addr_conv.vhd Line: 19
    Info (12023): Found entity 1: image_addr_conv File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/image_addr_conv.vhd Line: 6
Info (12128): Elaborating entity "image_addr_conv" for hierarchy "image_addr_conv:inst49"
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "LPM_CONSTANT:inst51"
Info (12130): Elaborated megafunction instantiation "LPM_CONSTANT:inst51"
Info (12133): Instantiated megafunction "LPM_CONSTANT:inst51" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "2"
    Info (12134): Parameter "LPM_WIDTH" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_3j4.tdf
    Info (12023): Found entity 1: lpm_constant_3j4 File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_constant_3j4.tdf Line: 22
Info (12128): Elaborating entity "lpm_constant_3j4" for hierarchy "LPM_CONSTANT:inst51|lpm_constant_3j4:ag" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_constant.tdf Line: 45
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "LPM_CONSTANT:inst50"
Info (12130): Elaborated megafunction instantiation "LPM_CONSTANT:inst50"
Info (12133): Instantiated megafunction "LPM_CONSTANT:inst50" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "640"
    Info (12134): Parameter "LPM_WIDTH" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_cj4.tdf
    Info (12023): Found entity 1: lpm_constant_cj4 File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_constant_cj4.tdf Line: 22
Info (12128): Elaborating entity "lpm_constant_cj4" for hierarchy "LPM_CONSTANT:inst50|lpm_constant_cj4:ag" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_constant.tdf Line: 45
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "LPM_CONSTANT:inst52"
Info (12130): Elaborated megafunction instantiation "LPM_CONSTANT:inst52"
Info (12133): Instantiated megafunction "LPM_CONSTANT:inst52" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "480"
    Info (12134): Parameter "LPM_WIDTH" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_ok4.tdf
    Info (12023): Found entity 1: lpm_constant_ok4 File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_constant_ok4.tdf Line: 22
Info (12128): Elaborating entity "lpm_constant_ok4" for hierarchy "LPM_CONSTANT:inst52|lpm_constant_ok4:ag" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_constant.tdf Line: 45
Warning (12125): Using design file experiment_sinus_generator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: experiment_sinus_generator
Info (12128): Elaborating entity "experiment_sinus_generator" for hierarchy "experiment_sinus_generator:inst1"
Info (12128): Elaborating entity "audio_codec_controller" for hierarchy "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst"
Warning (12125): Using design file qubetable.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: QubeTable-arch File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/qubetable.vhd Line: 21
    Info (12023): Found entity 1: QubeTable File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/qubetable.vhd Line: 12
Info (12128): Elaborating entity "QubeTable" for hierarchy "experiment_sinus_generator:inst1|QubeTable:inst3"
Warning (12125): Using design file addr_counter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: addr_counter-Behavioral File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/addr_counter.vhd Line: 14
    Info (12023): Found entity 1: addr_counter File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/addr_counter.vhd Line: 6
Info (12128): Elaborating entity "addr_counter" for hierarchy "experiment_sinus_generator:inst1|addr_counter:addr_counter_inst"
Warning (12125): Using design file prescaler.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: prescaler-behave File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/prescaler.vhd Line: 26
    Info (12023): Found entity 1: prescaler File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/prescaler.vhd Line: 13
Info (12128): Elaborating entity "prescaler" for hierarchy "experiment_sinus_generator:inst1|prescaler:inst2"
Info (12128): Elaborating entity "HEXSS" for hierarchy "HEXSS:inst5"
Info (12128): Elaborating entity "VEC_TO_7SEG" for hierarchy "VEC_TO_7SEG:inst9"
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_2po.tdf
    Info (12023): Found entity 1: sld_ela_trigger_2po File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/sld_ela_trigger_2po.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_vga_game_auto_signaltap_0_1_f9a7.v
    Info (12023): Found entity 1: sld_reserved_vga_game_auto_signaltap_0_1_f9a7 File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/sld_reserved_vga_game_auto_signaltap_0_1_f9a7.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i884.tdf
    Info (12023): Found entity 1: altsyncram_i884 File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/altsyncram_i884.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/mux_elc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/decode_vnf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_f7i.tdf
    Info (12023): Found entity 1: cntr_f7i File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/cntr_f7i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b9c.tdf
    Info (12023): Found entity 1: cmpr_b9c File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/cmpr_b9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/cntr_4vi.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/cntr_09i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/cmpr_c9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/cntr_kri.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/cmpr_99c.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2018.06.15.18:28:39 Progress: Loading sld1ebefb95/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1ebefb95/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/ip/sld1ebefb95/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12240): Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis
Info (278001): Inferred 12 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VEC_TO_7SEG:inst9|Mod2" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/VEC_TO_7SEG.vhd Line: 30
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VEC_TO_7SEG:inst9|Div1" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/VEC_TO_7SEG.vhd Line: 29
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VEC_TO_7SEG:inst9|Mod1" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/VEC_TO_7SEG.vhd Line: 29
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VEC_TO_7SEG:inst9|Div0" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/VEC_TO_7SEG.vhd Line: 28
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VEC_TO_7SEG:inst9|Mod0" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/VEC_TO_7SEG.vhd Line: 28
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ceiling:inst11|Mod0" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/ceiling.vhd Line: 245
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "floor:inst10|Mod0" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/floor.vhd Line: 138
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "image_addr_conv:inst49|Div2" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/image_addr_conv.vhd Line: 29
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "image_addr_conv:inst49|Div0" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/image_addr_conv.vhd Line: 29
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "food_move:inst30|Mod0" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 46
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "food_move:inst29|Mod0" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 46
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "food_move:inst31|Mod0" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 46
Info (12130): Elaborated megafunction instantiation "VEC_TO_7SEG:inst9|lpm_divide:Mod2" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/VEC_TO_7SEG.vhd Line: 30
Info (12133): Instantiated megafunction "VEC_TO_7SEG:inst9|lpm_divide:Mod2" with the following parameter: File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/VEC_TO_7SEG.vhd Line: 30
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_uio.tdf
    Info (12023): Found entity 1: lpm_divide_uio File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_divide_uio.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info (12023): Found entity 1: abs_divider_4dg File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/abs_divider_4dg.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf
    Info (12023): Found entity 1: alt_u_div_o2f File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/alt_u_div_o2f.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf
    Info (12023): Found entity 1: lpm_abs_4p9 File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_abs_4p9.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "VEC_TO_7SEG:inst9|lpm_divide:Div1" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/VEC_TO_7SEG.vhd Line: 29
Info (12133): Instantiated megafunction "VEC_TO_7SEG:inst9|lpm_divide:Div1" with the following parameter: File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/VEC_TO_7SEG.vhd Line: 29
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_bpo.tdf
    Info (12023): Found entity 1: lpm_divide_bpo File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_divide_bpo.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf
    Info (12023): Found entity 1: abs_divider_kbg File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/abs_divider_kbg.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf
    Info (12023): Found entity 1: alt_u_div_ove File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/alt_u_div_ove.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_kn9.tdf
    Info (12023): Found entity 1: lpm_abs_kn9 File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_abs_kn9.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "VEC_TO_7SEG:inst9|lpm_divide:Div0" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/VEC_TO_7SEG.vhd Line: 28
Info (12133): Instantiated megafunction "VEC_TO_7SEG:inst9|lpm_divide:Div0" with the following parameter: File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/VEC_TO_7SEG.vhd Line: 28
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_epo.tdf
    Info (12023): Found entity 1: lpm_divide_epo File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_divide_epo.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf
    Info (12023): Found entity 1: abs_divider_nbg File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/abs_divider_nbg.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf
    Info (12023): Found entity 1: alt_u_div_uve File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/alt_u_div_uve.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_nn9.tdf
    Info (12023): Found entity 1: lpm_abs_nn9 File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_abs_nn9.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "ceiling:inst11|lpm_divide:Mod0" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/ceiling.vhd Line: 245
Info (12133): Instantiated megafunction "ceiling:inst11|lpm_divide:Mod0" with the following parameter: File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/ceiling.vhd Line: 245
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "floor:inst10|lpm_divide:Mod0" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/floor.vhd Line: 138
Info (12133): Instantiated megafunction "floor:inst10|lpm_divide:Mod0" with the following parameter: File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/floor.vhd Line: 138
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "image_addr_conv:inst49|lpm_divide:Div2" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/image_addr_conv.vhd Line: 29
Info (12133): Instantiated megafunction "image_addr_conv:inst49|lpm_divide:Div2" with the following parameter: File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/image_addr_conv.vhd Line: 29
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_rqo.tdf
    Info (12023): Found entity 1: lpm_divide_rqo File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_divide_rqo.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "image_addr_conv:inst49|lpm_divide:Div0" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/image_addr_conv.vhd Line: 29
Info (12133): Instantiated megafunction "image_addr_conv:inst49|lpm_divide:Div0" with the following parameter: File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/image_addr_conv.vhd Line: 29
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "food_move:inst30|lpm_divide:Mod0" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 46
Info (12133): Instantiated megafunction "food_move:inst30|lpm_divide:Mod0" with the following parameter: File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 46
    Info (12134): Parameter "LPM_WIDTHN" = "31"
    Info (12134): Parameter "LPM_WIDTHD" = "31"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_45m.tdf
    Info (12023): Found entity 1: lpm_divide_45m File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_divide_45m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7nh File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/sign_div_unsign_7nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf
    Info (12023): Found entity 1: alt_u_div_k2f File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/alt_u_div_k2f.tdf Line: 22
Info (13000): Registers with preset signals will power-up high File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/random.vhd Line: 24
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "food_move:inst29|ObjectStartX_t[31]" is converted into an equivalent circuit using register "food_move:inst29|ObjectStartX_t[31]~synth" and latch "food_move:inst29|ObjectStartX_t[31]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst29|ObjectStartX_t[30]" is converted into an equivalent circuit using register "food_move:inst29|ObjectStartX_t[30]~synth" and latch "food_move:inst29|ObjectStartX_t[30]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst29|ObjectStartX_t[29]" is converted into an equivalent circuit using register "food_move:inst29|ObjectStartX_t[29]~synth" and latch "food_move:inst29|ObjectStartX_t[29]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst29|ObjectStartX_t[28]" is converted into an equivalent circuit using register "food_move:inst29|ObjectStartX_t[28]~synth" and latch "food_move:inst29|ObjectStartX_t[28]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst29|ObjectStartX_t[27]" is converted into an equivalent circuit using register "food_move:inst29|ObjectStartX_t[27]~synth" and latch "food_move:inst29|ObjectStartX_t[27]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst29|ObjectStartX_t[26]" is converted into an equivalent circuit using register "food_move:inst29|ObjectStartX_t[26]~synth" and latch "food_move:inst29|ObjectStartX_t[26]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst29|ObjectStartX_t[25]" is converted into an equivalent circuit using register "food_move:inst29|ObjectStartX_t[25]~synth" and latch "food_move:inst29|ObjectStartX_t[25]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst29|ObjectStartX_t[24]" is converted into an equivalent circuit using register "food_move:inst29|ObjectStartX_t[24]~synth" and latch "food_move:inst29|ObjectStartX_t[24]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst29|ObjectStartX_t[23]" is converted into an equivalent circuit using register "food_move:inst29|ObjectStartX_t[23]~synth" and latch "food_move:inst29|ObjectStartX_t[23]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst29|ObjectStartX_t[22]" is converted into an equivalent circuit using register "food_move:inst29|ObjectStartX_t[22]~synth" and latch "food_move:inst29|ObjectStartX_t[22]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst29|ObjectStartX_t[21]" is converted into an equivalent circuit using register "food_move:inst29|ObjectStartX_t[21]~synth" and latch "food_move:inst29|ObjectStartX_t[21]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst29|ObjectStartX_t[20]" is converted into an equivalent circuit using register "food_move:inst29|ObjectStartX_t[20]~synth" and latch "food_move:inst29|ObjectStartX_t[20]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst29|ObjectStartX_t[19]" is converted into an equivalent circuit using register "food_move:inst29|ObjectStartX_t[19]~synth" and latch "food_move:inst29|ObjectStartX_t[19]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst29|ObjectStartX_t[18]" is converted into an equivalent circuit using register "food_move:inst29|ObjectStartX_t[18]~synth" and latch "food_move:inst29|ObjectStartX_t[18]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst29|ObjectStartX_t[17]" is converted into an equivalent circuit using register "food_move:inst29|ObjectStartX_t[17]~synth" and latch "food_move:inst29|ObjectStartX_t[17]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst29|ObjectStartX_t[16]" is converted into an equivalent circuit using register "food_move:inst29|ObjectStartX_t[16]~synth" and latch "food_move:inst29|ObjectStartX_t[16]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst29|ObjectStartX_t[15]" is converted into an equivalent circuit using register "food_move:inst29|ObjectStartX_t[15]~synth" and latch "food_move:inst29|ObjectStartX_t[15]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst29|ObjectStartX_t[14]" is converted into an equivalent circuit using register "food_move:inst29|ObjectStartX_t[14]~synth" and latch "food_move:inst29|ObjectStartX_t[14]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst29|ObjectStartX_t[13]" is converted into an equivalent circuit using register "food_move:inst29|ObjectStartX_t[13]~synth" and latch "food_move:inst29|ObjectStartX_t[13]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst29|ObjectStartX_t[12]" is converted into an equivalent circuit using register "food_move:inst29|ObjectStartX_t[12]~synth" and latch "food_move:inst29|ObjectStartX_t[12]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst29|ObjectStartX_t[11]" is converted into an equivalent circuit using register "food_move:inst29|ObjectStartX_t[11]~synth" and latch "food_move:inst29|ObjectStartX_t[11]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst29|ObjectStartX_t[10]" is converted into an equivalent circuit using register "food_move:inst29|ObjectStartX_t[10]~synth" and latch "food_move:inst29|ObjectStartX_t[10]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst29|ObjectStartX_t[9]" is converted into an equivalent circuit using register "food_move:inst29|ObjectStartX_t[9]~synth" and latch "food_move:inst29|ObjectStartX_t[9]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst29|ObjectStartX_t[8]" is converted into an equivalent circuit using register "food_move:inst29|ObjectStartX_t[8]~synth" and latch "food_move:inst29|ObjectStartX_t[8]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst29|ObjectStartX_t[7]" is converted into an equivalent circuit using register "food_move:inst29|ObjectStartX_t[7]~synth" and latch "food_move:inst29|ObjectStartX_t[7]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst29|ObjectStartX_t[6]" is converted into an equivalent circuit using register "food_move:inst29|ObjectStartX_t[6]~synth" and latch "food_move:inst29|ObjectStartX_t[6]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst29|ObjectStartX_t[5]" is converted into an equivalent circuit using register "food_move:inst29|ObjectStartX_t[5]~synth" and latch "food_move:inst29|ObjectStartX_t[5]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst29|ObjectStartX_t[4]" is converted into an equivalent circuit using register "food_move:inst29|ObjectStartX_t[4]~synth" and latch "food_move:inst29|ObjectStartX_t[4]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst29|ObjectStartX_t[3]" is converted into an equivalent circuit using register "food_move:inst29|ObjectStartX_t[3]~synth" and latch "food_move:inst29|ObjectStartX_t[3]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst29|ObjectStartX_t[2]" is converted into an equivalent circuit using register "food_move:inst29|ObjectStartX_t[2]~synth" and latch "food_move:inst29|ObjectStartX_t[2]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst29|ObjectStartX_t[1]" is converted into an equivalent circuit using register "food_move:inst29|ObjectStartX_t[1]~synth" and latch "food_move:inst29|ObjectStartX_t[1]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst29|ObjectStartX_t[0]" is converted into an equivalent circuit using register "food_move:inst29|ObjectStartX_t[0]~synth" and latch "food_move:inst29|ObjectStartX_t[0]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst29|ObjectStartY_t[9]" is converted into an equivalent circuit using register "food_move:inst29|ObjectStartY_t[9]~synth" and latch "food_move:inst29|ObjectStartY_t[9]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst29|ObjectStartY_t[8]" is converted into an equivalent circuit using register "food_move:inst29|ObjectStartY_t[8]~synth" and latch "food_move:inst29|ObjectStartY_t[8]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst29|ObjectStartY_t[7]" is converted into an equivalent circuit using register "food_move:inst29|ObjectStartY_t[7]~synth" and latch "food_move:inst29|ObjectStartY_t[8]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst29|ObjectStartY_t[6]" is converted into an equivalent circuit using register "food_move:inst29|ObjectStartY_t[6]~synth" and latch "food_move:inst29|ObjectStartY_t[6]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst29|ObjectStartY_t[5]" is converted into an equivalent circuit using register "food_move:inst29|ObjectStartY_t[5]~synth" and latch "food_move:inst29|ObjectStartY_t[5]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst29|ObjectStartY_t[4]" is converted into an equivalent circuit using register "food_move:inst29|ObjectStartY_t[4]~synth" and latch "food_move:inst29|ObjectStartY_t[4]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst29|ObjectStartY_t[3]" is converted into an equivalent circuit using register "food_move:inst29|ObjectStartY_t[3]~synth" and latch "food_move:inst29|ObjectStartY_t[3]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst29|ObjectStartY_t[2]" is converted into an equivalent circuit using register "food_move:inst29|ObjectStartY_t[2]~synth" and latch "food_move:inst29|ObjectStartY_t[2]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst29|ObjectStartY_t[1]" is converted into an equivalent circuit using register "food_move:inst29|ObjectStartY_t[1]~synth" and latch "food_move:inst29|ObjectStartY_t[1]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst29|ObjectStartY_t[0]" is converted into an equivalent circuit using register "food_move:inst29|ObjectStartY_t[0]~synth" and latch "food_move:inst29|ObjectStartY_t[0]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
Info (13000): Registers with preset signals will power-up high File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/random.vhd Line: 24
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "food_move:inst30|ObjectStartX_t[31]" is converted into an equivalent circuit using register "food_move:inst30|ObjectStartX_t[31]~synth" and latch "food_move:inst30|ObjectStartX_t[31]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst30|ObjectStartX_t[30]" is converted into an equivalent circuit using register "food_move:inst30|ObjectStartX_t[30]~synth" and latch "food_move:inst30|ObjectStartX_t[30]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst30|ObjectStartX_t[29]" is converted into an equivalent circuit using register "food_move:inst30|ObjectStartX_t[29]~synth" and latch "food_move:inst30|ObjectStartX_t[29]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst30|ObjectStartX_t[28]" is converted into an equivalent circuit using register "food_move:inst30|ObjectStartX_t[28]~synth" and latch "food_move:inst30|ObjectStartX_t[28]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst30|ObjectStartX_t[27]" is converted into an equivalent circuit using register "food_move:inst30|ObjectStartX_t[27]~synth" and latch "food_move:inst30|ObjectStartX_t[27]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst30|ObjectStartX_t[26]" is converted into an equivalent circuit using register "food_move:inst30|ObjectStartX_t[26]~synth" and latch "food_move:inst30|ObjectStartX_t[26]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst30|ObjectStartX_t[25]" is converted into an equivalent circuit using register "food_move:inst30|ObjectStartX_t[25]~synth" and latch "food_move:inst30|ObjectStartX_t[25]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst30|ObjectStartX_t[24]" is converted into an equivalent circuit using register "food_move:inst30|ObjectStartX_t[24]~synth" and latch "food_move:inst30|ObjectStartX_t[24]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst30|ObjectStartX_t[23]" is converted into an equivalent circuit using register "food_move:inst30|ObjectStartX_t[23]~synth" and latch "food_move:inst30|ObjectStartX_t[23]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst30|ObjectStartX_t[22]" is converted into an equivalent circuit using register "food_move:inst30|ObjectStartX_t[22]~synth" and latch "food_move:inst30|ObjectStartX_t[22]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst30|ObjectStartX_t[21]" is converted into an equivalent circuit using register "food_move:inst30|ObjectStartX_t[21]~synth" and latch "food_move:inst30|ObjectStartX_t[21]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst30|ObjectStartX_t[20]" is converted into an equivalent circuit using register "food_move:inst30|ObjectStartX_t[20]~synth" and latch "food_move:inst30|ObjectStartX_t[20]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst30|ObjectStartX_t[19]" is converted into an equivalent circuit using register "food_move:inst30|ObjectStartX_t[19]~synth" and latch "food_move:inst30|ObjectStartX_t[19]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst30|ObjectStartX_t[18]" is converted into an equivalent circuit using register "food_move:inst30|ObjectStartX_t[18]~synth" and latch "food_move:inst30|ObjectStartX_t[18]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst30|ObjectStartX_t[17]" is converted into an equivalent circuit using register "food_move:inst30|ObjectStartX_t[17]~synth" and latch "food_move:inst30|ObjectStartX_t[17]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst30|ObjectStartX_t[16]" is converted into an equivalent circuit using register "food_move:inst30|ObjectStartX_t[16]~synth" and latch "food_move:inst30|ObjectStartX_t[16]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst30|ObjectStartX_t[15]" is converted into an equivalent circuit using register "food_move:inst30|ObjectStartX_t[15]~synth" and latch "food_move:inst30|ObjectStartX_t[15]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst30|ObjectStartX_t[14]" is converted into an equivalent circuit using register "food_move:inst30|ObjectStartX_t[14]~synth" and latch "food_move:inst30|ObjectStartX_t[14]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst30|ObjectStartX_t[13]" is converted into an equivalent circuit using register "food_move:inst30|ObjectStartX_t[13]~synth" and latch "food_move:inst30|ObjectStartX_t[13]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst30|ObjectStartX_t[12]" is converted into an equivalent circuit using register "food_move:inst30|ObjectStartX_t[12]~synth" and latch "food_move:inst30|ObjectStartX_t[12]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst30|ObjectStartX_t[11]" is converted into an equivalent circuit using register "food_move:inst30|ObjectStartX_t[11]~synth" and latch "food_move:inst30|ObjectStartX_t[11]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst30|ObjectStartX_t[10]" is converted into an equivalent circuit using register "food_move:inst30|ObjectStartX_t[10]~synth" and latch "food_move:inst30|ObjectStartX_t[10]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst30|ObjectStartX_t[9]" is converted into an equivalent circuit using register "food_move:inst30|ObjectStartX_t[9]~synth" and latch "food_move:inst30|ObjectStartX_t[9]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst30|ObjectStartX_t[8]" is converted into an equivalent circuit using register "food_move:inst30|ObjectStartX_t[8]~synth" and latch "food_move:inst30|ObjectStartX_t[8]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst30|ObjectStartX_t[7]" is converted into an equivalent circuit using register "food_move:inst30|ObjectStartX_t[7]~synth" and latch "food_move:inst30|ObjectStartX_t[7]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst30|ObjectStartX_t[6]" is converted into an equivalent circuit using register "food_move:inst30|ObjectStartX_t[6]~synth" and latch "food_move:inst30|ObjectStartX_t[6]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst30|ObjectStartX_t[5]" is converted into an equivalent circuit using register "food_move:inst30|ObjectStartX_t[5]~synth" and latch "food_move:inst30|ObjectStartX_t[5]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst30|ObjectStartX_t[4]" is converted into an equivalent circuit using register "food_move:inst30|ObjectStartX_t[4]~synth" and latch "food_move:inst30|ObjectStartX_t[4]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst30|ObjectStartX_t[3]" is converted into an equivalent circuit using register "food_move:inst30|ObjectStartX_t[3]~synth" and latch "food_move:inst30|ObjectStartX_t[3]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst30|ObjectStartX_t[2]" is converted into an equivalent circuit using register "food_move:inst30|ObjectStartX_t[2]~synth" and latch "food_move:inst30|ObjectStartX_t[2]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst30|ObjectStartX_t[1]" is converted into an equivalent circuit using register "food_move:inst30|ObjectStartX_t[1]~synth" and latch "food_move:inst30|ObjectStartX_t[1]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst30|ObjectStartX_t[0]" is converted into an equivalent circuit using register "food_move:inst30|ObjectStartX_t[0]~synth" and latch "food_move:inst30|ObjectStartX_t[0]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst30|ObjectStartY_t[9]" is converted into an equivalent circuit using register "food_move:inst30|ObjectStartY_t[9]~synth" and latch "food_move:inst30|ObjectStartY_t[9]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst30|ObjectStartY_t[8]" is converted into an equivalent circuit using register "food_move:inst30|ObjectStartY_t[8]~synth" and latch "food_move:inst30|ObjectStartY_t[8]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst30|ObjectStartY_t[7]" is converted into an equivalent circuit using register "food_move:inst30|ObjectStartY_t[7]~synth" and latch "food_move:inst30|ObjectStartY_t[8]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst30|ObjectStartY_t[6]" is converted into an equivalent circuit using register "food_move:inst30|ObjectStartY_t[6]~synth" and latch "food_move:inst30|ObjectStartY_t[6]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst30|ObjectStartY_t[5]" is converted into an equivalent circuit using register "food_move:inst30|ObjectStartY_t[5]~synth" and latch "food_move:inst30|ObjectStartY_t[5]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst30|ObjectStartY_t[4]" is converted into an equivalent circuit using register "food_move:inst30|ObjectStartY_t[4]~synth" and latch "food_move:inst30|ObjectStartY_t[4]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst30|ObjectStartY_t[3]" is converted into an equivalent circuit using register "food_move:inst30|ObjectStartY_t[3]~synth" and latch "food_move:inst30|ObjectStartY_t[3]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst30|ObjectStartY_t[2]" is converted into an equivalent circuit using register "food_move:inst30|ObjectStartY_t[2]~synth" and latch "food_move:inst30|ObjectStartY_t[2]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst30|ObjectStartY_t[1]" is converted into an equivalent circuit using register "food_move:inst30|ObjectStartY_t[1]~synth" and latch "food_move:inst30|ObjectStartY_t[1]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst30|ObjectStartY_t[0]" is converted into an equivalent circuit using register "food_move:inst30|ObjectStartY_t[0]~synth" and latch "food_move:inst30|ObjectStartY_t[0]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
Info (13000): Registers with preset signals will power-up high File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/random.vhd Line: 24
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (13000): Registers with preset signals will power-up high File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/random.vhd Line: 24
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "object_1_move:inst74|ObjectStartX_t[10]" is converted into an equivalent circuit using register "object_1_move:inst74|ObjectStartX_t[10]~synth" and latch "object_1_move:inst74|ObjectStartX_t[10]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst74|ObjectStartX_t[9]" is converted into an equivalent circuit using register "object_1_move:inst74|ObjectStartX_t[9]~synth" and latch "object_1_move:inst74|ObjectStartX_t[9]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst74|ObjectStartX_t[8]" is converted into an equivalent circuit using register "object_1_move:inst74|ObjectStartX_t[8]~synth" and latch "object_1_move:inst74|ObjectStartX_t[8]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst74|ObjectStartX_t[7]" is converted into an equivalent circuit using register "object_1_move:inst74|ObjectStartX_t[7]~synth" and latch "object_1_move:inst74|ObjectStartX_t[7]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst74|ObjectStartX_t[6]" is converted into an equivalent circuit using register "object_1_move:inst74|ObjectStartX_t[6]~synth" and latch "object_1_move:inst74|ObjectStartX_t[6]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst74|ObjectStartX_t[5]" is converted into an equivalent circuit using register "object_1_move:inst74|ObjectStartX_t[5]~synth" and latch "object_1_move:inst74|ObjectStartX_t[5]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst74|ObjectStartX_t[4]" is converted into an equivalent circuit using register "object_1_move:inst74|ObjectStartX_t[4]~synth" and latch "object_1_move:inst74|ObjectStartX_t[4]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst74|ObjectStartX_t[3]" is converted into an equivalent circuit using register "object_1_move:inst74|ObjectStartX_t[3]~synth" and latch "object_1_move:inst74|ObjectStartX_t[3]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst74|ObjectStartX_t[2]" is converted into an equivalent circuit using register "object_1_move:inst74|ObjectStartX_t[2]~synth" and latch "object_1_move:inst74|ObjectStartX_t[2]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst74|ObjectStartX_t[1]" is converted into an equivalent circuit using register "object_1_move:inst74|ObjectStartX_t[1]~synth" and latch "object_1_move:inst74|ObjectStartX_t[1]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst74|ObjectStartX_t[0]" is converted into an equivalent circuit using register "object_1_move:inst74|ObjectStartX_t[0]~synth" and latch "object_1_move:inst74|ObjectStartX_t[0]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst74|ObjectStartY_t[8]" is converted into an equivalent circuit using register "object_1_move:inst74|ObjectStartY_t[8]~synth" and latch "object_1_move:inst74|ObjectStartY_t[8]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst74|ObjectStartY_t[7]" is converted into an equivalent circuit using register "object_1_move:inst74|ObjectStartY_t[7]~synth" and latch "object_1_move:inst74|ObjectStartY_t[7]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst74|ObjectStartY_t[6]" is converted into an equivalent circuit using register "object_1_move:inst74|ObjectStartY_t[6]~synth" and latch "object_1_move:inst74|ObjectStartX_t[6]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst74|ObjectStartY_t[5]" is converted into an equivalent circuit using register "object_1_move:inst74|ObjectStartY_t[5]~synth" and latch "object_1_move:inst74|ObjectStartX_t[5]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst74|ObjectStartY_t[4]" is converted into an equivalent circuit using register "object_1_move:inst74|ObjectStartY_t[4]~synth" and latch "object_1_move:inst74|ObjectStartX_t[4]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst74|ObjectStartY_t[3]" is converted into an equivalent circuit using register "object_1_move:inst74|ObjectStartY_t[3]~synth" and latch "object_1_move:inst74|ObjectStartX_t[3]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst74|ObjectStartY_t[2]" is converted into an equivalent circuit using register "object_1_move:inst74|ObjectStartY_t[2]~synth" and latch "object_1_move:inst74|ObjectStartX_t[2]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst74|ObjectStartY_t[1]" is converted into an equivalent circuit using register "object_1_move:inst74|ObjectStartY_t[1]~synth" and latch "object_1_move:inst74|ObjectStartX_t[1]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst74|ObjectStartY_t[0]" is converted into an equivalent circuit using register "object_1_move:inst74|ObjectStartY_t[0]~synth" and latch "object_1_move:inst74|ObjectStartX_t[0]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst73|ObjectStartX_t[10]" is converted into an equivalent circuit using register "object_1_move:inst73|ObjectStartX_t[10]~synth" and latch "object_1_move:inst73|ObjectStartX_t[10]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst73|ObjectStartX_t[9]" is converted into an equivalent circuit using register "object_1_move:inst73|ObjectStartX_t[9]~synth" and latch "object_1_move:inst73|ObjectStartX_t[9]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst73|ObjectStartX_t[8]" is converted into an equivalent circuit using register "object_1_move:inst73|ObjectStartX_t[8]~synth" and latch "object_1_move:inst73|ObjectStartX_t[8]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst73|ObjectStartX_t[7]" is converted into an equivalent circuit using register "object_1_move:inst73|ObjectStartX_t[7]~synth" and latch "object_1_move:inst73|ObjectStartX_t[7]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst73|ObjectStartX_t[6]" is converted into an equivalent circuit using register "object_1_move:inst73|ObjectStartX_t[6]~synth" and latch "object_1_move:inst73|ObjectStartX_t[6]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst73|ObjectStartX_t[5]" is converted into an equivalent circuit using register "object_1_move:inst73|ObjectStartX_t[5]~synth" and latch "object_1_move:inst73|ObjectStartX_t[5]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst73|ObjectStartX_t[4]" is converted into an equivalent circuit using register "object_1_move:inst73|ObjectStartX_t[4]~synth" and latch "object_1_move:inst73|ObjectStartX_t[4]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst73|ObjectStartX_t[3]" is converted into an equivalent circuit using register "object_1_move:inst73|ObjectStartX_t[3]~synth" and latch "object_1_move:inst73|ObjectStartX_t[3]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst73|ObjectStartX_t[2]" is converted into an equivalent circuit using register "object_1_move:inst73|ObjectStartX_t[2]~synth" and latch "object_1_move:inst73|ObjectStartX_t[2]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst73|ObjectStartX_t[1]" is converted into an equivalent circuit using register "object_1_move:inst73|ObjectStartX_t[1]~synth" and latch "object_1_move:inst73|ObjectStartX_t[1]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst73|ObjectStartX_t[0]" is converted into an equivalent circuit using register "object_1_move:inst73|ObjectStartX_t[0]~synth" and latch "object_1_move:inst73|ObjectStartX_t[0]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst73|ObjectStartY_t[8]" is converted into an equivalent circuit using register "object_1_move:inst73|ObjectStartY_t[8]~synth" and latch "object_1_move:inst73|ObjectStartY_t[8]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst73|ObjectStartY_t[7]" is converted into an equivalent circuit using register "object_1_move:inst73|ObjectStartY_t[7]~synth" and latch "object_1_move:inst73|ObjectStartY_t[7]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst73|ObjectStartY_t[6]" is converted into an equivalent circuit using register "object_1_move:inst73|ObjectStartY_t[6]~synth" and latch "object_1_move:inst73|ObjectStartX_t[6]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst73|ObjectStartY_t[5]" is converted into an equivalent circuit using register "object_1_move:inst73|ObjectStartY_t[5]~synth" and latch "object_1_move:inst73|ObjectStartX_t[5]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst73|ObjectStartY_t[4]" is converted into an equivalent circuit using register "object_1_move:inst73|ObjectStartY_t[4]~synth" and latch "object_1_move:inst73|ObjectStartX_t[4]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst73|ObjectStartY_t[3]" is converted into an equivalent circuit using register "object_1_move:inst73|ObjectStartY_t[3]~synth" and latch "object_1_move:inst73|ObjectStartX_t[3]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst73|ObjectStartY_t[2]" is converted into an equivalent circuit using register "object_1_move:inst73|ObjectStartY_t[2]~synth" and latch "object_1_move:inst73|ObjectStartX_t[2]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst73|ObjectStartY_t[1]" is converted into an equivalent circuit using register "object_1_move:inst73|ObjectStartY_t[1]~synth" and latch "object_1_move:inst73|ObjectStartX_t[1]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst73|ObjectStartY_t[0]" is converted into an equivalent circuit using register "object_1_move:inst73|ObjectStartY_t[0]~synth" and latch "object_1_move:inst73|ObjectStartX_t[0]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "food_move:inst31|ObjectStartX_t[31]" is converted into an equivalent circuit using register "food_move:inst31|ObjectStartX_t[31]~synth" and latch "food_move:inst31|ObjectStartX_t[31]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst31|ObjectStartX_t[30]" is converted into an equivalent circuit using register "food_move:inst31|ObjectStartX_t[30]~synth" and latch "food_move:inst31|ObjectStartX_t[30]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst31|ObjectStartX_t[29]" is converted into an equivalent circuit using register "food_move:inst31|ObjectStartX_t[29]~synth" and latch "food_move:inst31|ObjectStartX_t[29]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst31|ObjectStartX_t[28]" is converted into an equivalent circuit using register "food_move:inst31|ObjectStartX_t[28]~synth" and latch "food_move:inst31|ObjectStartX_t[28]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst31|ObjectStartX_t[27]" is converted into an equivalent circuit using register "food_move:inst31|ObjectStartX_t[27]~synth" and latch "food_move:inst31|ObjectStartX_t[27]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst31|ObjectStartX_t[26]" is converted into an equivalent circuit using register "food_move:inst31|ObjectStartX_t[26]~synth" and latch "food_move:inst31|ObjectStartX_t[26]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst31|ObjectStartX_t[25]" is converted into an equivalent circuit using register "food_move:inst31|ObjectStartX_t[25]~synth" and latch "food_move:inst31|ObjectStartX_t[25]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst31|ObjectStartX_t[24]" is converted into an equivalent circuit using register "food_move:inst31|ObjectStartX_t[24]~synth" and latch "food_move:inst31|ObjectStartX_t[24]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst31|ObjectStartX_t[23]" is converted into an equivalent circuit using register "food_move:inst31|ObjectStartX_t[23]~synth" and latch "food_move:inst31|ObjectStartX_t[23]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst31|ObjectStartX_t[22]" is converted into an equivalent circuit using register "food_move:inst31|ObjectStartX_t[22]~synth" and latch "food_move:inst31|ObjectStartX_t[22]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst31|ObjectStartX_t[21]" is converted into an equivalent circuit using register "food_move:inst31|ObjectStartX_t[21]~synth" and latch "food_move:inst31|ObjectStartX_t[21]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst31|ObjectStartX_t[20]" is converted into an equivalent circuit using register "food_move:inst31|ObjectStartX_t[20]~synth" and latch "food_move:inst31|ObjectStartX_t[20]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst31|ObjectStartX_t[19]" is converted into an equivalent circuit using register "food_move:inst31|ObjectStartX_t[19]~synth" and latch "food_move:inst31|ObjectStartX_t[19]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst31|ObjectStartX_t[18]" is converted into an equivalent circuit using register "food_move:inst31|ObjectStartX_t[18]~synth" and latch "food_move:inst31|ObjectStartX_t[18]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst31|ObjectStartX_t[17]" is converted into an equivalent circuit using register "food_move:inst31|ObjectStartX_t[17]~synth" and latch "food_move:inst31|ObjectStartX_t[17]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst31|ObjectStartX_t[16]" is converted into an equivalent circuit using register "food_move:inst31|ObjectStartX_t[16]~synth" and latch "food_move:inst31|ObjectStartX_t[16]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst31|ObjectStartX_t[15]" is converted into an equivalent circuit using register "food_move:inst31|ObjectStartX_t[15]~synth" and latch "food_move:inst31|ObjectStartX_t[15]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst31|ObjectStartX_t[14]" is converted into an equivalent circuit using register "food_move:inst31|ObjectStartX_t[14]~synth" and latch "food_move:inst31|ObjectStartX_t[14]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst31|ObjectStartX_t[13]" is converted into an equivalent circuit using register "food_move:inst31|ObjectStartX_t[13]~synth" and latch "food_move:inst31|ObjectStartX_t[13]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst31|ObjectStartX_t[12]" is converted into an equivalent circuit using register "food_move:inst31|ObjectStartX_t[12]~synth" and latch "food_move:inst31|ObjectStartX_t[12]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst31|ObjectStartX_t[11]" is converted into an equivalent circuit using register "food_move:inst31|ObjectStartX_t[11]~synth" and latch "food_move:inst31|ObjectStartX_t[11]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst31|ObjectStartX_t[10]" is converted into an equivalent circuit using register "food_move:inst31|ObjectStartX_t[10]~synth" and latch "food_move:inst31|ObjectStartX_t[10]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst31|ObjectStartX_t[9]" is converted into an equivalent circuit using register "food_move:inst31|ObjectStartX_t[9]~synth" and latch "food_move:inst31|ObjectStartX_t[9]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst31|ObjectStartX_t[8]" is converted into an equivalent circuit using register "food_move:inst31|ObjectStartX_t[8]~synth" and latch "food_move:inst31|ObjectStartX_t[8]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst31|ObjectStartX_t[7]" is converted into an equivalent circuit using register "food_move:inst31|ObjectStartX_t[7]~synth" and latch "food_move:inst31|ObjectStartX_t[7]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst31|ObjectStartX_t[6]" is converted into an equivalent circuit using register "food_move:inst31|ObjectStartX_t[6]~synth" and latch "food_move:inst31|ObjectStartX_t[6]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst31|ObjectStartX_t[5]" is converted into an equivalent circuit using register "food_move:inst31|ObjectStartX_t[5]~synth" and latch "food_move:inst31|ObjectStartX_t[5]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst31|ObjectStartX_t[4]" is converted into an equivalent circuit using register "food_move:inst31|ObjectStartX_t[4]~synth" and latch "food_move:inst31|ObjectStartX_t[4]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst31|ObjectStartX_t[3]" is converted into an equivalent circuit using register "food_move:inst31|ObjectStartX_t[3]~synth" and latch "food_move:inst31|ObjectStartX_t[3]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst31|ObjectStartX_t[2]" is converted into an equivalent circuit using register "food_move:inst31|ObjectStartX_t[2]~synth" and latch "food_move:inst31|ObjectStartX_t[2]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst31|ObjectStartX_t[1]" is converted into an equivalent circuit using register "food_move:inst31|ObjectStartX_t[1]~synth" and latch "food_move:inst31|ObjectStartX_t[1]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst31|ObjectStartX_t[0]" is converted into an equivalent circuit using register "food_move:inst31|ObjectStartX_t[0]~synth" and latch "food_move:inst31|ObjectStartX_t[0]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst31|ObjectStartY_t[9]" is converted into an equivalent circuit using register "food_move:inst31|ObjectStartY_t[9]~synth" and latch "food_move:inst31|ObjectStartY_t[9]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst31|ObjectStartY_t[8]" is converted into an equivalent circuit using register "food_move:inst31|ObjectStartY_t[8]~synth" and latch "food_move:inst31|ObjectStartY_t[8]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst31|ObjectStartY_t[7]" is converted into an equivalent circuit using register "food_move:inst31|ObjectStartY_t[7]~synth" and latch "food_move:inst31|ObjectStartY_t[8]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst31|ObjectStartY_t[6]" is converted into an equivalent circuit using register "food_move:inst31|ObjectStartY_t[6]~synth" and latch "food_move:inst31|ObjectStartY_t[6]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst31|ObjectStartY_t[5]" is converted into an equivalent circuit using register "food_move:inst31|ObjectStartY_t[5]~synth" and latch "food_move:inst31|ObjectStartY_t[5]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst31|ObjectStartY_t[4]" is converted into an equivalent circuit using register "food_move:inst31|ObjectStartY_t[4]~synth" and latch "food_move:inst31|ObjectStartY_t[4]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst31|ObjectStartY_t[3]" is converted into an equivalent circuit using register "food_move:inst31|ObjectStartY_t[3]~synth" and latch "food_move:inst31|ObjectStartY_t[3]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst31|ObjectStartY_t[2]" is converted into an equivalent circuit using register "food_move:inst31|ObjectStartY_t[2]~synth" and latch "food_move:inst31|ObjectStartY_t[2]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst31|ObjectStartY_t[1]" is converted into an equivalent circuit using register "food_move:inst31|ObjectStartY_t[1]~synth" and latch "food_move:inst31|ObjectStartY_t[1]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Warning (13310): Register "food_move:inst31|ObjectStartY_t[0]" is converted into an equivalent circuit using register "food_move:inst31|ObjectStartY_t[0]~synth" and latch "food_move:inst31|ObjectStartY_t[0]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
Info (13000): Registers with preset signals will power-up high File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/random.vhd Line: 24
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "object_1_move:inst71|ObjectStartX_t[10]" is converted into an equivalent circuit using register "object_1_move:inst71|ObjectStartX_t[10]~synth" and latch "object_1_move:inst71|ObjectStartX_t[10]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst71|ObjectStartX_t[9]" is converted into an equivalent circuit using register "object_1_move:inst71|ObjectStartX_t[9]~synth" and latch "object_1_move:inst71|ObjectStartX_t[9]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst71|ObjectStartX_t[8]" is converted into an equivalent circuit using register "object_1_move:inst71|ObjectStartX_t[8]~synth" and latch "object_1_move:inst71|ObjectStartX_t[8]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst71|ObjectStartX_t[7]" is converted into an equivalent circuit using register "object_1_move:inst71|ObjectStartX_t[7]~synth" and latch "object_1_move:inst71|ObjectStartX_t[7]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst71|ObjectStartX_t[6]" is converted into an equivalent circuit using register "object_1_move:inst71|ObjectStartX_t[6]~synth" and latch "object_1_move:inst71|ObjectStartX_t[6]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst71|ObjectStartX_t[5]" is converted into an equivalent circuit using register "object_1_move:inst71|ObjectStartX_t[5]~synth" and latch "object_1_move:inst71|ObjectStartX_t[5]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst71|ObjectStartX_t[4]" is converted into an equivalent circuit using register "object_1_move:inst71|ObjectStartX_t[4]~synth" and latch "object_1_move:inst71|ObjectStartX_t[4]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst71|ObjectStartX_t[3]" is converted into an equivalent circuit using register "object_1_move:inst71|ObjectStartX_t[3]~synth" and latch "object_1_move:inst71|ObjectStartX_t[3]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst71|ObjectStartX_t[2]" is converted into an equivalent circuit using register "object_1_move:inst71|ObjectStartX_t[2]~synth" and latch "object_1_move:inst71|ObjectStartX_t[2]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst71|ObjectStartX_t[1]" is converted into an equivalent circuit using register "object_1_move:inst71|ObjectStartX_t[1]~synth" and latch "object_1_move:inst71|ObjectStartX_t[1]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst71|ObjectStartX_t[0]" is converted into an equivalent circuit using register "object_1_move:inst71|ObjectStartX_t[0]~synth" and latch "object_1_move:inst71|ObjectStartX_t[0]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst71|ObjectStartY_t[8]" is converted into an equivalent circuit using register "object_1_move:inst71|ObjectStartY_t[8]~synth" and latch "object_1_move:inst71|ObjectStartY_t[8]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst71|ObjectStartY_t[7]" is converted into an equivalent circuit using register "object_1_move:inst71|ObjectStartY_t[7]~synth" and latch "object_1_move:inst71|ObjectStartY_t[7]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst71|ObjectStartY_t[6]" is converted into an equivalent circuit using register "object_1_move:inst71|ObjectStartY_t[6]~synth" and latch "object_1_move:inst71|ObjectStartX_t[6]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst71|ObjectStartY_t[5]" is converted into an equivalent circuit using register "object_1_move:inst71|ObjectStartY_t[5]~synth" and latch "object_1_move:inst71|ObjectStartX_t[5]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst71|ObjectStartY_t[4]" is converted into an equivalent circuit using register "object_1_move:inst71|ObjectStartY_t[4]~synth" and latch "object_1_move:inst71|ObjectStartX_t[4]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst71|ObjectStartY_t[3]" is converted into an equivalent circuit using register "object_1_move:inst71|ObjectStartY_t[3]~synth" and latch "object_1_move:inst71|ObjectStartX_t[3]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst71|ObjectStartY_t[2]" is converted into an equivalent circuit using register "object_1_move:inst71|ObjectStartY_t[2]~synth" and latch "object_1_move:inst71|ObjectStartX_t[2]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst71|ObjectStartY_t[1]" is converted into an equivalent circuit using register "object_1_move:inst71|ObjectStartY_t[1]~synth" and latch "object_1_move:inst71|ObjectStartX_t[1]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst71|ObjectStartY_t[0]" is converted into an equivalent circuit using register "object_1_move:inst71|ObjectStartY_t[0]~synth" and latch "object_1_move:inst71|ObjectStartX_t[0]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
Info (13000): Registers with preset signals will power-up high File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/random.vhd Line: 24
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "object_1_move:inst72|ObjectStartX_t[10]" is converted into an equivalent circuit using register "object_1_move:inst72|ObjectStartX_t[10]~synth" and latch "object_1_move:inst72|ObjectStartX_t[10]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst72|ObjectStartX_t[9]" is converted into an equivalent circuit using register "object_1_move:inst72|ObjectStartX_t[9]~synth" and latch "object_1_move:inst72|ObjectStartX_t[9]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst72|ObjectStartX_t[8]" is converted into an equivalent circuit using register "object_1_move:inst72|ObjectStartX_t[8]~synth" and latch "object_1_move:inst72|ObjectStartX_t[8]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst72|ObjectStartX_t[7]" is converted into an equivalent circuit using register "object_1_move:inst72|ObjectStartX_t[7]~synth" and latch "object_1_move:inst72|ObjectStartX_t[7]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst72|ObjectStartX_t[6]" is converted into an equivalent circuit using register "object_1_move:inst72|ObjectStartX_t[6]~synth" and latch "object_1_move:inst72|ObjectStartX_t[6]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst72|ObjectStartX_t[5]" is converted into an equivalent circuit using register "object_1_move:inst72|ObjectStartX_t[5]~synth" and latch "object_1_move:inst72|ObjectStartX_t[5]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst72|ObjectStartX_t[4]" is converted into an equivalent circuit using register "object_1_move:inst72|ObjectStartX_t[4]~synth" and latch "object_1_move:inst72|ObjectStartX_t[4]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst72|ObjectStartX_t[3]" is converted into an equivalent circuit using register "object_1_move:inst72|ObjectStartX_t[3]~synth" and latch "object_1_move:inst72|ObjectStartX_t[3]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst72|ObjectStartX_t[2]" is converted into an equivalent circuit using register "object_1_move:inst72|ObjectStartX_t[2]~synth" and latch "object_1_move:inst72|ObjectStartX_t[2]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst72|ObjectStartX_t[1]" is converted into an equivalent circuit using register "object_1_move:inst72|ObjectStartX_t[1]~synth" and latch "object_1_move:inst72|ObjectStartX_t[1]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst72|ObjectStartX_t[0]" is converted into an equivalent circuit using register "object_1_move:inst72|ObjectStartX_t[0]~synth" and latch "object_1_move:inst72|ObjectStartX_t[0]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst72|ObjectStartY_t[8]" is converted into an equivalent circuit using register "object_1_move:inst72|ObjectStartY_t[8]~synth" and latch "object_1_move:inst72|ObjectStartY_t[8]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst72|ObjectStartY_t[7]" is converted into an equivalent circuit using register "object_1_move:inst72|ObjectStartY_t[7]~synth" and latch "object_1_move:inst72|ObjectStartY_t[7]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst72|ObjectStartY_t[6]" is converted into an equivalent circuit using register "object_1_move:inst72|ObjectStartY_t[6]~synth" and latch "object_1_move:inst72|ObjectStartX_t[6]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst72|ObjectStartY_t[5]" is converted into an equivalent circuit using register "object_1_move:inst72|ObjectStartY_t[5]~synth" and latch "object_1_move:inst72|ObjectStartX_t[5]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst72|ObjectStartY_t[4]" is converted into an equivalent circuit using register "object_1_move:inst72|ObjectStartY_t[4]~synth" and latch "object_1_move:inst72|ObjectStartX_t[4]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst72|ObjectStartY_t[3]" is converted into an equivalent circuit using register "object_1_move:inst72|ObjectStartY_t[3]~synth" and latch "object_1_move:inst72|ObjectStartX_t[3]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst72|ObjectStartY_t[2]" is converted into an equivalent circuit using register "object_1_move:inst72|ObjectStartY_t[2]~synth" and latch "object_1_move:inst72|ObjectStartX_t[2]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst72|ObjectStartY_t[1]" is converted into an equivalent circuit using register "object_1_move:inst72|ObjectStartY_t[1]~synth" and latch "object_1_move:inst72|ObjectStartX_t[1]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst72|ObjectStartY_t[0]" is converted into an equivalent circuit using register "object_1_move:inst72|ObjectStartY_t[0]~synth" and latch "object_1_move:inst72|ObjectStartX_t[0]~synth" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
    Warning (13410): Pin "VGA_B[5]" is stuck at GND
    Warning (13410): Pin "VGA_B[4]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[4]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[4]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register VGA_Controller:inst|oCoord_X[31] will power up to Low File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/VGA_Controller/VGA_Controller.vhd Line: 84
    Critical Warning (18010): Register VGA_Controller:inst|oCoord_X[0] will power up to Low File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/VGA_Controller/VGA_Controller.vhd Line: 84
    Critical Warning (18010): Register VGA_Controller:inst|oCoord_Y[31] will power up to Low File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/VGA_Controller/VGA_Controller.vhd Line: 84
    Critical Warning (18010): Register VGA_Controller:inst|oCoord_Y[0] will power up to Low File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/VGA_Controller/VGA_Controller.vhd Line: 84
    Critical Warning (18010): Register smileyfacemove:inst3|ObjectStartY_t[7] will power up to High File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/smileyfacemove.vhd Line: 35
    Critical Warning (18010): Register smileyfacemove:inst3|ObjectStartY_t[6] will power up to High File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/smileyfacemove.vhd Line: 35
    Critical Warning (18010): Register smileyfacemove:inst3|ObjectStartY_t[3] will power up to High File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/smileyfacemove.vhd Line: 35
    Critical Warning (18010): Register game_logic:inst28|speed_t[31] will power up to Low File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/game_logic.vhd Line: 39
    Critical Warning (18010): Register VGA_Controller:inst|V_Cont[31] will power up to Low File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/VGA_Controller/VGA_Controller.vhd Line: 152
    Critical Warning (18010): Register VGA_Controller:inst|H_Cont[31] will power up to Low File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/VGA_Controller/VGA_Controller.vhd Line: 127
    Critical Warning (18010): Register VGA_Controller:inst|H_Cont[0] will power up to Low File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/VGA_Controller/VGA_Controller.vhd Line: 127
    Critical Warning (18010): Register VGA_Controller:inst|V_Cont[0] will power up to Low File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/VGA_Controller/VGA_Controller.vhd Line: 152
    Critical Warning (18010): Register one_sec_turbo:inst45|one_sec[31] will power up to Low File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/one_sec_turbo.vhd Line: 30
    Critical Warning (18010): Register one_sec_turbo:inst45|one_sec[0] will power up to Low File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/one_sec_turbo.vhd Line: 30
    Critical Warning (18010): Register food_move:inst29|ObjectStartY_t[31] will power up to Low File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Critical Warning (18010): Register random_top:inst37|random:inst81|random_t[5] will power up to High File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/random.vhd Line: 24
    Critical Warning (18010): Register random_top:inst37|random:inst81|random_t[4] will power up to High File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/random.vhd Line: 24
    Critical Warning (18010): Register random_top:inst37|random:inst81|random_t[3] will power up to High File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/random.vhd Line: 24
    Critical Warning (18010): Register random_top:inst37|random:inst81|random_t[1] will power up to High File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/random.vhd Line: 24
    Critical Warning (18010): Register random_top:inst37|random:inst81|random_t[0] will power up to High File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/random.vhd Line: 24
    Critical Warning (18010): Register random_top:inst37|random:inst81|random_t[6] will power up to High File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/random.vhd Line: 24
    Critical Warning (18010): Register food_move:inst30|ObjectStartY_t[31] will power up to Low File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Critical Warning (18010): Register random_top:inst37|random:inst80|random_t[3] will power up to High File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/random.vhd Line: 24
    Critical Warning (18010): Register random_top:inst37|random:inst80|random_t[1] will power up to High File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/random.vhd Line: 24
    Critical Warning (18010): Register random_top:inst37|random:inst80|random_t[0] will power up to High File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/random.vhd Line: 24
    Critical Warning (18010): Register random_top:inst37|random:inst80|random_t[7] will power up to High File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/random.vhd Line: 24
    Critical Warning (18010): Register random_top:inst37|random:inst80|random_t[9] will power up to High File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/random.vhd Line: 24
    Critical Warning (18010): Register food_move:inst31|ObjectStartY_t[31] will power up to Low File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/food_move.vhd Line: 36
    Critical Warning (18010): Register random_top:inst37|random:inst79|random_t[5] will power up to High File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/random.vhd Line: 24
    Critical Warning (18010): Register test_toggle:inst12|NUM_LOCK:inst|pr_state will power up to High File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/num_lock.vhd Line: 23
    Critical Warning (18010): Register experiment_sinus_generator:inst1|prescaler:inst2|PRESCALER_COUNTER[31] will power up to Low File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/prescaler.vhd Line: 38
    Critical Warning (18010): Register experiment_sinus_generator:inst1|prescaler:inst2|PRESCALER_COUNTER[0] will power up to Low File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/prescaler.vhd Line: 38
    Critical Warning (18010): Register object_1_move:inst74|ObjectStartX_t[31] will power up to Low File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Critical Warning (18010): Register object_1_move:inst74|ObjectStartY_t[31] will power up to Low File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Critical Warning (18010): Register object_1_move:inst73|ObjectStartX_t[31] will power up to Low File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Critical Warning (18010): Register object_1_move:inst73|ObjectStartY_t[31] will power up to Low File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Critical Warning (18010): Register random_top:inst37|random:inst66|random_t[6] will power up to High File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/random.vhd Line: 24
    Critical Warning (18010): Register random_top:inst37|random:inst66|random_t[5] will power up to High File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/random.vhd Line: 24
    Critical Warning (18010): Register random_top:inst37|random:inst66|random_t[2] will power up to High File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/random.vhd Line: 24
    Critical Warning (18010): Register random_top:inst37|random:inst65|random_t[5] will power up to High File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/random.vhd Line: 24
    Critical Warning (18010): Register random_top:inst37|random:inst65|random_t[3] will power up to High File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/random.vhd Line: 24
    Critical Warning (18010): Register random_top:inst37|random:inst65|random_t[2] will power up to High File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/random.vhd Line: 24
    Critical Warning (18010): Register random_top:inst37|random:inst65|random_t[8] will power up to High File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/random.vhd Line: 24
    Critical Warning (18010): Register object_1_move:inst71|ObjectStartX_t[31] will power up to Low File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Critical Warning (18010): Register object_1_move:inst71|ObjectStartY_t[31] will power up to Low File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Critical Warning (18010): Register random_top:inst37|random:inst63|random_t[7] will power up to High File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/random.vhd Line: 24
    Critical Warning (18010): Register random_top:inst37|random:inst63|random_t[4] will power up to High File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/random.vhd Line: 24
    Critical Warning (18010): Register random_top:inst37|random:inst63|random_t[3] will power up to High File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/random.vhd Line: 24
    Critical Warning (18010): Register random_top:inst37|random:inst63|random_t[1] will power up to High File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/random.vhd Line: 24
    Critical Warning (18010): Register random_top:inst37|random:inst63|random_t[8] will power up to High File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/random.vhd Line: 24
    Critical Warning (18010): Register object_1_move:inst72|ObjectStartX_t[31] will power up to Low File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Critical Warning (18010): Register object_1_move:inst72|ObjectStartY_t[31] will power up to Low File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Critical Warning (18010): Register random_top:inst37|random:inst64|random_t[5] will power up to High File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/random.vhd Line: 24
    Critical Warning (18010): Register random_top:inst37|random:inst64|random_t[3] will power up to High File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/random.vhd Line: 24
Info (17049): 98 registers lost all their fanouts during netlist optimizations.
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 45 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35026): Attempting to remove 137 I/O cell(s) that do not connect to top-level pins or have illegal connectivity
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|AUD_I2C_SDAT~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|MICROPHON_LED~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|MICROPHON_LED"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[0]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[0]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[1]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[1]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[2]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[2]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[3]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[3]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[4]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[4]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[5]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[5]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[6]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[6]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[7]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[7]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[8]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[8]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[9]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[9]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[10]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[10]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[11]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[11]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[12]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[12]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[13]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[13]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[14]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[14]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[15]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[15]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[0]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[0]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[1]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[1]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[2]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[2]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[3]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[3]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[4]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[4]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[5]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[5]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[6]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[6]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[7]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[7]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[8]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[8]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[9]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[9]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[10]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[10]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[11]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[11]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[12]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[12]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[13]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[13]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[14]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[14]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[15]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[15]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|AUD_I2C_SDAT"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|AUD_I2C_SDAT~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|CLOCK_50~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|CLOCK_50"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|resetN~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|resetN"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[0]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[0]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[0]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[0]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[15]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[15]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[14]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[14]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[13]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[13]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[12]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[12]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[11]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[11]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[10]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[10]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[9]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[9]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[8]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[8]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[7]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[7]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[6]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[6]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[5]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[5]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[4]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[4]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[3]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[3]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[2]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[2]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[1]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[1]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[15]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[15]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[14]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[14]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[13]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[13]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[12]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[12]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[11]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[11]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[10]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[10]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[9]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[9]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[8]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[8]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[7]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[7]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[6]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[6]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[5]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[5]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[4]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[4]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[3]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[3]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[2]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[2]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[1]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[1]"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (35003): Optimize away 113 nodes that do not fanout to OUTPUT or BIDIR pins
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|altsyncram_k2d1:fifo_ram|ram_block9a0" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|altsyncram_k2d1:fifo_ram|ram_block9a0" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|CLOCK_500:CLOCK_500_inst|MICROPHON_LED" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|ADCDATA[0]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|ADCDATA[1]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|ADCDATA[2]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|ADCDATA[3]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|ADCDATA[4]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|ADCDATA[5]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|ADCDATA[6]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|ADCDATA[7]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|ADCDATA[8]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|ADCDATA[9]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|ADCDATA[10]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|ADCDATA[11]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|ADCDATA[12]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|ADCDATA[13]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|ADCDATA[14]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|ADCDATA[15]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[0]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[1]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[2]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[3]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[4]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[5]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[6]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[7]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[8]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[9]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[10]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[11]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[12]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[13]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[14]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[15]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adcdata_tmp[0]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|serial_rdy_50_ff3" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|serial_rdy_50_ff2" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adcdata_tmp[1]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adcdata_tmp[2]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adcdata_tmp[3]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adcdata_tmp[4]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adcdata_tmp[5]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[0]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|serial_rdy_50_ff3" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|serial_rdy_50_ff2" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[1]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[2]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[3]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[4]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[5]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|serial_rdy_50_ff1" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adcdata_tmp[6]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adcdata_tmp[7]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adcdata_tmp[8]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adcdata_tmp[9]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adcdata_tmp[10]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adcdata_tmp[11]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adcdata_tmp[12]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adcdata_tmp[13]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adcdata_tmp[14]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adcdata_tmp[15]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|serial_rdy_50_ff1" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[6]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[7]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[8]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[9]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[10]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[11]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[12]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[13]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[14]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[15]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|ram_address_a[4]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|ram_address_a[4]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
Info (21057): Implemented 21506 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 55 output pins
    Info (21061): Implemented 21293 logic cells
    Info (21064): Implemented 136 RAM segments
    Info (21062): Implemented 8 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 316 warnings
    Info: Peak virtual memory: 5079 megabytes
    Info: Processing ended: Fri Jun 15 18:29:52 2018
    Info: Elapsed time: 00:01:42
    Info: Total CPU time (on all processors): 00:02:39


