Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Nov 14 14:35:45 2019
| Host         : DESKTOP-52MUKO7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file LAB_5_top_timing_summary_routed.rpt -pb LAB_5_top_timing_summary_routed.pb -rpx LAB_5_top_timing_summary_routed.rpx -warn_on_violation
| Design       : LAB_5_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: PWM_clk/tempClk_reg/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: kiloClock/tempClk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 298 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.639        0.000                      0                   32        0.264        0.000                      0                   32        3.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.639        0.000                      0                   32        0.264        0.000                      0                   32        3.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.639ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.639ns  (required time - arrival time)
  Source:                 kiloClock/clockDividerInt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kiloClock/clockDividerInt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.298ns  (logic 1.747ns (52.970%)  route 1.551ns (47.030%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.260ns = ( 13.260 - 8.000 ) 
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.667     5.741    kiloClock/CLK
    SLICE_X49Y45         FDCE                                         r  kiloClock/clockDividerInt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.456     6.197 r  kiloClock/clockDividerInt_reg[5]/Q
                         net (fo=2, routed)           0.741     6.937    kiloClock/clockDividerInt[5]
    SLICE_X48Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.593 r  kiloClock/clockDividerInt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.593    kiloClock/clockDividerInt0_carry__0_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.707 r  kiloClock/clockDividerInt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.707    kiloClock/clockDividerInt0_carry__1_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.929 r  kiloClock/clockDividerInt0_carry__2/O[0]
                         net (fo=1, routed)           0.810     8.740    kiloClock/clockDividerInt0_carry__2_n_7
    SLICE_X47Y47         LUT5 (Prop_lut5_I4_O)        0.299     9.039 r  kiloClock/clockDividerInt[13]_i_1/O
                         net (fo=1, routed)           0.000     9.039    kiloClock/clockDividerInt_0[13]
    SLICE_X47Y47         FDCE                                         r  kiloClock/clockDividerInt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.495    13.260    kiloClock/CLK
    SLICE_X47Y47         FDCE                                         r  kiloClock/clockDividerInt_reg[13]/C
                         clock pessimism              0.424    13.684    
                         clock uncertainty           -0.035    13.648    
    SLICE_X47Y47         FDCE (Setup_fdce_C_D)        0.029    13.677    kiloClock/clockDividerInt_reg[13]
  -------------------------------------------------------------------
                         required time                         13.677    
                         arrival time                          -9.039    
  -------------------------------------------------------------------
                         slack                                  4.639    

Slack (MET) :             4.691ns  (required time - arrival time)
  Source:                 kiloClock/clockDividerInt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kiloClock/clockDividerInt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.281ns  (logic 1.845ns (56.237%)  route 1.436ns (43.763%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns = ( 13.259 - 8.000 ) 
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.667     5.741    kiloClock/CLK
    SLICE_X49Y45         FDCE                                         r  kiloClock/clockDividerInt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.456     6.197 r  kiloClock/clockDividerInt_reg[5]/Q
                         net (fo=2, routed)           0.741     6.937    kiloClock/clockDividerInt[5]
    SLICE_X48Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.593 r  kiloClock/clockDividerInt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.593    kiloClock/clockDividerInt0_carry__0_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.707 r  kiloClock/clockDividerInt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.707    kiloClock/clockDividerInt0_carry__1_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.020 r  kiloClock/clockDividerInt0_carry__2/O[3]
                         net (fo=1, routed)           0.695     8.715    kiloClock/clockDividerInt0_carry__2_n_4
    SLICE_X49Y47         LUT5 (Prop_lut5_I4_O)        0.306     9.021 r  kiloClock/clockDividerInt[16]_i_1/O
                         net (fo=1, routed)           0.000     9.021    kiloClock/clockDividerInt_0[16]
    SLICE_X49Y47         FDCE                                         r  kiloClock/clockDividerInt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.494    13.259    kiloClock/CLK
    SLICE_X49Y47         FDCE                                         r  kiloClock/clockDividerInt_reg[16]/C
                         clock pessimism              0.458    13.717    
                         clock uncertainty           -0.035    13.681    
    SLICE_X49Y47         FDCE (Setup_fdce_C_D)        0.031    13.712    kiloClock/clockDividerInt_reg[16]
  -------------------------------------------------------------------
                         required time                         13.712    
                         arrival time                          -9.021    
  -------------------------------------------------------------------
                         slack                                  4.691    

Slack (MET) :             4.743ns  (required time - arrival time)
  Source:                 kiloClock/clockDividerInt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kiloClock/clockDividerInt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 1.633ns (51.142%)  route 1.560ns (48.858%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns = ( 13.259 - 8.000 ) 
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.667     5.741    kiloClock/CLK
    SLICE_X49Y45         FDCE                                         r  kiloClock/clockDividerInt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.456     6.197 r  kiloClock/clockDividerInt_reg[5]/Q
                         net (fo=2, routed)           0.741     6.937    kiloClock/clockDividerInt[5]
    SLICE_X48Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.593 r  kiloClock/clockDividerInt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.593    kiloClock/clockDividerInt0_carry__0_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.815 r  kiloClock/clockDividerInt0_carry__1/O[0]
                         net (fo=1, routed)           0.819     8.635    kiloClock/clockDividerInt0_carry__1_n_7
    SLICE_X47Y46         LUT5 (Prop_lut5_I4_O)        0.299     8.934 r  kiloClock/clockDividerInt[9]_i_1/O
                         net (fo=1, routed)           0.000     8.934    kiloClock/clockDividerInt_0[9]
    SLICE_X47Y46         FDCE                                         r  kiloClock/clockDividerInt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.494    13.259    kiloClock/CLK
    SLICE_X47Y46         FDCE                                         r  kiloClock/clockDividerInt_reg[9]/C
                         clock pessimism              0.424    13.683    
                         clock uncertainty           -0.035    13.647    
    SLICE_X47Y46         FDCE (Setup_fdce_C_D)        0.029    13.676    kiloClock/clockDividerInt_reg[9]
  -------------------------------------------------------------------
                         required time                         13.676    
                         arrival time                          -8.934    
  -------------------------------------------------------------------
                         slack                                  4.743    

Slack (MET) :             4.776ns  (required time - arrival time)
  Source:                 kiloClock/clockDividerInt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kiloClock/clockDividerInt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.162ns  (logic 1.749ns (55.322%)  route 1.413ns (44.678%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns = ( 13.259 - 8.000 ) 
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.667     5.741    kiloClock/CLK
    SLICE_X49Y45         FDCE                                         r  kiloClock/clockDividerInt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.456     6.197 r  kiloClock/clockDividerInt_reg[5]/Q
                         net (fo=2, routed)           0.741     6.937    kiloClock/clockDividerInt[5]
    SLICE_X48Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.593 r  kiloClock/clockDividerInt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.593    kiloClock/clockDividerInt0_carry__0_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.927 r  kiloClock/clockDividerInt0_carry__1/O[1]
                         net (fo=1, routed)           0.672     8.599    kiloClock/clockDividerInt0_carry__1_n_6
    SLICE_X47Y46         LUT5 (Prop_lut5_I4_O)        0.303     8.902 r  kiloClock/clockDividerInt[10]_i_1/O
                         net (fo=1, routed)           0.000     8.902    kiloClock/clockDividerInt_0[10]
    SLICE_X47Y46         FDCE                                         r  kiloClock/clockDividerInt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.494    13.259    kiloClock/CLK
    SLICE_X47Y46         FDCE                                         r  kiloClock/clockDividerInt_reg[10]/C
                         clock pessimism              0.424    13.683    
                         clock uncertainty           -0.035    13.647    
    SLICE_X47Y46         FDCE (Setup_fdce_C_D)        0.031    13.678    kiloClock/clockDividerInt_reg[10]
  -------------------------------------------------------------------
                         required time                         13.678    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                  4.776    

Slack (MET) :             4.838ns  (required time - arrival time)
  Source:                 kiloClock/clockDividerInt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kiloClock/clockDividerInt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.133ns  (logic 1.731ns (55.258%)  route 1.402ns (44.742%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.258ns = ( 13.258 - 8.000 ) 
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.667     5.741    kiloClock/CLK
    SLICE_X49Y45         FDCE                                         r  kiloClock/clockDividerInt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.456     6.197 r  kiloClock/clockDividerInt_reg[5]/Q
                         net (fo=2, routed)           0.741     6.937    kiloClock/clockDividerInt[5]
    SLICE_X48Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.593 r  kiloClock/clockDividerInt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.593    kiloClock/clockDividerInt0_carry__0_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.906 r  kiloClock/clockDividerInt0_carry__1/O[3]
                         net (fo=1, routed)           0.661     8.567    kiloClock/clockDividerInt0_carry__1_n_4
    SLICE_X49Y46         LUT5 (Prop_lut5_I4_O)        0.306     8.873 r  kiloClock/clockDividerInt[12]_i_1/O
                         net (fo=1, routed)           0.000     8.873    kiloClock/clockDividerInt_0[12]
    SLICE_X49Y46         FDCE                                         r  kiloClock/clockDividerInt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.493    13.258    kiloClock/CLK
    SLICE_X49Y46         FDCE                                         r  kiloClock/clockDividerInt_reg[12]/C
                         clock pessimism              0.458    13.716    
                         clock uncertainty           -0.035    13.680    
    SLICE_X49Y46         FDCE (Setup_fdce_C_D)        0.031    13.711    kiloClock/clockDividerInt_reg[12]
  -------------------------------------------------------------------
                         required time                         13.711    
                         arrival time                          -8.873    
  -------------------------------------------------------------------
                         slack                                  4.838    

Slack (MET) :             4.897ns  (required time - arrival time)
  Source:                 PWM_clk/clockDividerInt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PWM_clk/clockDividerInt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.073ns  (logic 1.767ns (57.497%)  route 1.306ns (42.503%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 13.442 - 8.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.858     5.932    PWM_clk/sysclk
    SLICE_X106Y85        FDCE                                         r  PWM_clk/clockDividerInt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y85        FDCE (Prop_fdce_C_Q)         0.456     6.388 r  PWM_clk/clockDividerInt_reg[2]/Q
                         net (fo=2, routed)           0.491     6.879    PWM_clk/clockDividerInt_reg_n_0_[2]
    SLICE_X107Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.553 r  PWM_clk/clockDividerInt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.553    PWM_clk/clockDividerInt_reg[4]_i_2_n_0
    SLICE_X107Y86        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.887 r  PWM_clk/clockDividerInt_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.815     8.702    PWM_clk/clockDividerInt_reg[8]_i_2_n_6
    SLICE_X106Y86        LUT6 (Prop_lut6_I5_O)        0.303     9.005 r  PWM_clk/clockDividerInt[6]_i_1__0/O
                         net (fo=1, routed)           0.000     9.005    PWM_clk/clockDividerInt[6]
    SLICE_X106Y86        FDCE                                         r  PWM_clk/clockDividerInt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.678    13.442    PWM_clk/sysclk
    SLICE_X106Y86        FDCE                                         r  PWM_clk/clockDividerInt_reg[6]/C
                         clock pessimism              0.464    13.907    
                         clock uncertainty           -0.035    13.871    
    SLICE_X106Y86        FDCE (Setup_fdce_C_D)        0.031    13.902    PWM_clk/clockDividerInt_reg[6]
  -------------------------------------------------------------------
                         required time                         13.902    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                  4.897    

Slack (MET) :             4.939ns  (required time - arrival time)
  Source:                 PWM_clk/clockDividerInt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PWM_clk/clockDividerInt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 1.597ns (52.654%)  route 1.436ns (47.346%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.443ns = ( 13.443 - 8.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.858     5.932    PWM_clk/sysclk
    SLICE_X106Y86        FDCE                                         r  PWM_clk/clockDividerInt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y86        FDCE (Prop_fdce_C_Q)         0.456     6.388 r  PWM_clk/clockDividerInt_reg[7]/Q
                         net (fo=2, routed)           0.774     7.162    PWM_clk/clockDividerInt_reg_n_0_[7]
    SLICE_X107Y86        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.684 r  PWM_clk/clockDividerInt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.684    PWM_clk/clockDividerInt_reg[8]_i_2_n_0
    SLICE_X107Y87        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.997 r  PWM_clk/clockDividerInt_reg[12]_i_4/O[3]
                         net (fo=1, routed)           0.662     8.659    PWM_clk/clockDividerInt_reg[12]_i_4_n_4
    SLICE_X106Y87        LUT6 (Prop_lut6_I5_O)        0.306     8.965 r  PWM_clk/clockDividerInt[12]_i_1__0/O
                         net (fo=1, routed)           0.000     8.965    PWM_clk/clockDividerInt[12]
    SLICE_X106Y87        FDCE                                         r  PWM_clk/clockDividerInt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.679    13.443    PWM_clk/sysclk
    SLICE_X106Y87        FDCE                                         r  PWM_clk/clockDividerInt_reg[12]/C
                         clock pessimism              0.464    13.908    
                         clock uncertainty           -0.035    13.872    
    SLICE_X106Y87        FDCE (Setup_fdce_C_D)        0.031    13.903    PWM_clk/clockDividerInt_reg[12]
  -------------------------------------------------------------------
                         required time                         13.903    
                         arrival time                          -8.965    
  -------------------------------------------------------------------
                         slack                                  4.939    

Slack (MET) :             4.954ns  (required time - arrival time)
  Source:                 kiloClock/clockDividerInt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kiloClock/clockDividerInt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.015ns  (logic 1.863ns (61.786%)  route 1.152ns (38.214%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns = ( 13.259 - 8.000 ) 
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.667     5.741    kiloClock/CLK
    SLICE_X49Y45         FDCE                                         r  kiloClock/clockDividerInt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.456     6.197 r  kiloClock/clockDividerInt_reg[5]/Q
                         net (fo=2, routed)           0.741     6.937    kiloClock/clockDividerInt[5]
    SLICE_X48Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.593 r  kiloClock/clockDividerInt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.593    kiloClock/clockDividerInt0_carry__0_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.707 r  kiloClock/clockDividerInt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.707    kiloClock/clockDividerInt0_carry__1_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.041 r  kiloClock/clockDividerInt0_carry__2/O[1]
                         net (fo=1, routed)           0.411     8.453    kiloClock/clockDividerInt0_carry__2_n_6
    SLICE_X49Y47         LUT5 (Prop_lut5_I4_O)        0.303     8.756 r  kiloClock/clockDividerInt[14]_i_1/O
                         net (fo=1, routed)           0.000     8.756    kiloClock/clockDividerInt_0[14]
    SLICE_X49Y47         FDCE                                         r  kiloClock/clockDividerInt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.494    13.259    kiloClock/CLK
    SLICE_X49Y47         FDCE                                         r  kiloClock/clockDividerInt_reg[14]/C
                         clock pessimism              0.458    13.717    
                         clock uncertainty           -0.035    13.681    
    SLICE_X49Y47         FDCE (Setup_fdce_C_D)        0.029    13.710    kiloClock/clockDividerInt_reg[14]
  -------------------------------------------------------------------
                         required time                         13.710    
                         arrival time                          -8.756    
  -------------------------------------------------------------------
                         slack                                  4.954    

Slack (MET) :             4.960ns  (required time - arrival time)
  Source:                 kiloClock/clockDividerInt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kiloClock/clockDividerInt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 1.651ns (54.839%)  route 1.360ns (45.161%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.258ns = ( 13.258 - 8.000 ) 
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.667     5.741    kiloClock/CLK
    SLICE_X49Y44         FDCE                                         r  kiloClock/clockDividerInt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDCE (Prop_fdce_C_Q)         0.456     6.197 r  kiloClock/clockDividerInt_reg[2]/Q
                         net (fo=2, routed)           0.500     6.697    kiloClock/clockDividerInt[2]
    SLICE_X48Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.371 r  kiloClock/clockDividerInt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.371    kiloClock/clockDividerInt0_carry_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.593 r  kiloClock/clockDividerInt0_carry__0/O[0]
                         net (fo=1, routed)           0.860     8.452    kiloClock/clockDividerInt0_carry__0_n_7
    SLICE_X49Y45         LUT5 (Prop_lut5_I4_O)        0.299     8.751 r  kiloClock/clockDividerInt[5]_i_1/O
                         net (fo=1, routed)           0.000     8.751    kiloClock/clockDividerInt_0[5]
    SLICE_X49Y45         FDCE                                         r  kiloClock/clockDividerInt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.493    13.258    kiloClock/CLK
    SLICE_X49Y45         FDCE                                         r  kiloClock/clockDividerInt_reg[5]/C
                         clock pessimism              0.458    13.716    
                         clock uncertainty           -0.035    13.680    
    SLICE_X49Y45         FDCE (Setup_fdce_C_D)        0.031    13.711    kiloClock/clockDividerInt_reg[5]
  -------------------------------------------------------------------
                         required time                         13.711    
                         arrival time                          -8.751    
  -------------------------------------------------------------------
                         slack                                  4.960    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 kiloClock/clockDividerInt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kiloClock/clockDividerInt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.009ns  (logic 1.767ns (58.724%)  route 1.242ns (41.276%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns = ( 13.259 - 8.000 ) 
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.667     5.741    kiloClock/CLK
    SLICE_X49Y45         FDCE                                         r  kiloClock/clockDividerInt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.456     6.197 r  kiloClock/clockDividerInt_reg[5]/Q
                         net (fo=2, routed)           0.741     6.937    kiloClock/clockDividerInt[5]
    SLICE_X48Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.593 r  kiloClock/clockDividerInt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.593    kiloClock/clockDividerInt0_carry__0_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.707 r  kiloClock/clockDividerInt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.707    kiloClock/clockDividerInt0_carry__1_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.946 r  kiloClock/clockDividerInt0_carry__2/O[2]
                         net (fo=1, routed)           0.501     8.448    kiloClock/clockDividerInt0_carry__2_n_5
    SLICE_X49Y47         LUT5 (Prop_lut5_I4_O)        0.302     8.750 r  kiloClock/clockDividerInt[15]_i_1/O
                         net (fo=1, routed)           0.000     8.750    kiloClock/clockDividerInt_0[15]
    SLICE_X49Y47         FDCE                                         r  kiloClock/clockDividerInt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.494    13.259    kiloClock/CLK
    SLICE_X49Y47         FDCE                                         r  kiloClock/clockDividerInt_reg[15]/C
                         clock pessimism              0.458    13.717    
                         clock uncertainty           -0.035    13.681    
    SLICE_X49Y47         FDCE (Setup_fdce_C_D)        0.031    13.712    kiloClock/clockDividerInt_reg[15]
  -------------------------------------------------------------------
                         required time                         13.712    
                         arrival time                          -8.750    
  -------------------------------------------------------------------
                         slack                                  4.963    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 kiloClock/tempClk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kiloClock/tempClk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.561     1.647    kiloClock/CLK
    SLICE_X49Y46         FDCE                                         r  kiloClock/tempClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDCE (Prop_fdce_C_Q)         0.141     1.788 r  kiloClock/tempClk_reg/Q
                         net (fo=2, routed)           0.170     1.958    kiloClock/pulserClk
    SLICE_X49Y46         LUT5 (Prop_lut5_I4_O)        0.045     2.003 r  kiloClock/tempClk_i_1/O
                         net (fo=1, routed)           0.000     2.003    kiloClock/tempClk_i_1_n_0
    SLICE_X49Y46         FDCE                                         r  kiloClock/tempClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.829     2.171    kiloClock/CLK
    SLICE_X49Y46         FDCE                                         r  kiloClock/tempClk_reg/C
                         clock pessimism             -0.524     1.647    
    SLICE_X49Y46         FDCE (Hold_fdce_C_D)         0.092     1.739    kiloClock/tempClk_reg
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 PWM_clk/clockDividerInt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PWM_clk/tempClk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.632     1.718    PWM_clk/sysclk
    SLICE_X108Y87        FDCE                                         r  PWM_clk/clockDividerInt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDCE (Prop_fdce_C_Q)         0.164     1.882 r  PWM_clk/clockDividerInt_reg[10]/Q
                         net (fo=15, routed)          0.198     2.081    PWM_clk/clockDividerInt_reg_n_0_[10]
    SLICE_X108Y87        LUT6 (Prop_lut6_I3_O)        0.045     2.126 r  PWM_clk/tempClk_i_1__0/O
                         net (fo=1, routed)           0.000     2.126    PWM_clk/tempClk_i_1__0_n_0
    SLICE_X108Y87        FDCE                                         r  PWM_clk/tempClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.901     2.243    PWM_clk/sysclk
    SLICE_X108Y87        FDCE                                         r  PWM_clk/tempClk_reg/C
                         clock pessimism             -0.525     1.718    
    SLICE_X108Y87        FDCE (Hold_fdce_C_D)         0.121     1.839    PWM_clk/tempClk_reg
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 PWM_clk/clockDividerInt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PWM_clk/clockDividerInt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.632     1.718    PWM_clk/sysclk
    SLICE_X108Y87        FDCE                                         r  PWM_clk/clockDividerInt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDCE (Prop_fdce_C_Q)         0.164     1.882 r  PWM_clk/clockDividerInt_reg[10]/Q
                         net (fo=15, routed)          0.198     2.081    PWM_clk/clockDividerInt_reg_n_0_[10]
    SLICE_X108Y87        LUT6 (Prop_lut6_I3_O)        0.045     2.126 r  PWM_clk/clockDividerInt[10]_i_1__0/O
                         net (fo=1, routed)           0.000     2.126    PWM_clk/clockDividerInt[10]
    SLICE_X108Y87        FDCE                                         r  PWM_clk/clockDividerInt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.901     2.243    PWM_clk/sysclk
    SLICE_X108Y87        FDCE                                         r  PWM_clk/clockDividerInt_reg[10]/C
                         clock pessimism             -0.525     1.718    
    SLICE_X108Y87        FDCE (Hold_fdce_C_D)         0.120     1.838    PWM_clk/clockDividerInt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 PWM_clk/clockDividerInt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PWM_clk/clockDividerInt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.394%)  route 0.223ns (51.606%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.631     1.717    PWM_clk/sysclk
    SLICE_X108Y86        FDCE                                         r  PWM_clk/clockDividerInt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDCE (Prop_fdce_C_Q)         0.164     1.881 r  PWM_clk/clockDividerInt_reg[8]/Q
                         net (fo=15, routed)          0.223     2.104    PWM_clk/clockDividerInt_reg_n_0_[8]
    SLICE_X108Y86        LUT6 (Prop_lut6_I4_O)        0.045     2.149 r  PWM_clk/clockDividerInt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.149    PWM_clk/clockDividerInt[0]
    SLICE_X108Y86        FDCE                                         r  PWM_clk/clockDividerInt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.900     2.242    PWM_clk/sysclk
    SLICE_X108Y86        FDCE                                         r  PWM_clk/clockDividerInt_reg[0]/C
                         clock pessimism             -0.525     1.717    
    SLICE_X108Y86        FDCE (Hold_fdce_C_D)         0.121     1.838    PWM_clk/clockDividerInt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 PWM_clk/clockDividerInt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PWM_clk/clockDividerInt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.394%)  route 0.223ns (51.606%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.631     1.717    PWM_clk/sysclk
    SLICE_X108Y86        FDCE                                         r  PWM_clk/clockDividerInt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDCE (Prop_fdce_C_Q)         0.164     1.881 f  PWM_clk/clockDividerInt_reg[8]/Q
                         net (fo=15, routed)          0.223     2.104    PWM_clk/clockDividerInt_reg_n_0_[8]
    SLICE_X108Y86        LUT6 (Prop_lut6_I4_O)        0.045     2.149 r  PWM_clk/clockDividerInt[8]_i_1__0/O
                         net (fo=1, routed)           0.000     2.149    PWM_clk/clockDividerInt[8]
    SLICE_X108Y86        FDCE                                         r  PWM_clk/clockDividerInt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.900     2.242    PWM_clk/sysclk
    SLICE_X108Y86        FDCE                                         r  PWM_clk/clockDividerInt_reg[8]/C
                         clock pessimism             -0.525     1.717    
    SLICE_X108Y86        FDCE (Hold_fdce_C_D)         0.120     1.837    PWM_clk/clockDividerInt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 PWM_clk/clockDividerInt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PWM_clk/clockDividerInt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.209ns (49.028%)  route 0.217ns (50.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.631     1.717    PWM_clk/sysclk
    SLICE_X108Y86        FDCE                                         r  PWM_clk/clockDividerInt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDCE (Prop_fdce_C_Q)         0.164     1.881 f  PWM_clk/clockDividerInt_reg[8]/Q
                         net (fo=15, routed)          0.217     2.098    PWM_clk/clockDividerInt_reg_n_0_[8]
    SLICE_X106Y87        LUT6 (Prop_lut6_I4_O)        0.045     2.143 r  PWM_clk/clockDividerInt[11]_i_1__0/O
                         net (fo=1, routed)           0.000     2.143    PWM_clk/clockDividerInt[11]
    SLICE_X106Y87        FDCE                                         r  PWM_clk/clockDividerInt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.901     2.243    PWM_clk/sysclk
    SLICE_X106Y87        FDCE                                         r  PWM_clk/clockDividerInt_reg[11]/C
                         clock pessimism             -0.510     1.733    
    SLICE_X106Y87        FDCE (Hold_fdce_C_D)         0.091     1.824    PWM_clk/clockDividerInt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 PWM_clk/clockDividerInt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PWM_clk/clockDividerInt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.209ns (48.914%)  route 0.218ns (51.086%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.631     1.717    PWM_clk/sysclk
    SLICE_X108Y86        FDCE                                         r  PWM_clk/clockDividerInt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDCE (Prop_fdce_C_Q)         0.164     1.881 f  PWM_clk/clockDividerInt_reg[8]/Q
                         net (fo=15, routed)          0.218     2.099    PWM_clk/clockDividerInt_reg_n_0_[8]
    SLICE_X106Y87        LUT6 (Prop_lut6_I4_O)        0.045     2.144 r  PWM_clk/clockDividerInt[12]_i_1__0/O
                         net (fo=1, routed)           0.000     2.144    PWM_clk/clockDividerInt[12]
    SLICE_X106Y87        FDCE                                         r  PWM_clk/clockDividerInt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.901     2.243    PWM_clk/sysclk
    SLICE_X106Y87        FDCE                                         r  PWM_clk/clockDividerInt_reg[12]/C
                         clock pessimism             -0.510     1.733    
    SLICE_X106Y87        FDCE (Hold_fdce_C_D)         0.092     1.825    PWM_clk/clockDividerInt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 PWM_clk/clockDividerInt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PWM_clk/clockDividerInt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.209ns (47.881%)  route 0.227ns (52.119%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.631     1.717    PWM_clk/sysclk
    SLICE_X108Y86        FDCE                                         r  PWM_clk/clockDividerInt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDCE (Prop_fdce_C_Q)         0.164     1.881 f  PWM_clk/clockDividerInt_reg[8]/Q
                         net (fo=15, routed)          0.227     2.109    PWM_clk/clockDividerInt_reg_n_0_[8]
    SLICE_X106Y85        LUT6 (Prop_lut6_I4_O)        0.045     2.154 r  PWM_clk/clockDividerInt[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.154    PWM_clk/clockDividerInt[2]
    SLICE_X106Y85        FDCE                                         r  PWM_clk/clockDividerInt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.900     2.242    PWM_clk/sysclk
    SLICE_X106Y85        FDCE                                         r  PWM_clk/clockDividerInt_reg[2]/C
                         clock pessimism             -0.510     1.732    
    SLICE_X106Y85        FDCE (Hold_fdce_C_D)         0.092     1.824    PWM_clk/clockDividerInt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 PWM_clk/clockDividerInt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PWM_clk/clockDividerInt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.209ns (47.602%)  route 0.230ns (52.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.632     1.718    PWM_clk/sysclk
    SLICE_X108Y87        FDCE                                         r  PWM_clk/clockDividerInt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDCE (Prop_fdce_C_Q)         0.164     1.882 r  PWM_clk/clockDividerInt_reg[10]/Q
                         net (fo=15, routed)          0.230     2.112    PWM_clk/clockDividerInt_reg_n_0_[10]
    SLICE_X106Y87        LUT6 (Prop_lut6_I3_O)        0.045     2.157 r  PWM_clk/clockDividerInt[9]_i_1__0/O
                         net (fo=1, routed)           0.000     2.157    PWM_clk/clockDividerInt[9]
    SLICE_X106Y87        FDCE                                         r  PWM_clk/clockDividerInt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.901     2.243    PWM_clk/sysclk
    SLICE_X106Y87        FDCE                                         r  PWM_clk/clockDividerInt_reg[9]/C
                         clock pessimism             -0.510     1.733    
    SLICE_X106Y87        FDCE (Hold_fdce_C_D)         0.092     1.825    PWM_clk/clockDividerInt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 PWM_clk/clockDividerInt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PWM_clk/clockDividerInt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.209ns (45.419%)  route 0.251ns (54.581%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.631     1.717    PWM_clk/sysclk
    SLICE_X108Y86        FDCE                                         r  PWM_clk/clockDividerInt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDCE (Prop_fdce_C_Q)         0.164     1.881 f  PWM_clk/clockDividerInt_reg[8]/Q
                         net (fo=15, routed)          0.251     2.132    PWM_clk/clockDividerInt_reg_n_0_[8]
    SLICE_X106Y86        LUT6 (Prop_lut6_I4_O)        0.045     2.177 r  PWM_clk/clockDividerInt[6]_i_1__0/O
                         net (fo=1, routed)           0.000     2.177    PWM_clk/clockDividerInt[6]
    SLICE_X106Y86        FDCE                                         r  PWM_clk/clockDividerInt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.900     2.242    PWM_clk/sysclk
    SLICE_X106Y86        FDCE                                         r  PWM_clk/clockDividerInt_reg[6]/C
                         clock pessimism             -0.510     1.732    
    SLICE_X106Y86        FDCE (Hold_fdce_C_D)         0.092     1.824    PWM_clk/clockDividerInt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.353    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X106Y87   PWM_clk/clockDividerInt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X106Y85   PWM_clk/clockDividerInt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X106Y85   PWM_clk/clockDividerInt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X106Y85   PWM_clk/clockDividerInt_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X106Y85   PWM_clk/clockDividerInt_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X106Y86   PWM_clk/clockDividerInt_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X106Y86   PWM_clk/clockDividerInt_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X106Y86   PWM_clk/clockDividerInt_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X108Y86   PWM_clk/clockDividerInt_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X106Y85   PWM_clk/clockDividerInt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X106Y85   PWM_clk/clockDividerInt_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X106Y85   PWM_clk/clockDividerInt_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X106Y85   PWM_clk/clockDividerInt_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X106Y86   PWM_clk/clockDividerInt_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X106Y86   PWM_clk/clockDividerInt_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X106Y86   PWM_clk/clockDividerInt_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y86   PWM_clk/clockDividerInt_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y86   PWM_clk/clockDividerInt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X106Y87   PWM_clk/clockDividerInt_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X106Y87   PWM_clk/clockDividerInt_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X106Y85   PWM_clk/clockDividerInt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X106Y85   PWM_clk/clockDividerInt_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X106Y85   PWM_clk/clockDividerInt_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X106Y85   PWM_clk/clockDividerInt_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X106Y86   PWM_clk/clockDividerInt_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X106Y86   PWM_clk/clockDividerInt_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X106Y86   PWM_clk/clockDividerInt_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y86   PWM_clk/clockDividerInt_reg[8]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X106Y87   PWM_clk/clockDividerInt_reg[9]/C



