# Vitis Model Composer Tutorials

These tutorials take users through the design methodology and programming model for developing algorithms in Vitis Model Composer for AMD/Xilinx devices including Versal devices with AI Engines.

<table style="width:100%">
<tr>
  <td align="center" colspan="2" style="bold" ><b>HDL Library</a></b>
</tr>

<tr>
<td>
<a href="./HDL_Library/Lab1/README.md">Lab 1</a>
</td>
<td>
Introduction to Vitis Model Composer HDL Library
</td>
</tr> 
 
<tr>
<td>
<a href="./HDL_Library/Lab2/README.md">Lab 2</a>
</td>
<td>
Importing Code into a Vitis Model Composer HDL Design
</td>
</tr> 
 
<tr>
<td>
<a href="./HDL_Library/Lab3/README.md">Lab 3</a>
</td>
<td>
Timing and Resource Analysis.
</td>
</tr>

<tr> 
<td>
<a href="./HDL_Library/Lab4/README.md">Lab 4</a>
</td>
<td>
Working with Multi-Rate Systems
</td>
</tr>

<tr> 
<td>
<a href="./HDL_Library/Lab5/README.md">Lab 5</a>
</td>
<td>
Using AXI Interfaces and IP Integrator
</td>
</tr>

<tr> 
<td>
<a href="./HDL_Library/Lab6/README.md">Lab 6</a>
</td>
<td>
Using a Vitis Model Composer HDL Design with a Zynq-7000 SoC
</td>
 </tr>
 
<tr>
  <td align="center" colspan="2" style="bold" ><b>HLS Library</a></b>
</tr>

<tr>
<td>
<a href="./HLS_Library/Lab1/README.md">Lab 1</a>
</td>
<td>
Introduction to Model Composer HLS Library
</td>
</tr> 
 
<tr>
<td>
<a href="./HLS_Library/Lab2/README.md">Lab 2</a>
</td>
<td>
Importing Code into Vitis Model Composer
</td>
</tr> 
 
<tr>
<td>
<a href="./HLS_Library/Lab3/README.md">Lab 3</a>
</td>
<td>
Debugging Imported C/C++-Code Using GDB Debugger
</td>
</tr>

<tr> 
<td>
<a href="./HLS_Library/Lab4/README.md">Lab 4</a>
</td>
<td>
Automatic Code Generation
</td>
</tr>

<tr>
  <td align="center" colspan="2" style="bold" ><b>AI Engine Library</a></b> <img src="../Images/new.PNG" width="50">
</tr>

<tr>
<td>
<a href="./AIEngine_Library/01-Introduction_to_Versal_and_AI_Engines/README.md">Lab 1</a>
</td>
<td>
Introduction to Versal Adaptive SoC and AI Engines
</td>
</tr> 
 
<tr>
<td>
<a href="./AIEngine_Library/02-Build_and_Simulate_AI_Engine_Design/README.md">Lab 2</a>
</td>
<td>
Build and Simulate an AI Engine Design
</td>
</tr> 

<tr>
<td>
<a href="./AIEngine_Library/03-Import_Custom_AI_Engine_Code/README.md">Lab 3</a>
</td>
<td>
Import Custom AI Engine Code
</td>
</tr> 
 
<tr>
<td>
<a href="./AIEngine_Library/04-AI_Engine_Code_Generation/README.md">Lab 4</a>
</td>
<td>
AI Engine Code Generation and Cycle-Approximate Simulation
</td>
</tr> 

<tr>
<td>
<a href="./AIEngine_Library/05-Vitis_Analyzer/README.md">Lab 5</a>
</td>
<td>
View AI Engine Designs in Vitis Analyzer
</td>
</tr> 
 
<tr>
<td>
<a href="./AIEngine_Library/06-Hardware_Validation/README.md">Lab 6</a>
</td>
<td>
Hardware Validation of Versal Adaptive SoC Design
</td>
</tr> 


</table>

--------------
Copyright 2022 Xilinx
Copyright 2023 Advanced Micro Devices, Inc.

Licensed under the Apache License, Version 2.0 (the "License");
you may not use this file except in compliance with the License.
You may obtain a copy of the License at

    http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software
distributed under the License is distributed on an "AS IS" BASIS,
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
See the License for the specific language governing permissions and
limitations under the License.
