--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 14.649 ns
From           : slot_id[1]
To             : dispatch:cmd0|status[0]
From Clock     : 
To Clock       : inclk14
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 10.665 ns
From           : issue_reply:issue_reply0|fibre_tx:i_fibre_tx|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_k541:auto_generated|alt_sync_fifo_jkm:alt_sync_fifo1|dpram_cor:dpram5|altsyncram_hic1:altsyncram14|ram_block15a7~portb_address_reg7
To             : fibre_tx_data[5]
From Clock     : inclk14
To Clock       : 
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 10.698 ns
From           : fibre_rx_data[2]
To             : mictor_o[3]
From Clock     : 
To Clock       : 
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 2.436 ns
From           : altera_internal_jtag
To             : sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]
From Clock     : 
To Clock       : altera_internal_jtag~TCKUTAP
Failed Paths   : 0

Type           : Worst-case Minimum tco
Slack          : N/A
Required Time  : None
Actual Time    : 1.053 ns
From           : cc_pll:pll0|altpll:altpll_component|_extclk2
To             : lvds_clk
From Clock     : inclk14
To Clock       : 
Failed Paths   : 0

Type           : Worst-case Minimum tpd
Slack          : N/A
Required Time  : None
Actual Time    : 2.404 ns
From           : altera_internal_jtag~TDO
To             : altera_reserved_tdo
From Clock     : 
To Clock       : 
Failed Paths   : 0

Type           : Clock Setup: 'cc_pll:pll0|altpll:altpll_component|_clk0'
Slack          : -0.764 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : 46.45 MHz ( period = 21.528 ns )
From           : dispatch:cmd0|altsyncram:buf|altsyncram_0ok2:auto_generated|ram_block1a3~portb_address_reg10
To             : dispatch:cmd0|dispatch_reply_transmit:transmitter|parallel_crc:crc_calc|crc_reg[15]~2571
From Clock     : cc_pll:pll0|altpll:altpll_component|_clk0
To Clock       : cc_pll:pll0|altpll:altpll_component|_clk0
Failed Paths   : 1441

Type           : Clock Setup: 'cc_pll:pll0|altpll:altpll_component|_clk2'
Slack          : -0.242 ns
Required Time  : 200.00 MHz ( period = 5.000 ns )
Actual Time    : 190.77 MHz ( period = 5.242 ns )
From           : issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc2|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_3ka1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|cntr_808:cntr2|safe_q[0]
To             : issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc2|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_3ka1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dpram_lpr:dpram5|altsyncram_9lc1:altsyncram15|ram_block16a31~porta_we_reg
From Clock     : cc_pll:pll0|altpll:altpll_component|_clk2
To Clock       : cc_pll:pll0|altpll:altpll_component|_clk2
Failed Paths   : 3

Type           : Clock Setup: 'altera_internal_jtag~TCKUTAP'
Slack          : 6.880 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : 160.26 MHz ( period = 6.240 ns )
From           : sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[4]
To             : sld_hub:sld_hub_inst|HUB_TDO~376
From Clock     : altera_internal_jtag~TCKUTAP
To Clock       : altera_internal_jtag~TCKUTAP
Failed Paths   : 0

Type           : Clock Setup: 'fibre_rx_clkr'
Slack          : 16.082 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : 255.23 MHz ( period = 3.918 ns )
From           : issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|a_fefifo_h3d:a_fefifo6|b_full
To             : issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|a_graycounter_v16:a_graycounter3|power_modified_counter_values[4]
From Clock     : fibre_rx_clkr
To Clock       : fibre_rx_clkr
Failed Paths   : 0

Type           : Clock Setup: 'cc_pll:pll0|altpll:altpll_component|_clk3'
Slack          : 18.719 ns
Required Time  : 25.00 MHz ( period = 40.000 ns )
Actual Time    : N/A
From           : issue_reply:issue_reply0|fibre_tx:i_fibre_tx|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_k541:auto_generated|alt_sync_fifo_jkm:alt_sync_fifo1|dffe8a[7]
To             : issue_reply:issue_reply0|fibre_tx:i_fibre_tx|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_k541:auto_generated|alt_sync_fifo_jkm:alt_sync_fifo1|dffe9a[7]
From Clock     : cc_pll:pll0|altpll:altpll_component|_clk0
To Clock       : cc_pll:pll0|altpll:altpll_component|_clk3
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 1444

--------------------------------------------------------------------------------------

