Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/controller.v:97]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/mycpu/controller.v:98]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/wlt/Desktop/step_into_mips/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
