# Selevy

Selevy is extremely simple implementation of a sigle-cycle RISC-V CPU in Verilog.

## License

This program follows [BSD 2-clause License](./LICENSE.txt).
