64a65,72
> // Revision 1.24  2001/11/26 21:38:54  gorban
> // Lots of fixes:
> // Break condition wasn't handled correctly at all.
> // LSR bits could lose their values.
> // LSR value after reset was wrong.
> // Timing of THRE interrupt signal corrected.
> // LSR bit 0 timing corrected.
> //
328a337,337
> 	if (msr_read)
329,329d336
< 	if (wb_re_i && wb_addr_i == `UART_REG_MS)
