# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do part_1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Rao/Desktop/Quartus_github/lab_part1 {C:/Users/Rao/Desktop/Quartus_github/lab_part1/part_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:01:13 on Sep 27,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Rao/Desktop/Quartus_github/lab_part1" C:/Users/Rao/Desktop/Quartus_github/lab_part1/part_1.sv 
# -- Compiling module part_1
# 
# Top level modules:
# 	part_1
# End time: 01:01:13 on Sep 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Rao/Desktop/Quartus_github/lab_part1 {C:/Users/Rao/Desktop/Quartus_github/lab_part1/tb_part1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:01:13 on Sep 27,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Rao/Desktop/Quartus_github/lab_part1" C:/Users/Rao/Desktop/Quartus_github/lab_part1/tb_part1.sv 
# -- Compiling module tb_part1
# 
# Top level modules:
# 	tb_part1
# End time: 01:01:13 on Sep 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_part1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_part1 
# Start time: 01:01:14 on Sep 27,2023
# Loading sv_std.std
# Loading work.tb_part1
# Loading work.part_1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Initial values:
# SW = 1010101010
# Updated values:
# SW = 0011001100
# ** Note: $finish    : C:/Users/Rao/Desktop/Quartus_github/lab_part1/tb_part1.sv(36)
#    Time: 120 ps  Iteration: 0  Instance: /tb_part1
# 1
# Break in Module tb_part1 at C:/Users/Rao/Desktop/Quartus_github/lab_part1/tb_part1.sv line 36
# End time: 01:02:32 on Sep 27,2023, Elapsed time: 0:01:18
# Errors: 0, Warnings: 0
