|test_spi_de0
m_clk => fifo_test_1:fifo_test_1_inst.clock
m_clk => GEN_PULSO:gen_pul.clk
m_clk => test_spi_slaves:T_slaves.m_clk
m_clk => Maquina_de_Control:MC.CLK
m_clk => test_spi_side:T_spi.m_clk
m_reset => GEN_PULSO:gen_pul.reset
m_reset => test_spi_slaves:T_slaves.m_reset
m_reset => Maquina_de_Control:MC.RESET
m_reset => test_spi_side:T_spi.m_reset
boton2_set => rebot_elim:RE.Sn
boton1_reset => rebot_elim:RE.Rn
FULL_LED9 <= fifo_test_1:fifo_test_1_inst.full
EMPTY_LED8 <= fifo_test_1:fifo_test_1_inst.empty
SW[0] => Maquina_de_Control:MC.reg_func_in[0]
SW[1] => Maquina_de_Control:MC.reg_func_in[1]
SW[2] => Maquina_de_Control:MC.reg_func_in[2]
SW[3] => Maquina_de_Control:MC.reg_func_in[3]
SW[4] => Maquina_de_Control:MC.reg_func_in[4]
SW[5] => Maquina_de_Control:MC.reg_func_in[5]
SW[6] => Maquina_de_Control:MC.reg_func_in[6]
SW[7] => Maquina_de_Control:MC.reg_func_in[7]
display0[6] <= hex27seg:hex0.seg_out[0]
display0[5] <= hex27seg:hex0.seg_out[1]
display0[4] <= hex27seg:hex0.seg_out[2]
display0[3] <= hex27seg:hex0.seg_out[3]
display0[2] <= hex27seg:hex0.seg_out[4]
display0[1] <= hex27seg:hex0.seg_out[5]
display0[0] <= hex27seg:hex0.seg_out[6]
display1[6] <= hex27seg:hex1.seg_out[0]
display1[5] <= hex27seg:hex1.seg_out[1]
display1[4] <= hex27seg:hex1.seg_out[2]
display1[3] <= hex27seg:hex1.seg_out[3]
display1[2] <= hex27seg:hex1.seg_out[4]
display1[1] <= hex27seg:hex1.seg_out[5]
display1[0] <= hex27seg:hex1.seg_out[6]
display2[6] <= hex27seg:hex2.seg_out[0]
display2[5] <= hex27seg:hex2.seg_out[1]
display2[4] <= hex27seg:hex2.seg_out[2]
display2[3] <= hex27seg:hex2.seg_out[3]
display2[2] <= hex27seg:hex2.seg_out[4]
display2[1] <= hex27seg:hex2.seg_out[5]
display2[0] <= hex27seg:hex2.seg_out[6]
display3[6] <= hex27seg:hex3.seg_out[0]
display3[5] <= hex27seg:hex3.seg_out[1]
display3[4] <= hex27seg:hex3.seg_out[2]
display3[3] <= hex27seg:hex3.seg_out[3]
display3[2] <= hex27seg:hex3.seg_out[4]
display3[1] <= hex27seg:hex3.seg_out[5]
display3[0] <= hex27seg:hex3.seg_out[6]
spi1_ssel_o <= test_spi_side:T_spi.spi1_ssel_o
spi1_sck_o <= test_spi_side:T_spi.spi1_sck_o
spi1_mosi_o <= test_spi_side:T_spi.spi1_mosi_o
spi1_miso_i => test_spi_side:T_spi.spi1_miso_i
spi2_ssel_o <= test_spi_side:T_spi.spi2_ssel_o
spi2_sck_o <= test_spi_side:T_spi.spi2_sck_o
spi2_mosi_o <= test_spi_side:T_spi.spi2_mosi_o
spi2_miso_i => test_spi_side:T_spi.spi2_miso_i
slave1_ssel_i => test_spi_slaves:T_slaves.slave1_ssel_i
slave1_sck_i => test_spi_slaves:T_slaves.slave1_sck_i
slave1_mosi_i => test_spi_slaves:T_slaves.slave1_mosi_i
slave1_miso_o <= test_spi_slaves:T_slaves.slave1_miso_o
slave2_ssel_i => test_spi_slaves:T_slaves.slave2_ssel_i
slave2_sck_i => test_spi_slaves:T_slaves.slave2_sck_i
slave2_mosi_i => test_spi_slaves:T_slaves.slave2_mosi_i
slave2_miso_o <= test_spi_slaves:T_slaves.slave2_miso_o
dbg_read_fifo_1 <= GEN_PULSO:gen_pul.edge_detected


|test_spi_de0|test_spi_side:T_spi
m_clk => spi_master:SPI_2.pclk_i
m_clk => spi_master:SPI_2.sclk_i
m_clk => spi_master:SPI_1.pclk_i
m_clk => spi_master:SPI_1.sclk_i
m_reset => spi_master:SPI_2.rst_i
m_reset => spi_master:SPI_1.rst_i
di_1_i[0] => interconnect:U0.di_1_i[0]
di_1_i[1] => interconnect:U0.di_1_i[1]
di_1_i[2] => interconnect:U0.di_1_i[2]
di_1_i[3] => interconnect:U0.di_1_i[3]
di_1_i[4] => interconnect:U0.di_1_i[4]
di_1_i[5] => interconnect:U0.di_1_i[5]
di_1_i[6] => interconnect:U0.di_1_i[6]
di_1_i[7] => interconnect:U0.di_1_i[7]
di_1_i[8] => interconnect:U0.di_1_i[8]
di_1_i[9] => interconnect:U0.di_1_i[9]
di_1_i[10] => interconnect:U0.di_1_i[10]
di_1_i[11] => interconnect:U0.di_1_i[11]
di_1_i[12] => interconnect:U0.di_1_i[12]
di_1_i[13] => interconnect:U0.di_1_i[13]
di_1_i[14] => interconnect:U0.di_1_i[14]
di_1_i[15] => interconnect:U0.di_1_i[15]
do_1_o[0] <= interconnect:U0.do_1_o[0]
do_1_o[1] <= interconnect:U0.do_1_o[1]
do_1_o[2] <= interconnect:U0.do_1_o[2]
do_1_o[3] <= interconnect:U0.do_1_o[3]
do_1_o[4] <= interconnect:U0.do_1_o[4]
do_1_o[5] <= interconnect:U0.do_1_o[5]
do_1_o[6] <= interconnect:U0.do_1_o[6]
do_1_o[7] <= interconnect:U0.do_1_o[7]
do_1_o[8] <= interconnect:U0.do_1_o[8]
do_1_o[9] <= interconnect:U0.do_1_o[9]
do_1_o[10] <= interconnect:U0.do_1_o[10]
do_1_o[11] <= interconnect:U0.do_1_o[11]
do_1_o[12] <= interconnect:U0.do_1_o[12]
do_1_o[13] <= interconnect:U0.do_1_o[13]
do_1_o[14] <= interconnect:U0.do_1_o[14]
do_1_o[15] <= interconnect:U0.do_1_o[15]
wren_1_i => interconnect:U0.wren_1_i
drdy_1_o <= interconnect:U0.drdy_1_o
rdreq_1_i => interconnect:U0.rdreq_1_i
di_2_i[0] => interconnect:U0.di_2_i[0]
di_2_i[1] => interconnect:U0.di_2_i[1]
di_2_i[2] => interconnect:U0.di_2_i[2]
di_2_i[3] => interconnect:U0.di_2_i[3]
di_2_i[4] => interconnect:U0.di_2_i[4]
di_2_i[5] => interconnect:U0.di_2_i[5]
di_2_i[6] => interconnect:U0.di_2_i[6]
di_2_i[7] => interconnect:U0.di_2_i[7]
di_2_i[8] => interconnect:U0.di_2_i[8]
di_2_i[9] => interconnect:U0.di_2_i[9]
di_2_i[10] => interconnect:U0.di_2_i[10]
di_2_i[11] => interconnect:U0.di_2_i[11]
di_2_i[12] => interconnect:U0.di_2_i[12]
di_2_i[13] => interconnect:U0.di_2_i[13]
di_2_i[14] => interconnect:U0.di_2_i[14]
di_2_i[15] => interconnect:U0.di_2_i[15]
do_2_o[0] <= interconnect:U0.do_2_o[0]
do_2_o[1] <= interconnect:U0.do_2_o[1]
do_2_o[2] <= interconnect:U0.do_2_o[2]
do_2_o[3] <= interconnect:U0.do_2_o[3]
do_2_o[4] <= interconnect:U0.do_2_o[4]
do_2_o[5] <= interconnect:U0.do_2_o[5]
do_2_o[6] <= interconnect:U0.do_2_o[6]
do_2_o[7] <= interconnect:U0.do_2_o[7]
do_2_o[8] <= interconnect:U0.do_2_o[8]
do_2_o[9] <= interconnect:U0.do_2_o[9]
do_2_o[10] <= interconnect:U0.do_2_o[10]
do_2_o[11] <= interconnect:U0.do_2_o[11]
do_2_o[12] <= interconnect:U0.do_2_o[12]
do_2_o[13] <= interconnect:U0.do_2_o[13]
do_2_o[14] <= interconnect:U0.do_2_o[14]
do_2_o[15] <= interconnect:U0.do_2_o[15]
wren_2_i => interconnect:U0.wren_2_i
drdy_2_o <= interconnect:U0.drdy_2_o
rdreq_2_i => interconnect:U0.rdreq_2_i
f1_do_o[0] <= interconnect:U0.f1_do_o[0]
f1_do_o[1] <= interconnect:U0.f1_do_o[1]
f1_do_o[2] <= interconnect:U0.f1_do_o[2]
f1_do_o[3] <= interconnect:U0.f1_do_o[3]
f1_do_o[4] <= interconnect:U0.f1_do_o[4]
f1_do_o[5] <= interconnect:U0.f1_do_o[5]
f1_do_o[6] <= interconnect:U0.f1_do_o[6]
f1_do_o[7] <= interconnect:U0.f1_do_o[7]
f1_do_o[8] <= interconnect:U0.f1_do_o[8]
f1_do_o[9] <= interconnect:U0.f1_do_o[9]
f1_do_o[10] <= interconnect:U0.f1_do_o[10]
f1_do_o[11] <= interconnect:U0.f1_do_o[11]
f1_do_o[12] <= interconnect:U0.f1_do_o[12]
f1_do_o[13] <= interconnect:U0.f1_do_o[13]
f1_do_o[14] <= interconnect:U0.f1_do_o[14]
f1_do_o[15] <= interconnect:U0.f1_do_o[15]
f1_wren_o <= interconnect:U0.f1_wren_o
f2_do_o[0] <= interconnect:U0.f2_do_o[0]
f2_do_o[1] <= interconnect:U0.f2_do_o[1]
f2_do_o[2] <= interconnect:U0.f2_do_o[2]
f2_do_o[3] <= interconnect:U0.f2_do_o[3]
f2_do_o[4] <= interconnect:U0.f2_do_o[4]
f2_do_o[5] <= interconnect:U0.f2_do_o[5]
f2_do_o[6] <= interconnect:U0.f2_do_o[6]
f2_do_o[7] <= interconnect:U0.f2_do_o[7]
f2_do_o[8] <= interconnect:U0.f2_do_o[8]
f2_do_o[9] <= interconnect:U0.f2_do_o[9]
f2_do_o[10] <= interconnect:U0.f2_do_o[10]
f2_do_o[11] <= interconnect:U0.f2_do_o[11]
f2_do_o[12] <= interconnect:U0.f2_do_o[12]
f2_do_o[13] <= interconnect:U0.f2_do_o[13]
f2_do_o[14] <= interconnect:U0.f2_do_o[14]
f2_do_o[15] <= interconnect:U0.f2_do_o[15]
f2_wren_o <= interconnect:U0.f2_wren_o
spi1_ssel_o <= spi_master:SPI_1.spi_ssel_o
spi1_sck_o <= spi_master:SPI_1.spi_sck_o
spi1_mosi_o <= spi_master:SPI_1.spi_mosi_o
spi1_miso_i => spi_master:SPI_1.spi_miso_i
spi2_ssel_o <= spi_master:SPI_2.spi_ssel_o
spi2_sck_o <= spi_master:SPI_2.spi_sck_o
spi2_mosi_o <= spi_master:SPI_2.spi_mosi_o
spi2_miso_i => spi_master:SPI_2.spi_miso_i


|test_spi_de0|test_spi_side:T_spi|interconnect:U0
di_1_i[0] => s1_do_o[0].DATAIN
di_1_i[1] => s1_do_o[1].DATAIN
di_1_i[2] => s1_do_o[2].DATAIN
di_1_i[3] => s1_do_o[3].DATAIN
di_1_i[4] => s1_do_o[4].DATAIN
di_1_i[5] => s1_do_o[5].DATAIN
di_1_i[6] => s1_do_o[6].DATAIN
di_1_i[7] => s1_do_o[7].DATAIN
di_1_i[8] => s1_do_o[8].DATAIN
di_1_i[9] => s1_do_o[9].DATAIN
di_1_i[10] => s1_do_o[10].DATAIN
di_1_i[11] => s1_do_o[11].DATAIN
di_1_i[12] => s1_do_o[12].DATAIN
di_1_i[13] => s1_do_o[13].DATAIN
di_1_i[14] => s1_do_o[14].DATAIN
di_1_i[15] => s1_do_o[15].DATAIN
do_1_o[0] <= do_1_o~15.DB_MAX_OUTPUT_PORT_TYPE
do_1_o[1] <= do_1_o~14.DB_MAX_OUTPUT_PORT_TYPE
do_1_o[2] <= do_1_o~13.DB_MAX_OUTPUT_PORT_TYPE
do_1_o[3] <= do_1_o~12.DB_MAX_OUTPUT_PORT_TYPE
do_1_o[4] <= do_1_o~11.DB_MAX_OUTPUT_PORT_TYPE
do_1_o[5] <= do_1_o~10.DB_MAX_OUTPUT_PORT_TYPE
do_1_o[6] <= do_1_o~9.DB_MAX_OUTPUT_PORT_TYPE
do_1_o[7] <= do_1_o~8.DB_MAX_OUTPUT_PORT_TYPE
do_1_o[8] <= do_1_o~7.DB_MAX_OUTPUT_PORT_TYPE
do_1_o[9] <= do_1_o~6.DB_MAX_OUTPUT_PORT_TYPE
do_1_o[10] <= do_1_o~5.DB_MAX_OUTPUT_PORT_TYPE
do_1_o[11] <= do_1_o~4.DB_MAX_OUTPUT_PORT_TYPE
do_1_o[12] <= do_1_o~3.DB_MAX_OUTPUT_PORT_TYPE
do_1_o[13] <= do_1_o~2.DB_MAX_OUTPUT_PORT_TYPE
do_1_o[14] <= do_1_o~1.DB_MAX_OUTPUT_PORT_TYPE
do_1_o[15] <= do_1_o~0.DB_MAX_OUTPUT_PORT_TYPE
wren_1_i => s1_wren_o.DATAIN
drdy_1_o <= s1_drdy_i.DB_MAX_OUTPUT_PORT_TYPE
rdreq_1_i => f1_wren_o~0.OUTPUTSELECT
rdreq_1_i => f1_do_o~15.OUTPUTSELECT
rdreq_1_i => f1_do_o~14.OUTPUTSELECT
rdreq_1_i => f1_do_o~13.OUTPUTSELECT
rdreq_1_i => f1_do_o~12.OUTPUTSELECT
rdreq_1_i => f1_do_o~11.OUTPUTSELECT
rdreq_1_i => f1_do_o~10.OUTPUTSELECT
rdreq_1_i => f1_do_o~9.OUTPUTSELECT
rdreq_1_i => f1_do_o~8.OUTPUTSELECT
rdreq_1_i => f1_do_o~7.OUTPUTSELECT
rdreq_1_i => f1_do_o~6.OUTPUTSELECT
rdreq_1_i => f1_do_o~5.OUTPUTSELECT
rdreq_1_i => f1_do_o~4.OUTPUTSELECT
rdreq_1_i => f1_do_o~3.OUTPUTSELECT
rdreq_1_i => f1_do_o~2.OUTPUTSELECT
rdreq_1_i => f1_do_o~1.OUTPUTSELECT
rdreq_1_i => f1_do_o~0.OUTPUTSELECT
rdreq_1_i => do_1_o~15.OUTPUTSELECT
rdreq_1_i => do_1_o~14.OUTPUTSELECT
rdreq_1_i => do_1_o~13.OUTPUTSELECT
rdreq_1_i => do_1_o~12.OUTPUTSELECT
rdreq_1_i => do_1_o~11.OUTPUTSELECT
rdreq_1_i => do_1_o~10.OUTPUTSELECT
rdreq_1_i => do_1_o~9.OUTPUTSELECT
rdreq_1_i => do_1_o~8.OUTPUTSELECT
rdreq_1_i => do_1_o~7.OUTPUTSELECT
rdreq_1_i => do_1_o~6.OUTPUTSELECT
rdreq_1_i => do_1_o~5.OUTPUTSELECT
rdreq_1_i => do_1_o~4.OUTPUTSELECT
rdreq_1_i => do_1_o~3.OUTPUTSELECT
rdreq_1_i => do_1_o~2.OUTPUTSELECT
rdreq_1_i => do_1_o~1.OUTPUTSELECT
rdreq_1_i => do_1_o~0.OUTPUTSELECT
di_2_i[0] => s2_do_o[0].DATAIN
di_2_i[1] => s2_do_o[1].DATAIN
di_2_i[2] => s2_do_o[2].DATAIN
di_2_i[3] => s2_do_o[3].DATAIN
di_2_i[4] => s2_do_o[4].DATAIN
di_2_i[5] => s2_do_o[5].DATAIN
di_2_i[6] => s2_do_o[6].DATAIN
di_2_i[7] => s2_do_o[7].DATAIN
di_2_i[8] => s2_do_o[8].DATAIN
di_2_i[9] => s2_do_o[9].DATAIN
di_2_i[10] => s2_do_o[10].DATAIN
di_2_i[11] => s2_do_o[11].DATAIN
di_2_i[12] => s2_do_o[12].DATAIN
di_2_i[13] => s2_do_o[13].DATAIN
di_2_i[14] => s2_do_o[14].DATAIN
di_2_i[15] => s2_do_o[15].DATAIN
do_2_o[0] <= do_2_o~15.DB_MAX_OUTPUT_PORT_TYPE
do_2_o[1] <= do_2_o~14.DB_MAX_OUTPUT_PORT_TYPE
do_2_o[2] <= do_2_o~13.DB_MAX_OUTPUT_PORT_TYPE
do_2_o[3] <= do_2_o~12.DB_MAX_OUTPUT_PORT_TYPE
do_2_o[4] <= do_2_o~11.DB_MAX_OUTPUT_PORT_TYPE
do_2_o[5] <= do_2_o~10.DB_MAX_OUTPUT_PORT_TYPE
do_2_o[6] <= do_2_o~9.DB_MAX_OUTPUT_PORT_TYPE
do_2_o[7] <= do_2_o~8.DB_MAX_OUTPUT_PORT_TYPE
do_2_o[8] <= do_2_o~7.DB_MAX_OUTPUT_PORT_TYPE
do_2_o[9] <= do_2_o~6.DB_MAX_OUTPUT_PORT_TYPE
do_2_o[10] <= do_2_o~5.DB_MAX_OUTPUT_PORT_TYPE
do_2_o[11] <= do_2_o~4.DB_MAX_OUTPUT_PORT_TYPE
do_2_o[12] <= do_2_o~3.DB_MAX_OUTPUT_PORT_TYPE
do_2_o[13] <= do_2_o~2.DB_MAX_OUTPUT_PORT_TYPE
do_2_o[14] <= do_2_o~1.DB_MAX_OUTPUT_PORT_TYPE
do_2_o[15] <= do_2_o~0.DB_MAX_OUTPUT_PORT_TYPE
wren_2_i => s2_wren_o.DATAIN
drdy_2_o <= s2_drdy_i.DB_MAX_OUTPUT_PORT_TYPE
rdreq_2_i => f2_wren_o~0.OUTPUTSELECT
rdreq_2_i => f2_do_o~15.OUTPUTSELECT
rdreq_2_i => f2_do_o~14.OUTPUTSELECT
rdreq_2_i => f2_do_o~13.OUTPUTSELECT
rdreq_2_i => f2_do_o~12.OUTPUTSELECT
rdreq_2_i => f2_do_o~11.OUTPUTSELECT
rdreq_2_i => f2_do_o~10.OUTPUTSELECT
rdreq_2_i => f2_do_o~9.OUTPUTSELECT
rdreq_2_i => f2_do_o~8.OUTPUTSELECT
rdreq_2_i => f2_do_o~7.OUTPUTSELECT
rdreq_2_i => f2_do_o~6.OUTPUTSELECT
rdreq_2_i => f2_do_o~5.OUTPUTSELECT
rdreq_2_i => f2_do_o~4.OUTPUTSELECT
rdreq_2_i => f2_do_o~3.OUTPUTSELECT
rdreq_2_i => f2_do_o~2.OUTPUTSELECT
rdreq_2_i => f2_do_o~1.OUTPUTSELECT
rdreq_2_i => f2_do_o~0.OUTPUTSELECT
rdreq_2_i => do_2_o~15.OUTPUTSELECT
rdreq_2_i => do_2_o~14.OUTPUTSELECT
rdreq_2_i => do_2_o~13.OUTPUTSELECT
rdreq_2_i => do_2_o~12.OUTPUTSELECT
rdreq_2_i => do_2_o~11.OUTPUTSELECT
rdreq_2_i => do_2_o~10.OUTPUTSELECT
rdreq_2_i => do_2_o~9.OUTPUTSELECT
rdreq_2_i => do_2_o~8.OUTPUTSELECT
rdreq_2_i => do_2_o~7.OUTPUTSELECT
rdreq_2_i => do_2_o~6.OUTPUTSELECT
rdreq_2_i => do_2_o~5.OUTPUTSELECT
rdreq_2_i => do_2_o~4.OUTPUTSELECT
rdreq_2_i => do_2_o~3.OUTPUTSELECT
rdreq_2_i => do_2_o~2.OUTPUTSELECT
rdreq_2_i => do_2_o~1.OUTPUTSELECT
rdreq_2_i => do_2_o~0.OUTPUTSELECT
s1_do_o[0] <= di_1_i[0].DB_MAX_OUTPUT_PORT_TYPE
s1_do_o[1] <= di_1_i[1].DB_MAX_OUTPUT_PORT_TYPE
s1_do_o[2] <= di_1_i[2].DB_MAX_OUTPUT_PORT_TYPE
s1_do_o[3] <= di_1_i[3].DB_MAX_OUTPUT_PORT_TYPE
s1_do_o[4] <= di_1_i[4].DB_MAX_OUTPUT_PORT_TYPE
s1_do_o[5] <= di_1_i[5].DB_MAX_OUTPUT_PORT_TYPE
s1_do_o[6] <= di_1_i[6].DB_MAX_OUTPUT_PORT_TYPE
s1_do_o[7] <= di_1_i[7].DB_MAX_OUTPUT_PORT_TYPE
s1_do_o[8] <= di_1_i[8].DB_MAX_OUTPUT_PORT_TYPE
s1_do_o[9] <= di_1_i[9].DB_MAX_OUTPUT_PORT_TYPE
s1_do_o[10] <= di_1_i[10].DB_MAX_OUTPUT_PORT_TYPE
s1_do_o[11] <= di_1_i[11].DB_MAX_OUTPUT_PORT_TYPE
s1_do_o[12] <= di_1_i[12].DB_MAX_OUTPUT_PORT_TYPE
s1_do_o[13] <= di_1_i[13].DB_MAX_OUTPUT_PORT_TYPE
s1_do_o[14] <= di_1_i[14].DB_MAX_OUTPUT_PORT_TYPE
s1_do_o[15] <= di_1_i[15].DB_MAX_OUTPUT_PORT_TYPE
s1_di_i[0] => f1_do_o~15.DATAA
s1_di_i[0] => do_1_o~15.DATAB
s1_di_i[1] => f1_do_o~14.DATAA
s1_di_i[1] => do_1_o~14.DATAB
s1_di_i[2] => f1_do_o~13.DATAA
s1_di_i[2] => do_1_o~13.DATAB
s1_di_i[3] => f1_do_o~12.DATAA
s1_di_i[3] => do_1_o~12.DATAB
s1_di_i[4] => f1_do_o~11.DATAA
s1_di_i[4] => do_1_o~11.DATAB
s1_di_i[5] => f1_do_o~10.DATAA
s1_di_i[5] => do_1_o~10.DATAB
s1_di_i[6] => f1_do_o~9.DATAA
s1_di_i[6] => do_1_o~9.DATAB
s1_di_i[7] => f1_do_o~8.DATAA
s1_di_i[7] => do_1_o~8.DATAB
s1_di_i[8] => f1_do_o~7.DATAA
s1_di_i[8] => do_1_o~7.DATAB
s1_di_i[9] => f1_do_o~6.DATAA
s1_di_i[9] => do_1_o~6.DATAB
s1_di_i[10] => f1_do_o~5.DATAA
s1_di_i[10] => do_1_o~5.DATAB
s1_di_i[11] => f1_do_o~4.DATAA
s1_di_i[11] => do_1_o~4.DATAB
s1_di_i[12] => f1_do_o~3.DATAA
s1_di_i[12] => do_1_o~3.DATAB
s1_di_i[13] => f1_do_o~2.DATAA
s1_di_i[13] => do_1_o~2.DATAB
s1_di_i[14] => f1_do_o~1.DATAA
s1_di_i[14] => do_1_o~1.DATAB
s1_di_i[15] => f1_do_o~0.DATAA
s1_di_i[15] => do_1_o~0.DATAB
s1_wren_o <= wren_1_i.DB_MAX_OUTPUT_PORT_TYPE
s1_drdy_i => f1_wren_o~0.DATAA
s1_drdy_i => drdy_1_o.DATAIN
s2_do_o[0] <= di_2_i[0].DB_MAX_OUTPUT_PORT_TYPE
s2_do_o[1] <= di_2_i[1].DB_MAX_OUTPUT_PORT_TYPE
s2_do_o[2] <= di_2_i[2].DB_MAX_OUTPUT_PORT_TYPE
s2_do_o[3] <= di_2_i[3].DB_MAX_OUTPUT_PORT_TYPE
s2_do_o[4] <= di_2_i[4].DB_MAX_OUTPUT_PORT_TYPE
s2_do_o[5] <= di_2_i[5].DB_MAX_OUTPUT_PORT_TYPE
s2_do_o[6] <= di_2_i[6].DB_MAX_OUTPUT_PORT_TYPE
s2_do_o[7] <= di_2_i[7].DB_MAX_OUTPUT_PORT_TYPE
s2_do_o[8] <= di_2_i[8].DB_MAX_OUTPUT_PORT_TYPE
s2_do_o[9] <= di_2_i[9].DB_MAX_OUTPUT_PORT_TYPE
s2_do_o[10] <= di_2_i[10].DB_MAX_OUTPUT_PORT_TYPE
s2_do_o[11] <= di_2_i[11].DB_MAX_OUTPUT_PORT_TYPE
s2_do_o[12] <= di_2_i[12].DB_MAX_OUTPUT_PORT_TYPE
s2_do_o[13] <= di_2_i[13].DB_MAX_OUTPUT_PORT_TYPE
s2_do_o[14] <= di_2_i[14].DB_MAX_OUTPUT_PORT_TYPE
s2_do_o[15] <= di_2_i[15].DB_MAX_OUTPUT_PORT_TYPE
s2_di_i[0] => f2_do_o~15.DATAA
s2_di_i[0] => do_2_o~15.DATAB
s2_di_i[1] => f2_do_o~14.DATAA
s2_di_i[1] => do_2_o~14.DATAB
s2_di_i[2] => f2_do_o~13.DATAA
s2_di_i[2] => do_2_o~13.DATAB
s2_di_i[3] => f2_do_o~12.DATAA
s2_di_i[3] => do_2_o~12.DATAB
s2_di_i[4] => f2_do_o~11.DATAA
s2_di_i[4] => do_2_o~11.DATAB
s2_di_i[5] => f2_do_o~10.DATAA
s2_di_i[5] => do_2_o~10.DATAB
s2_di_i[6] => f2_do_o~9.DATAA
s2_di_i[6] => do_2_o~9.DATAB
s2_di_i[7] => f2_do_o~8.DATAA
s2_di_i[7] => do_2_o~8.DATAB
s2_di_i[8] => f2_do_o~7.DATAA
s2_di_i[8] => do_2_o~7.DATAB
s2_di_i[9] => f2_do_o~6.DATAA
s2_di_i[9] => do_2_o~6.DATAB
s2_di_i[10] => f2_do_o~5.DATAA
s2_di_i[10] => do_2_o~5.DATAB
s2_di_i[11] => f2_do_o~4.DATAA
s2_di_i[11] => do_2_o~4.DATAB
s2_di_i[12] => f2_do_o~3.DATAA
s2_di_i[12] => do_2_o~3.DATAB
s2_di_i[13] => f2_do_o~2.DATAA
s2_di_i[13] => do_2_o~2.DATAB
s2_di_i[14] => f2_do_o~1.DATAA
s2_di_i[14] => do_2_o~1.DATAB
s2_di_i[15] => f2_do_o~0.DATAA
s2_di_i[15] => do_2_o~0.DATAB
s2_wren_o <= wren_2_i.DB_MAX_OUTPUT_PORT_TYPE
s2_drdy_i => f2_wren_o~0.DATAA
s2_drdy_i => drdy_2_o.DATAIN
f1_do_o[0] <= f1_do_o~15.DB_MAX_OUTPUT_PORT_TYPE
f1_do_o[1] <= f1_do_o~14.DB_MAX_OUTPUT_PORT_TYPE
f1_do_o[2] <= f1_do_o~13.DB_MAX_OUTPUT_PORT_TYPE
f1_do_o[3] <= f1_do_o~12.DB_MAX_OUTPUT_PORT_TYPE
f1_do_o[4] <= f1_do_o~11.DB_MAX_OUTPUT_PORT_TYPE
f1_do_o[5] <= f1_do_o~10.DB_MAX_OUTPUT_PORT_TYPE
f1_do_o[6] <= f1_do_o~9.DB_MAX_OUTPUT_PORT_TYPE
f1_do_o[7] <= f1_do_o~8.DB_MAX_OUTPUT_PORT_TYPE
f1_do_o[8] <= f1_do_o~7.DB_MAX_OUTPUT_PORT_TYPE
f1_do_o[9] <= f1_do_o~6.DB_MAX_OUTPUT_PORT_TYPE
f1_do_o[10] <= f1_do_o~5.DB_MAX_OUTPUT_PORT_TYPE
f1_do_o[11] <= f1_do_o~4.DB_MAX_OUTPUT_PORT_TYPE
f1_do_o[12] <= f1_do_o~3.DB_MAX_OUTPUT_PORT_TYPE
f1_do_o[13] <= f1_do_o~2.DB_MAX_OUTPUT_PORT_TYPE
f1_do_o[14] <= f1_do_o~1.DB_MAX_OUTPUT_PORT_TYPE
f1_do_o[15] <= f1_do_o~0.DB_MAX_OUTPUT_PORT_TYPE
f1_wren_o <= f1_wren_o~0.DB_MAX_OUTPUT_PORT_TYPE
f2_do_o[0] <= f2_do_o~15.DB_MAX_OUTPUT_PORT_TYPE
f2_do_o[1] <= f2_do_o~14.DB_MAX_OUTPUT_PORT_TYPE
f2_do_o[2] <= f2_do_o~13.DB_MAX_OUTPUT_PORT_TYPE
f2_do_o[3] <= f2_do_o~12.DB_MAX_OUTPUT_PORT_TYPE
f2_do_o[4] <= f2_do_o~11.DB_MAX_OUTPUT_PORT_TYPE
f2_do_o[5] <= f2_do_o~10.DB_MAX_OUTPUT_PORT_TYPE
f2_do_o[6] <= f2_do_o~9.DB_MAX_OUTPUT_PORT_TYPE
f2_do_o[7] <= f2_do_o~8.DB_MAX_OUTPUT_PORT_TYPE
f2_do_o[8] <= f2_do_o~7.DB_MAX_OUTPUT_PORT_TYPE
f2_do_o[9] <= f2_do_o~6.DB_MAX_OUTPUT_PORT_TYPE
f2_do_o[10] <= f2_do_o~5.DB_MAX_OUTPUT_PORT_TYPE
f2_do_o[11] <= f2_do_o~4.DB_MAX_OUTPUT_PORT_TYPE
f2_do_o[12] <= f2_do_o~3.DB_MAX_OUTPUT_PORT_TYPE
f2_do_o[13] <= f2_do_o~2.DB_MAX_OUTPUT_PORT_TYPE
f2_do_o[14] <= f2_do_o~1.DB_MAX_OUTPUT_PORT_TYPE
f2_do_o[15] <= f2_do_o~0.DB_MAX_OUTPUT_PORT_TYPE
f2_wren_o <= f2_wren_o~0.DB_MAX_OUTPUT_PORT_TYPE


|test_spi_de0|test_spi_side:T_spi|spi_master:SPI_1
sclk_i => \spi_2x_ce_gen_proc:clk_cnt.CLK
sclk_i => spi_2x_ce.CLK
sclk_i => core_clk.CLK
sclk_i => core_n_clk.CLK
sclk_i => core_ce.CLK
sclk_i => core_n_ce.CLK
sclk_i => rx_bit_reg.CLK
sclk_i => state_reg[4].CLK
sclk_i => state_reg[3].CLK
sclk_i => state_reg[2].CLK
sclk_i => state_reg[1].CLK
sclk_i => state_reg[0].CLK
sclk_i => sh_reg[15].CLK
sclk_i => sh_reg[14].CLK
sclk_i => sh_reg[13].CLK
sclk_i => sh_reg[12].CLK
sclk_i => sh_reg[11].CLK
sclk_i => sh_reg[10].CLK
sclk_i => sh_reg[9].CLK
sclk_i => sh_reg[8].CLK
sclk_i => sh_reg[7].CLK
sclk_i => sh_reg[6].CLK
sclk_i => sh_reg[5].CLK
sclk_i => sh_reg[4].CLK
sclk_i => sh_reg[3].CLK
sclk_i => sh_reg[2].CLK
sclk_i => sh_reg[1].CLK
sclk_i => sh_reg[0].CLK
sclk_i => ssel_ena_reg.CLK
sclk_i => do_buffer_reg[15].CLK
sclk_i => do_buffer_reg[14].CLK
sclk_i => do_buffer_reg[13].CLK
sclk_i => do_buffer_reg[12].CLK
sclk_i => do_buffer_reg[11].CLK
sclk_i => do_buffer_reg[10].CLK
sclk_i => do_buffer_reg[9].CLK
sclk_i => do_buffer_reg[8].CLK
sclk_i => do_buffer_reg[7].CLK
sclk_i => do_buffer_reg[6].CLK
sclk_i => do_buffer_reg[5].CLK
sclk_i => do_buffer_reg[4].CLK
sclk_i => do_buffer_reg[3].CLK
sclk_i => do_buffer_reg[2].CLK
sclk_i => do_buffer_reg[1].CLK
sclk_i => do_buffer_reg[0].CLK
sclk_i => do_transfer_reg.CLK
sclk_i => di_req_reg.CLK
sclk_i => wr_ack_reg.CLK
sclk_i => sck_ena_reg.CLK
sclk_i => spi_clk_reg.CLK
pclk_i => do_valid_A.CLK
pclk_i => do_valid_B.CLK
pclk_i => do_valid_C.CLK
pclk_i => do_valid_D.CLK
pclk_i => do_valid_o_reg.CLK
pclk_i => di_req_o_A.CLK
pclk_i => di_req_o_B.CLK
pclk_i => di_req_o_C.CLK
pclk_i => di_req_o_D.CLK
pclk_i => di_req_o_reg.CLK
pclk_i => di_reg[15].CLK
pclk_i => di_reg[14].CLK
pclk_i => di_reg[13].CLK
pclk_i => di_reg[12].CLK
pclk_i => di_reg[11].CLK
pclk_i => di_reg[10].CLK
pclk_i => di_reg[9].CLK
pclk_i => di_reg[8].CLK
pclk_i => di_reg[7].CLK
pclk_i => di_reg[6].CLK
pclk_i => di_reg[5].CLK
pclk_i => di_reg[4].CLK
pclk_i => di_reg[3].CLK
pclk_i => di_reg[2].CLK
pclk_i => di_reg[1].CLK
pclk_i => di_reg[0].CLK
pclk_i => wren.CLK
rst_i => state_reg~9.OUTPUTSELECT
rst_i => state_reg~8.OUTPUTSELECT
rst_i => state_reg~7.OUTPUTSELECT
rst_i => state_reg~6.OUTPUTSELECT
rst_i => state_reg~5.OUTPUTSELECT
spi_ssel_o <= ssel_ena_reg.DB_MAX_OUTPUT_PORT_TYPE
spi_sck_o <= spi_clk_reg.DB_MAX_OUTPUT_PORT_TYPE
spi_mosi_o <= spi_mosi_o~1.DB_MAX_OUTPUT_PORT_TYPE
spi_miso_i => rx_bit_reg.DATAIN
di_req_o <= di_req_o_reg.DB_MAX_OUTPUT_PORT_TYPE
di_i[0] => di_reg[0].DATAIN
di_i[1] => di_reg[1].DATAIN
di_i[2] => di_reg[2].DATAIN
di_i[3] => di_reg[3].DATAIN
di_i[4] => di_reg[4].DATAIN
di_i[5] => di_reg[5].DATAIN
di_i[6] => di_reg[6].DATAIN
di_i[7] => di_reg[7].DATAIN
di_i[8] => di_reg[8].DATAIN
di_i[9] => di_reg[9].DATAIN
di_i[10] => di_reg[10].DATAIN
di_i[11] => di_reg[11].DATAIN
di_i[12] => di_reg[12].DATAIN
di_i[13] => di_reg[13].DATAIN
di_i[14] => di_reg[14].DATAIN
di_i[15] => di_reg[15].DATAIN
wren_i => wren~1.OUTPUTSELECT
wren_i => di_reg[0].ENA
wren_i => di_reg[1].ENA
wren_i => di_reg[2].ENA
wren_i => di_reg[3].ENA
wren_i => di_reg[4].ENA
wren_i => di_reg[5].ENA
wren_i => di_reg[6].ENA
wren_i => di_reg[7].ENA
wren_i => di_reg[8].ENA
wren_i => di_reg[9].ENA
wren_i => di_reg[10].ENA
wren_i => di_reg[11].ENA
wren_i => di_reg[12].ENA
wren_i => di_reg[13].ENA
wren_i => di_reg[14].ENA
wren_i => di_reg[15].ENA
wr_ack_o <= wr_ack_reg.DB_MAX_OUTPUT_PORT_TYPE
do_valid_o <= do_valid_o_reg.DB_MAX_OUTPUT_PORT_TYPE
do_o[0] <= do_buffer_reg[0].DB_MAX_OUTPUT_PORT_TYPE
do_o[1] <= do_buffer_reg[1].DB_MAX_OUTPUT_PORT_TYPE
do_o[2] <= do_buffer_reg[2].DB_MAX_OUTPUT_PORT_TYPE
do_o[3] <= do_buffer_reg[3].DB_MAX_OUTPUT_PORT_TYPE
do_o[4] <= do_buffer_reg[4].DB_MAX_OUTPUT_PORT_TYPE
do_o[5] <= do_buffer_reg[5].DB_MAX_OUTPUT_PORT_TYPE
do_o[6] <= do_buffer_reg[6].DB_MAX_OUTPUT_PORT_TYPE
do_o[7] <= do_buffer_reg[7].DB_MAX_OUTPUT_PORT_TYPE
do_o[8] <= do_buffer_reg[8].DB_MAX_OUTPUT_PORT_TYPE
do_o[9] <= do_buffer_reg[9].DB_MAX_OUTPUT_PORT_TYPE
do_o[10] <= do_buffer_reg[10].DB_MAX_OUTPUT_PORT_TYPE
do_o[11] <= do_buffer_reg[11].DB_MAX_OUTPUT_PORT_TYPE
do_o[12] <= do_buffer_reg[12].DB_MAX_OUTPUT_PORT_TYPE
do_o[13] <= do_buffer_reg[13].DB_MAX_OUTPUT_PORT_TYPE
do_o[14] <= do_buffer_reg[14].DB_MAX_OUTPUT_PORT_TYPE
do_o[15] <= do_buffer_reg[15].DB_MAX_OUTPUT_PORT_TYPE
sck_ena_o <= sck_ena_reg.DB_MAX_OUTPUT_PORT_TYPE
sck_ena_ce_o <= core_n_ce.DB_MAX_OUTPUT_PORT_TYPE
do_transfer_o <= do_transfer_reg.DB_MAX_OUTPUT_PORT_TYPE
wren_o <= wren.DB_MAX_OUTPUT_PORT_TYPE
rx_bit_reg_o <= rx_bit_reg.DB_MAX_OUTPUT_PORT_TYPE
state_dbg_o[0] <= state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
state_dbg_o[1] <= state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
state_dbg_o[2] <= state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
state_dbg_o[3] <= state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
core_clk_o <= core_clk.DB_MAX_OUTPUT_PORT_TYPE
core_n_clk_o <= core_n_clk.DB_MAX_OUTPUT_PORT_TYPE
core_ce_o <= core_ce.DB_MAX_OUTPUT_PORT_TYPE
core_n_ce_o <= core_n_ce.DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[0] <= sh_reg[0].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[1] <= sh_reg[1].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[2] <= sh_reg[2].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[3] <= sh_reg[3].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[4] <= sh_reg[4].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[5] <= sh_reg[5].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[6] <= sh_reg[6].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[7] <= sh_reg[7].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[8] <= sh_reg[8].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[9] <= sh_reg[9].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[10] <= sh_reg[10].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[11] <= sh_reg[11].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[12] <= sh_reg[12].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[13] <= sh_reg[13].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[14] <= sh_reg[14].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[15] <= sh_reg[15].DB_MAX_OUTPUT_PORT_TYPE


|test_spi_de0|test_spi_side:T_spi|spi_master:SPI_2
sclk_i => \spi_2x_ce_gen_proc:clk_cnt.CLK
sclk_i => spi_2x_ce.CLK
sclk_i => core_clk.CLK
sclk_i => core_n_clk.CLK
sclk_i => core_ce.CLK
sclk_i => core_n_ce.CLK
sclk_i => rx_bit_reg.CLK
sclk_i => state_reg[4].CLK
sclk_i => state_reg[3].CLK
sclk_i => state_reg[2].CLK
sclk_i => state_reg[1].CLK
sclk_i => state_reg[0].CLK
sclk_i => sh_reg[15].CLK
sclk_i => sh_reg[14].CLK
sclk_i => sh_reg[13].CLK
sclk_i => sh_reg[12].CLK
sclk_i => sh_reg[11].CLK
sclk_i => sh_reg[10].CLK
sclk_i => sh_reg[9].CLK
sclk_i => sh_reg[8].CLK
sclk_i => sh_reg[7].CLK
sclk_i => sh_reg[6].CLK
sclk_i => sh_reg[5].CLK
sclk_i => sh_reg[4].CLK
sclk_i => sh_reg[3].CLK
sclk_i => sh_reg[2].CLK
sclk_i => sh_reg[1].CLK
sclk_i => sh_reg[0].CLK
sclk_i => ssel_ena_reg.CLK
sclk_i => do_buffer_reg[15].CLK
sclk_i => do_buffer_reg[14].CLK
sclk_i => do_buffer_reg[13].CLK
sclk_i => do_buffer_reg[12].CLK
sclk_i => do_buffer_reg[11].CLK
sclk_i => do_buffer_reg[10].CLK
sclk_i => do_buffer_reg[9].CLK
sclk_i => do_buffer_reg[8].CLK
sclk_i => do_buffer_reg[7].CLK
sclk_i => do_buffer_reg[6].CLK
sclk_i => do_buffer_reg[5].CLK
sclk_i => do_buffer_reg[4].CLK
sclk_i => do_buffer_reg[3].CLK
sclk_i => do_buffer_reg[2].CLK
sclk_i => do_buffer_reg[1].CLK
sclk_i => do_buffer_reg[0].CLK
sclk_i => do_transfer_reg.CLK
sclk_i => di_req_reg.CLK
sclk_i => wr_ack_reg.CLK
sclk_i => sck_ena_reg.CLK
sclk_i => spi_clk_reg.CLK
pclk_i => do_valid_A.CLK
pclk_i => do_valid_B.CLK
pclk_i => do_valid_C.CLK
pclk_i => do_valid_D.CLK
pclk_i => do_valid_o_reg.CLK
pclk_i => di_req_o_A.CLK
pclk_i => di_req_o_B.CLK
pclk_i => di_req_o_C.CLK
pclk_i => di_req_o_D.CLK
pclk_i => di_req_o_reg.CLK
pclk_i => di_reg[15].CLK
pclk_i => di_reg[14].CLK
pclk_i => di_reg[13].CLK
pclk_i => di_reg[12].CLK
pclk_i => di_reg[11].CLK
pclk_i => di_reg[10].CLK
pclk_i => di_reg[9].CLK
pclk_i => di_reg[8].CLK
pclk_i => di_reg[7].CLK
pclk_i => di_reg[6].CLK
pclk_i => di_reg[5].CLK
pclk_i => di_reg[4].CLK
pclk_i => di_reg[3].CLK
pclk_i => di_reg[2].CLK
pclk_i => di_reg[1].CLK
pclk_i => di_reg[0].CLK
pclk_i => wren.CLK
rst_i => state_reg~9.OUTPUTSELECT
rst_i => state_reg~8.OUTPUTSELECT
rst_i => state_reg~7.OUTPUTSELECT
rst_i => state_reg~6.OUTPUTSELECT
rst_i => state_reg~5.OUTPUTSELECT
spi_ssel_o <= ssel_ena_reg.DB_MAX_OUTPUT_PORT_TYPE
spi_sck_o <= spi_clk_reg.DB_MAX_OUTPUT_PORT_TYPE
spi_mosi_o <= spi_mosi_o~1.DB_MAX_OUTPUT_PORT_TYPE
spi_miso_i => rx_bit_reg.DATAIN
di_req_o <= di_req_o_reg.DB_MAX_OUTPUT_PORT_TYPE
di_i[0] => di_reg[0].DATAIN
di_i[1] => di_reg[1].DATAIN
di_i[2] => di_reg[2].DATAIN
di_i[3] => di_reg[3].DATAIN
di_i[4] => di_reg[4].DATAIN
di_i[5] => di_reg[5].DATAIN
di_i[6] => di_reg[6].DATAIN
di_i[7] => di_reg[7].DATAIN
di_i[8] => di_reg[8].DATAIN
di_i[9] => di_reg[9].DATAIN
di_i[10] => di_reg[10].DATAIN
di_i[11] => di_reg[11].DATAIN
di_i[12] => di_reg[12].DATAIN
di_i[13] => di_reg[13].DATAIN
di_i[14] => di_reg[14].DATAIN
di_i[15] => di_reg[15].DATAIN
wren_i => wren~1.OUTPUTSELECT
wren_i => di_reg[0].ENA
wren_i => di_reg[1].ENA
wren_i => di_reg[2].ENA
wren_i => di_reg[3].ENA
wren_i => di_reg[4].ENA
wren_i => di_reg[5].ENA
wren_i => di_reg[6].ENA
wren_i => di_reg[7].ENA
wren_i => di_reg[8].ENA
wren_i => di_reg[9].ENA
wren_i => di_reg[10].ENA
wren_i => di_reg[11].ENA
wren_i => di_reg[12].ENA
wren_i => di_reg[13].ENA
wren_i => di_reg[14].ENA
wren_i => di_reg[15].ENA
wr_ack_o <= wr_ack_reg.DB_MAX_OUTPUT_PORT_TYPE
do_valid_o <= do_valid_o_reg.DB_MAX_OUTPUT_PORT_TYPE
do_o[0] <= do_buffer_reg[0].DB_MAX_OUTPUT_PORT_TYPE
do_o[1] <= do_buffer_reg[1].DB_MAX_OUTPUT_PORT_TYPE
do_o[2] <= do_buffer_reg[2].DB_MAX_OUTPUT_PORT_TYPE
do_o[3] <= do_buffer_reg[3].DB_MAX_OUTPUT_PORT_TYPE
do_o[4] <= do_buffer_reg[4].DB_MAX_OUTPUT_PORT_TYPE
do_o[5] <= do_buffer_reg[5].DB_MAX_OUTPUT_PORT_TYPE
do_o[6] <= do_buffer_reg[6].DB_MAX_OUTPUT_PORT_TYPE
do_o[7] <= do_buffer_reg[7].DB_MAX_OUTPUT_PORT_TYPE
do_o[8] <= do_buffer_reg[8].DB_MAX_OUTPUT_PORT_TYPE
do_o[9] <= do_buffer_reg[9].DB_MAX_OUTPUT_PORT_TYPE
do_o[10] <= do_buffer_reg[10].DB_MAX_OUTPUT_PORT_TYPE
do_o[11] <= do_buffer_reg[11].DB_MAX_OUTPUT_PORT_TYPE
do_o[12] <= do_buffer_reg[12].DB_MAX_OUTPUT_PORT_TYPE
do_o[13] <= do_buffer_reg[13].DB_MAX_OUTPUT_PORT_TYPE
do_o[14] <= do_buffer_reg[14].DB_MAX_OUTPUT_PORT_TYPE
do_o[15] <= do_buffer_reg[15].DB_MAX_OUTPUT_PORT_TYPE
sck_ena_o <= sck_ena_reg.DB_MAX_OUTPUT_PORT_TYPE
sck_ena_ce_o <= core_n_ce.DB_MAX_OUTPUT_PORT_TYPE
do_transfer_o <= do_transfer_reg.DB_MAX_OUTPUT_PORT_TYPE
wren_o <= wren.DB_MAX_OUTPUT_PORT_TYPE
rx_bit_reg_o <= rx_bit_reg.DB_MAX_OUTPUT_PORT_TYPE
state_dbg_o[0] <= state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
state_dbg_o[1] <= state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
state_dbg_o[2] <= state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
state_dbg_o[3] <= state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
core_clk_o <= core_clk.DB_MAX_OUTPUT_PORT_TYPE
core_n_clk_o <= core_n_clk.DB_MAX_OUTPUT_PORT_TYPE
core_ce_o <= core_ce.DB_MAX_OUTPUT_PORT_TYPE
core_n_ce_o <= core_n_ce.DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[0] <= sh_reg[0].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[1] <= sh_reg[1].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[2] <= sh_reg[2].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[3] <= sh_reg[3].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[4] <= sh_reg[4].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[5] <= sh_reg[5].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[6] <= sh_reg[6].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[7] <= sh_reg[7].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[8] <= sh_reg[8].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[9] <= sh_reg[9].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[10] <= sh_reg[10].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[11] <= sh_reg[11].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[12] <= sh_reg[12].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[13] <= sh_reg[13].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[14] <= sh_reg[14].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[15] <= sh_reg[15].DB_MAX_OUTPUT_PORT_TYPE


|test_spi_de0|Maquina_de_Control:MC
CLK => sg_cont_CLK[7].CLK
CLK => sg_cont_CLK[6].CLK
CLK => sg_cont_CLK[5].CLK
CLK => sg_cont_CLK[4].CLK
CLK => sg_cont_CLK[3].CLK
CLK => sg_cont_CLK[2].CLK
CLK => sg_cont_CLK[1].CLK
CLK => sg_cont_CLK[0].CLK
CLK => sg_cont_comand[7].CLK
CLK => sg_cont_comand[6].CLK
CLK => sg_cont_comand[5].CLK
CLK => sg_cont_comand[4].CLK
CLK => sg_cont_comand[3].CLK
CLK => sg_cont_comand[2].CLK
CLK => sg_cont_comand[1].CLK
CLK => sg_cont_comand[0].CLK
CLK => sg_reg_envio_out[15].CLK
CLK => sg_reg_envio_out[14].CLK
CLK => sg_reg_envio_out[13].CLK
CLK => sg_reg_envio_out[12].CLK
CLK => sg_reg_envio_out[11].CLK
CLK => sg_reg_envio_out[10].CLK
CLK => sg_reg_envio_out[9].CLK
CLK => sg_reg_envio_out[8].CLK
CLK => sg_reg_envio_out[7].CLK
CLK => sg_reg_envio_out[6].CLK
CLK => sg_reg_envio_out[5].CLK
CLK => sg_reg_envio_out[4].CLK
CLK => sg_reg_envio_out[3].CLK
CLK => sg_reg_envio_out[2].CLK
CLK => sg_reg_envio_out[1].CLK
CLK => sg_reg_envio_out[0].CLK
RESET => sg_cont_CLK[7].ACLR
RESET => sg_cont_CLK[6].ACLR
RESET => sg_cont_CLK[5].ACLR
RESET => sg_cont_CLK[4].ACLR
RESET => sg_cont_CLK[3].ACLR
RESET => sg_cont_CLK[2].ACLR
RESET => sg_cont_CLK[1].ACLR
RESET => sg_cont_CLK[0].ACLR
RESET => sg_cont_comand[7].ACLR
RESET => sg_cont_comand[6].ACLR
RESET => sg_cont_comand[5].ACLR
RESET => sg_cont_comand[4].ACLR
RESET => sg_cont_comand[3].ACLR
RESET => sg_cont_comand[2].ACLR
RESET => sg_cont_comand[1].ACLR
RESET => sg_cont_comand[0].ACLR
RESET => sg_reg_envio_out[15].ACLR
RESET => sg_reg_envio_out[14].ACLR
RESET => sg_reg_envio_out[13].ACLR
RESET => sg_reg_envio_out[12].ACLR
RESET => sg_reg_envio_out[11].ACLR
RESET => sg_reg_envio_out[10].ACLR
RESET => sg_reg_envio_out[9].ACLR
RESET => sg_reg_envio_out[8].ACLR
RESET => sg_reg_envio_out[7].ACLR
RESET => sg_reg_envio_out[6].ACLR
RESET => sg_reg_envio_out[5].ACLR
RESET => sg_reg_envio_out[4].ACLR
RESET => sg_reg_envio_out[3].ACLR
RESET => sg_reg_envio_out[2].ACLR
RESET => sg_reg_envio_out[1].ACLR
RESET => sg_reg_envio_out[0].ACLR
reg_func_in[0] => Equal1.IN15
reg_func_in[0] => Equal0.IN15
reg_func_in[0] => Mux5.IN263
reg_func_in[0] => Mux4.IN263
reg_func_in[0] => Mux3.IN263
reg_func_in[0] => Mux2.IN263
reg_func_in[0] => Mux1.IN263
reg_func_in[0] => Mux0.IN263
reg_func_in[1] => Equal1.IN14
reg_func_in[1] => Equal0.IN14
reg_func_in[1] => Mux5.IN262
reg_func_in[1] => Mux4.IN262
reg_func_in[1] => Mux3.IN262
reg_func_in[1] => Mux2.IN262
reg_func_in[1] => Mux1.IN262
reg_func_in[1] => Mux0.IN262
reg_func_in[2] => Equal1.IN13
reg_func_in[2] => Equal0.IN13
reg_func_in[2] => Mux5.IN261
reg_func_in[2] => Mux4.IN261
reg_func_in[2] => Mux3.IN261
reg_func_in[2] => Mux2.IN261
reg_func_in[2] => Mux1.IN261
reg_func_in[2] => Mux0.IN261
reg_func_in[3] => Equal1.IN12
reg_func_in[3] => Equal0.IN12
reg_func_in[3] => Mux5.IN260
reg_func_in[3] => Mux4.IN260
reg_func_in[3] => Mux3.IN260
reg_func_in[3] => Mux2.IN260
reg_func_in[3] => Mux1.IN260
reg_func_in[3] => Mux0.IN260
reg_func_in[4] => Equal1.IN11
reg_func_in[4] => Equal0.IN11
reg_func_in[4] => Mux5.IN259
reg_func_in[4] => Mux4.IN259
reg_func_in[4] => Mux3.IN259
reg_func_in[4] => Mux2.IN259
reg_func_in[4] => Mux1.IN259
reg_func_in[4] => Mux0.IN259
reg_func_in[5] => Equal1.IN10
reg_func_in[5] => Equal0.IN10
reg_func_in[5] => Mux5.IN258
reg_func_in[5] => Mux4.IN258
reg_func_in[5] => Mux3.IN258
reg_func_in[5] => Mux2.IN258
reg_func_in[5] => Mux1.IN258
reg_func_in[5] => Mux0.IN258
reg_func_in[6] => Equal1.IN9
reg_func_in[6] => Equal0.IN9
reg_func_in[6] => Mux5.IN257
reg_func_in[6] => Mux4.IN257
reg_func_in[6] => Mux3.IN257
reg_func_in[6] => Mux2.IN257
reg_func_in[6] => Mux1.IN257
reg_func_in[6] => Mux0.IN257
reg_func_in[7] => Equal1.IN8
reg_func_in[7] => Equal0.IN8
reg_func_in[7] => Mux5.IN256
reg_func_in[7] => Mux4.IN256
reg_func_in[7] => Mux3.IN256
reg_func_in[7] => Mux2.IN256
reg_func_in[7] => Mux1.IN256
reg_func_in[7] => Mux0.IN256
reg_func_out[0] <= <GND>
reg_func_out[1] <= <GND>
reg_func_out[2] <= <GND>
reg_func_out[3] <= <GND>
reg_func_out[4] <= <GND>
reg_func_out[5] <= <GND>
reg_func_out[6] <= <GND>
reg_func_out[7] <= <GND>
reg_load_param_1[0] => sg_reg_envio_out~47.DATAB
reg_load_param_1[0] => sg_reg_envio_out~31.DATAB
reg_load_param_1[1] => sg_reg_envio_out~46.DATAB
reg_load_param_1[1] => sg_reg_envio_out~30.DATAB
reg_load_param_1[2] => sg_reg_envio_out~45.DATAB
reg_load_param_1[2] => sg_reg_envio_out~29.DATAB
reg_load_param_1[3] => sg_reg_envio_out~44.DATAB
reg_load_param_1[3] => sg_reg_envio_out~28.DATAB
reg_load_param_1[4] => sg_reg_envio_out~43.DATAB
reg_load_param_1[4] => sg_reg_envio_out~27.DATAB
reg_load_param_1[5] => sg_reg_envio_out~42.DATAB
reg_load_param_1[5] => sg_reg_envio_out~26.DATAB
reg_load_param_1[6] => sg_reg_envio_out~41.DATAB
reg_load_param_1[6] => sg_reg_envio_out~25.DATAB
reg_load_param_1[7] => sg_reg_envio_out~40.DATAB
reg_load_param_1[7] => sg_reg_envio_out~24.DATAB
reg_load_param_1[8] => sg_reg_envio_out~39.DATAB
reg_load_param_1[8] => sg_reg_envio_out~23.DATAB
reg_load_param_1[9] => sg_reg_envio_out~38.DATAB
reg_load_param_1[9] => sg_reg_envio_out~22.DATAB
reg_load_param_1[10] => sg_reg_envio_out~37.DATAB
reg_load_param_1[10] => sg_reg_envio_out~21.DATAB
reg_load_param_1[11] => sg_reg_envio_out~36.DATAB
reg_load_param_1[11] => sg_reg_envio_out~20.DATAB
reg_load_param_1[12] => sg_reg_envio_out~35.DATAB
reg_load_param_1[12] => sg_reg_envio_out~19.DATAB
reg_load_param_1[13] => sg_reg_envio_out~34.DATAB
reg_load_param_1[13] => sg_reg_envio_out~18.DATAB
reg_load_param_1[14] => sg_reg_envio_out~33.DATAB
reg_load_param_1[14] => sg_reg_envio_out~17.DATAB
reg_load_param_1[15] => sg_reg_envio_out~32.DATAB
reg_load_param_1[15] => sg_reg_envio_out~16.DATAB
selec_load_param_1[0] <= sg_cont_comand[0].DB_MAX_OUTPUT_PORT_TYPE
selec_load_param_1[1] <= sg_cont_comand[1].DB_MAX_OUTPUT_PORT_TYPE
selec_load_param_1[2] <= sg_cont_comand[2].DB_MAX_OUTPUT_PORT_TYPE
selec_load_param_1[3] <= sg_cont_comand[3].DB_MAX_OUTPUT_PORT_TYPE
selec_load_param_1[4] <= sg_cont_comand[4].DB_MAX_OUTPUT_PORT_TYPE
selec_load_param_1[5] <= sg_cont_comand[5].DB_MAX_OUTPUT_PORT_TYPE
selec_load_param_1[6] <= sg_cont_comand[6].DB_MAX_OUTPUT_PORT_TYPE
selec_load_param_1[7] <= sg_cont_comand[7].DB_MAX_OUTPUT_PORT_TYPE
reg_send_com_in[0] => sg_reg_envio_out~79.DATAB
reg_send_com_in[1] => sg_reg_envio_out~78.DATAB
reg_send_com_in[2] => sg_reg_envio_out~77.DATAB
reg_send_com_in[3] => sg_reg_envio_out~76.DATAB
reg_send_com_in[4] => sg_reg_envio_out~75.DATAB
reg_send_com_in[5] => sg_reg_envio_out~74.DATAB
reg_send_com_in[6] => sg_reg_envio_out~73.DATAB
reg_send_com_in[7] => sg_reg_envio_out~72.DATAB
reg_send_com_in[8] => sg_reg_envio_out~71.DATAB
reg_send_com_in[9] => sg_reg_envio_out~70.DATAB
reg_send_com_in[10] => sg_reg_envio_out~69.DATAB
reg_send_com_in[11] => sg_reg_envio_out~68.DATAB
reg_send_com_in[12] => sg_reg_envio_out~67.DATAB
reg_send_com_in[13] => sg_reg_envio_out~66.DATAB
reg_send_com_in[14] => sg_reg_envio_out~65.DATAB
reg_send_com_in[15] => sg_reg_envio_out~64.DATAB
reg_envio_out[0] <= sg_reg_envio_out[0].DB_MAX_OUTPUT_PORT_TYPE
reg_envio_out[1] <= sg_reg_envio_out[1].DB_MAX_OUTPUT_PORT_TYPE
reg_envio_out[2] <= sg_reg_envio_out[2].DB_MAX_OUTPUT_PORT_TYPE
reg_envio_out[3] <= sg_reg_envio_out[3].DB_MAX_OUTPUT_PORT_TYPE
reg_envio_out[4] <= sg_reg_envio_out[4].DB_MAX_OUTPUT_PORT_TYPE
reg_envio_out[5] <= sg_reg_envio_out[5].DB_MAX_OUTPUT_PORT_TYPE
reg_envio_out[6] <= sg_reg_envio_out[6].DB_MAX_OUTPUT_PORT_TYPE
reg_envio_out[7] <= sg_reg_envio_out[7].DB_MAX_OUTPUT_PORT_TYPE
reg_envio_out[8] <= sg_reg_envio_out[8].DB_MAX_OUTPUT_PORT_TYPE
reg_envio_out[9] <= sg_reg_envio_out[9].DB_MAX_OUTPUT_PORT_TYPE
reg_envio_out[10] <= sg_reg_envio_out[10].DB_MAX_OUTPUT_PORT_TYPE
reg_envio_out[11] <= sg_reg_envio_out[11].DB_MAX_OUTPUT_PORT_TYPE
reg_envio_out[12] <= sg_reg_envio_out[12].DB_MAX_OUTPUT_PORT_TYPE
reg_envio_out[13] <= sg_reg_envio_out[13].DB_MAX_OUTPUT_PORT_TYPE
reg_envio_out[14] <= sg_reg_envio_out[14].DB_MAX_OUTPUT_PORT_TYPE
reg_envio_out[15] <= sg_reg_envio_out[15].DB_MAX_OUTPUT_PORT_TYPE
ack_in => p_reg_envio_out~4.IN1
ack_in => p_reg_envio_out~1.IN1
ack_in => NXSTATE~3.OUTPUTSELECT
ack_in => NXSTATE~2.OUTPUTSELECT
ack_in => NXSTATE~1.OUTPUTSELECT
ack_in => NXSTATE~0.OUTPUTSELECT
ack_in => Selector5.IN2
ack_in => Selector2.IN2
WE_out <= p_cont_comand~1.DB_MAX_OUTPUT_PORT_TYPE
dbg_cont_CLK[0] <= sg_cont_CLK[0].DB_MAX_OUTPUT_PORT_TYPE
dbg_cont_CLK[1] <= sg_cont_CLK[1].DB_MAX_OUTPUT_PORT_TYPE
dbg_cont_CLK[2] <= sg_cont_CLK[2].DB_MAX_OUTPUT_PORT_TYPE
dbg_cont_CLK[3] <= sg_cont_CLK[3].DB_MAX_OUTPUT_PORT_TYPE
dbg_cont_CLK[4] <= sg_cont_CLK[4].DB_MAX_OUTPUT_PORT_TYPE
dbg_cont_CLK[5] <= sg_cont_CLK[5].DB_MAX_OUTPUT_PORT_TYPE
dbg_cont_CLK[6] <= sg_cont_CLK[6].DB_MAX_OUTPUT_PORT_TYPE
dbg_cont_CLK[7] <= sg_cont_CLK[7].DB_MAX_OUTPUT_PORT_TYPE
dbg_cont_comand[0] <= sg_cont_comand[0].DB_MAX_OUTPUT_PORT_TYPE
dbg_cont_comand[1] <= sg_cont_comand[1].DB_MAX_OUTPUT_PORT_TYPE
dbg_cont_comand[2] <= sg_cont_comand[2].DB_MAX_OUTPUT_PORT_TYPE
dbg_cont_comand[3] <= sg_cont_comand[3].DB_MAX_OUTPUT_PORT_TYPE
dbg_cont_comand[4] <= sg_cont_comand[4].DB_MAX_OUTPUT_PORT_TYPE
dbg_cont_comand[5] <= sg_cont_comand[5].DB_MAX_OUTPUT_PORT_TYPE
dbg_cont_comand[6] <= sg_cont_comand[6].DB_MAX_OUTPUT_PORT_TYPE
dbg_cont_comand[7] <= sg_cont_comand[7].DB_MAX_OUTPUT_PORT_TYPE


|test_spi_de0|test_spi_slaves:T_slaves
m_clk => spi_slave:SLAVE_2.clk_i
m_clk => spi_slave:SLAVE_1.clk_i
m_reset => ~NO_FANOUT~
slave1_ssel_i => spi_slave:SLAVE_1.spi_ssel_i
slave1_sck_i => spi_slave:SLAVE_1.spi_sck_i
slave1_mosi_i => spi_slave:SLAVE_1.spi_mosi_i
slave1_miso_o <= spi_slave:SLAVE_1.spi_miso_o
slave2_ssel_i => spi_slave:SLAVE_2.spi_ssel_i
slave2_sck_i => spi_slave:SLAVE_2.spi_sck_i
slave2_mosi_i => spi_slave:SLAVE_2.spi_mosi_i
slave2_miso_o <= spi_slave:SLAVE_2.spi_miso_o


|test_spi_de0|test_spi_slaves:T_slaves|spi_slave:SLAVE_1
clk_i => do_valid_A.CLK
clk_i => do_valid_B.CLK
clk_i => do_valid_C.CLK
clk_i => do_valid_D.CLK
clk_i => do_valid_o_reg.CLK
clk_i => di_req_o_A.CLK
clk_i => di_req_o_B.CLK
clk_i => di_req_o_C.CLK
clk_i => di_req_o_D.CLK
clk_i => di_req_o_reg.CLK
clk_i => di_reg[15].CLK
clk_i => di_reg[14].CLK
clk_i => di_reg[13].CLK
clk_i => di_reg[12].CLK
clk_i => di_reg[11].CLK
clk_i => di_reg[10].CLK
clk_i => di_reg[9].CLK
clk_i => di_reg[8].CLK
clk_i => di_reg[7].CLK
clk_i => di_reg[6].CLK
clk_i => di_reg[5].CLK
clk_i => di_reg[4].CLK
clk_i => di_reg[3].CLK
clk_i => di_reg[2].CLK
clk_i => di_reg[1].CLK
clk_i => di_reg[0].CLK
clk_i => wren.CLK
spi_ssel_i => state_reg[4].ACLR
spi_ssel_i => state_reg[3].ACLR
spi_ssel_i => state_reg[2].ACLR
spi_ssel_i => state_reg[1].ACLR
spi_ssel_i => state_reg[0].ACLR
spi_ssel_i => preload_miso.PRESET
spi_ssel_i => preload_miso.DATAIN
spi_sck_i => state_reg[4].CLK
spi_sck_i => state_reg[3].CLK
spi_sck_i => state_reg[2].CLK
spi_sck_i => state_reg[1].CLK
spi_sck_i => state_reg[0].CLK
spi_sck_i => sh_reg[15].CLK
spi_sck_i => sh_reg[14].CLK
spi_sck_i => sh_reg[13].CLK
spi_sck_i => sh_reg[12].CLK
spi_sck_i => sh_reg[11].CLK
spi_sck_i => sh_reg[10].CLK
spi_sck_i => sh_reg[9].CLK
spi_sck_i => sh_reg[8].CLK
spi_sck_i => sh_reg[7].CLK
spi_sck_i => sh_reg[6].CLK
spi_sck_i => sh_reg[5].CLK
spi_sck_i => sh_reg[4].CLK
spi_sck_i => sh_reg[3].CLK
spi_sck_i => sh_reg[2].CLK
spi_sck_i => sh_reg[1].CLK
spi_sck_i => sh_reg[0].CLK
spi_sck_i => do_buffer_reg[15].CLK
spi_sck_i => do_buffer_reg[14].CLK
spi_sck_i => do_buffer_reg[13].CLK
spi_sck_i => do_buffer_reg[12].CLK
spi_sck_i => do_buffer_reg[11].CLK
spi_sck_i => do_buffer_reg[10].CLK
spi_sck_i => do_buffer_reg[9].CLK
spi_sck_i => do_buffer_reg[8].CLK
spi_sck_i => do_buffer_reg[7].CLK
spi_sck_i => do_buffer_reg[6].CLK
spi_sck_i => do_buffer_reg[5].CLK
spi_sck_i => do_buffer_reg[4].CLK
spi_sck_i => do_buffer_reg[3].CLK
spi_sck_i => do_buffer_reg[2].CLK
spi_sck_i => do_buffer_reg[1].CLK
spi_sck_i => do_buffer_reg[0].CLK
spi_sck_i => do_transfer_reg.CLK
spi_sck_i => di_req_reg.CLK
spi_sck_i => wr_ack_reg.CLK
spi_sck_i => tx_bit_reg.CLK
spi_sck_i => preload_miso.CLK
spi_mosi_i => sh_reg[0].DATAIN
spi_mosi_i => rx_bit_next_o.DATAIN
spi_mosi_i => do_buffer_reg[0].DATAIN
spi_miso_o <= spi_miso_o~0.DB_MAX_OUTPUT_PORT_TYPE
di_req_o <= di_req_o_reg.DB_MAX_OUTPUT_PORT_TYPE
di_i[0] => di_reg[0].DATAIN
di_i[1] => di_reg[1].DATAIN
di_i[2] => di_reg[2].DATAIN
di_i[3] => di_reg[3].DATAIN
di_i[4] => di_reg[4].DATAIN
di_i[5] => di_reg[5].DATAIN
di_i[6] => di_reg[6].DATAIN
di_i[7] => di_reg[7].DATAIN
di_i[8] => di_reg[8].DATAIN
di_i[9] => di_reg[9].DATAIN
di_i[10] => di_reg[10].DATAIN
di_i[11] => di_reg[11].DATAIN
di_i[12] => di_reg[12].DATAIN
di_i[13] => di_reg[13].DATAIN
di_i[14] => di_reg[14].DATAIN
di_i[15] => di_reg[15].DATAIN
wren_i => wren~1.OUTPUTSELECT
wren_i => di_reg[0].ENA
wren_i => di_reg[1].ENA
wren_i => di_reg[2].ENA
wren_i => di_reg[3].ENA
wren_i => di_reg[4].ENA
wren_i => di_reg[5].ENA
wren_i => di_reg[6].ENA
wren_i => di_reg[7].ENA
wren_i => di_reg[8].ENA
wren_i => di_reg[9].ENA
wren_i => di_reg[10].ENA
wren_i => di_reg[11].ENA
wren_i => di_reg[12].ENA
wren_i => di_reg[13].ENA
wren_i => di_reg[14].ENA
wren_i => di_reg[15].ENA
wr_ack_o <= wr_ack_reg.DB_MAX_OUTPUT_PORT_TYPE
do_valid_o <= do_valid_o_reg.DB_MAX_OUTPUT_PORT_TYPE
do_o[0] <= do_buffer_reg[0].DB_MAX_OUTPUT_PORT_TYPE
do_o[1] <= do_buffer_reg[1].DB_MAX_OUTPUT_PORT_TYPE
do_o[2] <= do_buffer_reg[2].DB_MAX_OUTPUT_PORT_TYPE
do_o[3] <= do_buffer_reg[3].DB_MAX_OUTPUT_PORT_TYPE
do_o[4] <= do_buffer_reg[4].DB_MAX_OUTPUT_PORT_TYPE
do_o[5] <= do_buffer_reg[5].DB_MAX_OUTPUT_PORT_TYPE
do_o[6] <= do_buffer_reg[6].DB_MAX_OUTPUT_PORT_TYPE
do_o[7] <= do_buffer_reg[7].DB_MAX_OUTPUT_PORT_TYPE
do_o[8] <= do_buffer_reg[8].DB_MAX_OUTPUT_PORT_TYPE
do_o[9] <= do_buffer_reg[9].DB_MAX_OUTPUT_PORT_TYPE
do_o[10] <= do_buffer_reg[10].DB_MAX_OUTPUT_PORT_TYPE
do_o[11] <= do_buffer_reg[11].DB_MAX_OUTPUT_PORT_TYPE
do_o[12] <= do_buffer_reg[12].DB_MAX_OUTPUT_PORT_TYPE
do_o[13] <= do_buffer_reg[13].DB_MAX_OUTPUT_PORT_TYPE
do_o[14] <= do_buffer_reg[14].DB_MAX_OUTPUT_PORT_TYPE
do_o[15] <= do_buffer_reg[15].DB_MAX_OUTPUT_PORT_TYPE
do_transfer_o <= do_transfer_reg.DB_MAX_OUTPUT_PORT_TYPE
wren_o <= wren.DB_MAX_OUTPUT_PORT_TYPE
rx_bit_next_o <= spi_mosi_i.DB_MAX_OUTPUT_PORT_TYPE
state_dbg_o[0] <= state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
state_dbg_o[1] <= state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
state_dbg_o[2] <= state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
state_dbg_o[3] <= state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[0] <= sh_reg[0].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[1] <= sh_reg[1].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[2] <= sh_reg[2].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[3] <= sh_reg[3].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[4] <= sh_reg[4].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[5] <= sh_reg[5].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[6] <= sh_reg[6].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[7] <= sh_reg[7].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[8] <= sh_reg[8].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[9] <= sh_reg[9].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[10] <= sh_reg[10].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[11] <= sh_reg[11].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[12] <= sh_reg[12].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[13] <= sh_reg[13].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[14] <= sh_reg[14].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[15] <= sh_reg[15].DB_MAX_OUTPUT_PORT_TYPE


|test_spi_de0|test_spi_slaves:T_slaves|spi_slave:SLAVE_2
clk_i => do_valid_A.CLK
clk_i => do_valid_B.CLK
clk_i => do_valid_C.CLK
clk_i => do_valid_D.CLK
clk_i => do_valid_o_reg.CLK
clk_i => di_req_o_A.CLK
clk_i => di_req_o_B.CLK
clk_i => di_req_o_C.CLK
clk_i => di_req_o_D.CLK
clk_i => di_req_o_reg.CLK
clk_i => di_reg[15].CLK
clk_i => di_reg[14].CLK
clk_i => di_reg[13].CLK
clk_i => di_reg[12].CLK
clk_i => di_reg[11].CLK
clk_i => di_reg[10].CLK
clk_i => di_reg[9].CLK
clk_i => di_reg[8].CLK
clk_i => di_reg[7].CLK
clk_i => di_reg[6].CLK
clk_i => di_reg[5].CLK
clk_i => di_reg[4].CLK
clk_i => di_reg[3].CLK
clk_i => di_reg[2].CLK
clk_i => di_reg[1].CLK
clk_i => di_reg[0].CLK
clk_i => wren.CLK
spi_ssel_i => state_reg[4].ACLR
spi_ssel_i => state_reg[3].ACLR
spi_ssel_i => state_reg[2].ACLR
spi_ssel_i => state_reg[1].ACLR
spi_ssel_i => state_reg[0].ACLR
spi_ssel_i => preload_miso.PRESET
spi_ssel_i => preload_miso.DATAIN
spi_sck_i => state_reg[4].CLK
spi_sck_i => state_reg[3].CLK
spi_sck_i => state_reg[2].CLK
spi_sck_i => state_reg[1].CLK
spi_sck_i => state_reg[0].CLK
spi_sck_i => sh_reg[15].CLK
spi_sck_i => sh_reg[14].CLK
spi_sck_i => sh_reg[13].CLK
spi_sck_i => sh_reg[12].CLK
spi_sck_i => sh_reg[11].CLK
spi_sck_i => sh_reg[10].CLK
spi_sck_i => sh_reg[9].CLK
spi_sck_i => sh_reg[8].CLK
spi_sck_i => sh_reg[7].CLK
spi_sck_i => sh_reg[6].CLK
spi_sck_i => sh_reg[5].CLK
spi_sck_i => sh_reg[4].CLK
spi_sck_i => sh_reg[3].CLK
spi_sck_i => sh_reg[2].CLK
spi_sck_i => sh_reg[1].CLK
spi_sck_i => sh_reg[0].CLK
spi_sck_i => do_buffer_reg[15].CLK
spi_sck_i => do_buffer_reg[14].CLK
spi_sck_i => do_buffer_reg[13].CLK
spi_sck_i => do_buffer_reg[12].CLK
spi_sck_i => do_buffer_reg[11].CLK
spi_sck_i => do_buffer_reg[10].CLK
spi_sck_i => do_buffer_reg[9].CLK
spi_sck_i => do_buffer_reg[8].CLK
spi_sck_i => do_buffer_reg[7].CLK
spi_sck_i => do_buffer_reg[6].CLK
spi_sck_i => do_buffer_reg[5].CLK
spi_sck_i => do_buffer_reg[4].CLK
spi_sck_i => do_buffer_reg[3].CLK
spi_sck_i => do_buffer_reg[2].CLK
spi_sck_i => do_buffer_reg[1].CLK
spi_sck_i => do_buffer_reg[0].CLK
spi_sck_i => do_transfer_reg.CLK
spi_sck_i => di_req_reg.CLK
spi_sck_i => wr_ack_reg.CLK
spi_sck_i => tx_bit_reg.CLK
spi_sck_i => preload_miso.CLK
spi_mosi_i => sh_reg[0].DATAIN
spi_mosi_i => rx_bit_next_o.DATAIN
spi_mosi_i => do_buffer_reg[0].DATAIN
spi_miso_o <= spi_miso_o~0.DB_MAX_OUTPUT_PORT_TYPE
di_req_o <= di_req_o_reg.DB_MAX_OUTPUT_PORT_TYPE
di_i[0] => di_reg[0].DATAIN
di_i[1] => di_reg[1].DATAIN
di_i[2] => di_reg[2].DATAIN
di_i[3] => di_reg[3].DATAIN
di_i[4] => di_reg[4].DATAIN
di_i[5] => di_reg[5].DATAIN
di_i[6] => di_reg[6].DATAIN
di_i[7] => di_reg[7].DATAIN
di_i[8] => di_reg[8].DATAIN
di_i[9] => di_reg[9].DATAIN
di_i[10] => di_reg[10].DATAIN
di_i[11] => di_reg[11].DATAIN
di_i[12] => di_reg[12].DATAIN
di_i[13] => di_reg[13].DATAIN
di_i[14] => di_reg[14].DATAIN
di_i[15] => di_reg[15].DATAIN
wren_i => wren~1.OUTPUTSELECT
wren_i => di_reg[0].ENA
wren_i => di_reg[1].ENA
wren_i => di_reg[2].ENA
wren_i => di_reg[3].ENA
wren_i => di_reg[4].ENA
wren_i => di_reg[5].ENA
wren_i => di_reg[6].ENA
wren_i => di_reg[7].ENA
wren_i => di_reg[8].ENA
wren_i => di_reg[9].ENA
wren_i => di_reg[10].ENA
wren_i => di_reg[11].ENA
wren_i => di_reg[12].ENA
wren_i => di_reg[13].ENA
wren_i => di_reg[14].ENA
wren_i => di_reg[15].ENA
wr_ack_o <= wr_ack_reg.DB_MAX_OUTPUT_PORT_TYPE
do_valid_o <= do_valid_o_reg.DB_MAX_OUTPUT_PORT_TYPE
do_o[0] <= do_buffer_reg[0].DB_MAX_OUTPUT_PORT_TYPE
do_o[1] <= do_buffer_reg[1].DB_MAX_OUTPUT_PORT_TYPE
do_o[2] <= do_buffer_reg[2].DB_MAX_OUTPUT_PORT_TYPE
do_o[3] <= do_buffer_reg[3].DB_MAX_OUTPUT_PORT_TYPE
do_o[4] <= do_buffer_reg[4].DB_MAX_OUTPUT_PORT_TYPE
do_o[5] <= do_buffer_reg[5].DB_MAX_OUTPUT_PORT_TYPE
do_o[6] <= do_buffer_reg[6].DB_MAX_OUTPUT_PORT_TYPE
do_o[7] <= do_buffer_reg[7].DB_MAX_OUTPUT_PORT_TYPE
do_o[8] <= do_buffer_reg[8].DB_MAX_OUTPUT_PORT_TYPE
do_o[9] <= do_buffer_reg[9].DB_MAX_OUTPUT_PORT_TYPE
do_o[10] <= do_buffer_reg[10].DB_MAX_OUTPUT_PORT_TYPE
do_o[11] <= do_buffer_reg[11].DB_MAX_OUTPUT_PORT_TYPE
do_o[12] <= do_buffer_reg[12].DB_MAX_OUTPUT_PORT_TYPE
do_o[13] <= do_buffer_reg[13].DB_MAX_OUTPUT_PORT_TYPE
do_o[14] <= do_buffer_reg[14].DB_MAX_OUTPUT_PORT_TYPE
do_o[15] <= do_buffer_reg[15].DB_MAX_OUTPUT_PORT_TYPE
do_transfer_o <= do_transfer_reg.DB_MAX_OUTPUT_PORT_TYPE
wren_o <= wren.DB_MAX_OUTPUT_PORT_TYPE
rx_bit_next_o <= spi_mosi_i.DB_MAX_OUTPUT_PORT_TYPE
state_dbg_o[0] <= state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
state_dbg_o[1] <= state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
state_dbg_o[2] <= state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
state_dbg_o[3] <= state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[0] <= sh_reg[0].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[1] <= sh_reg[1].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[2] <= sh_reg[2].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[3] <= sh_reg[3].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[4] <= sh_reg[4].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[5] <= sh_reg[5].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[6] <= sh_reg[6].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[7] <= sh_reg[7].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[8] <= sh_reg[8].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[9] <= sh_reg[9].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[10] <= sh_reg[10].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[11] <= sh_reg[11].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[12] <= sh_reg[12].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[13] <= sh_reg[13].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[14] <= sh_reg[14].DB_MAX_OUTPUT_PORT_TYPE
sh_reg_dbg_o[15] <= sh_reg[15].DB_MAX_OUTPUT_PORT_TYPE


|test_spi_de0|GEN_PULSO:gen_pul
input => NXSTATE.st_flanco_detectado.DATAB
input => NXSTATE.st_espero0.DATAA
edge_detected <= combin~0.DB_MAX_OUTPUT_PORT_TYPE


|test_spi_de0|fifo_test_1:fifo_test_1_inst
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
data[8] => scfifo:scfifo_component.data[8]
data[9] => scfifo:scfifo_component.data[9]
data[10] => scfifo:scfifo_component.data[10]
data[11] => scfifo:scfifo_component.data[11]
data[12] => scfifo:scfifo_component.data[12]
data[13] => scfifo:scfifo_component.data[13]
data[14] => scfifo:scfifo_component.data[14]
data[15] => scfifo:scfifo_component.data[15]
rdreq => scfifo:scfifo_component.rdreq
wrreq => scfifo:scfifo_component.wrreq
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]
q[8] <= scfifo:scfifo_component.q[8]
q[9] <= scfifo:scfifo_component.q[9]
q[10] <= scfifo:scfifo_component.q[10]
q[11] <= scfifo:scfifo_component.q[11]
q[12] <= scfifo:scfifo_component.q[12]
q[13] <= scfifo:scfifo_component.q[13]
q[14] <= scfifo:scfifo_component.q[14]
q[15] <= scfifo:scfifo_component.q[15]


|test_spi_de0|fifo_test_1:fifo_test_1_inst|scfifo:scfifo_component
data[0] => scfifo_tf71:auto_generated.data[0]
data[1] => scfifo_tf71:auto_generated.data[1]
data[2] => scfifo_tf71:auto_generated.data[2]
data[3] => scfifo_tf71:auto_generated.data[3]
data[4] => scfifo_tf71:auto_generated.data[4]
data[5] => scfifo_tf71:auto_generated.data[5]
data[6] => scfifo_tf71:auto_generated.data[6]
data[7] => scfifo_tf71:auto_generated.data[7]
data[8] => scfifo_tf71:auto_generated.data[8]
data[9] => scfifo_tf71:auto_generated.data[9]
data[10] => scfifo_tf71:auto_generated.data[10]
data[11] => scfifo_tf71:auto_generated.data[11]
data[12] => scfifo_tf71:auto_generated.data[12]
data[13] => scfifo_tf71:auto_generated.data[13]
data[14] => scfifo_tf71:auto_generated.data[14]
data[15] => scfifo_tf71:auto_generated.data[15]
q[0] <= scfifo_tf71:auto_generated.q[0]
q[1] <= scfifo_tf71:auto_generated.q[1]
q[2] <= scfifo_tf71:auto_generated.q[2]
q[3] <= scfifo_tf71:auto_generated.q[3]
q[4] <= scfifo_tf71:auto_generated.q[4]
q[5] <= scfifo_tf71:auto_generated.q[5]
q[6] <= scfifo_tf71:auto_generated.q[6]
q[7] <= scfifo_tf71:auto_generated.q[7]
q[8] <= scfifo_tf71:auto_generated.q[8]
q[9] <= scfifo_tf71:auto_generated.q[9]
q[10] <= scfifo_tf71:auto_generated.q[10]
q[11] <= scfifo_tf71:auto_generated.q[11]
q[12] <= scfifo_tf71:auto_generated.q[12]
q[13] <= scfifo_tf71:auto_generated.q[13]
q[14] <= scfifo_tf71:auto_generated.q[14]
q[15] <= scfifo_tf71:auto_generated.q[15]
wrreq => scfifo_tf71:auto_generated.wrreq
rdreq => scfifo_tf71:auto_generated.rdreq
clock => scfifo_tf71:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
empty <= scfifo_tf71:auto_generated.empty
full <= scfifo_tf71:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>


|test_spi_de0|fifo_test_1:fifo_test_1_inst|scfifo:scfifo_component|scfifo_tf71:auto_generated
clock => a_dpfifo_4m71:dpfifo.clock
data[0] => a_dpfifo_4m71:dpfifo.data[0]
data[1] => a_dpfifo_4m71:dpfifo.data[1]
data[2] => a_dpfifo_4m71:dpfifo.data[2]
data[3] => a_dpfifo_4m71:dpfifo.data[3]
data[4] => a_dpfifo_4m71:dpfifo.data[4]
data[5] => a_dpfifo_4m71:dpfifo.data[5]
data[6] => a_dpfifo_4m71:dpfifo.data[6]
data[7] => a_dpfifo_4m71:dpfifo.data[7]
data[8] => a_dpfifo_4m71:dpfifo.data[8]
data[9] => a_dpfifo_4m71:dpfifo.data[9]
data[10] => a_dpfifo_4m71:dpfifo.data[10]
data[11] => a_dpfifo_4m71:dpfifo.data[11]
data[12] => a_dpfifo_4m71:dpfifo.data[12]
data[13] => a_dpfifo_4m71:dpfifo.data[13]
data[14] => a_dpfifo_4m71:dpfifo.data[14]
data[15] => a_dpfifo_4m71:dpfifo.data[15]
empty <= a_dpfifo_4m71:dpfifo.empty
full <= a_dpfifo_4m71:dpfifo.full
q[0] <= a_dpfifo_4m71:dpfifo.q[0]
q[1] <= a_dpfifo_4m71:dpfifo.q[1]
q[2] <= a_dpfifo_4m71:dpfifo.q[2]
q[3] <= a_dpfifo_4m71:dpfifo.q[3]
q[4] <= a_dpfifo_4m71:dpfifo.q[4]
q[5] <= a_dpfifo_4m71:dpfifo.q[5]
q[6] <= a_dpfifo_4m71:dpfifo.q[6]
q[7] <= a_dpfifo_4m71:dpfifo.q[7]
q[8] <= a_dpfifo_4m71:dpfifo.q[8]
q[9] <= a_dpfifo_4m71:dpfifo.q[9]
q[10] <= a_dpfifo_4m71:dpfifo.q[10]
q[11] <= a_dpfifo_4m71:dpfifo.q[11]
q[12] <= a_dpfifo_4m71:dpfifo.q[12]
q[13] <= a_dpfifo_4m71:dpfifo.q[13]
q[14] <= a_dpfifo_4m71:dpfifo.q[14]
q[15] <= a_dpfifo_4m71:dpfifo.q[15]
rdreq => a_dpfifo_4m71:dpfifo.rreq
wrreq => a_dpfifo_4m71:dpfifo.wreq


|test_spi_de0|fifo_test_1:fifo_test_1_inst|scfifo:scfifo_component|scfifo_tf71:auto_generated|a_dpfifo_4m71:dpfifo
clock => altsyncram_9pf1:FIFOram.clock0
clock => altsyncram_9pf1:FIFOram.clock1
clock => cntr_k8b:rd_ptr_msb.clock
clock => cntr_197:usedw_counter.clock
clock => cntr_l8b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_9pf1:FIFOram.data_a[0]
data[1] => altsyncram_9pf1:FIFOram.data_a[1]
data[2] => altsyncram_9pf1:FIFOram.data_a[2]
data[3] => altsyncram_9pf1:FIFOram.data_a[3]
data[4] => altsyncram_9pf1:FIFOram.data_a[4]
data[5] => altsyncram_9pf1:FIFOram.data_a[5]
data[6] => altsyncram_9pf1:FIFOram.data_a[6]
data[7] => altsyncram_9pf1:FIFOram.data_a[7]
data[8] => altsyncram_9pf1:FIFOram.data_a[8]
data[9] => altsyncram_9pf1:FIFOram.data_a[9]
data[10] => altsyncram_9pf1:FIFOram.data_a[10]
data[11] => altsyncram_9pf1:FIFOram.data_a[11]
data[12] => altsyncram_9pf1:FIFOram.data_a[12]
data[13] => altsyncram_9pf1:FIFOram.data_a[13]
data[14] => altsyncram_9pf1:FIFOram.data_a[14]
data[15] => altsyncram_9pf1:FIFOram.data_a[15]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_9pf1:FIFOram.q_b[0]
q[1] <= altsyncram_9pf1:FIFOram.q_b[1]
q[2] <= altsyncram_9pf1:FIFOram.q_b[2]
q[3] <= altsyncram_9pf1:FIFOram.q_b[3]
q[4] <= altsyncram_9pf1:FIFOram.q_b[4]
q[5] <= altsyncram_9pf1:FIFOram.q_b[5]
q[6] <= altsyncram_9pf1:FIFOram.q_b[6]
q[7] <= altsyncram_9pf1:FIFOram.q_b[7]
q[8] <= altsyncram_9pf1:FIFOram.q_b[8]
q[9] <= altsyncram_9pf1:FIFOram.q_b[9]
q[10] <= altsyncram_9pf1:FIFOram.q_b[10]
q[11] <= altsyncram_9pf1:FIFOram.q_b[11]
q[12] <= altsyncram_9pf1:FIFOram.q_b[12]
q[13] <= altsyncram_9pf1:FIFOram.q_b[13]
q[14] <= altsyncram_9pf1:FIFOram.q_b[14]
q[15] <= altsyncram_9pf1:FIFOram.q_b[15]
rreq => valid_rreq.IN0
sclr => cntr_k8b:rd_ptr_msb.sclr
sclr => cntr_197:usedw_counter.sclr
sclr => cntr_l8b:wr_ptr.sclr
wreq => valid_wreq.IN0


|test_spi_de0|fifo_test_1:fifo_test_1_inst|scfifo:scfifo_component|scfifo_tf71:auto_generated|a_dpfifo_4m71:dpfifo|altsyncram_9pf1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|test_spi_de0|fifo_test_1:fifo_test_1_inst|scfifo:scfifo_component|scfifo_tf71:auto_generated|a_dpfifo_4m71:dpfifo|cmpr_9r8:almost_full_comparer
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE
dataa[4] => data_wire[2].IN0
datab[4] => data_wire[2].IN1


|test_spi_de0|fifo_test_1:fifo_test_1_inst|scfifo:scfifo_component|scfifo_tf71:auto_generated|a_dpfifo_4m71:dpfifo|cmpr_9r8:three_comparison
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE
dataa[4] => data_wire[2].IN0
datab[4] => data_wire[2].IN1


|test_spi_de0|fifo_test_1:fifo_test_1_inst|scfifo:scfifo_component|scfifo_tf71:auto_generated|a_dpfifo_4m71:dpfifo|cntr_k8b:rd_ptr_msb
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE


|test_spi_de0|fifo_test_1:fifo_test_1_inst|scfifo:scfifo_component|scfifo_tf71:auto_generated|a_dpfifo_4m71:dpfifo|cntr_197:usedw_counter
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB


|test_spi_de0|fifo_test_1:fifo_test_1_inst|scfifo:scfifo_component|scfifo_tf71:auto_generated|a_dpfifo_4m71:dpfifo|cntr_l8b:wr_ptr
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE


|test_spi_de0|hex27seg:hex0
hex_in[0] => Mux6.IN19
hex_in[0] => Mux5.IN19
hex_in[0] => Mux4.IN19
hex_in[0] => Mux3.IN19
hex_in[0] => Mux2.IN19
hex_in[0] => Mux1.IN19
hex_in[0] => Mux0.IN19
hex_in[1] => Mux6.IN18
hex_in[1] => Mux5.IN18
hex_in[1] => Mux4.IN18
hex_in[1] => Mux3.IN18
hex_in[1] => Mux2.IN18
hex_in[1] => Mux1.IN18
hex_in[1] => Mux0.IN18
hex_in[2] => Mux6.IN17
hex_in[2] => Mux5.IN17
hex_in[2] => Mux4.IN17
hex_in[2] => Mux3.IN17
hex_in[2] => Mux2.IN17
hex_in[2] => Mux1.IN17
hex_in[2] => Mux0.IN17
hex_in[3] => Mux6.IN16
hex_in[3] => Mux5.IN16
hex_in[3] => Mux4.IN16
hex_in[3] => Mux3.IN16
hex_in[3] => Mux2.IN16
hex_in[3] => Mux1.IN16
hex_in[3] => Mux0.IN16
seg_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|test_spi_de0|hex27seg:hex1
hex_in[0] => Mux6.IN19
hex_in[0] => Mux5.IN19
hex_in[0] => Mux4.IN19
hex_in[0] => Mux3.IN19
hex_in[0] => Mux2.IN19
hex_in[0] => Mux1.IN19
hex_in[0] => Mux0.IN19
hex_in[1] => Mux6.IN18
hex_in[1] => Mux5.IN18
hex_in[1] => Mux4.IN18
hex_in[1] => Mux3.IN18
hex_in[1] => Mux2.IN18
hex_in[1] => Mux1.IN18
hex_in[1] => Mux0.IN18
hex_in[2] => Mux6.IN17
hex_in[2] => Mux5.IN17
hex_in[2] => Mux4.IN17
hex_in[2] => Mux3.IN17
hex_in[2] => Mux2.IN17
hex_in[2] => Mux1.IN17
hex_in[2] => Mux0.IN17
hex_in[3] => Mux6.IN16
hex_in[3] => Mux5.IN16
hex_in[3] => Mux4.IN16
hex_in[3] => Mux3.IN16
hex_in[3] => Mux2.IN16
hex_in[3] => Mux1.IN16
hex_in[3] => Mux0.IN16
seg_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|test_spi_de0|hex27seg:hex2
hex_in[0] => Mux6.IN19
hex_in[0] => Mux5.IN19
hex_in[0] => Mux4.IN19
hex_in[0] => Mux3.IN19
hex_in[0] => Mux2.IN19
hex_in[0] => Mux1.IN19
hex_in[0] => Mux0.IN19
hex_in[1] => Mux6.IN18
hex_in[1] => Mux5.IN18
hex_in[1] => Mux4.IN18
hex_in[1] => Mux3.IN18
hex_in[1] => Mux2.IN18
hex_in[1] => Mux1.IN18
hex_in[1] => Mux0.IN18
hex_in[2] => Mux6.IN17
hex_in[2] => Mux5.IN17
hex_in[2] => Mux4.IN17
hex_in[2] => Mux3.IN17
hex_in[2] => Mux2.IN17
hex_in[2] => Mux1.IN17
hex_in[2] => Mux0.IN17
hex_in[3] => Mux6.IN16
hex_in[3] => Mux5.IN16
hex_in[3] => Mux4.IN16
hex_in[3] => Mux3.IN16
hex_in[3] => Mux2.IN16
hex_in[3] => Mux1.IN16
hex_in[3] => Mux0.IN16
seg_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|test_spi_de0|hex27seg:hex3
hex_in[0] => Mux6.IN19
hex_in[0] => Mux5.IN19
hex_in[0] => Mux4.IN19
hex_in[0] => Mux3.IN19
hex_in[0] => Mux2.IN19
hex_in[0] => Mux1.IN19
hex_in[0] => Mux0.IN19
hex_in[1] => Mux6.IN18
hex_in[1] => Mux5.IN18
hex_in[1] => Mux4.IN18
hex_in[1] => Mux3.IN18
hex_in[1] => Mux2.IN18
hex_in[1] => Mux1.IN18
hex_in[1] => Mux0.IN18
hex_in[2] => Mux6.IN17
hex_in[2] => Mux5.IN17
hex_in[2] => Mux4.IN17
hex_in[2] => Mux3.IN17
hex_in[2] => Mux2.IN17
hex_in[2] => Mux1.IN17
hex_in[2] => Mux0.IN17
hex_in[3] => Mux6.IN16
hex_in[3] => Mux5.IN16
hex_in[3] => Mux4.IN16
hex_in[3] => Mux3.IN16
hex_in[3] => Mux2.IN16
hex_in[3] => Mux1.IN16
hex_in[3] => Mux0.IN16
seg_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|test_spi_de0|rebot_elim:RE
Sn => comb~1.IN0
Sn => Q~0.IN0
Sn => comb~0.IN0
Rn => Q~0.IN1
Q <= Q$latch.DB_MAX_OUTPUT_PORT_TYPE


