$date
	Sun Oct 23 09:13:20 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#420050
b10111 &
b10111 %
1$
b10111 !
1"
#420051
0"
#420054
b1000110 &
b1000110 %
#420058
b100011 &
b100011 %
#420062
b1101010 &
b1101010 %
#420066
b110101 &
b110101 %
#420070
b10100000 &
b10100000 %
#420074
b1010000 &
b1010000 %
#420078
b101000 &
b101000 %
#420082
b10100 &
b10100 %
#420086
b1010 &
b1010 %
#420090
b101 &
b101 %
#420094
b10000 &
b10000 %
#420098
b1000 &
b1000 %
#420102
b100 &
b100 %
#420106
b10 &
b10 %
#420110
b1 &
1#
b1 %
#420114
b0 &
b0 %
0#
0$
#1415854
b1000 &
b1000 %
1$
b1000 !
1"
#1415855
0"
#1415858
b100 &
b100 %
#1415862
b10 &
b10 %
#1415866
b1 &
b1 %
1#
#1415870
b0 &
0#
b0 %
0$
#2402763
b111 !
1"
#2402766
b111 &
b111 %
1$
#2402767
0"
#2402770
b10110 &
b10110 %
#2402774
b1011 &
b1011 %
#2402778
b100010 &
b100010 %
#2402782
b10001 &
b10001 %
#2402786
b110100 &
b110100 %
#2402790
b11010 &
b11010 %
#2402794
b1101 &
b1101 %
#2402798
b101000 &
b101000 %
#2402802
b10100 &
b10100 %
#2402806
b1010 &
b1010 %
#2402810
b101 &
b101 %
#2402814
b10000 &
b10000 %
#2402818
b1000 &
b1000 %
#2402822
b100 &
b100 %
#2402826
b10 &
b10 %
#2402830
b1 &
1#
b1 %
#2402834
b0 &
b0 %
0#
0$
#4500012
