{"top":"global.resnet88",
"namespaces":{
  "global":{
    "modules":{
      "aff__U1011":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1019":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1020":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1021":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1012":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1014":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U1016":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1018":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1f16"]}
          },
          "mul_d0__U1013":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1015":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1017":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1013.out","add_all__U1019.in0"],
          ["mul_d1__U1015.out","add_all__U1019.in1"],
          ["add_all__U1020.in0","add_all__U1019.out"],
          ["mul_d2__U1017.out","add_all__U1020.in1"],
          ["add_all__U1021.in0","add_all__U1020.out"],
          ["const_term_U1018.out","add_all__U1021.in1"],
          ["self.out","add_all__U1021.out"],
          ["mul_d0__U1013.in0","coeff_0_U1012.out"],
          ["mul_d1__U1015.in0","coeff_1_U1014.out"],
          ["mul_d2__U1017.in0","coeff_2_U1016.out"],
          ["self.d.0","mul_d0__U1013.in1"],
          ["self.d.1","mul_d1__U1015.in1"],
          ["self.d.2","mul_d2__U1017.in1"]
        ]
      },
      "aff__U1037":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1045":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1046":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1047":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1038":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1040":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U1042":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1044":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1f16"]}
          },
          "mul_d0__U1039":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1041":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1043":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1039.out","add_all__U1045.in0"],
          ["mul_d1__U1041.out","add_all__U1045.in1"],
          ["add_all__U1046.in0","add_all__U1045.out"],
          ["mul_d2__U1043.out","add_all__U1046.in1"],
          ["add_all__U1047.in0","add_all__U1046.out"],
          ["const_term_U1044.out","add_all__U1047.in1"],
          ["self.out","add_all__U1047.out"],
          ["mul_d0__U1039.in0","coeff_0_U1038.out"],
          ["mul_d1__U1041.in0","coeff_1_U1040.out"],
          ["mul_d2__U1043.in0","coeff_2_U1042.out"],
          ["self.d.0","mul_d0__U1039.in1"],
          ["self.d.1","mul_d1__U1041.in1"],
          ["self.d.2","mul_d2__U1043.in1"]
        ]
      },
      "aff__U1063":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1071":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1072":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1073":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1064":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1066":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U1068":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1070":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1f16"]}
          },
          "mul_d0__U1065":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1067":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1069":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1065.out","add_all__U1071.in0"],
          ["mul_d1__U1067.out","add_all__U1071.in1"],
          ["add_all__U1072.in0","add_all__U1071.out"],
          ["mul_d2__U1069.out","add_all__U1072.in1"],
          ["add_all__U1073.in0","add_all__U1072.out"],
          ["const_term_U1070.out","add_all__U1073.in1"],
          ["self.out","add_all__U1073.out"],
          ["mul_d0__U1065.in0","coeff_0_U1064.out"],
          ["mul_d1__U1067.in0","coeff_1_U1066.out"],
          ["mul_d2__U1069.in0","coeff_2_U1068.out"],
          ["self.d.0","mul_d0__U1065.in1"],
          ["self.d.1","mul_d1__U1067.in1"],
          ["self.d.2","mul_d2__U1069.in1"]
        ]
      },
      "aff__U1089":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1097":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1098":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1099":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1090":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1092":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U1094":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1096":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1f16"]}
          },
          "mul_d0__U1091":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1093":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1095":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1091.out","add_all__U1097.in0"],
          ["mul_d1__U1093.out","add_all__U1097.in1"],
          ["add_all__U1098.in0","add_all__U1097.out"],
          ["mul_d2__U1095.out","add_all__U1098.in1"],
          ["add_all__U1099.in0","add_all__U1098.out"],
          ["const_term_U1096.out","add_all__U1099.in1"],
          ["self.out","add_all__U1099.out"],
          ["mul_d0__U1091.in0","coeff_0_U1090.out"],
          ["mul_d1__U1093.in0","coeff_1_U1092.out"],
          ["mul_d2__U1095.in0","coeff_2_U1094.out"],
          ["self.d.0","mul_d0__U1091.in1"],
          ["self.d.1","mul_d1__U1093.in1"],
          ["self.d.2","mul_d2__U1095.in1"]
        ]
      },
      "aff__U1162":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1174":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1175":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1176":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1177":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1178":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1163":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1165":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1167":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1169":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U1171":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1173":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1164":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1166":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1168":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1170":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1172":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1164.out","add_all__U1174.in0"],
          ["mul_d1__U1166.out","add_all__U1174.in1"],
          ["add_all__U1175.in0","add_all__U1174.out"],
          ["mul_d2__U1168.out","add_all__U1175.in1"],
          ["add_all__U1176.in0","add_all__U1175.out"],
          ["mul_d3__U1170.out","add_all__U1176.in1"],
          ["add_all__U1177.in0","add_all__U1176.out"],
          ["mul_d4__U1172.out","add_all__U1177.in1"],
          ["add_all__U1178.in0","add_all__U1177.out"],
          ["const_term_U1173.out","add_all__U1178.in1"],
          ["self.out","add_all__U1178.out"],
          ["mul_d0__U1164.in0","coeff_0_U1163.out"],
          ["mul_d1__U1166.in0","coeff_1_U1165.out"],
          ["mul_d2__U1168.in0","coeff_2_U1167.out"],
          ["mul_d3__U1170.in0","coeff_3_U1169.out"],
          ["mul_d4__U1172.in0","coeff_4_U1171.out"],
          ["self.d.0","mul_d0__U1164.in1"],
          ["self.d.1","mul_d1__U1166.in1"],
          ["self.d.2","mul_d2__U1168.in1"],
          ["self.d.3","mul_d3__U1170.in1"],
          ["self.d.4","mul_d4__U1172.in1"]
        ]
      },
      "aff__U1180":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1192":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1193":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1194":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1195":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1196":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1181":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1183":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1185":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1187":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U1189":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1191":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1182":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1184":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1186":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1188":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1190":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1182.out","add_all__U1192.in0"],
          ["mul_d1__U1184.out","add_all__U1192.in1"],
          ["add_all__U1193.in0","add_all__U1192.out"],
          ["mul_d2__U1186.out","add_all__U1193.in1"],
          ["add_all__U1194.in0","add_all__U1193.out"],
          ["mul_d3__U1188.out","add_all__U1194.in1"],
          ["add_all__U1195.in0","add_all__U1194.out"],
          ["mul_d4__U1190.out","add_all__U1195.in1"],
          ["add_all__U1196.in0","add_all__U1195.out"],
          ["const_term_U1191.out","add_all__U1196.in1"],
          ["self.out","add_all__U1196.out"],
          ["mul_d0__U1182.in0","coeff_0_U1181.out"],
          ["mul_d1__U1184.in0","coeff_1_U1183.out"],
          ["mul_d2__U1186.in0","coeff_2_U1185.out"],
          ["mul_d3__U1188.in0","coeff_3_U1187.out"],
          ["mul_d4__U1190.in0","coeff_4_U1189.out"],
          ["self.d.0","mul_d0__U1182.in1"],
          ["self.d.1","mul_d1__U1184.in1"],
          ["self.d.2","mul_d2__U1186.in1"],
          ["self.d.3","mul_d3__U1188.in1"],
          ["self.d.4","mul_d4__U1190.in1"]
        ]
      },
      "aff__U1198":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1210":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1211":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1212":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1213":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1214":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1199":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1201":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1203":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1205":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U1207":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1209":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1200":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1202":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1204":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1206":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1208":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1200.out","add_all__U1210.in0"],
          ["mul_d1__U1202.out","add_all__U1210.in1"],
          ["add_all__U1211.in0","add_all__U1210.out"],
          ["mul_d2__U1204.out","add_all__U1211.in1"],
          ["add_all__U1212.in0","add_all__U1211.out"],
          ["mul_d3__U1206.out","add_all__U1212.in1"],
          ["add_all__U1213.in0","add_all__U1212.out"],
          ["mul_d4__U1208.out","add_all__U1213.in1"],
          ["add_all__U1214.in0","add_all__U1213.out"],
          ["const_term_U1209.out","add_all__U1214.in1"],
          ["self.out","add_all__U1214.out"],
          ["mul_d0__U1200.in0","coeff_0_U1199.out"],
          ["mul_d1__U1202.in0","coeff_1_U1201.out"],
          ["mul_d2__U1204.in0","coeff_2_U1203.out"],
          ["mul_d3__U1206.in0","coeff_3_U1205.out"],
          ["mul_d4__U1208.in0","coeff_4_U1207.out"],
          ["self.d.0","mul_d0__U1200.in1"],
          ["self.d.1","mul_d1__U1202.in1"],
          ["self.d.2","mul_d2__U1204.in1"],
          ["self.d.3","mul_d3__U1206.in1"],
          ["self.d.4","mul_d4__U1208.in1"]
        ]
      },
      "aff__U1216":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1228":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1229":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1230":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1231":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1232":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1217":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1219":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1221":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1223":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U1225":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1227":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1218":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1220":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1222":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1224":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1226":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1218.out","add_all__U1228.in0"],
          ["mul_d1__U1220.out","add_all__U1228.in1"],
          ["add_all__U1229.in0","add_all__U1228.out"],
          ["mul_d2__U1222.out","add_all__U1229.in1"],
          ["add_all__U1230.in0","add_all__U1229.out"],
          ["mul_d3__U1224.out","add_all__U1230.in1"],
          ["add_all__U1231.in0","add_all__U1230.out"],
          ["mul_d4__U1226.out","add_all__U1231.in1"],
          ["add_all__U1232.in0","add_all__U1231.out"],
          ["const_term_U1227.out","add_all__U1232.in1"],
          ["self.out","add_all__U1232.out"],
          ["mul_d0__U1218.in0","coeff_0_U1217.out"],
          ["mul_d1__U1220.in0","coeff_1_U1219.out"],
          ["mul_d2__U1222.in0","coeff_2_U1221.out"],
          ["mul_d3__U1224.in0","coeff_3_U1223.out"],
          ["mul_d4__U1226.in0","coeff_4_U1225.out"],
          ["self.d.0","mul_d0__U1218.in1"],
          ["self.d.1","mul_d1__U1220.in1"],
          ["self.d.2","mul_d2__U1222.in1"],
          ["self.d.3","mul_d3__U1224.in1"],
          ["self.d.4","mul_d4__U1226.in1"]
        ]
      },
      "aff__U1234":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1246":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1247":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1248":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1249":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1250":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1235":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1237":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1239":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1241":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U1243":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1245":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1236":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1238":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1240":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1242":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1244":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1236.out","add_all__U1246.in0"],
          ["mul_d1__U1238.out","add_all__U1246.in1"],
          ["add_all__U1247.in0","add_all__U1246.out"],
          ["mul_d2__U1240.out","add_all__U1247.in1"],
          ["add_all__U1248.in0","add_all__U1247.out"],
          ["mul_d3__U1242.out","add_all__U1248.in1"],
          ["add_all__U1249.in0","add_all__U1248.out"],
          ["mul_d4__U1244.out","add_all__U1249.in1"],
          ["add_all__U1250.in0","add_all__U1249.out"],
          ["const_term_U1245.out","add_all__U1250.in1"],
          ["self.out","add_all__U1250.out"],
          ["mul_d0__U1236.in0","coeff_0_U1235.out"],
          ["mul_d1__U1238.in0","coeff_1_U1237.out"],
          ["mul_d2__U1240.in0","coeff_2_U1239.out"],
          ["mul_d3__U1242.in0","coeff_3_U1241.out"],
          ["mul_d4__U1244.in0","coeff_4_U1243.out"],
          ["self.d.0","mul_d0__U1236.in1"],
          ["self.d.1","mul_d1__U1238.in1"],
          ["self.d.2","mul_d2__U1240.in1"],
          ["self.d.3","mul_d3__U1242.in1"],
          ["self.d.4","mul_d4__U1244.in1"]
        ]
      },
      "aff__U1252":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1264":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1265":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1266":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1267":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1268":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1253":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1255":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1257":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1259":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U1261":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1263":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1254":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1256":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1258":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1260":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1262":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1254.out","add_all__U1264.in0"],
          ["mul_d1__U1256.out","add_all__U1264.in1"],
          ["add_all__U1265.in0","add_all__U1264.out"],
          ["mul_d2__U1258.out","add_all__U1265.in1"],
          ["add_all__U1266.in0","add_all__U1265.out"],
          ["mul_d3__U1260.out","add_all__U1266.in1"],
          ["add_all__U1267.in0","add_all__U1266.out"],
          ["mul_d4__U1262.out","add_all__U1267.in1"],
          ["add_all__U1268.in0","add_all__U1267.out"],
          ["const_term_U1263.out","add_all__U1268.in1"],
          ["self.out","add_all__U1268.out"],
          ["mul_d0__U1254.in0","coeff_0_U1253.out"],
          ["mul_d1__U1256.in0","coeff_1_U1255.out"],
          ["mul_d2__U1258.in0","coeff_2_U1257.out"],
          ["mul_d3__U1260.in0","coeff_3_U1259.out"],
          ["mul_d4__U1262.in0","coeff_4_U1261.out"],
          ["self.d.0","mul_d0__U1254.in1"],
          ["self.d.1","mul_d1__U1256.in1"],
          ["self.d.2","mul_d2__U1258.in1"],
          ["self.d.3","mul_d3__U1260.in1"],
          ["self.d.4","mul_d4__U1262.in1"]
        ]
      },
      "aff__U1270":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1282":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1283":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1284":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1285":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1286":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1271":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1273":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1275":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1277":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U1279":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1281":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1272":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1274":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1276":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1278":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1280":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1272.out","add_all__U1282.in0"],
          ["mul_d1__U1274.out","add_all__U1282.in1"],
          ["add_all__U1283.in0","add_all__U1282.out"],
          ["mul_d2__U1276.out","add_all__U1283.in1"],
          ["add_all__U1284.in0","add_all__U1283.out"],
          ["mul_d3__U1278.out","add_all__U1284.in1"],
          ["add_all__U1285.in0","add_all__U1284.out"],
          ["mul_d4__U1280.out","add_all__U1285.in1"],
          ["add_all__U1286.in0","add_all__U1285.out"],
          ["const_term_U1281.out","add_all__U1286.in1"],
          ["self.out","add_all__U1286.out"],
          ["mul_d0__U1272.in0","coeff_0_U1271.out"],
          ["mul_d1__U1274.in0","coeff_1_U1273.out"],
          ["mul_d2__U1276.in0","coeff_2_U1275.out"],
          ["mul_d3__U1278.in0","coeff_3_U1277.out"],
          ["mul_d4__U1280.in0","coeff_4_U1279.out"],
          ["self.d.0","mul_d0__U1272.in1"],
          ["self.d.1","mul_d1__U1274.in1"],
          ["self.d.2","mul_d2__U1276.in1"],
          ["self.d.3","mul_d3__U1278.in1"],
          ["self.d.4","mul_d4__U1280.in1"]
        ]
      },
      "aff__U1288":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1300":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1301":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1302":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1303":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1304":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1289":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1291":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1293":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1295":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U1297":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1299":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1290":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1292":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1294":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1296":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1298":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1290.out","add_all__U1300.in0"],
          ["mul_d1__U1292.out","add_all__U1300.in1"],
          ["add_all__U1301.in0","add_all__U1300.out"],
          ["mul_d2__U1294.out","add_all__U1301.in1"],
          ["add_all__U1302.in0","add_all__U1301.out"],
          ["mul_d3__U1296.out","add_all__U1302.in1"],
          ["add_all__U1303.in0","add_all__U1302.out"],
          ["mul_d4__U1298.out","add_all__U1303.in1"],
          ["add_all__U1304.in0","add_all__U1303.out"],
          ["const_term_U1299.out","add_all__U1304.in1"],
          ["self.out","add_all__U1304.out"],
          ["mul_d0__U1290.in0","coeff_0_U1289.out"],
          ["mul_d1__U1292.in0","coeff_1_U1291.out"],
          ["mul_d2__U1294.in0","coeff_2_U1293.out"],
          ["mul_d3__U1296.in0","coeff_3_U1295.out"],
          ["mul_d4__U1298.in0","coeff_4_U1297.out"],
          ["self.d.0","mul_d0__U1290.in1"],
          ["self.d.1","mul_d1__U1292.in1"],
          ["self.d.2","mul_d2__U1294.in1"],
          ["self.d.3","mul_d3__U1296.in1"],
          ["self.d.4","mul_d4__U1298.in1"]
        ]
      },
      "aff__U1306":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1318":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1319":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1320":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1321":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1322":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1307":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1309":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1311":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1313":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U1315":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1317":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1308":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1310":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1312":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1314":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1316":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1308.out","add_all__U1318.in0"],
          ["mul_d1__U1310.out","add_all__U1318.in1"],
          ["add_all__U1319.in0","add_all__U1318.out"],
          ["mul_d2__U1312.out","add_all__U1319.in1"],
          ["add_all__U1320.in0","add_all__U1319.out"],
          ["mul_d3__U1314.out","add_all__U1320.in1"],
          ["add_all__U1321.in0","add_all__U1320.out"],
          ["mul_d4__U1316.out","add_all__U1321.in1"],
          ["add_all__U1322.in0","add_all__U1321.out"],
          ["const_term_U1317.out","add_all__U1322.in1"],
          ["self.out","add_all__U1322.out"],
          ["mul_d0__U1308.in0","coeff_0_U1307.out"],
          ["mul_d1__U1310.in0","coeff_1_U1309.out"],
          ["mul_d2__U1312.in0","coeff_2_U1311.out"],
          ["mul_d3__U1314.in0","coeff_3_U1313.out"],
          ["mul_d4__U1316.in0","coeff_4_U1315.out"],
          ["self.d.0","mul_d0__U1308.in1"],
          ["self.d.1","mul_d1__U1310.in1"],
          ["self.d.2","mul_d2__U1312.in1"],
          ["self.d.3","mul_d3__U1314.in1"],
          ["self.d.4","mul_d4__U1316.in1"]
        ]
      },
      "aff__U1324":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1336":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1337":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1338":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1339":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1340":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1325":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1327":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1329":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1331":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U1333":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1335":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1326":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1328":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1330":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1332":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1334":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1326.out","add_all__U1336.in0"],
          ["mul_d1__U1328.out","add_all__U1336.in1"],
          ["add_all__U1337.in0","add_all__U1336.out"],
          ["mul_d2__U1330.out","add_all__U1337.in1"],
          ["add_all__U1338.in0","add_all__U1337.out"],
          ["mul_d3__U1332.out","add_all__U1338.in1"],
          ["add_all__U1339.in0","add_all__U1338.out"],
          ["mul_d4__U1334.out","add_all__U1339.in1"],
          ["add_all__U1340.in0","add_all__U1339.out"],
          ["const_term_U1335.out","add_all__U1340.in1"],
          ["self.out","add_all__U1340.out"],
          ["mul_d0__U1326.in0","coeff_0_U1325.out"],
          ["mul_d1__U1328.in0","coeff_1_U1327.out"],
          ["mul_d2__U1330.in0","coeff_2_U1329.out"],
          ["mul_d3__U1332.in0","coeff_3_U1331.out"],
          ["mul_d4__U1334.in0","coeff_4_U1333.out"],
          ["self.d.0","mul_d0__U1326.in1"],
          ["self.d.1","mul_d1__U1328.in1"],
          ["self.d.2","mul_d2__U1330.in1"],
          ["self.d.3","mul_d3__U1332.in1"],
          ["self.d.4","mul_d4__U1334.in1"]
        ]
      },
      "aff__U1342":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1354":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1355":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1356":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1357":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1358":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1343":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1345":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1347":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1349":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U1351":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1353":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1344":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1346":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1348":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1350":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1352":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1344.out","add_all__U1354.in0"],
          ["mul_d1__U1346.out","add_all__U1354.in1"],
          ["add_all__U1355.in0","add_all__U1354.out"],
          ["mul_d2__U1348.out","add_all__U1355.in1"],
          ["add_all__U1356.in0","add_all__U1355.out"],
          ["mul_d3__U1350.out","add_all__U1356.in1"],
          ["add_all__U1357.in0","add_all__U1356.out"],
          ["mul_d4__U1352.out","add_all__U1357.in1"],
          ["add_all__U1358.in0","add_all__U1357.out"],
          ["const_term_U1353.out","add_all__U1358.in1"],
          ["self.out","add_all__U1358.out"],
          ["mul_d0__U1344.in0","coeff_0_U1343.out"],
          ["mul_d1__U1346.in0","coeff_1_U1345.out"],
          ["mul_d2__U1348.in0","coeff_2_U1347.out"],
          ["mul_d3__U1350.in0","coeff_3_U1349.out"],
          ["mul_d4__U1352.in0","coeff_4_U1351.out"],
          ["self.d.0","mul_d0__U1344.in1"],
          ["self.d.1","mul_d1__U1346.in1"],
          ["self.d.2","mul_d2__U1348.in1"],
          ["self.d.3","mul_d3__U1350.in1"],
          ["self.d.4","mul_d4__U1352.in1"]
        ]
      },
      "aff__U1360":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1372":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1373":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1374":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1375":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1376":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1361":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1363":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1365":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1367":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U1369":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1371":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1362":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1364":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1366":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1368":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1370":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1362.out","add_all__U1372.in0"],
          ["mul_d1__U1364.out","add_all__U1372.in1"],
          ["add_all__U1373.in0","add_all__U1372.out"],
          ["mul_d2__U1366.out","add_all__U1373.in1"],
          ["add_all__U1374.in0","add_all__U1373.out"],
          ["mul_d3__U1368.out","add_all__U1374.in1"],
          ["add_all__U1375.in0","add_all__U1374.out"],
          ["mul_d4__U1370.out","add_all__U1375.in1"],
          ["add_all__U1376.in0","add_all__U1375.out"],
          ["const_term_U1371.out","add_all__U1376.in1"],
          ["self.out","add_all__U1376.out"],
          ["mul_d0__U1362.in0","coeff_0_U1361.out"],
          ["mul_d1__U1364.in0","coeff_1_U1363.out"],
          ["mul_d2__U1366.in0","coeff_2_U1365.out"],
          ["mul_d3__U1368.in0","coeff_3_U1367.out"],
          ["mul_d4__U1370.in0","coeff_4_U1369.out"],
          ["self.d.0","mul_d0__U1362.in1"],
          ["self.d.1","mul_d1__U1364.in1"],
          ["self.d.2","mul_d2__U1366.in1"],
          ["self.d.3","mul_d3__U1368.in1"],
          ["self.d.4","mul_d4__U1370.in1"]
        ]
      },
      "aff__U1378":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1390":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1391":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1392":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1393":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1394":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1379":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1381":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1383":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1385":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U1387":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1389":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1380":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1382":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1384":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1386":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1388":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1380.out","add_all__U1390.in0"],
          ["mul_d1__U1382.out","add_all__U1390.in1"],
          ["add_all__U1391.in0","add_all__U1390.out"],
          ["mul_d2__U1384.out","add_all__U1391.in1"],
          ["add_all__U1392.in0","add_all__U1391.out"],
          ["mul_d3__U1386.out","add_all__U1392.in1"],
          ["add_all__U1393.in0","add_all__U1392.out"],
          ["mul_d4__U1388.out","add_all__U1393.in1"],
          ["add_all__U1394.in0","add_all__U1393.out"],
          ["const_term_U1389.out","add_all__U1394.in1"],
          ["self.out","add_all__U1394.out"],
          ["mul_d0__U1380.in0","coeff_0_U1379.out"],
          ["mul_d1__U1382.in0","coeff_1_U1381.out"],
          ["mul_d2__U1384.in0","coeff_2_U1383.out"],
          ["mul_d3__U1386.in0","coeff_3_U1385.out"],
          ["mul_d4__U1388.in0","coeff_4_U1387.out"],
          ["self.d.0","mul_d0__U1380.in1"],
          ["self.d.1","mul_d1__U1382.in1"],
          ["self.d.2","mul_d2__U1384.in1"],
          ["self.d.3","mul_d3__U1386.in1"],
          ["self.d.4","mul_d4__U1388.in1"]
        ]
      },
      "aff__U1396":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1408":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1409":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1410":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1411":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1412":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1397":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1399":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1401":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1403":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U1405":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1407":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1398":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1400":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1402":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1404":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1406":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1398.out","add_all__U1408.in0"],
          ["mul_d1__U1400.out","add_all__U1408.in1"],
          ["add_all__U1409.in0","add_all__U1408.out"],
          ["mul_d2__U1402.out","add_all__U1409.in1"],
          ["add_all__U1410.in0","add_all__U1409.out"],
          ["mul_d3__U1404.out","add_all__U1410.in1"],
          ["add_all__U1411.in0","add_all__U1410.out"],
          ["mul_d4__U1406.out","add_all__U1411.in1"],
          ["add_all__U1412.in0","add_all__U1411.out"],
          ["const_term_U1407.out","add_all__U1412.in1"],
          ["self.out","add_all__U1412.out"],
          ["mul_d0__U1398.in0","coeff_0_U1397.out"],
          ["mul_d1__U1400.in0","coeff_1_U1399.out"],
          ["mul_d2__U1402.in0","coeff_2_U1401.out"],
          ["mul_d3__U1404.in0","coeff_3_U1403.out"],
          ["mul_d4__U1406.in0","coeff_4_U1405.out"],
          ["self.d.0","mul_d0__U1398.in1"],
          ["self.d.1","mul_d1__U1400.in1"],
          ["self.d.2","mul_d2__U1402.in1"],
          ["self.d.3","mul_d3__U1404.in1"],
          ["self.d.4","mul_d4__U1406.in1"]
        ]
      },
      "aff__U140":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U148":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U149":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U150":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U141":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U143":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_2_U145":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U147":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U142":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U144":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U146":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U142.out","add_all__U148.in0"],
          ["mul_d1__U144.out","add_all__U148.in1"],
          ["add_all__U149.in0","add_all__U148.out"],
          ["mul_d2__U146.out","add_all__U149.in1"],
          ["add_all__U150.in0","add_all__U149.out"],
          ["const_term_U147.out","add_all__U150.in1"],
          ["self.out","add_all__U150.out"],
          ["mul_d0__U142.in0","coeff_0_U141.out"],
          ["mul_d1__U144.in0","coeff_1_U143.out"],
          ["mul_d2__U146.in0","coeff_2_U145.out"],
          ["self.d.0","mul_d0__U142.in1"],
          ["self.d.1","mul_d1__U144.in1"],
          ["self.d.2","mul_d2__U146.in1"]
        ]
      },
      "aff__U1414":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1426":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1427":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1428":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1429":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1430":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1415":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1417":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1419":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1421":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U1423":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1425":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1416":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1418":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1420":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1422":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1424":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1416.out","add_all__U1426.in0"],
          ["mul_d1__U1418.out","add_all__U1426.in1"],
          ["add_all__U1427.in0","add_all__U1426.out"],
          ["mul_d2__U1420.out","add_all__U1427.in1"],
          ["add_all__U1428.in0","add_all__U1427.out"],
          ["mul_d3__U1422.out","add_all__U1428.in1"],
          ["add_all__U1429.in0","add_all__U1428.out"],
          ["mul_d4__U1424.out","add_all__U1429.in1"],
          ["add_all__U1430.in0","add_all__U1429.out"],
          ["const_term_U1425.out","add_all__U1430.in1"],
          ["self.out","add_all__U1430.out"],
          ["mul_d0__U1416.in0","coeff_0_U1415.out"],
          ["mul_d1__U1418.in0","coeff_1_U1417.out"],
          ["mul_d2__U1420.in0","coeff_2_U1419.out"],
          ["mul_d3__U1422.in0","coeff_3_U1421.out"],
          ["mul_d4__U1424.in0","coeff_4_U1423.out"],
          ["self.d.0","mul_d0__U1416.in1"],
          ["self.d.1","mul_d1__U1418.in1"],
          ["self.d.2","mul_d2__U1420.in1"],
          ["self.d.3","mul_d3__U1422.in1"],
          ["self.d.4","mul_d4__U1424.in1"]
        ]
      },
      "aff__U1432":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1444":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1445":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1446":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1447":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1448":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1433":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1435":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1437":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1439":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U1441":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1443":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1434":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1436":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1438":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1440":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1442":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1434.out","add_all__U1444.in0"],
          ["mul_d1__U1436.out","add_all__U1444.in1"],
          ["add_all__U1445.in0","add_all__U1444.out"],
          ["mul_d2__U1438.out","add_all__U1445.in1"],
          ["add_all__U1446.in0","add_all__U1445.out"],
          ["mul_d3__U1440.out","add_all__U1446.in1"],
          ["add_all__U1447.in0","add_all__U1446.out"],
          ["mul_d4__U1442.out","add_all__U1447.in1"],
          ["add_all__U1448.in0","add_all__U1447.out"],
          ["const_term_U1443.out","add_all__U1448.in1"],
          ["self.out","add_all__U1448.out"],
          ["mul_d0__U1434.in0","coeff_0_U1433.out"],
          ["mul_d1__U1436.in0","coeff_1_U1435.out"],
          ["mul_d2__U1438.in0","coeff_2_U1437.out"],
          ["mul_d3__U1440.in0","coeff_3_U1439.out"],
          ["mul_d4__U1442.in0","coeff_4_U1441.out"],
          ["self.d.0","mul_d0__U1434.in1"],
          ["self.d.1","mul_d1__U1436.in1"],
          ["self.d.2","mul_d2__U1438.in1"],
          ["self.d.3","mul_d3__U1440.in1"],
          ["self.d.4","mul_d4__U1442.in1"]
        ]
      },
      "aff__U1450":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1458":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1459":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1460":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1451":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1453":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U1455":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1457":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1452":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1454":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1456":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1452.out","add_all__U1458.in0"],
          ["mul_d1__U1454.out","add_all__U1458.in1"],
          ["add_all__U1459.in0","add_all__U1458.out"],
          ["mul_d2__U1456.out","add_all__U1459.in1"],
          ["add_all__U1460.in0","add_all__U1459.out"],
          ["const_term_U1457.out","add_all__U1460.in1"],
          ["self.out","add_all__U1460.out"],
          ["mul_d0__U1452.in0","coeff_0_U1451.out"],
          ["mul_d1__U1454.in0","coeff_1_U1453.out"],
          ["mul_d2__U1456.in0","coeff_2_U1455.out"],
          ["self.d.0","mul_d0__U1452.in1"],
          ["self.d.1","mul_d1__U1454.in1"],
          ["self.d.2","mul_d2__U1456.in1"]
        ]
      },
      "aff__U1462":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1470":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1471":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1472":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1463":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1465":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U1467":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1469":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1464":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1466":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1468":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1464.out","add_all__U1470.in0"],
          ["mul_d1__U1466.out","add_all__U1470.in1"],
          ["add_all__U1471.in0","add_all__U1470.out"],
          ["mul_d2__U1468.out","add_all__U1471.in1"],
          ["add_all__U1472.in0","add_all__U1471.out"],
          ["const_term_U1469.out","add_all__U1472.in1"],
          ["self.out","add_all__U1472.out"],
          ["mul_d0__U1464.in0","coeff_0_U1463.out"],
          ["mul_d1__U1466.in0","coeff_1_U1465.out"],
          ["mul_d2__U1468.in0","coeff_2_U1467.out"],
          ["self.d.0","mul_d0__U1464.in1"],
          ["self.d.1","mul_d1__U1466.in1"],
          ["self.d.2","mul_d2__U1468.in1"]
        ]
      },
      "aff__U1474":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1482":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1483":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1484":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1475":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1477":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U1479":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1481":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1476":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1478":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1480":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1476.out","add_all__U1482.in0"],
          ["mul_d1__U1478.out","add_all__U1482.in1"],
          ["add_all__U1483.in0","add_all__U1482.out"],
          ["mul_d2__U1480.out","add_all__U1483.in1"],
          ["add_all__U1484.in0","add_all__U1483.out"],
          ["const_term_U1481.out","add_all__U1484.in1"],
          ["self.out","add_all__U1484.out"],
          ["mul_d0__U1476.in0","coeff_0_U1475.out"],
          ["mul_d1__U1478.in0","coeff_1_U1477.out"],
          ["mul_d2__U1480.in0","coeff_2_U1479.out"],
          ["self.d.0","mul_d0__U1476.in1"],
          ["self.d.1","mul_d1__U1478.in1"],
          ["self.d.2","mul_d2__U1480.in1"]
        ]
      },
      "aff__U1486":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1494":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1495":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1496":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1487":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1489":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U1491":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1493":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1488":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1490":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1492":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1488.out","add_all__U1494.in0"],
          ["mul_d1__U1490.out","add_all__U1494.in1"],
          ["add_all__U1495.in0","add_all__U1494.out"],
          ["mul_d2__U1492.out","add_all__U1495.in1"],
          ["add_all__U1496.in0","add_all__U1495.out"],
          ["const_term_U1493.out","add_all__U1496.in1"],
          ["self.out","add_all__U1496.out"],
          ["mul_d0__U1488.in0","coeff_0_U1487.out"],
          ["mul_d1__U1490.in0","coeff_1_U1489.out"],
          ["mul_d2__U1492.in0","coeff_2_U1491.out"],
          ["self.d.0","mul_d0__U1488.in1"],
          ["self.d.1","mul_d1__U1490.in1"],
          ["self.d.2","mul_d2__U1492.in1"]
        ]
      },
      "aff__U1498":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1506":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1507":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1508":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1499":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1501":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U1503":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1505":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1500":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1502":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1504":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1500.out","add_all__U1506.in0"],
          ["mul_d1__U1502.out","add_all__U1506.in1"],
          ["add_all__U1507.in0","add_all__U1506.out"],
          ["mul_d2__U1504.out","add_all__U1507.in1"],
          ["add_all__U1508.in0","add_all__U1507.out"],
          ["const_term_U1505.out","add_all__U1508.in1"],
          ["self.out","add_all__U1508.out"],
          ["mul_d0__U1500.in0","coeff_0_U1499.out"],
          ["mul_d1__U1502.in0","coeff_1_U1501.out"],
          ["mul_d2__U1504.in0","coeff_2_U1503.out"],
          ["self.d.0","mul_d0__U1500.in1"],
          ["self.d.1","mul_d1__U1502.in1"],
          ["self.d.2","mul_d2__U1504.in1"]
        ]
      },
      "aff__U1510":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1518":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1519":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1520":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1511":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1513":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U1515":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1517":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1512":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1514":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1516":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1512.out","add_all__U1518.in0"],
          ["mul_d1__U1514.out","add_all__U1518.in1"],
          ["add_all__U1519.in0","add_all__U1518.out"],
          ["mul_d2__U1516.out","add_all__U1519.in1"],
          ["add_all__U1520.in0","add_all__U1519.out"],
          ["const_term_U1517.out","add_all__U1520.in1"],
          ["self.out","add_all__U1520.out"],
          ["mul_d0__U1512.in0","coeff_0_U1511.out"],
          ["mul_d1__U1514.in0","coeff_1_U1513.out"],
          ["mul_d2__U1516.in0","coeff_2_U1515.out"],
          ["self.d.0","mul_d0__U1512.in1"],
          ["self.d.1","mul_d1__U1514.in1"],
          ["self.d.2","mul_d2__U1516.in1"]
        ]
      },
      "aff__U1522":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1530":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1531":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1532":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1523":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1525":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U1527":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1529":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1524":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1526":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1528":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1524.out","add_all__U1530.in0"],
          ["mul_d1__U1526.out","add_all__U1530.in1"],
          ["add_all__U1531.in0","add_all__U1530.out"],
          ["mul_d2__U1528.out","add_all__U1531.in1"],
          ["add_all__U1532.in0","add_all__U1531.out"],
          ["const_term_U1529.out","add_all__U1532.in1"],
          ["self.out","add_all__U1532.out"],
          ["mul_d0__U1524.in0","coeff_0_U1523.out"],
          ["mul_d1__U1526.in0","coeff_1_U1525.out"],
          ["mul_d2__U1528.in0","coeff_2_U1527.out"],
          ["self.d.0","mul_d0__U1524.in1"],
          ["self.d.1","mul_d1__U1526.in1"],
          ["self.d.2","mul_d2__U1528.in1"]
        ]
      },
      "aff__U1534":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1542":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1543":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1544":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1535":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1537":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U1539":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1541":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1536":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1538":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1540":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1536.out","add_all__U1542.in0"],
          ["mul_d1__U1538.out","add_all__U1542.in1"],
          ["add_all__U1543.in0","add_all__U1542.out"],
          ["mul_d2__U1540.out","add_all__U1543.in1"],
          ["add_all__U1544.in0","add_all__U1543.out"],
          ["const_term_U1541.out","add_all__U1544.in1"],
          ["self.out","add_all__U1544.out"],
          ["mul_d0__U1536.in0","coeff_0_U1535.out"],
          ["mul_d1__U1538.in0","coeff_1_U1537.out"],
          ["mul_d2__U1540.in0","coeff_2_U1539.out"],
          ["self.d.0","mul_d0__U1536.in1"],
          ["self.d.1","mul_d1__U1538.in1"],
          ["self.d.2","mul_d2__U1540.in1"]
        ]
      },
      "aff__U1571":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1583":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1584":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1585":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1586":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1587":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1572":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1b90"]}
          },
          "coeff_1_U1574":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0930"]}
          },
          "coeff_2_U1576":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0310"]}
          },
          "coeff_3_U1578":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U1580":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1582":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1573":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1575":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1577":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1579":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1581":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1573.out","add_all__U1583.in0"],
          ["mul_d1__U1575.out","add_all__U1583.in1"],
          ["add_all__U1584.in0","add_all__U1583.out"],
          ["mul_d2__U1577.out","add_all__U1584.in1"],
          ["add_all__U1585.in0","add_all__U1584.out"],
          ["mul_d3__U1579.out","add_all__U1585.in1"],
          ["add_all__U1586.in0","add_all__U1585.out"],
          ["mul_d4__U1581.out","add_all__U1586.in1"],
          ["add_all__U1587.in0","add_all__U1586.out"],
          ["const_term_U1582.out","add_all__U1587.in1"],
          ["self.out","add_all__U1587.out"],
          ["mul_d0__U1573.in0","coeff_0_U1572.out"],
          ["mul_d1__U1575.in0","coeff_1_U1574.out"],
          ["mul_d2__U1577.in0","coeff_2_U1576.out"],
          ["mul_d3__U1579.in0","coeff_3_U1578.out"],
          ["mul_d4__U1581.in0","coeff_4_U1580.out"],
          ["self.d.0","mul_d0__U1573.in1"],
          ["self.d.1","mul_d1__U1575.in1"],
          ["self.d.2","mul_d2__U1577.in1"],
          ["self.d.3","mul_d3__U1579.in1"],
          ["self.d.4","mul_d4__U1581.in1"]
        ]
      },
      "aff__U1603":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1615":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1616":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1617":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1618":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1619":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1604":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1606":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1608":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1610":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U1612":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1614":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1605":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1607":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1609":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1611":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1613":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1605.out","add_all__U1615.in0"],
          ["mul_d1__U1607.out","add_all__U1615.in1"],
          ["add_all__U1616.in0","add_all__U1615.out"],
          ["mul_d2__U1609.out","add_all__U1616.in1"],
          ["add_all__U1617.in0","add_all__U1616.out"],
          ["mul_d3__U1611.out","add_all__U1617.in1"],
          ["add_all__U1618.in0","add_all__U1617.out"],
          ["mul_d4__U1613.out","add_all__U1618.in1"],
          ["add_all__U1619.in0","add_all__U1618.out"],
          ["const_term_U1614.out","add_all__U1619.in1"],
          ["self.out","add_all__U1619.out"],
          ["mul_d0__U1605.in0","coeff_0_U1604.out"],
          ["mul_d1__U1607.in0","coeff_1_U1606.out"],
          ["mul_d2__U1609.in0","coeff_2_U1608.out"],
          ["mul_d3__U1611.in0","coeff_3_U1610.out"],
          ["mul_d4__U1613.in0","coeff_4_U1612.out"],
          ["self.d.0","mul_d0__U1605.in1"],
          ["self.d.1","mul_d1__U1607.in1"],
          ["self.d.2","mul_d2__U1609.in1"],
          ["self.d.3","mul_d3__U1611.in1"],
          ["self.d.4","mul_d4__U1613.in1"]
        ]
      },
      "aff__U1622":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1634":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1635":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1636":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1637":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1638":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1623":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1b90"]}
          },
          "coeff_1_U1625":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0930"]}
          },
          "coeff_2_U1627":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0310"]}
          },
          "coeff_3_U1629":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U1631":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1633":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1624":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1626":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1628":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1630":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1632":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1624.out","add_all__U1634.in0"],
          ["mul_d1__U1626.out","add_all__U1634.in1"],
          ["add_all__U1635.in0","add_all__U1634.out"],
          ["mul_d2__U1628.out","add_all__U1635.in1"],
          ["add_all__U1636.in0","add_all__U1635.out"],
          ["mul_d3__U1630.out","add_all__U1636.in1"],
          ["add_all__U1637.in0","add_all__U1636.out"],
          ["mul_d4__U1632.out","add_all__U1637.in1"],
          ["add_all__U1638.in0","add_all__U1637.out"],
          ["const_term_U1633.out","add_all__U1638.in1"],
          ["self.out","add_all__U1638.out"],
          ["mul_d0__U1624.in0","coeff_0_U1623.out"],
          ["mul_d1__U1626.in0","coeff_1_U1625.out"],
          ["mul_d2__U1628.in0","coeff_2_U1627.out"],
          ["mul_d3__U1630.in0","coeff_3_U1629.out"],
          ["mul_d4__U1632.in0","coeff_4_U1631.out"],
          ["self.d.0","mul_d0__U1624.in1"],
          ["self.d.1","mul_d1__U1626.in1"],
          ["self.d.2","mul_d2__U1628.in1"],
          ["self.d.3","mul_d3__U1630.in1"],
          ["self.d.4","mul_d4__U1632.in1"]
        ]
      },
      "aff__U1654":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1666":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1667":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1668":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1669":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1670":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1655":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1657":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1659":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1661":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U1663":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1665":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1656":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1658":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1660":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1662":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1664":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1656.out","add_all__U1666.in0"],
          ["mul_d1__U1658.out","add_all__U1666.in1"],
          ["add_all__U1667.in0","add_all__U1666.out"],
          ["mul_d2__U1660.out","add_all__U1667.in1"],
          ["add_all__U1668.in0","add_all__U1667.out"],
          ["mul_d3__U1662.out","add_all__U1668.in1"],
          ["add_all__U1669.in0","add_all__U1668.out"],
          ["mul_d4__U1664.out","add_all__U1669.in1"],
          ["add_all__U1670.in0","add_all__U1669.out"],
          ["const_term_U1665.out","add_all__U1670.in1"],
          ["self.out","add_all__U1670.out"],
          ["mul_d0__U1656.in0","coeff_0_U1655.out"],
          ["mul_d1__U1658.in0","coeff_1_U1657.out"],
          ["mul_d2__U1660.in0","coeff_2_U1659.out"],
          ["mul_d3__U1662.in0","coeff_3_U1661.out"],
          ["mul_d4__U1664.in0","coeff_4_U1663.out"],
          ["self.d.0","mul_d0__U1656.in1"],
          ["self.d.1","mul_d1__U1658.in1"],
          ["self.d.2","mul_d2__U1660.in1"],
          ["self.d.3","mul_d3__U1662.in1"],
          ["self.d.4","mul_d4__U1664.in1"]
        ]
      },
      "aff__U166":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U174":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U175":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U176":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U167":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U169":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_2_U171":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U173":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U168":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U170":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U172":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U168.out","add_all__U174.in0"],
          ["mul_d1__U170.out","add_all__U174.in1"],
          ["add_all__U175.in0","add_all__U174.out"],
          ["mul_d2__U172.out","add_all__U175.in1"],
          ["add_all__U176.in0","add_all__U175.out"],
          ["const_term_U173.out","add_all__U176.in1"],
          ["self.out","add_all__U176.out"],
          ["mul_d0__U168.in0","coeff_0_U167.out"],
          ["mul_d1__U170.in0","coeff_1_U169.out"],
          ["mul_d2__U172.in0","coeff_2_U171.out"],
          ["self.d.0","mul_d0__U168.in1"],
          ["self.d.1","mul_d1__U170.in1"],
          ["self.d.2","mul_d2__U172.in1"]
        ]
      },
      "aff__U1673":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1685":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1686":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1687":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1688":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1689":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1674":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1b90"]}
          },
          "coeff_1_U1676":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0930"]}
          },
          "coeff_2_U1678":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0310"]}
          },
          "coeff_3_U1680":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U1682":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1684":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1675":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1677":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1679":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1681":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1683":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1675.out","add_all__U1685.in0"],
          ["mul_d1__U1677.out","add_all__U1685.in1"],
          ["add_all__U1686.in0","add_all__U1685.out"],
          ["mul_d2__U1679.out","add_all__U1686.in1"],
          ["add_all__U1687.in0","add_all__U1686.out"],
          ["mul_d3__U1681.out","add_all__U1687.in1"],
          ["add_all__U1688.in0","add_all__U1687.out"],
          ["mul_d4__U1683.out","add_all__U1688.in1"],
          ["add_all__U1689.in0","add_all__U1688.out"],
          ["const_term_U1684.out","add_all__U1689.in1"],
          ["self.out","add_all__U1689.out"],
          ["mul_d0__U1675.in0","coeff_0_U1674.out"],
          ["mul_d1__U1677.in0","coeff_1_U1676.out"],
          ["mul_d2__U1679.in0","coeff_2_U1678.out"],
          ["mul_d3__U1681.in0","coeff_3_U1680.out"],
          ["mul_d4__U1683.in0","coeff_4_U1682.out"],
          ["self.d.0","mul_d0__U1675.in1"],
          ["self.d.1","mul_d1__U1677.in1"],
          ["self.d.2","mul_d2__U1679.in1"],
          ["self.d.3","mul_d3__U1681.in1"],
          ["self.d.4","mul_d4__U1683.in1"]
        ]
      },
      "aff__U1705":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1717":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1718":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1719":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1720":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1721":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1706":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1708":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1710":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1712":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U1714":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1716":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1707":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1709":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1711":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1713":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1715":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1707.out","add_all__U1717.in0"],
          ["mul_d1__U1709.out","add_all__U1717.in1"],
          ["add_all__U1718.in0","add_all__U1717.out"],
          ["mul_d2__U1711.out","add_all__U1718.in1"],
          ["add_all__U1719.in0","add_all__U1718.out"],
          ["mul_d3__U1713.out","add_all__U1719.in1"],
          ["add_all__U1720.in0","add_all__U1719.out"],
          ["mul_d4__U1715.out","add_all__U1720.in1"],
          ["add_all__U1721.in0","add_all__U1720.out"],
          ["const_term_U1716.out","add_all__U1721.in1"],
          ["self.out","add_all__U1721.out"],
          ["mul_d0__U1707.in0","coeff_0_U1706.out"],
          ["mul_d1__U1709.in0","coeff_1_U1708.out"],
          ["mul_d2__U1711.in0","coeff_2_U1710.out"],
          ["mul_d3__U1713.in0","coeff_3_U1712.out"],
          ["mul_d4__U1715.in0","coeff_4_U1714.out"],
          ["self.d.0","mul_d0__U1707.in1"],
          ["self.d.1","mul_d1__U1709.in1"],
          ["self.d.2","mul_d2__U1711.in1"],
          ["self.d.3","mul_d3__U1713.in1"],
          ["self.d.4","mul_d4__U1715.in1"]
        ]
      },
      "aff__U1724":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1736":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1737":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1738":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1739":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1740":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1725":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1b90"]}
          },
          "coeff_1_U1727":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0930"]}
          },
          "coeff_2_U1729":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0310"]}
          },
          "coeff_3_U1731":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U1733":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1735":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1726":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1728":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1730":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1732":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1734":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1726.out","add_all__U1736.in0"],
          ["mul_d1__U1728.out","add_all__U1736.in1"],
          ["add_all__U1737.in0","add_all__U1736.out"],
          ["mul_d2__U1730.out","add_all__U1737.in1"],
          ["add_all__U1738.in0","add_all__U1737.out"],
          ["mul_d3__U1732.out","add_all__U1738.in1"],
          ["add_all__U1739.in0","add_all__U1738.out"],
          ["mul_d4__U1734.out","add_all__U1739.in1"],
          ["add_all__U1740.in0","add_all__U1739.out"],
          ["const_term_U1735.out","add_all__U1740.in1"],
          ["self.out","add_all__U1740.out"],
          ["mul_d0__U1726.in0","coeff_0_U1725.out"],
          ["mul_d1__U1728.in0","coeff_1_U1727.out"],
          ["mul_d2__U1730.in0","coeff_2_U1729.out"],
          ["mul_d3__U1732.in0","coeff_3_U1731.out"],
          ["mul_d4__U1734.in0","coeff_4_U1733.out"],
          ["self.d.0","mul_d0__U1726.in1"],
          ["self.d.1","mul_d1__U1728.in1"],
          ["self.d.2","mul_d2__U1730.in1"],
          ["self.d.3","mul_d3__U1732.in1"],
          ["self.d.4","mul_d4__U1734.in1"]
        ]
      },
      "aff__U1756":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1768":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1769":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1770":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1771":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1772":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1757":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1759":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1761":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1763":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U1765":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1767":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1758":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1760":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1762":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1764":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1766":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1758.out","add_all__U1768.in0"],
          ["mul_d1__U1760.out","add_all__U1768.in1"],
          ["add_all__U1769.in0","add_all__U1768.out"],
          ["mul_d2__U1762.out","add_all__U1769.in1"],
          ["add_all__U1770.in0","add_all__U1769.out"],
          ["mul_d3__U1764.out","add_all__U1770.in1"],
          ["add_all__U1771.in0","add_all__U1770.out"],
          ["mul_d4__U1766.out","add_all__U1771.in1"],
          ["add_all__U1772.in0","add_all__U1771.out"],
          ["const_term_U1767.out","add_all__U1772.in1"],
          ["self.out","add_all__U1772.out"],
          ["mul_d0__U1758.in0","coeff_0_U1757.out"],
          ["mul_d1__U1760.in0","coeff_1_U1759.out"],
          ["mul_d2__U1762.in0","coeff_2_U1761.out"],
          ["mul_d3__U1764.in0","coeff_3_U1763.out"],
          ["mul_d4__U1766.in0","coeff_4_U1765.out"],
          ["self.d.0","mul_d0__U1758.in1"],
          ["self.d.1","mul_d1__U1760.in1"],
          ["self.d.2","mul_d2__U1762.in1"],
          ["self.d.3","mul_d3__U1764.in1"],
          ["self.d.4","mul_d4__U1766.in1"]
        ]
      },
      "aff__U1775":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1787":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1788":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1789":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1790":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1791":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1776":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1b90"]}
          },
          "coeff_1_U1778":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0930"]}
          },
          "coeff_2_U1780":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0310"]}
          },
          "coeff_3_U1782":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U1784":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1786":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1777":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1779":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1781":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1783":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1785":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1777.out","add_all__U1787.in0"],
          ["mul_d1__U1779.out","add_all__U1787.in1"],
          ["add_all__U1788.in0","add_all__U1787.out"],
          ["mul_d2__U1781.out","add_all__U1788.in1"],
          ["add_all__U1789.in0","add_all__U1788.out"],
          ["mul_d3__U1783.out","add_all__U1789.in1"],
          ["add_all__U1790.in0","add_all__U1789.out"],
          ["mul_d4__U1785.out","add_all__U1790.in1"],
          ["add_all__U1791.in0","add_all__U1790.out"],
          ["const_term_U1786.out","add_all__U1791.in1"],
          ["self.out","add_all__U1791.out"],
          ["mul_d0__U1777.in0","coeff_0_U1776.out"],
          ["mul_d1__U1779.in0","coeff_1_U1778.out"],
          ["mul_d2__U1781.in0","coeff_2_U1780.out"],
          ["mul_d3__U1783.in0","coeff_3_U1782.out"],
          ["mul_d4__U1785.in0","coeff_4_U1784.out"],
          ["self.d.0","mul_d0__U1777.in1"],
          ["self.d.1","mul_d1__U1779.in1"],
          ["self.d.2","mul_d2__U1781.in1"],
          ["self.d.3","mul_d3__U1783.in1"],
          ["self.d.4","mul_d4__U1785.in1"]
        ]
      },
      "aff__U1807":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1819":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1820":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1821":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1822":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1823":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1808":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1810":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1812":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1814":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U1816":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1818":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1809":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1811":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1813":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1815":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1817":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1809.out","add_all__U1819.in0"],
          ["mul_d1__U1811.out","add_all__U1819.in1"],
          ["add_all__U1820.in0","add_all__U1819.out"],
          ["mul_d2__U1813.out","add_all__U1820.in1"],
          ["add_all__U1821.in0","add_all__U1820.out"],
          ["mul_d3__U1815.out","add_all__U1821.in1"],
          ["add_all__U1822.in0","add_all__U1821.out"],
          ["mul_d4__U1817.out","add_all__U1822.in1"],
          ["add_all__U1823.in0","add_all__U1822.out"],
          ["const_term_U1818.out","add_all__U1823.in1"],
          ["self.out","add_all__U1823.out"],
          ["mul_d0__U1809.in0","coeff_0_U1808.out"],
          ["mul_d1__U1811.in0","coeff_1_U1810.out"],
          ["mul_d2__U1813.in0","coeff_2_U1812.out"],
          ["mul_d3__U1815.in0","coeff_3_U1814.out"],
          ["mul_d4__U1817.in0","coeff_4_U1816.out"],
          ["self.d.0","mul_d0__U1809.in1"],
          ["self.d.1","mul_d1__U1811.in1"],
          ["self.d.2","mul_d2__U1813.in1"],
          ["self.d.3","mul_d3__U1815.in1"],
          ["self.d.4","mul_d4__U1817.in1"]
        ]
      },
      "aff__U1826":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1838":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1839":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1840":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1841":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1842":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1827":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1b90"]}
          },
          "coeff_1_U1829":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0930"]}
          },
          "coeff_2_U1831":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0310"]}
          },
          "coeff_3_U1833":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U1835":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1837":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1828":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1830":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1832":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1834":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1836":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1828.out","add_all__U1838.in0"],
          ["mul_d1__U1830.out","add_all__U1838.in1"],
          ["add_all__U1839.in0","add_all__U1838.out"],
          ["mul_d2__U1832.out","add_all__U1839.in1"],
          ["add_all__U1840.in0","add_all__U1839.out"],
          ["mul_d3__U1834.out","add_all__U1840.in1"],
          ["add_all__U1841.in0","add_all__U1840.out"],
          ["mul_d4__U1836.out","add_all__U1841.in1"],
          ["add_all__U1842.in0","add_all__U1841.out"],
          ["const_term_U1837.out","add_all__U1842.in1"],
          ["self.out","add_all__U1842.out"],
          ["mul_d0__U1828.in0","coeff_0_U1827.out"],
          ["mul_d1__U1830.in0","coeff_1_U1829.out"],
          ["mul_d2__U1832.in0","coeff_2_U1831.out"],
          ["mul_d3__U1834.in0","coeff_3_U1833.out"],
          ["mul_d4__U1836.in0","coeff_4_U1835.out"],
          ["self.d.0","mul_d0__U1828.in1"],
          ["self.d.1","mul_d1__U1830.in1"],
          ["self.d.2","mul_d2__U1832.in1"],
          ["self.d.3","mul_d3__U1834.in1"],
          ["self.d.4","mul_d4__U1836.in1"]
        ]
      },
      "aff__U1858":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1870":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1871":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1872":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1873":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1874":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1859":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1861":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1863":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1865":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U1867":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1869":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1860":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1862":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1864":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1866":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1868":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1860.out","add_all__U1870.in0"],
          ["mul_d1__U1862.out","add_all__U1870.in1"],
          ["add_all__U1871.in0","add_all__U1870.out"],
          ["mul_d2__U1864.out","add_all__U1871.in1"],
          ["add_all__U1872.in0","add_all__U1871.out"],
          ["mul_d3__U1866.out","add_all__U1872.in1"],
          ["add_all__U1873.in0","add_all__U1872.out"],
          ["mul_d4__U1868.out","add_all__U1873.in1"],
          ["add_all__U1874.in0","add_all__U1873.out"],
          ["const_term_U1869.out","add_all__U1874.in1"],
          ["self.out","add_all__U1874.out"],
          ["mul_d0__U1860.in0","coeff_0_U1859.out"],
          ["mul_d1__U1862.in0","coeff_1_U1861.out"],
          ["mul_d2__U1864.in0","coeff_2_U1863.out"],
          ["mul_d3__U1866.in0","coeff_3_U1865.out"],
          ["mul_d4__U1868.in0","coeff_4_U1867.out"],
          ["self.d.0","mul_d0__U1860.in1"],
          ["self.d.1","mul_d1__U1862.in1"],
          ["self.d.2","mul_d2__U1864.in1"],
          ["self.d.3","mul_d3__U1866.in1"],
          ["self.d.4","mul_d4__U1868.in1"]
        ]
      },
      "aff__U1877":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1889":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1890":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1891":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1892":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1893":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1878":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1b90"]}
          },
          "coeff_1_U1880":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0930"]}
          },
          "coeff_2_U1882":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0310"]}
          },
          "coeff_3_U1884":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U1886":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1888":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1879":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1881":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1883":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1885":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1887":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1879.out","add_all__U1889.in0"],
          ["mul_d1__U1881.out","add_all__U1889.in1"],
          ["add_all__U1890.in0","add_all__U1889.out"],
          ["mul_d2__U1883.out","add_all__U1890.in1"],
          ["add_all__U1891.in0","add_all__U1890.out"],
          ["mul_d3__U1885.out","add_all__U1891.in1"],
          ["add_all__U1892.in0","add_all__U1891.out"],
          ["mul_d4__U1887.out","add_all__U1892.in1"],
          ["add_all__U1893.in0","add_all__U1892.out"],
          ["const_term_U1888.out","add_all__U1893.in1"],
          ["self.out","add_all__U1893.out"],
          ["mul_d0__U1879.in0","coeff_0_U1878.out"],
          ["mul_d1__U1881.in0","coeff_1_U1880.out"],
          ["mul_d2__U1883.in0","coeff_2_U1882.out"],
          ["mul_d3__U1885.in0","coeff_3_U1884.out"],
          ["mul_d4__U1887.in0","coeff_4_U1886.out"],
          ["self.d.0","mul_d0__U1879.in1"],
          ["self.d.1","mul_d1__U1881.in1"],
          ["self.d.2","mul_d2__U1883.in1"],
          ["self.d.3","mul_d3__U1885.in1"],
          ["self.d.4","mul_d4__U1887.in1"]
        ]
      },
      "aff__U1909":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1921":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1922":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1923":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1924":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1925":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1910":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1912":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1914":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1916":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U1918":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1920":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1911":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1913":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1915":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1917":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1919":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1911.out","add_all__U1921.in0"],
          ["mul_d1__U1913.out","add_all__U1921.in1"],
          ["add_all__U1922.in0","add_all__U1921.out"],
          ["mul_d2__U1915.out","add_all__U1922.in1"],
          ["add_all__U1923.in0","add_all__U1922.out"],
          ["mul_d3__U1917.out","add_all__U1923.in1"],
          ["add_all__U1924.in0","add_all__U1923.out"],
          ["mul_d4__U1919.out","add_all__U1924.in1"],
          ["add_all__U1925.in0","add_all__U1924.out"],
          ["const_term_U1920.out","add_all__U1925.in1"],
          ["self.out","add_all__U1925.out"],
          ["mul_d0__U1911.in0","coeff_0_U1910.out"],
          ["mul_d1__U1913.in0","coeff_1_U1912.out"],
          ["mul_d2__U1915.in0","coeff_2_U1914.out"],
          ["mul_d3__U1917.in0","coeff_3_U1916.out"],
          ["mul_d4__U1919.in0","coeff_4_U1918.out"],
          ["self.d.0","mul_d0__U1911.in1"],
          ["self.d.1","mul_d1__U1913.in1"],
          ["self.d.2","mul_d2__U1915.in1"],
          ["self.d.3","mul_d3__U1917.in1"],
          ["self.d.4","mul_d4__U1919.in1"]
        ]
      },
      "aff__U192":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U200":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U201":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U202":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U193":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U195":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_2_U197":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U199":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U194":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U196":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U198":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U194.out","add_all__U200.in0"],
          ["mul_d1__U196.out","add_all__U200.in1"],
          ["add_all__U201.in0","add_all__U200.out"],
          ["mul_d2__U198.out","add_all__U201.in1"],
          ["add_all__U202.in0","add_all__U201.out"],
          ["const_term_U199.out","add_all__U202.in1"],
          ["self.out","add_all__U202.out"],
          ["mul_d0__U194.in0","coeff_0_U193.out"],
          ["mul_d1__U196.in0","coeff_1_U195.out"],
          ["mul_d2__U198.in0","coeff_2_U197.out"],
          ["self.d.0","mul_d0__U194.in1"],
          ["self.d.1","mul_d1__U196.in1"],
          ["self.d.2","mul_d2__U198.in1"]
        ]
      },
      "aff__U1928":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1940":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1941":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1942":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1943":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1944":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1929":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1b90"]}
          },
          "coeff_1_U1931":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0930"]}
          },
          "coeff_2_U1933":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0310"]}
          },
          "coeff_3_U1935":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U1937":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1939":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1930":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1932":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1934":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1936":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1938":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1930.out","add_all__U1940.in0"],
          ["mul_d1__U1932.out","add_all__U1940.in1"],
          ["add_all__U1941.in0","add_all__U1940.out"],
          ["mul_d2__U1934.out","add_all__U1941.in1"],
          ["add_all__U1942.in0","add_all__U1941.out"],
          ["mul_d3__U1936.out","add_all__U1942.in1"],
          ["add_all__U1943.in0","add_all__U1942.out"],
          ["mul_d4__U1938.out","add_all__U1943.in1"],
          ["add_all__U1944.in0","add_all__U1943.out"],
          ["const_term_U1939.out","add_all__U1944.in1"],
          ["self.out","add_all__U1944.out"],
          ["mul_d0__U1930.in0","coeff_0_U1929.out"],
          ["mul_d1__U1932.in0","coeff_1_U1931.out"],
          ["mul_d2__U1934.in0","coeff_2_U1933.out"],
          ["mul_d3__U1936.in0","coeff_3_U1935.out"],
          ["mul_d4__U1938.in0","coeff_4_U1937.out"],
          ["self.d.0","mul_d0__U1930.in1"],
          ["self.d.1","mul_d1__U1932.in1"],
          ["self.d.2","mul_d2__U1934.in1"],
          ["self.d.3","mul_d3__U1936.in1"],
          ["self.d.4","mul_d4__U1938.in1"]
        ]
      },
      "aff__U1960":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1972":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1973":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1974":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1975":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1976":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1961":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1963":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1965":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1967":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U1969":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1971":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1962":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1964":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1966":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1968":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1970":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1962.out","add_all__U1972.in0"],
          ["mul_d1__U1964.out","add_all__U1972.in1"],
          ["add_all__U1973.in0","add_all__U1972.out"],
          ["mul_d2__U1966.out","add_all__U1973.in1"],
          ["add_all__U1974.in0","add_all__U1973.out"],
          ["mul_d3__U1968.out","add_all__U1974.in1"],
          ["add_all__U1975.in0","add_all__U1974.out"],
          ["mul_d4__U1970.out","add_all__U1975.in1"],
          ["add_all__U1976.in0","add_all__U1975.out"],
          ["const_term_U1971.out","add_all__U1976.in1"],
          ["self.out","add_all__U1976.out"],
          ["mul_d0__U1962.in0","coeff_0_U1961.out"],
          ["mul_d1__U1964.in0","coeff_1_U1963.out"],
          ["mul_d2__U1966.in0","coeff_2_U1965.out"],
          ["mul_d3__U1968.in0","coeff_3_U1967.out"],
          ["mul_d4__U1970.in0","coeff_4_U1969.out"],
          ["self.d.0","mul_d0__U1962.in1"],
          ["self.d.1","mul_d1__U1964.in1"],
          ["self.d.2","mul_d2__U1966.in1"],
          ["self.d.3","mul_d3__U1968.in1"],
          ["self.d.4","mul_d4__U1970.in1"]
        ]
      },
      "aff__U218":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U226":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U227":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U228":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U219":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U221":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_2_U223":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U225":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U220":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U222":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U224":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U220.out","add_all__U226.in0"],
          ["mul_d1__U222.out","add_all__U226.in1"],
          ["add_all__U227.in0","add_all__U226.out"],
          ["mul_d2__U224.out","add_all__U227.in1"],
          ["add_all__U228.in0","add_all__U227.out"],
          ["const_term_U225.out","add_all__U228.in1"],
          ["self.out","add_all__U228.out"],
          ["mul_d0__U220.in0","coeff_0_U219.out"],
          ["mul_d1__U222.in0","coeff_1_U221.out"],
          ["mul_d2__U224.in0","coeff_2_U223.out"],
          ["self.d.0","mul_d0__U220.in1"],
          ["self.d.1","mul_d1__U222.in1"],
          ["self.d.2","mul_d2__U224.in1"]
        ]
      },
      "aff__U244":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U252":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U253":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U254":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U245":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U247":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_2_U249":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U251":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U246":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U248":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U250":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U246.out","add_all__U252.in0"],
          ["mul_d1__U248.out","add_all__U252.in1"],
          ["add_all__U253.in0","add_all__U252.out"],
          ["mul_d2__U250.out","add_all__U253.in1"],
          ["add_all__U254.in0","add_all__U253.out"],
          ["const_term_U251.out","add_all__U254.in1"],
          ["self.out","add_all__U254.out"],
          ["mul_d0__U246.in0","coeff_0_U245.out"],
          ["mul_d1__U248.in0","coeff_1_U247.out"],
          ["mul_d2__U250.in0","coeff_2_U249.out"],
          ["self.d.0","mul_d0__U246.in1"],
          ["self.d.1","mul_d1__U248.in1"],
          ["self.d.2","mul_d2__U250.in1"]
        ]
      },
      "aff__U270":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U278":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U279":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U280":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U271":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U273":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_2_U275":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U277":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U272":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U274":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U276":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U272.out","add_all__U278.in0"],
          ["mul_d1__U274.out","add_all__U278.in1"],
          ["add_all__U279.in0","add_all__U278.out"],
          ["mul_d2__U276.out","add_all__U279.in1"],
          ["add_all__U280.in0","add_all__U279.out"],
          ["const_term_U277.out","add_all__U280.in1"],
          ["self.out","add_all__U280.out"],
          ["mul_d0__U272.in0","coeff_0_U271.out"],
          ["mul_d1__U274.in0","coeff_1_U273.out"],
          ["mul_d2__U276.in0","coeff_2_U275.out"],
          ["self.d.0","mul_d0__U272.in1"],
          ["self.d.1","mul_d1__U274.in1"],
          ["self.d.2","mul_d2__U276.in1"]
        ]
      },
      "aff__U2770":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2782":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2783":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2784":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2785":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2786":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2771":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2773":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_2_U2775":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U2777":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_4_U2779":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U2781":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2772":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2774":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2776":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2778":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2780":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2772.out","add_all__U2782.in0"],
          ["mul_d1__U2774.out","add_all__U2782.in1"],
          ["add_all__U2783.in0","add_all__U2782.out"],
          ["mul_d2__U2776.out","add_all__U2783.in1"],
          ["add_all__U2784.in0","add_all__U2783.out"],
          ["mul_d3__U2778.out","add_all__U2784.in1"],
          ["add_all__U2785.in0","add_all__U2784.out"],
          ["mul_d4__U2780.out","add_all__U2785.in1"],
          ["add_all__U2786.in0","add_all__U2785.out"],
          ["const_term_U2781.out","add_all__U2786.in1"],
          ["self.out","add_all__U2786.out"],
          ["mul_d0__U2772.in0","coeff_0_U2771.out"],
          ["mul_d1__U2774.in0","coeff_1_U2773.out"],
          ["mul_d2__U2776.in0","coeff_2_U2775.out"],
          ["mul_d3__U2778.in0","coeff_3_U2777.out"],
          ["mul_d4__U2780.in0","coeff_4_U2779.out"],
          ["self.d.0","mul_d0__U2772.in1"],
          ["self.d.1","mul_d1__U2774.in1"],
          ["self.d.2","mul_d2__U2776.in1"],
          ["self.d.3","mul_d3__U2778.in1"],
          ["self.d.4","mul_d4__U2780.in1"]
        ]
      },
      "aff__U2788":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2800":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2801":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2802":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2803":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2804":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2789":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2791":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_2_U2793":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U2795":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_4_U2797":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U2799":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2790":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2792":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2794":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2796":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2798":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2790.out","add_all__U2800.in0"],
          ["mul_d1__U2792.out","add_all__U2800.in1"],
          ["add_all__U2801.in0","add_all__U2800.out"],
          ["mul_d2__U2794.out","add_all__U2801.in1"],
          ["add_all__U2802.in0","add_all__U2801.out"],
          ["mul_d3__U2796.out","add_all__U2802.in1"],
          ["add_all__U2803.in0","add_all__U2802.out"],
          ["mul_d4__U2798.out","add_all__U2803.in1"],
          ["add_all__U2804.in0","add_all__U2803.out"],
          ["const_term_U2799.out","add_all__U2804.in1"],
          ["self.out","add_all__U2804.out"],
          ["mul_d0__U2790.in0","coeff_0_U2789.out"],
          ["mul_d1__U2792.in0","coeff_1_U2791.out"],
          ["mul_d2__U2794.in0","coeff_2_U2793.out"],
          ["mul_d3__U2796.in0","coeff_3_U2795.out"],
          ["mul_d4__U2798.in0","coeff_4_U2797.out"],
          ["self.d.0","mul_d0__U2790.in1"],
          ["self.d.1","mul_d1__U2792.in1"],
          ["self.d.2","mul_d2__U2794.in1"],
          ["self.d.3","mul_d3__U2796.in1"],
          ["self.d.4","mul_d4__U2798.in1"]
        ]
      },
      "aff__U2806":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2818":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2819":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2820":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2821":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2822":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2807":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2809":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_2_U2811":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U2813":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_4_U2815":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U2817":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2808":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2810":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2812":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2814":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2816":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2808.out","add_all__U2818.in0"],
          ["mul_d1__U2810.out","add_all__U2818.in1"],
          ["add_all__U2819.in0","add_all__U2818.out"],
          ["mul_d2__U2812.out","add_all__U2819.in1"],
          ["add_all__U2820.in0","add_all__U2819.out"],
          ["mul_d3__U2814.out","add_all__U2820.in1"],
          ["add_all__U2821.in0","add_all__U2820.out"],
          ["mul_d4__U2816.out","add_all__U2821.in1"],
          ["add_all__U2822.in0","add_all__U2821.out"],
          ["const_term_U2817.out","add_all__U2822.in1"],
          ["self.out","add_all__U2822.out"],
          ["mul_d0__U2808.in0","coeff_0_U2807.out"],
          ["mul_d1__U2810.in0","coeff_1_U2809.out"],
          ["mul_d2__U2812.in0","coeff_2_U2811.out"],
          ["mul_d3__U2814.in0","coeff_3_U2813.out"],
          ["mul_d4__U2816.in0","coeff_4_U2815.out"],
          ["self.d.0","mul_d0__U2808.in1"],
          ["self.d.1","mul_d1__U2810.in1"],
          ["self.d.2","mul_d2__U2812.in1"],
          ["self.d.3","mul_d3__U2814.in1"],
          ["self.d.4","mul_d4__U2816.in1"]
        ]
      },
      "aff__U2824":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2836":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2837":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2838":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2839":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2840":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2825":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2827":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_2_U2829":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U2831":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_4_U2833":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U2835":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2826":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2828":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2830":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2832":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2834":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2826.out","add_all__U2836.in0"],
          ["mul_d1__U2828.out","add_all__U2836.in1"],
          ["add_all__U2837.in0","add_all__U2836.out"],
          ["mul_d2__U2830.out","add_all__U2837.in1"],
          ["add_all__U2838.in0","add_all__U2837.out"],
          ["mul_d3__U2832.out","add_all__U2838.in1"],
          ["add_all__U2839.in0","add_all__U2838.out"],
          ["mul_d4__U2834.out","add_all__U2839.in1"],
          ["add_all__U2840.in0","add_all__U2839.out"],
          ["const_term_U2835.out","add_all__U2840.in1"],
          ["self.out","add_all__U2840.out"],
          ["mul_d0__U2826.in0","coeff_0_U2825.out"],
          ["mul_d1__U2828.in0","coeff_1_U2827.out"],
          ["mul_d2__U2830.in0","coeff_2_U2829.out"],
          ["mul_d3__U2832.in0","coeff_3_U2831.out"],
          ["mul_d4__U2834.in0","coeff_4_U2833.out"],
          ["self.d.0","mul_d0__U2826.in1"],
          ["self.d.1","mul_d1__U2828.in1"],
          ["self.d.2","mul_d2__U2830.in1"],
          ["self.d.3","mul_d3__U2832.in1"],
          ["self.d.4","mul_d4__U2834.in1"]
        ]
      },
      "aff__U2842":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2854":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2855":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2856":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2857":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2858":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2843":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2845":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_2_U2847":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U2849":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_4_U2851":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U2853":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2844":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2846":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2848":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2850":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2852":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2844.out","add_all__U2854.in0"],
          ["mul_d1__U2846.out","add_all__U2854.in1"],
          ["add_all__U2855.in0","add_all__U2854.out"],
          ["mul_d2__U2848.out","add_all__U2855.in1"],
          ["add_all__U2856.in0","add_all__U2855.out"],
          ["mul_d3__U2850.out","add_all__U2856.in1"],
          ["add_all__U2857.in0","add_all__U2856.out"],
          ["mul_d4__U2852.out","add_all__U2857.in1"],
          ["add_all__U2858.in0","add_all__U2857.out"],
          ["const_term_U2853.out","add_all__U2858.in1"],
          ["self.out","add_all__U2858.out"],
          ["mul_d0__U2844.in0","coeff_0_U2843.out"],
          ["mul_d1__U2846.in0","coeff_1_U2845.out"],
          ["mul_d2__U2848.in0","coeff_2_U2847.out"],
          ["mul_d3__U2850.in0","coeff_3_U2849.out"],
          ["mul_d4__U2852.in0","coeff_4_U2851.out"],
          ["self.d.0","mul_d0__U2844.in1"],
          ["self.d.1","mul_d1__U2846.in1"],
          ["self.d.2","mul_d2__U2848.in1"],
          ["self.d.3","mul_d3__U2850.in1"],
          ["self.d.4","mul_d4__U2852.in1"]
        ]
      },
      "aff__U2860":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2872":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2873":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2874":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2875":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2876":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2861":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2863":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_2_U2865":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U2867":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_4_U2869":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U2871":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2862":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2864":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2866":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2868":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2870":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2862.out","add_all__U2872.in0"],
          ["mul_d1__U2864.out","add_all__U2872.in1"],
          ["add_all__U2873.in0","add_all__U2872.out"],
          ["mul_d2__U2866.out","add_all__U2873.in1"],
          ["add_all__U2874.in0","add_all__U2873.out"],
          ["mul_d3__U2868.out","add_all__U2874.in1"],
          ["add_all__U2875.in0","add_all__U2874.out"],
          ["mul_d4__U2870.out","add_all__U2875.in1"],
          ["add_all__U2876.in0","add_all__U2875.out"],
          ["const_term_U2871.out","add_all__U2876.in1"],
          ["self.out","add_all__U2876.out"],
          ["mul_d0__U2862.in0","coeff_0_U2861.out"],
          ["mul_d1__U2864.in0","coeff_1_U2863.out"],
          ["mul_d2__U2866.in0","coeff_2_U2865.out"],
          ["mul_d3__U2868.in0","coeff_3_U2867.out"],
          ["mul_d4__U2870.in0","coeff_4_U2869.out"],
          ["self.d.0","mul_d0__U2862.in1"],
          ["self.d.1","mul_d1__U2864.in1"],
          ["self.d.2","mul_d2__U2866.in1"],
          ["self.d.3","mul_d3__U2868.in1"],
          ["self.d.4","mul_d4__U2870.in1"]
        ]
      },
      "aff__U2878":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2890":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2891":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2892":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2893":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2894":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2879":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2881":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_2_U2883":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U2885":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_4_U2887":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U2889":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2880":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2882":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2884":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2886":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2888":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2880.out","add_all__U2890.in0"],
          ["mul_d1__U2882.out","add_all__U2890.in1"],
          ["add_all__U2891.in0","add_all__U2890.out"],
          ["mul_d2__U2884.out","add_all__U2891.in1"],
          ["add_all__U2892.in0","add_all__U2891.out"],
          ["mul_d3__U2886.out","add_all__U2892.in1"],
          ["add_all__U2893.in0","add_all__U2892.out"],
          ["mul_d4__U2888.out","add_all__U2893.in1"],
          ["add_all__U2894.in0","add_all__U2893.out"],
          ["const_term_U2889.out","add_all__U2894.in1"],
          ["self.out","add_all__U2894.out"],
          ["mul_d0__U2880.in0","coeff_0_U2879.out"],
          ["mul_d1__U2882.in0","coeff_1_U2881.out"],
          ["mul_d2__U2884.in0","coeff_2_U2883.out"],
          ["mul_d3__U2886.in0","coeff_3_U2885.out"],
          ["mul_d4__U2888.in0","coeff_4_U2887.out"],
          ["self.d.0","mul_d0__U2880.in1"],
          ["self.d.1","mul_d1__U2882.in1"],
          ["self.d.2","mul_d2__U2884.in1"],
          ["self.d.3","mul_d3__U2886.in1"],
          ["self.d.4","mul_d4__U2888.in1"]
        ]
      },
      "aff__U2896":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2908":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2909":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2910":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2911":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2912":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2897":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2899":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_2_U2901":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U2903":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_4_U2905":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U2907":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2898":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2900":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2902":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2904":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2906":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2898.out","add_all__U2908.in0"],
          ["mul_d1__U2900.out","add_all__U2908.in1"],
          ["add_all__U2909.in0","add_all__U2908.out"],
          ["mul_d2__U2902.out","add_all__U2909.in1"],
          ["add_all__U2910.in0","add_all__U2909.out"],
          ["mul_d3__U2904.out","add_all__U2910.in1"],
          ["add_all__U2911.in0","add_all__U2910.out"],
          ["mul_d4__U2906.out","add_all__U2911.in1"],
          ["add_all__U2912.in0","add_all__U2911.out"],
          ["const_term_U2907.out","add_all__U2912.in1"],
          ["self.out","add_all__U2912.out"],
          ["mul_d0__U2898.in0","coeff_0_U2897.out"],
          ["mul_d1__U2900.in0","coeff_1_U2899.out"],
          ["mul_d2__U2902.in0","coeff_2_U2901.out"],
          ["mul_d3__U2904.in0","coeff_3_U2903.out"],
          ["mul_d4__U2906.in0","coeff_4_U2905.out"],
          ["self.d.0","mul_d0__U2898.in1"],
          ["self.d.1","mul_d1__U2900.in1"],
          ["self.d.2","mul_d2__U2902.in1"],
          ["self.d.3","mul_d3__U2904.in1"],
          ["self.d.4","mul_d4__U2906.in1"]
        ]
      },
      "aff__U296":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U304":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U305":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U306":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U297":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U299":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_2_U301":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U303":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U298":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U300":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U302":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U298.out","add_all__U304.in0"],
          ["mul_d1__U300.out","add_all__U304.in1"],
          ["add_all__U305.in0","add_all__U304.out"],
          ["mul_d2__U302.out","add_all__U305.in1"],
          ["add_all__U306.in0","add_all__U305.out"],
          ["const_term_U303.out","add_all__U306.in1"],
          ["self.out","add_all__U306.out"],
          ["mul_d0__U298.in0","coeff_0_U297.out"],
          ["mul_d1__U300.in0","coeff_1_U299.out"],
          ["mul_d2__U302.in0","coeff_2_U301.out"],
          ["self.d.0","mul_d0__U298.in1"],
          ["self.d.1","mul_d1__U300.in1"],
          ["self.d.2","mul_d2__U302.in1"]
        ]
      },
      "aff__U322":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U330":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U331":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U332":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U323":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U325":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_2_U327":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U329":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U324":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U326":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U328":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U324.out","add_all__U330.in0"],
          ["mul_d1__U326.out","add_all__U330.in1"],
          ["add_all__U331.in0","add_all__U330.out"],
          ["mul_d2__U328.out","add_all__U331.in1"],
          ["add_all__U332.in0","add_all__U331.out"],
          ["const_term_U329.out","add_all__U332.in1"],
          ["self.out","add_all__U332.out"],
          ["mul_d0__U324.in0","coeff_0_U323.out"],
          ["mul_d1__U326.in0","coeff_1_U325.out"],
          ["mul_d2__U328.in0","coeff_2_U327.out"],
          ["self.d.0","mul_d0__U324.in1"],
          ["self.d.1","mul_d1__U326.in1"],
          ["self.d.2","mul_d2__U328.in1"]
        ]
      },
      "aff__U3446":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U3458":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3459":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3460":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3461":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3462":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U3447":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U3449":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U3451":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U3453":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U3455":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "const_term_U3457":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3448":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3450":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3452":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3454":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3456":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U3448.out","add_all__U3458.in0"],
          ["mul_d1__U3450.out","add_all__U3458.in1"],
          ["add_all__U3459.in0","add_all__U3458.out"],
          ["mul_d2__U3452.out","add_all__U3459.in1"],
          ["add_all__U3460.in0","add_all__U3459.out"],
          ["mul_d3__U3454.out","add_all__U3460.in1"],
          ["add_all__U3461.in0","add_all__U3460.out"],
          ["mul_d4__U3456.out","add_all__U3461.in1"],
          ["add_all__U3462.in0","add_all__U3461.out"],
          ["const_term_U3457.out","add_all__U3462.in1"],
          ["self.out","add_all__U3462.out"],
          ["mul_d0__U3448.in0","coeff_0_U3447.out"],
          ["mul_d1__U3450.in0","coeff_1_U3449.out"],
          ["mul_d2__U3452.in0","coeff_2_U3451.out"],
          ["mul_d3__U3454.in0","coeff_3_U3453.out"],
          ["mul_d4__U3456.in0","coeff_4_U3455.out"],
          ["self.d.0","mul_d0__U3448.in1"],
          ["self.d.1","mul_d1__U3450.in1"],
          ["self.d.2","mul_d2__U3452.in1"],
          ["self.d.3","mul_d3__U3454.in1"],
          ["self.d.4","mul_d4__U3456.in1"]
        ]
      },
      "aff__U3464":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U3476":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3477":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3478":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3479":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3480":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U3465":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U3467":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U3469":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U3471":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U3473":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3475":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3466":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3468":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3470":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3472":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3474":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U3466.out","add_all__U3476.in0"],
          ["mul_d1__U3468.out","add_all__U3476.in1"],
          ["add_all__U3477.in0","add_all__U3476.out"],
          ["mul_d2__U3470.out","add_all__U3477.in1"],
          ["add_all__U3478.in0","add_all__U3477.out"],
          ["mul_d3__U3472.out","add_all__U3478.in1"],
          ["add_all__U3479.in0","add_all__U3478.out"],
          ["mul_d4__U3474.out","add_all__U3479.in1"],
          ["add_all__U3480.in0","add_all__U3479.out"],
          ["const_term_U3475.out","add_all__U3480.in1"],
          ["self.out","add_all__U3480.out"],
          ["mul_d0__U3466.in0","coeff_0_U3465.out"],
          ["mul_d1__U3468.in0","coeff_1_U3467.out"],
          ["mul_d2__U3470.in0","coeff_2_U3469.out"],
          ["mul_d3__U3472.in0","coeff_3_U3471.out"],
          ["mul_d4__U3474.in0","coeff_4_U3473.out"],
          ["self.d.0","mul_d0__U3466.in1"],
          ["self.d.1","mul_d1__U3468.in1"],
          ["self.d.2","mul_d2__U3470.in1"],
          ["self.d.3","mul_d3__U3472.in1"],
          ["self.d.4","mul_d4__U3474.in1"]
        ]
      },
      "aff__U348":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U360":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U361":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U362":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U363":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U364":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U349":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U351":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00c0"]}
          },
          "coeff_2_U353":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_3_U355":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "coeff_4_U357":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U359":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U350":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U352":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U354":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U356":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U358":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U350.out","add_all__U360.in0"],
          ["mul_d1__U352.out","add_all__U360.in1"],
          ["add_all__U361.in0","add_all__U360.out"],
          ["mul_d2__U354.out","add_all__U361.in1"],
          ["add_all__U362.in0","add_all__U361.out"],
          ["mul_d3__U356.out","add_all__U362.in1"],
          ["add_all__U363.in0","add_all__U362.out"],
          ["mul_d4__U358.out","add_all__U363.in1"],
          ["add_all__U364.in0","add_all__U363.out"],
          ["const_term_U359.out","add_all__U364.in1"],
          ["self.out","add_all__U364.out"],
          ["mul_d0__U350.in0","coeff_0_U349.out"],
          ["mul_d1__U352.in0","coeff_1_U351.out"],
          ["mul_d2__U354.in0","coeff_2_U353.out"],
          ["mul_d3__U356.in0","coeff_3_U355.out"],
          ["mul_d4__U358.in0","coeff_4_U357.out"],
          ["self.d.0","mul_d0__U350.in1"],
          ["self.d.1","mul_d1__U352.in1"],
          ["self.d.2","mul_d2__U354.in1"],
          ["self.d.3","mul_d3__U356.in1"],
          ["self.d.4","mul_d4__U358.in1"]
        ]
      },
      "aff__U3482":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U3494":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3495":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3496":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3497":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3498":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U3483":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U3485":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U3487":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U3489":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U3491":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3493":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3484":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3486":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3488":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3490":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3492":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U3484.out","add_all__U3494.in0"],
          ["mul_d1__U3486.out","add_all__U3494.in1"],
          ["add_all__U3495.in0","add_all__U3494.out"],
          ["mul_d2__U3488.out","add_all__U3495.in1"],
          ["add_all__U3496.in0","add_all__U3495.out"],
          ["mul_d3__U3490.out","add_all__U3496.in1"],
          ["add_all__U3497.in0","add_all__U3496.out"],
          ["mul_d4__U3492.out","add_all__U3497.in1"],
          ["add_all__U3498.in0","add_all__U3497.out"],
          ["const_term_U3493.out","add_all__U3498.in1"],
          ["self.out","add_all__U3498.out"],
          ["mul_d0__U3484.in0","coeff_0_U3483.out"],
          ["mul_d1__U3486.in0","coeff_1_U3485.out"],
          ["mul_d2__U3488.in0","coeff_2_U3487.out"],
          ["mul_d3__U3490.in0","coeff_3_U3489.out"],
          ["mul_d4__U3492.in0","coeff_4_U3491.out"],
          ["self.d.0","mul_d0__U3484.in1"],
          ["self.d.1","mul_d1__U3486.in1"],
          ["self.d.2","mul_d2__U3488.in1"],
          ["self.d.3","mul_d3__U3490.in1"],
          ["self.d.4","mul_d4__U3492.in1"]
        ]
      },
      "aff__U3500":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U3512":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3513":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3514":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3515":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3516":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U3501":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U3503":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U3505":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U3507":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U3509":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3511":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3502":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3504":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3506":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3508":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3510":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U3502.out","add_all__U3512.in0"],
          ["mul_d1__U3504.out","add_all__U3512.in1"],
          ["add_all__U3513.in0","add_all__U3512.out"],
          ["mul_d2__U3506.out","add_all__U3513.in1"],
          ["add_all__U3514.in0","add_all__U3513.out"],
          ["mul_d3__U3508.out","add_all__U3514.in1"],
          ["add_all__U3515.in0","add_all__U3514.out"],
          ["mul_d4__U3510.out","add_all__U3515.in1"],
          ["add_all__U3516.in0","add_all__U3515.out"],
          ["const_term_U3511.out","add_all__U3516.in1"],
          ["self.out","add_all__U3516.out"],
          ["mul_d0__U3502.in0","coeff_0_U3501.out"],
          ["mul_d1__U3504.in0","coeff_1_U3503.out"],
          ["mul_d2__U3506.in0","coeff_2_U3505.out"],
          ["mul_d3__U3508.in0","coeff_3_U3507.out"],
          ["mul_d4__U3510.in0","coeff_4_U3509.out"],
          ["self.d.0","mul_d0__U3502.in1"],
          ["self.d.1","mul_d1__U3504.in1"],
          ["self.d.2","mul_d2__U3506.in1"],
          ["self.d.3","mul_d3__U3508.in1"],
          ["self.d.4","mul_d4__U3510.in1"]
        ]
      },
      "aff__U3518":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U3530":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3531":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3532":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3533":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3534":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U3519":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U3521":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U3523":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U3525":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U3527":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3529":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3520":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3522":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3524":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3526":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3528":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U3520.out","add_all__U3530.in0"],
          ["mul_d1__U3522.out","add_all__U3530.in1"],
          ["add_all__U3531.in0","add_all__U3530.out"],
          ["mul_d2__U3524.out","add_all__U3531.in1"],
          ["add_all__U3532.in0","add_all__U3531.out"],
          ["mul_d3__U3526.out","add_all__U3532.in1"],
          ["add_all__U3533.in0","add_all__U3532.out"],
          ["mul_d4__U3528.out","add_all__U3533.in1"],
          ["add_all__U3534.in0","add_all__U3533.out"],
          ["const_term_U3529.out","add_all__U3534.in1"],
          ["self.out","add_all__U3534.out"],
          ["mul_d0__U3520.in0","coeff_0_U3519.out"],
          ["mul_d1__U3522.in0","coeff_1_U3521.out"],
          ["mul_d2__U3524.in0","coeff_2_U3523.out"],
          ["mul_d3__U3526.in0","coeff_3_U3525.out"],
          ["mul_d4__U3528.in0","coeff_4_U3527.out"],
          ["self.d.0","mul_d0__U3520.in1"],
          ["self.d.1","mul_d1__U3522.in1"],
          ["self.d.2","mul_d2__U3524.in1"],
          ["self.d.3","mul_d3__U3526.in1"],
          ["self.d.4","mul_d4__U3528.in1"]
        ]
      },
      "aff__U3536":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U3548":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3549":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3550":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3551":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3552":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U3537":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U3539":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U3541":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U3543":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U3545":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3547":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3538":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3540":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3542":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3544":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3546":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U3538.out","add_all__U3548.in0"],
          ["mul_d1__U3540.out","add_all__U3548.in1"],
          ["add_all__U3549.in0","add_all__U3548.out"],
          ["mul_d2__U3542.out","add_all__U3549.in1"],
          ["add_all__U3550.in0","add_all__U3549.out"],
          ["mul_d3__U3544.out","add_all__U3550.in1"],
          ["add_all__U3551.in0","add_all__U3550.out"],
          ["mul_d4__U3546.out","add_all__U3551.in1"],
          ["add_all__U3552.in0","add_all__U3551.out"],
          ["const_term_U3547.out","add_all__U3552.in1"],
          ["self.out","add_all__U3552.out"],
          ["mul_d0__U3538.in0","coeff_0_U3537.out"],
          ["mul_d1__U3540.in0","coeff_1_U3539.out"],
          ["mul_d2__U3542.in0","coeff_2_U3541.out"],
          ["mul_d3__U3544.in0","coeff_3_U3543.out"],
          ["mul_d4__U3546.in0","coeff_4_U3545.out"],
          ["self.d.0","mul_d0__U3538.in1"],
          ["self.d.1","mul_d1__U3540.in1"],
          ["self.d.2","mul_d2__U3542.in1"],
          ["self.d.3","mul_d3__U3544.in1"],
          ["self.d.4","mul_d4__U3546.in1"]
        ]
      },
      "aff__U3554":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U3566":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3567":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3568":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3569":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3570":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U3555":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U3557":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U3559":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U3561":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U3563":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3565":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3556":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3558":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3560":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3562":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3564":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U3556.out","add_all__U3566.in0"],
          ["mul_d1__U3558.out","add_all__U3566.in1"],
          ["add_all__U3567.in0","add_all__U3566.out"],
          ["mul_d2__U3560.out","add_all__U3567.in1"],
          ["add_all__U3568.in0","add_all__U3567.out"],
          ["mul_d3__U3562.out","add_all__U3568.in1"],
          ["add_all__U3569.in0","add_all__U3568.out"],
          ["mul_d4__U3564.out","add_all__U3569.in1"],
          ["add_all__U3570.in0","add_all__U3569.out"],
          ["const_term_U3565.out","add_all__U3570.in1"],
          ["self.out","add_all__U3570.out"],
          ["mul_d0__U3556.in0","coeff_0_U3555.out"],
          ["mul_d1__U3558.in0","coeff_1_U3557.out"],
          ["mul_d2__U3560.in0","coeff_2_U3559.out"],
          ["mul_d3__U3562.in0","coeff_3_U3561.out"],
          ["mul_d4__U3564.in0","coeff_4_U3563.out"],
          ["self.d.0","mul_d0__U3556.in1"],
          ["self.d.1","mul_d1__U3558.in1"],
          ["self.d.2","mul_d2__U3560.in1"],
          ["self.d.3","mul_d3__U3562.in1"],
          ["self.d.4","mul_d4__U3564.in1"]
        ]
      },
      "aff__U3572":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U3584":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3585":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3586":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3587":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3588":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U3573":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U3575":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U3577":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U3579":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U3581":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3583":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3574":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3576":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3578":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3580":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3582":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U3574.out","add_all__U3584.in0"],
          ["mul_d1__U3576.out","add_all__U3584.in1"],
          ["add_all__U3585.in0","add_all__U3584.out"],
          ["mul_d2__U3578.out","add_all__U3585.in1"],
          ["add_all__U3586.in0","add_all__U3585.out"],
          ["mul_d3__U3580.out","add_all__U3586.in1"],
          ["add_all__U3587.in0","add_all__U3586.out"],
          ["mul_d4__U3582.out","add_all__U3587.in1"],
          ["add_all__U3588.in0","add_all__U3587.out"],
          ["const_term_U3583.out","add_all__U3588.in1"],
          ["self.out","add_all__U3588.out"],
          ["mul_d0__U3574.in0","coeff_0_U3573.out"],
          ["mul_d1__U3576.in0","coeff_1_U3575.out"],
          ["mul_d2__U3578.in0","coeff_2_U3577.out"],
          ["mul_d3__U3580.in0","coeff_3_U3579.out"],
          ["mul_d4__U3582.in0","coeff_4_U3581.out"],
          ["self.d.0","mul_d0__U3574.in1"],
          ["self.d.1","mul_d1__U3576.in1"],
          ["self.d.2","mul_d2__U3578.in1"],
          ["self.d.3","mul_d3__U3580.in1"],
          ["self.d.4","mul_d4__U3582.in1"]
        ]
      },
      "aff__U3590":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U3602":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3603":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3604":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3605":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3606":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U3591":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U3593":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U3595":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U3597":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U3599":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3601":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3592":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3594":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3596":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3598":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3600":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U3592.out","add_all__U3602.in0"],
          ["mul_d1__U3594.out","add_all__U3602.in1"],
          ["add_all__U3603.in0","add_all__U3602.out"],
          ["mul_d2__U3596.out","add_all__U3603.in1"],
          ["add_all__U3604.in0","add_all__U3603.out"],
          ["mul_d3__U3598.out","add_all__U3604.in1"],
          ["add_all__U3605.in0","add_all__U3604.out"],
          ["mul_d4__U3600.out","add_all__U3605.in1"],
          ["add_all__U3606.in0","add_all__U3605.out"],
          ["const_term_U3601.out","add_all__U3606.in1"],
          ["self.out","add_all__U3606.out"],
          ["mul_d0__U3592.in0","coeff_0_U3591.out"],
          ["mul_d1__U3594.in0","coeff_1_U3593.out"],
          ["mul_d2__U3596.in0","coeff_2_U3595.out"],
          ["mul_d3__U3598.in0","coeff_3_U3597.out"],
          ["mul_d4__U3600.in0","coeff_4_U3599.out"],
          ["self.d.0","mul_d0__U3592.in1"],
          ["self.d.1","mul_d1__U3594.in1"],
          ["self.d.2","mul_d2__U3596.in1"],
          ["self.d.3","mul_d3__U3598.in1"],
          ["self.d.4","mul_d4__U3600.in1"]
        ]
      },
      "aff__U3608":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U3620":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3621":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3622":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3623":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3624":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U3609":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U3611":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U3613":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U3615":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U3617":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3619":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3610":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3612":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3614":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3616":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3618":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U3610.out","add_all__U3620.in0"],
          ["mul_d1__U3612.out","add_all__U3620.in1"],
          ["add_all__U3621.in0","add_all__U3620.out"],
          ["mul_d2__U3614.out","add_all__U3621.in1"],
          ["add_all__U3622.in0","add_all__U3621.out"],
          ["mul_d3__U3616.out","add_all__U3622.in1"],
          ["add_all__U3623.in0","add_all__U3622.out"],
          ["mul_d4__U3618.out","add_all__U3623.in1"],
          ["add_all__U3624.in0","add_all__U3623.out"],
          ["const_term_U3619.out","add_all__U3624.in1"],
          ["self.out","add_all__U3624.out"],
          ["mul_d0__U3610.in0","coeff_0_U3609.out"],
          ["mul_d1__U3612.in0","coeff_1_U3611.out"],
          ["mul_d2__U3614.in0","coeff_2_U3613.out"],
          ["mul_d3__U3616.in0","coeff_3_U3615.out"],
          ["mul_d4__U3618.in0","coeff_4_U3617.out"],
          ["self.d.0","mul_d0__U3610.in1"],
          ["self.d.1","mul_d1__U3612.in1"],
          ["self.d.2","mul_d2__U3614.in1"],
          ["self.d.3","mul_d3__U3616.in1"],
          ["self.d.4","mul_d4__U3618.in1"]
        ]
      },
      "aff__U3626":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U3638":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3639":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3640":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3641":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3642":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U3627":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U3629":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U3631":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U3633":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U3635":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3637":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3628":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3630":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3632":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3634":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3636":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U3628.out","add_all__U3638.in0"],
          ["mul_d1__U3630.out","add_all__U3638.in1"],
          ["add_all__U3639.in0","add_all__U3638.out"],
          ["mul_d2__U3632.out","add_all__U3639.in1"],
          ["add_all__U3640.in0","add_all__U3639.out"],
          ["mul_d3__U3634.out","add_all__U3640.in1"],
          ["add_all__U3641.in0","add_all__U3640.out"],
          ["mul_d4__U3636.out","add_all__U3641.in1"],
          ["add_all__U3642.in0","add_all__U3641.out"],
          ["const_term_U3637.out","add_all__U3642.in1"],
          ["self.out","add_all__U3642.out"],
          ["mul_d0__U3628.in0","coeff_0_U3627.out"],
          ["mul_d1__U3630.in0","coeff_1_U3629.out"],
          ["mul_d2__U3632.in0","coeff_2_U3631.out"],
          ["mul_d3__U3634.in0","coeff_3_U3633.out"],
          ["mul_d4__U3636.in0","coeff_4_U3635.out"],
          ["self.d.0","mul_d0__U3628.in1"],
          ["self.d.1","mul_d1__U3630.in1"],
          ["self.d.2","mul_d2__U3632.in1"],
          ["self.d.3","mul_d3__U3634.in1"],
          ["self.d.4","mul_d4__U3636.in1"]
        ]
      },
      "aff__U3644":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U3656":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3657":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3658":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3659":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3660":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U3645":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U3647":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U3649":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U3651":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U3653":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3655":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3646":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3648":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3650":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3652":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3654":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U3646.out","add_all__U3656.in0"],
          ["mul_d1__U3648.out","add_all__U3656.in1"],
          ["add_all__U3657.in0","add_all__U3656.out"],
          ["mul_d2__U3650.out","add_all__U3657.in1"],
          ["add_all__U3658.in0","add_all__U3657.out"],
          ["mul_d3__U3652.out","add_all__U3658.in1"],
          ["add_all__U3659.in0","add_all__U3658.out"],
          ["mul_d4__U3654.out","add_all__U3659.in1"],
          ["add_all__U3660.in0","add_all__U3659.out"],
          ["const_term_U3655.out","add_all__U3660.in1"],
          ["self.out","add_all__U3660.out"],
          ["mul_d0__U3646.in0","coeff_0_U3645.out"],
          ["mul_d1__U3648.in0","coeff_1_U3647.out"],
          ["mul_d2__U3650.in0","coeff_2_U3649.out"],
          ["mul_d3__U3652.in0","coeff_3_U3651.out"],
          ["mul_d4__U3654.in0","coeff_4_U3653.out"],
          ["self.d.0","mul_d0__U3646.in1"],
          ["self.d.1","mul_d1__U3648.in1"],
          ["self.d.2","mul_d2__U3650.in1"],
          ["self.d.3","mul_d3__U3652.in1"],
          ["self.d.4","mul_d4__U3654.in1"]
        ]
      },
      "aff__U3662":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U3674":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3675":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3676":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3677":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3678":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U3663":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U3665":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U3667":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U3669":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U3671":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3673":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3664":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3666":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3668":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3670":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3672":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U3664.out","add_all__U3674.in0"],
          ["mul_d1__U3666.out","add_all__U3674.in1"],
          ["add_all__U3675.in0","add_all__U3674.out"],
          ["mul_d2__U3668.out","add_all__U3675.in1"],
          ["add_all__U3676.in0","add_all__U3675.out"],
          ["mul_d3__U3670.out","add_all__U3676.in1"],
          ["add_all__U3677.in0","add_all__U3676.out"],
          ["mul_d4__U3672.out","add_all__U3677.in1"],
          ["add_all__U3678.in0","add_all__U3677.out"],
          ["const_term_U3673.out","add_all__U3678.in1"],
          ["self.out","add_all__U3678.out"],
          ["mul_d0__U3664.in0","coeff_0_U3663.out"],
          ["mul_d1__U3666.in0","coeff_1_U3665.out"],
          ["mul_d2__U3668.in0","coeff_2_U3667.out"],
          ["mul_d3__U3670.in0","coeff_3_U3669.out"],
          ["mul_d4__U3672.in0","coeff_4_U3671.out"],
          ["self.d.0","mul_d0__U3664.in1"],
          ["self.d.1","mul_d1__U3666.in1"],
          ["self.d.2","mul_d2__U3668.in1"],
          ["self.d.3","mul_d3__U3670.in1"],
          ["self.d.4","mul_d4__U3672.in1"]
        ]
      },
      "aff__U3680":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U3692":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3693":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3694":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3695":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3696":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U3681":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U3683":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U3685":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U3687":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U3689":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3691":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3682":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3684":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3686":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3688":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3690":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U3682.out","add_all__U3692.in0"],
          ["mul_d1__U3684.out","add_all__U3692.in1"],
          ["add_all__U3693.in0","add_all__U3692.out"],
          ["mul_d2__U3686.out","add_all__U3693.in1"],
          ["add_all__U3694.in0","add_all__U3693.out"],
          ["mul_d3__U3688.out","add_all__U3694.in1"],
          ["add_all__U3695.in0","add_all__U3694.out"],
          ["mul_d4__U3690.out","add_all__U3695.in1"],
          ["add_all__U3696.in0","add_all__U3695.out"],
          ["const_term_U3691.out","add_all__U3696.in1"],
          ["self.out","add_all__U3696.out"],
          ["mul_d0__U3682.in0","coeff_0_U3681.out"],
          ["mul_d1__U3684.in0","coeff_1_U3683.out"],
          ["mul_d2__U3686.in0","coeff_2_U3685.out"],
          ["mul_d3__U3688.in0","coeff_3_U3687.out"],
          ["mul_d4__U3690.in0","coeff_4_U3689.out"],
          ["self.d.0","mul_d0__U3682.in1"],
          ["self.d.1","mul_d1__U3684.in1"],
          ["self.d.2","mul_d2__U3686.in1"],
          ["self.d.3","mul_d3__U3688.in1"],
          ["self.d.4","mul_d4__U3690.in1"]
        ]
      },
      "aff__U3698":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U3710":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3711":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3712":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3713":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3714":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U3699":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U3701":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U3703":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U3705":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U3707":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3709":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3700":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3702":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3704":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3706":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3708":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U3700.out","add_all__U3710.in0"],
          ["mul_d1__U3702.out","add_all__U3710.in1"],
          ["add_all__U3711.in0","add_all__U3710.out"],
          ["mul_d2__U3704.out","add_all__U3711.in1"],
          ["add_all__U3712.in0","add_all__U3711.out"],
          ["mul_d3__U3706.out","add_all__U3712.in1"],
          ["add_all__U3713.in0","add_all__U3712.out"],
          ["mul_d4__U3708.out","add_all__U3713.in1"],
          ["add_all__U3714.in0","add_all__U3713.out"],
          ["const_term_U3709.out","add_all__U3714.in1"],
          ["self.out","add_all__U3714.out"],
          ["mul_d0__U3700.in0","coeff_0_U3699.out"],
          ["mul_d1__U3702.in0","coeff_1_U3701.out"],
          ["mul_d2__U3704.in0","coeff_2_U3703.out"],
          ["mul_d3__U3706.in0","coeff_3_U3705.out"],
          ["mul_d4__U3708.in0","coeff_4_U3707.out"],
          ["self.d.0","mul_d0__U3700.in1"],
          ["self.d.1","mul_d1__U3702.in1"],
          ["self.d.2","mul_d2__U3704.in1"],
          ["self.d.3","mul_d3__U3706.in1"],
          ["self.d.4","mul_d4__U3708.in1"]
        ]
      },
      "aff__U3716":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U3728":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3729":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3730":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3731":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3732":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U3717":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U3719":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U3721":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U3723":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U3725":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3727":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3718":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3720":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3722":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3724":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3726":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U3718.out","add_all__U3728.in0"],
          ["mul_d1__U3720.out","add_all__U3728.in1"],
          ["add_all__U3729.in0","add_all__U3728.out"],
          ["mul_d2__U3722.out","add_all__U3729.in1"],
          ["add_all__U3730.in0","add_all__U3729.out"],
          ["mul_d3__U3724.out","add_all__U3730.in1"],
          ["add_all__U3731.in0","add_all__U3730.out"],
          ["mul_d4__U3726.out","add_all__U3731.in1"],
          ["add_all__U3732.in0","add_all__U3731.out"],
          ["const_term_U3727.out","add_all__U3732.in1"],
          ["self.out","add_all__U3732.out"],
          ["mul_d0__U3718.in0","coeff_0_U3717.out"],
          ["mul_d1__U3720.in0","coeff_1_U3719.out"],
          ["mul_d2__U3722.in0","coeff_2_U3721.out"],
          ["mul_d3__U3724.in0","coeff_3_U3723.out"],
          ["mul_d4__U3726.in0","coeff_4_U3725.out"],
          ["self.d.0","mul_d0__U3718.in1"],
          ["self.d.1","mul_d1__U3720.in1"],
          ["self.d.2","mul_d2__U3722.in1"],
          ["self.d.3","mul_d3__U3724.in1"],
          ["self.d.4","mul_d4__U3726.in1"]
        ]
      },
      "aff__U3734":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U3746":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3747":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3748":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3749":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3750":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U3735":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U3737":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U3739":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U3741":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U3743":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3745":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3736":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3738":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3740":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3742":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3744":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U3736.out","add_all__U3746.in0"],
          ["mul_d1__U3738.out","add_all__U3746.in1"],
          ["add_all__U3747.in0","add_all__U3746.out"],
          ["mul_d2__U3740.out","add_all__U3747.in1"],
          ["add_all__U3748.in0","add_all__U3747.out"],
          ["mul_d3__U3742.out","add_all__U3748.in1"],
          ["add_all__U3749.in0","add_all__U3748.out"],
          ["mul_d4__U3744.out","add_all__U3749.in1"],
          ["add_all__U3750.in0","add_all__U3749.out"],
          ["const_term_U3745.out","add_all__U3750.in1"],
          ["self.out","add_all__U3750.out"],
          ["mul_d0__U3736.in0","coeff_0_U3735.out"],
          ["mul_d1__U3738.in0","coeff_1_U3737.out"],
          ["mul_d2__U3740.in0","coeff_2_U3739.out"],
          ["mul_d3__U3742.in0","coeff_3_U3741.out"],
          ["mul_d4__U3744.in0","coeff_4_U3743.out"],
          ["self.d.0","mul_d0__U3736.in1"],
          ["self.d.1","mul_d1__U3738.in1"],
          ["self.d.2","mul_d2__U3740.in1"],
          ["self.d.3","mul_d3__U3742.in1"],
          ["self.d.4","mul_d4__U3744.in1"]
        ]
      },
      "aff__U3752":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U3764":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3765":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3766":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3767":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3768":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U3753":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U3755":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U3757":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U3759":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U3761":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3763":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3754":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3756":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3758":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3760":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3762":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U3754.out","add_all__U3764.in0"],
          ["mul_d1__U3756.out","add_all__U3764.in1"],
          ["add_all__U3765.in0","add_all__U3764.out"],
          ["mul_d2__U3758.out","add_all__U3765.in1"],
          ["add_all__U3766.in0","add_all__U3765.out"],
          ["mul_d3__U3760.out","add_all__U3766.in1"],
          ["add_all__U3767.in0","add_all__U3766.out"],
          ["mul_d4__U3762.out","add_all__U3767.in1"],
          ["add_all__U3768.in0","add_all__U3767.out"],
          ["const_term_U3763.out","add_all__U3768.in1"],
          ["self.out","add_all__U3768.out"],
          ["mul_d0__U3754.in0","coeff_0_U3753.out"],
          ["mul_d1__U3756.in0","coeff_1_U3755.out"],
          ["mul_d2__U3758.in0","coeff_2_U3757.out"],
          ["mul_d3__U3760.in0","coeff_3_U3759.out"],
          ["mul_d4__U3762.in0","coeff_4_U3761.out"],
          ["self.d.0","mul_d0__U3754.in1"],
          ["self.d.1","mul_d1__U3756.in1"],
          ["self.d.2","mul_d2__U3758.in1"],
          ["self.d.3","mul_d3__U3760.in1"],
          ["self.d.4","mul_d4__U3762.in1"]
        ]
      },
      "aff__U3770":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U3782":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3783":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3784":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3785":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3786":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U3771":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U3773":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U3775":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U3777":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U3779":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3781":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3772":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3774":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3776":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3778":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3780":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U3772.out","add_all__U3782.in0"],
          ["mul_d1__U3774.out","add_all__U3782.in1"],
          ["add_all__U3783.in0","add_all__U3782.out"],
          ["mul_d2__U3776.out","add_all__U3783.in1"],
          ["add_all__U3784.in0","add_all__U3783.out"],
          ["mul_d3__U3778.out","add_all__U3784.in1"],
          ["add_all__U3785.in0","add_all__U3784.out"],
          ["mul_d4__U3780.out","add_all__U3785.in1"],
          ["add_all__U3786.in0","add_all__U3785.out"],
          ["const_term_U3781.out","add_all__U3786.in1"],
          ["self.out","add_all__U3786.out"],
          ["mul_d0__U3772.in0","coeff_0_U3771.out"],
          ["mul_d1__U3774.in0","coeff_1_U3773.out"],
          ["mul_d2__U3776.in0","coeff_2_U3775.out"],
          ["mul_d3__U3778.in0","coeff_3_U3777.out"],
          ["mul_d4__U3780.in0","coeff_4_U3779.out"],
          ["self.d.0","mul_d0__U3772.in1"],
          ["self.d.1","mul_d1__U3774.in1"],
          ["self.d.2","mul_d2__U3776.in1"],
          ["self.d.3","mul_d3__U3778.in1"],
          ["self.d.4","mul_d4__U3780.in1"]
        ]
      },
      "aff__U3788":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U3800":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3801":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3802":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3803":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3804":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U3789":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U3791":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U3793":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U3795":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U3797":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3799":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3790":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3792":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3794":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3796":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3798":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U3790.out","add_all__U3800.in0"],
          ["mul_d1__U3792.out","add_all__U3800.in1"],
          ["add_all__U3801.in0","add_all__U3800.out"],
          ["mul_d2__U3794.out","add_all__U3801.in1"],
          ["add_all__U3802.in0","add_all__U3801.out"],
          ["mul_d3__U3796.out","add_all__U3802.in1"],
          ["add_all__U3803.in0","add_all__U3802.out"],
          ["mul_d4__U3798.out","add_all__U3803.in1"],
          ["add_all__U3804.in0","add_all__U3803.out"],
          ["const_term_U3799.out","add_all__U3804.in1"],
          ["self.out","add_all__U3804.out"],
          ["mul_d0__U3790.in0","coeff_0_U3789.out"],
          ["mul_d1__U3792.in0","coeff_1_U3791.out"],
          ["mul_d2__U3794.in0","coeff_2_U3793.out"],
          ["mul_d3__U3796.in0","coeff_3_U3795.out"],
          ["mul_d4__U3798.in0","coeff_4_U3797.out"],
          ["self.d.0","mul_d0__U3790.in1"],
          ["self.d.1","mul_d1__U3792.in1"],
          ["self.d.2","mul_d2__U3794.in1"],
          ["self.d.3","mul_d3__U3796.in1"],
          ["self.d.4","mul_d4__U3798.in1"]
        ]
      },
      "aff__U3806":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U3818":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3819":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3820":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3821":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3822":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U3807":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U3809":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U3811":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U3813":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U3815":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3817":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3808":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3810":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3812":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3814":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3816":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U3808.out","add_all__U3818.in0"],
          ["mul_d1__U3810.out","add_all__U3818.in1"],
          ["add_all__U3819.in0","add_all__U3818.out"],
          ["mul_d2__U3812.out","add_all__U3819.in1"],
          ["add_all__U3820.in0","add_all__U3819.out"],
          ["mul_d3__U3814.out","add_all__U3820.in1"],
          ["add_all__U3821.in0","add_all__U3820.out"],
          ["mul_d4__U3816.out","add_all__U3821.in1"],
          ["add_all__U3822.in0","add_all__U3821.out"],
          ["const_term_U3817.out","add_all__U3822.in1"],
          ["self.out","add_all__U3822.out"],
          ["mul_d0__U3808.in0","coeff_0_U3807.out"],
          ["mul_d1__U3810.in0","coeff_1_U3809.out"],
          ["mul_d2__U3812.in0","coeff_2_U3811.out"],
          ["mul_d3__U3814.in0","coeff_3_U3813.out"],
          ["mul_d4__U3816.in0","coeff_4_U3815.out"],
          ["self.d.0","mul_d0__U3808.in1"],
          ["self.d.1","mul_d1__U3810.in1"],
          ["self.d.2","mul_d2__U3812.in1"],
          ["self.d.3","mul_d3__U3814.in1"],
          ["self.d.4","mul_d4__U3816.in1"]
        ]
      },
      "aff__U3824":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U3836":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3837":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3838":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3839":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3840":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U3825":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U3827":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U3829":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U3831":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U3833":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3835":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3826":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3828":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3830":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3832":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3834":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U3826.out","add_all__U3836.in0"],
          ["mul_d1__U3828.out","add_all__U3836.in1"],
          ["add_all__U3837.in0","add_all__U3836.out"],
          ["mul_d2__U3830.out","add_all__U3837.in1"],
          ["add_all__U3838.in0","add_all__U3837.out"],
          ["mul_d3__U3832.out","add_all__U3838.in1"],
          ["add_all__U3839.in0","add_all__U3838.out"],
          ["mul_d4__U3834.out","add_all__U3839.in1"],
          ["add_all__U3840.in0","add_all__U3839.out"],
          ["const_term_U3835.out","add_all__U3840.in1"],
          ["self.out","add_all__U3840.out"],
          ["mul_d0__U3826.in0","coeff_0_U3825.out"],
          ["mul_d1__U3828.in0","coeff_1_U3827.out"],
          ["mul_d2__U3830.in0","coeff_2_U3829.out"],
          ["mul_d3__U3832.in0","coeff_3_U3831.out"],
          ["mul_d4__U3834.in0","coeff_4_U3833.out"],
          ["self.d.0","mul_d0__U3826.in1"],
          ["self.d.1","mul_d1__U3828.in1"],
          ["self.d.2","mul_d2__U3830.in1"],
          ["self.d.3","mul_d3__U3832.in1"],
          ["self.d.4","mul_d4__U3834.in1"]
        ]
      },
      "aff__U3842":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U3854":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3855":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3856":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3857":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3858":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U3843":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U3845":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U3847":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U3849":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U3851":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3853":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3844":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3846":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3848":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3850":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3852":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U3844.out","add_all__U3854.in0"],
          ["mul_d1__U3846.out","add_all__U3854.in1"],
          ["add_all__U3855.in0","add_all__U3854.out"],
          ["mul_d2__U3848.out","add_all__U3855.in1"],
          ["add_all__U3856.in0","add_all__U3855.out"],
          ["mul_d3__U3850.out","add_all__U3856.in1"],
          ["add_all__U3857.in0","add_all__U3856.out"],
          ["mul_d4__U3852.out","add_all__U3857.in1"],
          ["add_all__U3858.in0","add_all__U3857.out"],
          ["const_term_U3853.out","add_all__U3858.in1"],
          ["self.out","add_all__U3858.out"],
          ["mul_d0__U3844.in0","coeff_0_U3843.out"],
          ["mul_d1__U3846.in0","coeff_1_U3845.out"],
          ["mul_d2__U3848.in0","coeff_2_U3847.out"],
          ["mul_d3__U3850.in0","coeff_3_U3849.out"],
          ["mul_d4__U3852.in0","coeff_4_U3851.out"],
          ["self.d.0","mul_d0__U3844.in1"],
          ["self.d.1","mul_d1__U3846.in1"],
          ["self.d.2","mul_d2__U3848.in1"],
          ["self.d.3","mul_d3__U3850.in1"],
          ["self.d.4","mul_d4__U3852.in1"]
        ]
      },
      "aff__U3860":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U3872":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3873":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3874":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3875":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3876":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U3861":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U3863":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U3865":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U3867":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U3869":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3871":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3862":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3864":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3866":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3868":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3870":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U3862.out","add_all__U3872.in0"],
          ["mul_d1__U3864.out","add_all__U3872.in1"],
          ["add_all__U3873.in0","add_all__U3872.out"],
          ["mul_d2__U3866.out","add_all__U3873.in1"],
          ["add_all__U3874.in0","add_all__U3873.out"],
          ["mul_d3__U3868.out","add_all__U3874.in1"],
          ["add_all__U3875.in0","add_all__U3874.out"],
          ["mul_d4__U3870.out","add_all__U3875.in1"],
          ["add_all__U3876.in0","add_all__U3875.out"],
          ["const_term_U3871.out","add_all__U3876.in1"],
          ["self.out","add_all__U3876.out"],
          ["mul_d0__U3862.in0","coeff_0_U3861.out"],
          ["mul_d1__U3864.in0","coeff_1_U3863.out"],
          ["mul_d2__U3866.in0","coeff_2_U3865.out"],
          ["mul_d3__U3868.in0","coeff_3_U3867.out"],
          ["mul_d4__U3870.in0","coeff_4_U3869.out"],
          ["self.d.0","mul_d0__U3862.in1"],
          ["self.d.1","mul_d1__U3864.in1"],
          ["self.d.2","mul_d2__U3866.in1"],
          ["self.d.3","mul_d3__U3868.in1"],
          ["self.d.4","mul_d4__U3870.in1"]
        ]
      },
      "aff__U387":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U395":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U396":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U397":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U388":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U390":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U392":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U394":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U389":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U391":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U393":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U389.out","add_all__U395.in0"],
          ["mul_d1__U391.out","add_all__U395.in1"],
          ["add_all__U396.in0","add_all__U395.out"],
          ["mul_d2__U393.out","add_all__U396.in1"],
          ["add_all__U397.in0","add_all__U396.out"],
          ["const_term_U394.out","add_all__U397.in1"],
          ["self.out","add_all__U397.out"],
          ["mul_d0__U389.in0","coeff_0_U388.out"],
          ["mul_d1__U391.in0","coeff_1_U390.out"],
          ["mul_d2__U393.in0","coeff_2_U392.out"],
          ["self.d.0","mul_d0__U389.in1"],
          ["self.d.1","mul_d1__U391.in1"],
          ["self.d.2","mul_d2__U393.in1"]
        ]
      },
      "aff__U3878":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U3890":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3891":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3892":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3893":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3894":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U3879":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U3881":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U3883":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U3885":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U3887":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3889":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3880":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3882":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3884":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3886":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3888":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U3880.out","add_all__U3890.in0"],
          ["mul_d1__U3882.out","add_all__U3890.in1"],
          ["add_all__U3891.in0","add_all__U3890.out"],
          ["mul_d2__U3884.out","add_all__U3891.in1"],
          ["add_all__U3892.in0","add_all__U3891.out"],
          ["mul_d3__U3886.out","add_all__U3892.in1"],
          ["add_all__U3893.in0","add_all__U3892.out"],
          ["mul_d4__U3888.out","add_all__U3893.in1"],
          ["add_all__U3894.in0","add_all__U3893.out"],
          ["const_term_U3889.out","add_all__U3894.in1"],
          ["self.out","add_all__U3894.out"],
          ["mul_d0__U3880.in0","coeff_0_U3879.out"],
          ["mul_d1__U3882.in0","coeff_1_U3881.out"],
          ["mul_d2__U3884.in0","coeff_2_U3883.out"],
          ["mul_d3__U3886.in0","coeff_3_U3885.out"],
          ["mul_d4__U3888.in0","coeff_4_U3887.out"],
          ["self.d.0","mul_d0__U3880.in1"],
          ["self.d.1","mul_d1__U3882.in1"],
          ["self.d.2","mul_d2__U3884.in1"],
          ["self.d.3","mul_d3__U3886.in1"],
          ["self.d.4","mul_d4__U3888.in1"]
        ]
      },
      "aff__U3896":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U3908":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3909":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3910":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3911":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3912":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U3897":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U3899":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U3901":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U3903":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U3905":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3907":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3898":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3900":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3902":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3904":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3906":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U3898.out","add_all__U3908.in0"],
          ["mul_d1__U3900.out","add_all__U3908.in1"],
          ["add_all__U3909.in0","add_all__U3908.out"],
          ["mul_d2__U3902.out","add_all__U3909.in1"],
          ["add_all__U3910.in0","add_all__U3909.out"],
          ["mul_d3__U3904.out","add_all__U3910.in1"],
          ["add_all__U3911.in0","add_all__U3910.out"],
          ["mul_d4__U3906.out","add_all__U3911.in1"],
          ["add_all__U3912.in0","add_all__U3911.out"],
          ["const_term_U3907.out","add_all__U3912.in1"],
          ["self.out","add_all__U3912.out"],
          ["mul_d0__U3898.in0","coeff_0_U3897.out"],
          ["mul_d1__U3900.in0","coeff_1_U3899.out"],
          ["mul_d2__U3902.in0","coeff_2_U3901.out"],
          ["mul_d3__U3904.in0","coeff_3_U3903.out"],
          ["mul_d4__U3906.in0","coeff_4_U3905.out"],
          ["self.d.0","mul_d0__U3898.in1"],
          ["self.d.1","mul_d1__U3900.in1"],
          ["self.d.2","mul_d2__U3902.in1"],
          ["self.d.3","mul_d3__U3904.in1"],
          ["self.d.4","mul_d4__U3906.in1"]
        ]
      },
      "aff__U3914":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U3926":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3927":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3928":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3929":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3930":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U3915":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U3917":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U3919":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U3921":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U3923":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3925":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3916":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3918":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3920":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3922":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3924":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U3916.out","add_all__U3926.in0"],
          ["mul_d1__U3918.out","add_all__U3926.in1"],
          ["add_all__U3927.in0","add_all__U3926.out"],
          ["mul_d2__U3920.out","add_all__U3927.in1"],
          ["add_all__U3928.in0","add_all__U3927.out"],
          ["mul_d3__U3922.out","add_all__U3928.in1"],
          ["add_all__U3929.in0","add_all__U3928.out"],
          ["mul_d4__U3924.out","add_all__U3929.in1"],
          ["add_all__U3930.in0","add_all__U3929.out"],
          ["const_term_U3925.out","add_all__U3930.in1"],
          ["self.out","add_all__U3930.out"],
          ["mul_d0__U3916.in0","coeff_0_U3915.out"],
          ["mul_d1__U3918.in0","coeff_1_U3917.out"],
          ["mul_d2__U3920.in0","coeff_2_U3919.out"],
          ["mul_d3__U3922.in0","coeff_3_U3921.out"],
          ["mul_d4__U3924.in0","coeff_4_U3923.out"],
          ["self.d.0","mul_d0__U3916.in1"],
          ["self.d.1","mul_d1__U3918.in1"],
          ["self.d.2","mul_d2__U3920.in1"],
          ["self.d.3","mul_d3__U3922.in1"],
          ["self.d.4","mul_d4__U3924.in1"]
        ]
      },
      "aff__U3932":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U3944":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3945":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3946":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3947":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3948":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U3933":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U3935":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U3937":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U3939":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U3941":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3943":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3934":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3936":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3938":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3940":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3942":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U3934.out","add_all__U3944.in0"],
          ["mul_d1__U3936.out","add_all__U3944.in1"],
          ["add_all__U3945.in0","add_all__U3944.out"],
          ["mul_d2__U3938.out","add_all__U3945.in1"],
          ["add_all__U3946.in0","add_all__U3945.out"],
          ["mul_d3__U3940.out","add_all__U3946.in1"],
          ["add_all__U3947.in0","add_all__U3946.out"],
          ["mul_d4__U3942.out","add_all__U3947.in1"],
          ["add_all__U3948.in0","add_all__U3947.out"],
          ["const_term_U3943.out","add_all__U3948.in1"],
          ["self.out","add_all__U3948.out"],
          ["mul_d0__U3934.in0","coeff_0_U3933.out"],
          ["mul_d1__U3936.in0","coeff_1_U3935.out"],
          ["mul_d2__U3938.in0","coeff_2_U3937.out"],
          ["mul_d3__U3940.in0","coeff_3_U3939.out"],
          ["mul_d4__U3942.in0","coeff_4_U3941.out"],
          ["self.d.0","mul_d0__U3934.in1"],
          ["self.d.1","mul_d1__U3936.in1"],
          ["self.d.2","mul_d2__U3938.in1"],
          ["self.d.3","mul_d3__U3940.in1"],
          ["self.d.4","mul_d4__U3942.in1"]
        ]
      },
      "aff__U3950":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U3962":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3963":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3964":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3965":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3966":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U3951":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U3953":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U3955":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U3957":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U3959":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3961":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3952":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3954":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3956":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3958":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3960":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U3952.out","add_all__U3962.in0"],
          ["mul_d1__U3954.out","add_all__U3962.in1"],
          ["add_all__U3963.in0","add_all__U3962.out"],
          ["mul_d2__U3956.out","add_all__U3963.in1"],
          ["add_all__U3964.in0","add_all__U3963.out"],
          ["mul_d3__U3958.out","add_all__U3964.in1"],
          ["add_all__U3965.in0","add_all__U3964.out"],
          ["mul_d4__U3960.out","add_all__U3965.in1"],
          ["add_all__U3966.in0","add_all__U3965.out"],
          ["const_term_U3961.out","add_all__U3966.in1"],
          ["self.out","add_all__U3966.out"],
          ["mul_d0__U3952.in0","coeff_0_U3951.out"],
          ["mul_d1__U3954.in0","coeff_1_U3953.out"],
          ["mul_d2__U3956.in0","coeff_2_U3955.out"],
          ["mul_d3__U3958.in0","coeff_3_U3957.out"],
          ["mul_d4__U3960.in0","coeff_4_U3959.out"],
          ["self.d.0","mul_d0__U3952.in1"],
          ["self.d.1","mul_d1__U3954.in1"],
          ["self.d.2","mul_d2__U3956.in1"],
          ["self.d.3","mul_d3__U3958.in1"],
          ["self.d.4","mul_d4__U3960.in1"]
        ]
      },
      "aff__U3968":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U3980":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3981":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3982":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3983":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3984":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U3969":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U3971":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U3973":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U3975":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U3977":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3979":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3970":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3972":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3974":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3976":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3978":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U3970.out","add_all__U3980.in0"],
          ["mul_d1__U3972.out","add_all__U3980.in1"],
          ["add_all__U3981.in0","add_all__U3980.out"],
          ["mul_d2__U3974.out","add_all__U3981.in1"],
          ["add_all__U3982.in0","add_all__U3981.out"],
          ["mul_d3__U3976.out","add_all__U3982.in1"],
          ["add_all__U3983.in0","add_all__U3982.out"],
          ["mul_d4__U3978.out","add_all__U3983.in1"],
          ["add_all__U3984.in0","add_all__U3983.out"],
          ["const_term_U3979.out","add_all__U3984.in1"],
          ["self.out","add_all__U3984.out"],
          ["mul_d0__U3970.in0","coeff_0_U3969.out"],
          ["mul_d1__U3972.in0","coeff_1_U3971.out"],
          ["mul_d2__U3974.in0","coeff_2_U3973.out"],
          ["mul_d3__U3976.in0","coeff_3_U3975.out"],
          ["mul_d4__U3978.in0","coeff_4_U3977.out"],
          ["self.d.0","mul_d0__U3970.in1"],
          ["self.d.1","mul_d1__U3972.in1"],
          ["self.d.2","mul_d2__U3974.in1"],
          ["self.d.3","mul_d3__U3976.in1"],
          ["self.d.4","mul_d4__U3978.in1"]
        ]
      },
      "aff__U3986":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U3998":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3999":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4000":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4001":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4002":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U3987":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U3989":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U3991":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U3993":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U3995":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3997":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3988":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3990":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3992":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3994":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3996":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U3988.out","add_all__U3998.in0"],
          ["mul_d1__U3990.out","add_all__U3998.in1"],
          ["add_all__U3999.in0","add_all__U3998.out"],
          ["mul_d2__U3992.out","add_all__U3999.in1"],
          ["add_all__U4000.in0","add_all__U3999.out"],
          ["mul_d3__U3994.out","add_all__U4000.in1"],
          ["add_all__U4001.in0","add_all__U4000.out"],
          ["mul_d4__U3996.out","add_all__U4001.in1"],
          ["add_all__U4002.in0","add_all__U4001.out"],
          ["const_term_U3997.out","add_all__U4002.in1"],
          ["self.out","add_all__U4002.out"],
          ["mul_d0__U3988.in0","coeff_0_U3987.out"],
          ["mul_d1__U3990.in0","coeff_1_U3989.out"],
          ["mul_d2__U3992.in0","coeff_2_U3991.out"],
          ["mul_d3__U3994.in0","coeff_3_U3993.out"],
          ["mul_d4__U3996.in0","coeff_4_U3995.out"],
          ["self.d.0","mul_d0__U3988.in1"],
          ["self.d.1","mul_d1__U3990.in1"],
          ["self.d.2","mul_d2__U3992.in1"],
          ["self.d.3","mul_d3__U3994.in1"],
          ["self.d.4","mul_d4__U3996.in1"]
        ]
      },
      "aff__U4004":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U4016":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4017":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4018":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4019":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4020":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U4005":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U4007":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U4009":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U4011":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U4013":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4015":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4006":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4008":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4010":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4012":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4014":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U4006.out","add_all__U4016.in0"],
          ["mul_d1__U4008.out","add_all__U4016.in1"],
          ["add_all__U4017.in0","add_all__U4016.out"],
          ["mul_d2__U4010.out","add_all__U4017.in1"],
          ["add_all__U4018.in0","add_all__U4017.out"],
          ["mul_d3__U4012.out","add_all__U4018.in1"],
          ["add_all__U4019.in0","add_all__U4018.out"],
          ["mul_d4__U4014.out","add_all__U4019.in1"],
          ["add_all__U4020.in0","add_all__U4019.out"],
          ["const_term_U4015.out","add_all__U4020.in1"],
          ["self.out","add_all__U4020.out"],
          ["mul_d0__U4006.in0","coeff_0_U4005.out"],
          ["mul_d1__U4008.in0","coeff_1_U4007.out"],
          ["mul_d2__U4010.in0","coeff_2_U4009.out"],
          ["mul_d3__U4012.in0","coeff_3_U4011.out"],
          ["mul_d4__U4014.in0","coeff_4_U4013.out"],
          ["self.d.0","mul_d0__U4006.in1"],
          ["self.d.1","mul_d1__U4008.in1"],
          ["self.d.2","mul_d2__U4010.in1"],
          ["self.d.3","mul_d3__U4012.in1"],
          ["self.d.4","mul_d4__U4014.in1"]
        ]
      },
      "aff__U4022":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U4034":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4035":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4036":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4037":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4038":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U4023":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U4025":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U4027":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U4029":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U4031":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4033":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4024":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4026":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4028":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4030":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4032":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U4024.out","add_all__U4034.in0"],
          ["mul_d1__U4026.out","add_all__U4034.in1"],
          ["add_all__U4035.in0","add_all__U4034.out"],
          ["mul_d2__U4028.out","add_all__U4035.in1"],
          ["add_all__U4036.in0","add_all__U4035.out"],
          ["mul_d3__U4030.out","add_all__U4036.in1"],
          ["add_all__U4037.in0","add_all__U4036.out"],
          ["mul_d4__U4032.out","add_all__U4037.in1"],
          ["add_all__U4038.in0","add_all__U4037.out"],
          ["const_term_U4033.out","add_all__U4038.in1"],
          ["self.out","add_all__U4038.out"],
          ["mul_d0__U4024.in0","coeff_0_U4023.out"],
          ["mul_d1__U4026.in0","coeff_1_U4025.out"],
          ["mul_d2__U4028.in0","coeff_2_U4027.out"],
          ["mul_d3__U4030.in0","coeff_3_U4029.out"],
          ["mul_d4__U4032.in0","coeff_4_U4031.out"],
          ["self.d.0","mul_d0__U4024.in1"],
          ["self.d.1","mul_d1__U4026.in1"],
          ["self.d.2","mul_d2__U4028.in1"],
          ["self.d.3","mul_d3__U4030.in1"],
          ["self.d.4","mul_d4__U4032.in1"]
        ]
      },
      "aff__U4040":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U4052":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4053":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4054":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4055":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4056":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U4041":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U4043":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U4045":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U4047":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U4049":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4051":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4042":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4044":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4046":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4048":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4050":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U4042.out","add_all__U4052.in0"],
          ["mul_d1__U4044.out","add_all__U4052.in1"],
          ["add_all__U4053.in0","add_all__U4052.out"],
          ["mul_d2__U4046.out","add_all__U4053.in1"],
          ["add_all__U4054.in0","add_all__U4053.out"],
          ["mul_d3__U4048.out","add_all__U4054.in1"],
          ["add_all__U4055.in0","add_all__U4054.out"],
          ["mul_d4__U4050.out","add_all__U4055.in1"],
          ["add_all__U4056.in0","add_all__U4055.out"],
          ["const_term_U4051.out","add_all__U4056.in1"],
          ["self.out","add_all__U4056.out"],
          ["mul_d0__U4042.in0","coeff_0_U4041.out"],
          ["mul_d1__U4044.in0","coeff_1_U4043.out"],
          ["mul_d2__U4046.in0","coeff_2_U4045.out"],
          ["mul_d3__U4048.in0","coeff_3_U4047.out"],
          ["mul_d4__U4050.in0","coeff_4_U4049.out"],
          ["self.d.0","mul_d0__U4042.in1"],
          ["self.d.1","mul_d1__U4044.in1"],
          ["self.d.2","mul_d2__U4046.in1"],
          ["self.d.3","mul_d3__U4048.in1"],
          ["self.d.4","mul_d4__U4050.in1"]
        ]
      },
      "aff__U4058":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U4070":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4071":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4072":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4073":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4074":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U4059":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U4061":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U4063":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U4065":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U4067":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4069":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4060":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4062":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4064":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4066":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4068":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U4060.out","add_all__U4070.in0"],
          ["mul_d1__U4062.out","add_all__U4070.in1"],
          ["add_all__U4071.in0","add_all__U4070.out"],
          ["mul_d2__U4064.out","add_all__U4071.in1"],
          ["add_all__U4072.in0","add_all__U4071.out"],
          ["mul_d3__U4066.out","add_all__U4072.in1"],
          ["add_all__U4073.in0","add_all__U4072.out"],
          ["mul_d4__U4068.out","add_all__U4073.in1"],
          ["add_all__U4074.in0","add_all__U4073.out"],
          ["const_term_U4069.out","add_all__U4074.in1"],
          ["self.out","add_all__U4074.out"],
          ["mul_d0__U4060.in0","coeff_0_U4059.out"],
          ["mul_d1__U4062.in0","coeff_1_U4061.out"],
          ["mul_d2__U4064.in0","coeff_2_U4063.out"],
          ["mul_d3__U4066.in0","coeff_3_U4065.out"],
          ["mul_d4__U4068.in0","coeff_4_U4067.out"],
          ["self.d.0","mul_d0__U4060.in1"],
          ["self.d.1","mul_d1__U4062.in1"],
          ["self.d.2","mul_d2__U4064.in1"],
          ["self.d.3","mul_d3__U4066.in1"],
          ["self.d.4","mul_d4__U4068.in1"]
        ]
      },
      "aff__U4076":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U4088":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4089":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4090":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4091":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4092":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U4077":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U4079":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U4081":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U4083":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U4085":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4087":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4078":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4080":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4082":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4084":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4086":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U4078.out","add_all__U4088.in0"],
          ["mul_d1__U4080.out","add_all__U4088.in1"],
          ["add_all__U4089.in0","add_all__U4088.out"],
          ["mul_d2__U4082.out","add_all__U4089.in1"],
          ["add_all__U4090.in0","add_all__U4089.out"],
          ["mul_d3__U4084.out","add_all__U4090.in1"],
          ["add_all__U4091.in0","add_all__U4090.out"],
          ["mul_d4__U4086.out","add_all__U4091.in1"],
          ["add_all__U4092.in0","add_all__U4091.out"],
          ["const_term_U4087.out","add_all__U4092.in1"],
          ["self.out","add_all__U4092.out"],
          ["mul_d0__U4078.in0","coeff_0_U4077.out"],
          ["mul_d1__U4080.in0","coeff_1_U4079.out"],
          ["mul_d2__U4082.in0","coeff_2_U4081.out"],
          ["mul_d3__U4084.in0","coeff_3_U4083.out"],
          ["mul_d4__U4086.in0","coeff_4_U4085.out"],
          ["self.d.0","mul_d0__U4078.in1"],
          ["self.d.1","mul_d1__U4080.in1"],
          ["self.d.2","mul_d2__U4082.in1"],
          ["self.d.3","mul_d3__U4084.in1"],
          ["self.d.4","mul_d4__U4086.in1"]
        ]
      },
      "aff__U4094":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U4106":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4107":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4108":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4109":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4110":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U4095":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U4097":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U4099":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U4101":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U4103":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4105":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4096":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4098":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4100":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4102":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4104":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U4096.out","add_all__U4106.in0"],
          ["mul_d1__U4098.out","add_all__U4106.in1"],
          ["add_all__U4107.in0","add_all__U4106.out"],
          ["mul_d2__U4100.out","add_all__U4107.in1"],
          ["add_all__U4108.in0","add_all__U4107.out"],
          ["mul_d3__U4102.out","add_all__U4108.in1"],
          ["add_all__U4109.in0","add_all__U4108.out"],
          ["mul_d4__U4104.out","add_all__U4109.in1"],
          ["add_all__U4110.in0","add_all__U4109.out"],
          ["const_term_U4105.out","add_all__U4110.in1"],
          ["self.out","add_all__U4110.out"],
          ["mul_d0__U4096.in0","coeff_0_U4095.out"],
          ["mul_d1__U4098.in0","coeff_1_U4097.out"],
          ["mul_d2__U4100.in0","coeff_2_U4099.out"],
          ["mul_d3__U4102.in0","coeff_3_U4101.out"],
          ["mul_d4__U4104.in0","coeff_4_U4103.out"],
          ["self.d.0","mul_d0__U4096.in1"],
          ["self.d.1","mul_d1__U4098.in1"],
          ["self.d.2","mul_d2__U4100.in1"],
          ["self.d.3","mul_d3__U4102.in1"],
          ["self.d.4","mul_d4__U4104.in1"]
        ]
      },
      "aff__U4112":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U4124":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4125":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4126":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4127":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4128":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U4113":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U4115":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U4117":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U4119":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U4121":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4123":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4114":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4116":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4118":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4120":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4122":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U4114.out","add_all__U4124.in0"],
          ["mul_d1__U4116.out","add_all__U4124.in1"],
          ["add_all__U4125.in0","add_all__U4124.out"],
          ["mul_d2__U4118.out","add_all__U4125.in1"],
          ["add_all__U4126.in0","add_all__U4125.out"],
          ["mul_d3__U4120.out","add_all__U4126.in1"],
          ["add_all__U4127.in0","add_all__U4126.out"],
          ["mul_d4__U4122.out","add_all__U4127.in1"],
          ["add_all__U4128.in0","add_all__U4127.out"],
          ["const_term_U4123.out","add_all__U4128.in1"],
          ["self.out","add_all__U4128.out"],
          ["mul_d0__U4114.in0","coeff_0_U4113.out"],
          ["mul_d1__U4116.in0","coeff_1_U4115.out"],
          ["mul_d2__U4118.in0","coeff_2_U4117.out"],
          ["mul_d3__U4120.in0","coeff_3_U4119.out"],
          ["mul_d4__U4122.in0","coeff_4_U4121.out"],
          ["self.d.0","mul_d0__U4114.in1"],
          ["self.d.1","mul_d1__U4116.in1"],
          ["self.d.2","mul_d2__U4118.in1"],
          ["self.d.3","mul_d3__U4120.in1"],
          ["self.d.4","mul_d4__U4122.in1"]
        ]
      },
      "aff__U413":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U421":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U422":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U423":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U414":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U416":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U418":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U420":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U415":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U417":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U419":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U415.out","add_all__U421.in0"],
          ["mul_d1__U417.out","add_all__U421.in1"],
          ["add_all__U422.in0","add_all__U421.out"],
          ["mul_d2__U419.out","add_all__U422.in1"],
          ["add_all__U423.in0","add_all__U422.out"],
          ["const_term_U420.out","add_all__U423.in1"],
          ["self.out","add_all__U423.out"],
          ["mul_d0__U415.in0","coeff_0_U414.out"],
          ["mul_d1__U417.in0","coeff_1_U416.out"],
          ["mul_d2__U419.in0","coeff_2_U418.out"],
          ["self.d.0","mul_d0__U415.in1"],
          ["self.d.1","mul_d1__U417.in1"],
          ["self.d.2","mul_d2__U419.in1"]
        ]
      },
      "aff__U4130":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U4142":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4143":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4144":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4145":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4146":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U4131":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U4133":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U4135":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U4137":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U4139":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4141":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4132":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4134":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4136":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4138":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4140":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U4132.out","add_all__U4142.in0"],
          ["mul_d1__U4134.out","add_all__U4142.in1"],
          ["add_all__U4143.in0","add_all__U4142.out"],
          ["mul_d2__U4136.out","add_all__U4143.in1"],
          ["add_all__U4144.in0","add_all__U4143.out"],
          ["mul_d3__U4138.out","add_all__U4144.in1"],
          ["add_all__U4145.in0","add_all__U4144.out"],
          ["mul_d4__U4140.out","add_all__U4145.in1"],
          ["add_all__U4146.in0","add_all__U4145.out"],
          ["const_term_U4141.out","add_all__U4146.in1"],
          ["self.out","add_all__U4146.out"],
          ["mul_d0__U4132.in0","coeff_0_U4131.out"],
          ["mul_d1__U4134.in0","coeff_1_U4133.out"],
          ["mul_d2__U4136.in0","coeff_2_U4135.out"],
          ["mul_d3__U4138.in0","coeff_3_U4137.out"],
          ["mul_d4__U4140.in0","coeff_4_U4139.out"],
          ["self.d.0","mul_d0__U4132.in1"],
          ["self.d.1","mul_d1__U4134.in1"],
          ["self.d.2","mul_d2__U4136.in1"],
          ["self.d.3","mul_d3__U4138.in1"],
          ["self.d.4","mul_d4__U4140.in1"]
        ]
      },
      "aff__U4148":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U4160":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4161":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4162":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4163":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4164":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U4149":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U4151":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U4153":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U4155":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U4157":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4159":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4150":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4152":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4154":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4156":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4158":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U4150.out","add_all__U4160.in0"],
          ["mul_d1__U4152.out","add_all__U4160.in1"],
          ["add_all__U4161.in0","add_all__U4160.out"],
          ["mul_d2__U4154.out","add_all__U4161.in1"],
          ["add_all__U4162.in0","add_all__U4161.out"],
          ["mul_d3__U4156.out","add_all__U4162.in1"],
          ["add_all__U4163.in0","add_all__U4162.out"],
          ["mul_d4__U4158.out","add_all__U4163.in1"],
          ["add_all__U4164.in0","add_all__U4163.out"],
          ["const_term_U4159.out","add_all__U4164.in1"],
          ["self.out","add_all__U4164.out"],
          ["mul_d0__U4150.in0","coeff_0_U4149.out"],
          ["mul_d1__U4152.in0","coeff_1_U4151.out"],
          ["mul_d2__U4154.in0","coeff_2_U4153.out"],
          ["mul_d3__U4156.in0","coeff_3_U4155.out"],
          ["mul_d4__U4158.in0","coeff_4_U4157.out"],
          ["self.d.0","mul_d0__U4150.in1"],
          ["self.d.1","mul_d1__U4152.in1"],
          ["self.d.2","mul_d2__U4154.in1"],
          ["self.d.3","mul_d3__U4156.in1"],
          ["self.d.4","mul_d4__U4158.in1"]
        ]
      },
      "aff__U4166":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U4178":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4179":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4180":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4181":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4182":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U4167":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U4169":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U4171":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U4173":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U4175":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4177":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4168":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4170":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4172":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4174":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4176":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U4168.out","add_all__U4178.in0"],
          ["mul_d1__U4170.out","add_all__U4178.in1"],
          ["add_all__U4179.in0","add_all__U4178.out"],
          ["mul_d2__U4172.out","add_all__U4179.in1"],
          ["add_all__U4180.in0","add_all__U4179.out"],
          ["mul_d3__U4174.out","add_all__U4180.in1"],
          ["add_all__U4181.in0","add_all__U4180.out"],
          ["mul_d4__U4176.out","add_all__U4181.in1"],
          ["add_all__U4182.in0","add_all__U4181.out"],
          ["const_term_U4177.out","add_all__U4182.in1"],
          ["self.out","add_all__U4182.out"],
          ["mul_d0__U4168.in0","coeff_0_U4167.out"],
          ["mul_d1__U4170.in0","coeff_1_U4169.out"],
          ["mul_d2__U4172.in0","coeff_2_U4171.out"],
          ["mul_d3__U4174.in0","coeff_3_U4173.out"],
          ["mul_d4__U4176.in0","coeff_4_U4175.out"],
          ["self.d.0","mul_d0__U4168.in1"],
          ["self.d.1","mul_d1__U4170.in1"],
          ["self.d.2","mul_d2__U4172.in1"],
          ["self.d.3","mul_d3__U4174.in1"],
          ["self.d.4","mul_d4__U4176.in1"]
        ]
      },
      "aff__U4184":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U4196":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4197":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4198":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4199":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4200":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U4185":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U4187":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U4189":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U4191":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U4193":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4195":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4186":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4188":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4190":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4192":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4194":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U4186.out","add_all__U4196.in0"],
          ["mul_d1__U4188.out","add_all__U4196.in1"],
          ["add_all__U4197.in0","add_all__U4196.out"],
          ["mul_d2__U4190.out","add_all__U4197.in1"],
          ["add_all__U4198.in0","add_all__U4197.out"],
          ["mul_d3__U4192.out","add_all__U4198.in1"],
          ["add_all__U4199.in0","add_all__U4198.out"],
          ["mul_d4__U4194.out","add_all__U4199.in1"],
          ["add_all__U4200.in0","add_all__U4199.out"],
          ["const_term_U4195.out","add_all__U4200.in1"],
          ["self.out","add_all__U4200.out"],
          ["mul_d0__U4186.in0","coeff_0_U4185.out"],
          ["mul_d1__U4188.in0","coeff_1_U4187.out"],
          ["mul_d2__U4190.in0","coeff_2_U4189.out"],
          ["mul_d3__U4192.in0","coeff_3_U4191.out"],
          ["mul_d4__U4194.in0","coeff_4_U4193.out"],
          ["self.d.0","mul_d0__U4186.in1"],
          ["self.d.1","mul_d1__U4188.in1"],
          ["self.d.2","mul_d2__U4190.in1"],
          ["self.d.3","mul_d3__U4192.in1"],
          ["self.d.4","mul_d4__U4194.in1"]
        ]
      },
      "aff__U4202":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U4214":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4215":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4216":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4217":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4218":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U4203":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U4205":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U4207":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U4209":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U4211":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4213":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4204":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4206":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4208":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4210":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4212":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U4204.out","add_all__U4214.in0"],
          ["mul_d1__U4206.out","add_all__U4214.in1"],
          ["add_all__U4215.in0","add_all__U4214.out"],
          ["mul_d2__U4208.out","add_all__U4215.in1"],
          ["add_all__U4216.in0","add_all__U4215.out"],
          ["mul_d3__U4210.out","add_all__U4216.in1"],
          ["add_all__U4217.in0","add_all__U4216.out"],
          ["mul_d4__U4212.out","add_all__U4217.in1"],
          ["add_all__U4218.in0","add_all__U4217.out"],
          ["const_term_U4213.out","add_all__U4218.in1"],
          ["self.out","add_all__U4218.out"],
          ["mul_d0__U4204.in0","coeff_0_U4203.out"],
          ["mul_d1__U4206.in0","coeff_1_U4205.out"],
          ["mul_d2__U4208.in0","coeff_2_U4207.out"],
          ["mul_d3__U4210.in0","coeff_3_U4209.out"],
          ["mul_d4__U4212.in0","coeff_4_U4211.out"],
          ["self.d.0","mul_d0__U4204.in1"],
          ["self.d.1","mul_d1__U4206.in1"],
          ["self.d.2","mul_d2__U4208.in1"],
          ["self.d.3","mul_d3__U4210.in1"],
          ["self.d.4","mul_d4__U4212.in1"]
        ]
      },
      "aff__U4220":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U4232":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4233":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4234":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4235":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4236":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U4221":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U4223":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U4225":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U4227":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U4229":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4231":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4222":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4224":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4226":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4228":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4230":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U4222.out","add_all__U4232.in0"],
          ["mul_d1__U4224.out","add_all__U4232.in1"],
          ["add_all__U4233.in0","add_all__U4232.out"],
          ["mul_d2__U4226.out","add_all__U4233.in1"],
          ["add_all__U4234.in0","add_all__U4233.out"],
          ["mul_d3__U4228.out","add_all__U4234.in1"],
          ["add_all__U4235.in0","add_all__U4234.out"],
          ["mul_d4__U4230.out","add_all__U4235.in1"],
          ["add_all__U4236.in0","add_all__U4235.out"],
          ["const_term_U4231.out","add_all__U4236.in1"],
          ["self.out","add_all__U4236.out"],
          ["mul_d0__U4222.in0","coeff_0_U4221.out"],
          ["mul_d1__U4224.in0","coeff_1_U4223.out"],
          ["mul_d2__U4226.in0","coeff_2_U4225.out"],
          ["mul_d3__U4228.in0","coeff_3_U4227.out"],
          ["mul_d4__U4230.in0","coeff_4_U4229.out"],
          ["self.d.0","mul_d0__U4222.in1"],
          ["self.d.1","mul_d1__U4224.in1"],
          ["self.d.2","mul_d2__U4226.in1"],
          ["self.d.3","mul_d3__U4228.in1"],
          ["self.d.4","mul_d4__U4230.in1"]
        ]
      },
      "aff__U4238":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U4250":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4251":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4252":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4253":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4254":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U4239":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U4241":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U4243":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U4245":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U4247":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4249":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4240":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4242":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4244":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4246":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4248":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U4240.out","add_all__U4250.in0"],
          ["mul_d1__U4242.out","add_all__U4250.in1"],
          ["add_all__U4251.in0","add_all__U4250.out"],
          ["mul_d2__U4244.out","add_all__U4251.in1"],
          ["add_all__U4252.in0","add_all__U4251.out"],
          ["mul_d3__U4246.out","add_all__U4252.in1"],
          ["add_all__U4253.in0","add_all__U4252.out"],
          ["mul_d4__U4248.out","add_all__U4253.in1"],
          ["add_all__U4254.in0","add_all__U4253.out"],
          ["const_term_U4249.out","add_all__U4254.in1"],
          ["self.out","add_all__U4254.out"],
          ["mul_d0__U4240.in0","coeff_0_U4239.out"],
          ["mul_d1__U4242.in0","coeff_1_U4241.out"],
          ["mul_d2__U4244.in0","coeff_2_U4243.out"],
          ["mul_d3__U4246.in0","coeff_3_U4245.out"],
          ["mul_d4__U4248.in0","coeff_4_U4247.out"],
          ["self.d.0","mul_d0__U4240.in1"],
          ["self.d.1","mul_d1__U4242.in1"],
          ["self.d.2","mul_d2__U4244.in1"],
          ["self.d.3","mul_d3__U4246.in1"],
          ["self.d.4","mul_d4__U4248.in1"]
        ]
      },
      "aff__U4256":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U4268":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4269":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4270":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4271":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4272":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U4257":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U4259":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U4261":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U4263":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U4265":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4267":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4258":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4260":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4262":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4264":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4266":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U4258.out","add_all__U4268.in0"],
          ["mul_d1__U4260.out","add_all__U4268.in1"],
          ["add_all__U4269.in0","add_all__U4268.out"],
          ["mul_d2__U4262.out","add_all__U4269.in1"],
          ["add_all__U4270.in0","add_all__U4269.out"],
          ["mul_d3__U4264.out","add_all__U4270.in1"],
          ["add_all__U4271.in0","add_all__U4270.out"],
          ["mul_d4__U4266.out","add_all__U4271.in1"],
          ["add_all__U4272.in0","add_all__U4271.out"],
          ["const_term_U4267.out","add_all__U4272.in1"],
          ["self.out","add_all__U4272.out"],
          ["mul_d0__U4258.in0","coeff_0_U4257.out"],
          ["mul_d1__U4260.in0","coeff_1_U4259.out"],
          ["mul_d2__U4262.in0","coeff_2_U4261.out"],
          ["mul_d3__U4264.in0","coeff_3_U4263.out"],
          ["mul_d4__U4266.in0","coeff_4_U4265.out"],
          ["self.d.0","mul_d0__U4258.in1"],
          ["self.d.1","mul_d1__U4260.in1"],
          ["self.d.2","mul_d2__U4262.in1"],
          ["self.d.3","mul_d3__U4264.in1"],
          ["self.d.4","mul_d4__U4266.in1"]
        ]
      },
      "aff__U4274":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U4286":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4287":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4288":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4289":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4290":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U4275":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U4277":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U4279":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U4281":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U4283":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4285":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4276":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4278":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4280":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4282":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4284":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U4276.out","add_all__U4286.in0"],
          ["mul_d1__U4278.out","add_all__U4286.in1"],
          ["add_all__U4287.in0","add_all__U4286.out"],
          ["mul_d2__U4280.out","add_all__U4287.in1"],
          ["add_all__U4288.in0","add_all__U4287.out"],
          ["mul_d3__U4282.out","add_all__U4288.in1"],
          ["add_all__U4289.in0","add_all__U4288.out"],
          ["mul_d4__U4284.out","add_all__U4289.in1"],
          ["add_all__U4290.in0","add_all__U4289.out"],
          ["const_term_U4285.out","add_all__U4290.in1"],
          ["self.out","add_all__U4290.out"],
          ["mul_d0__U4276.in0","coeff_0_U4275.out"],
          ["mul_d1__U4278.in0","coeff_1_U4277.out"],
          ["mul_d2__U4280.in0","coeff_2_U4279.out"],
          ["mul_d3__U4282.in0","coeff_3_U4281.out"],
          ["mul_d4__U4284.in0","coeff_4_U4283.out"],
          ["self.d.0","mul_d0__U4276.in1"],
          ["self.d.1","mul_d1__U4278.in1"],
          ["self.d.2","mul_d2__U4280.in1"],
          ["self.d.3","mul_d3__U4282.in1"],
          ["self.d.4","mul_d4__U4284.in1"]
        ]
      },
      "aff__U4292":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U4304":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4305":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4306":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4307":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4308":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U4293":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U4295":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U4297":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U4299":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U4301":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4303":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4294":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4296":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4298":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4300":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4302":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U4294.out","add_all__U4304.in0"],
          ["mul_d1__U4296.out","add_all__U4304.in1"],
          ["add_all__U4305.in0","add_all__U4304.out"],
          ["mul_d2__U4298.out","add_all__U4305.in1"],
          ["add_all__U4306.in0","add_all__U4305.out"],
          ["mul_d3__U4300.out","add_all__U4306.in1"],
          ["add_all__U4307.in0","add_all__U4306.out"],
          ["mul_d4__U4302.out","add_all__U4307.in1"],
          ["add_all__U4308.in0","add_all__U4307.out"],
          ["const_term_U4303.out","add_all__U4308.in1"],
          ["self.out","add_all__U4308.out"],
          ["mul_d0__U4294.in0","coeff_0_U4293.out"],
          ["mul_d1__U4296.in0","coeff_1_U4295.out"],
          ["mul_d2__U4298.in0","coeff_2_U4297.out"],
          ["mul_d3__U4300.in0","coeff_3_U4299.out"],
          ["mul_d4__U4302.in0","coeff_4_U4301.out"],
          ["self.d.0","mul_d0__U4294.in1"],
          ["self.d.1","mul_d1__U4296.in1"],
          ["self.d.2","mul_d2__U4298.in1"],
          ["self.d.3","mul_d3__U4300.in1"],
          ["self.d.4","mul_d4__U4302.in1"]
        ]
      },
      "aff__U4310":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U4322":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4323":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4324":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4325":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4326":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U4311":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U4313":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U4315":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U4317":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U4319":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4321":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4312":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4314":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4316":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4318":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4320":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U4312.out","add_all__U4322.in0"],
          ["mul_d1__U4314.out","add_all__U4322.in1"],
          ["add_all__U4323.in0","add_all__U4322.out"],
          ["mul_d2__U4316.out","add_all__U4323.in1"],
          ["add_all__U4324.in0","add_all__U4323.out"],
          ["mul_d3__U4318.out","add_all__U4324.in1"],
          ["add_all__U4325.in0","add_all__U4324.out"],
          ["mul_d4__U4320.out","add_all__U4325.in1"],
          ["add_all__U4326.in0","add_all__U4325.out"],
          ["const_term_U4321.out","add_all__U4326.in1"],
          ["self.out","add_all__U4326.out"],
          ["mul_d0__U4312.in0","coeff_0_U4311.out"],
          ["mul_d1__U4314.in0","coeff_1_U4313.out"],
          ["mul_d2__U4316.in0","coeff_2_U4315.out"],
          ["mul_d3__U4318.in0","coeff_3_U4317.out"],
          ["mul_d4__U4320.in0","coeff_4_U4319.out"],
          ["self.d.0","mul_d0__U4312.in1"],
          ["self.d.1","mul_d1__U4314.in1"],
          ["self.d.2","mul_d2__U4316.in1"],
          ["self.d.3","mul_d3__U4318.in1"],
          ["self.d.4","mul_d4__U4320.in1"]
        ]
      },
      "aff__U4328":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U4340":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4341":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4342":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4343":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4344":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U4329":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U4331":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U4333":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U4335":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U4337":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4339":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4330":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4332":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4334":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4336":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4338":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U4330.out","add_all__U4340.in0"],
          ["mul_d1__U4332.out","add_all__U4340.in1"],
          ["add_all__U4341.in0","add_all__U4340.out"],
          ["mul_d2__U4334.out","add_all__U4341.in1"],
          ["add_all__U4342.in0","add_all__U4341.out"],
          ["mul_d3__U4336.out","add_all__U4342.in1"],
          ["add_all__U4343.in0","add_all__U4342.out"],
          ["mul_d4__U4338.out","add_all__U4343.in1"],
          ["add_all__U4344.in0","add_all__U4343.out"],
          ["const_term_U4339.out","add_all__U4344.in1"],
          ["self.out","add_all__U4344.out"],
          ["mul_d0__U4330.in0","coeff_0_U4329.out"],
          ["mul_d1__U4332.in0","coeff_1_U4331.out"],
          ["mul_d2__U4334.in0","coeff_2_U4333.out"],
          ["mul_d3__U4336.in0","coeff_3_U4335.out"],
          ["mul_d4__U4338.in0","coeff_4_U4337.out"],
          ["self.d.0","mul_d0__U4330.in1"],
          ["self.d.1","mul_d1__U4332.in1"],
          ["self.d.2","mul_d2__U4334.in1"],
          ["self.d.3","mul_d3__U4336.in1"],
          ["self.d.4","mul_d4__U4338.in1"]
        ]
      },
      "aff__U4346":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U4358":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4359":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4360":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4361":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4362":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U4347":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U4349":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U4351":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U4353":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U4355":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4357":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4348":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4350":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4352":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4354":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4356":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U4348.out","add_all__U4358.in0"],
          ["mul_d1__U4350.out","add_all__U4358.in1"],
          ["add_all__U4359.in0","add_all__U4358.out"],
          ["mul_d2__U4352.out","add_all__U4359.in1"],
          ["add_all__U4360.in0","add_all__U4359.out"],
          ["mul_d3__U4354.out","add_all__U4360.in1"],
          ["add_all__U4361.in0","add_all__U4360.out"],
          ["mul_d4__U4356.out","add_all__U4361.in1"],
          ["add_all__U4362.in0","add_all__U4361.out"],
          ["const_term_U4357.out","add_all__U4362.in1"],
          ["self.out","add_all__U4362.out"],
          ["mul_d0__U4348.in0","coeff_0_U4347.out"],
          ["mul_d1__U4350.in0","coeff_1_U4349.out"],
          ["mul_d2__U4352.in0","coeff_2_U4351.out"],
          ["mul_d3__U4354.in0","coeff_3_U4353.out"],
          ["mul_d4__U4356.in0","coeff_4_U4355.out"],
          ["self.d.0","mul_d0__U4348.in1"],
          ["self.d.1","mul_d1__U4350.in1"],
          ["self.d.2","mul_d2__U4352.in1"],
          ["self.d.3","mul_d3__U4354.in1"],
          ["self.d.4","mul_d4__U4356.in1"]
        ]
      },
      "aff__U4364":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U4376":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4377":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4378":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4379":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4380":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U4365":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U4367":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U4369":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U4371":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U4373":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4375":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4366":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4368":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4370":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4372":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4374":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U4366.out","add_all__U4376.in0"],
          ["mul_d1__U4368.out","add_all__U4376.in1"],
          ["add_all__U4377.in0","add_all__U4376.out"],
          ["mul_d2__U4370.out","add_all__U4377.in1"],
          ["add_all__U4378.in0","add_all__U4377.out"],
          ["mul_d3__U4372.out","add_all__U4378.in1"],
          ["add_all__U4379.in0","add_all__U4378.out"],
          ["mul_d4__U4374.out","add_all__U4379.in1"],
          ["add_all__U4380.in0","add_all__U4379.out"],
          ["const_term_U4375.out","add_all__U4380.in1"],
          ["self.out","add_all__U4380.out"],
          ["mul_d0__U4366.in0","coeff_0_U4365.out"],
          ["mul_d1__U4368.in0","coeff_1_U4367.out"],
          ["mul_d2__U4370.in0","coeff_2_U4369.out"],
          ["mul_d3__U4372.in0","coeff_3_U4371.out"],
          ["mul_d4__U4374.in0","coeff_4_U4373.out"],
          ["self.d.0","mul_d0__U4366.in1"],
          ["self.d.1","mul_d1__U4368.in1"],
          ["self.d.2","mul_d2__U4370.in1"],
          ["self.d.3","mul_d3__U4372.in1"],
          ["self.d.4","mul_d4__U4374.in1"]
        ]
      },
      "aff__U4382":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U4394":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4395":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4396":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4397":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4398":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U4383":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U4385":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U4387":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U4389":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U4391":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4393":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4384":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4386":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4388":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4390":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4392":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U4384.out","add_all__U4394.in0"],
          ["mul_d1__U4386.out","add_all__U4394.in1"],
          ["add_all__U4395.in0","add_all__U4394.out"],
          ["mul_d2__U4388.out","add_all__U4395.in1"],
          ["add_all__U4396.in0","add_all__U4395.out"],
          ["mul_d3__U4390.out","add_all__U4396.in1"],
          ["add_all__U4397.in0","add_all__U4396.out"],
          ["mul_d4__U4392.out","add_all__U4397.in1"],
          ["add_all__U4398.in0","add_all__U4397.out"],
          ["const_term_U4393.out","add_all__U4398.in1"],
          ["self.out","add_all__U4398.out"],
          ["mul_d0__U4384.in0","coeff_0_U4383.out"],
          ["mul_d1__U4386.in0","coeff_1_U4385.out"],
          ["mul_d2__U4388.in0","coeff_2_U4387.out"],
          ["mul_d3__U4390.in0","coeff_3_U4389.out"],
          ["mul_d4__U4392.in0","coeff_4_U4391.out"],
          ["self.d.0","mul_d0__U4384.in1"],
          ["self.d.1","mul_d1__U4386.in1"],
          ["self.d.2","mul_d2__U4388.in1"],
          ["self.d.3","mul_d3__U4390.in1"],
          ["self.d.4","mul_d4__U4392.in1"]
        ]
      },
      "aff__U439":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U447":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U448":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U449":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U440":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U442":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U444":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U446":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U441":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U443":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U445":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U441.out","add_all__U447.in0"],
          ["mul_d1__U443.out","add_all__U447.in1"],
          ["add_all__U448.in0","add_all__U447.out"],
          ["mul_d2__U445.out","add_all__U448.in1"],
          ["add_all__U449.in0","add_all__U448.out"],
          ["const_term_U446.out","add_all__U449.in1"],
          ["self.out","add_all__U449.out"],
          ["mul_d0__U441.in0","coeff_0_U440.out"],
          ["mul_d1__U443.in0","coeff_1_U442.out"],
          ["mul_d2__U445.in0","coeff_2_U444.out"],
          ["self.d.0","mul_d0__U441.in1"],
          ["self.d.1","mul_d1__U443.in1"],
          ["self.d.2","mul_d2__U445.in1"]
        ]
      },
      "aff__U4400":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U4412":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4413":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4414":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4415":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4416":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U4401":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U4403":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U4405":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U4407":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U4409":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4411":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4402":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4404":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4406":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4408":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4410":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U4402.out","add_all__U4412.in0"],
          ["mul_d1__U4404.out","add_all__U4412.in1"],
          ["add_all__U4413.in0","add_all__U4412.out"],
          ["mul_d2__U4406.out","add_all__U4413.in1"],
          ["add_all__U4414.in0","add_all__U4413.out"],
          ["mul_d3__U4408.out","add_all__U4414.in1"],
          ["add_all__U4415.in0","add_all__U4414.out"],
          ["mul_d4__U4410.out","add_all__U4415.in1"],
          ["add_all__U4416.in0","add_all__U4415.out"],
          ["const_term_U4411.out","add_all__U4416.in1"],
          ["self.out","add_all__U4416.out"],
          ["mul_d0__U4402.in0","coeff_0_U4401.out"],
          ["mul_d1__U4404.in0","coeff_1_U4403.out"],
          ["mul_d2__U4406.in0","coeff_2_U4405.out"],
          ["mul_d3__U4408.in0","coeff_3_U4407.out"],
          ["mul_d4__U4410.in0","coeff_4_U4409.out"],
          ["self.d.0","mul_d0__U4402.in1"],
          ["self.d.1","mul_d1__U4404.in1"],
          ["self.d.2","mul_d2__U4406.in1"],
          ["self.d.3","mul_d3__U4408.in1"],
          ["self.d.4","mul_d4__U4410.in1"]
        ]
      },
      "aff__U4418":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U4430":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4431":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4432":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4433":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4434":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U4419":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U4421":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U4423":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U4425":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U4427":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4429":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4420":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4422":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4424":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4426":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4428":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U4420.out","add_all__U4430.in0"],
          ["mul_d1__U4422.out","add_all__U4430.in1"],
          ["add_all__U4431.in0","add_all__U4430.out"],
          ["mul_d2__U4424.out","add_all__U4431.in1"],
          ["add_all__U4432.in0","add_all__U4431.out"],
          ["mul_d3__U4426.out","add_all__U4432.in1"],
          ["add_all__U4433.in0","add_all__U4432.out"],
          ["mul_d4__U4428.out","add_all__U4433.in1"],
          ["add_all__U4434.in0","add_all__U4433.out"],
          ["const_term_U4429.out","add_all__U4434.in1"],
          ["self.out","add_all__U4434.out"],
          ["mul_d0__U4420.in0","coeff_0_U4419.out"],
          ["mul_d1__U4422.in0","coeff_1_U4421.out"],
          ["mul_d2__U4424.in0","coeff_2_U4423.out"],
          ["mul_d3__U4426.in0","coeff_3_U4425.out"],
          ["mul_d4__U4428.in0","coeff_4_U4427.out"],
          ["self.d.0","mul_d0__U4420.in1"],
          ["self.d.1","mul_d1__U4422.in1"],
          ["self.d.2","mul_d2__U4424.in1"],
          ["self.d.3","mul_d3__U4426.in1"],
          ["self.d.4","mul_d4__U4428.in1"]
        ]
      },
      "aff__U4436":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U4448":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4449":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4450":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4451":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4452":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U4437":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U4439":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U4441":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U4443":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U4445":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4447":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4438":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4440":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4442":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4444":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4446":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U4438.out","add_all__U4448.in0"],
          ["mul_d1__U4440.out","add_all__U4448.in1"],
          ["add_all__U4449.in0","add_all__U4448.out"],
          ["mul_d2__U4442.out","add_all__U4449.in1"],
          ["add_all__U4450.in0","add_all__U4449.out"],
          ["mul_d3__U4444.out","add_all__U4450.in1"],
          ["add_all__U4451.in0","add_all__U4450.out"],
          ["mul_d4__U4446.out","add_all__U4451.in1"],
          ["add_all__U4452.in0","add_all__U4451.out"],
          ["const_term_U4447.out","add_all__U4452.in1"],
          ["self.out","add_all__U4452.out"],
          ["mul_d0__U4438.in0","coeff_0_U4437.out"],
          ["mul_d1__U4440.in0","coeff_1_U4439.out"],
          ["mul_d2__U4442.in0","coeff_2_U4441.out"],
          ["mul_d3__U4444.in0","coeff_3_U4443.out"],
          ["mul_d4__U4446.in0","coeff_4_U4445.out"],
          ["self.d.0","mul_d0__U4438.in1"],
          ["self.d.1","mul_d1__U4440.in1"],
          ["self.d.2","mul_d2__U4442.in1"],
          ["self.d.3","mul_d3__U4444.in1"],
          ["self.d.4","mul_d4__U4446.in1"]
        ]
      },
      "aff__U4454":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U4466":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4467":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4468":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4469":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4470":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U4455":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U4457":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U4459":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U4461":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U4463":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4465":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4456":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4458":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4460":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4462":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4464":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U4456.out","add_all__U4466.in0"],
          ["mul_d1__U4458.out","add_all__U4466.in1"],
          ["add_all__U4467.in0","add_all__U4466.out"],
          ["mul_d2__U4460.out","add_all__U4467.in1"],
          ["add_all__U4468.in0","add_all__U4467.out"],
          ["mul_d3__U4462.out","add_all__U4468.in1"],
          ["add_all__U4469.in0","add_all__U4468.out"],
          ["mul_d4__U4464.out","add_all__U4469.in1"],
          ["add_all__U4470.in0","add_all__U4469.out"],
          ["const_term_U4465.out","add_all__U4470.in1"],
          ["self.out","add_all__U4470.out"],
          ["mul_d0__U4456.in0","coeff_0_U4455.out"],
          ["mul_d1__U4458.in0","coeff_1_U4457.out"],
          ["mul_d2__U4460.in0","coeff_2_U4459.out"],
          ["mul_d3__U4462.in0","coeff_3_U4461.out"],
          ["mul_d4__U4464.in0","coeff_4_U4463.out"],
          ["self.d.0","mul_d0__U4456.in1"],
          ["self.d.1","mul_d1__U4458.in1"],
          ["self.d.2","mul_d2__U4460.in1"],
          ["self.d.3","mul_d3__U4462.in1"],
          ["self.d.4","mul_d4__U4464.in1"]
        ]
      },
      "aff__U4472":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U4484":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4485":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4486":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4487":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4488":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U4473":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U4475":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U4477":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U4479":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U4481":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4483":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4474":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4476":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4478":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4480":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4482":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U4474.out","add_all__U4484.in0"],
          ["mul_d1__U4476.out","add_all__U4484.in1"],
          ["add_all__U4485.in0","add_all__U4484.out"],
          ["mul_d2__U4478.out","add_all__U4485.in1"],
          ["add_all__U4486.in0","add_all__U4485.out"],
          ["mul_d3__U4480.out","add_all__U4486.in1"],
          ["add_all__U4487.in0","add_all__U4486.out"],
          ["mul_d4__U4482.out","add_all__U4487.in1"],
          ["add_all__U4488.in0","add_all__U4487.out"],
          ["const_term_U4483.out","add_all__U4488.in1"],
          ["self.out","add_all__U4488.out"],
          ["mul_d0__U4474.in0","coeff_0_U4473.out"],
          ["mul_d1__U4476.in0","coeff_1_U4475.out"],
          ["mul_d2__U4478.in0","coeff_2_U4477.out"],
          ["mul_d3__U4480.in0","coeff_3_U4479.out"],
          ["mul_d4__U4482.in0","coeff_4_U4481.out"],
          ["self.d.0","mul_d0__U4474.in1"],
          ["self.d.1","mul_d1__U4476.in1"],
          ["self.d.2","mul_d2__U4478.in1"],
          ["self.d.3","mul_d3__U4480.in1"],
          ["self.d.4","mul_d4__U4482.in1"]
        ]
      },
      "aff__U4490":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U4502":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4503":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4504":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4505":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4506":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U4491":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U4493":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U4495":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U4497":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U4499":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4501":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4492":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4494":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4496":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4498":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4500":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U4492.out","add_all__U4502.in0"],
          ["mul_d1__U4494.out","add_all__U4502.in1"],
          ["add_all__U4503.in0","add_all__U4502.out"],
          ["mul_d2__U4496.out","add_all__U4503.in1"],
          ["add_all__U4504.in0","add_all__U4503.out"],
          ["mul_d3__U4498.out","add_all__U4504.in1"],
          ["add_all__U4505.in0","add_all__U4504.out"],
          ["mul_d4__U4500.out","add_all__U4505.in1"],
          ["add_all__U4506.in0","add_all__U4505.out"],
          ["const_term_U4501.out","add_all__U4506.in1"],
          ["self.out","add_all__U4506.out"],
          ["mul_d0__U4492.in0","coeff_0_U4491.out"],
          ["mul_d1__U4494.in0","coeff_1_U4493.out"],
          ["mul_d2__U4496.in0","coeff_2_U4495.out"],
          ["mul_d3__U4498.in0","coeff_3_U4497.out"],
          ["mul_d4__U4500.in0","coeff_4_U4499.out"],
          ["self.d.0","mul_d0__U4492.in1"],
          ["self.d.1","mul_d1__U4494.in1"],
          ["self.d.2","mul_d2__U4496.in1"],
          ["self.d.3","mul_d3__U4498.in1"],
          ["self.d.4","mul_d4__U4500.in1"]
        ]
      },
      "aff__U4508":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U4520":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4521":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4522":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4523":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4524":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U4509":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U4511":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U4513":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U4515":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U4517":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4519":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4510":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4512":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4514":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4516":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4518":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U4510.out","add_all__U4520.in0"],
          ["mul_d1__U4512.out","add_all__U4520.in1"],
          ["add_all__U4521.in0","add_all__U4520.out"],
          ["mul_d2__U4514.out","add_all__U4521.in1"],
          ["add_all__U4522.in0","add_all__U4521.out"],
          ["mul_d3__U4516.out","add_all__U4522.in1"],
          ["add_all__U4523.in0","add_all__U4522.out"],
          ["mul_d4__U4518.out","add_all__U4523.in1"],
          ["add_all__U4524.in0","add_all__U4523.out"],
          ["const_term_U4519.out","add_all__U4524.in1"],
          ["self.out","add_all__U4524.out"],
          ["mul_d0__U4510.in0","coeff_0_U4509.out"],
          ["mul_d1__U4512.in0","coeff_1_U4511.out"],
          ["mul_d2__U4514.in0","coeff_2_U4513.out"],
          ["mul_d3__U4516.in0","coeff_3_U4515.out"],
          ["mul_d4__U4518.in0","coeff_4_U4517.out"],
          ["self.d.0","mul_d0__U4510.in1"],
          ["self.d.1","mul_d1__U4512.in1"],
          ["self.d.2","mul_d2__U4514.in1"],
          ["self.d.3","mul_d3__U4516.in1"],
          ["self.d.4","mul_d4__U4518.in1"]
        ]
      },
      "aff__U4526":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U4538":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4539":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4540":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4541":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4542":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U4527":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U4529":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U4531":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U4533":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U4535":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4537":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4528":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4530":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4532":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4534":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4536":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U4528.out","add_all__U4538.in0"],
          ["mul_d1__U4530.out","add_all__U4538.in1"],
          ["add_all__U4539.in0","add_all__U4538.out"],
          ["mul_d2__U4532.out","add_all__U4539.in1"],
          ["add_all__U4540.in0","add_all__U4539.out"],
          ["mul_d3__U4534.out","add_all__U4540.in1"],
          ["add_all__U4541.in0","add_all__U4540.out"],
          ["mul_d4__U4536.out","add_all__U4541.in1"],
          ["add_all__U4542.in0","add_all__U4541.out"],
          ["const_term_U4537.out","add_all__U4542.in1"],
          ["self.out","add_all__U4542.out"],
          ["mul_d0__U4528.in0","coeff_0_U4527.out"],
          ["mul_d1__U4530.in0","coeff_1_U4529.out"],
          ["mul_d2__U4532.in0","coeff_2_U4531.out"],
          ["mul_d3__U4534.in0","coeff_3_U4533.out"],
          ["mul_d4__U4536.in0","coeff_4_U4535.out"],
          ["self.d.0","mul_d0__U4528.in1"],
          ["self.d.1","mul_d1__U4530.in1"],
          ["self.d.2","mul_d2__U4532.in1"],
          ["self.d.3","mul_d3__U4534.in1"],
          ["self.d.4","mul_d4__U4536.in1"]
        ]
      },
      "aff__U4544":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U4556":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4557":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4558":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4559":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4560":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U4545":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U4547":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U4549":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U4551":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U4553":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4555":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4546":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4548":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4550":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4552":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4554":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U4546.out","add_all__U4556.in0"],
          ["mul_d1__U4548.out","add_all__U4556.in1"],
          ["add_all__U4557.in0","add_all__U4556.out"],
          ["mul_d2__U4550.out","add_all__U4557.in1"],
          ["add_all__U4558.in0","add_all__U4557.out"],
          ["mul_d3__U4552.out","add_all__U4558.in1"],
          ["add_all__U4559.in0","add_all__U4558.out"],
          ["mul_d4__U4554.out","add_all__U4559.in1"],
          ["add_all__U4560.in0","add_all__U4559.out"],
          ["const_term_U4555.out","add_all__U4560.in1"],
          ["self.out","add_all__U4560.out"],
          ["mul_d0__U4546.in0","coeff_0_U4545.out"],
          ["mul_d1__U4548.in0","coeff_1_U4547.out"],
          ["mul_d2__U4550.in0","coeff_2_U4549.out"],
          ["mul_d3__U4552.in0","coeff_3_U4551.out"],
          ["mul_d4__U4554.in0","coeff_4_U4553.out"],
          ["self.d.0","mul_d0__U4546.in1"],
          ["self.d.1","mul_d1__U4548.in1"],
          ["self.d.2","mul_d2__U4550.in1"],
          ["self.d.3","mul_d3__U4552.in1"],
          ["self.d.4","mul_d4__U4554.in1"]
        ]
      },
      "aff__U4562":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U4574":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4575":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4576":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4577":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4578":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U4563":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U4565":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U4567":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U4569":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U4571":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4573":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4564":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4566":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4568":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4570":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4572":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U4564.out","add_all__U4574.in0"],
          ["mul_d1__U4566.out","add_all__U4574.in1"],
          ["add_all__U4575.in0","add_all__U4574.out"],
          ["mul_d2__U4568.out","add_all__U4575.in1"],
          ["add_all__U4576.in0","add_all__U4575.out"],
          ["mul_d3__U4570.out","add_all__U4576.in1"],
          ["add_all__U4577.in0","add_all__U4576.out"],
          ["mul_d4__U4572.out","add_all__U4577.in1"],
          ["add_all__U4578.in0","add_all__U4577.out"],
          ["const_term_U4573.out","add_all__U4578.in1"],
          ["self.out","add_all__U4578.out"],
          ["mul_d0__U4564.in0","coeff_0_U4563.out"],
          ["mul_d1__U4566.in0","coeff_1_U4565.out"],
          ["mul_d2__U4568.in0","coeff_2_U4567.out"],
          ["mul_d3__U4570.in0","coeff_3_U4569.out"],
          ["mul_d4__U4572.in0","coeff_4_U4571.out"],
          ["self.d.0","mul_d0__U4564.in1"],
          ["self.d.1","mul_d1__U4566.in1"],
          ["self.d.2","mul_d2__U4568.in1"],
          ["self.d.3","mul_d3__U4570.in1"],
          ["self.d.4","mul_d4__U4572.in1"]
        ]
      },
      "aff__U4580":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U4592":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4593":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4594":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4595":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4596":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U4581":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U4583":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U4585":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U4587":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U4589":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4591":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4582":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4584":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4586":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4588":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4590":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U4582.out","add_all__U4592.in0"],
          ["mul_d1__U4584.out","add_all__U4592.in1"],
          ["add_all__U4593.in0","add_all__U4592.out"],
          ["mul_d2__U4586.out","add_all__U4593.in1"],
          ["add_all__U4594.in0","add_all__U4593.out"],
          ["mul_d3__U4588.out","add_all__U4594.in1"],
          ["add_all__U4595.in0","add_all__U4594.out"],
          ["mul_d4__U4590.out","add_all__U4595.in1"],
          ["add_all__U4596.in0","add_all__U4595.out"],
          ["const_term_U4591.out","add_all__U4596.in1"],
          ["self.out","add_all__U4596.out"],
          ["mul_d0__U4582.in0","coeff_0_U4581.out"],
          ["mul_d1__U4584.in0","coeff_1_U4583.out"],
          ["mul_d2__U4586.in0","coeff_2_U4585.out"],
          ["mul_d3__U4588.in0","coeff_3_U4587.out"],
          ["mul_d4__U4590.in0","coeff_4_U4589.out"],
          ["self.d.0","mul_d0__U4582.in1"],
          ["self.d.1","mul_d1__U4584.in1"],
          ["self.d.2","mul_d2__U4586.in1"],
          ["self.d.3","mul_d3__U4588.in1"],
          ["self.d.4","mul_d4__U4590.in1"]
        ]
      },
      "aff__U4598":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U4610":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4611":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4612":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4613":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4614":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U4599":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U4601":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U4603":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U4605":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U4607":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U4609":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U4600":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U4602":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4604":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U4606":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U4608":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U4600.out","add_all__U4610.in0"],
          ["mul_d1__U4602.out","add_all__U4610.in1"],
          ["add_all__U4611.in0","add_all__U4610.out"],
          ["mul_d2__U4604.out","add_all__U4611.in1"],
          ["add_all__U4612.in0","add_all__U4611.out"],
          ["mul_d3__U4606.out","add_all__U4612.in1"],
          ["add_all__U4613.in0","add_all__U4612.out"],
          ["mul_d4__U4608.out","add_all__U4613.in1"],
          ["add_all__U4614.in0","add_all__U4613.out"],
          ["const_term_U4609.out","add_all__U4614.in1"],
          ["self.out","add_all__U4614.out"],
          ["mul_d0__U4600.in0","coeff_0_U4599.out"],
          ["mul_d1__U4602.in0","coeff_1_U4601.out"],
          ["mul_d2__U4604.in0","coeff_2_U4603.out"],
          ["mul_d3__U4606.in0","coeff_3_U4605.out"],
          ["mul_d4__U4608.in0","coeff_4_U4607.out"],
          ["self.d.0","mul_d0__U4600.in1"],
          ["self.d.1","mul_d1__U4602.in1"],
          ["self.d.2","mul_d2__U4604.in1"],
          ["self.d.3","mul_d3__U4606.in1"],
          ["self.d.4","mul_d4__U4608.in1"]
        ]
      },
      "aff__U465":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U473":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U474":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U475":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U466":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U468":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U470":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U472":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U467":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U469":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U471":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U467.out","add_all__U473.in0"],
          ["mul_d1__U469.out","add_all__U473.in1"],
          ["add_all__U474.in0","add_all__U473.out"],
          ["mul_d2__U471.out","add_all__U474.in1"],
          ["add_all__U475.in0","add_all__U474.out"],
          ["const_term_U472.out","add_all__U475.in1"],
          ["self.out","add_all__U475.out"],
          ["mul_d0__U467.in0","coeff_0_U466.out"],
          ["mul_d1__U469.in0","coeff_1_U468.out"],
          ["mul_d2__U471.in0","coeff_2_U470.out"],
          ["self.d.0","mul_d0__U467.in1"],
          ["self.d.1","mul_d1__U469.in1"],
          ["self.d.2","mul_d2__U471.in1"]
        ]
      },
      "aff__U491":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U499":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U500":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U501":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U492":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U494":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U496":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U498":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U493":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U495":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U497":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U493.out","add_all__U499.in0"],
          ["mul_d1__U495.out","add_all__U499.in1"],
          ["add_all__U500.in0","add_all__U499.out"],
          ["mul_d2__U497.out","add_all__U500.in1"],
          ["add_all__U501.in0","add_all__U500.out"],
          ["const_term_U498.out","add_all__U501.in1"],
          ["self.out","add_all__U501.out"],
          ["mul_d0__U493.in0","coeff_0_U492.out"],
          ["mul_d1__U495.in0","coeff_1_U494.out"],
          ["mul_d2__U497.in0","coeff_2_U496.out"],
          ["self.d.0","mul_d0__U493.in1"],
          ["self.d.1","mul_d1__U495.in1"],
          ["self.d.2","mul_d2__U497.in1"]
        ]
      },
      "aff__U517":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U525":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U526":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U527":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U518":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U520":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U522":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U524":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U519":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U521":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U523":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U519.out","add_all__U525.in0"],
          ["mul_d1__U521.out","add_all__U525.in1"],
          ["add_all__U526.in0","add_all__U525.out"],
          ["mul_d2__U523.out","add_all__U526.in1"],
          ["add_all__U527.in0","add_all__U526.out"],
          ["const_term_U524.out","add_all__U527.in1"],
          ["self.out","add_all__U527.out"],
          ["mul_d0__U519.in0","coeff_0_U518.out"],
          ["mul_d1__U521.in0","coeff_1_U520.out"],
          ["mul_d2__U523.in0","coeff_2_U522.out"],
          ["self.d.0","mul_d0__U519.in1"],
          ["self.d.1","mul_d1__U521.in1"],
          ["self.d.2","mul_d2__U523.in1"]
        ]
      },
      "aff__U543":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U551":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U552":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U553":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U544":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U546":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U548":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U550":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U545":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U547":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U549":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U545.out","add_all__U551.in0"],
          ["mul_d1__U547.out","add_all__U551.in1"],
          ["add_all__U552.in0","add_all__U551.out"],
          ["mul_d2__U549.out","add_all__U552.in1"],
          ["add_all__U553.in0","add_all__U552.out"],
          ["const_term_U550.out","add_all__U553.in1"],
          ["self.out","add_all__U553.out"],
          ["mul_d0__U545.in0","coeff_0_U544.out"],
          ["mul_d1__U547.in0","coeff_1_U546.out"],
          ["mul_d2__U549.in0","coeff_2_U548.out"],
          ["self.d.0","mul_d0__U545.in1"],
          ["self.d.1","mul_d1__U547.in1"],
          ["self.d.2","mul_d2__U549.in1"]
        ]
      },
      "aff__U569":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U577":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U578":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U579":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U570":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U572":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U574":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U576":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U571":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U573":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U575":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U571.out","add_all__U577.in0"],
          ["mul_d1__U573.out","add_all__U577.in1"],
          ["add_all__U578.in0","add_all__U577.out"],
          ["mul_d2__U575.out","add_all__U578.in1"],
          ["add_all__U579.in0","add_all__U578.out"],
          ["const_term_U576.out","add_all__U579.in1"],
          ["self.out","add_all__U579.out"],
          ["mul_d0__U571.in0","coeff_0_U570.out"],
          ["mul_d1__U573.in0","coeff_1_U572.out"],
          ["mul_d2__U575.in0","coeff_2_U574.out"],
          ["self.d.0","mul_d0__U571.in1"],
          ["self.d.1","mul_d1__U573.in1"],
          ["self.d.2","mul_d2__U575.in1"]
        ]
      },
      "aff__U595":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U607":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U608":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U609":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U610":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U611":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U596":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U598":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0930"]}
          },
          "coeff_2_U600":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0310"]}
          },
          "coeff_3_U602":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U604":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U606":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0386"]}
          },
          "mul_d0__U597":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U599":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U601":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U603":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U605":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U597.out","add_all__U607.in0"],
          ["mul_d1__U599.out","add_all__U607.in1"],
          ["add_all__U608.in0","add_all__U607.out"],
          ["mul_d2__U601.out","add_all__U608.in1"],
          ["add_all__U609.in0","add_all__U608.out"],
          ["mul_d3__U603.out","add_all__U609.in1"],
          ["add_all__U610.in0","add_all__U609.out"],
          ["mul_d4__U605.out","add_all__U610.in1"],
          ["add_all__U611.in0","add_all__U610.out"],
          ["const_term_U606.out","add_all__U611.in1"],
          ["self.out","add_all__U611.out"],
          ["mul_d0__U597.in0","coeff_0_U596.out"],
          ["mul_d1__U599.in0","coeff_1_U598.out"],
          ["mul_d2__U601.in0","coeff_2_U600.out"],
          ["mul_d3__U603.in0","coeff_3_U602.out"],
          ["mul_d4__U605.in0","coeff_4_U604.out"],
          ["self.d.0","mul_d0__U597.in1"],
          ["self.d.1","mul_d1__U599.in1"],
          ["self.d.2","mul_d2__U601.in1"],
          ["self.d.3","mul_d3__U603.in1"],
          ["self.d.4","mul_d4__U605.in1"]
        ]
      },
      "aff__U634":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U646":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U647":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U648":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U649":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U650":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U635":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U637":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0930"]}
          },
          "coeff_2_U639":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0310"]}
          },
          "coeff_3_U641":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U643":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U645":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0386"]}
          },
          "mul_d0__U636":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U638":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U640":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U642":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U644":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U636.out","add_all__U646.in0"],
          ["mul_d1__U638.out","add_all__U646.in1"],
          ["add_all__U647.in0","add_all__U646.out"],
          ["mul_d2__U640.out","add_all__U647.in1"],
          ["add_all__U648.in0","add_all__U647.out"],
          ["mul_d3__U642.out","add_all__U648.in1"],
          ["add_all__U649.in0","add_all__U648.out"],
          ["mul_d4__U644.out","add_all__U649.in1"],
          ["add_all__U650.in0","add_all__U649.out"],
          ["const_term_U645.out","add_all__U650.in1"],
          ["self.out","add_all__U650.out"],
          ["mul_d0__U636.in0","coeff_0_U635.out"],
          ["mul_d1__U638.in0","coeff_1_U637.out"],
          ["mul_d2__U640.in0","coeff_2_U639.out"],
          ["mul_d3__U642.in0","coeff_3_U641.out"],
          ["mul_d4__U644.in0","coeff_4_U643.out"],
          ["self.d.0","mul_d0__U636.in1"],
          ["self.d.1","mul_d1__U638.in1"],
          ["self.d.2","mul_d2__U640.in1"],
          ["self.d.3","mul_d3__U642.in1"],
          ["self.d.4","mul_d4__U644.in1"]
        ]
      },
      "aff__U673":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U685":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U686":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U687":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U688":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U689":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U674":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U676":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0930"]}
          },
          "coeff_2_U678":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0310"]}
          },
          "coeff_3_U680":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U682":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U684":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0386"]}
          },
          "mul_d0__U675":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U677":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U679":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U681":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U683":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U675.out","add_all__U685.in0"],
          ["mul_d1__U677.out","add_all__U685.in1"],
          ["add_all__U686.in0","add_all__U685.out"],
          ["mul_d2__U679.out","add_all__U686.in1"],
          ["add_all__U687.in0","add_all__U686.out"],
          ["mul_d3__U681.out","add_all__U687.in1"],
          ["add_all__U688.in0","add_all__U687.out"],
          ["mul_d4__U683.out","add_all__U688.in1"],
          ["add_all__U689.in0","add_all__U688.out"],
          ["const_term_U684.out","add_all__U689.in1"],
          ["self.out","add_all__U689.out"],
          ["mul_d0__U675.in0","coeff_0_U674.out"],
          ["mul_d1__U677.in0","coeff_1_U676.out"],
          ["mul_d2__U679.in0","coeff_2_U678.out"],
          ["mul_d3__U681.in0","coeff_3_U680.out"],
          ["mul_d4__U683.in0","coeff_4_U682.out"],
          ["self.d.0","mul_d0__U675.in1"],
          ["self.d.1","mul_d1__U677.in1"],
          ["self.d.2","mul_d2__U679.in1"],
          ["self.d.3","mul_d3__U681.in1"],
          ["self.d.4","mul_d4__U683.in1"]
        ]
      },
      "aff__U712":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U724":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U725":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U726":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U727":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U728":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U713":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U715":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0930"]}
          },
          "coeff_2_U717":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0310"]}
          },
          "coeff_3_U719":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U721":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U723":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0386"]}
          },
          "mul_d0__U714":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U716":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U718":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U720":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U722":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U714.out","add_all__U724.in0"],
          ["mul_d1__U716.out","add_all__U724.in1"],
          ["add_all__U725.in0","add_all__U724.out"],
          ["mul_d2__U718.out","add_all__U725.in1"],
          ["add_all__U726.in0","add_all__U725.out"],
          ["mul_d3__U720.out","add_all__U726.in1"],
          ["add_all__U727.in0","add_all__U726.out"],
          ["mul_d4__U722.out","add_all__U727.in1"],
          ["add_all__U728.in0","add_all__U727.out"],
          ["const_term_U723.out","add_all__U728.in1"],
          ["self.out","add_all__U728.out"],
          ["mul_d0__U714.in0","coeff_0_U713.out"],
          ["mul_d1__U716.in0","coeff_1_U715.out"],
          ["mul_d2__U718.in0","coeff_2_U717.out"],
          ["mul_d3__U720.in0","coeff_3_U719.out"],
          ["mul_d4__U722.in0","coeff_4_U721.out"],
          ["self.d.0","mul_d0__U714.in1"],
          ["self.d.1","mul_d1__U716.in1"],
          ["self.d.2","mul_d2__U718.in1"],
          ["self.d.3","mul_d3__U720.in1"],
          ["self.d.4","mul_d4__U722.in1"]
        ]
      },
      "aff__U751":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U763":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U764":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U765":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U766":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U767":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U752":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U754":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0930"]}
          },
          "coeff_2_U756":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0310"]}
          },
          "coeff_3_U758":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U760":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U762":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0386"]}
          },
          "mul_d0__U753":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U755":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U757":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U759":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U761":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U753.out","add_all__U763.in0"],
          ["mul_d1__U755.out","add_all__U763.in1"],
          ["add_all__U764.in0","add_all__U763.out"],
          ["mul_d2__U757.out","add_all__U764.in1"],
          ["add_all__U765.in0","add_all__U764.out"],
          ["mul_d3__U759.out","add_all__U765.in1"],
          ["add_all__U766.in0","add_all__U765.out"],
          ["mul_d4__U761.out","add_all__U766.in1"],
          ["add_all__U767.in0","add_all__U766.out"],
          ["const_term_U762.out","add_all__U767.in1"],
          ["self.out","add_all__U767.out"],
          ["mul_d0__U753.in0","coeff_0_U752.out"],
          ["mul_d1__U755.in0","coeff_1_U754.out"],
          ["mul_d2__U757.in0","coeff_2_U756.out"],
          ["mul_d3__U759.in0","coeff_3_U758.out"],
          ["mul_d4__U761.in0","coeff_4_U760.out"],
          ["self.d.0","mul_d0__U753.in1"],
          ["self.d.1","mul_d1__U755.in1"],
          ["self.d.2","mul_d2__U757.in1"],
          ["self.d.3","mul_d3__U759.in1"],
          ["self.d.4","mul_d4__U761.in1"]
        ]
      },
      "aff__U790":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U802":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U803":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U804":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U805":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U806":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U791":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U793":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0930"]}
          },
          "coeff_2_U795":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0310"]}
          },
          "coeff_3_U797":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U799":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U801":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0386"]}
          },
          "mul_d0__U792":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U794":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U796":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U798":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U800":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U792.out","add_all__U802.in0"],
          ["mul_d1__U794.out","add_all__U802.in1"],
          ["add_all__U803.in0","add_all__U802.out"],
          ["mul_d2__U796.out","add_all__U803.in1"],
          ["add_all__U804.in0","add_all__U803.out"],
          ["mul_d3__U798.out","add_all__U804.in1"],
          ["add_all__U805.in0","add_all__U804.out"],
          ["mul_d4__U800.out","add_all__U805.in1"],
          ["add_all__U806.in0","add_all__U805.out"],
          ["const_term_U801.out","add_all__U806.in1"],
          ["self.out","add_all__U806.out"],
          ["mul_d0__U792.in0","coeff_0_U791.out"],
          ["mul_d1__U794.in0","coeff_1_U793.out"],
          ["mul_d2__U796.in0","coeff_2_U795.out"],
          ["mul_d3__U798.in0","coeff_3_U797.out"],
          ["mul_d4__U800.in0","coeff_4_U799.out"],
          ["self.d.0","mul_d0__U792.in1"],
          ["self.d.1","mul_d1__U794.in1"],
          ["self.d.2","mul_d2__U796.in1"],
          ["self.d.3","mul_d3__U798.in1"],
          ["self.d.4","mul_d4__U800.in1"]
        ]
      },
      "aff__U829":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U841":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U842":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U843":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U844":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U845":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U830":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U832":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0930"]}
          },
          "coeff_2_U834":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0310"]}
          },
          "coeff_3_U836":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U838":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U840":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0386"]}
          },
          "mul_d0__U831":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U833":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U835":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U837":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U839":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U831.out","add_all__U841.in0"],
          ["mul_d1__U833.out","add_all__U841.in1"],
          ["add_all__U842.in0","add_all__U841.out"],
          ["mul_d2__U835.out","add_all__U842.in1"],
          ["add_all__U843.in0","add_all__U842.out"],
          ["mul_d3__U837.out","add_all__U843.in1"],
          ["add_all__U844.in0","add_all__U843.out"],
          ["mul_d4__U839.out","add_all__U844.in1"],
          ["add_all__U845.in0","add_all__U844.out"],
          ["const_term_U840.out","add_all__U845.in1"],
          ["self.out","add_all__U845.out"],
          ["mul_d0__U831.in0","coeff_0_U830.out"],
          ["mul_d1__U833.in0","coeff_1_U832.out"],
          ["mul_d2__U835.in0","coeff_2_U834.out"],
          ["mul_d3__U837.in0","coeff_3_U836.out"],
          ["mul_d4__U839.in0","coeff_4_U838.out"],
          ["self.d.0","mul_d0__U831.in1"],
          ["self.d.1","mul_d1__U833.in1"],
          ["self.d.2","mul_d2__U835.in1"],
          ["self.d.3","mul_d3__U837.in1"],
          ["self.d.4","mul_d4__U839.in1"]
        ]
      },
      "aff__U868":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U880":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U881":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U882":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U883":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U884":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U869":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U871":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0930"]}
          },
          "coeff_2_U873":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0310"]}
          },
          "coeff_3_U875":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U877":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U879":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0386"]}
          },
          "mul_d0__U870":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U872":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U874":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U876":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U878":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U870.out","add_all__U880.in0"],
          ["mul_d1__U872.out","add_all__U880.in1"],
          ["add_all__U881.in0","add_all__U880.out"],
          ["mul_d2__U874.out","add_all__U881.in1"],
          ["add_all__U882.in0","add_all__U881.out"],
          ["mul_d3__U876.out","add_all__U882.in1"],
          ["add_all__U883.in0","add_all__U882.out"],
          ["mul_d4__U878.out","add_all__U883.in1"],
          ["add_all__U884.in0","add_all__U883.out"],
          ["const_term_U879.out","add_all__U884.in1"],
          ["self.out","add_all__U884.out"],
          ["mul_d0__U870.in0","coeff_0_U869.out"],
          ["mul_d1__U872.in0","coeff_1_U871.out"],
          ["mul_d2__U874.in0","coeff_2_U873.out"],
          ["mul_d3__U876.in0","coeff_3_U875.out"],
          ["mul_d4__U878.in0","coeff_4_U877.out"],
          ["self.d.0","mul_d0__U870.in1"],
          ["self.d.1","mul_d1__U872.in1"],
          ["self.d.2","mul_d2__U874.in1"],
          ["self.d.3","mul_d3__U876.in1"],
          ["self.d.4","mul_d4__U878.in1"]
        ]
      },
      "aff__U907":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U915":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U916":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U917":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U908":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U910":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U912":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U914":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1f16"]}
          },
          "mul_d0__U909":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U911":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U913":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U909.out","add_all__U915.in0"],
          ["mul_d1__U911.out","add_all__U915.in1"],
          ["add_all__U916.in0","add_all__U915.out"],
          ["mul_d2__U913.out","add_all__U916.in1"],
          ["add_all__U917.in0","add_all__U916.out"],
          ["const_term_U914.out","add_all__U917.in1"],
          ["self.out","add_all__U917.out"],
          ["mul_d0__U909.in0","coeff_0_U908.out"],
          ["mul_d1__U911.in0","coeff_1_U910.out"],
          ["mul_d2__U913.in0","coeff_2_U912.out"],
          ["self.d.0","mul_d0__U909.in1"],
          ["self.d.1","mul_d1__U911.in1"],
          ["self.d.2","mul_d2__U913.in1"]
        ]
      },
      "aff__U933":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U941":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U942":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U943":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U934":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U936":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U938":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U940":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1f16"]}
          },
          "mul_d0__U935":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U937":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U939":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U935.out","add_all__U941.in0"],
          ["mul_d1__U937.out","add_all__U941.in1"],
          ["add_all__U942.in0","add_all__U941.out"],
          ["mul_d2__U939.out","add_all__U942.in1"],
          ["add_all__U943.in0","add_all__U942.out"],
          ["const_term_U940.out","add_all__U943.in1"],
          ["self.out","add_all__U943.out"],
          ["mul_d0__U935.in0","coeff_0_U934.out"],
          ["mul_d1__U937.in0","coeff_1_U936.out"],
          ["mul_d2__U939.in0","coeff_2_U938.out"],
          ["self.d.0","mul_d0__U935.in1"],
          ["self.d.1","mul_d1__U937.in1"],
          ["self.d.2","mul_d2__U939.in1"]
        ]
      },
      "aff__U959":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U967":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U968":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U969":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U960":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U962":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U964":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U966":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1f16"]}
          },
          "mul_d0__U961":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U963":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U965":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U961.out","add_all__U967.in0"],
          ["mul_d1__U963.out","add_all__U967.in1"],
          ["add_all__U968.in0","add_all__U967.out"],
          ["mul_d2__U965.out","add_all__U968.in1"],
          ["add_all__U969.in0","add_all__U968.out"],
          ["const_term_U966.out","add_all__U969.in1"],
          ["self.out","add_all__U969.out"],
          ["mul_d0__U961.in0","coeff_0_U960.out"],
          ["mul_d1__U963.in0","coeff_1_U962.out"],
          ["mul_d2__U965.in0","coeff_2_U964.out"],
          ["self.d.0","mul_d0__U961.in1"],
          ["self.d.1","mul_d1__U963.in1"],
          ["self.d.2","mul_d2__U965.in1"]
        ]
      },
      "aff__U985":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U993":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U994":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U995":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U986":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U988":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U990":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U992":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1f16"]}
          },
          "mul_d0__U987":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U989":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U991":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U987.out","add_all__U993.in0"],
          ["mul_d1__U989.out","add_all__U993.in1"],
          ["add_all__U994.in0","add_all__U993.out"],
          ["mul_d2__U991.out","add_all__U994.in1"],
          ["add_all__U995.in0","add_all__U994.out"],
          ["const_term_U992.out","add_all__U995.in1"],
          ["self.out","add_all__U995.out"],
          ["mul_d0__U987.in0","coeff_0_U986.out"],
          ["mul_d1__U989.in0","coeff_1_U988.out"],
          ["mul_d2__U991.in0","coeff_2_U990.out"],
          ["self.d.0","mul_d0__U987.in1"],
          ["self.d.1","mul_d1__U989.in1"],
          ["self.d.2","mul_d2__U991.in1"]
        ]
      },
      "affine_controller__U1010":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U1022":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1023":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1011"
          },
          "and_all__U1024":{
            "modref":"corebit.and"
          },
          "and_all__U1025":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U1026":{
            "modref":"corebit.and"
          },
          "d_0_am__U1027":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U1028":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1022.out"],
          ["d_1_inc.in1","_U1022.out"],
          ["d_2_inc.in1","_U1022.out"],
          ["inc_time_value.in0","_U1022.out"],
          ["cmp_time.in1","_U1023.out"],
          ["inc_time_value.in1","_U1023.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U1024.in0"],
          ["readyInvert.out","and_all__U1024.in1"],
          ["inc_time_value.sel","and_all__U1024.out"],
          ["cmp_time.out","and_all__U1025.in0"],
          ["self.ready","and_all__U1025.in1"],
          ["d_0_reg.en","and_all__U1025.out"],
          ["d_1_reg.en","and_all__U1025.out"],
          ["d_2_reg.en","and_all__U1025.out"],
          ["self.valid","and_all__U1025.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U1026.in0"],
          ["d_1_at_max.out","d_0_am__U1026.in1"],
          ["d_0_am__U1027.in0","d_0_am__U1026.out"],
          ["d_2_at_max.out","d_0_am__U1027.in1"],
          ["d_0_next_value.sel","d_0_am__U1027.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1028.in0"],
          ["d_2_at_max.out","d_1_am__U1028.in1"],
          ["d_1_next_value.sel","d_1_am__U1028.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U1036":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U1048":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1049":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1037"
          },
          "and_all__U1050":{
            "modref":"corebit.and"
          },
          "and_all__U1051":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U1052":{
            "modref":"corebit.and"
          },
          "d_0_am__U1053":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U1054":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1048.out"],
          ["d_1_inc.in1","_U1048.out"],
          ["d_2_inc.in1","_U1048.out"],
          ["inc_time_value.in0","_U1048.out"],
          ["cmp_time.in1","_U1049.out"],
          ["inc_time_value.in1","_U1049.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U1050.in0"],
          ["readyInvert.out","and_all__U1050.in1"],
          ["inc_time_value.sel","and_all__U1050.out"],
          ["cmp_time.out","and_all__U1051.in0"],
          ["self.ready","and_all__U1051.in1"],
          ["d_0_reg.en","and_all__U1051.out"],
          ["d_1_reg.en","and_all__U1051.out"],
          ["d_2_reg.en","and_all__U1051.out"],
          ["self.valid","and_all__U1051.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U1052.in0"],
          ["d_1_at_max.out","d_0_am__U1052.in1"],
          ["d_0_am__U1053.in0","d_0_am__U1052.out"],
          ["d_2_at_max.out","d_0_am__U1053.in1"],
          ["d_0_next_value.sel","d_0_am__U1053.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1054.in0"],
          ["d_2_at_max.out","d_1_am__U1054.in1"],
          ["d_1_next_value.sel","d_1_am__U1054.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U1062":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U1074":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1075":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1063"
          },
          "and_all__U1076":{
            "modref":"corebit.and"
          },
          "and_all__U1077":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U1078":{
            "modref":"corebit.and"
          },
          "d_0_am__U1079":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U1080":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1074.out"],
          ["d_1_inc.in1","_U1074.out"],
          ["d_2_inc.in1","_U1074.out"],
          ["inc_time_value.in0","_U1074.out"],
          ["cmp_time.in1","_U1075.out"],
          ["inc_time_value.in1","_U1075.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U1076.in0"],
          ["readyInvert.out","and_all__U1076.in1"],
          ["inc_time_value.sel","and_all__U1076.out"],
          ["cmp_time.out","and_all__U1077.in0"],
          ["self.ready","and_all__U1077.in1"],
          ["d_0_reg.en","and_all__U1077.out"],
          ["d_1_reg.en","and_all__U1077.out"],
          ["d_2_reg.en","and_all__U1077.out"],
          ["self.valid","and_all__U1077.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U1078.in0"],
          ["d_1_at_max.out","d_0_am__U1078.in1"],
          ["d_0_am__U1079.in0","d_0_am__U1078.out"],
          ["d_2_at_max.out","d_0_am__U1079.in1"],
          ["d_0_next_value.sel","d_0_am__U1079.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1080.in0"],
          ["d_2_at_max.out","d_1_am__U1080.in1"],
          ["d_1_next_value.sel","d_1_am__U1080.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U1088":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U1100":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1101":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1089"
          },
          "and_all__U1102":{
            "modref":"corebit.and"
          },
          "and_all__U1103":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U1104":{
            "modref":"corebit.and"
          },
          "d_0_am__U1105":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U1106":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1100.out"],
          ["d_1_inc.in1","_U1100.out"],
          ["d_2_inc.in1","_U1100.out"],
          ["inc_time_value.in0","_U1100.out"],
          ["cmp_time.in1","_U1101.out"],
          ["inc_time_value.in1","_U1101.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U1102.in0"],
          ["readyInvert.out","and_all__U1102.in1"],
          ["inc_time_value.sel","and_all__U1102.out"],
          ["cmp_time.out","and_all__U1103.in0"],
          ["self.ready","and_all__U1103.in1"],
          ["d_0_reg.en","and_all__U1103.out"],
          ["d_1_reg.en","and_all__U1103.out"],
          ["d_2_reg.en","and_all__U1103.out"],
          ["self.valid","and_all__U1103.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U1104.in0"],
          ["d_1_at_max.out","d_0_am__U1104.in1"],
          ["d_0_am__U1105.in0","d_0_am__U1104.out"],
          ["d_2_at_max.out","d_0_am__U1105.in1"],
          ["d_0_next_value.sel","d_0_am__U1105.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1106.in0"],
          ["d_2_at_max.out","d_1_am__U1106.in1"],
          ["d_1_next_value.sel","d_1_am__U1106.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U139":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U151":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U152":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U140"
          },
          "and_all__U153":{
            "modref":"corebit.and"
          },
          "and_all__U154":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U155":{
            "modref":"corebit.and"
          },
          "d_0_am__U156":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U157":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U151.out"],
          ["d_1_inc.in1","_U151.out"],
          ["d_2_inc.in1","_U151.out"],
          ["inc_time_value.in0","_U151.out"],
          ["cmp_time.in1","_U152.out"],
          ["inc_time_value.in1","_U152.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U153.in0"],
          ["readyInvert.out","and_all__U153.in1"],
          ["inc_time_value.sel","and_all__U153.out"],
          ["cmp_time.out","and_all__U154.in0"],
          ["self.ready","and_all__U154.in1"],
          ["d_0_reg.en","and_all__U154.out"],
          ["d_1_reg.en","and_all__U154.out"],
          ["d_2_reg.en","and_all__U154.out"],
          ["self.valid","and_all__U154.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U155.in0"],
          ["d_1_at_max.out","d_0_am__U155.in1"],
          ["d_0_am__U156.in0","d_0_am__U155.out"],
          ["d_2_at_max.out","d_0_am__U156.in1"],
          ["d_0_next_value.sel","d_0_am__U156.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U157.in0"],
          ["d_2_at_max.out","d_1_am__U157.in1"],
          ["d_1_next_value.sel","d_1_am__U157.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U1570":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U1588":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1589":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1571"
          },
          "and_all__U1590":{
            "modref":"corebit.and"
          },
          "and_all__U1591":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U1592":{
            "modref":"corebit.and"
          },
          "d_0_am__U1593":{
            "modref":"corebit.and"
          },
          "d_0_am__U1594":{
            "modref":"corebit.and"
          },
          "d_0_am__U1595":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U1596":{
            "modref":"corebit.and"
          },
          "d_1_am__U1597":{
            "modref":"corebit.and"
          },
          "d_1_am__U1598":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U1599":{
            "modref":"corebit.and"
          },
          "d_2_am__U1600":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U1601":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1588.out"],
          ["d_1_inc.in1","_U1588.out"],
          ["d_2_inc.in1","_U1588.out"],
          ["d_3_inc.in1","_U1588.out"],
          ["d_4_inc.in1","_U1588.out"],
          ["inc_time_value.in0","_U1588.out"],
          ["cmp_time.in1","_U1589.out"],
          ["inc_time_value.in1","_U1589.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U1590.in0"],
          ["readyInvert.out","and_all__U1590.in1"],
          ["inc_time_value.sel","and_all__U1590.out"],
          ["cmp_time.out","and_all__U1591.in0"],
          ["self.ready","and_all__U1591.in1"],
          ["d_0_reg.en","and_all__U1591.out"],
          ["d_1_reg.en","and_all__U1591.out"],
          ["d_2_reg.en","and_all__U1591.out"],
          ["d_3_reg.en","and_all__U1591.out"],
          ["d_4_reg.en","and_all__U1591.out"],
          ["self.valid","and_all__U1591.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U1592.in0"],
          ["d_1_at_max.out","d_0_am__U1592.in1"],
          ["d_0_am__U1593.in0","d_0_am__U1592.out"],
          ["d_2_at_max.out","d_0_am__U1593.in1"],
          ["d_0_am__U1594.in0","d_0_am__U1593.out"],
          ["d_3_at_max.out","d_0_am__U1594.in1"],
          ["d_0_am__U1595.in0","d_0_am__U1594.out"],
          ["d_4_at_max.out","d_0_am__U1595.in1"],
          ["d_0_next_value.sel","d_0_am__U1595.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1596.in0"],
          ["d_2_at_max.out","d_1_am__U1596.in1"],
          ["d_1_am__U1597.in0","d_1_am__U1596.out"],
          ["d_3_at_max.out","d_1_am__U1597.in1"],
          ["d_1_am__U1598.in0","d_1_am__U1597.out"],
          ["d_4_at_max.out","d_1_am__U1598.in1"],
          ["d_1_next_value.sel","d_1_am__U1598.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U1599.in0"],
          ["d_3_at_max.out","d_2_am__U1599.in1"],
          ["d_2_am__U1600.in0","d_2_am__U1599.out"],
          ["d_4_at_max.out","d_2_am__U1600.in1"],
          ["d_2_next_value.sel","d_2_am__U1600.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U1601.in0"],
          ["d_4_at_max.out","d_3_am__U1601.in1"],
          ["d_3_next_value.sel","d_3_am__U1601.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.d.4","d_4_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U1621":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U1639":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1640":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1622"
          },
          "and_all__U1641":{
            "modref":"corebit.and"
          },
          "and_all__U1642":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U1643":{
            "modref":"corebit.and"
          },
          "d_0_am__U1644":{
            "modref":"corebit.and"
          },
          "d_0_am__U1645":{
            "modref":"corebit.and"
          },
          "d_0_am__U1646":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U1647":{
            "modref":"corebit.and"
          },
          "d_1_am__U1648":{
            "modref":"corebit.and"
          },
          "d_1_am__U1649":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U1650":{
            "modref":"corebit.and"
          },
          "d_2_am__U1651":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U1652":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1639.out"],
          ["d_1_inc.in1","_U1639.out"],
          ["d_2_inc.in1","_U1639.out"],
          ["d_3_inc.in1","_U1639.out"],
          ["d_4_inc.in1","_U1639.out"],
          ["inc_time_value.in0","_U1639.out"],
          ["cmp_time.in1","_U1640.out"],
          ["inc_time_value.in1","_U1640.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U1641.in0"],
          ["readyInvert.out","and_all__U1641.in1"],
          ["inc_time_value.sel","and_all__U1641.out"],
          ["cmp_time.out","and_all__U1642.in0"],
          ["self.ready","and_all__U1642.in1"],
          ["d_0_reg.en","and_all__U1642.out"],
          ["d_1_reg.en","and_all__U1642.out"],
          ["d_2_reg.en","and_all__U1642.out"],
          ["d_3_reg.en","and_all__U1642.out"],
          ["d_4_reg.en","and_all__U1642.out"],
          ["self.valid","and_all__U1642.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U1643.in0"],
          ["d_1_at_max.out","d_0_am__U1643.in1"],
          ["d_0_am__U1644.in0","d_0_am__U1643.out"],
          ["d_2_at_max.out","d_0_am__U1644.in1"],
          ["d_0_am__U1645.in0","d_0_am__U1644.out"],
          ["d_3_at_max.out","d_0_am__U1645.in1"],
          ["d_0_am__U1646.in0","d_0_am__U1645.out"],
          ["d_4_at_max.out","d_0_am__U1646.in1"],
          ["d_0_next_value.sel","d_0_am__U1646.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1647.in0"],
          ["d_2_at_max.out","d_1_am__U1647.in1"],
          ["d_1_am__U1648.in0","d_1_am__U1647.out"],
          ["d_3_at_max.out","d_1_am__U1648.in1"],
          ["d_1_am__U1649.in0","d_1_am__U1648.out"],
          ["d_4_at_max.out","d_1_am__U1649.in1"],
          ["d_1_next_value.sel","d_1_am__U1649.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U1650.in0"],
          ["d_3_at_max.out","d_2_am__U1650.in1"],
          ["d_2_am__U1651.in0","d_2_am__U1650.out"],
          ["d_4_at_max.out","d_2_am__U1651.in1"],
          ["d_2_next_value.sel","d_2_am__U1651.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U1652.in0"],
          ["d_4_at_max.out","d_3_am__U1652.in1"],
          ["d_3_next_value.sel","d_3_am__U1652.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.d.4","d_4_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U165":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U177":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U178":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U166"
          },
          "and_all__U179":{
            "modref":"corebit.and"
          },
          "and_all__U180":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U181":{
            "modref":"corebit.and"
          },
          "d_0_am__U182":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U183":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U177.out"],
          ["d_1_inc.in1","_U177.out"],
          ["d_2_inc.in1","_U177.out"],
          ["inc_time_value.in0","_U177.out"],
          ["cmp_time.in1","_U178.out"],
          ["inc_time_value.in1","_U178.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U179.in0"],
          ["readyInvert.out","and_all__U179.in1"],
          ["inc_time_value.sel","and_all__U179.out"],
          ["cmp_time.out","and_all__U180.in0"],
          ["self.ready","and_all__U180.in1"],
          ["d_0_reg.en","and_all__U180.out"],
          ["d_1_reg.en","and_all__U180.out"],
          ["d_2_reg.en","and_all__U180.out"],
          ["self.valid","and_all__U180.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U181.in0"],
          ["d_1_at_max.out","d_0_am__U181.in1"],
          ["d_0_am__U182.in0","d_0_am__U181.out"],
          ["d_2_at_max.out","d_0_am__U182.in1"],
          ["d_0_next_value.sel","d_0_am__U182.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U183.in0"],
          ["d_2_at_max.out","d_1_am__U183.in1"],
          ["d_1_next_value.sel","d_1_am__U183.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U1672":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U1690":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1691":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1673"
          },
          "and_all__U1692":{
            "modref":"corebit.and"
          },
          "and_all__U1693":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U1694":{
            "modref":"corebit.and"
          },
          "d_0_am__U1695":{
            "modref":"corebit.and"
          },
          "d_0_am__U1696":{
            "modref":"corebit.and"
          },
          "d_0_am__U1697":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U1698":{
            "modref":"corebit.and"
          },
          "d_1_am__U1699":{
            "modref":"corebit.and"
          },
          "d_1_am__U1700":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U1701":{
            "modref":"corebit.and"
          },
          "d_2_am__U1702":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U1703":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1690.out"],
          ["d_1_inc.in1","_U1690.out"],
          ["d_2_inc.in1","_U1690.out"],
          ["d_3_inc.in1","_U1690.out"],
          ["d_4_inc.in1","_U1690.out"],
          ["inc_time_value.in0","_U1690.out"],
          ["cmp_time.in1","_U1691.out"],
          ["inc_time_value.in1","_U1691.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U1692.in0"],
          ["readyInvert.out","and_all__U1692.in1"],
          ["inc_time_value.sel","and_all__U1692.out"],
          ["cmp_time.out","and_all__U1693.in0"],
          ["self.ready","and_all__U1693.in1"],
          ["d_0_reg.en","and_all__U1693.out"],
          ["d_1_reg.en","and_all__U1693.out"],
          ["d_2_reg.en","and_all__U1693.out"],
          ["d_3_reg.en","and_all__U1693.out"],
          ["d_4_reg.en","and_all__U1693.out"],
          ["self.valid","and_all__U1693.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U1694.in0"],
          ["d_1_at_max.out","d_0_am__U1694.in1"],
          ["d_0_am__U1695.in0","d_0_am__U1694.out"],
          ["d_2_at_max.out","d_0_am__U1695.in1"],
          ["d_0_am__U1696.in0","d_0_am__U1695.out"],
          ["d_3_at_max.out","d_0_am__U1696.in1"],
          ["d_0_am__U1697.in0","d_0_am__U1696.out"],
          ["d_4_at_max.out","d_0_am__U1697.in1"],
          ["d_0_next_value.sel","d_0_am__U1697.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1698.in0"],
          ["d_2_at_max.out","d_1_am__U1698.in1"],
          ["d_1_am__U1699.in0","d_1_am__U1698.out"],
          ["d_3_at_max.out","d_1_am__U1699.in1"],
          ["d_1_am__U1700.in0","d_1_am__U1699.out"],
          ["d_4_at_max.out","d_1_am__U1700.in1"],
          ["d_1_next_value.sel","d_1_am__U1700.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U1701.in0"],
          ["d_3_at_max.out","d_2_am__U1701.in1"],
          ["d_2_am__U1702.in0","d_2_am__U1701.out"],
          ["d_4_at_max.out","d_2_am__U1702.in1"],
          ["d_2_next_value.sel","d_2_am__U1702.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U1703.in0"],
          ["d_4_at_max.out","d_3_am__U1703.in1"],
          ["d_3_next_value.sel","d_3_am__U1703.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.d.4","d_4_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U1723":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U1741":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1742":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1724"
          },
          "and_all__U1743":{
            "modref":"corebit.and"
          },
          "and_all__U1744":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U1745":{
            "modref":"corebit.and"
          },
          "d_0_am__U1746":{
            "modref":"corebit.and"
          },
          "d_0_am__U1747":{
            "modref":"corebit.and"
          },
          "d_0_am__U1748":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U1749":{
            "modref":"corebit.and"
          },
          "d_1_am__U1750":{
            "modref":"corebit.and"
          },
          "d_1_am__U1751":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U1752":{
            "modref":"corebit.and"
          },
          "d_2_am__U1753":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U1754":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1741.out"],
          ["d_1_inc.in1","_U1741.out"],
          ["d_2_inc.in1","_U1741.out"],
          ["d_3_inc.in1","_U1741.out"],
          ["d_4_inc.in1","_U1741.out"],
          ["inc_time_value.in0","_U1741.out"],
          ["cmp_time.in1","_U1742.out"],
          ["inc_time_value.in1","_U1742.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U1743.in0"],
          ["readyInvert.out","and_all__U1743.in1"],
          ["inc_time_value.sel","and_all__U1743.out"],
          ["cmp_time.out","and_all__U1744.in0"],
          ["self.ready","and_all__U1744.in1"],
          ["d_0_reg.en","and_all__U1744.out"],
          ["d_1_reg.en","and_all__U1744.out"],
          ["d_2_reg.en","and_all__U1744.out"],
          ["d_3_reg.en","and_all__U1744.out"],
          ["d_4_reg.en","and_all__U1744.out"],
          ["self.valid","and_all__U1744.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U1745.in0"],
          ["d_1_at_max.out","d_0_am__U1745.in1"],
          ["d_0_am__U1746.in0","d_0_am__U1745.out"],
          ["d_2_at_max.out","d_0_am__U1746.in1"],
          ["d_0_am__U1747.in0","d_0_am__U1746.out"],
          ["d_3_at_max.out","d_0_am__U1747.in1"],
          ["d_0_am__U1748.in0","d_0_am__U1747.out"],
          ["d_4_at_max.out","d_0_am__U1748.in1"],
          ["d_0_next_value.sel","d_0_am__U1748.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1749.in0"],
          ["d_2_at_max.out","d_1_am__U1749.in1"],
          ["d_1_am__U1750.in0","d_1_am__U1749.out"],
          ["d_3_at_max.out","d_1_am__U1750.in1"],
          ["d_1_am__U1751.in0","d_1_am__U1750.out"],
          ["d_4_at_max.out","d_1_am__U1751.in1"],
          ["d_1_next_value.sel","d_1_am__U1751.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U1752.in0"],
          ["d_3_at_max.out","d_2_am__U1752.in1"],
          ["d_2_am__U1753.in0","d_2_am__U1752.out"],
          ["d_4_at_max.out","d_2_am__U1753.in1"],
          ["d_2_next_value.sel","d_2_am__U1753.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U1754.in0"],
          ["d_4_at_max.out","d_3_am__U1754.in1"],
          ["d_3_next_value.sel","d_3_am__U1754.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.d.4","d_4_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U1774":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U1792":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1793":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1775"
          },
          "and_all__U1794":{
            "modref":"corebit.and"
          },
          "and_all__U1795":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U1796":{
            "modref":"corebit.and"
          },
          "d_0_am__U1797":{
            "modref":"corebit.and"
          },
          "d_0_am__U1798":{
            "modref":"corebit.and"
          },
          "d_0_am__U1799":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U1800":{
            "modref":"corebit.and"
          },
          "d_1_am__U1801":{
            "modref":"corebit.and"
          },
          "d_1_am__U1802":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U1803":{
            "modref":"corebit.and"
          },
          "d_2_am__U1804":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U1805":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1792.out"],
          ["d_1_inc.in1","_U1792.out"],
          ["d_2_inc.in1","_U1792.out"],
          ["d_3_inc.in1","_U1792.out"],
          ["d_4_inc.in1","_U1792.out"],
          ["inc_time_value.in0","_U1792.out"],
          ["cmp_time.in1","_U1793.out"],
          ["inc_time_value.in1","_U1793.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U1794.in0"],
          ["readyInvert.out","and_all__U1794.in1"],
          ["inc_time_value.sel","and_all__U1794.out"],
          ["cmp_time.out","and_all__U1795.in0"],
          ["self.ready","and_all__U1795.in1"],
          ["d_0_reg.en","and_all__U1795.out"],
          ["d_1_reg.en","and_all__U1795.out"],
          ["d_2_reg.en","and_all__U1795.out"],
          ["d_3_reg.en","and_all__U1795.out"],
          ["d_4_reg.en","and_all__U1795.out"],
          ["self.valid","and_all__U1795.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U1796.in0"],
          ["d_1_at_max.out","d_0_am__U1796.in1"],
          ["d_0_am__U1797.in0","d_0_am__U1796.out"],
          ["d_2_at_max.out","d_0_am__U1797.in1"],
          ["d_0_am__U1798.in0","d_0_am__U1797.out"],
          ["d_3_at_max.out","d_0_am__U1798.in1"],
          ["d_0_am__U1799.in0","d_0_am__U1798.out"],
          ["d_4_at_max.out","d_0_am__U1799.in1"],
          ["d_0_next_value.sel","d_0_am__U1799.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1800.in0"],
          ["d_2_at_max.out","d_1_am__U1800.in1"],
          ["d_1_am__U1801.in0","d_1_am__U1800.out"],
          ["d_3_at_max.out","d_1_am__U1801.in1"],
          ["d_1_am__U1802.in0","d_1_am__U1801.out"],
          ["d_4_at_max.out","d_1_am__U1802.in1"],
          ["d_1_next_value.sel","d_1_am__U1802.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U1803.in0"],
          ["d_3_at_max.out","d_2_am__U1803.in1"],
          ["d_2_am__U1804.in0","d_2_am__U1803.out"],
          ["d_4_at_max.out","d_2_am__U1804.in1"],
          ["d_2_next_value.sel","d_2_am__U1804.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U1805.in0"],
          ["d_4_at_max.out","d_3_am__U1805.in1"],
          ["d_3_next_value.sel","d_3_am__U1805.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.d.4","d_4_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U1825":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U1843":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1844":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1826"
          },
          "and_all__U1845":{
            "modref":"corebit.and"
          },
          "and_all__U1846":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U1847":{
            "modref":"corebit.and"
          },
          "d_0_am__U1848":{
            "modref":"corebit.and"
          },
          "d_0_am__U1849":{
            "modref":"corebit.and"
          },
          "d_0_am__U1850":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U1851":{
            "modref":"corebit.and"
          },
          "d_1_am__U1852":{
            "modref":"corebit.and"
          },
          "d_1_am__U1853":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U1854":{
            "modref":"corebit.and"
          },
          "d_2_am__U1855":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U1856":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1843.out"],
          ["d_1_inc.in1","_U1843.out"],
          ["d_2_inc.in1","_U1843.out"],
          ["d_3_inc.in1","_U1843.out"],
          ["d_4_inc.in1","_U1843.out"],
          ["inc_time_value.in0","_U1843.out"],
          ["cmp_time.in1","_U1844.out"],
          ["inc_time_value.in1","_U1844.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U1845.in0"],
          ["readyInvert.out","and_all__U1845.in1"],
          ["inc_time_value.sel","and_all__U1845.out"],
          ["cmp_time.out","and_all__U1846.in0"],
          ["self.ready","and_all__U1846.in1"],
          ["d_0_reg.en","and_all__U1846.out"],
          ["d_1_reg.en","and_all__U1846.out"],
          ["d_2_reg.en","and_all__U1846.out"],
          ["d_3_reg.en","and_all__U1846.out"],
          ["d_4_reg.en","and_all__U1846.out"],
          ["self.valid","and_all__U1846.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U1847.in0"],
          ["d_1_at_max.out","d_0_am__U1847.in1"],
          ["d_0_am__U1848.in0","d_0_am__U1847.out"],
          ["d_2_at_max.out","d_0_am__U1848.in1"],
          ["d_0_am__U1849.in0","d_0_am__U1848.out"],
          ["d_3_at_max.out","d_0_am__U1849.in1"],
          ["d_0_am__U1850.in0","d_0_am__U1849.out"],
          ["d_4_at_max.out","d_0_am__U1850.in1"],
          ["d_0_next_value.sel","d_0_am__U1850.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1851.in0"],
          ["d_2_at_max.out","d_1_am__U1851.in1"],
          ["d_1_am__U1852.in0","d_1_am__U1851.out"],
          ["d_3_at_max.out","d_1_am__U1852.in1"],
          ["d_1_am__U1853.in0","d_1_am__U1852.out"],
          ["d_4_at_max.out","d_1_am__U1853.in1"],
          ["d_1_next_value.sel","d_1_am__U1853.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U1854.in0"],
          ["d_3_at_max.out","d_2_am__U1854.in1"],
          ["d_2_am__U1855.in0","d_2_am__U1854.out"],
          ["d_4_at_max.out","d_2_am__U1855.in1"],
          ["d_2_next_value.sel","d_2_am__U1855.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U1856.in0"],
          ["d_4_at_max.out","d_3_am__U1856.in1"],
          ["d_3_next_value.sel","d_3_am__U1856.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.d.4","d_4_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U1876":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U1894":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1895":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1877"
          },
          "and_all__U1896":{
            "modref":"corebit.and"
          },
          "and_all__U1897":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U1898":{
            "modref":"corebit.and"
          },
          "d_0_am__U1899":{
            "modref":"corebit.and"
          },
          "d_0_am__U1900":{
            "modref":"corebit.and"
          },
          "d_0_am__U1901":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U1902":{
            "modref":"corebit.and"
          },
          "d_1_am__U1903":{
            "modref":"corebit.and"
          },
          "d_1_am__U1904":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U1905":{
            "modref":"corebit.and"
          },
          "d_2_am__U1906":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U1907":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1894.out"],
          ["d_1_inc.in1","_U1894.out"],
          ["d_2_inc.in1","_U1894.out"],
          ["d_3_inc.in1","_U1894.out"],
          ["d_4_inc.in1","_U1894.out"],
          ["inc_time_value.in0","_U1894.out"],
          ["cmp_time.in1","_U1895.out"],
          ["inc_time_value.in1","_U1895.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U1896.in0"],
          ["readyInvert.out","and_all__U1896.in1"],
          ["inc_time_value.sel","and_all__U1896.out"],
          ["cmp_time.out","and_all__U1897.in0"],
          ["self.ready","and_all__U1897.in1"],
          ["d_0_reg.en","and_all__U1897.out"],
          ["d_1_reg.en","and_all__U1897.out"],
          ["d_2_reg.en","and_all__U1897.out"],
          ["d_3_reg.en","and_all__U1897.out"],
          ["d_4_reg.en","and_all__U1897.out"],
          ["self.valid","and_all__U1897.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U1898.in0"],
          ["d_1_at_max.out","d_0_am__U1898.in1"],
          ["d_0_am__U1899.in0","d_0_am__U1898.out"],
          ["d_2_at_max.out","d_0_am__U1899.in1"],
          ["d_0_am__U1900.in0","d_0_am__U1899.out"],
          ["d_3_at_max.out","d_0_am__U1900.in1"],
          ["d_0_am__U1901.in0","d_0_am__U1900.out"],
          ["d_4_at_max.out","d_0_am__U1901.in1"],
          ["d_0_next_value.sel","d_0_am__U1901.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1902.in0"],
          ["d_2_at_max.out","d_1_am__U1902.in1"],
          ["d_1_am__U1903.in0","d_1_am__U1902.out"],
          ["d_3_at_max.out","d_1_am__U1903.in1"],
          ["d_1_am__U1904.in0","d_1_am__U1903.out"],
          ["d_4_at_max.out","d_1_am__U1904.in1"],
          ["d_1_next_value.sel","d_1_am__U1904.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U1905.in0"],
          ["d_3_at_max.out","d_2_am__U1905.in1"],
          ["d_2_am__U1906.in0","d_2_am__U1905.out"],
          ["d_4_at_max.out","d_2_am__U1906.in1"],
          ["d_2_next_value.sel","d_2_am__U1906.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U1907.in0"],
          ["d_4_at_max.out","d_3_am__U1907.in1"],
          ["d_3_next_value.sel","d_3_am__U1907.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.d.4","d_4_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U191":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U203":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U204":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U192"
          },
          "and_all__U205":{
            "modref":"corebit.and"
          },
          "and_all__U206":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U207":{
            "modref":"corebit.and"
          },
          "d_0_am__U208":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U209":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U203.out"],
          ["d_1_inc.in1","_U203.out"],
          ["d_2_inc.in1","_U203.out"],
          ["inc_time_value.in0","_U203.out"],
          ["cmp_time.in1","_U204.out"],
          ["inc_time_value.in1","_U204.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U205.in0"],
          ["readyInvert.out","and_all__U205.in1"],
          ["inc_time_value.sel","and_all__U205.out"],
          ["cmp_time.out","and_all__U206.in0"],
          ["self.ready","and_all__U206.in1"],
          ["d_0_reg.en","and_all__U206.out"],
          ["d_1_reg.en","and_all__U206.out"],
          ["d_2_reg.en","and_all__U206.out"],
          ["self.valid","and_all__U206.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U207.in0"],
          ["d_1_at_max.out","d_0_am__U207.in1"],
          ["d_0_am__U208.in0","d_0_am__U207.out"],
          ["d_2_at_max.out","d_0_am__U208.in1"],
          ["d_0_next_value.sel","d_0_am__U208.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U209.in0"],
          ["d_2_at_max.out","d_1_am__U209.in1"],
          ["d_1_next_value.sel","d_1_am__U209.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U1927":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U1945":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1946":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1928"
          },
          "and_all__U1947":{
            "modref":"corebit.and"
          },
          "and_all__U1948":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U1949":{
            "modref":"corebit.and"
          },
          "d_0_am__U1950":{
            "modref":"corebit.and"
          },
          "d_0_am__U1951":{
            "modref":"corebit.and"
          },
          "d_0_am__U1952":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U1953":{
            "modref":"corebit.and"
          },
          "d_1_am__U1954":{
            "modref":"corebit.and"
          },
          "d_1_am__U1955":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U1956":{
            "modref":"corebit.and"
          },
          "d_2_am__U1957":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U1958":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1945.out"],
          ["d_1_inc.in1","_U1945.out"],
          ["d_2_inc.in1","_U1945.out"],
          ["d_3_inc.in1","_U1945.out"],
          ["d_4_inc.in1","_U1945.out"],
          ["inc_time_value.in0","_U1945.out"],
          ["cmp_time.in1","_U1946.out"],
          ["inc_time_value.in1","_U1946.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U1947.in0"],
          ["readyInvert.out","and_all__U1947.in1"],
          ["inc_time_value.sel","and_all__U1947.out"],
          ["cmp_time.out","and_all__U1948.in0"],
          ["self.ready","and_all__U1948.in1"],
          ["d_0_reg.en","and_all__U1948.out"],
          ["d_1_reg.en","and_all__U1948.out"],
          ["d_2_reg.en","and_all__U1948.out"],
          ["d_3_reg.en","and_all__U1948.out"],
          ["d_4_reg.en","and_all__U1948.out"],
          ["self.valid","and_all__U1948.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U1949.in0"],
          ["d_1_at_max.out","d_0_am__U1949.in1"],
          ["d_0_am__U1950.in0","d_0_am__U1949.out"],
          ["d_2_at_max.out","d_0_am__U1950.in1"],
          ["d_0_am__U1951.in0","d_0_am__U1950.out"],
          ["d_3_at_max.out","d_0_am__U1951.in1"],
          ["d_0_am__U1952.in0","d_0_am__U1951.out"],
          ["d_4_at_max.out","d_0_am__U1952.in1"],
          ["d_0_next_value.sel","d_0_am__U1952.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1953.in0"],
          ["d_2_at_max.out","d_1_am__U1953.in1"],
          ["d_1_am__U1954.in0","d_1_am__U1953.out"],
          ["d_3_at_max.out","d_1_am__U1954.in1"],
          ["d_1_am__U1955.in0","d_1_am__U1954.out"],
          ["d_4_at_max.out","d_1_am__U1955.in1"],
          ["d_1_next_value.sel","d_1_am__U1955.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U1956.in0"],
          ["d_3_at_max.out","d_2_am__U1956.in1"],
          ["d_2_am__U1957.in0","d_2_am__U1956.out"],
          ["d_4_at_max.out","d_2_am__U1957.in1"],
          ["d_2_next_value.sel","d_2_am__U1957.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U1958.in0"],
          ["d_4_at_max.out","d_3_am__U1958.in1"],
          ["d_3_next_value.sel","d_3_am__U1958.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.d.4","d_4_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U217":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U229":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U230":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U218"
          },
          "and_all__U231":{
            "modref":"corebit.and"
          },
          "and_all__U232":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U233":{
            "modref":"corebit.and"
          },
          "d_0_am__U234":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U235":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U229.out"],
          ["d_1_inc.in1","_U229.out"],
          ["d_2_inc.in1","_U229.out"],
          ["inc_time_value.in0","_U229.out"],
          ["cmp_time.in1","_U230.out"],
          ["inc_time_value.in1","_U230.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U231.in0"],
          ["readyInvert.out","and_all__U231.in1"],
          ["inc_time_value.sel","and_all__U231.out"],
          ["cmp_time.out","and_all__U232.in0"],
          ["self.ready","and_all__U232.in1"],
          ["d_0_reg.en","and_all__U232.out"],
          ["d_1_reg.en","and_all__U232.out"],
          ["d_2_reg.en","and_all__U232.out"],
          ["self.valid","and_all__U232.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U233.in0"],
          ["d_1_at_max.out","d_0_am__U233.in1"],
          ["d_0_am__U234.in0","d_0_am__U233.out"],
          ["d_2_at_max.out","d_0_am__U234.in1"],
          ["d_0_next_value.sel","d_0_am__U234.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U235.in0"],
          ["d_2_at_max.out","d_1_am__U235.in1"],
          ["d_1_next_value.sel","d_1_am__U235.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U243":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U255":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U256":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U244"
          },
          "and_all__U257":{
            "modref":"corebit.and"
          },
          "and_all__U258":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U259":{
            "modref":"corebit.and"
          },
          "d_0_am__U260":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U261":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U255.out"],
          ["d_1_inc.in1","_U255.out"],
          ["d_2_inc.in1","_U255.out"],
          ["inc_time_value.in0","_U255.out"],
          ["cmp_time.in1","_U256.out"],
          ["inc_time_value.in1","_U256.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U257.in0"],
          ["readyInvert.out","and_all__U257.in1"],
          ["inc_time_value.sel","and_all__U257.out"],
          ["cmp_time.out","and_all__U258.in0"],
          ["self.ready","and_all__U258.in1"],
          ["d_0_reg.en","and_all__U258.out"],
          ["d_1_reg.en","and_all__U258.out"],
          ["d_2_reg.en","and_all__U258.out"],
          ["self.valid","and_all__U258.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U259.in0"],
          ["d_1_at_max.out","d_0_am__U259.in1"],
          ["d_0_am__U260.in0","d_0_am__U259.out"],
          ["d_2_at_max.out","d_0_am__U260.in1"],
          ["d_0_next_value.sel","d_0_am__U260.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U261.in0"],
          ["d_2_at_max.out","d_1_am__U261.in1"],
          ["d_1_next_value.sel","d_1_am__U261.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U269":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U281":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U282":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U270"
          },
          "and_all__U283":{
            "modref":"corebit.and"
          },
          "and_all__U284":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U285":{
            "modref":"corebit.and"
          },
          "d_0_am__U286":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U287":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U281.out"],
          ["d_1_inc.in1","_U281.out"],
          ["d_2_inc.in1","_U281.out"],
          ["inc_time_value.in0","_U281.out"],
          ["cmp_time.in1","_U282.out"],
          ["inc_time_value.in1","_U282.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U283.in0"],
          ["readyInvert.out","and_all__U283.in1"],
          ["inc_time_value.sel","and_all__U283.out"],
          ["cmp_time.out","and_all__U284.in0"],
          ["self.ready","and_all__U284.in1"],
          ["d_0_reg.en","and_all__U284.out"],
          ["d_1_reg.en","and_all__U284.out"],
          ["d_2_reg.en","and_all__U284.out"],
          ["self.valid","and_all__U284.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U285.in0"],
          ["d_1_at_max.out","d_0_am__U285.in1"],
          ["d_0_am__U286.in0","d_0_am__U285.out"],
          ["d_2_at_max.out","d_0_am__U286.in1"],
          ["d_0_next_value.sel","d_0_am__U286.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U287.in0"],
          ["d_2_at_max.out","d_1_am__U287.in1"],
          ["d_1_next_value.sel","d_1_am__U287.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U295":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U307":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U308":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U296"
          },
          "and_all__U309":{
            "modref":"corebit.and"
          },
          "and_all__U310":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U311":{
            "modref":"corebit.and"
          },
          "d_0_am__U312":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U313":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U307.out"],
          ["d_1_inc.in1","_U307.out"],
          ["d_2_inc.in1","_U307.out"],
          ["inc_time_value.in0","_U307.out"],
          ["cmp_time.in1","_U308.out"],
          ["inc_time_value.in1","_U308.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U309.in0"],
          ["readyInvert.out","and_all__U309.in1"],
          ["inc_time_value.sel","and_all__U309.out"],
          ["cmp_time.out","and_all__U310.in0"],
          ["self.ready","and_all__U310.in1"],
          ["d_0_reg.en","and_all__U310.out"],
          ["d_1_reg.en","and_all__U310.out"],
          ["d_2_reg.en","and_all__U310.out"],
          ["self.valid","and_all__U310.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U311.in0"],
          ["d_1_at_max.out","d_0_am__U311.in1"],
          ["d_0_am__U312.in0","d_0_am__U311.out"],
          ["d_2_at_max.out","d_0_am__U312.in1"],
          ["d_0_next_value.sel","d_0_am__U312.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U313.in0"],
          ["d_2_at_max.out","d_1_am__U313.in1"],
          ["d_1_next_value.sel","d_1_am__U313.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U321":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U333":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U334":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U322"
          },
          "and_all__U335":{
            "modref":"corebit.and"
          },
          "and_all__U336":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U337":{
            "modref":"corebit.and"
          },
          "d_0_am__U338":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U339":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U333.out"],
          ["d_1_inc.in1","_U333.out"],
          ["d_2_inc.in1","_U333.out"],
          ["inc_time_value.in0","_U333.out"],
          ["cmp_time.in1","_U334.out"],
          ["inc_time_value.in1","_U334.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U335.in0"],
          ["readyInvert.out","and_all__U335.in1"],
          ["inc_time_value.sel","and_all__U335.out"],
          ["cmp_time.out","and_all__U336.in0"],
          ["self.ready","and_all__U336.in1"],
          ["d_0_reg.en","and_all__U336.out"],
          ["d_1_reg.en","and_all__U336.out"],
          ["d_2_reg.en","and_all__U336.out"],
          ["self.valid","and_all__U336.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U337.in0"],
          ["d_1_at_max.out","d_0_am__U337.in1"],
          ["d_0_am__U338.in0","d_0_am__U337.out"],
          ["d_2_at_max.out","d_0_am__U338.in1"],
          ["d_0_next_value.sel","d_0_am__U338.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U339.in0"],
          ["d_2_at_max.out","d_1_am__U339.in1"],
          ["d_1_next_value.sel","d_1_am__U339.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U347":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U365":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U366":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U348"
          },
          "and_all__U367":{
            "modref":"corebit.and"
          },
          "and_all__U368":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U369":{
            "modref":"corebit.and"
          },
          "d_0_am__U370":{
            "modref":"corebit.and"
          },
          "d_0_am__U371":{
            "modref":"corebit.and"
          },
          "d_0_am__U372":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U373":{
            "modref":"corebit.and"
          },
          "d_1_am__U374":{
            "modref":"corebit.and"
          },
          "d_1_am__U375":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U376":{
            "modref":"corebit.and"
          },
          "d_2_am__U377":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U378":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U365.out"],
          ["d_1_inc.in1","_U365.out"],
          ["d_2_inc.in1","_U365.out"],
          ["d_3_inc.in1","_U365.out"],
          ["d_4_inc.in1","_U365.out"],
          ["inc_time_value.in0","_U365.out"],
          ["cmp_time.in1","_U366.out"],
          ["inc_time_value.in1","_U366.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U367.in0"],
          ["readyInvert.out","and_all__U367.in1"],
          ["inc_time_value.sel","and_all__U367.out"],
          ["cmp_time.out","and_all__U368.in0"],
          ["self.ready","and_all__U368.in1"],
          ["d_0_reg.en","and_all__U368.out"],
          ["d_1_reg.en","and_all__U368.out"],
          ["d_2_reg.en","and_all__U368.out"],
          ["d_3_reg.en","and_all__U368.out"],
          ["d_4_reg.en","and_all__U368.out"],
          ["self.valid","and_all__U368.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U369.in0"],
          ["d_1_at_max.out","d_0_am__U369.in1"],
          ["d_0_am__U370.in0","d_0_am__U369.out"],
          ["d_2_at_max.out","d_0_am__U370.in1"],
          ["d_0_am__U371.in0","d_0_am__U370.out"],
          ["d_3_at_max.out","d_0_am__U371.in1"],
          ["d_0_am__U372.in0","d_0_am__U371.out"],
          ["d_4_at_max.out","d_0_am__U372.in1"],
          ["d_0_next_value.sel","d_0_am__U372.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U373.in0"],
          ["d_2_at_max.out","d_1_am__U373.in1"],
          ["d_1_am__U374.in0","d_1_am__U373.out"],
          ["d_3_at_max.out","d_1_am__U374.in1"],
          ["d_1_am__U375.in0","d_1_am__U374.out"],
          ["d_4_at_max.out","d_1_am__U375.in1"],
          ["d_1_next_value.sel","d_1_am__U375.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U376.in0"],
          ["d_3_at_max.out","d_2_am__U376.in1"],
          ["d_2_am__U377.in0","d_2_am__U376.out"],
          ["d_4_at_max.out","d_2_am__U377.in1"],
          ["d_2_next_value.sel","d_2_am__U377.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U378.in0"],
          ["d_4_at_max.out","d_3_am__U378.in1"],
          ["d_3_next_value.sel","d_3_am__U378.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.d.4","d_4_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U386":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U398":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U399":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U387"
          },
          "and_all__U400":{
            "modref":"corebit.and"
          },
          "and_all__U401":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U402":{
            "modref":"corebit.and"
          },
          "d_0_am__U403":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U404":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U398.out"],
          ["d_1_inc.in1","_U398.out"],
          ["d_2_inc.in1","_U398.out"],
          ["inc_time_value.in0","_U398.out"],
          ["cmp_time.in1","_U399.out"],
          ["inc_time_value.in1","_U399.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U400.in0"],
          ["readyInvert.out","and_all__U400.in1"],
          ["inc_time_value.sel","and_all__U400.out"],
          ["cmp_time.out","and_all__U401.in0"],
          ["self.ready","and_all__U401.in1"],
          ["d_0_reg.en","and_all__U401.out"],
          ["d_1_reg.en","and_all__U401.out"],
          ["d_2_reg.en","and_all__U401.out"],
          ["self.valid","and_all__U401.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U402.in0"],
          ["d_1_at_max.out","d_0_am__U402.in1"],
          ["d_0_am__U403.in0","d_0_am__U402.out"],
          ["d_2_at_max.out","d_0_am__U403.in1"],
          ["d_0_next_value.sel","d_0_am__U403.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U404.in0"],
          ["d_2_at_max.out","d_1_am__U404.in1"],
          ["d_1_next_value.sel","d_1_am__U404.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U412":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U424":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U425":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U413"
          },
          "and_all__U426":{
            "modref":"corebit.and"
          },
          "and_all__U427":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U428":{
            "modref":"corebit.and"
          },
          "d_0_am__U429":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U430":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U424.out"],
          ["d_1_inc.in1","_U424.out"],
          ["d_2_inc.in1","_U424.out"],
          ["inc_time_value.in0","_U424.out"],
          ["cmp_time.in1","_U425.out"],
          ["inc_time_value.in1","_U425.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U426.in0"],
          ["readyInvert.out","and_all__U426.in1"],
          ["inc_time_value.sel","and_all__U426.out"],
          ["cmp_time.out","and_all__U427.in0"],
          ["self.ready","and_all__U427.in1"],
          ["d_0_reg.en","and_all__U427.out"],
          ["d_1_reg.en","and_all__U427.out"],
          ["d_2_reg.en","and_all__U427.out"],
          ["self.valid","and_all__U427.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U428.in0"],
          ["d_1_at_max.out","d_0_am__U428.in1"],
          ["d_0_am__U429.in0","d_0_am__U428.out"],
          ["d_2_at_max.out","d_0_am__U429.in1"],
          ["d_0_next_value.sel","d_0_am__U429.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U430.in0"],
          ["d_2_at_max.out","d_1_am__U430.in1"],
          ["d_1_next_value.sel","d_1_am__U430.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U438":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U450":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U451":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U439"
          },
          "and_all__U452":{
            "modref":"corebit.and"
          },
          "and_all__U453":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U454":{
            "modref":"corebit.and"
          },
          "d_0_am__U455":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U456":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U450.out"],
          ["d_1_inc.in1","_U450.out"],
          ["d_2_inc.in1","_U450.out"],
          ["inc_time_value.in0","_U450.out"],
          ["cmp_time.in1","_U451.out"],
          ["inc_time_value.in1","_U451.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U452.in0"],
          ["readyInvert.out","and_all__U452.in1"],
          ["inc_time_value.sel","and_all__U452.out"],
          ["cmp_time.out","and_all__U453.in0"],
          ["self.ready","and_all__U453.in1"],
          ["d_0_reg.en","and_all__U453.out"],
          ["d_1_reg.en","and_all__U453.out"],
          ["d_2_reg.en","and_all__U453.out"],
          ["self.valid","and_all__U453.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U454.in0"],
          ["d_1_at_max.out","d_0_am__U454.in1"],
          ["d_0_am__U455.in0","d_0_am__U454.out"],
          ["d_2_at_max.out","d_0_am__U455.in1"],
          ["d_0_next_value.sel","d_0_am__U455.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U456.in0"],
          ["d_2_at_max.out","d_1_am__U456.in1"],
          ["d_1_next_value.sel","d_1_am__U456.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U464":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U476":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U477":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U465"
          },
          "and_all__U478":{
            "modref":"corebit.and"
          },
          "and_all__U479":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U480":{
            "modref":"corebit.and"
          },
          "d_0_am__U481":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U482":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U476.out"],
          ["d_1_inc.in1","_U476.out"],
          ["d_2_inc.in1","_U476.out"],
          ["inc_time_value.in0","_U476.out"],
          ["cmp_time.in1","_U477.out"],
          ["inc_time_value.in1","_U477.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U478.in0"],
          ["readyInvert.out","and_all__U478.in1"],
          ["inc_time_value.sel","and_all__U478.out"],
          ["cmp_time.out","and_all__U479.in0"],
          ["self.ready","and_all__U479.in1"],
          ["d_0_reg.en","and_all__U479.out"],
          ["d_1_reg.en","and_all__U479.out"],
          ["d_2_reg.en","and_all__U479.out"],
          ["self.valid","and_all__U479.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U480.in0"],
          ["d_1_at_max.out","d_0_am__U480.in1"],
          ["d_0_am__U481.in0","d_0_am__U480.out"],
          ["d_2_at_max.out","d_0_am__U481.in1"],
          ["d_0_next_value.sel","d_0_am__U481.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U482.in0"],
          ["d_2_at_max.out","d_1_am__U482.in1"],
          ["d_1_next_value.sel","d_1_am__U482.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U490":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U502":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U503":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U491"
          },
          "and_all__U504":{
            "modref":"corebit.and"
          },
          "and_all__U505":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U506":{
            "modref":"corebit.and"
          },
          "d_0_am__U507":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U508":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U502.out"],
          ["d_1_inc.in1","_U502.out"],
          ["d_2_inc.in1","_U502.out"],
          ["inc_time_value.in0","_U502.out"],
          ["cmp_time.in1","_U503.out"],
          ["inc_time_value.in1","_U503.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U504.in0"],
          ["readyInvert.out","and_all__U504.in1"],
          ["inc_time_value.sel","and_all__U504.out"],
          ["cmp_time.out","and_all__U505.in0"],
          ["self.ready","and_all__U505.in1"],
          ["d_0_reg.en","and_all__U505.out"],
          ["d_1_reg.en","and_all__U505.out"],
          ["d_2_reg.en","and_all__U505.out"],
          ["self.valid","and_all__U505.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U506.in0"],
          ["d_1_at_max.out","d_0_am__U506.in1"],
          ["d_0_am__U507.in0","d_0_am__U506.out"],
          ["d_2_at_max.out","d_0_am__U507.in1"],
          ["d_0_next_value.sel","d_0_am__U507.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U508.in0"],
          ["d_2_at_max.out","d_1_am__U508.in1"],
          ["d_1_next_value.sel","d_1_am__U508.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U516":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U528":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U529":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U517"
          },
          "and_all__U530":{
            "modref":"corebit.and"
          },
          "and_all__U531":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U532":{
            "modref":"corebit.and"
          },
          "d_0_am__U533":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U534":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U528.out"],
          ["d_1_inc.in1","_U528.out"],
          ["d_2_inc.in1","_U528.out"],
          ["inc_time_value.in0","_U528.out"],
          ["cmp_time.in1","_U529.out"],
          ["inc_time_value.in1","_U529.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U530.in0"],
          ["readyInvert.out","and_all__U530.in1"],
          ["inc_time_value.sel","and_all__U530.out"],
          ["cmp_time.out","and_all__U531.in0"],
          ["self.ready","and_all__U531.in1"],
          ["d_0_reg.en","and_all__U531.out"],
          ["d_1_reg.en","and_all__U531.out"],
          ["d_2_reg.en","and_all__U531.out"],
          ["self.valid","and_all__U531.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U532.in0"],
          ["d_1_at_max.out","d_0_am__U532.in1"],
          ["d_0_am__U533.in0","d_0_am__U532.out"],
          ["d_2_at_max.out","d_0_am__U533.in1"],
          ["d_0_next_value.sel","d_0_am__U533.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U534.in0"],
          ["d_2_at_max.out","d_1_am__U534.in1"],
          ["d_1_next_value.sel","d_1_am__U534.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U542":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U554":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U555":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U543"
          },
          "and_all__U556":{
            "modref":"corebit.and"
          },
          "and_all__U557":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U558":{
            "modref":"corebit.and"
          },
          "d_0_am__U559":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U560":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U554.out"],
          ["d_1_inc.in1","_U554.out"],
          ["d_2_inc.in1","_U554.out"],
          ["inc_time_value.in0","_U554.out"],
          ["cmp_time.in1","_U555.out"],
          ["inc_time_value.in1","_U555.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U556.in0"],
          ["readyInvert.out","and_all__U556.in1"],
          ["inc_time_value.sel","and_all__U556.out"],
          ["cmp_time.out","and_all__U557.in0"],
          ["self.ready","and_all__U557.in1"],
          ["d_0_reg.en","and_all__U557.out"],
          ["d_1_reg.en","and_all__U557.out"],
          ["d_2_reg.en","and_all__U557.out"],
          ["self.valid","and_all__U557.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U558.in0"],
          ["d_1_at_max.out","d_0_am__U558.in1"],
          ["d_0_am__U559.in0","d_0_am__U558.out"],
          ["d_2_at_max.out","d_0_am__U559.in1"],
          ["d_0_next_value.sel","d_0_am__U559.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U560.in0"],
          ["d_2_at_max.out","d_1_am__U560.in1"],
          ["d_1_next_value.sel","d_1_am__U560.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U568":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U580":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U581":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U569"
          },
          "and_all__U582":{
            "modref":"corebit.and"
          },
          "and_all__U583":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U584":{
            "modref":"corebit.and"
          },
          "d_0_am__U585":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U586":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U580.out"],
          ["d_1_inc.in1","_U580.out"],
          ["d_2_inc.in1","_U580.out"],
          ["inc_time_value.in0","_U580.out"],
          ["cmp_time.in1","_U581.out"],
          ["inc_time_value.in1","_U581.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U582.in0"],
          ["readyInvert.out","and_all__U582.in1"],
          ["inc_time_value.sel","and_all__U582.out"],
          ["cmp_time.out","and_all__U583.in0"],
          ["self.ready","and_all__U583.in1"],
          ["d_0_reg.en","and_all__U583.out"],
          ["d_1_reg.en","and_all__U583.out"],
          ["d_2_reg.en","and_all__U583.out"],
          ["self.valid","and_all__U583.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U584.in0"],
          ["d_1_at_max.out","d_0_am__U584.in1"],
          ["d_0_am__U585.in0","d_0_am__U584.out"],
          ["d_2_at_max.out","d_0_am__U585.in1"],
          ["d_0_next_value.sel","d_0_am__U585.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U586.in0"],
          ["d_2_at_max.out","d_1_am__U586.in1"],
          ["d_1_next_value.sel","d_1_am__U586.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U594":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U612":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U613":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U595"
          },
          "and_all__U614":{
            "modref":"corebit.and"
          },
          "and_all__U615":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U616":{
            "modref":"corebit.and"
          },
          "d_0_am__U617":{
            "modref":"corebit.and"
          },
          "d_0_am__U618":{
            "modref":"corebit.and"
          },
          "d_0_am__U619":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U620":{
            "modref":"corebit.and"
          },
          "d_1_am__U621":{
            "modref":"corebit.and"
          },
          "d_1_am__U622":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U623":{
            "modref":"corebit.and"
          },
          "d_2_am__U624":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U625":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U612.out"],
          ["d_1_inc.in1","_U612.out"],
          ["d_2_inc.in1","_U612.out"],
          ["d_3_inc.in1","_U612.out"],
          ["d_4_inc.in1","_U612.out"],
          ["inc_time_value.in0","_U612.out"],
          ["cmp_time.in1","_U613.out"],
          ["inc_time_value.in1","_U613.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U614.in0"],
          ["readyInvert.out","and_all__U614.in1"],
          ["inc_time_value.sel","and_all__U614.out"],
          ["cmp_time.out","and_all__U615.in0"],
          ["self.ready","and_all__U615.in1"],
          ["d_0_reg.en","and_all__U615.out"],
          ["d_1_reg.en","and_all__U615.out"],
          ["d_2_reg.en","and_all__U615.out"],
          ["d_3_reg.en","and_all__U615.out"],
          ["d_4_reg.en","and_all__U615.out"],
          ["self.valid","and_all__U615.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U616.in0"],
          ["d_1_at_max.out","d_0_am__U616.in1"],
          ["d_0_am__U617.in0","d_0_am__U616.out"],
          ["d_2_at_max.out","d_0_am__U617.in1"],
          ["d_0_am__U618.in0","d_0_am__U617.out"],
          ["d_3_at_max.out","d_0_am__U618.in1"],
          ["d_0_am__U619.in0","d_0_am__U618.out"],
          ["d_4_at_max.out","d_0_am__U619.in1"],
          ["d_0_next_value.sel","d_0_am__U619.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U620.in0"],
          ["d_2_at_max.out","d_1_am__U620.in1"],
          ["d_1_am__U621.in0","d_1_am__U620.out"],
          ["d_3_at_max.out","d_1_am__U621.in1"],
          ["d_1_am__U622.in0","d_1_am__U621.out"],
          ["d_4_at_max.out","d_1_am__U622.in1"],
          ["d_1_next_value.sel","d_1_am__U622.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U623.in0"],
          ["d_3_at_max.out","d_2_am__U623.in1"],
          ["d_2_am__U624.in0","d_2_am__U623.out"],
          ["d_4_at_max.out","d_2_am__U624.in1"],
          ["d_2_next_value.sel","d_2_am__U624.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U625.in0"],
          ["d_4_at_max.out","d_3_am__U625.in1"],
          ["d_3_next_value.sel","d_3_am__U625.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.d.4","d_4_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U633":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U651":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U652":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U634"
          },
          "and_all__U653":{
            "modref":"corebit.and"
          },
          "and_all__U654":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U655":{
            "modref":"corebit.and"
          },
          "d_0_am__U656":{
            "modref":"corebit.and"
          },
          "d_0_am__U657":{
            "modref":"corebit.and"
          },
          "d_0_am__U658":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U659":{
            "modref":"corebit.and"
          },
          "d_1_am__U660":{
            "modref":"corebit.and"
          },
          "d_1_am__U661":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U662":{
            "modref":"corebit.and"
          },
          "d_2_am__U663":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U664":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U651.out"],
          ["d_1_inc.in1","_U651.out"],
          ["d_2_inc.in1","_U651.out"],
          ["d_3_inc.in1","_U651.out"],
          ["d_4_inc.in1","_U651.out"],
          ["inc_time_value.in0","_U651.out"],
          ["cmp_time.in1","_U652.out"],
          ["inc_time_value.in1","_U652.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U653.in0"],
          ["readyInvert.out","and_all__U653.in1"],
          ["inc_time_value.sel","and_all__U653.out"],
          ["cmp_time.out","and_all__U654.in0"],
          ["self.ready","and_all__U654.in1"],
          ["d_0_reg.en","and_all__U654.out"],
          ["d_1_reg.en","and_all__U654.out"],
          ["d_2_reg.en","and_all__U654.out"],
          ["d_3_reg.en","and_all__U654.out"],
          ["d_4_reg.en","and_all__U654.out"],
          ["self.valid","and_all__U654.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U655.in0"],
          ["d_1_at_max.out","d_0_am__U655.in1"],
          ["d_0_am__U656.in0","d_0_am__U655.out"],
          ["d_2_at_max.out","d_0_am__U656.in1"],
          ["d_0_am__U657.in0","d_0_am__U656.out"],
          ["d_3_at_max.out","d_0_am__U657.in1"],
          ["d_0_am__U658.in0","d_0_am__U657.out"],
          ["d_4_at_max.out","d_0_am__U658.in1"],
          ["d_0_next_value.sel","d_0_am__U658.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U659.in0"],
          ["d_2_at_max.out","d_1_am__U659.in1"],
          ["d_1_am__U660.in0","d_1_am__U659.out"],
          ["d_3_at_max.out","d_1_am__U660.in1"],
          ["d_1_am__U661.in0","d_1_am__U660.out"],
          ["d_4_at_max.out","d_1_am__U661.in1"],
          ["d_1_next_value.sel","d_1_am__U661.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U662.in0"],
          ["d_3_at_max.out","d_2_am__U662.in1"],
          ["d_2_am__U663.in0","d_2_am__U662.out"],
          ["d_4_at_max.out","d_2_am__U663.in1"],
          ["d_2_next_value.sel","d_2_am__U663.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U664.in0"],
          ["d_4_at_max.out","d_3_am__U664.in1"],
          ["d_3_next_value.sel","d_3_am__U664.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.d.4","d_4_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U672":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U690":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U691":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U673"
          },
          "and_all__U692":{
            "modref":"corebit.and"
          },
          "and_all__U693":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U694":{
            "modref":"corebit.and"
          },
          "d_0_am__U695":{
            "modref":"corebit.and"
          },
          "d_0_am__U696":{
            "modref":"corebit.and"
          },
          "d_0_am__U697":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U698":{
            "modref":"corebit.and"
          },
          "d_1_am__U699":{
            "modref":"corebit.and"
          },
          "d_1_am__U700":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U701":{
            "modref":"corebit.and"
          },
          "d_2_am__U702":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U703":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U690.out"],
          ["d_1_inc.in1","_U690.out"],
          ["d_2_inc.in1","_U690.out"],
          ["d_3_inc.in1","_U690.out"],
          ["d_4_inc.in1","_U690.out"],
          ["inc_time_value.in0","_U690.out"],
          ["cmp_time.in1","_U691.out"],
          ["inc_time_value.in1","_U691.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U692.in0"],
          ["readyInvert.out","and_all__U692.in1"],
          ["inc_time_value.sel","and_all__U692.out"],
          ["cmp_time.out","and_all__U693.in0"],
          ["self.ready","and_all__U693.in1"],
          ["d_0_reg.en","and_all__U693.out"],
          ["d_1_reg.en","and_all__U693.out"],
          ["d_2_reg.en","and_all__U693.out"],
          ["d_3_reg.en","and_all__U693.out"],
          ["d_4_reg.en","and_all__U693.out"],
          ["self.valid","and_all__U693.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U694.in0"],
          ["d_1_at_max.out","d_0_am__U694.in1"],
          ["d_0_am__U695.in0","d_0_am__U694.out"],
          ["d_2_at_max.out","d_0_am__U695.in1"],
          ["d_0_am__U696.in0","d_0_am__U695.out"],
          ["d_3_at_max.out","d_0_am__U696.in1"],
          ["d_0_am__U697.in0","d_0_am__U696.out"],
          ["d_4_at_max.out","d_0_am__U697.in1"],
          ["d_0_next_value.sel","d_0_am__U697.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U698.in0"],
          ["d_2_at_max.out","d_1_am__U698.in1"],
          ["d_1_am__U699.in0","d_1_am__U698.out"],
          ["d_3_at_max.out","d_1_am__U699.in1"],
          ["d_1_am__U700.in0","d_1_am__U699.out"],
          ["d_4_at_max.out","d_1_am__U700.in1"],
          ["d_1_next_value.sel","d_1_am__U700.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U701.in0"],
          ["d_3_at_max.out","d_2_am__U701.in1"],
          ["d_2_am__U702.in0","d_2_am__U701.out"],
          ["d_4_at_max.out","d_2_am__U702.in1"],
          ["d_2_next_value.sel","d_2_am__U702.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U703.in0"],
          ["d_4_at_max.out","d_3_am__U703.in1"],
          ["d_3_next_value.sel","d_3_am__U703.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.d.4","d_4_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U711":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U729":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U730":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U712"
          },
          "and_all__U731":{
            "modref":"corebit.and"
          },
          "and_all__U732":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U733":{
            "modref":"corebit.and"
          },
          "d_0_am__U734":{
            "modref":"corebit.and"
          },
          "d_0_am__U735":{
            "modref":"corebit.and"
          },
          "d_0_am__U736":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U737":{
            "modref":"corebit.and"
          },
          "d_1_am__U738":{
            "modref":"corebit.and"
          },
          "d_1_am__U739":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U740":{
            "modref":"corebit.and"
          },
          "d_2_am__U741":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U742":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U729.out"],
          ["d_1_inc.in1","_U729.out"],
          ["d_2_inc.in1","_U729.out"],
          ["d_3_inc.in1","_U729.out"],
          ["d_4_inc.in1","_U729.out"],
          ["inc_time_value.in0","_U729.out"],
          ["cmp_time.in1","_U730.out"],
          ["inc_time_value.in1","_U730.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U731.in0"],
          ["readyInvert.out","and_all__U731.in1"],
          ["inc_time_value.sel","and_all__U731.out"],
          ["cmp_time.out","and_all__U732.in0"],
          ["self.ready","and_all__U732.in1"],
          ["d_0_reg.en","and_all__U732.out"],
          ["d_1_reg.en","and_all__U732.out"],
          ["d_2_reg.en","and_all__U732.out"],
          ["d_3_reg.en","and_all__U732.out"],
          ["d_4_reg.en","and_all__U732.out"],
          ["self.valid","and_all__U732.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U733.in0"],
          ["d_1_at_max.out","d_0_am__U733.in1"],
          ["d_0_am__U734.in0","d_0_am__U733.out"],
          ["d_2_at_max.out","d_0_am__U734.in1"],
          ["d_0_am__U735.in0","d_0_am__U734.out"],
          ["d_3_at_max.out","d_0_am__U735.in1"],
          ["d_0_am__U736.in0","d_0_am__U735.out"],
          ["d_4_at_max.out","d_0_am__U736.in1"],
          ["d_0_next_value.sel","d_0_am__U736.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U737.in0"],
          ["d_2_at_max.out","d_1_am__U737.in1"],
          ["d_1_am__U738.in0","d_1_am__U737.out"],
          ["d_3_at_max.out","d_1_am__U738.in1"],
          ["d_1_am__U739.in0","d_1_am__U738.out"],
          ["d_4_at_max.out","d_1_am__U739.in1"],
          ["d_1_next_value.sel","d_1_am__U739.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U740.in0"],
          ["d_3_at_max.out","d_2_am__U740.in1"],
          ["d_2_am__U741.in0","d_2_am__U740.out"],
          ["d_4_at_max.out","d_2_am__U741.in1"],
          ["d_2_next_value.sel","d_2_am__U741.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U742.in0"],
          ["d_4_at_max.out","d_3_am__U742.in1"],
          ["d_3_next_value.sel","d_3_am__U742.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.d.4","d_4_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U750":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U768":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U769":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U751"
          },
          "and_all__U770":{
            "modref":"corebit.and"
          },
          "and_all__U771":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U772":{
            "modref":"corebit.and"
          },
          "d_0_am__U773":{
            "modref":"corebit.and"
          },
          "d_0_am__U774":{
            "modref":"corebit.and"
          },
          "d_0_am__U775":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U776":{
            "modref":"corebit.and"
          },
          "d_1_am__U777":{
            "modref":"corebit.and"
          },
          "d_1_am__U778":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U779":{
            "modref":"corebit.and"
          },
          "d_2_am__U780":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U781":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U768.out"],
          ["d_1_inc.in1","_U768.out"],
          ["d_2_inc.in1","_U768.out"],
          ["d_3_inc.in1","_U768.out"],
          ["d_4_inc.in1","_U768.out"],
          ["inc_time_value.in0","_U768.out"],
          ["cmp_time.in1","_U769.out"],
          ["inc_time_value.in1","_U769.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U770.in0"],
          ["readyInvert.out","and_all__U770.in1"],
          ["inc_time_value.sel","and_all__U770.out"],
          ["cmp_time.out","and_all__U771.in0"],
          ["self.ready","and_all__U771.in1"],
          ["d_0_reg.en","and_all__U771.out"],
          ["d_1_reg.en","and_all__U771.out"],
          ["d_2_reg.en","and_all__U771.out"],
          ["d_3_reg.en","and_all__U771.out"],
          ["d_4_reg.en","and_all__U771.out"],
          ["self.valid","and_all__U771.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U772.in0"],
          ["d_1_at_max.out","d_0_am__U772.in1"],
          ["d_0_am__U773.in0","d_0_am__U772.out"],
          ["d_2_at_max.out","d_0_am__U773.in1"],
          ["d_0_am__U774.in0","d_0_am__U773.out"],
          ["d_3_at_max.out","d_0_am__U774.in1"],
          ["d_0_am__U775.in0","d_0_am__U774.out"],
          ["d_4_at_max.out","d_0_am__U775.in1"],
          ["d_0_next_value.sel","d_0_am__U775.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U776.in0"],
          ["d_2_at_max.out","d_1_am__U776.in1"],
          ["d_1_am__U777.in0","d_1_am__U776.out"],
          ["d_3_at_max.out","d_1_am__U777.in1"],
          ["d_1_am__U778.in0","d_1_am__U777.out"],
          ["d_4_at_max.out","d_1_am__U778.in1"],
          ["d_1_next_value.sel","d_1_am__U778.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U779.in0"],
          ["d_3_at_max.out","d_2_am__U779.in1"],
          ["d_2_am__U780.in0","d_2_am__U779.out"],
          ["d_4_at_max.out","d_2_am__U780.in1"],
          ["d_2_next_value.sel","d_2_am__U780.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U781.in0"],
          ["d_4_at_max.out","d_3_am__U781.in1"],
          ["d_3_next_value.sel","d_3_am__U781.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.d.4","d_4_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U789":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U807":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U808":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U790"
          },
          "and_all__U809":{
            "modref":"corebit.and"
          },
          "and_all__U810":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U811":{
            "modref":"corebit.and"
          },
          "d_0_am__U812":{
            "modref":"corebit.and"
          },
          "d_0_am__U813":{
            "modref":"corebit.and"
          },
          "d_0_am__U814":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U815":{
            "modref":"corebit.and"
          },
          "d_1_am__U816":{
            "modref":"corebit.and"
          },
          "d_1_am__U817":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U818":{
            "modref":"corebit.and"
          },
          "d_2_am__U819":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U820":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U807.out"],
          ["d_1_inc.in1","_U807.out"],
          ["d_2_inc.in1","_U807.out"],
          ["d_3_inc.in1","_U807.out"],
          ["d_4_inc.in1","_U807.out"],
          ["inc_time_value.in0","_U807.out"],
          ["cmp_time.in1","_U808.out"],
          ["inc_time_value.in1","_U808.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U809.in0"],
          ["readyInvert.out","and_all__U809.in1"],
          ["inc_time_value.sel","and_all__U809.out"],
          ["cmp_time.out","and_all__U810.in0"],
          ["self.ready","and_all__U810.in1"],
          ["d_0_reg.en","and_all__U810.out"],
          ["d_1_reg.en","and_all__U810.out"],
          ["d_2_reg.en","and_all__U810.out"],
          ["d_3_reg.en","and_all__U810.out"],
          ["d_4_reg.en","and_all__U810.out"],
          ["self.valid","and_all__U810.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U811.in0"],
          ["d_1_at_max.out","d_0_am__U811.in1"],
          ["d_0_am__U812.in0","d_0_am__U811.out"],
          ["d_2_at_max.out","d_0_am__U812.in1"],
          ["d_0_am__U813.in0","d_0_am__U812.out"],
          ["d_3_at_max.out","d_0_am__U813.in1"],
          ["d_0_am__U814.in0","d_0_am__U813.out"],
          ["d_4_at_max.out","d_0_am__U814.in1"],
          ["d_0_next_value.sel","d_0_am__U814.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U815.in0"],
          ["d_2_at_max.out","d_1_am__U815.in1"],
          ["d_1_am__U816.in0","d_1_am__U815.out"],
          ["d_3_at_max.out","d_1_am__U816.in1"],
          ["d_1_am__U817.in0","d_1_am__U816.out"],
          ["d_4_at_max.out","d_1_am__U817.in1"],
          ["d_1_next_value.sel","d_1_am__U817.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U818.in0"],
          ["d_3_at_max.out","d_2_am__U818.in1"],
          ["d_2_am__U819.in0","d_2_am__U818.out"],
          ["d_4_at_max.out","d_2_am__U819.in1"],
          ["d_2_next_value.sel","d_2_am__U819.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U820.in0"],
          ["d_4_at_max.out","d_3_am__U820.in1"],
          ["d_3_next_value.sel","d_3_am__U820.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.d.4","d_4_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U828":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U846":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U847":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U829"
          },
          "and_all__U848":{
            "modref":"corebit.and"
          },
          "and_all__U849":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U850":{
            "modref":"corebit.and"
          },
          "d_0_am__U851":{
            "modref":"corebit.and"
          },
          "d_0_am__U852":{
            "modref":"corebit.and"
          },
          "d_0_am__U853":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U854":{
            "modref":"corebit.and"
          },
          "d_1_am__U855":{
            "modref":"corebit.and"
          },
          "d_1_am__U856":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U857":{
            "modref":"corebit.and"
          },
          "d_2_am__U858":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U859":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U846.out"],
          ["d_1_inc.in1","_U846.out"],
          ["d_2_inc.in1","_U846.out"],
          ["d_3_inc.in1","_U846.out"],
          ["d_4_inc.in1","_U846.out"],
          ["inc_time_value.in0","_U846.out"],
          ["cmp_time.in1","_U847.out"],
          ["inc_time_value.in1","_U847.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U848.in0"],
          ["readyInvert.out","and_all__U848.in1"],
          ["inc_time_value.sel","and_all__U848.out"],
          ["cmp_time.out","and_all__U849.in0"],
          ["self.ready","and_all__U849.in1"],
          ["d_0_reg.en","and_all__U849.out"],
          ["d_1_reg.en","and_all__U849.out"],
          ["d_2_reg.en","and_all__U849.out"],
          ["d_3_reg.en","and_all__U849.out"],
          ["d_4_reg.en","and_all__U849.out"],
          ["self.valid","and_all__U849.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U850.in0"],
          ["d_1_at_max.out","d_0_am__U850.in1"],
          ["d_0_am__U851.in0","d_0_am__U850.out"],
          ["d_2_at_max.out","d_0_am__U851.in1"],
          ["d_0_am__U852.in0","d_0_am__U851.out"],
          ["d_3_at_max.out","d_0_am__U852.in1"],
          ["d_0_am__U853.in0","d_0_am__U852.out"],
          ["d_4_at_max.out","d_0_am__U853.in1"],
          ["d_0_next_value.sel","d_0_am__U853.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U854.in0"],
          ["d_2_at_max.out","d_1_am__U854.in1"],
          ["d_1_am__U855.in0","d_1_am__U854.out"],
          ["d_3_at_max.out","d_1_am__U855.in1"],
          ["d_1_am__U856.in0","d_1_am__U855.out"],
          ["d_4_at_max.out","d_1_am__U856.in1"],
          ["d_1_next_value.sel","d_1_am__U856.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U857.in0"],
          ["d_3_at_max.out","d_2_am__U857.in1"],
          ["d_2_am__U858.in0","d_2_am__U857.out"],
          ["d_4_at_max.out","d_2_am__U858.in1"],
          ["d_2_next_value.sel","d_2_am__U858.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U859.in0"],
          ["d_4_at_max.out","d_3_am__U859.in1"],
          ["d_3_next_value.sel","d_3_am__U859.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.d.4","d_4_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U867":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U885":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U886":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U868"
          },
          "and_all__U887":{
            "modref":"corebit.and"
          },
          "and_all__U888":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U889":{
            "modref":"corebit.and"
          },
          "d_0_am__U890":{
            "modref":"corebit.and"
          },
          "d_0_am__U891":{
            "modref":"corebit.and"
          },
          "d_0_am__U892":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U893":{
            "modref":"corebit.and"
          },
          "d_1_am__U894":{
            "modref":"corebit.and"
          },
          "d_1_am__U895":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U896":{
            "modref":"corebit.and"
          },
          "d_2_am__U897":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U898":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U885.out"],
          ["d_1_inc.in1","_U885.out"],
          ["d_2_inc.in1","_U885.out"],
          ["d_3_inc.in1","_U885.out"],
          ["d_4_inc.in1","_U885.out"],
          ["inc_time_value.in0","_U885.out"],
          ["cmp_time.in1","_U886.out"],
          ["inc_time_value.in1","_U886.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U887.in0"],
          ["readyInvert.out","and_all__U887.in1"],
          ["inc_time_value.sel","and_all__U887.out"],
          ["cmp_time.out","and_all__U888.in0"],
          ["self.ready","and_all__U888.in1"],
          ["d_0_reg.en","and_all__U888.out"],
          ["d_1_reg.en","and_all__U888.out"],
          ["d_2_reg.en","and_all__U888.out"],
          ["d_3_reg.en","and_all__U888.out"],
          ["d_4_reg.en","and_all__U888.out"],
          ["self.valid","and_all__U888.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U889.in0"],
          ["d_1_at_max.out","d_0_am__U889.in1"],
          ["d_0_am__U890.in0","d_0_am__U889.out"],
          ["d_2_at_max.out","d_0_am__U890.in1"],
          ["d_0_am__U891.in0","d_0_am__U890.out"],
          ["d_3_at_max.out","d_0_am__U891.in1"],
          ["d_0_am__U892.in0","d_0_am__U891.out"],
          ["d_4_at_max.out","d_0_am__U892.in1"],
          ["d_0_next_value.sel","d_0_am__U892.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U893.in0"],
          ["d_2_at_max.out","d_1_am__U893.in1"],
          ["d_1_am__U894.in0","d_1_am__U893.out"],
          ["d_3_at_max.out","d_1_am__U894.in1"],
          ["d_1_am__U895.in0","d_1_am__U894.out"],
          ["d_4_at_max.out","d_1_am__U895.in1"],
          ["d_1_next_value.sel","d_1_am__U895.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U896.in0"],
          ["d_3_at_max.out","d_2_am__U896.in1"],
          ["d_2_am__U897.in0","d_2_am__U896.out"],
          ["d_4_at_max.out","d_2_am__U897.in1"],
          ["d_2_next_value.sel","d_2_am__U897.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U898.in0"],
          ["d_4_at_max.out","d_3_am__U898.in1"],
          ["d_3_next_value.sel","d_3_am__U898.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.d.4","d_4_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U906":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U918":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U919":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U907"
          },
          "and_all__U920":{
            "modref":"corebit.and"
          },
          "and_all__U921":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U922":{
            "modref":"corebit.and"
          },
          "d_0_am__U923":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U924":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U918.out"],
          ["d_1_inc.in1","_U918.out"],
          ["d_2_inc.in1","_U918.out"],
          ["inc_time_value.in0","_U918.out"],
          ["cmp_time.in1","_U919.out"],
          ["inc_time_value.in1","_U919.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U920.in0"],
          ["readyInvert.out","and_all__U920.in1"],
          ["inc_time_value.sel","and_all__U920.out"],
          ["cmp_time.out","and_all__U921.in0"],
          ["self.ready","and_all__U921.in1"],
          ["d_0_reg.en","and_all__U921.out"],
          ["d_1_reg.en","and_all__U921.out"],
          ["d_2_reg.en","and_all__U921.out"],
          ["self.valid","and_all__U921.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U922.in0"],
          ["d_1_at_max.out","d_0_am__U922.in1"],
          ["d_0_am__U923.in0","d_0_am__U922.out"],
          ["d_2_at_max.out","d_0_am__U923.in1"],
          ["d_0_next_value.sel","d_0_am__U923.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U924.in0"],
          ["d_2_at_max.out","d_1_am__U924.in1"],
          ["d_1_next_value.sel","d_1_am__U924.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U932":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U944":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U945":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U933"
          },
          "and_all__U946":{
            "modref":"corebit.and"
          },
          "and_all__U947":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U948":{
            "modref":"corebit.and"
          },
          "d_0_am__U949":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U950":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U944.out"],
          ["d_1_inc.in1","_U944.out"],
          ["d_2_inc.in1","_U944.out"],
          ["inc_time_value.in0","_U944.out"],
          ["cmp_time.in1","_U945.out"],
          ["inc_time_value.in1","_U945.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U946.in0"],
          ["readyInvert.out","and_all__U946.in1"],
          ["inc_time_value.sel","and_all__U946.out"],
          ["cmp_time.out","and_all__U947.in0"],
          ["self.ready","and_all__U947.in1"],
          ["d_0_reg.en","and_all__U947.out"],
          ["d_1_reg.en","and_all__U947.out"],
          ["d_2_reg.en","and_all__U947.out"],
          ["self.valid","and_all__U947.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U948.in0"],
          ["d_1_at_max.out","d_0_am__U948.in1"],
          ["d_0_am__U949.in0","d_0_am__U948.out"],
          ["d_2_at_max.out","d_0_am__U949.in1"],
          ["d_0_next_value.sel","d_0_am__U949.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U950.in0"],
          ["d_2_at_max.out","d_1_am__U950.in1"],
          ["d_1_next_value.sel","d_1_am__U950.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U958":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U970":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U971":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U959"
          },
          "and_all__U972":{
            "modref":"corebit.and"
          },
          "and_all__U973":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U974":{
            "modref":"corebit.and"
          },
          "d_0_am__U975":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U976":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U970.out"],
          ["d_1_inc.in1","_U970.out"],
          ["d_2_inc.in1","_U970.out"],
          ["inc_time_value.in0","_U970.out"],
          ["cmp_time.in1","_U971.out"],
          ["inc_time_value.in1","_U971.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U972.in0"],
          ["readyInvert.out","and_all__U972.in1"],
          ["inc_time_value.sel","and_all__U972.out"],
          ["cmp_time.out","and_all__U973.in0"],
          ["self.ready","and_all__U973.in1"],
          ["d_0_reg.en","and_all__U973.out"],
          ["d_1_reg.en","and_all__U973.out"],
          ["d_2_reg.en","and_all__U973.out"],
          ["self.valid","and_all__U973.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U974.in0"],
          ["d_1_at_max.out","d_0_am__U974.in1"],
          ["d_0_am__U975.in0","d_0_am__U974.out"],
          ["d_2_at_max.out","d_0_am__U975.in1"],
          ["d_0_next_value.sel","d_0_am__U975.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U976.in0"],
          ["d_2_at_max.out","d_1_am__U976.in1"],
          ["d_1_next_value.sel","d_1_am__U976.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U984":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U996":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U997":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U985"
          },
          "and_all__U998":{
            "modref":"corebit.and"
          },
          "and_all__U999":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U1000":{
            "modref":"corebit.and"
          },
          "d_0_am__U1001":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U1002":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U996.out"],
          ["d_1_inc.in1","_U996.out"],
          ["d_2_inc.in1","_U996.out"],
          ["inc_time_value.in0","_U996.out"],
          ["cmp_time.in1","_U997.out"],
          ["inc_time_value.in1","_U997.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U998.in0"],
          ["readyInvert.out","and_all__U998.in1"],
          ["inc_time_value.sel","and_all__U998.out"],
          ["cmp_time.out","and_all__U999.in0"],
          ["self.ready","and_all__U999.in1"],
          ["d_0_reg.en","and_all__U999.out"],
          ["d_1_reg.en","and_all__U999.out"],
          ["d_2_reg.en","and_all__U999.out"],
          ["self.valid","and_all__U999.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U1000.in0"],
          ["d_1_at_max.out","d_0_am__U1000.in1"],
          ["d_0_am__U1001.in0","d_0_am__U1000.out"],
          ["d_2_at_max.out","d_0_am__U1001.in1"],
          ["d_0_next_value.sel","d_0_am__U1001.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1002.in0"],
          ["d_2_at_max.out","d_1_am__U1002.in1"],
          ["d_1_next_value.sel","d_1_am__U1002.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "conv_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_conv_stencil_10_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_10_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_10_read_rready","Bit"],
          ["op_hcompute_conv_stencil_10_read_data_ready","BitIn"],
          ["op_hcompute_conv_stencil_10_read_data_valid","Bit"],
          ["op_hcompute_conv_stencil_10_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_10_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_10_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_10_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_10_write_data_ready","Bit"],
          ["op_hcompute_conv_stencil_10_write_data_valid","BitIn"],
          ["op_hcompute_conv_stencil_11_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_11_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_11_read_rready","Bit"],
          ["op_hcompute_conv_stencil_11_read_data_ready","BitIn"],
          ["op_hcompute_conv_stencil_11_read_data_valid","Bit"],
          ["op_hcompute_conv_stencil_11_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_11_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_11_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_11_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_11_write_data_ready","Bit"],
          ["op_hcompute_conv_stencil_11_write_data_valid","BitIn"],
          ["op_hcompute_conv_stencil_12_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_12_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_12_read_rready","Bit"],
          ["op_hcompute_conv_stencil_12_read_data_ready","BitIn"],
          ["op_hcompute_conv_stencil_12_read_data_valid","Bit"],
          ["op_hcompute_conv_stencil_12_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_12_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_12_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_12_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_12_write_data_ready","Bit"],
          ["op_hcompute_conv_stencil_12_write_data_valid","BitIn"],
          ["op_hcompute_conv_stencil_13_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_13_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_13_read_rready","Bit"],
          ["op_hcompute_conv_stencil_13_read_data_ready","BitIn"],
          ["op_hcompute_conv_stencil_13_read_data_valid","Bit"],
          ["op_hcompute_conv_stencil_13_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_13_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_13_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_13_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_13_write_data_ready","Bit"],
          ["op_hcompute_conv_stencil_13_write_data_valid","BitIn"],
          ["op_hcompute_conv_stencil_14_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_14_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_14_read_rready","Bit"],
          ["op_hcompute_conv_stencil_14_read_data_ready","BitIn"],
          ["op_hcompute_conv_stencil_14_read_data_valid","Bit"],
          ["op_hcompute_conv_stencil_14_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_14_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_14_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_14_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_14_write_data_ready","Bit"],
          ["op_hcompute_conv_stencil_14_write_data_valid","BitIn"],
          ["op_hcompute_conv_stencil_15_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_15_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_15_read_rready","Bit"],
          ["op_hcompute_conv_stencil_15_read_data_ready","BitIn"],
          ["op_hcompute_conv_stencil_15_read_data_valid","Bit"],
          ["op_hcompute_conv_stencil_15_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_15_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_15_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_15_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_15_write_data_ready","Bit"],
          ["op_hcompute_conv_stencil_15_write_data_valid","BitIn"],
          ["op_hcompute_conv_stencil_1_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_1_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_1_write_data_ready","Bit"],
          ["op_hcompute_conv_stencil_1_write_data_valid","BitIn"],
          ["op_hcompute_conv_stencil_2_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_2_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_2_write_data_ready","Bit"],
          ["op_hcompute_conv_stencil_2_write_data_valid","BitIn"],
          ["op_hcompute_conv_stencil_3_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_3_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_3_write_data_ready","Bit"],
          ["op_hcompute_conv_stencil_3_write_data_valid","BitIn"],
          ["op_hcompute_conv_stencil_4_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_4_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_4_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_4_write_data_ready","Bit"],
          ["op_hcompute_conv_stencil_4_write_data_valid","BitIn"],
          ["op_hcompute_conv_stencil_5_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_5_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_5_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_5_write_data_ready","Bit"],
          ["op_hcompute_conv_stencil_5_write_data_valid","BitIn"],
          ["op_hcompute_conv_stencil_6_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_6_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_6_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_6_write_data_ready","Bit"],
          ["op_hcompute_conv_stencil_6_write_data_valid","BitIn"],
          ["op_hcompute_conv_stencil_7_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_7_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_7_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_7_write_data_ready","Bit"],
          ["op_hcompute_conv_stencil_7_write_data_valid","BitIn"],
          ["op_hcompute_conv_stencil_8_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_8_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_8_read_rready","Bit"],
          ["op_hcompute_conv_stencil_8_read_data_ready","BitIn"],
          ["op_hcompute_conv_stencil_8_read_data_valid","Bit"],
          ["op_hcompute_conv_stencil_8_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_8_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_8_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_8_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_8_write_data_ready","Bit"],
          ["op_hcompute_conv_stencil_8_write_data_valid","BitIn"],
          ["op_hcompute_conv_stencil_9_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_9_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_9_read_rready","Bit"],
          ["op_hcompute_conv_stencil_9_read_data_ready","BitIn"],
          ["op_hcompute_conv_stencil_9_read_data_valid","Bit"],
          ["op_hcompute_conv_stencil_9_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_9_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_9_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_9_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_9_write_data_ready","Bit"],
          ["op_hcompute_conv_stencil_9_write_data_valid","BitIn"],
          ["op_hcompute_conv_stencil_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_write_data_ready","Bit"],
          ["op_hcompute_conv_stencil_write_data_valid","BitIn"],
          ["op_hcompute_hw_output_stencil_1_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_1_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_1_read_rready","Bit"],
          ["op_hcompute_hw_output_stencil_1_read_data_ready","BitIn"],
          ["op_hcompute_hw_output_stencil_1_read_data_valid","Bit"],
          ["op_hcompute_hw_output_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_2_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_2_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_2_read_rready","Bit"],
          ["op_hcompute_hw_output_stencil_2_read_data_ready","BitIn"],
          ["op_hcompute_hw_output_stencil_2_read_data_valid","Bit"],
          ["op_hcompute_hw_output_stencil_2_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_3_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_3_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_3_read_rready","Bit"],
          ["op_hcompute_hw_output_stencil_3_read_data_ready","BitIn"],
          ["op_hcompute_hw_output_stencil_3_read_data_valid","Bit"],
          ["op_hcompute_hw_output_stencil_3_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_4_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_4_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_4_read_rready","Bit"],
          ["op_hcompute_hw_output_stencil_4_read_data_ready","BitIn"],
          ["op_hcompute_hw_output_stencil_4_read_data_valid","Bit"],
          ["op_hcompute_hw_output_stencil_4_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_5_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_5_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_5_read_rready","Bit"],
          ["op_hcompute_hw_output_stencil_5_read_data_ready","BitIn"],
          ["op_hcompute_hw_output_stencil_5_read_data_valid","Bit"],
          ["op_hcompute_hw_output_stencil_5_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_6_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_6_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_6_read_rready","Bit"],
          ["op_hcompute_hw_output_stencil_6_read_data_ready","BitIn"],
          ["op_hcompute_hw_output_stencil_6_read_data_valid","Bit"],
          ["op_hcompute_hw_output_stencil_6_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_7_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_7_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_7_read_rready","Bit"],
          ["op_hcompute_hw_output_stencil_7_read_data_ready","BitIn"],
          ["op_hcompute_hw_output_stencil_7_read_data_valid","Bit"],
          ["op_hcompute_hw_output_stencil_7_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_read_rready","Bit"],
          ["op_hcompute_hw_output_stencil_read_data_ready","BitIn"],
          ["op_hcompute_hw_output_stencil_read_data_valid","Bit"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U1546_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U1549_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U1552_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U1555_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U1558_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U1561_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U1564_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U1567_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "bank_0":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","conv_stencil_0"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_1":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","conv_stencil_1"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_2":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","conv_stencil_2"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_3":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","conv_stencil_3"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_4":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","conv_stencil_4"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_5":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","conv_stencil_5"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_6":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","conv_stencil_6"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_7":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","conv_stencil_7"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "conv_stencil_Bank0_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_conv_stencil_BANK_0"
          },
          "conv_stencil_Bank1_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_conv_stencil_BANK_1"
          },
          "conv_stencil_Bank2_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_conv_stencil_BANK_2"
          },
          "conv_stencil_Bank3_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_conv_stencil_BANK_3"
          },
          "conv_stencil_Bank4_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_conv_stencil_BANK_4"
          },
          "conv_stencil_Bank5_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_conv_stencil_BANK_5"
          },
          "conv_stencil_Bank6_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_conv_stencil_BANK_6"
          },
          "conv_stencil_Bank7_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_conv_stencil_BANK_7"
          },
          "conv_stencil_op_hcompute_conv_stencil_10_167_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_conv_stencil_10_167_ready_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_conv_stencil_10_167_valid_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_conv_stencil_11_149_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_conv_stencil_11_149_ready_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_conv_stencil_11_149_valid_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_conv_stencil_12_131_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_conv_stencil_12_131_ready_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_conv_stencil_12_131_valid_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_conv_stencil_13_113_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_conv_stencil_13_113_ready_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_conv_stencil_13_113_valid_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_conv_stencil_14_95_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_conv_stencil_14_95_ready_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_conv_stencil_14_95_valid_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_conv_stencil_15_77_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_conv_stencil_15_77_ready_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_conv_stencil_15_77_valid_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_conv_stencil_8_53_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_conv_stencil_8_53_ready_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_conv_stencil_8_53_valid_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_conv_stencil_9_35_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_conv_stencil_9_35_ready_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_conv_stencil_9_35_valid_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_hw_output_stencil_15_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_hw_output_stencil_15_ready_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_hw_output_stencil_15_valid_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_hw_output_stencil_1_13_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_hw_output_stencil_1_13_ready_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_hw_output_stencil_1_13_valid_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_hw_output_stencil_2_11_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_hw_output_stencil_2_11_ready_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_hw_output_stencil_2_11_valid_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_hw_output_stencil_3_9_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_hw_output_stencil_3_9_ready_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_hw_output_stencil_3_9_valid_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_hw_output_stencil_4_7_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_hw_output_stencil_4_7_ready_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_hw_output_stencil_4_7_valid_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_hw_output_stencil_5_5_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_hw_output_stencil_5_5_ready_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_hw_output_stencil_5_5_valid_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_hw_output_stencil_6_3_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_hw_output_stencil_6_3_ready_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_hw_output_stencil_6_3_valid_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_hw_output_stencil_7_1_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_hw_output_stencil_7_1_ready_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_hw_output_stencil_7_1_valid_net":{
            "modref":"corebit.wire"
          },
          "ctrl__U1602":{
            "modref":"global.affine_controller__U1570"
          },
          "ctrl__U1653":{
            "modref":"global.affine_controller__U1621"
          },
          "ctrl__U1704":{
            "modref":"global.affine_controller__U1672"
          },
          "ctrl__U1755":{
            "modref":"global.affine_controller__U1723"
          },
          "ctrl__U1806":{
            "modref":"global.affine_controller__U1774"
          },
          "ctrl__U1857":{
            "modref":"global.affine_controller__U1825"
          },
          "ctrl__U1908":{
            "modref":"global.affine_controller__U1876"
          },
          "ctrl__U1959":{
            "modref":"global.affine_controller__U1927"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_10_166_U1179":{
            "modref":"global.aff__U1162"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_10_166_U1722":{
            "modref":"global.aff__U1705"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_10_167_U1323":{
            "modref":"global.aff__U1306"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_11_148_U1197":{
            "modref":"global.aff__U1180"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_11_148_U1773":{
            "modref":"global.aff__U1756"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_11_149_U1341":{
            "modref":"global.aff__U1324"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_12_130_U1215":{
            "modref":"global.aff__U1198"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_12_130_U1824":{
            "modref":"global.aff__U1807"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_12_131_U1359":{
            "modref":"global.aff__U1342"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_13_112_U1233":{
            "modref":"global.aff__U1216"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_13_112_U1875":{
            "modref":"global.aff__U1858"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_13_113_U1377":{
            "modref":"global.aff__U1360"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_14_94_U1251":{
            "modref":"global.aff__U1234"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_14_94_U1926":{
            "modref":"global.aff__U1909"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_14_95_U1395":{
            "modref":"global.aff__U1378"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_15_76_U1269":{
            "modref":"global.aff__U1252"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_15_76_U1977":{
            "modref":"global.aff__U1960"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_15_77_U1413":{
            "modref":"global.aff__U1396"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_8_52_U1287":{
            "modref":"global.aff__U1270"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_8_52_U1620":{
            "modref":"global.aff__U1603"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_8_53_U1431":{
            "modref":"global.aff__U1414"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_9_34_U1305":{
            "modref":"global.aff__U1288"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_9_34_U1671":{
            "modref":"global.aff__U1654"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_9_35_U1449":{
            "modref":"global.aff__U1432"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_15_U1461":{
            "modref":"global.aff__U1450"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_13_U1473":{
            "modref":"global.aff__U1462"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_2_11_U1485":{
            "modref":"global.aff__U1474"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_3_9_U1497":{
            "modref":"global.aff__U1486"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_4_7_U1509":{
            "modref":"global.aff__U1498"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_5_5_U1521":{
            "modref":"global.aff__U1510"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_6_3_U1533":{
            "modref":"global.aff__U1522"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_7_1_U1545":{
            "modref":"global.aff__U1534"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_conv_stencil_10_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U1114"
          },
          "op_hcompute_conv_stencil_11_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U1117"
          },
          "op_hcompute_conv_stencil_12_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U1120"
          },
          "op_hcompute_conv_stencil_13_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U1123"
          },
          "op_hcompute_conv_stencil_14_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U1126"
          },
          "op_hcompute_conv_stencil_15_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U1129"
          },
          "op_hcompute_conv_stencil_8_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U1132"
          },
          "op_hcompute_conv_stencil_9_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U1135"
          },
          "op_hcompute_hw_output_stencil_1_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U1138"
          },
          "op_hcompute_hw_output_stencil_2_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U1141"
          },
          "op_hcompute_hw_output_stencil_3_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U1144"
          },
          "op_hcompute_hw_output_stencil_4_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U1147"
          },
          "op_hcompute_hw_output_stencil_5_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U1150"
          },
          "op_hcompute_hw_output_stencil_6_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U1153"
          },
          "op_hcompute_hw_output_stencil_7_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U1156"
          },
          "op_hcompute_hw_output_stencil_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U1159"
          },
          "or_all__U1547":{
            "modref":"corebit.or"
          },
          "or_all__U1550":{
            "modref":"corebit.or"
          },
          "or_all__U1553":{
            "modref":"corebit.or"
          },
          "or_all__U1556":{
            "modref":"corebit.or"
          },
          "or_all__U1559":{
            "modref":"corebit.or"
          },
          "or_all__U1562":{
            "modref":"corebit.or"
          },
          "or_all__U1565":{
            "modref":"corebit.or"
          },
          "or_all__U1568":{
            "modref":"corebit.or"
          },
          "zero_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_15_U1461.out","_U1546_mux.in0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_8_53_U1431.out","_U1546_mux.in1"],
          ["bank_0.read_idx","_U1546_mux.out"],
          ["self.op_hcompute_conv_stencil_8_read_ren","_U1546_mux.sel"],
          ["inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_13_U1473.out","_U1549_mux.in0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_9_35_U1449.out","_U1549_mux.in1"],
          ["bank_1.read_idx","_U1549_mux.out"],
          ["self.op_hcompute_conv_stencil_9_read_ren","_U1549_mux.sel"],
          ["inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_2_11_U1485.out","_U1552_mux.in0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_10_167_U1323.out","_U1552_mux.in1"],
          ["bank_2.read_idx","_U1552_mux.out"],
          ["self.op_hcompute_conv_stencil_10_read_ren","_U1552_mux.sel"],
          ["inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_3_9_U1497.out","_U1555_mux.in0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_11_149_U1341.out","_U1555_mux.in1"],
          ["bank_3.read_idx","_U1555_mux.out"],
          ["self.op_hcompute_conv_stencil_11_read_ren","_U1555_mux.sel"],
          ["inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_4_7_U1509.out","_U1558_mux.in0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_12_131_U1359.out","_U1558_mux.in1"],
          ["bank_4.read_idx","_U1558_mux.out"],
          ["self.op_hcompute_conv_stencil_12_read_ren","_U1558_mux.sel"],
          ["inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_5_5_U1521.out","_U1561_mux.in0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_13_113_U1377.out","_U1561_mux.in1"],
          ["bank_5.read_idx","_U1561_mux.out"],
          ["self.op_hcompute_conv_stencil_13_read_ren","_U1561_mux.sel"],
          ["inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_6_3_U1533.out","_U1564_mux.in0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_14_95_U1395.out","_U1564_mux.in1"],
          ["bank_6.read_idx","_U1564_mux.out"],
          ["self.op_hcompute_conv_stencil_14_read_ren","_U1564_mux.sel"],
          ["inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_7_1_U1545.out","_U1567_mux.in0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_15_77_U1413.out","_U1567_mux.in1"],
          ["bank_7.read_idx","_U1567_mux.out"],
          ["self.op_hcompute_conv_stencil_15_read_ren","_U1567_mux.sel"],
          ["self.rst_n","bank_0.nreset_i"],
          ["self.op_hcompute_conv_stencil_write.0","bank_0.push_data"],
          ["self.op_hcompute_conv_stencil_write_data_ready","bank_0.push_data_ready"],
          ["self.op_hcompute_conv_stencil_write_wen","bank_0.push_data_valid"],
          ["conv_stencil_op_hcompute_conv_stencil_8_53_net.in","bank_0.read_data"],
          ["conv_stencil_op_hcompute_hw_output_stencil_15_net.in","bank_0.read_data"],
          ["conv_stencil_Bank0_read_ctrl_fork.ready_out","bank_0.read_data_ready"],
          ["conv_stencil_Bank0_read_ctrl_fork.valid_in","bank_0.read_data_valid"],
          ["self.op_hcompute_conv_stencil_8_read_rready","bank_0.read_idx_ready"],
          ["self.op_hcompute_hw_output_stencil_read_rready","bank_0.read_idx_ready"],
          ["or_all__U1547.out","bank_0.read_idx_valid"],
          ["self.op_hcompute_conv_stencil_8_read_ren","bank_0.read_will_update"],
          ["self.op_hcompute_conv_stencil_8_write.0","bank_0.update_data"],
          ["self.op_hcompute_conv_stencil_8_write_data_ready","bank_0.update_data_ready"],
          ["self.op_hcompute_conv_stencil_8_write_data_valid","bank_0.update_data_valid"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_8_52_U1620.out","bank_0.update_idx"],
          ["ctrl__U1602.valid","bank_0.update_idx_valid"],
          ["self.rst_n","bank_1.nreset_i"],
          ["self.op_hcompute_conv_stencil_1_write.0","bank_1.push_data"],
          ["self.op_hcompute_conv_stencil_1_write_data_ready","bank_1.push_data_ready"],
          ["self.op_hcompute_conv_stencil_1_write_wen","bank_1.push_data_valid"],
          ["conv_stencil_op_hcompute_conv_stencil_9_35_net.in","bank_1.read_data"],
          ["conv_stencil_op_hcompute_hw_output_stencil_1_13_net.in","bank_1.read_data"],
          ["conv_stencil_Bank1_read_ctrl_fork.ready_out","bank_1.read_data_ready"],
          ["conv_stencil_Bank1_read_ctrl_fork.valid_in","bank_1.read_data_valid"],
          ["self.op_hcompute_conv_stencil_9_read_rready","bank_1.read_idx_ready"],
          ["self.op_hcompute_hw_output_stencil_1_read_rready","bank_1.read_idx_ready"],
          ["or_all__U1550.out","bank_1.read_idx_valid"],
          ["self.op_hcompute_conv_stencil_9_read_ren","bank_1.read_will_update"],
          ["self.op_hcompute_conv_stencil_9_write.0","bank_1.update_data"],
          ["self.op_hcompute_conv_stencil_9_write_data_ready","bank_1.update_data_ready"],
          ["self.op_hcompute_conv_stencil_9_write_data_valid","bank_1.update_data_valid"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_9_34_U1671.out","bank_1.update_idx"],
          ["ctrl__U1653.valid","bank_1.update_idx_valid"],
          ["self.rst_n","bank_2.nreset_i"],
          ["self.op_hcompute_conv_stencil_2_write.0","bank_2.push_data"],
          ["self.op_hcompute_conv_stencil_2_write_data_ready","bank_2.push_data_ready"],
          ["self.op_hcompute_conv_stencil_2_write_wen","bank_2.push_data_valid"],
          ["conv_stencil_op_hcompute_conv_stencil_10_167_net.in","bank_2.read_data"],
          ["conv_stencil_op_hcompute_hw_output_stencil_2_11_net.in","bank_2.read_data"],
          ["conv_stencil_Bank2_read_ctrl_fork.ready_out","bank_2.read_data_ready"],
          ["conv_stencil_Bank2_read_ctrl_fork.valid_in","bank_2.read_data_valid"],
          ["self.op_hcompute_conv_stencil_10_read_rready","bank_2.read_idx_ready"],
          ["self.op_hcompute_hw_output_stencil_2_read_rready","bank_2.read_idx_ready"],
          ["or_all__U1553.out","bank_2.read_idx_valid"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_2.read_will_update"],
          ["self.op_hcompute_conv_stencil_10_write.0","bank_2.update_data"],
          ["self.op_hcompute_conv_stencil_10_write_data_ready","bank_2.update_data_ready"],
          ["self.op_hcompute_conv_stencil_10_write_data_valid","bank_2.update_data_valid"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_10_166_U1722.out","bank_2.update_idx"],
          ["ctrl__U1704.valid","bank_2.update_idx_valid"],
          ["self.rst_n","bank_3.nreset_i"],
          ["self.op_hcompute_conv_stencil_3_write.0","bank_3.push_data"],
          ["self.op_hcompute_conv_stencil_3_write_data_ready","bank_3.push_data_ready"],
          ["self.op_hcompute_conv_stencil_3_write_wen","bank_3.push_data_valid"],
          ["conv_stencil_op_hcompute_conv_stencil_11_149_net.in","bank_3.read_data"],
          ["conv_stencil_op_hcompute_hw_output_stencil_3_9_net.in","bank_3.read_data"],
          ["conv_stencil_Bank3_read_ctrl_fork.ready_out","bank_3.read_data_ready"],
          ["conv_stencil_Bank3_read_ctrl_fork.valid_in","bank_3.read_data_valid"],
          ["self.op_hcompute_conv_stencil_11_read_rready","bank_3.read_idx_ready"],
          ["self.op_hcompute_hw_output_stencil_3_read_rready","bank_3.read_idx_ready"],
          ["or_all__U1556.out","bank_3.read_idx_valid"],
          ["self.op_hcompute_conv_stencil_11_read_ren","bank_3.read_will_update"],
          ["self.op_hcompute_conv_stencil_11_write.0","bank_3.update_data"],
          ["self.op_hcompute_conv_stencil_11_write_data_ready","bank_3.update_data_ready"],
          ["self.op_hcompute_conv_stencil_11_write_data_valid","bank_3.update_data_valid"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_11_148_U1773.out","bank_3.update_idx"],
          ["ctrl__U1755.valid","bank_3.update_idx_valid"],
          ["self.rst_n","bank_4.nreset_i"],
          ["self.op_hcompute_conv_stencil_4_write.0","bank_4.push_data"],
          ["self.op_hcompute_conv_stencil_4_write_data_ready","bank_4.push_data_ready"],
          ["self.op_hcompute_conv_stencil_4_write_wen","bank_4.push_data_valid"],
          ["conv_stencil_op_hcompute_conv_stencil_12_131_net.in","bank_4.read_data"],
          ["conv_stencil_op_hcompute_hw_output_stencil_4_7_net.in","bank_4.read_data"],
          ["conv_stencil_Bank4_read_ctrl_fork.ready_out","bank_4.read_data_ready"],
          ["conv_stencil_Bank4_read_ctrl_fork.valid_in","bank_4.read_data_valid"],
          ["self.op_hcompute_conv_stencil_12_read_rready","bank_4.read_idx_ready"],
          ["self.op_hcompute_hw_output_stencil_4_read_rready","bank_4.read_idx_ready"],
          ["or_all__U1559.out","bank_4.read_idx_valid"],
          ["self.op_hcompute_conv_stencil_12_read_ren","bank_4.read_will_update"],
          ["self.op_hcompute_conv_stencil_12_write.0","bank_4.update_data"],
          ["self.op_hcompute_conv_stencil_12_write_data_ready","bank_4.update_data_ready"],
          ["self.op_hcompute_conv_stencil_12_write_data_valid","bank_4.update_data_valid"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_12_130_U1824.out","bank_4.update_idx"],
          ["ctrl__U1806.valid","bank_4.update_idx_valid"],
          ["self.rst_n","bank_5.nreset_i"],
          ["self.op_hcompute_conv_stencil_5_write.0","bank_5.push_data"],
          ["self.op_hcompute_conv_stencil_5_write_data_ready","bank_5.push_data_ready"],
          ["self.op_hcompute_conv_stencil_5_write_wen","bank_5.push_data_valid"],
          ["conv_stencil_op_hcompute_conv_stencil_13_113_net.in","bank_5.read_data"],
          ["conv_stencil_op_hcompute_hw_output_stencil_5_5_net.in","bank_5.read_data"],
          ["conv_stencil_Bank5_read_ctrl_fork.ready_out","bank_5.read_data_ready"],
          ["conv_stencil_Bank5_read_ctrl_fork.valid_in","bank_5.read_data_valid"],
          ["self.op_hcompute_conv_stencil_13_read_rready","bank_5.read_idx_ready"],
          ["self.op_hcompute_hw_output_stencil_5_read_rready","bank_5.read_idx_ready"],
          ["or_all__U1562.out","bank_5.read_idx_valid"],
          ["self.op_hcompute_conv_stencil_13_read_ren","bank_5.read_will_update"],
          ["self.op_hcompute_conv_stencil_13_write.0","bank_5.update_data"],
          ["self.op_hcompute_conv_stencil_13_write_data_ready","bank_5.update_data_ready"],
          ["self.op_hcompute_conv_stencil_13_write_data_valid","bank_5.update_data_valid"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_13_112_U1875.out","bank_5.update_idx"],
          ["ctrl__U1857.valid","bank_5.update_idx_valid"],
          ["self.rst_n","bank_6.nreset_i"],
          ["self.op_hcompute_conv_stencil_6_write.0","bank_6.push_data"],
          ["self.op_hcompute_conv_stencil_6_write_data_ready","bank_6.push_data_ready"],
          ["self.op_hcompute_conv_stencil_6_write_wen","bank_6.push_data_valid"],
          ["conv_stencil_op_hcompute_conv_stencil_14_95_net.in","bank_6.read_data"],
          ["conv_stencil_op_hcompute_hw_output_stencil_6_3_net.in","bank_6.read_data"],
          ["conv_stencil_Bank6_read_ctrl_fork.ready_out","bank_6.read_data_ready"],
          ["conv_stencil_Bank6_read_ctrl_fork.valid_in","bank_6.read_data_valid"],
          ["self.op_hcompute_conv_stencil_14_read_rready","bank_6.read_idx_ready"],
          ["self.op_hcompute_hw_output_stencil_6_read_rready","bank_6.read_idx_ready"],
          ["or_all__U1565.out","bank_6.read_idx_valid"],
          ["self.op_hcompute_conv_stencil_14_read_ren","bank_6.read_will_update"],
          ["self.op_hcompute_conv_stencil_14_write.0","bank_6.update_data"],
          ["self.op_hcompute_conv_stencil_14_write_data_ready","bank_6.update_data_ready"],
          ["self.op_hcompute_conv_stencil_14_write_data_valid","bank_6.update_data_valid"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_14_94_U1926.out","bank_6.update_idx"],
          ["ctrl__U1908.valid","bank_6.update_idx_valid"],
          ["self.rst_n","bank_7.nreset_i"],
          ["self.op_hcompute_conv_stencil_7_write.0","bank_7.push_data"],
          ["self.op_hcompute_conv_stencil_7_write_data_ready","bank_7.push_data_ready"],
          ["self.op_hcompute_conv_stencil_7_write_wen","bank_7.push_data_valid"],
          ["conv_stencil_op_hcompute_conv_stencil_15_77_net.in","bank_7.read_data"],
          ["conv_stencil_op_hcompute_hw_output_stencil_7_1_net.in","bank_7.read_data"],
          ["conv_stencil_Bank7_read_ctrl_fork.ready_out","bank_7.read_data_ready"],
          ["conv_stencil_Bank7_read_ctrl_fork.valid_in","bank_7.read_data_valid"],
          ["self.op_hcompute_conv_stencil_15_read_rready","bank_7.read_idx_ready"],
          ["self.op_hcompute_hw_output_stencil_7_read_rready","bank_7.read_idx_ready"],
          ["or_all__U1568.out","bank_7.read_idx_valid"],
          ["self.op_hcompute_conv_stencil_15_read_ren","bank_7.read_will_update"],
          ["self.op_hcompute_conv_stencil_15_write.0","bank_7.update_data"],
          ["self.op_hcompute_conv_stencil_15_write_data_ready","bank_7.update_data_ready"],
          ["self.op_hcompute_conv_stencil_15_write_data_valid","bank_7.update_data_valid"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_15_76_U1977.out","bank_7.update_idx"],
          ["ctrl__U1959.valid","bank_7.update_idx_valid"],
          ["conv_stencil_op_hcompute_conv_stencil_8_53_ready_net.out","conv_stencil_Bank0_read_ctrl_fork.ready_in_conv_stencil_op_hcompute_conv_stencil_8_53"],
          ["conv_stencil_op_hcompute_hw_output_stencil_15_ready_net.out","conv_stencil_Bank0_read_ctrl_fork.ready_in_conv_stencil_op_hcompute_hw_output_stencil_15"],
          ["self.rst_n","conv_stencil_Bank0_read_ctrl_fork.rst_n"],
          ["conv_stencil_op_hcompute_conv_stencil_8_53_valid_net.in","conv_stencil_Bank0_read_ctrl_fork.valid_out_conv_stencil_op_hcompute_conv_stencil_8_53"],
          ["conv_stencil_op_hcompute_hw_output_stencil_15_valid_net.in","conv_stencil_Bank0_read_ctrl_fork.valid_out_conv_stencil_op_hcompute_hw_output_stencil_15"],
          ["conv_stencil_op_hcompute_conv_stencil_9_35_ready_net.out","conv_stencil_Bank1_read_ctrl_fork.ready_in_conv_stencil_op_hcompute_conv_stencil_9_35"],
          ["conv_stencil_op_hcompute_hw_output_stencil_1_13_ready_net.out","conv_stencil_Bank1_read_ctrl_fork.ready_in_conv_stencil_op_hcompute_hw_output_stencil_1_13"],
          ["self.rst_n","conv_stencil_Bank1_read_ctrl_fork.rst_n"],
          ["conv_stencil_op_hcompute_conv_stencil_9_35_valid_net.in","conv_stencil_Bank1_read_ctrl_fork.valid_out_conv_stencil_op_hcompute_conv_stencil_9_35"],
          ["conv_stencil_op_hcompute_hw_output_stencil_1_13_valid_net.in","conv_stencil_Bank1_read_ctrl_fork.valid_out_conv_stencil_op_hcompute_hw_output_stencil_1_13"],
          ["conv_stencil_op_hcompute_conv_stencil_10_167_ready_net.out","conv_stencil_Bank2_read_ctrl_fork.ready_in_conv_stencil_op_hcompute_conv_stencil_10_167"],
          ["conv_stencil_op_hcompute_hw_output_stencil_2_11_ready_net.out","conv_stencil_Bank2_read_ctrl_fork.ready_in_conv_stencil_op_hcompute_hw_output_stencil_2_11"],
          ["self.rst_n","conv_stencil_Bank2_read_ctrl_fork.rst_n"],
          ["conv_stencil_op_hcompute_conv_stencil_10_167_valid_net.in","conv_stencil_Bank2_read_ctrl_fork.valid_out_conv_stencil_op_hcompute_conv_stencil_10_167"],
          ["conv_stencil_op_hcompute_hw_output_stencil_2_11_valid_net.in","conv_stencil_Bank2_read_ctrl_fork.valid_out_conv_stencil_op_hcompute_hw_output_stencil_2_11"],
          ["conv_stencil_op_hcompute_conv_stencil_11_149_ready_net.out","conv_stencil_Bank3_read_ctrl_fork.ready_in_conv_stencil_op_hcompute_conv_stencil_11_149"],
          ["conv_stencil_op_hcompute_hw_output_stencil_3_9_ready_net.out","conv_stencil_Bank3_read_ctrl_fork.ready_in_conv_stencil_op_hcompute_hw_output_stencil_3_9"],
          ["self.rst_n","conv_stencil_Bank3_read_ctrl_fork.rst_n"],
          ["conv_stencil_op_hcompute_conv_stencil_11_149_valid_net.in","conv_stencil_Bank3_read_ctrl_fork.valid_out_conv_stencil_op_hcompute_conv_stencil_11_149"],
          ["conv_stencil_op_hcompute_hw_output_stencil_3_9_valid_net.in","conv_stencil_Bank3_read_ctrl_fork.valid_out_conv_stencil_op_hcompute_hw_output_stencil_3_9"],
          ["conv_stencil_op_hcompute_conv_stencil_12_131_ready_net.out","conv_stencil_Bank4_read_ctrl_fork.ready_in_conv_stencil_op_hcompute_conv_stencil_12_131"],
          ["conv_stencil_op_hcompute_hw_output_stencil_4_7_ready_net.out","conv_stencil_Bank4_read_ctrl_fork.ready_in_conv_stencil_op_hcompute_hw_output_stencil_4_7"],
          ["self.rst_n","conv_stencil_Bank4_read_ctrl_fork.rst_n"],
          ["conv_stencil_op_hcompute_conv_stencil_12_131_valid_net.in","conv_stencil_Bank4_read_ctrl_fork.valid_out_conv_stencil_op_hcompute_conv_stencil_12_131"],
          ["conv_stencil_op_hcompute_hw_output_stencil_4_7_valid_net.in","conv_stencil_Bank4_read_ctrl_fork.valid_out_conv_stencil_op_hcompute_hw_output_stencil_4_7"],
          ["conv_stencil_op_hcompute_conv_stencil_13_113_ready_net.out","conv_stencil_Bank5_read_ctrl_fork.ready_in_conv_stencil_op_hcompute_conv_stencil_13_113"],
          ["conv_stencil_op_hcompute_hw_output_stencil_5_5_ready_net.out","conv_stencil_Bank5_read_ctrl_fork.ready_in_conv_stencil_op_hcompute_hw_output_stencil_5_5"],
          ["self.rst_n","conv_stencil_Bank5_read_ctrl_fork.rst_n"],
          ["conv_stencil_op_hcompute_conv_stencil_13_113_valid_net.in","conv_stencil_Bank5_read_ctrl_fork.valid_out_conv_stencil_op_hcompute_conv_stencil_13_113"],
          ["conv_stencil_op_hcompute_hw_output_stencil_5_5_valid_net.in","conv_stencil_Bank5_read_ctrl_fork.valid_out_conv_stencil_op_hcompute_hw_output_stencil_5_5"],
          ["conv_stencil_op_hcompute_conv_stencil_14_95_ready_net.out","conv_stencil_Bank6_read_ctrl_fork.ready_in_conv_stencil_op_hcompute_conv_stencil_14_95"],
          ["conv_stencil_op_hcompute_hw_output_stencil_6_3_ready_net.out","conv_stencil_Bank6_read_ctrl_fork.ready_in_conv_stencil_op_hcompute_hw_output_stencil_6_3"],
          ["self.rst_n","conv_stencil_Bank6_read_ctrl_fork.rst_n"],
          ["conv_stencil_op_hcompute_conv_stencil_14_95_valid_net.in","conv_stencil_Bank6_read_ctrl_fork.valid_out_conv_stencil_op_hcompute_conv_stencil_14_95"],
          ["conv_stencil_op_hcompute_hw_output_stencil_6_3_valid_net.in","conv_stencil_Bank6_read_ctrl_fork.valid_out_conv_stencil_op_hcompute_hw_output_stencil_6_3"],
          ["conv_stencil_op_hcompute_conv_stencil_15_77_ready_net.out","conv_stencil_Bank7_read_ctrl_fork.ready_in_conv_stencil_op_hcompute_conv_stencil_15_77"],
          ["conv_stencil_op_hcompute_hw_output_stencil_7_1_ready_net.out","conv_stencil_Bank7_read_ctrl_fork.ready_in_conv_stencil_op_hcompute_hw_output_stencil_7_1"],
          ["self.rst_n","conv_stencil_Bank7_read_ctrl_fork.rst_n"],
          ["conv_stencil_op_hcompute_conv_stencil_15_77_valid_net.in","conv_stencil_Bank7_read_ctrl_fork.valid_out_conv_stencil_op_hcompute_conv_stencil_15_77"],
          ["conv_stencil_op_hcompute_hw_output_stencil_7_1_valid_net.in","conv_stencil_Bank7_read_ctrl_fork.valid_out_conv_stencil_op_hcompute_hw_output_stencil_7_1"],
          ["self.op_hcompute_conv_stencil_10_read.0","conv_stencil_op_hcompute_conv_stencil_10_167_net.out"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.ready_in_0","conv_stencil_op_hcompute_conv_stencil_10_167_ready_net.in"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.valid_in_0","conv_stencil_op_hcompute_conv_stencil_10_167_valid_net.out"],
          ["self.op_hcompute_conv_stencil_11_read.0","conv_stencil_op_hcompute_conv_stencil_11_149_net.out"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.ready_in_0","conv_stencil_op_hcompute_conv_stencil_11_149_ready_net.in"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.valid_in_0","conv_stencil_op_hcompute_conv_stencil_11_149_valid_net.out"],
          ["self.op_hcompute_conv_stencil_12_read.0","conv_stencil_op_hcompute_conv_stencil_12_131_net.out"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.ready_in_0","conv_stencil_op_hcompute_conv_stencil_12_131_ready_net.in"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.valid_in_0","conv_stencil_op_hcompute_conv_stencil_12_131_valid_net.out"],
          ["self.op_hcompute_conv_stencil_13_read.0","conv_stencil_op_hcompute_conv_stencil_13_113_net.out"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.ready_in_0","conv_stencil_op_hcompute_conv_stencil_13_113_ready_net.in"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.valid_in_0","conv_stencil_op_hcompute_conv_stencil_13_113_valid_net.out"],
          ["self.op_hcompute_conv_stencil_14_read.0","conv_stencil_op_hcompute_conv_stencil_14_95_net.out"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.ready_in_0","conv_stencil_op_hcompute_conv_stencil_14_95_ready_net.in"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.valid_in_0","conv_stencil_op_hcompute_conv_stencil_14_95_valid_net.out"],
          ["self.op_hcompute_conv_stencil_15_read.0","conv_stencil_op_hcompute_conv_stencil_15_77_net.out"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.ready_in_0","conv_stencil_op_hcompute_conv_stencil_15_77_ready_net.in"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.valid_in_0","conv_stencil_op_hcompute_conv_stencil_15_77_valid_net.out"],
          ["self.op_hcompute_conv_stencil_8_read.0","conv_stencil_op_hcompute_conv_stencil_8_53_net.out"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.ready_in_0","conv_stencil_op_hcompute_conv_stencil_8_53_ready_net.in"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.valid_in_0","conv_stencil_op_hcompute_conv_stencil_8_53_valid_net.out"],
          ["self.op_hcompute_conv_stencil_9_read.0","conv_stencil_op_hcompute_conv_stencil_9_35_net.out"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.ready_in_0","conv_stencil_op_hcompute_conv_stencil_9_35_ready_net.in"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.valid_in_0","conv_stencil_op_hcompute_conv_stencil_9_35_valid_net.out"],
          ["self.op_hcompute_hw_output_stencil_read.0","conv_stencil_op_hcompute_hw_output_stencil_15_net.out"],
          ["op_hcompute_hw_output_stencil_read_flow_ctrl.ready_in_0","conv_stencil_op_hcompute_hw_output_stencil_15_ready_net.in"],
          ["op_hcompute_hw_output_stencil_read_flow_ctrl.valid_in_0","conv_stencil_op_hcompute_hw_output_stencil_15_valid_net.out"],
          ["self.op_hcompute_hw_output_stencil_1_read.0","conv_stencil_op_hcompute_hw_output_stencil_1_13_net.out"],
          ["op_hcompute_hw_output_stencil_1_read_flow_ctrl.ready_in_0","conv_stencil_op_hcompute_hw_output_stencil_1_13_ready_net.in"],
          ["op_hcompute_hw_output_stencil_1_read_flow_ctrl.valid_in_0","conv_stencil_op_hcompute_hw_output_stencil_1_13_valid_net.out"],
          ["self.op_hcompute_hw_output_stencil_2_read.0","conv_stencil_op_hcompute_hw_output_stencil_2_11_net.out"],
          ["op_hcompute_hw_output_stencil_2_read_flow_ctrl.ready_in_0","conv_stencil_op_hcompute_hw_output_stencil_2_11_ready_net.in"],
          ["op_hcompute_hw_output_stencil_2_read_flow_ctrl.valid_in_0","conv_stencil_op_hcompute_hw_output_stencil_2_11_valid_net.out"],
          ["self.op_hcompute_hw_output_stencil_3_read.0","conv_stencil_op_hcompute_hw_output_stencil_3_9_net.out"],
          ["op_hcompute_hw_output_stencil_3_read_flow_ctrl.ready_in_0","conv_stencil_op_hcompute_hw_output_stencil_3_9_ready_net.in"],
          ["op_hcompute_hw_output_stencil_3_read_flow_ctrl.valid_in_0","conv_stencil_op_hcompute_hw_output_stencil_3_9_valid_net.out"],
          ["self.op_hcompute_hw_output_stencil_4_read.0","conv_stencil_op_hcompute_hw_output_stencil_4_7_net.out"],
          ["op_hcompute_hw_output_stencil_4_read_flow_ctrl.ready_in_0","conv_stencil_op_hcompute_hw_output_stencil_4_7_ready_net.in"],
          ["op_hcompute_hw_output_stencil_4_read_flow_ctrl.valid_in_0","conv_stencil_op_hcompute_hw_output_stencil_4_7_valid_net.out"],
          ["self.op_hcompute_hw_output_stencil_5_read.0","conv_stencil_op_hcompute_hw_output_stencil_5_5_net.out"],
          ["op_hcompute_hw_output_stencil_5_read_flow_ctrl.ready_in_0","conv_stencil_op_hcompute_hw_output_stencil_5_5_ready_net.in"],
          ["op_hcompute_hw_output_stencil_5_read_flow_ctrl.valid_in_0","conv_stencil_op_hcompute_hw_output_stencil_5_5_valid_net.out"],
          ["self.op_hcompute_hw_output_stencil_6_read.0","conv_stencil_op_hcompute_hw_output_stencil_6_3_net.out"],
          ["op_hcompute_hw_output_stencil_6_read_flow_ctrl.ready_in_0","conv_stencil_op_hcompute_hw_output_stencil_6_3_ready_net.in"],
          ["op_hcompute_hw_output_stencil_6_read_flow_ctrl.valid_in_0","conv_stencil_op_hcompute_hw_output_stencil_6_3_valid_net.out"],
          ["self.op_hcompute_hw_output_stencil_7_read.0","conv_stencil_op_hcompute_hw_output_stencil_7_1_net.out"],
          ["op_hcompute_hw_output_stencil_7_read_flow_ctrl.ready_in_0","conv_stencil_op_hcompute_hw_output_stencil_7_1_ready_net.in"],
          ["op_hcompute_hw_output_stencil_7_read_flow_ctrl.valid_in_0","conv_stencil_op_hcompute_hw_output_stencil_7_1_valid_net.out"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_8_52_U1620.d","ctrl__U1602.d"],
          ["self.op_hcompute_conv_stencil_8_write_data_valid","ctrl__U1602.ready"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_9_34_U1671.d","ctrl__U1653.d"],
          ["self.op_hcompute_conv_stencil_9_write_data_valid","ctrl__U1653.ready"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_10_166_U1722.d","ctrl__U1704.d"],
          ["self.op_hcompute_conv_stencil_10_write_data_valid","ctrl__U1704.ready"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_11_148_U1773.d","ctrl__U1755.d"],
          ["self.op_hcompute_conv_stencil_11_write_data_valid","ctrl__U1755.ready"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_12_130_U1824.d","ctrl__U1806.d"],
          ["self.op_hcompute_conv_stencil_12_write_data_valid","ctrl__U1806.ready"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_13_112_U1875.d","ctrl__U1857.d"],
          ["self.op_hcompute_conv_stencil_13_write_data_valid","ctrl__U1857.ready"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_14_94_U1926.d","ctrl__U1908.d"],
          ["self.op_hcompute_conv_stencil_14_write_data_valid","ctrl__U1908.ready"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_15_76_U1977.d","ctrl__U1959.d"],
          ["self.op_hcompute_conv_stencil_15_write_data_valid","ctrl__U1959.ready"],
          ["self.op_hcompute_conv_stencil_10_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_10_166_U1179.d"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_10_167_U1323.d"],
          ["self.op_hcompute_conv_stencil_11_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_11_148_U1197.d"],
          ["self.op_hcompute_conv_stencil_11_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_11_149_U1341.d"],
          ["self.op_hcompute_conv_stencil_12_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_12_130_U1215.d"],
          ["self.op_hcompute_conv_stencil_12_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_12_131_U1359.d"],
          ["self.op_hcompute_conv_stencil_13_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_13_112_U1233.d"],
          ["self.op_hcompute_conv_stencil_13_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_13_113_U1377.d"],
          ["self.op_hcompute_conv_stencil_14_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_14_94_U1251.d"],
          ["self.op_hcompute_conv_stencil_14_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_14_95_U1395.d"],
          ["self.op_hcompute_conv_stencil_15_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_15_76_U1269.d"],
          ["self.op_hcompute_conv_stencil_15_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_15_77_U1413.d"],
          ["self.op_hcompute_conv_stencil_8_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_8_52_U1287.d"],
          ["self.op_hcompute_conv_stencil_8_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_8_53_U1431.d"],
          ["self.op_hcompute_conv_stencil_9_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_9_34_U1305.d"],
          ["self.op_hcompute_conv_stencil_9_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_9_35_U1449.d"],
          ["self.op_hcompute_hw_output_stencil_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_15_U1461.d"],
          ["self.op_hcompute_hw_output_stencil_1_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_13_U1473.d"],
          ["self.op_hcompute_hw_output_stencil_2_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_2_11_U1485.d"],
          ["self.op_hcompute_hw_output_stencil_3_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_3_9_U1497.d"],
          ["self.op_hcompute_hw_output_stencil_4_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_4_7_U1509.d"],
          ["self.op_hcompute_hw_output_stencil_5_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_5_5_U1521.d"],
          ["self.op_hcompute_hw_output_stencil_6_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_6_3_U1533.d"],
          ["self.op_hcompute_hw_output_stencil_7_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_7_1_U1545.d"],
          ["self.op_hcompute_conv_stencil_10_read_data_ready","op_hcompute_conv_stencil_10_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv_stencil_10_read_data_valid","op_hcompute_conv_stencil_10_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_conv_stencil_11_read_data_ready","op_hcompute_conv_stencil_11_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv_stencil_11_read_data_valid","op_hcompute_conv_stencil_11_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_conv_stencil_12_read_data_ready","op_hcompute_conv_stencil_12_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv_stencil_12_read_data_valid","op_hcompute_conv_stencil_12_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_conv_stencil_13_read_data_ready","op_hcompute_conv_stencil_13_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv_stencil_13_read_data_valid","op_hcompute_conv_stencil_13_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_conv_stencil_14_read_data_ready","op_hcompute_conv_stencil_14_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv_stencil_14_read_data_valid","op_hcompute_conv_stencil_14_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_conv_stencil_15_read_data_ready","op_hcompute_conv_stencil_15_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv_stencil_15_read_data_valid","op_hcompute_conv_stencil_15_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_conv_stencil_8_read_data_ready","op_hcompute_conv_stencil_8_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv_stencil_8_read_data_valid","op_hcompute_conv_stencil_8_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_conv_stencil_9_read_data_ready","op_hcompute_conv_stencil_9_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv_stencil_9_read_data_valid","op_hcompute_conv_stencil_9_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_hw_output_stencil_1_read_data_ready","op_hcompute_hw_output_stencil_1_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_hw_output_stencil_1_read_data_valid","op_hcompute_hw_output_stencil_1_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_hw_output_stencil_2_read_data_ready","op_hcompute_hw_output_stencil_2_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_hw_output_stencil_2_read_data_valid","op_hcompute_hw_output_stencil_2_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_hw_output_stencil_3_read_data_ready","op_hcompute_hw_output_stencil_3_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_hw_output_stencil_3_read_data_valid","op_hcompute_hw_output_stencil_3_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_hw_output_stencil_4_read_data_ready","op_hcompute_hw_output_stencil_4_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_hw_output_stencil_4_read_data_valid","op_hcompute_hw_output_stencil_4_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_hw_output_stencil_5_read_data_ready","op_hcompute_hw_output_stencil_5_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_hw_output_stencil_5_read_data_valid","op_hcompute_hw_output_stencil_5_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_hw_output_stencil_6_read_data_ready","op_hcompute_hw_output_stencil_6_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_hw_output_stencil_6_read_data_valid","op_hcompute_hw_output_stencil_6_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_hw_output_stencil_7_read_data_ready","op_hcompute_hw_output_stencil_7_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_hw_output_stencil_7_read_data_valid","op_hcompute_hw_output_stencil_7_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_hw_output_stencil_read_data_ready","op_hcompute_hw_output_stencil_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_hw_output_stencil_read_data_valid","op_hcompute_hw_output_stencil_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_conv_stencil_8_read_ren","or_all__U1547.in0"],
          ["self.op_hcompute_hw_output_stencil_read_ren","or_all__U1547.in1"],
          ["self.op_hcompute_conv_stencil_9_read_ren","or_all__U1550.in0"],
          ["self.op_hcompute_hw_output_stencil_1_read_ren","or_all__U1550.in1"],
          ["self.op_hcompute_conv_stencil_10_read_ren","or_all__U1553.in0"],
          ["self.op_hcompute_hw_output_stencil_2_read_ren","or_all__U1553.in1"],
          ["self.op_hcompute_conv_stencil_11_read_ren","or_all__U1556.in0"],
          ["self.op_hcompute_hw_output_stencil_3_read_ren","or_all__U1556.in1"],
          ["self.op_hcompute_conv_stencil_12_read_ren","or_all__U1559.in0"],
          ["self.op_hcompute_hw_output_stencil_4_read_ren","or_all__U1559.in1"],
          ["self.op_hcompute_conv_stencil_13_read_ren","or_all__U1562.in0"],
          ["self.op_hcompute_hw_output_stencil_5_read_ren","or_all__U1562.in1"],
          ["self.op_hcompute_conv_stencil_14_read_ren","or_all__U1565.in0"],
          ["self.op_hcompute_hw_output_stencil_6_read_ren","or_all__U1565.in1"],
          ["self.op_hcompute_conv_stencil_15_read_ren","or_all__U1568.in0"],
          ["self.op_hcompute_hw_output_stencil_7_read_ren","or_all__U1568.in1"]
        ]
      },
      "cu_op_hcompute_conv_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["conv_stencil_op_hcompute_conv_stencil_write_ready","BitIn"],
          ["conv_stencil_op_hcompute_conv_stencil_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil"
          },
          "op_hcompute_conv_stencil_flow_ctrl":{
            "modref":"global.flow_ctrl__U27"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_write.0","inner_compute.out_conv_stencil"],
          ["self.conv_stencil_op_hcompute_conv_stencil_write_ready","op_hcompute_conv_stencil_flow_ctrl.ready_out_0"],
          ["self.conv_stencil_op_hcompute_conv_stencil_write_valid","op_hcompute_conv_stencil_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_conv_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_1_write",["Array",1,["Array",16,"Bit"]]],
          ["conv_stencil_op_hcompute_conv_stencil_1_write_ready","BitIn"],
          ["conv_stencil_op_hcompute_conv_stencil_1_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_1"
          },
          "op_hcompute_conv_stencil_1_flow_ctrl":{
            "modref":"global.flow_ctrl__U29"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_1_write.0","inner_compute.out_conv_stencil"],
          ["self.conv_stencil_op_hcompute_conv_stencil_1_write_ready","op_hcompute_conv_stencil_1_flow_ctrl.ready_out_0"],
          ["self.conv_stencil_op_hcompute_conv_stencil_1_write_valid","op_hcompute_conv_stencil_1_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_conv_stencil_10":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_10_read",["Array",1,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_10_read_ready","Bit"],
          ["conv_stencil_op_hcompute_conv_stencil_10_read_valid","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read_ready","Bit"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read_valid","BitIn"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read_ready","Bit"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read_valid","BitIn"],
          ["conv_stencil_op_hcompute_conv_stencil_10_write",["Array",1,["Array",16,"Bit"]]],
          ["conv_stencil_op_hcompute_conv_stencil_10_write_ready","BitIn"],
          ["conv_stencil_op_hcompute_conv_stencil_10_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_10"
          },
          "op_hcompute_conv_stencil_10_flow_ctrl":{
            "modref":"global.flow_ctrl__U61"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_10_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.0","inner_compute.in1_hw_input_global_wrapper_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.1","inner_compute.in1_hw_input_global_wrapper_stencil.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.2","inner_compute.in1_hw_input_global_wrapper_stencil.2"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.3","inner_compute.in1_hw_input_global_wrapper_stencil.3"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.4","inner_compute.in1_hw_input_global_wrapper_stencil.4"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.5","inner_compute.in1_hw_input_global_wrapper_stencil.5"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.6","inner_compute.in1_hw_input_global_wrapper_stencil.6"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.7","inner_compute.in1_hw_input_global_wrapper_stencil.7"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.0","inner_compute.in2_hw_kernel_global_wrapper_stencil.0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.1","inner_compute.in2_hw_kernel_global_wrapper_stencil.1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.2","inner_compute.in2_hw_kernel_global_wrapper_stencil.2"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.3","inner_compute.in2_hw_kernel_global_wrapper_stencil.3"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.4","inner_compute.in2_hw_kernel_global_wrapper_stencil.4"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.5","inner_compute.in2_hw_kernel_global_wrapper_stencil.5"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.6","inner_compute.in2_hw_kernel_global_wrapper_stencil.6"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.7","inner_compute.in2_hw_kernel_global_wrapper_stencil.7"],
          ["self.conv_stencil_op_hcompute_conv_stencil_10_write.0","inner_compute.out_conv_stencil"],
          ["self.conv_stencil_op_hcompute_conv_stencil_10_read_ready","op_hcompute_conv_stencil_10_flow_ctrl.ready_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read_ready","op_hcompute_conv_stencil_10_flow_ctrl.ready_in_1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read_ready","op_hcompute_conv_stencil_10_flow_ctrl.ready_in_2"],
          ["self.conv_stencil_op_hcompute_conv_stencil_10_write_ready","op_hcompute_conv_stencil_10_flow_ctrl.ready_out_0"],
          ["self.conv_stencil_op_hcompute_conv_stencil_10_read_valid","op_hcompute_conv_stencil_10_flow_ctrl.valid_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read_valid","op_hcompute_conv_stencil_10_flow_ctrl.valid_in_1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read_valid","op_hcompute_conv_stencil_10_flow_ctrl.valid_in_2"],
          ["self.conv_stencil_op_hcompute_conv_stencil_10_write_valid","op_hcompute_conv_stencil_10_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_conv_stencil_11":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_11_read",["Array",1,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_11_read_ready","Bit"],
          ["conv_stencil_op_hcompute_conv_stencil_11_read_valid","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read_ready","Bit"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read_valid","BitIn"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read_ready","Bit"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read_valid","BitIn"],
          ["conv_stencil_op_hcompute_conv_stencil_11_write",["Array",1,["Array",16,"Bit"]]],
          ["conv_stencil_op_hcompute_conv_stencil_11_write_ready","BitIn"],
          ["conv_stencil_op_hcompute_conv_stencil_11_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_11"
          },
          "op_hcompute_conv_stencil_11_flow_ctrl":{
            "modref":"global.flow_ctrl__U70"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_11_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.0","inner_compute.in1_hw_input_global_wrapper_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.1","inner_compute.in1_hw_input_global_wrapper_stencil.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.2","inner_compute.in1_hw_input_global_wrapper_stencil.2"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.3","inner_compute.in1_hw_input_global_wrapper_stencil.3"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.4","inner_compute.in1_hw_input_global_wrapper_stencil.4"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.5","inner_compute.in1_hw_input_global_wrapper_stencil.5"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.6","inner_compute.in1_hw_input_global_wrapper_stencil.6"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.7","inner_compute.in1_hw_input_global_wrapper_stencil.7"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.0","inner_compute.in2_hw_kernel_global_wrapper_stencil.0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.1","inner_compute.in2_hw_kernel_global_wrapper_stencil.1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.2","inner_compute.in2_hw_kernel_global_wrapper_stencil.2"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.3","inner_compute.in2_hw_kernel_global_wrapper_stencil.3"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.4","inner_compute.in2_hw_kernel_global_wrapper_stencil.4"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.5","inner_compute.in2_hw_kernel_global_wrapper_stencil.5"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.6","inner_compute.in2_hw_kernel_global_wrapper_stencil.6"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.7","inner_compute.in2_hw_kernel_global_wrapper_stencil.7"],
          ["self.conv_stencil_op_hcompute_conv_stencil_11_write.0","inner_compute.out_conv_stencil"],
          ["self.conv_stencil_op_hcompute_conv_stencil_11_read_ready","op_hcompute_conv_stencil_11_flow_ctrl.ready_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read_ready","op_hcompute_conv_stencil_11_flow_ctrl.ready_in_1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read_ready","op_hcompute_conv_stencil_11_flow_ctrl.ready_in_2"],
          ["self.conv_stencil_op_hcompute_conv_stencil_11_write_ready","op_hcompute_conv_stencil_11_flow_ctrl.ready_out_0"],
          ["self.conv_stencil_op_hcompute_conv_stencil_11_read_valid","op_hcompute_conv_stencil_11_flow_ctrl.valid_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read_valid","op_hcompute_conv_stencil_11_flow_ctrl.valid_in_1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read_valid","op_hcompute_conv_stencil_11_flow_ctrl.valid_in_2"],
          ["self.conv_stencil_op_hcompute_conv_stencil_11_write_valid","op_hcompute_conv_stencil_11_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_conv_stencil_12":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_12_read",["Array",1,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_12_read_ready","Bit"],
          ["conv_stencil_op_hcompute_conv_stencil_12_read_valid","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read_ready","Bit"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read_valid","BitIn"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read_ready","Bit"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read_valid","BitIn"],
          ["conv_stencil_op_hcompute_conv_stencil_12_write",["Array",1,["Array",16,"Bit"]]],
          ["conv_stencil_op_hcompute_conv_stencil_12_write_ready","BitIn"],
          ["conv_stencil_op_hcompute_conv_stencil_12_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_12"
          },
          "op_hcompute_conv_stencil_12_flow_ctrl":{
            "modref":"global.flow_ctrl__U79"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_12_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.0","inner_compute.in1_hw_input_global_wrapper_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.1","inner_compute.in1_hw_input_global_wrapper_stencil.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.2","inner_compute.in1_hw_input_global_wrapper_stencil.2"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.3","inner_compute.in1_hw_input_global_wrapper_stencil.3"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.4","inner_compute.in1_hw_input_global_wrapper_stencil.4"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.5","inner_compute.in1_hw_input_global_wrapper_stencil.5"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.6","inner_compute.in1_hw_input_global_wrapper_stencil.6"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.7","inner_compute.in1_hw_input_global_wrapper_stencil.7"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.0","inner_compute.in2_hw_kernel_global_wrapper_stencil.0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.1","inner_compute.in2_hw_kernel_global_wrapper_stencil.1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.2","inner_compute.in2_hw_kernel_global_wrapper_stencil.2"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.3","inner_compute.in2_hw_kernel_global_wrapper_stencil.3"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.4","inner_compute.in2_hw_kernel_global_wrapper_stencil.4"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.5","inner_compute.in2_hw_kernel_global_wrapper_stencil.5"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.6","inner_compute.in2_hw_kernel_global_wrapper_stencil.6"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.7","inner_compute.in2_hw_kernel_global_wrapper_stencil.7"],
          ["self.conv_stencil_op_hcompute_conv_stencil_12_write.0","inner_compute.out_conv_stencil"],
          ["self.conv_stencil_op_hcompute_conv_stencil_12_read_ready","op_hcompute_conv_stencil_12_flow_ctrl.ready_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read_ready","op_hcompute_conv_stencil_12_flow_ctrl.ready_in_1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read_ready","op_hcompute_conv_stencil_12_flow_ctrl.ready_in_2"],
          ["self.conv_stencil_op_hcompute_conv_stencil_12_write_ready","op_hcompute_conv_stencil_12_flow_ctrl.ready_out_0"],
          ["self.conv_stencil_op_hcompute_conv_stencil_12_read_valid","op_hcompute_conv_stencil_12_flow_ctrl.valid_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read_valid","op_hcompute_conv_stencil_12_flow_ctrl.valid_in_1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read_valid","op_hcompute_conv_stencil_12_flow_ctrl.valid_in_2"],
          ["self.conv_stencil_op_hcompute_conv_stencil_12_write_valid","op_hcompute_conv_stencil_12_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_conv_stencil_13":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_13_read",["Array",1,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_13_read_ready","Bit"],
          ["conv_stencil_op_hcompute_conv_stencil_13_read_valid","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read_ready","Bit"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read_valid","BitIn"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read_ready","Bit"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read_valid","BitIn"],
          ["conv_stencil_op_hcompute_conv_stencil_13_write",["Array",1,["Array",16,"Bit"]]],
          ["conv_stencil_op_hcompute_conv_stencil_13_write_ready","BitIn"],
          ["conv_stencil_op_hcompute_conv_stencil_13_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_13"
          },
          "op_hcompute_conv_stencil_13_flow_ctrl":{
            "modref":"global.flow_ctrl__U88"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_13_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.0","inner_compute.in1_hw_input_global_wrapper_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.1","inner_compute.in1_hw_input_global_wrapper_stencil.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.2","inner_compute.in1_hw_input_global_wrapper_stencil.2"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.3","inner_compute.in1_hw_input_global_wrapper_stencil.3"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.4","inner_compute.in1_hw_input_global_wrapper_stencil.4"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.5","inner_compute.in1_hw_input_global_wrapper_stencil.5"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.6","inner_compute.in1_hw_input_global_wrapper_stencil.6"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.7","inner_compute.in1_hw_input_global_wrapper_stencil.7"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.0","inner_compute.in2_hw_kernel_global_wrapper_stencil.0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.1","inner_compute.in2_hw_kernel_global_wrapper_stencil.1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.2","inner_compute.in2_hw_kernel_global_wrapper_stencil.2"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.3","inner_compute.in2_hw_kernel_global_wrapper_stencil.3"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.4","inner_compute.in2_hw_kernel_global_wrapper_stencil.4"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.5","inner_compute.in2_hw_kernel_global_wrapper_stencil.5"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.6","inner_compute.in2_hw_kernel_global_wrapper_stencil.6"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.7","inner_compute.in2_hw_kernel_global_wrapper_stencil.7"],
          ["self.conv_stencil_op_hcompute_conv_stencil_13_write.0","inner_compute.out_conv_stencil"],
          ["self.conv_stencil_op_hcompute_conv_stencil_13_read_ready","op_hcompute_conv_stencil_13_flow_ctrl.ready_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read_ready","op_hcompute_conv_stencil_13_flow_ctrl.ready_in_1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read_ready","op_hcompute_conv_stencil_13_flow_ctrl.ready_in_2"],
          ["self.conv_stencil_op_hcompute_conv_stencil_13_write_ready","op_hcompute_conv_stencil_13_flow_ctrl.ready_out_0"],
          ["self.conv_stencil_op_hcompute_conv_stencil_13_read_valid","op_hcompute_conv_stencil_13_flow_ctrl.valid_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read_valid","op_hcompute_conv_stencil_13_flow_ctrl.valid_in_1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read_valid","op_hcompute_conv_stencil_13_flow_ctrl.valid_in_2"],
          ["self.conv_stencil_op_hcompute_conv_stencil_13_write_valid","op_hcompute_conv_stencil_13_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_conv_stencil_14":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_14_read",["Array",1,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_14_read_ready","Bit"],
          ["conv_stencil_op_hcompute_conv_stencil_14_read_valid","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read_ready","Bit"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read_valid","BitIn"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read_ready","Bit"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read_valid","BitIn"],
          ["conv_stencil_op_hcompute_conv_stencil_14_write",["Array",1,["Array",16,"Bit"]]],
          ["conv_stencil_op_hcompute_conv_stencil_14_write_ready","BitIn"],
          ["conv_stencil_op_hcompute_conv_stencil_14_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_14"
          },
          "op_hcompute_conv_stencil_14_flow_ctrl":{
            "modref":"global.flow_ctrl__U97"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_14_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.0","inner_compute.in1_hw_input_global_wrapper_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.1","inner_compute.in1_hw_input_global_wrapper_stencil.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.2","inner_compute.in1_hw_input_global_wrapper_stencil.2"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.3","inner_compute.in1_hw_input_global_wrapper_stencil.3"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.4","inner_compute.in1_hw_input_global_wrapper_stencil.4"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.5","inner_compute.in1_hw_input_global_wrapper_stencil.5"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.6","inner_compute.in1_hw_input_global_wrapper_stencil.6"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.7","inner_compute.in1_hw_input_global_wrapper_stencil.7"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.0","inner_compute.in2_hw_kernel_global_wrapper_stencil.0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.1","inner_compute.in2_hw_kernel_global_wrapper_stencil.1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.2","inner_compute.in2_hw_kernel_global_wrapper_stencil.2"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.3","inner_compute.in2_hw_kernel_global_wrapper_stencil.3"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.4","inner_compute.in2_hw_kernel_global_wrapper_stencil.4"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.5","inner_compute.in2_hw_kernel_global_wrapper_stencil.5"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.6","inner_compute.in2_hw_kernel_global_wrapper_stencil.6"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.7","inner_compute.in2_hw_kernel_global_wrapper_stencil.7"],
          ["self.conv_stencil_op_hcompute_conv_stencil_14_write.0","inner_compute.out_conv_stencil"],
          ["self.conv_stencil_op_hcompute_conv_stencil_14_read_ready","op_hcompute_conv_stencil_14_flow_ctrl.ready_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read_ready","op_hcompute_conv_stencil_14_flow_ctrl.ready_in_1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read_ready","op_hcompute_conv_stencil_14_flow_ctrl.ready_in_2"],
          ["self.conv_stencil_op_hcompute_conv_stencil_14_write_ready","op_hcompute_conv_stencil_14_flow_ctrl.ready_out_0"],
          ["self.conv_stencil_op_hcompute_conv_stencil_14_read_valid","op_hcompute_conv_stencil_14_flow_ctrl.valid_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read_valid","op_hcompute_conv_stencil_14_flow_ctrl.valid_in_1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read_valid","op_hcompute_conv_stencil_14_flow_ctrl.valid_in_2"],
          ["self.conv_stencil_op_hcompute_conv_stencil_14_write_valid","op_hcompute_conv_stencil_14_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_conv_stencil_15":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_15_read",["Array",1,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_15_read_ready","Bit"],
          ["conv_stencil_op_hcompute_conv_stencil_15_read_valid","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read_ready","Bit"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read_valid","BitIn"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read_ready","Bit"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read_valid","BitIn"],
          ["conv_stencil_op_hcompute_conv_stencil_15_write",["Array",1,["Array",16,"Bit"]]],
          ["conv_stencil_op_hcompute_conv_stencil_15_write_ready","BitIn"],
          ["conv_stencil_op_hcompute_conv_stencil_15_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_15"
          },
          "op_hcompute_conv_stencil_15_flow_ctrl":{
            "modref":"global.flow_ctrl__U106"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_15_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.0","inner_compute.in1_hw_input_global_wrapper_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.1","inner_compute.in1_hw_input_global_wrapper_stencil.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.2","inner_compute.in1_hw_input_global_wrapper_stencil.2"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.3","inner_compute.in1_hw_input_global_wrapper_stencil.3"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.4","inner_compute.in1_hw_input_global_wrapper_stencil.4"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.5","inner_compute.in1_hw_input_global_wrapper_stencil.5"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.6","inner_compute.in1_hw_input_global_wrapper_stencil.6"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.7","inner_compute.in1_hw_input_global_wrapper_stencil.7"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.0","inner_compute.in2_hw_kernel_global_wrapper_stencil.0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.1","inner_compute.in2_hw_kernel_global_wrapper_stencil.1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.2","inner_compute.in2_hw_kernel_global_wrapper_stencil.2"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.3","inner_compute.in2_hw_kernel_global_wrapper_stencil.3"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.4","inner_compute.in2_hw_kernel_global_wrapper_stencil.4"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.5","inner_compute.in2_hw_kernel_global_wrapper_stencil.5"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.6","inner_compute.in2_hw_kernel_global_wrapper_stencil.6"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.7","inner_compute.in2_hw_kernel_global_wrapper_stencil.7"],
          ["self.conv_stencil_op_hcompute_conv_stencil_15_write.0","inner_compute.out_conv_stencil"],
          ["self.conv_stencil_op_hcompute_conv_stencil_15_read_ready","op_hcompute_conv_stencil_15_flow_ctrl.ready_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read_ready","op_hcompute_conv_stencil_15_flow_ctrl.ready_in_1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read_ready","op_hcompute_conv_stencil_15_flow_ctrl.ready_in_2"],
          ["self.conv_stencil_op_hcompute_conv_stencil_15_write_ready","op_hcompute_conv_stencil_15_flow_ctrl.ready_out_0"],
          ["self.conv_stencil_op_hcompute_conv_stencil_15_read_valid","op_hcompute_conv_stencil_15_flow_ctrl.valid_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read_valid","op_hcompute_conv_stencil_15_flow_ctrl.valid_in_1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read_valid","op_hcompute_conv_stencil_15_flow_ctrl.valid_in_2"],
          ["self.conv_stencil_op_hcompute_conv_stencil_15_write_valid","op_hcompute_conv_stencil_15_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_conv_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_2_write",["Array",1,["Array",16,"Bit"]]],
          ["conv_stencil_op_hcompute_conv_stencil_2_write_ready","BitIn"],
          ["conv_stencil_op_hcompute_conv_stencil_2_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_2"
          },
          "op_hcompute_conv_stencil_2_flow_ctrl":{
            "modref":"global.flow_ctrl__U31"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_2_write.0","inner_compute.out_conv_stencil"],
          ["self.conv_stencil_op_hcompute_conv_stencil_2_write_ready","op_hcompute_conv_stencil_2_flow_ctrl.ready_out_0"],
          ["self.conv_stencil_op_hcompute_conv_stencil_2_write_valid","op_hcompute_conv_stencil_2_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_conv_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_3_write",["Array",1,["Array",16,"Bit"]]],
          ["conv_stencil_op_hcompute_conv_stencil_3_write_ready","BitIn"],
          ["conv_stencil_op_hcompute_conv_stencil_3_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_3"
          },
          "op_hcompute_conv_stencil_3_flow_ctrl":{
            "modref":"global.flow_ctrl__U33"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_3_write.0","inner_compute.out_conv_stencil"],
          ["self.conv_stencil_op_hcompute_conv_stencil_3_write_ready","op_hcompute_conv_stencil_3_flow_ctrl.ready_out_0"],
          ["self.conv_stencil_op_hcompute_conv_stencil_3_write_valid","op_hcompute_conv_stencil_3_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_conv_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_4_write",["Array",1,["Array",16,"Bit"]]],
          ["conv_stencil_op_hcompute_conv_stencil_4_write_ready","BitIn"],
          ["conv_stencil_op_hcompute_conv_stencil_4_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_4"
          },
          "op_hcompute_conv_stencil_4_flow_ctrl":{
            "modref":"global.flow_ctrl__U35"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_4_write.0","inner_compute.out_conv_stencil"],
          ["self.conv_stencil_op_hcompute_conv_stencil_4_write_ready","op_hcompute_conv_stencil_4_flow_ctrl.ready_out_0"],
          ["self.conv_stencil_op_hcompute_conv_stencil_4_write_valid","op_hcompute_conv_stencil_4_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_conv_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_5_write",["Array",1,["Array",16,"Bit"]]],
          ["conv_stencil_op_hcompute_conv_stencil_5_write_ready","BitIn"],
          ["conv_stencil_op_hcompute_conv_stencil_5_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_5"
          },
          "op_hcompute_conv_stencil_5_flow_ctrl":{
            "modref":"global.flow_ctrl__U37"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_5_write.0","inner_compute.out_conv_stencil"],
          ["self.conv_stencil_op_hcompute_conv_stencil_5_write_ready","op_hcompute_conv_stencil_5_flow_ctrl.ready_out_0"],
          ["self.conv_stencil_op_hcompute_conv_stencil_5_write_valid","op_hcompute_conv_stencil_5_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_conv_stencil_6":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_6_write",["Array",1,["Array",16,"Bit"]]],
          ["conv_stencil_op_hcompute_conv_stencil_6_write_ready","BitIn"],
          ["conv_stencil_op_hcompute_conv_stencil_6_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_6"
          },
          "op_hcompute_conv_stencil_6_flow_ctrl":{
            "modref":"global.flow_ctrl__U39"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_6_write.0","inner_compute.out_conv_stencil"],
          ["self.conv_stencil_op_hcompute_conv_stencil_6_write_ready","op_hcompute_conv_stencil_6_flow_ctrl.ready_out_0"],
          ["self.conv_stencil_op_hcompute_conv_stencil_6_write_valid","op_hcompute_conv_stencil_6_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_conv_stencil_7":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_7_write",["Array",1,["Array",16,"Bit"]]],
          ["conv_stencil_op_hcompute_conv_stencil_7_write_ready","BitIn"],
          ["conv_stencil_op_hcompute_conv_stencil_7_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_7"
          },
          "op_hcompute_conv_stencil_7_flow_ctrl":{
            "modref":"global.flow_ctrl__U41"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_7_write.0","inner_compute.out_conv_stencil"],
          ["self.conv_stencil_op_hcompute_conv_stencil_7_write_ready","op_hcompute_conv_stencil_7_flow_ctrl.ready_out_0"],
          ["self.conv_stencil_op_hcompute_conv_stencil_7_write_valid","op_hcompute_conv_stencil_7_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_conv_stencil_8":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_8_read",["Array",1,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_8_read_ready","Bit"],
          ["conv_stencil_op_hcompute_conv_stencil_8_read_valid","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read_ready","Bit"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read_valid","BitIn"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read_ready","Bit"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read_valid","BitIn"],
          ["conv_stencil_op_hcompute_conv_stencil_8_write",["Array",1,["Array",16,"Bit"]]],
          ["conv_stencil_op_hcompute_conv_stencil_8_write_ready","BitIn"],
          ["conv_stencil_op_hcompute_conv_stencil_8_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_8"
          },
          "op_hcompute_conv_stencil_8_flow_ctrl":{
            "modref":"global.flow_ctrl__U43"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_8_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.0","inner_compute.in1_hw_input_global_wrapper_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.1","inner_compute.in1_hw_input_global_wrapper_stencil.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.2","inner_compute.in1_hw_input_global_wrapper_stencil.2"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.3","inner_compute.in1_hw_input_global_wrapper_stencil.3"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.4","inner_compute.in1_hw_input_global_wrapper_stencil.4"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.5","inner_compute.in1_hw_input_global_wrapper_stencil.5"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.6","inner_compute.in1_hw_input_global_wrapper_stencil.6"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.7","inner_compute.in1_hw_input_global_wrapper_stencil.7"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.0","inner_compute.in2_hw_kernel_global_wrapper_stencil.0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.1","inner_compute.in2_hw_kernel_global_wrapper_stencil.1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.2","inner_compute.in2_hw_kernel_global_wrapper_stencil.2"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.3","inner_compute.in2_hw_kernel_global_wrapper_stencil.3"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.4","inner_compute.in2_hw_kernel_global_wrapper_stencil.4"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.5","inner_compute.in2_hw_kernel_global_wrapper_stencil.5"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.6","inner_compute.in2_hw_kernel_global_wrapper_stencil.6"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.7","inner_compute.in2_hw_kernel_global_wrapper_stencil.7"],
          ["self.conv_stencil_op_hcompute_conv_stencil_8_write.0","inner_compute.out_conv_stencil"],
          ["self.conv_stencil_op_hcompute_conv_stencil_8_read_ready","op_hcompute_conv_stencil_8_flow_ctrl.ready_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read_ready","op_hcompute_conv_stencil_8_flow_ctrl.ready_in_1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read_ready","op_hcompute_conv_stencil_8_flow_ctrl.ready_in_2"],
          ["self.conv_stencil_op_hcompute_conv_stencil_8_write_ready","op_hcompute_conv_stencil_8_flow_ctrl.ready_out_0"],
          ["self.conv_stencil_op_hcompute_conv_stencil_8_read_valid","op_hcompute_conv_stencil_8_flow_ctrl.valid_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read_valid","op_hcompute_conv_stencil_8_flow_ctrl.valid_in_1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read_valid","op_hcompute_conv_stencil_8_flow_ctrl.valid_in_2"],
          ["self.conv_stencil_op_hcompute_conv_stencil_8_write_valid","op_hcompute_conv_stencil_8_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_conv_stencil_9":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_9_read",["Array",1,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_9_read_ready","Bit"],
          ["conv_stencil_op_hcompute_conv_stencil_9_read_valid","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read_ready","Bit"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read_valid","BitIn"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read_ready","Bit"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read_valid","BitIn"],
          ["conv_stencil_op_hcompute_conv_stencil_9_write",["Array",1,["Array",16,"Bit"]]],
          ["conv_stencil_op_hcompute_conv_stencil_9_write_ready","BitIn"],
          ["conv_stencil_op_hcompute_conv_stencil_9_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_9"
          },
          "op_hcompute_conv_stencil_9_flow_ctrl":{
            "modref":"global.flow_ctrl__U52"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_9_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.0","inner_compute.in1_hw_input_global_wrapper_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.1","inner_compute.in1_hw_input_global_wrapper_stencil.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.2","inner_compute.in1_hw_input_global_wrapper_stencil.2"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.3","inner_compute.in1_hw_input_global_wrapper_stencil.3"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.4","inner_compute.in1_hw_input_global_wrapper_stencil.4"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.5","inner_compute.in1_hw_input_global_wrapper_stencil.5"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.6","inner_compute.in1_hw_input_global_wrapper_stencil.6"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.7","inner_compute.in1_hw_input_global_wrapper_stencil.7"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.0","inner_compute.in2_hw_kernel_global_wrapper_stencil.0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.1","inner_compute.in2_hw_kernel_global_wrapper_stencil.1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.2","inner_compute.in2_hw_kernel_global_wrapper_stencil.2"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.3","inner_compute.in2_hw_kernel_global_wrapper_stencil.3"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.4","inner_compute.in2_hw_kernel_global_wrapper_stencil.4"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.5","inner_compute.in2_hw_kernel_global_wrapper_stencil.5"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.6","inner_compute.in2_hw_kernel_global_wrapper_stencil.6"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.7","inner_compute.in2_hw_kernel_global_wrapper_stencil.7"],
          ["self.conv_stencil_op_hcompute_conv_stencil_9_write.0","inner_compute.out_conv_stencil"],
          ["self.conv_stencil_op_hcompute_conv_stencil_9_read_ready","op_hcompute_conv_stencil_9_flow_ctrl.ready_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read_ready","op_hcompute_conv_stencil_9_flow_ctrl.ready_in_1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read_ready","op_hcompute_conv_stencil_9_flow_ctrl.ready_in_2"],
          ["self.conv_stencil_op_hcompute_conv_stencil_9_write_ready","op_hcompute_conv_stencil_9_flow_ctrl.ready_out_0"],
          ["self.conv_stencil_op_hcompute_conv_stencil_9_read_valid","op_hcompute_conv_stencil_9_flow_ctrl.valid_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read_valid","op_hcompute_conv_stencil_9_flow_ctrl.valid_in_1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read_valid","op_hcompute_conv_stencil_9_flow_ctrl.valid_in_2"],
          ["self.conv_stencil_op_hcompute_conv_stencil_9_write_valid","op_hcompute_conv_stencil_9_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_ready","Bit"],
          ["hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_valid","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_ready","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_global_wrapper_stencil"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_flow_ctrl":{
            "modref":"global.flow_ctrl__U0"
          }
        },
        "connections":[
          ["self.hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read.0","inner_compute.in0_hw_input_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write.0","inner_compute.out_hw_input_global_wrapper_stencil"],
          ["self.hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_ready","op_hcompute_hw_input_global_wrapper_stencil_flow_ctrl.ready_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_ready","op_hcompute_hw_input_global_wrapper_stencil_flow_ctrl.ready_out_0"],
          ["self.hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_valid","op_hcompute_hw_input_global_wrapper_stencil_flow_ctrl.valid_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_valid","op_hcompute_hw_input_global_wrapper_stencil_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_ready","Bit"],
          ["hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_valid","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write_ready","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_global_wrapper_stencil_1"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_flow_ctrl":{
            "modref":"global.flow_ctrl__U3"
          }
        },
        "connections":[
          ["self.hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read.0","inner_compute.in0_hw_input_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write.0","inner_compute.out_hw_input_global_wrapper_stencil"],
          ["self.hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_ready","op_hcompute_hw_input_global_wrapper_stencil_1_flow_ctrl.ready_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write_ready","op_hcompute_hw_input_global_wrapper_stencil_1_flow_ctrl.ready_out_0"],
          ["self.hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_valid","op_hcompute_hw_input_global_wrapper_stencil_1_flow_ctrl.valid_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write_valid","op_hcompute_hw_input_global_wrapper_stencil_1_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_ready","Bit"],
          ["hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_valid","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write_ready","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_global_wrapper_stencil_2"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_flow_ctrl":{
            "modref":"global.flow_ctrl__U6"
          }
        },
        "connections":[
          ["self.hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read.0","inner_compute.in0_hw_input_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write.0","inner_compute.out_hw_input_global_wrapper_stencil"],
          ["self.hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_ready","op_hcompute_hw_input_global_wrapper_stencil_2_flow_ctrl.ready_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write_ready","op_hcompute_hw_input_global_wrapper_stencil_2_flow_ctrl.ready_out_0"],
          ["self.hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_valid","op_hcompute_hw_input_global_wrapper_stencil_2_flow_ctrl.valid_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write_valid","op_hcompute_hw_input_global_wrapper_stencil_2_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read_ready","Bit"],
          ["hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read_valid","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_write_ready","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_global_wrapper_stencil_3"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_3_flow_ctrl":{
            "modref":"global.flow_ctrl__U9"
          }
        },
        "connections":[
          ["self.hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read.0","inner_compute.in0_hw_input_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_write.0","inner_compute.out_hw_input_global_wrapper_stencil"],
          ["self.hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read_ready","op_hcompute_hw_input_global_wrapper_stencil_3_flow_ctrl.ready_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_write_ready","op_hcompute_hw_input_global_wrapper_stencil_3_flow_ctrl.ready_out_0"],
          ["self.hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read_valid","op_hcompute_hw_input_global_wrapper_stencil_3_flow_ctrl.valid_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_write_valid","op_hcompute_hw_input_global_wrapper_stencil_3_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read_ready","Bit"],
          ["hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read_valid","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write_ready","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_global_wrapper_stencil_4"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_4_flow_ctrl":{
            "modref":"global.flow_ctrl__U12"
          }
        },
        "connections":[
          ["self.hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read.0","inner_compute.in0_hw_input_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write.0","inner_compute.out_hw_input_global_wrapper_stencil"],
          ["self.hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read_ready","op_hcompute_hw_input_global_wrapper_stencil_4_flow_ctrl.ready_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write_ready","op_hcompute_hw_input_global_wrapper_stencil_4_flow_ctrl.ready_out_0"],
          ["self.hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read_valid","op_hcompute_hw_input_global_wrapper_stencil_4_flow_ctrl.valid_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write_valid","op_hcompute_hw_input_global_wrapper_stencil_4_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read_ready","Bit"],
          ["hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read_valid","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_write_ready","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_global_wrapper_stencil_5"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_5_flow_ctrl":{
            "modref":"global.flow_ctrl__U15"
          }
        },
        "connections":[
          ["self.hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read.0","inner_compute.in0_hw_input_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_write.0","inner_compute.out_hw_input_global_wrapper_stencil"],
          ["self.hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read_ready","op_hcompute_hw_input_global_wrapper_stencil_5_flow_ctrl.ready_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_write_ready","op_hcompute_hw_input_global_wrapper_stencil_5_flow_ctrl.ready_out_0"],
          ["self.hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read_valid","op_hcompute_hw_input_global_wrapper_stencil_5_flow_ctrl.valid_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_write_valid","op_hcompute_hw_input_global_wrapper_stencil_5_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil_6":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read_ready","Bit"],
          ["hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read_valid","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_6_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_6_write_ready","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_6_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_global_wrapper_stencil_6"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_6_flow_ctrl":{
            "modref":"global.flow_ctrl__U18"
          }
        },
        "connections":[
          ["self.hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read.0","inner_compute.in0_hw_input_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_6_write.0","inner_compute.out_hw_input_global_wrapper_stencil"],
          ["self.hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read_ready","op_hcompute_hw_input_global_wrapper_stencil_6_flow_ctrl.ready_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_6_write_ready","op_hcompute_hw_input_global_wrapper_stencil_6_flow_ctrl.ready_out_0"],
          ["self.hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read_valid","op_hcompute_hw_input_global_wrapper_stencil_6_flow_ctrl.valid_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_6_write_valid","op_hcompute_hw_input_global_wrapper_stencil_6_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil_7":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read_ready","Bit"],
          ["hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read_valid","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_7_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_7_write_ready","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_7_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_global_wrapper_stencil_7"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_7_flow_ctrl":{
            "modref":"global.flow_ctrl__U21"
          }
        },
        "connections":[
          ["self.hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read.0","inner_compute.in0_hw_input_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_7_write.0","inner_compute.out_hw_input_global_wrapper_stencil"],
          ["self.hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read_ready","op_hcompute_hw_input_global_wrapper_stencil_7_flow_ctrl.ready_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_7_write_ready","op_hcompute_hw_input_global_wrapper_stencil_7_flow_ctrl.ready_out_0"],
          ["self.hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read_valid","op_hcompute_hw_input_global_wrapper_stencil_7_flow_ctrl.valid_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_7_write_valid","op_hcompute_hw_input_global_wrapper_stencil_7_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_hw_kernel_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_ready","Bit"],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_valid","BitIn"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write_ready","BitIn"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_kernel_global_wrapper_stencil"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_flow_ctrl":{
            "modref":"global.flow_ctrl__U24"
          }
        },
        "connections":[
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read.0","inner_compute.in0_hw_kernel_stencil.0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write.0","inner_compute.out_hw_kernel_global_wrapper_stencil"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_ready","op_hcompute_hw_kernel_global_wrapper_stencil_flow_ctrl.ready_in_0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write_ready","op_hcompute_hw_kernel_global_wrapper_stencil_flow_ctrl.ready_out_0"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_valid","op_hcompute_hw_kernel_global_wrapper_stencil_flow_ctrl.valid_in_0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write_valid","op_hcompute_hw_kernel_global_wrapper_stencil_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_hw_output_stencil_read_ready","Bit"],
          ["conv_stencil_op_hcompute_hw_output_stencil_read_valid","BitIn"],
          ["hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write_ready","BitIn"],
          ["hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_flow_ctrl":{
            "modref":"global.flow_ctrl__U115"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_hw_output_stencil_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write.0","inner_compute.out_hw_output_stencil"],
          ["self.conv_stencil_op_hcompute_hw_output_stencil_read_ready","op_hcompute_hw_output_stencil_flow_ctrl.ready_in_0"],
          ["self.hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write_ready","op_hcompute_hw_output_stencil_flow_ctrl.ready_out_0"],
          ["self.conv_stencil_op_hcompute_hw_output_stencil_read_valid","op_hcompute_hw_output_stencil_flow_ctrl.valid_in_0"],
          ["self.hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_hw_output_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_hw_output_stencil_1_read_ready","Bit"],
          ["conv_stencil_op_hcompute_hw_output_stencil_1_read_valid","BitIn"],
          ["hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write_ready","BitIn"],
          ["hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil_1"
          },
          "op_hcompute_hw_output_stencil_1_flow_ctrl":{
            "modref":"global.flow_ctrl__U118"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_hw_output_stencil_1_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write.0","inner_compute.out_hw_output_stencil"],
          ["self.conv_stencil_op_hcompute_hw_output_stencil_1_read_ready","op_hcompute_hw_output_stencil_1_flow_ctrl.ready_in_0"],
          ["self.hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write_ready","op_hcompute_hw_output_stencil_1_flow_ctrl.ready_out_0"],
          ["self.conv_stencil_op_hcompute_hw_output_stencil_1_read_valid","op_hcompute_hw_output_stencil_1_flow_ctrl.valid_in_0"],
          ["self.hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write_valid","op_hcompute_hw_output_stencil_1_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_hw_output_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_hw_output_stencil_2_read_ready","Bit"],
          ["conv_stencil_op_hcompute_hw_output_stencil_2_read_valid","BitIn"],
          ["hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write_ready","BitIn"],
          ["hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil_2"
          },
          "op_hcompute_hw_output_stencil_2_flow_ctrl":{
            "modref":"global.flow_ctrl__U121"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_hw_output_stencil_2_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write.0","inner_compute.out_hw_output_stencil"],
          ["self.conv_stencil_op_hcompute_hw_output_stencil_2_read_ready","op_hcompute_hw_output_stencil_2_flow_ctrl.ready_in_0"],
          ["self.hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write_ready","op_hcompute_hw_output_stencil_2_flow_ctrl.ready_out_0"],
          ["self.conv_stencil_op_hcompute_hw_output_stencil_2_read_valid","op_hcompute_hw_output_stencil_2_flow_ctrl.valid_in_0"],
          ["self.hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write_valid","op_hcompute_hw_output_stencil_2_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_hw_output_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_hw_output_stencil_3_read_ready","Bit"],
          ["conv_stencil_op_hcompute_hw_output_stencil_3_read_valid","BitIn"],
          ["hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write_ready","BitIn"],
          ["hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil_3"
          },
          "op_hcompute_hw_output_stencil_3_flow_ctrl":{
            "modref":"global.flow_ctrl__U124"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_hw_output_stencil_3_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write.0","inner_compute.out_hw_output_stencil"],
          ["self.conv_stencil_op_hcompute_hw_output_stencil_3_read_ready","op_hcompute_hw_output_stencil_3_flow_ctrl.ready_in_0"],
          ["self.hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write_ready","op_hcompute_hw_output_stencil_3_flow_ctrl.ready_out_0"],
          ["self.conv_stencil_op_hcompute_hw_output_stencil_3_read_valid","op_hcompute_hw_output_stencil_3_flow_ctrl.valid_in_0"],
          ["self.hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write_valid","op_hcompute_hw_output_stencil_3_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_hw_output_stencil_4_read",["Array",1,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_hw_output_stencil_4_read_ready","Bit"],
          ["conv_stencil_op_hcompute_hw_output_stencil_4_read_valid","BitIn"],
          ["hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write_ready","BitIn"],
          ["hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil_4"
          },
          "op_hcompute_hw_output_stencil_4_flow_ctrl":{
            "modref":"global.flow_ctrl__U127"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_hw_output_stencil_4_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write.0","inner_compute.out_hw_output_stencil"],
          ["self.conv_stencil_op_hcompute_hw_output_stencil_4_read_ready","op_hcompute_hw_output_stencil_4_flow_ctrl.ready_in_0"],
          ["self.hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write_ready","op_hcompute_hw_output_stencil_4_flow_ctrl.ready_out_0"],
          ["self.conv_stencil_op_hcompute_hw_output_stencil_4_read_valid","op_hcompute_hw_output_stencil_4_flow_ctrl.valid_in_0"],
          ["self.hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write_valid","op_hcompute_hw_output_stencil_4_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_hw_output_stencil_5_read",["Array",1,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_hw_output_stencil_5_read_ready","Bit"],
          ["conv_stencil_op_hcompute_hw_output_stencil_5_read_valid","BitIn"],
          ["hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write_ready","BitIn"],
          ["hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil_5"
          },
          "op_hcompute_hw_output_stencil_5_flow_ctrl":{
            "modref":"global.flow_ctrl__U130"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_hw_output_stencil_5_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write.0","inner_compute.out_hw_output_stencil"],
          ["self.conv_stencil_op_hcompute_hw_output_stencil_5_read_ready","op_hcompute_hw_output_stencil_5_flow_ctrl.ready_in_0"],
          ["self.hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write_ready","op_hcompute_hw_output_stencil_5_flow_ctrl.ready_out_0"],
          ["self.conv_stencil_op_hcompute_hw_output_stencil_5_read_valid","op_hcompute_hw_output_stencil_5_flow_ctrl.valid_in_0"],
          ["self.hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write_valid","op_hcompute_hw_output_stencil_5_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_6":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_hw_output_stencil_6_read",["Array",1,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_hw_output_stencil_6_read_ready","Bit"],
          ["conv_stencil_op_hcompute_hw_output_stencil_6_read_valid","BitIn"],
          ["hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write_ready","BitIn"],
          ["hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil_6"
          },
          "op_hcompute_hw_output_stencil_6_flow_ctrl":{
            "modref":"global.flow_ctrl__U133"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_hw_output_stencil_6_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write.0","inner_compute.out_hw_output_stencil"],
          ["self.conv_stencil_op_hcompute_hw_output_stencil_6_read_ready","op_hcompute_hw_output_stencil_6_flow_ctrl.ready_in_0"],
          ["self.hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write_ready","op_hcompute_hw_output_stencil_6_flow_ctrl.ready_out_0"],
          ["self.conv_stencil_op_hcompute_hw_output_stencil_6_read_valid","op_hcompute_hw_output_stencil_6_flow_ctrl.valid_in_0"],
          ["self.hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write_valid","op_hcompute_hw_output_stencil_6_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_7":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_hw_output_stencil_7_read",["Array",1,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_hw_output_stencil_7_read_ready","Bit"],
          ["conv_stencil_op_hcompute_hw_output_stencil_7_read_valid","BitIn"],
          ["hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write_ready","BitIn"],
          ["hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil_7"
          },
          "op_hcompute_hw_output_stencil_7_flow_ctrl":{
            "modref":"global.flow_ctrl__U136"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_hw_output_stencil_7_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write.0","inner_compute.out_hw_output_stencil"],
          ["self.conv_stencil_op_hcompute_hw_output_stencil_7_read_ready","op_hcompute_hw_output_stencil_7_flow_ctrl.ready_in_0"],
          ["self.hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write_ready","op_hcompute_hw_output_stencil_7_flow_ctrl.ready_out_0"],
          ["self.conv_stencil_op_hcompute_hw_output_stencil_7_read_valid","op_hcompute_hw_output_stencil_7_flow_ctrl.valid_in_0"],
          ["self.hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write_valid","op_hcompute_hw_output_stencil_7_flow_ctrl.valid_out_0"]
        ]
      },
      "data_bc_U2490_pt__U2491":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2494_pt__U2495":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2498_pt__U2499":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2502_pt__U2503":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2506_pt__U2507":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2510_pt__U2511":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2514_pt__U2515":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2518_pt__U2519":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2522_pt__U2523":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2526_pt__U2527":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2530_pt__U2531":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2534_pt__U2535":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2538_pt__U2539":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2542_pt__U2543":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2546_pt__U2547":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2550_pt__U2551":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2554_pt__U2555":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2558_pt__U2559":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2562_pt__U2563":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2566_pt__U2567":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2570_pt__U2571":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2574_pt__U2575":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2578_pt__U2579":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2582_pt__U2583":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2586_pt__U2587":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2590_pt__U2591":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2594_pt__U2595":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2598_pt__U2599":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2602_pt__U2603":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2606_pt__U2607":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2610_pt__U2611":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2614_pt__U2615":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2618_pt__U2619":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2622_pt__U2623":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2626_pt__U2627":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2630_pt__U2631":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2634_pt__U2635":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2638_pt__U2639":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2642_pt__U2643":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2646_pt__U2647":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2650_pt__U2651":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2654_pt__U2655":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2658_pt__U2659":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2662_pt__U2663":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2666_pt__U2667":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2670_pt__U2671":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2674_pt__U2675":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2678_pt__U2679":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2682_pt__U2683":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2686_pt__U2687":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2690_pt__U2691":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2694_pt__U2695":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2698_pt__U2699":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2702_pt__U2703":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2706_pt__U2707":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "data_bc_U2710_pt__U2711":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "flow_ctrl__U0":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U1":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U2":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U2.in0","and_all__U1.out"],
          ["self.ready_out_0","and_all__U2.in1"],
          ["self.ready_in_0","and_all__U2.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U106":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U107":{
            "modref":"corebit.and"
          },
          "and_all__U108":{
            "modref":"corebit.and"
          },
          "and_all__U109":{
            "modref":"corebit.and"
          },
          "and_all__U110":{
            "modref":"corebit.and"
          },
          "and_all__U111":{
            "modref":"corebit.and"
          },
          "and_all__U112":{
            "modref":"corebit.and"
          },
          "and_all__U113":{
            "modref":"corebit.and"
          },
          "and_all__U114":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U107.in0"],
          ["self.valid_in_1","and_all__U107.in1"],
          ["and_all__U108.in0","and_all__U107.out"],
          ["self.valid_in_2","and_all__U108.in1"],
          ["self.valid_out_0","and_all__U108.out"],
          ["self.valid_in_1","and_all__U109.in0"],
          ["self.valid_in_2","and_all__U109.in1"],
          ["and_all__U110.in0","and_all__U109.out"],
          ["self.ready_out_0","and_all__U110.in1"],
          ["self.ready_in_0","and_all__U110.out"],
          ["self.valid_in_0","and_all__U111.in0"],
          ["self.valid_in_2","and_all__U111.in1"],
          ["and_all__U112.in0","and_all__U111.out"],
          ["self.ready_out_0","and_all__U112.in1"],
          ["self.ready_in_1","and_all__U112.out"],
          ["self.valid_in_0","and_all__U113.in0"],
          ["self.valid_in_1","and_all__U113.in1"],
          ["and_all__U114.in0","and_all__U113.out"],
          ["self.ready_out_0","and_all__U114.in1"],
          ["self.ready_in_2","and_all__U114.out"]
        ]
      },
      "flow_ctrl__U1114":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U1115":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U1116":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U1116.in0","and_all__U1115.out"],
          ["self.ready_out_0","and_all__U1116.in1"],
          ["self.ready_in_0","and_all__U1116.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U1117":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U1118":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U1119":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U1119.in0","and_all__U1118.out"],
          ["self.ready_out_0","and_all__U1119.in1"],
          ["self.ready_in_0","and_all__U1119.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U1120":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U1121":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U1122":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U1122.in0","and_all__U1121.out"],
          ["self.ready_out_0","and_all__U1122.in1"],
          ["self.ready_in_0","and_all__U1122.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U1123":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U1124":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U1125":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U1125.in0","and_all__U1124.out"],
          ["self.ready_out_0","and_all__U1125.in1"],
          ["self.ready_in_0","and_all__U1125.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U1126":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U1127":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U1128":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U1128.in0","and_all__U1127.out"],
          ["self.ready_out_0","and_all__U1128.in1"],
          ["self.ready_in_0","and_all__U1128.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U1129":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U1130":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U1131":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U1131.in0","and_all__U1130.out"],
          ["self.ready_out_0","and_all__U1131.in1"],
          ["self.ready_in_0","and_all__U1131.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U1132":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U1133":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U1134":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U1134.in0","and_all__U1133.out"],
          ["self.ready_out_0","and_all__U1134.in1"],
          ["self.ready_in_0","and_all__U1134.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U1135":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U1136":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U1137":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U1137.in0","and_all__U1136.out"],
          ["self.ready_out_0","and_all__U1137.in1"],
          ["self.ready_in_0","and_all__U1137.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U1138":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U1139":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U1140":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U1140.in0","and_all__U1139.out"],
          ["self.ready_out_0","and_all__U1140.in1"],
          ["self.ready_in_0","and_all__U1140.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U1141":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U1142":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U1143":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U1143.in0","and_all__U1142.out"],
          ["self.ready_out_0","and_all__U1143.in1"],
          ["self.ready_in_0","and_all__U1143.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U1144":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U1145":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U1146":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U1146.in0","and_all__U1145.out"],
          ["self.ready_out_0","and_all__U1146.in1"],
          ["self.ready_in_0","and_all__U1146.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U1147":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U1148":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U1149":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U1149.in0","and_all__U1148.out"],
          ["self.ready_out_0","and_all__U1149.in1"],
          ["self.ready_in_0","and_all__U1149.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U115":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U116":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U117":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U117.in0","and_all__U116.out"],
          ["self.ready_out_0","and_all__U117.in1"],
          ["self.ready_in_0","and_all__U117.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U1150":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U1151":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U1152":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U1152.in0","and_all__U1151.out"],
          ["self.ready_out_0","and_all__U1152.in1"],
          ["self.ready_in_0","and_all__U1152.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U1153":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U1154":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U1155":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U1155.in0","and_all__U1154.out"],
          ["self.ready_out_0","and_all__U1155.in1"],
          ["self.ready_in_0","and_all__U1155.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U1156":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U1157":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U1158":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U1158.in0","and_all__U1157.out"],
          ["self.ready_out_0","and_all__U1158.in1"],
          ["self.ready_in_0","and_all__U1158.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U1159":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U1160":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U1161":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U1161.in0","and_all__U1160.out"],
          ["self.ready_out_0","and_all__U1161.in1"],
          ["self.ready_in_0","and_all__U1161.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U118":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U119":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U120":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U120.in0","and_all__U119.out"],
          ["self.ready_out_0","and_all__U120.in1"],
          ["self.ready_in_0","and_all__U120.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U12":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U13":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U14":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U14.in0","and_all__U13.out"],
          ["self.ready_out_0","and_all__U14.in1"],
          ["self.ready_in_0","and_all__U14.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U121":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U122":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U123":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U123.in0","and_all__U122.out"],
          ["self.ready_out_0","and_all__U123.in1"],
          ["self.ready_in_0","and_all__U123.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U124":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U125":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U126":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U126.in0","and_all__U125.out"],
          ["self.ready_out_0","and_all__U126.in1"],
          ["self.ready_in_0","and_all__U126.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U127":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U128":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U129":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U129.in0","and_all__U128.out"],
          ["self.ready_out_0","and_all__U129.in1"],
          ["self.ready_in_0","and_all__U129.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U130":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U131":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U132":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U132.in0","and_all__U131.out"],
          ["self.ready_out_0","and_all__U132.in1"],
          ["self.ready_in_0","and_all__U132.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U133":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U134":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U135":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U135.in0","and_all__U134.out"],
          ["self.ready_out_0","and_all__U135.in1"],
          ["self.ready_in_0","and_all__U135.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U136":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U137":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U138":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U138.in0","and_all__U137.out"],
          ["self.ready_out_0","and_all__U138.in1"],
          ["self.ready_in_0","and_all__U138.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U15":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U16":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U17":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U17.in0","and_all__U16.out"],
          ["self.ready_out_0","and_all__U17.in1"],
          ["self.ready_in_0","and_all__U17.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U18":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U19":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U20":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U20.in0","and_all__U19.out"],
          ["self.ready_out_0","and_all__U20.in1"],
          ["self.ready_in_0","and_all__U20.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U1978":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_in_3","BitIn"],
          ["ready_in_3","Bit"],
          ["valid_in_4","BitIn"],
          ["ready_in_4","Bit"],
          ["valid_in_5","BitIn"],
          ["ready_in_5","Bit"],
          ["valid_in_6","BitIn"],
          ["ready_in_6","Bit"],
          ["valid_in_7","BitIn"],
          ["ready_in_7","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U1979":{
            "modref":"corebit.and"
          },
          "and_all__U1980":{
            "modref":"corebit.and"
          },
          "and_all__U1981":{
            "modref":"corebit.and"
          },
          "and_all__U1982":{
            "modref":"corebit.and"
          },
          "and_all__U1983":{
            "modref":"corebit.and"
          },
          "and_all__U1984":{
            "modref":"corebit.and"
          },
          "and_all__U1985":{
            "modref":"corebit.and"
          },
          "and_all__U1986":{
            "modref":"corebit.and"
          },
          "and_all__U1987":{
            "modref":"corebit.and"
          },
          "and_all__U1988":{
            "modref":"corebit.and"
          },
          "and_all__U1989":{
            "modref":"corebit.and"
          },
          "and_all__U1990":{
            "modref":"corebit.and"
          },
          "and_all__U1991":{
            "modref":"corebit.and"
          },
          "and_all__U1992":{
            "modref":"corebit.and"
          },
          "and_all__U1993":{
            "modref":"corebit.and"
          },
          "and_all__U1994":{
            "modref":"corebit.and"
          },
          "and_all__U1995":{
            "modref":"corebit.and"
          },
          "and_all__U1996":{
            "modref":"corebit.and"
          },
          "and_all__U1997":{
            "modref":"corebit.and"
          },
          "and_all__U1998":{
            "modref":"corebit.and"
          },
          "and_all__U1999":{
            "modref":"corebit.and"
          },
          "and_all__U2000":{
            "modref":"corebit.and"
          },
          "and_all__U2001":{
            "modref":"corebit.and"
          },
          "and_all__U2002":{
            "modref":"corebit.and"
          },
          "and_all__U2003":{
            "modref":"corebit.and"
          },
          "and_all__U2004":{
            "modref":"corebit.and"
          },
          "and_all__U2005":{
            "modref":"corebit.and"
          },
          "and_all__U2006":{
            "modref":"corebit.and"
          },
          "and_all__U2007":{
            "modref":"corebit.and"
          },
          "and_all__U2008":{
            "modref":"corebit.and"
          },
          "and_all__U2009":{
            "modref":"corebit.and"
          },
          "and_all__U2010":{
            "modref":"corebit.and"
          },
          "and_all__U2011":{
            "modref":"corebit.and"
          },
          "and_all__U2012":{
            "modref":"corebit.and"
          },
          "and_all__U2013":{
            "modref":"corebit.and"
          },
          "and_all__U2014":{
            "modref":"corebit.and"
          },
          "and_all__U2015":{
            "modref":"corebit.and"
          },
          "and_all__U2016":{
            "modref":"corebit.and"
          },
          "and_all__U2017":{
            "modref":"corebit.and"
          },
          "and_all__U2018":{
            "modref":"corebit.and"
          },
          "and_all__U2019":{
            "modref":"corebit.and"
          },
          "and_all__U2020":{
            "modref":"corebit.and"
          },
          "and_all__U2021":{
            "modref":"corebit.and"
          },
          "and_all__U2022":{
            "modref":"corebit.and"
          },
          "and_all__U2023":{
            "modref":"corebit.and"
          },
          "and_all__U2024":{
            "modref":"corebit.and"
          },
          "and_all__U2025":{
            "modref":"corebit.and"
          },
          "and_all__U2026":{
            "modref":"corebit.and"
          },
          "and_all__U2027":{
            "modref":"corebit.and"
          },
          "and_all__U2028":{
            "modref":"corebit.and"
          },
          "and_all__U2029":{
            "modref":"corebit.and"
          },
          "and_all__U2030":{
            "modref":"corebit.and"
          },
          "and_all__U2031":{
            "modref":"corebit.and"
          },
          "and_all__U2032":{
            "modref":"corebit.and"
          },
          "and_all__U2033":{
            "modref":"corebit.and"
          },
          "and_all__U2034":{
            "modref":"corebit.and"
          },
          "and_all__U2035":{
            "modref":"corebit.and"
          },
          "and_all__U2036":{
            "modref":"corebit.and"
          },
          "and_all__U2037":{
            "modref":"corebit.and"
          },
          "and_all__U2038":{
            "modref":"corebit.and"
          },
          "and_all__U2039":{
            "modref":"corebit.and"
          },
          "and_all__U2040":{
            "modref":"corebit.and"
          },
          "and_all__U2041":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U1979.in0"],
          ["self.valid_in_1","and_all__U1979.in1"],
          ["and_all__U1980.in0","and_all__U1979.out"],
          ["self.valid_in_2","and_all__U1980.in1"],
          ["and_all__U1981.in0","and_all__U1980.out"],
          ["self.valid_in_3","and_all__U1981.in1"],
          ["and_all__U1982.in0","and_all__U1981.out"],
          ["self.valid_in_4","and_all__U1982.in1"],
          ["and_all__U1983.in0","and_all__U1982.out"],
          ["self.valid_in_5","and_all__U1983.in1"],
          ["and_all__U1984.in0","and_all__U1983.out"],
          ["self.valid_in_6","and_all__U1984.in1"],
          ["and_all__U1985.in0","and_all__U1984.out"],
          ["self.valid_in_7","and_all__U1985.in1"],
          ["self.valid_out_0","and_all__U1985.out"],
          ["self.valid_in_1","and_all__U1986.in0"],
          ["self.valid_in_2","and_all__U1986.in1"],
          ["and_all__U1987.in0","and_all__U1986.out"],
          ["self.valid_in_3","and_all__U1987.in1"],
          ["and_all__U1988.in0","and_all__U1987.out"],
          ["self.valid_in_4","and_all__U1988.in1"],
          ["and_all__U1989.in0","and_all__U1988.out"],
          ["self.valid_in_5","and_all__U1989.in1"],
          ["and_all__U1990.in0","and_all__U1989.out"],
          ["self.valid_in_6","and_all__U1990.in1"],
          ["and_all__U1991.in0","and_all__U1990.out"],
          ["self.valid_in_7","and_all__U1991.in1"],
          ["and_all__U1992.in0","and_all__U1991.out"],
          ["self.ready_out_0","and_all__U1992.in1"],
          ["self.ready_in_0","and_all__U1992.out"],
          ["self.valid_in_0","and_all__U1993.in0"],
          ["self.valid_in_2","and_all__U1993.in1"],
          ["and_all__U1994.in0","and_all__U1993.out"],
          ["self.valid_in_3","and_all__U1994.in1"],
          ["and_all__U1995.in0","and_all__U1994.out"],
          ["self.valid_in_4","and_all__U1995.in1"],
          ["and_all__U1996.in0","and_all__U1995.out"],
          ["self.valid_in_5","and_all__U1996.in1"],
          ["and_all__U1997.in0","and_all__U1996.out"],
          ["self.valid_in_6","and_all__U1997.in1"],
          ["and_all__U1998.in0","and_all__U1997.out"],
          ["self.valid_in_7","and_all__U1998.in1"],
          ["and_all__U1999.in0","and_all__U1998.out"],
          ["self.ready_out_0","and_all__U1999.in1"],
          ["self.ready_in_1","and_all__U1999.out"],
          ["self.valid_in_0","and_all__U2000.in0"],
          ["self.valid_in_1","and_all__U2000.in1"],
          ["and_all__U2001.in0","and_all__U2000.out"],
          ["self.valid_in_3","and_all__U2001.in1"],
          ["and_all__U2002.in0","and_all__U2001.out"],
          ["self.valid_in_4","and_all__U2002.in1"],
          ["and_all__U2003.in0","and_all__U2002.out"],
          ["self.valid_in_5","and_all__U2003.in1"],
          ["and_all__U2004.in0","and_all__U2003.out"],
          ["self.valid_in_6","and_all__U2004.in1"],
          ["and_all__U2005.in0","and_all__U2004.out"],
          ["self.valid_in_7","and_all__U2005.in1"],
          ["and_all__U2006.in0","and_all__U2005.out"],
          ["self.ready_out_0","and_all__U2006.in1"],
          ["self.ready_in_2","and_all__U2006.out"],
          ["self.valid_in_0","and_all__U2007.in0"],
          ["self.valid_in_1","and_all__U2007.in1"],
          ["and_all__U2008.in0","and_all__U2007.out"],
          ["self.valid_in_2","and_all__U2008.in1"],
          ["and_all__U2009.in0","and_all__U2008.out"],
          ["self.valid_in_4","and_all__U2009.in1"],
          ["and_all__U2010.in0","and_all__U2009.out"],
          ["self.valid_in_5","and_all__U2010.in1"],
          ["and_all__U2011.in0","and_all__U2010.out"],
          ["self.valid_in_6","and_all__U2011.in1"],
          ["and_all__U2012.in0","and_all__U2011.out"],
          ["self.valid_in_7","and_all__U2012.in1"],
          ["and_all__U2013.in0","and_all__U2012.out"],
          ["self.ready_out_0","and_all__U2013.in1"],
          ["self.ready_in_3","and_all__U2013.out"],
          ["self.valid_in_0","and_all__U2014.in0"],
          ["self.valid_in_1","and_all__U2014.in1"],
          ["and_all__U2015.in0","and_all__U2014.out"],
          ["self.valid_in_2","and_all__U2015.in1"],
          ["and_all__U2016.in0","and_all__U2015.out"],
          ["self.valid_in_3","and_all__U2016.in1"],
          ["and_all__U2017.in0","and_all__U2016.out"],
          ["self.valid_in_5","and_all__U2017.in1"],
          ["and_all__U2018.in0","and_all__U2017.out"],
          ["self.valid_in_6","and_all__U2018.in1"],
          ["and_all__U2019.in0","and_all__U2018.out"],
          ["self.valid_in_7","and_all__U2019.in1"],
          ["and_all__U2020.in0","and_all__U2019.out"],
          ["self.ready_out_0","and_all__U2020.in1"],
          ["self.ready_in_4","and_all__U2020.out"],
          ["self.valid_in_0","and_all__U2021.in0"],
          ["self.valid_in_1","and_all__U2021.in1"],
          ["and_all__U2022.in0","and_all__U2021.out"],
          ["self.valid_in_2","and_all__U2022.in1"],
          ["and_all__U2023.in0","and_all__U2022.out"],
          ["self.valid_in_3","and_all__U2023.in1"],
          ["and_all__U2024.in0","and_all__U2023.out"],
          ["self.valid_in_4","and_all__U2024.in1"],
          ["and_all__U2025.in0","and_all__U2024.out"],
          ["self.valid_in_6","and_all__U2025.in1"],
          ["and_all__U2026.in0","and_all__U2025.out"],
          ["self.valid_in_7","and_all__U2026.in1"],
          ["and_all__U2027.in0","and_all__U2026.out"],
          ["self.ready_out_0","and_all__U2027.in1"],
          ["self.ready_in_5","and_all__U2027.out"],
          ["self.valid_in_0","and_all__U2028.in0"],
          ["self.valid_in_1","and_all__U2028.in1"],
          ["and_all__U2029.in0","and_all__U2028.out"],
          ["self.valid_in_2","and_all__U2029.in1"],
          ["and_all__U2030.in0","and_all__U2029.out"],
          ["self.valid_in_3","and_all__U2030.in1"],
          ["and_all__U2031.in0","and_all__U2030.out"],
          ["self.valid_in_4","and_all__U2031.in1"],
          ["and_all__U2032.in0","and_all__U2031.out"],
          ["self.valid_in_5","and_all__U2032.in1"],
          ["and_all__U2033.in0","and_all__U2032.out"],
          ["self.valid_in_7","and_all__U2033.in1"],
          ["and_all__U2034.in0","and_all__U2033.out"],
          ["self.ready_out_0","and_all__U2034.in1"],
          ["self.ready_in_6","and_all__U2034.out"],
          ["self.valid_in_0","and_all__U2035.in0"],
          ["self.valid_in_1","and_all__U2035.in1"],
          ["and_all__U2036.in0","and_all__U2035.out"],
          ["self.valid_in_2","and_all__U2036.in1"],
          ["and_all__U2037.in0","and_all__U2036.out"],
          ["self.valid_in_3","and_all__U2037.in1"],
          ["and_all__U2038.in0","and_all__U2037.out"],
          ["self.valid_in_4","and_all__U2038.in1"],
          ["and_all__U2039.in0","and_all__U2038.out"],
          ["self.valid_in_5","and_all__U2039.in1"],
          ["and_all__U2040.in0","and_all__U2039.out"],
          ["self.valid_in_6","and_all__U2040.in1"],
          ["and_all__U2041.in0","and_all__U2040.out"],
          ["self.ready_out_0","and_all__U2041.in1"],
          ["self.ready_in_7","and_all__U2041.out"]
        ]
      },
      "flow_ctrl__U2042":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_in_3","BitIn"],
          ["ready_in_3","Bit"],
          ["valid_in_4","BitIn"],
          ["ready_in_4","Bit"],
          ["valid_in_5","BitIn"],
          ["ready_in_5","Bit"],
          ["valid_in_6","BitIn"],
          ["ready_in_6","Bit"],
          ["valid_in_7","BitIn"],
          ["ready_in_7","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U2043":{
            "modref":"corebit.and"
          },
          "and_all__U2044":{
            "modref":"corebit.and"
          },
          "and_all__U2045":{
            "modref":"corebit.and"
          },
          "and_all__U2046":{
            "modref":"corebit.and"
          },
          "and_all__U2047":{
            "modref":"corebit.and"
          },
          "and_all__U2048":{
            "modref":"corebit.and"
          },
          "and_all__U2049":{
            "modref":"corebit.and"
          },
          "and_all__U2050":{
            "modref":"corebit.and"
          },
          "and_all__U2051":{
            "modref":"corebit.and"
          },
          "and_all__U2052":{
            "modref":"corebit.and"
          },
          "and_all__U2053":{
            "modref":"corebit.and"
          },
          "and_all__U2054":{
            "modref":"corebit.and"
          },
          "and_all__U2055":{
            "modref":"corebit.and"
          },
          "and_all__U2056":{
            "modref":"corebit.and"
          },
          "and_all__U2057":{
            "modref":"corebit.and"
          },
          "and_all__U2058":{
            "modref":"corebit.and"
          },
          "and_all__U2059":{
            "modref":"corebit.and"
          },
          "and_all__U2060":{
            "modref":"corebit.and"
          },
          "and_all__U2061":{
            "modref":"corebit.and"
          },
          "and_all__U2062":{
            "modref":"corebit.and"
          },
          "and_all__U2063":{
            "modref":"corebit.and"
          },
          "and_all__U2064":{
            "modref":"corebit.and"
          },
          "and_all__U2065":{
            "modref":"corebit.and"
          },
          "and_all__U2066":{
            "modref":"corebit.and"
          },
          "and_all__U2067":{
            "modref":"corebit.and"
          },
          "and_all__U2068":{
            "modref":"corebit.and"
          },
          "and_all__U2069":{
            "modref":"corebit.and"
          },
          "and_all__U2070":{
            "modref":"corebit.and"
          },
          "and_all__U2071":{
            "modref":"corebit.and"
          },
          "and_all__U2072":{
            "modref":"corebit.and"
          },
          "and_all__U2073":{
            "modref":"corebit.and"
          },
          "and_all__U2074":{
            "modref":"corebit.and"
          },
          "and_all__U2075":{
            "modref":"corebit.and"
          },
          "and_all__U2076":{
            "modref":"corebit.and"
          },
          "and_all__U2077":{
            "modref":"corebit.and"
          },
          "and_all__U2078":{
            "modref":"corebit.and"
          },
          "and_all__U2079":{
            "modref":"corebit.and"
          },
          "and_all__U2080":{
            "modref":"corebit.and"
          },
          "and_all__U2081":{
            "modref":"corebit.and"
          },
          "and_all__U2082":{
            "modref":"corebit.and"
          },
          "and_all__U2083":{
            "modref":"corebit.and"
          },
          "and_all__U2084":{
            "modref":"corebit.and"
          },
          "and_all__U2085":{
            "modref":"corebit.and"
          },
          "and_all__U2086":{
            "modref":"corebit.and"
          },
          "and_all__U2087":{
            "modref":"corebit.and"
          },
          "and_all__U2088":{
            "modref":"corebit.and"
          },
          "and_all__U2089":{
            "modref":"corebit.and"
          },
          "and_all__U2090":{
            "modref":"corebit.and"
          },
          "and_all__U2091":{
            "modref":"corebit.and"
          },
          "and_all__U2092":{
            "modref":"corebit.and"
          },
          "and_all__U2093":{
            "modref":"corebit.and"
          },
          "and_all__U2094":{
            "modref":"corebit.and"
          },
          "and_all__U2095":{
            "modref":"corebit.and"
          },
          "and_all__U2096":{
            "modref":"corebit.and"
          },
          "and_all__U2097":{
            "modref":"corebit.and"
          },
          "and_all__U2098":{
            "modref":"corebit.and"
          },
          "and_all__U2099":{
            "modref":"corebit.and"
          },
          "and_all__U2100":{
            "modref":"corebit.and"
          },
          "and_all__U2101":{
            "modref":"corebit.and"
          },
          "and_all__U2102":{
            "modref":"corebit.and"
          },
          "and_all__U2103":{
            "modref":"corebit.and"
          },
          "and_all__U2104":{
            "modref":"corebit.and"
          },
          "and_all__U2105":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U2043.in0"],
          ["self.valid_in_1","and_all__U2043.in1"],
          ["and_all__U2044.in0","and_all__U2043.out"],
          ["self.valid_in_2","and_all__U2044.in1"],
          ["and_all__U2045.in0","and_all__U2044.out"],
          ["self.valid_in_3","and_all__U2045.in1"],
          ["and_all__U2046.in0","and_all__U2045.out"],
          ["self.valid_in_4","and_all__U2046.in1"],
          ["and_all__U2047.in0","and_all__U2046.out"],
          ["self.valid_in_5","and_all__U2047.in1"],
          ["and_all__U2048.in0","and_all__U2047.out"],
          ["self.valid_in_6","and_all__U2048.in1"],
          ["and_all__U2049.in0","and_all__U2048.out"],
          ["self.valid_in_7","and_all__U2049.in1"],
          ["self.valid_out_0","and_all__U2049.out"],
          ["self.valid_in_1","and_all__U2050.in0"],
          ["self.valid_in_2","and_all__U2050.in1"],
          ["and_all__U2051.in0","and_all__U2050.out"],
          ["self.valid_in_3","and_all__U2051.in1"],
          ["and_all__U2052.in0","and_all__U2051.out"],
          ["self.valid_in_4","and_all__U2052.in1"],
          ["and_all__U2053.in0","and_all__U2052.out"],
          ["self.valid_in_5","and_all__U2053.in1"],
          ["and_all__U2054.in0","and_all__U2053.out"],
          ["self.valid_in_6","and_all__U2054.in1"],
          ["and_all__U2055.in0","and_all__U2054.out"],
          ["self.valid_in_7","and_all__U2055.in1"],
          ["and_all__U2056.in0","and_all__U2055.out"],
          ["self.ready_out_0","and_all__U2056.in1"],
          ["self.ready_in_0","and_all__U2056.out"],
          ["self.valid_in_0","and_all__U2057.in0"],
          ["self.valid_in_2","and_all__U2057.in1"],
          ["and_all__U2058.in0","and_all__U2057.out"],
          ["self.valid_in_3","and_all__U2058.in1"],
          ["and_all__U2059.in0","and_all__U2058.out"],
          ["self.valid_in_4","and_all__U2059.in1"],
          ["and_all__U2060.in0","and_all__U2059.out"],
          ["self.valid_in_5","and_all__U2060.in1"],
          ["and_all__U2061.in0","and_all__U2060.out"],
          ["self.valid_in_6","and_all__U2061.in1"],
          ["and_all__U2062.in0","and_all__U2061.out"],
          ["self.valid_in_7","and_all__U2062.in1"],
          ["and_all__U2063.in0","and_all__U2062.out"],
          ["self.ready_out_0","and_all__U2063.in1"],
          ["self.ready_in_1","and_all__U2063.out"],
          ["self.valid_in_0","and_all__U2064.in0"],
          ["self.valid_in_1","and_all__U2064.in1"],
          ["and_all__U2065.in0","and_all__U2064.out"],
          ["self.valid_in_3","and_all__U2065.in1"],
          ["and_all__U2066.in0","and_all__U2065.out"],
          ["self.valid_in_4","and_all__U2066.in1"],
          ["and_all__U2067.in0","and_all__U2066.out"],
          ["self.valid_in_5","and_all__U2067.in1"],
          ["and_all__U2068.in0","and_all__U2067.out"],
          ["self.valid_in_6","and_all__U2068.in1"],
          ["and_all__U2069.in0","and_all__U2068.out"],
          ["self.valid_in_7","and_all__U2069.in1"],
          ["and_all__U2070.in0","and_all__U2069.out"],
          ["self.ready_out_0","and_all__U2070.in1"],
          ["self.ready_in_2","and_all__U2070.out"],
          ["self.valid_in_0","and_all__U2071.in0"],
          ["self.valid_in_1","and_all__U2071.in1"],
          ["and_all__U2072.in0","and_all__U2071.out"],
          ["self.valid_in_2","and_all__U2072.in1"],
          ["and_all__U2073.in0","and_all__U2072.out"],
          ["self.valid_in_4","and_all__U2073.in1"],
          ["and_all__U2074.in0","and_all__U2073.out"],
          ["self.valid_in_5","and_all__U2074.in1"],
          ["and_all__U2075.in0","and_all__U2074.out"],
          ["self.valid_in_6","and_all__U2075.in1"],
          ["and_all__U2076.in0","and_all__U2075.out"],
          ["self.valid_in_7","and_all__U2076.in1"],
          ["and_all__U2077.in0","and_all__U2076.out"],
          ["self.ready_out_0","and_all__U2077.in1"],
          ["self.ready_in_3","and_all__U2077.out"],
          ["self.valid_in_0","and_all__U2078.in0"],
          ["self.valid_in_1","and_all__U2078.in1"],
          ["and_all__U2079.in0","and_all__U2078.out"],
          ["self.valid_in_2","and_all__U2079.in1"],
          ["and_all__U2080.in0","and_all__U2079.out"],
          ["self.valid_in_3","and_all__U2080.in1"],
          ["and_all__U2081.in0","and_all__U2080.out"],
          ["self.valid_in_5","and_all__U2081.in1"],
          ["and_all__U2082.in0","and_all__U2081.out"],
          ["self.valid_in_6","and_all__U2082.in1"],
          ["and_all__U2083.in0","and_all__U2082.out"],
          ["self.valid_in_7","and_all__U2083.in1"],
          ["and_all__U2084.in0","and_all__U2083.out"],
          ["self.ready_out_0","and_all__U2084.in1"],
          ["self.ready_in_4","and_all__U2084.out"],
          ["self.valid_in_0","and_all__U2085.in0"],
          ["self.valid_in_1","and_all__U2085.in1"],
          ["and_all__U2086.in0","and_all__U2085.out"],
          ["self.valid_in_2","and_all__U2086.in1"],
          ["and_all__U2087.in0","and_all__U2086.out"],
          ["self.valid_in_3","and_all__U2087.in1"],
          ["and_all__U2088.in0","and_all__U2087.out"],
          ["self.valid_in_4","and_all__U2088.in1"],
          ["and_all__U2089.in0","and_all__U2088.out"],
          ["self.valid_in_6","and_all__U2089.in1"],
          ["and_all__U2090.in0","and_all__U2089.out"],
          ["self.valid_in_7","and_all__U2090.in1"],
          ["and_all__U2091.in0","and_all__U2090.out"],
          ["self.ready_out_0","and_all__U2091.in1"],
          ["self.ready_in_5","and_all__U2091.out"],
          ["self.valid_in_0","and_all__U2092.in0"],
          ["self.valid_in_1","and_all__U2092.in1"],
          ["and_all__U2093.in0","and_all__U2092.out"],
          ["self.valid_in_2","and_all__U2093.in1"],
          ["and_all__U2094.in0","and_all__U2093.out"],
          ["self.valid_in_3","and_all__U2094.in1"],
          ["and_all__U2095.in0","and_all__U2094.out"],
          ["self.valid_in_4","and_all__U2095.in1"],
          ["and_all__U2096.in0","and_all__U2095.out"],
          ["self.valid_in_5","and_all__U2096.in1"],
          ["and_all__U2097.in0","and_all__U2096.out"],
          ["self.valid_in_7","and_all__U2097.in1"],
          ["and_all__U2098.in0","and_all__U2097.out"],
          ["self.ready_out_0","and_all__U2098.in1"],
          ["self.ready_in_6","and_all__U2098.out"],
          ["self.valid_in_0","and_all__U2099.in0"],
          ["self.valid_in_1","and_all__U2099.in1"],
          ["and_all__U2100.in0","and_all__U2099.out"],
          ["self.valid_in_2","and_all__U2100.in1"],
          ["and_all__U2101.in0","and_all__U2100.out"],
          ["self.valid_in_3","and_all__U2101.in1"],
          ["and_all__U2102.in0","and_all__U2101.out"],
          ["self.valid_in_4","and_all__U2102.in1"],
          ["and_all__U2103.in0","and_all__U2102.out"],
          ["self.valid_in_5","and_all__U2103.in1"],
          ["and_all__U2104.in0","and_all__U2103.out"],
          ["self.valid_in_6","and_all__U2104.in1"],
          ["and_all__U2105.in0","and_all__U2104.out"],
          ["self.ready_out_0","and_all__U2105.in1"],
          ["self.ready_in_7","and_all__U2105.out"]
        ]
      },
      "flow_ctrl__U21":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U22":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U23":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U23.in0","and_all__U22.out"],
          ["self.ready_out_0","and_all__U23.in1"],
          ["self.ready_in_0","and_all__U23.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U2106":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_in_3","BitIn"],
          ["ready_in_3","Bit"],
          ["valid_in_4","BitIn"],
          ["ready_in_4","Bit"],
          ["valid_in_5","BitIn"],
          ["ready_in_5","Bit"],
          ["valid_in_6","BitIn"],
          ["ready_in_6","Bit"],
          ["valid_in_7","BitIn"],
          ["ready_in_7","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U2107":{
            "modref":"corebit.and"
          },
          "and_all__U2108":{
            "modref":"corebit.and"
          },
          "and_all__U2109":{
            "modref":"corebit.and"
          },
          "and_all__U2110":{
            "modref":"corebit.and"
          },
          "and_all__U2111":{
            "modref":"corebit.and"
          },
          "and_all__U2112":{
            "modref":"corebit.and"
          },
          "and_all__U2113":{
            "modref":"corebit.and"
          },
          "and_all__U2114":{
            "modref":"corebit.and"
          },
          "and_all__U2115":{
            "modref":"corebit.and"
          },
          "and_all__U2116":{
            "modref":"corebit.and"
          },
          "and_all__U2117":{
            "modref":"corebit.and"
          },
          "and_all__U2118":{
            "modref":"corebit.and"
          },
          "and_all__U2119":{
            "modref":"corebit.and"
          },
          "and_all__U2120":{
            "modref":"corebit.and"
          },
          "and_all__U2121":{
            "modref":"corebit.and"
          },
          "and_all__U2122":{
            "modref":"corebit.and"
          },
          "and_all__U2123":{
            "modref":"corebit.and"
          },
          "and_all__U2124":{
            "modref":"corebit.and"
          },
          "and_all__U2125":{
            "modref":"corebit.and"
          },
          "and_all__U2126":{
            "modref":"corebit.and"
          },
          "and_all__U2127":{
            "modref":"corebit.and"
          },
          "and_all__U2128":{
            "modref":"corebit.and"
          },
          "and_all__U2129":{
            "modref":"corebit.and"
          },
          "and_all__U2130":{
            "modref":"corebit.and"
          },
          "and_all__U2131":{
            "modref":"corebit.and"
          },
          "and_all__U2132":{
            "modref":"corebit.and"
          },
          "and_all__U2133":{
            "modref":"corebit.and"
          },
          "and_all__U2134":{
            "modref":"corebit.and"
          },
          "and_all__U2135":{
            "modref":"corebit.and"
          },
          "and_all__U2136":{
            "modref":"corebit.and"
          },
          "and_all__U2137":{
            "modref":"corebit.and"
          },
          "and_all__U2138":{
            "modref":"corebit.and"
          },
          "and_all__U2139":{
            "modref":"corebit.and"
          },
          "and_all__U2140":{
            "modref":"corebit.and"
          },
          "and_all__U2141":{
            "modref":"corebit.and"
          },
          "and_all__U2142":{
            "modref":"corebit.and"
          },
          "and_all__U2143":{
            "modref":"corebit.and"
          },
          "and_all__U2144":{
            "modref":"corebit.and"
          },
          "and_all__U2145":{
            "modref":"corebit.and"
          },
          "and_all__U2146":{
            "modref":"corebit.and"
          },
          "and_all__U2147":{
            "modref":"corebit.and"
          },
          "and_all__U2148":{
            "modref":"corebit.and"
          },
          "and_all__U2149":{
            "modref":"corebit.and"
          },
          "and_all__U2150":{
            "modref":"corebit.and"
          },
          "and_all__U2151":{
            "modref":"corebit.and"
          },
          "and_all__U2152":{
            "modref":"corebit.and"
          },
          "and_all__U2153":{
            "modref":"corebit.and"
          },
          "and_all__U2154":{
            "modref":"corebit.and"
          },
          "and_all__U2155":{
            "modref":"corebit.and"
          },
          "and_all__U2156":{
            "modref":"corebit.and"
          },
          "and_all__U2157":{
            "modref":"corebit.and"
          },
          "and_all__U2158":{
            "modref":"corebit.and"
          },
          "and_all__U2159":{
            "modref":"corebit.and"
          },
          "and_all__U2160":{
            "modref":"corebit.and"
          },
          "and_all__U2161":{
            "modref":"corebit.and"
          },
          "and_all__U2162":{
            "modref":"corebit.and"
          },
          "and_all__U2163":{
            "modref":"corebit.and"
          },
          "and_all__U2164":{
            "modref":"corebit.and"
          },
          "and_all__U2165":{
            "modref":"corebit.and"
          },
          "and_all__U2166":{
            "modref":"corebit.and"
          },
          "and_all__U2167":{
            "modref":"corebit.and"
          },
          "and_all__U2168":{
            "modref":"corebit.and"
          },
          "and_all__U2169":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U2107.in0"],
          ["self.valid_in_1","and_all__U2107.in1"],
          ["and_all__U2108.in0","and_all__U2107.out"],
          ["self.valid_in_2","and_all__U2108.in1"],
          ["and_all__U2109.in0","and_all__U2108.out"],
          ["self.valid_in_3","and_all__U2109.in1"],
          ["and_all__U2110.in0","and_all__U2109.out"],
          ["self.valid_in_4","and_all__U2110.in1"],
          ["and_all__U2111.in0","and_all__U2110.out"],
          ["self.valid_in_5","and_all__U2111.in1"],
          ["and_all__U2112.in0","and_all__U2111.out"],
          ["self.valid_in_6","and_all__U2112.in1"],
          ["and_all__U2113.in0","and_all__U2112.out"],
          ["self.valid_in_7","and_all__U2113.in1"],
          ["self.valid_out_0","and_all__U2113.out"],
          ["self.valid_in_1","and_all__U2114.in0"],
          ["self.valid_in_2","and_all__U2114.in1"],
          ["and_all__U2115.in0","and_all__U2114.out"],
          ["self.valid_in_3","and_all__U2115.in1"],
          ["and_all__U2116.in0","and_all__U2115.out"],
          ["self.valid_in_4","and_all__U2116.in1"],
          ["and_all__U2117.in0","and_all__U2116.out"],
          ["self.valid_in_5","and_all__U2117.in1"],
          ["and_all__U2118.in0","and_all__U2117.out"],
          ["self.valid_in_6","and_all__U2118.in1"],
          ["and_all__U2119.in0","and_all__U2118.out"],
          ["self.valid_in_7","and_all__U2119.in1"],
          ["and_all__U2120.in0","and_all__U2119.out"],
          ["self.ready_out_0","and_all__U2120.in1"],
          ["self.ready_in_0","and_all__U2120.out"],
          ["self.valid_in_0","and_all__U2121.in0"],
          ["self.valid_in_2","and_all__U2121.in1"],
          ["and_all__U2122.in0","and_all__U2121.out"],
          ["self.valid_in_3","and_all__U2122.in1"],
          ["and_all__U2123.in0","and_all__U2122.out"],
          ["self.valid_in_4","and_all__U2123.in1"],
          ["and_all__U2124.in0","and_all__U2123.out"],
          ["self.valid_in_5","and_all__U2124.in1"],
          ["and_all__U2125.in0","and_all__U2124.out"],
          ["self.valid_in_6","and_all__U2125.in1"],
          ["and_all__U2126.in0","and_all__U2125.out"],
          ["self.valid_in_7","and_all__U2126.in1"],
          ["and_all__U2127.in0","and_all__U2126.out"],
          ["self.ready_out_0","and_all__U2127.in1"],
          ["self.ready_in_1","and_all__U2127.out"],
          ["self.valid_in_0","and_all__U2128.in0"],
          ["self.valid_in_1","and_all__U2128.in1"],
          ["and_all__U2129.in0","and_all__U2128.out"],
          ["self.valid_in_3","and_all__U2129.in1"],
          ["and_all__U2130.in0","and_all__U2129.out"],
          ["self.valid_in_4","and_all__U2130.in1"],
          ["and_all__U2131.in0","and_all__U2130.out"],
          ["self.valid_in_5","and_all__U2131.in1"],
          ["and_all__U2132.in0","and_all__U2131.out"],
          ["self.valid_in_6","and_all__U2132.in1"],
          ["and_all__U2133.in0","and_all__U2132.out"],
          ["self.valid_in_7","and_all__U2133.in1"],
          ["and_all__U2134.in0","and_all__U2133.out"],
          ["self.ready_out_0","and_all__U2134.in1"],
          ["self.ready_in_2","and_all__U2134.out"],
          ["self.valid_in_0","and_all__U2135.in0"],
          ["self.valid_in_1","and_all__U2135.in1"],
          ["and_all__U2136.in0","and_all__U2135.out"],
          ["self.valid_in_2","and_all__U2136.in1"],
          ["and_all__U2137.in0","and_all__U2136.out"],
          ["self.valid_in_4","and_all__U2137.in1"],
          ["and_all__U2138.in0","and_all__U2137.out"],
          ["self.valid_in_5","and_all__U2138.in1"],
          ["and_all__U2139.in0","and_all__U2138.out"],
          ["self.valid_in_6","and_all__U2139.in1"],
          ["and_all__U2140.in0","and_all__U2139.out"],
          ["self.valid_in_7","and_all__U2140.in1"],
          ["and_all__U2141.in0","and_all__U2140.out"],
          ["self.ready_out_0","and_all__U2141.in1"],
          ["self.ready_in_3","and_all__U2141.out"],
          ["self.valid_in_0","and_all__U2142.in0"],
          ["self.valid_in_1","and_all__U2142.in1"],
          ["and_all__U2143.in0","and_all__U2142.out"],
          ["self.valid_in_2","and_all__U2143.in1"],
          ["and_all__U2144.in0","and_all__U2143.out"],
          ["self.valid_in_3","and_all__U2144.in1"],
          ["and_all__U2145.in0","and_all__U2144.out"],
          ["self.valid_in_5","and_all__U2145.in1"],
          ["and_all__U2146.in0","and_all__U2145.out"],
          ["self.valid_in_6","and_all__U2146.in1"],
          ["and_all__U2147.in0","and_all__U2146.out"],
          ["self.valid_in_7","and_all__U2147.in1"],
          ["and_all__U2148.in0","and_all__U2147.out"],
          ["self.ready_out_0","and_all__U2148.in1"],
          ["self.ready_in_4","and_all__U2148.out"],
          ["self.valid_in_0","and_all__U2149.in0"],
          ["self.valid_in_1","and_all__U2149.in1"],
          ["and_all__U2150.in0","and_all__U2149.out"],
          ["self.valid_in_2","and_all__U2150.in1"],
          ["and_all__U2151.in0","and_all__U2150.out"],
          ["self.valid_in_3","and_all__U2151.in1"],
          ["and_all__U2152.in0","and_all__U2151.out"],
          ["self.valid_in_4","and_all__U2152.in1"],
          ["and_all__U2153.in0","and_all__U2152.out"],
          ["self.valid_in_6","and_all__U2153.in1"],
          ["and_all__U2154.in0","and_all__U2153.out"],
          ["self.valid_in_7","and_all__U2154.in1"],
          ["and_all__U2155.in0","and_all__U2154.out"],
          ["self.ready_out_0","and_all__U2155.in1"],
          ["self.ready_in_5","and_all__U2155.out"],
          ["self.valid_in_0","and_all__U2156.in0"],
          ["self.valid_in_1","and_all__U2156.in1"],
          ["and_all__U2157.in0","and_all__U2156.out"],
          ["self.valid_in_2","and_all__U2157.in1"],
          ["and_all__U2158.in0","and_all__U2157.out"],
          ["self.valid_in_3","and_all__U2158.in1"],
          ["and_all__U2159.in0","and_all__U2158.out"],
          ["self.valid_in_4","and_all__U2159.in1"],
          ["and_all__U2160.in0","and_all__U2159.out"],
          ["self.valid_in_5","and_all__U2160.in1"],
          ["and_all__U2161.in0","and_all__U2160.out"],
          ["self.valid_in_7","and_all__U2161.in1"],
          ["and_all__U2162.in0","and_all__U2161.out"],
          ["self.ready_out_0","and_all__U2162.in1"],
          ["self.ready_in_6","and_all__U2162.out"],
          ["self.valid_in_0","and_all__U2163.in0"],
          ["self.valid_in_1","and_all__U2163.in1"],
          ["and_all__U2164.in0","and_all__U2163.out"],
          ["self.valid_in_2","and_all__U2164.in1"],
          ["and_all__U2165.in0","and_all__U2164.out"],
          ["self.valid_in_3","and_all__U2165.in1"],
          ["and_all__U2166.in0","and_all__U2165.out"],
          ["self.valid_in_4","and_all__U2166.in1"],
          ["and_all__U2167.in0","and_all__U2166.out"],
          ["self.valid_in_5","and_all__U2167.in1"],
          ["and_all__U2168.in0","and_all__U2167.out"],
          ["self.valid_in_6","and_all__U2168.in1"],
          ["and_all__U2169.in0","and_all__U2168.out"],
          ["self.ready_out_0","and_all__U2169.in1"],
          ["self.ready_in_7","and_all__U2169.out"]
        ]
      },
      "flow_ctrl__U2170":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_in_3","BitIn"],
          ["ready_in_3","Bit"],
          ["valid_in_4","BitIn"],
          ["ready_in_4","Bit"],
          ["valid_in_5","BitIn"],
          ["ready_in_5","Bit"],
          ["valid_in_6","BitIn"],
          ["ready_in_6","Bit"],
          ["valid_in_7","BitIn"],
          ["ready_in_7","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U2171":{
            "modref":"corebit.and"
          },
          "and_all__U2172":{
            "modref":"corebit.and"
          },
          "and_all__U2173":{
            "modref":"corebit.and"
          },
          "and_all__U2174":{
            "modref":"corebit.and"
          },
          "and_all__U2175":{
            "modref":"corebit.and"
          },
          "and_all__U2176":{
            "modref":"corebit.and"
          },
          "and_all__U2177":{
            "modref":"corebit.and"
          },
          "and_all__U2178":{
            "modref":"corebit.and"
          },
          "and_all__U2179":{
            "modref":"corebit.and"
          },
          "and_all__U2180":{
            "modref":"corebit.and"
          },
          "and_all__U2181":{
            "modref":"corebit.and"
          },
          "and_all__U2182":{
            "modref":"corebit.and"
          },
          "and_all__U2183":{
            "modref":"corebit.and"
          },
          "and_all__U2184":{
            "modref":"corebit.and"
          },
          "and_all__U2185":{
            "modref":"corebit.and"
          },
          "and_all__U2186":{
            "modref":"corebit.and"
          },
          "and_all__U2187":{
            "modref":"corebit.and"
          },
          "and_all__U2188":{
            "modref":"corebit.and"
          },
          "and_all__U2189":{
            "modref":"corebit.and"
          },
          "and_all__U2190":{
            "modref":"corebit.and"
          },
          "and_all__U2191":{
            "modref":"corebit.and"
          },
          "and_all__U2192":{
            "modref":"corebit.and"
          },
          "and_all__U2193":{
            "modref":"corebit.and"
          },
          "and_all__U2194":{
            "modref":"corebit.and"
          },
          "and_all__U2195":{
            "modref":"corebit.and"
          },
          "and_all__U2196":{
            "modref":"corebit.and"
          },
          "and_all__U2197":{
            "modref":"corebit.and"
          },
          "and_all__U2198":{
            "modref":"corebit.and"
          },
          "and_all__U2199":{
            "modref":"corebit.and"
          },
          "and_all__U2200":{
            "modref":"corebit.and"
          },
          "and_all__U2201":{
            "modref":"corebit.and"
          },
          "and_all__U2202":{
            "modref":"corebit.and"
          },
          "and_all__U2203":{
            "modref":"corebit.and"
          },
          "and_all__U2204":{
            "modref":"corebit.and"
          },
          "and_all__U2205":{
            "modref":"corebit.and"
          },
          "and_all__U2206":{
            "modref":"corebit.and"
          },
          "and_all__U2207":{
            "modref":"corebit.and"
          },
          "and_all__U2208":{
            "modref":"corebit.and"
          },
          "and_all__U2209":{
            "modref":"corebit.and"
          },
          "and_all__U2210":{
            "modref":"corebit.and"
          },
          "and_all__U2211":{
            "modref":"corebit.and"
          },
          "and_all__U2212":{
            "modref":"corebit.and"
          },
          "and_all__U2213":{
            "modref":"corebit.and"
          },
          "and_all__U2214":{
            "modref":"corebit.and"
          },
          "and_all__U2215":{
            "modref":"corebit.and"
          },
          "and_all__U2216":{
            "modref":"corebit.and"
          },
          "and_all__U2217":{
            "modref":"corebit.and"
          },
          "and_all__U2218":{
            "modref":"corebit.and"
          },
          "and_all__U2219":{
            "modref":"corebit.and"
          },
          "and_all__U2220":{
            "modref":"corebit.and"
          },
          "and_all__U2221":{
            "modref":"corebit.and"
          },
          "and_all__U2222":{
            "modref":"corebit.and"
          },
          "and_all__U2223":{
            "modref":"corebit.and"
          },
          "and_all__U2224":{
            "modref":"corebit.and"
          },
          "and_all__U2225":{
            "modref":"corebit.and"
          },
          "and_all__U2226":{
            "modref":"corebit.and"
          },
          "and_all__U2227":{
            "modref":"corebit.and"
          },
          "and_all__U2228":{
            "modref":"corebit.and"
          },
          "and_all__U2229":{
            "modref":"corebit.and"
          },
          "and_all__U2230":{
            "modref":"corebit.and"
          },
          "and_all__U2231":{
            "modref":"corebit.and"
          },
          "and_all__U2232":{
            "modref":"corebit.and"
          },
          "and_all__U2233":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U2171.in0"],
          ["self.valid_in_1","and_all__U2171.in1"],
          ["and_all__U2172.in0","and_all__U2171.out"],
          ["self.valid_in_2","and_all__U2172.in1"],
          ["and_all__U2173.in0","and_all__U2172.out"],
          ["self.valid_in_3","and_all__U2173.in1"],
          ["and_all__U2174.in0","and_all__U2173.out"],
          ["self.valid_in_4","and_all__U2174.in1"],
          ["and_all__U2175.in0","and_all__U2174.out"],
          ["self.valid_in_5","and_all__U2175.in1"],
          ["and_all__U2176.in0","and_all__U2175.out"],
          ["self.valid_in_6","and_all__U2176.in1"],
          ["and_all__U2177.in0","and_all__U2176.out"],
          ["self.valid_in_7","and_all__U2177.in1"],
          ["self.valid_out_0","and_all__U2177.out"],
          ["self.valid_in_1","and_all__U2178.in0"],
          ["self.valid_in_2","and_all__U2178.in1"],
          ["and_all__U2179.in0","and_all__U2178.out"],
          ["self.valid_in_3","and_all__U2179.in1"],
          ["and_all__U2180.in0","and_all__U2179.out"],
          ["self.valid_in_4","and_all__U2180.in1"],
          ["and_all__U2181.in0","and_all__U2180.out"],
          ["self.valid_in_5","and_all__U2181.in1"],
          ["and_all__U2182.in0","and_all__U2181.out"],
          ["self.valid_in_6","and_all__U2182.in1"],
          ["and_all__U2183.in0","and_all__U2182.out"],
          ["self.valid_in_7","and_all__U2183.in1"],
          ["and_all__U2184.in0","and_all__U2183.out"],
          ["self.ready_out_0","and_all__U2184.in1"],
          ["self.ready_in_0","and_all__U2184.out"],
          ["self.valid_in_0","and_all__U2185.in0"],
          ["self.valid_in_2","and_all__U2185.in1"],
          ["and_all__U2186.in0","and_all__U2185.out"],
          ["self.valid_in_3","and_all__U2186.in1"],
          ["and_all__U2187.in0","and_all__U2186.out"],
          ["self.valid_in_4","and_all__U2187.in1"],
          ["and_all__U2188.in0","and_all__U2187.out"],
          ["self.valid_in_5","and_all__U2188.in1"],
          ["and_all__U2189.in0","and_all__U2188.out"],
          ["self.valid_in_6","and_all__U2189.in1"],
          ["and_all__U2190.in0","and_all__U2189.out"],
          ["self.valid_in_7","and_all__U2190.in1"],
          ["and_all__U2191.in0","and_all__U2190.out"],
          ["self.ready_out_0","and_all__U2191.in1"],
          ["self.ready_in_1","and_all__U2191.out"],
          ["self.valid_in_0","and_all__U2192.in0"],
          ["self.valid_in_1","and_all__U2192.in1"],
          ["and_all__U2193.in0","and_all__U2192.out"],
          ["self.valid_in_3","and_all__U2193.in1"],
          ["and_all__U2194.in0","and_all__U2193.out"],
          ["self.valid_in_4","and_all__U2194.in1"],
          ["and_all__U2195.in0","and_all__U2194.out"],
          ["self.valid_in_5","and_all__U2195.in1"],
          ["and_all__U2196.in0","and_all__U2195.out"],
          ["self.valid_in_6","and_all__U2196.in1"],
          ["and_all__U2197.in0","and_all__U2196.out"],
          ["self.valid_in_7","and_all__U2197.in1"],
          ["and_all__U2198.in0","and_all__U2197.out"],
          ["self.ready_out_0","and_all__U2198.in1"],
          ["self.ready_in_2","and_all__U2198.out"],
          ["self.valid_in_0","and_all__U2199.in0"],
          ["self.valid_in_1","and_all__U2199.in1"],
          ["and_all__U2200.in0","and_all__U2199.out"],
          ["self.valid_in_2","and_all__U2200.in1"],
          ["and_all__U2201.in0","and_all__U2200.out"],
          ["self.valid_in_4","and_all__U2201.in1"],
          ["and_all__U2202.in0","and_all__U2201.out"],
          ["self.valid_in_5","and_all__U2202.in1"],
          ["and_all__U2203.in0","and_all__U2202.out"],
          ["self.valid_in_6","and_all__U2203.in1"],
          ["and_all__U2204.in0","and_all__U2203.out"],
          ["self.valid_in_7","and_all__U2204.in1"],
          ["and_all__U2205.in0","and_all__U2204.out"],
          ["self.ready_out_0","and_all__U2205.in1"],
          ["self.ready_in_3","and_all__U2205.out"],
          ["self.valid_in_0","and_all__U2206.in0"],
          ["self.valid_in_1","and_all__U2206.in1"],
          ["and_all__U2207.in0","and_all__U2206.out"],
          ["self.valid_in_2","and_all__U2207.in1"],
          ["and_all__U2208.in0","and_all__U2207.out"],
          ["self.valid_in_3","and_all__U2208.in1"],
          ["and_all__U2209.in0","and_all__U2208.out"],
          ["self.valid_in_5","and_all__U2209.in1"],
          ["and_all__U2210.in0","and_all__U2209.out"],
          ["self.valid_in_6","and_all__U2210.in1"],
          ["and_all__U2211.in0","and_all__U2210.out"],
          ["self.valid_in_7","and_all__U2211.in1"],
          ["and_all__U2212.in0","and_all__U2211.out"],
          ["self.ready_out_0","and_all__U2212.in1"],
          ["self.ready_in_4","and_all__U2212.out"],
          ["self.valid_in_0","and_all__U2213.in0"],
          ["self.valid_in_1","and_all__U2213.in1"],
          ["and_all__U2214.in0","and_all__U2213.out"],
          ["self.valid_in_2","and_all__U2214.in1"],
          ["and_all__U2215.in0","and_all__U2214.out"],
          ["self.valid_in_3","and_all__U2215.in1"],
          ["and_all__U2216.in0","and_all__U2215.out"],
          ["self.valid_in_4","and_all__U2216.in1"],
          ["and_all__U2217.in0","and_all__U2216.out"],
          ["self.valid_in_6","and_all__U2217.in1"],
          ["and_all__U2218.in0","and_all__U2217.out"],
          ["self.valid_in_7","and_all__U2218.in1"],
          ["and_all__U2219.in0","and_all__U2218.out"],
          ["self.ready_out_0","and_all__U2219.in1"],
          ["self.ready_in_5","and_all__U2219.out"],
          ["self.valid_in_0","and_all__U2220.in0"],
          ["self.valid_in_1","and_all__U2220.in1"],
          ["and_all__U2221.in0","and_all__U2220.out"],
          ["self.valid_in_2","and_all__U2221.in1"],
          ["and_all__U2222.in0","and_all__U2221.out"],
          ["self.valid_in_3","and_all__U2222.in1"],
          ["and_all__U2223.in0","and_all__U2222.out"],
          ["self.valid_in_4","and_all__U2223.in1"],
          ["and_all__U2224.in0","and_all__U2223.out"],
          ["self.valid_in_5","and_all__U2224.in1"],
          ["and_all__U2225.in0","and_all__U2224.out"],
          ["self.valid_in_7","and_all__U2225.in1"],
          ["and_all__U2226.in0","and_all__U2225.out"],
          ["self.ready_out_0","and_all__U2226.in1"],
          ["self.ready_in_6","and_all__U2226.out"],
          ["self.valid_in_0","and_all__U2227.in0"],
          ["self.valid_in_1","and_all__U2227.in1"],
          ["and_all__U2228.in0","and_all__U2227.out"],
          ["self.valid_in_2","and_all__U2228.in1"],
          ["and_all__U2229.in0","and_all__U2228.out"],
          ["self.valid_in_3","and_all__U2229.in1"],
          ["and_all__U2230.in0","and_all__U2229.out"],
          ["self.valid_in_4","and_all__U2230.in1"],
          ["and_all__U2231.in0","and_all__U2230.out"],
          ["self.valid_in_5","and_all__U2231.in1"],
          ["and_all__U2232.in0","and_all__U2231.out"],
          ["self.valid_in_6","and_all__U2232.in1"],
          ["and_all__U2233.in0","and_all__U2232.out"],
          ["self.ready_out_0","and_all__U2233.in1"],
          ["self.ready_in_7","and_all__U2233.out"]
        ]
      },
      "flow_ctrl__U2234":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_in_3","BitIn"],
          ["ready_in_3","Bit"],
          ["valid_in_4","BitIn"],
          ["ready_in_4","Bit"],
          ["valid_in_5","BitIn"],
          ["ready_in_5","Bit"],
          ["valid_in_6","BitIn"],
          ["ready_in_6","Bit"],
          ["valid_in_7","BitIn"],
          ["ready_in_7","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U2235":{
            "modref":"corebit.and"
          },
          "and_all__U2236":{
            "modref":"corebit.and"
          },
          "and_all__U2237":{
            "modref":"corebit.and"
          },
          "and_all__U2238":{
            "modref":"corebit.and"
          },
          "and_all__U2239":{
            "modref":"corebit.and"
          },
          "and_all__U2240":{
            "modref":"corebit.and"
          },
          "and_all__U2241":{
            "modref":"corebit.and"
          },
          "and_all__U2242":{
            "modref":"corebit.and"
          },
          "and_all__U2243":{
            "modref":"corebit.and"
          },
          "and_all__U2244":{
            "modref":"corebit.and"
          },
          "and_all__U2245":{
            "modref":"corebit.and"
          },
          "and_all__U2246":{
            "modref":"corebit.and"
          },
          "and_all__U2247":{
            "modref":"corebit.and"
          },
          "and_all__U2248":{
            "modref":"corebit.and"
          },
          "and_all__U2249":{
            "modref":"corebit.and"
          },
          "and_all__U2250":{
            "modref":"corebit.and"
          },
          "and_all__U2251":{
            "modref":"corebit.and"
          },
          "and_all__U2252":{
            "modref":"corebit.and"
          },
          "and_all__U2253":{
            "modref":"corebit.and"
          },
          "and_all__U2254":{
            "modref":"corebit.and"
          },
          "and_all__U2255":{
            "modref":"corebit.and"
          },
          "and_all__U2256":{
            "modref":"corebit.and"
          },
          "and_all__U2257":{
            "modref":"corebit.and"
          },
          "and_all__U2258":{
            "modref":"corebit.and"
          },
          "and_all__U2259":{
            "modref":"corebit.and"
          },
          "and_all__U2260":{
            "modref":"corebit.and"
          },
          "and_all__U2261":{
            "modref":"corebit.and"
          },
          "and_all__U2262":{
            "modref":"corebit.and"
          },
          "and_all__U2263":{
            "modref":"corebit.and"
          },
          "and_all__U2264":{
            "modref":"corebit.and"
          },
          "and_all__U2265":{
            "modref":"corebit.and"
          },
          "and_all__U2266":{
            "modref":"corebit.and"
          },
          "and_all__U2267":{
            "modref":"corebit.and"
          },
          "and_all__U2268":{
            "modref":"corebit.and"
          },
          "and_all__U2269":{
            "modref":"corebit.and"
          },
          "and_all__U2270":{
            "modref":"corebit.and"
          },
          "and_all__U2271":{
            "modref":"corebit.and"
          },
          "and_all__U2272":{
            "modref":"corebit.and"
          },
          "and_all__U2273":{
            "modref":"corebit.and"
          },
          "and_all__U2274":{
            "modref":"corebit.and"
          },
          "and_all__U2275":{
            "modref":"corebit.and"
          },
          "and_all__U2276":{
            "modref":"corebit.and"
          },
          "and_all__U2277":{
            "modref":"corebit.and"
          },
          "and_all__U2278":{
            "modref":"corebit.and"
          },
          "and_all__U2279":{
            "modref":"corebit.and"
          },
          "and_all__U2280":{
            "modref":"corebit.and"
          },
          "and_all__U2281":{
            "modref":"corebit.and"
          },
          "and_all__U2282":{
            "modref":"corebit.and"
          },
          "and_all__U2283":{
            "modref":"corebit.and"
          },
          "and_all__U2284":{
            "modref":"corebit.and"
          },
          "and_all__U2285":{
            "modref":"corebit.and"
          },
          "and_all__U2286":{
            "modref":"corebit.and"
          },
          "and_all__U2287":{
            "modref":"corebit.and"
          },
          "and_all__U2288":{
            "modref":"corebit.and"
          },
          "and_all__U2289":{
            "modref":"corebit.and"
          },
          "and_all__U2290":{
            "modref":"corebit.and"
          },
          "and_all__U2291":{
            "modref":"corebit.and"
          },
          "and_all__U2292":{
            "modref":"corebit.and"
          },
          "and_all__U2293":{
            "modref":"corebit.and"
          },
          "and_all__U2294":{
            "modref":"corebit.and"
          },
          "and_all__U2295":{
            "modref":"corebit.and"
          },
          "and_all__U2296":{
            "modref":"corebit.and"
          },
          "and_all__U2297":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U2235.in0"],
          ["self.valid_in_1","and_all__U2235.in1"],
          ["and_all__U2236.in0","and_all__U2235.out"],
          ["self.valid_in_2","and_all__U2236.in1"],
          ["and_all__U2237.in0","and_all__U2236.out"],
          ["self.valid_in_3","and_all__U2237.in1"],
          ["and_all__U2238.in0","and_all__U2237.out"],
          ["self.valid_in_4","and_all__U2238.in1"],
          ["and_all__U2239.in0","and_all__U2238.out"],
          ["self.valid_in_5","and_all__U2239.in1"],
          ["and_all__U2240.in0","and_all__U2239.out"],
          ["self.valid_in_6","and_all__U2240.in1"],
          ["and_all__U2241.in0","and_all__U2240.out"],
          ["self.valid_in_7","and_all__U2241.in1"],
          ["self.valid_out_0","and_all__U2241.out"],
          ["self.valid_in_1","and_all__U2242.in0"],
          ["self.valid_in_2","and_all__U2242.in1"],
          ["and_all__U2243.in0","and_all__U2242.out"],
          ["self.valid_in_3","and_all__U2243.in1"],
          ["and_all__U2244.in0","and_all__U2243.out"],
          ["self.valid_in_4","and_all__U2244.in1"],
          ["and_all__U2245.in0","and_all__U2244.out"],
          ["self.valid_in_5","and_all__U2245.in1"],
          ["and_all__U2246.in0","and_all__U2245.out"],
          ["self.valid_in_6","and_all__U2246.in1"],
          ["and_all__U2247.in0","and_all__U2246.out"],
          ["self.valid_in_7","and_all__U2247.in1"],
          ["and_all__U2248.in0","and_all__U2247.out"],
          ["self.ready_out_0","and_all__U2248.in1"],
          ["self.ready_in_0","and_all__U2248.out"],
          ["self.valid_in_0","and_all__U2249.in0"],
          ["self.valid_in_2","and_all__U2249.in1"],
          ["and_all__U2250.in0","and_all__U2249.out"],
          ["self.valid_in_3","and_all__U2250.in1"],
          ["and_all__U2251.in0","and_all__U2250.out"],
          ["self.valid_in_4","and_all__U2251.in1"],
          ["and_all__U2252.in0","and_all__U2251.out"],
          ["self.valid_in_5","and_all__U2252.in1"],
          ["and_all__U2253.in0","and_all__U2252.out"],
          ["self.valid_in_6","and_all__U2253.in1"],
          ["and_all__U2254.in0","and_all__U2253.out"],
          ["self.valid_in_7","and_all__U2254.in1"],
          ["and_all__U2255.in0","and_all__U2254.out"],
          ["self.ready_out_0","and_all__U2255.in1"],
          ["self.ready_in_1","and_all__U2255.out"],
          ["self.valid_in_0","and_all__U2256.in0"],
          ["self.valid_in_1","and_all__U2256.in1"],
          ["and_all__U2257.in0","and_all__U2256.out"],
          ["self.valid_in_3","and_all__U2257.in1"],
          ["and_all__U2258.in0","and_all__U2257.out"],
          ["self.valid_in_4","and_all__U2258.in1"],
          ["and_all__U2259.in0","and_all__U2258.out"],
          ["self.valid_in_5","and_all__U2259.in1"],
          ["and_all__U2260.in0","and_all__U2259.out"],
          ["self.valid_in_6","and_all__U2260.in1"],
          ["and_all__U2261.in0","and_all__U2260.out"],
          ["self.valid_in_7","and_all__U2261.in1"],
          ["and_all__U2262.in0","and_all__U2261.out"],
          ["self.ready_out_0","and_all__U2262.in1"],
          ["self.ready_in_2","and_all__U2262.out"],
          ["self.valid_in_0","and_all__U2263.in0"],
          ["self.valid_in_1","and_all__U2263.in1"],
          ["and_all__U2264.in0","and_all__U2263.out"],
          ["self.valid_in_2","and_all__U2264.in1"],
          ["and_all__U2265.in0","and_all__U2264.out"],
          ["self.valid_in_4","and_all__U2265.in1"],
          ["and_all__U2266.in0","and_all__U2265.out"],
          ["self.valid_in_5","and_all__U2266.in1"],
          ["and_all__U2267.in0","and_all__U2266.out"],
          ["self.valid_in_6","and_all__U2267.in1"],
          ["and_all__U2268.in0","and_all__U2267.out"],
          ["self.valid_in_7","and_all__U2268.in1"],
          ["and_all__U2269.in0","and_all__U2268.out"],
          ["self.ready_out_0","and_all__U2269.in1"],
          ["self.ready_in_3","and_all__U2269.out"],
          ["self.valid_in_0","and_all__U2270.in0"],
          ["self.valid_in_1","and_all__U2270.in1"],
          ["and_all__U2271.in0","and_all__U2270.out"],
          ["self.valid_in_2","and_all__U2271.in1"],
          ["and_all__U2272.in0","and_all__U2271.out"],
          ["self.valid_in_3","and_all__U2272.in1"],
          ["and_all__U2273.in0","and_all__U2272.out"],
          ["self.valid_in_5","and_all__U2273.in1"],
          ["and_all__U2274.in0","and_all__U2273.out"],
          ["self.valid_in_6","and_all__U2274.in1"],
          ["and_all__U2275.in0","and_all__U2274.out"],
          ["self.valid_in_7","and_all__U2275.in1"],
          ["and_all__U2276.in0","and_all__U2275.out"],
          ["self.ready_out_0","and_all__U2276.in1"],
          ["self.ready_in_4","and_all__U2276.out"],
          ["self.valid_in_0","and_all__U2277.in0"],
          ["self.valid_in_1","and_all__U2277.in1"],
          ["and_all__U2278.in0","and_all__U2277.out"],
          ["self.valid_in_2","and_all__U2278.in1"],
          ["and_all__U2279.in0","and_all__U2278.out"],
          ["self.valid_in_3","and_all__U2279.in1"],
          ["and_all__U2280.in0","and_all__U2279.out"],
          ["self.valid_in_4","and_all__U2280.in1"],
          ["and_all__U2281.in0","and_all__U2280.out"],
          ["self.valid_in_6","and_all__U2281.in1"],
          ["and_all__U2282.in0","and_all__U2281.out"],
          ["self.valid_in_7","and_all__U2282.in1"],
          ["and_all__U2283.in0","and_all__U2282.out"],
          ["self.ready_out_0","and_all__U2283.in1"],
          ["self.ready_in_5","and_all__U2283.out"],
          ["self.valid_in_0","and_all__U2284.in0"],
          ["self.valid_in_1","and_all__U2284.in1"],
          ["and_all__U2285.in0","and_all__U2284.out"],
          ["self.valid_in_2","and_all__U2285.in1"],
          ["and_all__U2286.in0","and_all__U2285.out"],
          ["self.valid_in_3","and_all__U2286.in1"],
          ["and_all__U2287.in0","and_all__U2286.out"],
          ["self.valid_in_4","and_all__U2287.in1"],
          ["and_all__U2288.in0","and_all__U2287.out"],
          ["self.valid_in_5","and_all__U2288.in1"],
          ["and_all__U2289.in0","and_all__U2288.out"],
          ["self.valid_in_7","and_all__U2289.in1"],
          ["and_all__U2290.in0","and_all__U2289.out"],
          ["self.ready_out_0","and_all__U2290.in1"],
          ["self.ready_in_6","and_all__U2290.out"],
          ["self.valid_in_0","and_all__U2291.in0"],
          ["self.valid_in_1","and_all__U2291.in1"],
          ["and_all__U2292.in0","and_all__U2291.out"],
          ["self.valid_in_2","and_all__U2292.in1"],
          ["and_all__U2293.in0","and_all__U2292.out"],
          ["self.valid_in_3","and_all__U2293.in1"],
          ["and_all__U2294.in0","and_all__U2293.out"],
          ["self.valid_in_4","and_all__U2294.in1"],
          ["and_all__U2295.in0","and_all__U2294.out"],
          ["self.valid_in_5","and_all__U2295.in1"],
          ["and_all__U2296.in0","and_all__U2295.out"],
          ["self.valid_in_6","and_all__U2296.in1"],
          ["and_all__U2297.in0","and_all__U2296.out"],
          ["self.ready_out_0","and_all__U2297.in1"],
          ["self.ready_in_7","and_all__U2297.out"]
        ]
      },
      "flow_ctrl__U2298":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_in_3","BitIn"],
          ["ready_in_3","Bit"],
          ["valid_in_4","BitIn"],
          ["ready_in_4","Bit"],
          ["valid_in_5","BitIn"],
          ["ready_in_5","Bit"],
          ["valid_in_6","BitIn"],
          ["ready_in_6","Bit"],
          ["valid_in_7","BitIn"],
          ["ready_in_7","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U2299":{
            "modref":"corebit.and"
          },
          "and_all__U2300":{
            "modref":"corebit.and"
          },
          "and_all__U2301":{
            "modref":"corebit.and"
          },
          "and_all__U2302":{
            "modref":"corebit.and"
          },
          "and_all__U2303":{
            "modref":"corebit.and"
          },
          "and_all__U2304":{
            "modref":"corebit.and"
          },
          "and_all__U2305":{
            "modref":"corebit.and"
          },
          "and_all__U2306":{
            "modref":"corebit.and"
          },
          "and_all__U2307":{
            "modref":"corebit.and"
          },
          "and_all__U2308":{
            "modref":"corebit.and"
          },
          "and_all__U2309":{
            "modref":"corebit.and"
          },
          "and_all__U2310":{
            "modref":"corebit.and"
          },
          "and_all__U2311":{
            "modref":"corebit.and"
          },
          "and_all__U2312":{
            "modref":"corebit.and"
          },
          "and_all__U2313":{
            "modref":"corebit.and"
          },
          "and_all__U2314":{
            "modref":"corebit.and"
          },
          "and_all__U2315":{
            "modref":"corebit.and"
          },
          "and_all__U2316":{
            "modref":"corebit.and"
          },
          "and_all__U2317":{
            "modref":"corebit.and"
          },
          "and_all__U2318":{
            "modref":"corebit.and"
          },
          "and_all__U2319":{
            "modref":"corebit.and"
          },
          "and_all__U2320":{
            "modref":"corebit.and"
          },
          "and_all__U2321":{
            "modref":"corebit.and"
          },
          "and_all__U2322":{
            "modref":"corebit.and"
          },
          "and_all__U2323":{
            "modref":"corebit.and"
          },
          "and_all__U2324":{
            "modref":"corebit.and"
          },
          "and_all__U2325":{
            "modref":"corebit.and"
          },
          "and_all__U2326":{
            "modref":"corebit.and"
          },
          "and_all__U2327":{
            "modref":"corebit.and"
          },
          "and_all__U2328":{
            "modref":"corebit.and"
          },
          "and_all__U2329":{
            "modref":"corebit.and"
          },
          "and_all__U2330":{
            "modref":"corebit.and"
          },
          "and_all__U2331":{
            "modref":"corebit.and"
          },
          "and_all__U2332":{
            "modref":"corebit.and"
          },
          "and_all__U2333":{
            "modref":"corebit.and"
          },
          "and_all__U2334":{
            "modref":"corebit.and"
          },
          "and_all__U2335":{
            "modref":"corebit.and"
          },
          "and_all__U2336":{
            "modref":"corebit.and"
          },
          "and_all__U2337":{
            "modref":"corebit.and"
          },
          "and_all__U2338":{
            "modref":"corebit.and"
          },
          "and_all__U2339":{
            "modref":"corebit.and"
          },
          "and_all__U2340":{
            "modref":"corebit.and"
          },
          "and_all__U2341":{
            "modref":"corebit.and"
          },
          "and_all__U2342":{
            "modref":"corebit.and"
          },
          "and_all__U2343":{
            "modref":"corebit.and"
          },
          "and_all__U2344":{
            "modref":"corebit.and"
          },
          "and_all__U2345":{
            "modref":"corebit.and"
          },
          "and_all__U2346":{
            "modref":"corebit.and"
          },
          "and_all__U2347":{
            "modref":"corebit.and"
          },
          "and_all__U2348":{
            "modref":"corebit.and"
          },
          "and_all__U2349":{
            "modref":"corebit.and"
          },
          "and_all__U2350":{
            "modref":"corebit.and"
          },
          "and_all__U2351":{
            "modref":"corebit.and"
          },
          "and_all__U2352":{
            "modref":"corebit.and"
          },
          "and_all__U2353":{
            "modref":"corebit.and"
          },
          "and_all__U2354":{
            "modref":"corebit.and"
          },
          "and_all__U2355":{
            "modref":"corebit.and"
          },
          "and_all__U2356":{
            "modref":"corebit.and"
          },
          "and_all__U2357":{
            "modref":"corebit.and"
          },
          "and_all__U2358":{
            "modref":"corebit.and"
          },
          "and_all__U2359":{
            "modref":"corebit.and"
          },
          "and_all__U2360":{
            "modref":"corebit.and"
          },
          "and_all__U2361":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U2299.in0"],
          ["self.valid_in_1","and_all__U2299.in1"],
          ["and_all__U2300.in0","and_all__U2299.out"],
          ["self.valid_in_2","and_all__U2300.in1"],
          ["and_all__U2301.in0","and_all__U2300.out"],
          ["self.valid_in_3","and_all__U2301.in1"],
          ["and_all__U2302.in0","and_all__U2301.out"],
          ["self.valid_in_4","and_all__U2302.in1"],
          ["and_all__U2303.in0","and_all__U2302.out"],
          ["self.valid_in_5","and_all__U2303.in1"],
          ["and_all__U2304.in0","and_all__U2303.out"],
          ["self.valid_in_6","and_all__U2304.in1"],
          ["and_all__U2305.in0","and_all__U2304.out"],
          ["self.valid_in_7","and_all__U2305.in1"],
          ["self.valid_out_0","and_all__U2305.out"],
          ["self.valid_in_1","and_all__U2306.in0"],
          ["self.valid_in_2","and_all__U2306.in1"],
          ["and_all__U2307.in0","and_all__U2306.out"],
          ["self.valid_in_3","and_all__U2307.in1"],
          ["and_all__U2308.in0","and_all__U2307.out"],
          ["self.valid_in_4","and_all__U2308.in1"],
          ["and_all__U2309.in0","and_all__U2308.out"],
          ["self.valid_in_5","and_all__U2309.in1"],
          ["and_all__U2310.in0","and_all__U2309.out"],
          ["self.valid_in_6","and_all__U2310.in1"],
          ["and_all__U2311.in0","and_all__U2310.out"],
          ["self.valid_in_7","and_all__U2311.in1"],
          ["and_all__U2312.in0","and_all__U2311.out"],
          ["self.ready_out_0","and_all__U2312.in1"],
          ["self.ready_in_0","and_all__U2312.out"],
          ["self.valid_in_0","and_all__U2313.in0"],
          ["self.valid_in_2","and_all__U2313.in1"],
          ["and_all__U2314.in0","and_all__U2313.out"],
          ["self.valid_in_3","and_all__U2314.in1"],
          ["and_all__U2315.in0","and_all__U2314.out"],
          ["self.valid_in_4","and_all__U2315.in1"],
          ["and_all__U2316.in0","and_all__U2315.out"],
          ["self.valid_in_5","and_all__U2316.in1"],
          ["and_all__U2317.in0","and_all__U2316.out"],
          ["self.valid_in_6","and_all__U2317.in1"],
          ["and_all__U2318.in0","and_all__U2317.out"],
          ["self.valid_in_7","and_all__U2318.in1"],
          ["and_all__U2319.in0","and_all__U2318.out"],
          ["self.ready_out_0","and_all__U2319.in1"],
          ["self.ready_in_1","and_all__U2319.out"],
          ["self.valid_in_0","and_all__U2320.in0"],
          ["self.valid_in_1","and_all__U2320.in1"],
          ["and_all__U2321.in0","and_all__U2320.out"],
          ["self.valid_in_3","and_all__U2321.in1"],
          ["and_all__U2322.in0","and_all__U2321.out"],
          ["self.valid_in_4","and_all__U2322.in1"],
          ["and_all__U2323.in0","and_all__U2322.out"],
          ["self.valid_in_5","and_all__U2323.in1"],
          ["and_all__U2324.in0","and_all__U2323.out"],
          ["self.valid_in_6","and_all__U2324.in1"],
          ["and_all__U2325.in0","and_all__U2324.out"],
          ["self.valid_in_7","and_all__U2325.in1"],
          ["and_all__U2326.in0","and_all__U2325.out"],
          ["self.ready_out_0","and_all__U2326.in1"],
          ["self.ready_in_2","and_all__U2326.out"],
          ["self.valid_in_0","and_all__U2327.in0"],
          ["self.valid_in_1","and_all__U2327.in1"],
          ["and_all__U2328.in0","and_all__U2327.out"],
          ["self.valid_in_2","and_all__U2328.in1"],
          ["and_all__U2329.in0","and_all__U2328.out"],
          ["self.valid_in_4","and_all__U2329.in1"],
          ["and_all__U2330.in0","and_all__U2329.out"],
          ["self.valid_in_5","and_all__U2330.in1"],
          ["and_all__U2331.in0","and_all__U2330.out"],
          ["self.valid_in_6","and_all__U2331.in1"],
          ["and_all__U2332.in0","and_all__U2331.out"],
          ["self.valid_in_7","and_all__U2332.in1"],
          ["and_all__U2333.in0","and_all__U2332.out"],
          ["self.ready_out_0","and_all__U2333.in1"],
          ["self.ready_in_3","and_all__U2333.out"],
          ["self.valid_in_0","and_all__U2334.in0"],
          ["self.valid_in_1","and_all__U2334.in1"],
          ["and_all__U2335.in0","and_all__U2334.out"],
          ["self.valid_in_2","and_all__U2335.in1"],
          ["and_all__U2336.in0","and_all__U2335.out"],
          ["self.valid_in_3","and_all__U2336.in1"],
          ["and_all__U2337.in0","and_all__U2336.out"],
          ["self.valid_in_5","and_all__U2337.in1"],
          ["and_all__U2338.in0","and_all__U2337.out"],
          ["self.valid_in_6","and_all__U2338.in1"],
          ["and_all__U2339.in0","and_all__U2338.out"],
          ["self.valid_in_7","and_all__U2339.in1"],
          ["and_all__U2340.in0","and_all__U2339.out"],
          ["self.ready_out_0","and_all__U2340.in1"],
          ["self.ready_in_4","and_all__U2340.out"],
          ["self.valid_in_0","and_all__U2341.in0"],
          ["self.valid_in_1","and_all__U2341.in1"],
          ["and_all__U2342.in0","and_all__U2341.out"],
          ["self.valid_in_2","and_all__U2342.in1"],
          ["and_all__U2343.in0","and_all__U2342.out"],
          ["self.valid_in_3","and_all__U2343.in1"],
          ["and_all__U2344.in0","and_all__U2343.out"],
          ["self.valid_in_4","and_all__U2344.in1"],
          ["and_all__U2345.in0","and_all__U2344.out"],
          ["self.valid_in_6","and_all__U2345.in1"],
          ["and_all__U2346.in0","and_all__U2345.out"],
          ["self.valid_in_7","and_all__U2346.in1"],
          ["and_all__U2347.in0","and_all__U2346.out"],
          ["self.ready_out_0","and_all__U2347.in1"],
          ["self.ready_in_5","and_all__U2347.out"],
          ["self.valid_in_0","and_all__U2348.in0"],
          ["self.valid_in_1","and_all__U2348.in1"],
          ["and_all__U2349.in0","and_all__U2348.out"],
          ["self.valid_in_2","and_all__U2349.in1"],
          ["and_all__U2350.in0","and_all__U2349.out"],
          ["self.valid_in_3","and_all__U2350.in1"],
          ["and_all__U2351.in0","and_all__U2350.out"],
          ["self.valid_in_4","and_all__U2351.in1"],
          ["and_all__U2352.in0","and_all__U2351.out"],
          ["self.valid_in_5","and_all__U2352.in1"],
          ["and_all__U2353.in0","and_all__U2352.out"],
          ["self.valid_in_7","and_all__U2353.in1"],
          ["and_all__U2354.in0","and_all__U2353.out"],
          ["self.ready_out_0","and_all__U2354.in1"],
          ["self.ready_in_6","and_all__U2354.out"],
          ["self.valid_in_0","and_all__U2355.in0"],
          ["self.valid_in_1","and_all__U2355.in1"],
          ["and_all__U2356.in0","and_all__U2355.out"],
          ["self.valid_in_2","and_all__U2356.in1"],
          ["and_all__U2357.in0","and_all__U2356.out"],
          ["self.valid_in_3","and_all__U2357.in1"],
          ["and_all__U2358.in0","and_all__U2357.out"],
          ["self.valid_in_4","and_all__U2358.in1"],
          ["and_all__U2359.in0","and_all__U2358.out"],
          ["self.valid_in_5","and_all__U2359.in1"],
          ["and_all__U2360.in0","and_all__U2359.out"],
          ["self.valid_in_6","and_all__U2360.in1"],
          ["and_all__U2361.in0","and_all__U2360.out"],
          ["self.ready_out_0","and_all__U2361.in1"],
          ["self.ready_in_7","and_all__U2361.out"]
        ]
      },
      "flow_ctrl__U2362":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_in_3","BitIn"],
          ["ready_in_3","Bit"],
          ["valid_in_4","BitIn"],
          ["ready_in_4","Bit"],
          ["valid_in_5","BitIn"],
          ["ready_in_5","Bit"],
          ["valid_in_6","BitIn"],
          ["ready_in_6","Bit"],
          ["valid_in_7","BitIn"],
          ["ready_in_7","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U2363":{
            "modref":"corebit.and"
          },
          "and_all__U2364":{
            "modref":"corebit.and"
          },
          "and_all__U2365":{
            "modref":"corebit.and"
          },
          "and_all__U2366":{
            "modref":"corebit.and"
          },
          "and_all__U2367":{
            "modref":"corebit.and"
          },
          "and_all__U2368":{
            "modref":"corebit.and"
          },
          "and_all__U2369":{
            "modref":"corebit.and"
          },
          "and_all__U2370":{
            "modref":"corebit.and"
          },
          "and_all__U2371":{
            "modref":"corebit.and"
          },
          "and_all__U2372":{
            "modref":"corebit.and"
          },
          "and_all__U2373":{
            "modref":"corebit.and"
          },
          "and_all__U2374":{
            "modref":"corebit.and"
          },
          "and_all__U2375":{
            "modref":"corebit.and"
          },
          "and_all__U2376":{
            "modref":"corebit.and"
          },
          "and_all__U2377":{
            "modref":"corebit.and"
          },
          "and_all__U2378":{
            "modref":"corebit.and"
          },
          "and_all__U2379":{
            "modref":"corebit.and"
          },
          "and_all__U2380":{
            "modref":"corebit.and"
          },
          "and_all__U2381":{
            "modref":"corebit.and"
          },
          "and_all__U2382":{
            "modref":"corebit.and"
          },
          "and_all__U2383":{
            "modref":"corebit.and"
          },
          "and_all__U2384":{
            "modref":"corebit.and"
          },
          "and_all__U2385":{
            "modref":"corebit.and"
          },
          "and_all__U2386":{
            "modref":"corebit.and"
          },
          "and_all__U2387":{
            "modref":"corebit.and"
          },
          "and_all__U2388":{
            "modref":"corebit.and"
          },
          "and_all__U2389":{
            "modref":"corebit.and"
          },
          "and_all__U2390":{
            "modref":"corebit.and"
          },
          "and_all__U2391":{
            "modref":"corebit.and"
          },
          "and_all__U2392":{
            "modref":"corebit.and"
          },
          "and_all__U2393":{
            "modref":"corebit.and"
          },
          "and_all__U2394":{
            "modref":"corebit.and"
          },
          "and_all__U2395":{
            "modref":"corebit.and"
          },
          "and_all__U2396":{
            "modref":"corebit.and"
          },
          "and_all__U2397":{
            "modref":"corebit.and"
          },
          "and_all__U2398":{
            "modref":"corebit.and"
          },
          "and_all__U2399":{
            "modref":"corebit.and"
          },
          "and_all__U2400":{
            "modref":"corebit.and"
          },
          "and_all__U2401":{
            "modref":"corebit.and"
          },
          "and_all__U2402":{
            "modref":"corebit.and"
          },
          "and_all__U2403":{
            "modref":"corebit.and"
          },
          "and_all__U2404":{
            "modref":"corebit.and"
          },
          "and_all__U2405":{
            "modref":"corebit.and"
          },
          "and_all__U2406":{
            "modref":"corebit.and"
          },
          "and_all__U2407":{
            "modref":"corebit.and"
          },
          "and_all__U2408":{
            "modref":"corebit.and"
          },
          "and_all__U2409":{
            "modref":"corebit.and"
          },
          "and_all__U2410":{
            "modref":"corebit.and"
          },
          "and_all__U2411":{
            "modref":"corebit.and"
          },
          "and_all__U2412":{
            "modref":"corebit.and"
          },
          "and_all__U2413":{
            "modref":"corebit.and"
          },
          "and_all__U2414":{
            "modref":"corebit.and"
          },
          "and_all__U2415":{
            "modref":"corebit.and"
          },
          "and_all__U2416":{
            "modref":"corebit.and"
          },
          "and_all__U2417":{
            "modref":"corebit.and"
          },
          "and_all__U2418":{
            "modref":"corebit.and"
          },
          "and_all__U2419":{
            "modref":"corebit.and"
          },
          "and_all__U2420":{
            "modref":"corebit.and"
          },
          "and_all__U2421":{
            "modref":"corebit.and"
          },
          "and_all__U2422":{
            "modref":"corebit.and"
          },
          "and_all__U2423":{
            "modref":"corebit.and"
          },
          "and_all__U2424":{
            "modref":"corebit.and"
          },
          "and_all__U2425":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U2363.in0"],
          ["self.valid_in_1","and_all__U2363.in1"],
          ["and_all__U2364.in0","and_all__U2363.out"],
          ["self.valid_in_2","and_all__U2364.in1"],
          ["and_all__U2365.in0","and_all__U2364.out"],
          ["self.valid_in_3","and_all__U2365.in1"],
          ["and_all__U2366.in0","and_all__U2365.out"],
          ["self.valid_in_4","and_all__U2366.in1"],
          ["and_all__U2367.in0","and_all__U2366.out"],
          ["self.valid_in_5","and_all__U2367.in1"],
          ["and_all__U2368.in0","and_all__U2367.out"],
          ["self.valid_in_6","and_all__U2368.in1"],
          ["and_all__U2369.in0","and_all__U2368.out"],
          ["self.valid_in_7","and_all__U2369.in1"],
          ["self.valid_out_0","and_all__U2369.out"],
          ["self.valid_in_1","and_all__U2370.in0"],
          ["self.valid_in_2","and_all__U2370.in1"],
          ["and_all__U2371.in0","and_all__U2370.out"],
          ["self.valid_in_3","and_all__U2371.in1"],
          ["and_all__U2372.in0","and_all__U2371.out"],
          ["self.valid_in_4","and_all__U2372.in1"],
          ["and_all__U2373.in0","and_all__U2372.out"],
          ["self.valid_in_5","and_all__U2373.in1"],
          ["and_all__U2374.in0","and_all__U2373.out"],
          ["self.valid_in_6","and_all__U2374.in1"],
          ["and_all__U2375.in0","and_all__U2374.out"],
          ["self.valid_in_7","and_all__U2375.in1"],
          ["and_all__U2376.in0","and_all__U2375.out"],
          ["self.ready_out_0","and_all__U2376.in1"],
          ["self.ready_in_0","and_all__U2376.out"],
          ["self.valid_in_0","and_all__U2377.in0"],
          ["self.valid_in_2","and_all__U2377.in1"],
          ["and_all__U2378.in0","and_all__U2377.out"],
          ["self.valid_in_3","and_all__U2378.in1"],
          ["and_all__U2379.in0","and_all__U2378.out"],
          ["self.valid_in_4","and_all__U2379.in1"],
          ["and_all__U2380.in0","and_all__U2379.out"],
          ["self.valid_in_5","and_all__U2380.in1"],
          ["and_all__U2381.in0","and_all__U2380.out"],
          ["self.valid_in_6","and_all__U2381.in1"],
          ["and_all__U2382.in0","and_all__U2381.out"],
          ["self.valid_in_7","and_all__U2382.in1"],
          ["and_all__U2383.in0","and_all__U2382.out"],
          ["self.ready_out_0","and_all__U2383.in1"],
          ["self.ready_in_1","and_all__U2383.out"],
          ["self.valid_in_0","and_all__U2384.in0"],
          ["self.valid_in_1","and_all__U2384.in1"],
          ["and_all__U2385.in0","and_all__U2384.out"],
          ["self.valid_in_3","and_all__U2385.in1"],
          ["and_all__U2386.in0","and_all__U2385.out"],
          ["self.valid_in_4","and_all__U2386.in1"],
          ["and_all__U2387.in0","and_all__U2386.out"],
          ["self.valid_in_5","and_all__U2387.in1"],
          ["and_all__U2388.in0","and_all__U2387.out"],
          ["self.valid_in_6","and_all__U2388.in1"],
          ["and_all__U2389.in0","and_all__U2388.out"],
          ["self.valid_in_7","and_all__U2389.in1"],
          ["and_all__U2390.in0","and_all__U2389.out"],
          ["self.ready_out_0","and_all__U2390.in1"],
          ["self.ready_in_2","and_all__U2390.out"],
          ["self.valid_in_0","and_all__U2391.in0"],
          ["self.valid_in_1","and_all__U2391.in1"],
          ["and_all__U2392.in0","and_all__U2391.out"],
          ["self.valid_in_2","and_all__U2392.in1"],
          ["and_all__U2393.in0","and_all__U2392.out"],
          ["self.valid_in_4","and_all__U2393.in1"],
          ["and_all__U2394.in0","and_all__U2393.out"],
          ["self.valid_in_5","and_all__U2394.in1"],
          ["and_all__U2395.in0","and_all__U2394.out"],
          ["self.valid_in_6","and_all__U2395.in1"],
          ["and_all__U2396.in0","and_all__U2395.out"],
          ["self.valid_in_7","and_all__U2396.in1"],
          ["and_all__U2397.in0","and_all__U2396.out"],
          ["self.ready_out_0","and_all__U2397.in1"],
          ["self.ready_in_3","and_all__U2397.out"],
          ["self.valid_in_0","and_all__U2398.in0"],
          ["self.valid_in_1","and_all__U2398.in1"],
          ["and_all__U2399.in0","and_all__U2398.out"],
          ["self.valid_in_2","and_all__U2399.in1"],
          ["and_all__U2400.in0","and_all__U2399.out"],
          ["self.valid_in_3","and_all__U2400.in1"],
          ["and_all__U2401.in0","and_all__U2400.out"],
          ["self.valid_in_5","and_all__U2401.in1"],
          ["and_all__U2402.in0","and_all__U2401.out"],
          ["self.valid_in_6","and_all__U2402.in1"],
          ["and_all__U2403.in0","and_all__U2402.out"],
          ["self.valid_in_7","and_all__U2403.in1"],
          ["and_all__U2404.in0","and_all__U2403.out"],
          ["self.ready_out_0","and_all__U2404.in1"],
          ["self.ready_in_4","and_all__U2404.out"],
          ["self.valid_in_0","and_all__U2405.in0"],
          ["self.valid_in_1","and_all__U2405.in1"],
          ["and_all__U2406.in0","and_all__U2405.out"],
          ["self.valid_in_2","and_all__U2406.in1"],
          ["and_all__U2407.in0","and_all__U2406.out"],
          ["self.valid_in_3","and_all__U2407.in1"],
          ["and_all__U2408.in0","and_all__U2407.out"],
          ["self.valid_in_4","and_all__U2408.in1"],
          ["and_all__U2409.in0","and_all__U2408.out"],
          ["self.valid_in_6","and_all__U2409.in1"],
          ["and_all__U2410.in0","and_all__U2409.out"],
          ["self.valid_in_7","and_all__U2410.in1"],
          ["and_all__U2411.in0","and_all__U2410.out"],
          ["self.ready_out_0","and_all__U2411.in1"],
          ["self.ready_in_5","and_all__U2411.out"],
          ["self.valid_in_0","and_all__U2412.in0"],
          ["self.valid_in_1","and_all__U2412.in1"],
          ["and_all__U2413.in0","and_all__U2412.out"],
          ["self.valid_in_2","and_all__U2413.in1"],
          ["and_all__U2414.in0","and_all__U2413.out"],
          ["self.valid_in_3","and_all__U2414.in1"],
          ["and_all__U2415.in0","and_all__U2414.out"],
          ["self.valid_in_4","and_all__U2415.in1"],
          ["and_all__U2416.in0","and_all__U2415.out"],
          ["self.valid_in_5","and_all__U2416.in1"],
          ["and_all__U2417.in0","and_all__U2416.out"],
          ["self.valid_in_7","and_all__U2417.in1"],
          ["and_all__U2418.in0","and_all__U2417.out"],
          ["self.ready_out_0","and_all__U2418.in1"],
          ["self.ready_in_6","and_all__U2418.out"],
          ["self.valid_in_0","and_all__U2419.in0"],
          ["self.valid_in_1","and_all__U2419.in1"],
          ["and_all__U2420.in0","and_all__U2419.out"],
          ["self.valid_in_2","and_all__U2420.in1"],
          ["and_all__U2421.in0","and_all__U2420.out"],
          ["self.valid_in_3","and_all__U2421.in1"],
          ["and_all__U2422.in0","and_all__U2421.out"],
          ["self.valid_in_4","and_all__U2422.in1"],
          ["and_all__U2423.in0","and_all__U2422.out"],
          ["self.valid_in_5","and_all__U2423.in1"],
          ["and_all__U2424.in0","and_all__U2423.out"],
          ["self.valid_in_6","and_all__U2424.in1"],
          ["and_all__U2425.in0","and_all__U2424.out"],
          ["self.ready_out_0","and_all__U2425.in1"],
          ["self.ready_in_7","and_all__U2425.out"]
        ]
      },
      "flow_ctrl__U24":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U25":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U26":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U26.in0","and_all__U25.out"],
          ["self.ready_out_0","and_all__U26.in1"],
          ["self.ready_in_0","and_all__U26.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U2426":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_in_3","BitIn"],
          ["ready_in_3","Bit"],
          ["valid_in_4","BitIn"],
          ["ready_in_4","Bit"],
          ["valid_in_5","BitIn"],
          ["ready_in_5","Bit"],
          ["valid_in_6","BitIn"],
          ["ready_in_6","Bit"],
          ["valid_in_7","BitIn"],
          ["ready_in_7","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U2427":{
            "modref":"corebit.and"
          },
          "and_all__U2428":{
            "modref":"corebit.and"
          },
          "and_all__U2429":{
            "modref":"corebit.and"
          },
          "and_all__U2430":{
            "modref":"corebit.and"
          },
          "and_all__U2431":{
            "modref":"corebit.and"
          },
          "and_all__U2432":{
            "modref":"corebit.and"
          },
          "and_all__U2433":{
            "modref":"corebit.and"
          },
          "and_all__U2434":{
            "modref":"corebit.and"
          },
          "and_all__U2435":{
            "modref":"corebit.and"
          },
          "and_all__U2436":{
            "modref":"corebit.and"
          },
          "and_all__U2437":{
            "modref":"corebit.and"
          },
          "and_all__U2438":{
            "modref":"corebit.and"
          },
          "and_all__U2439":{
            "modref":"corebit.and"
          },
          "and_all__U2440":{
            "modref":"corebit.and"
          },
          "and_all__U2441":{
            "modref":"corebit.and"
          },
          "and_all__U2442":{
            "modref":"corebit.and"
          },
          "and_all__U2443":{
            "modref":"corebit.and"
          },
          "and_all__U2444":{
            "modref":"corebit.and"
          },
          "and_all__U2445":{
            "modref":"corebit.and"
          },
          "and_all__U2446":{
            "modref":"corebit.and"
          },
          "and_all__U2447":{
            "modref":"corebit.and"
          },
          "and_all__U2448":{
            "modref":"corebit.and"
          },
          "and_all__U2449":{
            "modref":"corebit.and"
          },
          "and_all__U2450":{
            "modref":"corebit.and"
          },
          "and_all__U2451":{
            "modref":"corebit.and"
          },
          "and_all__U2452":{
            "modref":"corebit.and"
          },
          "and_all__U2453":{
            "modref":"corebit.and"
          },
          "and_all__U2454":{
            "modref":"corebit.and"
          },
          "and_all__U2455":{
            "modref":"corebit.and"
          },
          "and_all__U2456":{
            "modref":"corebit.and"
          },
          "and_all__U2457":{
            "modref":"corebit.and"
          },
          "and_all__U2458":{
            "modref":"corebit.and"
          },
          "and_all__U2459":{
            "modref":"corebit.and"
          },
          "and_all__U2460":{
            "modref":"corebit.and"
          },
          "and_all__U2461":{
            "modref":"corebit.and"
          },
          "and_all__U2462":{
            "modref":"corebit.and"
          },
          "and_all__U2463":{
            "modref":"corebit.and"
          },
          "and_all__U2464":{
            "modref":"corebit.and"
          },
          "and_all__U2465":{
            "modref":"corebit.and"
          },
          "and_all__U2466":{
            "modref":"corebit.and"
          },
          "and_all__U2467":{
            "modref":"corebit.and"
          },
          "and_all__U2468":{
            "modref":"corebit.and"
          },
          "and_all__U2469":{
            "modref":"corebit.and"
          },
          "and_all__U2470":{
            "modref":"corebit.and"
          },
          "and_all__U2471":{
            "modref":"corebit.and"
          },
          "and_all__U2472":{
            "modref":"corebit.and"
          },
          "and_all__U2473":{
            "modref":"corebit.and"
          },
          "and_all__U2474":{
            "modref":"corebit.and"
          },
          "and_all__U2475":{
            "modref":"corebit.and"
          },
          "and_all__U2476":{
            "modref":"corebit.and"
          },
          "and_all__U2477":{
            "modref":"corebit.and"
          },
          "and_all__U2478":{
            "modref":"corebit.and"
          },
          "and_all__U2479":{
            "modref":"corebit.and"
          },
          "and_all__U2480":{
            "modref":"corebit.and"
          },
          "and_all__U2481":{
            "modref":"corebit.and"
          },
          "and_all__U2482":{
            "modref":"corebit.and"
          },
          "and_all__U2483":{
            "modref":"corebit.and"
          },
          "and_all__U2484":{
            "modref":"corebit.and"
          },
          "and_all__U2485":{
            "modref":"corebit.and"
          },
          "and_all__U2486":{
            "modref":"corebit.and"
          },
          "and_all__U2487":{
            "modref":"corebit.and"
          },
          "and_all__U2488":{
            "modref":"corebit.and"
          },
          "and_all__U2489":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U2427.in0"],
          ["self.valid_in_1","and_all__U2427.in1"],
          ["and_all__U2428.in0","and_all__U2427.out"],
          ["self.valid_in_2","and_all__U2428.in1"],
          ["and_all__U2429.in0","and_all__U2428.out"],
          ["self.valid_in_3","and_all__U2429.in1"],
          ["and_all__U2430.in0","and_all__U2429.out"],
          ["self.valid_in_4","and_all__U2430.in1"],
          ["and_all__U2431.in0","and_all__U2430.out"],
          ["self.valid_in_5","and_all__U2431.in1"],
          ["and_all__U2432.in0","and_all__U2431.out"],
          ["self.valid_in_6","and_all__U2432.in1"],
          ["and_all__U2433.in0","and_all__U2432.out"],
          ["self.valid_in_7","and_all__U2433.in1"],
          ["self.valid_out_0","and_all__U2433.out"],
          ["self.valid_in_1","and_all__U2434.in0"],
          ["self.valid_in_2","and_all__U2434.in1"],
          ["and_all__U2435.in0","and_all__U2434.out"],
          ["self.valid_in_3","and_all__U2435.in1"],
          ["and_all__U2436.in0","and_all__U2435.out"],
          ["self.valid_in_4","and_all__U2436.in1"],
          ["and_all__U2437.in0","and_all__U2436.out"],
          ["self.valid_in_5","and_all__U2437.in1"],
          ["and_all__U2438.in0","and_all__U2437.out"],
          ["self.valid_in_6","and_all__U2438.in1"],
          ["and_all__U2439.in0","and_all__U2438.out"],
          ["self.valid_in_7","and_all__U2439.in1"],
          ["and_all__U2440.in0","and_all__U2439.out"],
          ["self.ready_out_0","and_all__U2440.in1"],
          ["self.ready_in_0","and_all__U2440.out"],
          ["self.valid_in_0","and_all__U2441.in0"],
          ["self.valid_in_2","and_all__U2441.in1"],
          ["and_all__U2442.in0","and_all__U2441.out"],
          ["self.valid_in_3","and_all__U2442.in1"],
          ["and_all__U2443.in0","and_all__U2442.out"],
          ["self.valid_in_4","and_all__U2443.in1"],
          ["and_all__U2444.in0","and_all__U2443.out"],
          ["self.valid_in_5","and_all__U2444.in1"],
          ["and_all__U2445.in0","and_all__U2444.out"],
          ["self.valid_in_6","and_all__U2445.in1"],
          ["and_all__U2446.in0","and_all__U2445.out"],
          ["self.valid_in_7","and_all__U2446.in1"],
          ["and_all__U2447.in0","and_all__U2446.out"],
          ["self.ready_out_0","and_all__U2447.in1"],
          ["self.ready_in_1","and_all__U2447.out"],
          ["self.valid_in_0","and_all__U2448.in0"],
          ["self.valid_in_1","and_all__U2448.in1"],
          ["and_all__U2449.in0","and_all__U2448.out"],
          ["self.valid_in_3","and_all__U2449.in1"],
          ["and_all__U2450.in0","and_all__U2449.out"],
          ["self.valid_in_4","and_all__U2450.in1"],
          ["and_all__U2451.in0","and_all__U2450.out"],
          ["self.valid_in_5","and_all__U2451.in1"],
          ["and_all__U2452.in0","and_all__U2451.out"],
          ["self.valid_in_6","and_all__U2452.in1"],
          ["and_all__U2453.in0","and_all__U2452.out"],
          ["self.valid_in_7","and_all__U2453.in1"],
          ["and_all__U2454.in0","and_all__U2453.out"],
          ["self.ready_out_0","and_all__U2454.in1"],
          ["self.ready_in_2","and_all__U2454.out"],
          ["self.valid_in_0","and_all__U2455.in0"],
          ["self.valid_in_1","and_all__U2455.in1"],
          ["and_all__U2456.in0","and_all__U2455.out"],
          ["self.valid_in_2","and_all__U2456.in1"],
          ["and_all__U2457.in0","and_all__U2456.out"],
          ["self.valid_in_4","and_all__U2457.in1"],
          ["and_all__U2458.in0","and_all__U2457.out"],
          ["self.valid_in_5","and_all__U2458.in1"],
          ["and_all__U2459.in0","and_all__U2458.out"],
          ["self.valid_in_6","and_all__U2459.in1"],
          ["and_all__U2460.in0","and_all__U2459.out"],
          ["self.valid_in_7","and_all__U2460.in1"],
          ["and_all__U2461.in0","and_all__U2460.out"],
          ["self.ready_out_0","and_all__U2461.in1"],
          ["self.ready_in_3","and_all__U2461.out"],
          ["self.valid_in_0","and_all__U2462.in0"],
          ["self.valid_in_1","and_all__U2462.in1"],
          ["and_all__U2463.in0","and_all__U2462.out"],
          ["self.valid_in_2","and_all__U2463.in1"],
          ["and_all__U2464.in0","and_all__U2463.out"],
          ["self.valid_in_3","and_all__U2464.in1"],
          ["and_all__U2465.in0","and_all__U2464.out"],
          ["self.valid_in_5","and_all__U2465.in1"],
          ["and_all__U2466.in0","and_all__U2465.out"],
          ["self.valid_in_6","and_all__U2466.in1"],
          ["and_all__U2467.in0","and_all__U2466.out"],
          ["self.valid_in_7","and_all__U2467.in1"],
          ["and_all__U2468.in0","and_all__U2467.out"],
          ["self.ready_out_0","and_all__U2468.in1"],
          ["self.ready_in_4","and_all__U2468.out"],
          ["self.valid_in_0","and_all__U2469.in0"],
          ["self.valid_in_1","and_all__U2469.in1"],
          ["and_all__U2470.in0","and_all__U2469.out"],
          ["self.valid_in_2","and_all__U2470.in1"],
          ["and_all__U2471.in0","and_all__U2470.out"],
          ["self.valid_in_3","and_all__U2471.in1"],
          ["and_all__U2472.in0","and_all__U2471.out"],
          ["self.valid_in_4","and_all__U2472.in1"],
          ["and_all__U2473.in0","and_all__U2472.out"],
          ["self.valid_in_6","and_all__U2473.in1"],
          ["and_all__U2474.in0","and_all__U2473.out"],
          ["self.valid_in_7","and_all__U2474.in1"],
          ["and_all__U2475.in0","and_all__U2474.out"],
          ["self.ready_out_0","and_all__U2475.in1"],
          ["self.ready_in_5","and_all__U2475.out"],
          ["self.valid_in_0","and_all__U2476.in0"],
          ["self.valid_in_1","and_all__U2476.in1"],
          ["and_all__U2477.in0","and_all__U2476.out"],
          ["self.valid_in_2","and_all__U2477.in1"],
          ["and_all__U2478.in0","and_all__U2477.out"],
          ["self.valid_in_3","and_all__U2478.in1"],
          ["and_all__U2479.in0","and_all__U2478.out"],
          ["self.valid_in_4","and_all__U2479.in1"],
          ["and_all__U2480.in0","and_all__U2479.out"],
          ["self.valid_in_5","and_all__U2480.in1"],
          ["and_all__U2481.in0","and_all__U2480.out"],
          ["self.valid_in_7","and_all__U2481.in1"],
          ["and_all__U2482.in0","and_all__U2481.out"],
          ["self.ready_out_0","and_all__U2482.in1"],
          ["self.ready_in_6","and_all__U2482.out"],
          ["self.valid_in_0","and_all__U2483.in0"],
          ["self.valid_in_1","and_all__U2483.in1"],
          ["and_all__U2484.in0","and_all__U2483.out"],
          ["self.valid_in_2","and_all__U2484.in1"],
          ["and_all__U2485.in0","and_all__U2484.out"],
          ["self.valid_in_3","and_all__U2485.in1"],
          ["and_all__U2486.in0","and_all__U2485.out"],
          ["self.valid_in_4","and_all__U2486.in1"],
          ["and_all__U2487.in0","and_all__U2486.out"],
          ["self.valid_in_5","and_all__U2487.in1"],
          ["and_all__U2488.in0","and_all__U2487.out"],
          ["self.valid_in_6","and_all__U2488.in1"],
          ["and_all__U2489.in0","and_all__U2488.out"],
          ["self.ready_out_0","and_all__U2489.in1"],
          ["self.ready_in_7","and_all__U2489.out"]
        ]
      },
      "flow_ctrl__U27":{
        "type":["Record",[
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U28":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.valid_out_0","and_all__U28.out"]
        ]
      },
      "flow_ctrl__U29":{
        "type":["Record",[
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U30":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.valid_out_0","and_all__U30.out"]
        ]
      },
      "flow_ctrl__U2921":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_in_3","BitIn"],
          ["ready_in_3","Bit"],
          ["valid_in_4","BitIn"],
          ["ready_in_4","Bit"],
          ["valid_in_5","BitIn"],
          ["ready_in_5","Bit"],
          ["valid_in_6","BitIn"],
          ["ready_in_6","Bit"],
          ["valid_in_7","BitIn"],
          ["ready_in_7","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U2922":{
            "modref":"corebit.and"
          },
          "and_all__U2923":{
            "modref":"corebit.and"
          },
          "and_all__U2924":{
            "modref":"corebit.and"
          },
          "and_all__U2925":{
            "modref":"corebit.and"
          },
          "and_all__U2926":{
            "modref":"corebit.and"
          },
          "and_all__U2927":{
            "modref":"corebit.and"
          },
          "and_all__U2928":{
            "modref":"corebit.and"
          },
          "and_all__U2929":{
            "modref":"corebit.and"
          },
          "and_all__U2930":{
            "modref":"corebit.and"
          },
          "and_all__U2931":{
            "modref":"corebit.and"
          },
          "and_all__U2932":{
            "modref":"corebit.and"
          },
          "and_all__U2933":{
            "modref":"corebit.and"
          },
          "and_all__U2934":{
            "modref":"corebit.and"
          },
          "and_all__U2935":{
            "modref":"corebit.and"
          },
          "and_all__U2936":{
            "modref":"corebit.and"
          },
          "and_all__U2937":{
            "modref":"corebit.and"
          },
          "and_all__U2938":{
            "modref":"corebit.and"
          },
          "and_all__U2939":{
            "modref":"corebit.and"
          },
          "and_all__U2940":{
            "modref":"corebit.and"
          },
          "and_all__U2941":{
            "modref":"corebit.and"
          },
          "and_all__U2942":{
            "modref":"corebit.and"
          },
          "and_all__U2943":{
            "modref":"corebit.and"
          },
          "and_all__U2944":{
            "modref":"corebit.and"
          },
          "and_all__U2945":{
            "modref":"corebit.and"
          },
          "and_all__U2946":{
            "modref":"corebit.and"
          },
          "and_all__U2947":{
            "modref":"corebit.and"
          },
          "and_all__U2948":{
            "modref":"corebit.and"
          },
          "and_all__U2949":{
            "modref":"corebit.and"
          },
          "and_all__U2950":{
            "modref":"corebit.and"
          },
          "and_all__U2951":{
            "modref":"corebit.and"
          },
          "and_all__U2952":{
            "modref":"corebit.and"
          },
          "and_all__U2953":{
            "modref":"corebit.and"
          },
          "and_all__U2954":{
            "modref":"corebit.and"
          },
          "and_all__U2955":{
            "modref":"corebit.and"
          },
          "and_all__U2956":{
            "modref":"corebit.and"
          },
          "and_all__U2957":{
            "modref":"corebit.and"
          },
          "and_all__U2958":{
            "modref":"corebit.and"
          },
          "and_all__U2959":{
            "modref":"corebit.and"
          },
          "and_all__U2960":{
            "modref":"corebit.and"
          },
          "and_all__U2961":{
            "modref":"corebit.and"
          },
          "and_all__U2962":{
            "modref":"corebit.and"
          },
          "and_all__U2963":{
            "modref":"corebit.and"
          },
          "and_all__U2964":{
            "modref":"corebit.and"
          },
          "and_all__U2965":{
            "modref":"corebit.and"
          },
          "and_all__U2966":{
            "modref":"corebit.and"
          },
          "and_all__U2967":{
            "modref":"corebit.and"
          },
          "and_all__U2968":{
            "modref":"corebit.and"
          },
          "and_all__U2969":{
            "modref":"corebit.and"
          },
          "and_all__U2970":{
            "modref":"corebit.and"
          },
          "and_all__U2971":{
            "modref":"corebit.and"
          },
          "and_all__U2972":{
            "modref":"corebit.and"
          },
          "and_all__U2973":{
            "modref":"corebit.and"
          },
          "and_all__U2974":{
            "modref":"corebit.and"
          },
          "and_all__U2975":{
            "modref":"corebit.and"
          },
          "and_all__U2976":{
            "modref":"corebit.and"
          },
          "and_all__U2977":{
            "modref":"corebit.and"
          },
          "and_all__U2978":{
            "modref":"corebit.and"
          },
          "and_all__U2979":{
            "modref":"corebit.and"
          },
          "and_all__U2980":{
            "modref":"corebit.and"
          },
          "and_all__U2981":{
            "modref":"corebit.and"
          },
          "and_all__U2982":{
            "modref":"corebit.and"
          },
          "and_all__U2983":{
            "modref":"corebit.and"
          },
          "and_all__U2984":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U2922.in0"],
          ["self.valid_in_1","and_all__U2922.in1"],
          ["and_all__U2923.in0","and_all__U2922.out"],
          ["self.valid_in_2","and_all__U2923.in1"],
          ["and_all__U2924.in0","and_all__U2923.out"],
          ["self.valid_in_3","and_all__U2924.in1"],
          ["and_all__U2925.in0","and_all__U2924.out"],
          ["self.valid_in_4","and_all__U2925.in1"],
          ["and_all__U2926.in0","and_all__U2925.out"],
          ["self.valid_in_5","and_all__U2926.in1"],
          ["and_all__U2927.in0","and_all__U2926.out"],
          ["self.valid_in_6","and_all__U2927.in1"],
          ["and_all__U2928.in0","and_all__U2927.out"],
          ["self.valid_in_7","and_all__U2928.in1"],
          ["self.valid_out_0","and_all__U2928.out"],
          ["self.valid_in_1","and_all__U2929.in0"],
          ["self.valid_in_2","and_all__U2929.in1"],
          ["and_all__U2930.in0","and_all__U2929.out"],
          ["self.valid_in_3","and_all__U2930.in1"],
          ["and_all__U2931.in0","and_all__U2930.out"],
          ["self.valid_in_4","and_all__U2931.in1"],
          ["and_all__U2932.in0","and_all__U2931.out"],
          ["self.valid_in_5","and_all__U2932.in1"],
          ["and_all__U2933.in0","and_all__U2932.out"],
          ["self.valid_in_6","and_all__U2933.in1"],
          ["and_all__U2934.in0","and_all__U2933.out"],
          ["self.valid_in_7","and_all__U2934.in1"],
          ["and_all__U2935.in0","and_all__U2934.out"],
          ["self.ready_out_0","and_all__U2935.in1"],
          ["self.ready_in_0","and_all__U2935.out"],
          ["self.valid_in_0","and_all__U2936.in0"],
          ["self.valid_in_2","and_all__U2936.in1"],
          ["and_all__U2937.in0","and_all__U2936.out"],
          ["self.valid_in_3","and_all__U2937.in1"],
          ["and_all__U2938.in0","and_all__U2937.out"],
          ["self.valid_in_4","and_all__U2938.in1"],
          ["and_all__U2939.in0","and_all__U2938.out"],
          ["self.valid_in_5","and_all__U2939.in1"],
          ["and_all__U2940.in0","and_all__U2939.out"],
          ["self.valid_in_6","and_all__U2940.in1"],
          ["and_all__U2941.in0","and_all__U2940.out"],
          ["self.valid_in_7","and_all__U2941.in1"],
          ["and_all__U2942.in0","and_all__U2941.out"],
          ["self.ready_out_0","and_all__U2942.in1"],
          ["self.ready_in_1","and_all__U2942.out"],
          ["self.valid_in_0","and_all__U2943.in0"],
          ["self.valid_in_1","and_all__U2943.in1"],
          ["and_all__U2944.in0","and_all__U2943.out"],
          ["self.valid_in_3","and_all__U2944.in1"],
          ["and_all__U2945.in0","and_all__U2944.out"],
          ["self.valid_in_4","and_all__U2945.in1"],
          ["and_all__U2946.in0","and_all__U2945.out"],
          ["self.valid_in_5","and_all__U2946.in1"],
          ["and_all__U2947.in0","and_all__U2946.out"],
          ["self.valid_in_6","and_all__U2947.in1"],
          ["and_all__U2948.in0","and_all__U2947.out"],
          ["self.valid_in_7","and_all__U2948.in1"],
          ["and_all__U2949.in0","and_all__U2948.out"],
          ["self.ready_out_0","and_all__U2949.in1"],
          ["self.ready_in_2","and_all__U2949.out"],
          ["self.valid_in_0","and_all__U2950.in0"],
          ["self.valid_in_1","and_all__U2950.in1"],
          ["and_all__U2951.in0","and_all__U2950.out"],
          ["self.valid_in_2","and_all__U2951.in1"],
          ["and_all__U2952.in0","and_all__U2951.out"],
          ["self.valid_in_4","and_all__U2952.in1"],
          ["and_all__U2953.in0","and_all__U2952.out"],
          ["self.valid_in_5","and_all__U2953.in1"],
          ["and_all__U2954.in0","and_all__U2953.out"],
          ["self.valid_in_6","and_all__U2954.in1"],
          ["and_all__U2955.in0","and_all__U2954.out"],
          ["self.valid_in_7","and_all__U2955.in1"],
          ["and_all__U2956.in0","and_all__U2955.out"],
          ["self.ready_out_0","and_all__U2956.in1"],
          ["self.ready_in_3","and_all__U2956.out"],
          ["self.valid_in_0","and_all__U2957.in0"],
          ["self.valid_in_1","and_all__U2957.in1"],
          ["and_all__U2958.in0","and_all__U2957.out"],
          ["self.valid_in_2","and_all__U2958.in1"],
          ["and_all__U2959.in0","and_all__U2958.out"],
          ["self.valid_in_3","and_all__U2959.in1"],
          ["and_all__U2960.in0","and_all__U2959.out"],
          ["self.valid_in_5","and_all__U2960.in1"],
          ["and_all__U2961.in0","and_all__U2960.out"],
          ["self.valid_in_6","and_all__U2961.in1"],
          ["and_all__U2962.in0","and_all__U2961.out"],
          ["self.valid_in_7","and_all__U2962.in1"],
          ["and_all__U2963.in0","and_all__U2962.out"],
          ["self.ready_out_0","and_all__U2963.in1"],
          ["self.ready_in_4","and_all__U2963.out"],
          ["self.valid_in_0","and_all__U2964.in0"],
          ["self.valid_in_1","and_all__U2964.in1"],
          ["and_all__U2965.in0","and_all__U2964.out"],
          ["self.valid_in_2","and_all__U2965.in1"],
          ["and_all__U2966.in0","and_all__U2965.out"],
          ["self.valid_in_3","and_all__U2966.in1"],
          ["and_all__U2967.in0","and_all__U2966.out"],
          ["self.valid_in_4","and_all__U2967.in1"],
          ["and_all__U2968.in0","and_all__U2967.out"],
          ["self.valid_in_6","and_all__U2968.in1"],
          ["and_all__U2969.in0","and_all__U2968.out"],
          ["self.valid_in_7","and_all__U2969.in1"],
          ["and_all__U2970.in0","and_all__U2969.out"],
          ["self.ready_out_0","and_all__U2970.in1"],
          ["self.ready_in_5","and_all__U2970.out"],
          ["self.valid_in_0","and_all__U2971.in0"],
          ["self.valid_in_1","and_all__U2971.in1"],
          ["and_all__U2972.in0","and_all__U2971.out"],
          ["self.valid_in_2","and_all__U2972.in1"],
          ["and_all__U2973.in0","and_all__U2972.out"],
          ["self.valid_in_3","and_all__U2973.in1"],
          ["and_all__U2974.in0","and_all__U2973.out"],
          ["self.valid_in_4","and_all__U2974.in1"],
          ["and_all__U2975.in0","and_all__U2974.out"],
          ["self.valid_in_5","and_all__U2975.in1"],
          ["and_all__U2976.in0","and_all__U2975.out"],
          ["self.valid_in_7","and_all__U2976.in1"],
          ["and_all__U2977.in0","and_all__U2976.out"],
          ["self.ready_out_0","and_all__U2977.in1"],
          ["self.ready_in_6","and_all__U2977.out"],
          ["self.valid_in_0","and_all__U2978.in0"],
          ["self.valid_in_1","and_all__U2978.in1"],
          ["and_all__U2979.in0","and_all__U2978.out"],
          ["self.valid_in_2","and_all__U2979.in1"],
          ["and_all__U2980.in0","and_all__U2979.out"],
          ["self.valid_in_3","and_all__U2980.in1"],
          ["and_all__U2981.in0","and_all__U2980.out"],
          ["self.valid_in_4","and_all__U2981.in1"],
          ["and_all__U2982.in0","and_all__U2981.out"],
          ["self.valid_in_5","and_all__U2982.in1"],
          ["and_all__U2983.in0","and_all__U2982.out"],
          ["self.valid_in_6","and_all__U2983.in1"],
          ["and_all__U2984.in0","and_all__U2983.out"],
          ["self.ready_out_0","and_all__U2984.in1"],
          ["self.ready_in_7","and_all__U2984.out"]
        ]
      },
      "flow_ctrl__U2985":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_in_3","BitIn"],
          ["ready_in_3","Bit"],
          ["valid_in_4","BitIn"],
          ["ready_in_4","Bit"],
          ["valid_in_5","BitIn"],
          ["ready_in_5","Bit"],
          ["valid_in_6","BitIn"],
          ["ready_in_6","Bit"],
          ["valid_in_7","BitIn"],
          ["ready_in_7","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U2986":{
            "modref":"corebit.and"
          },
          "and_all__U2987":{
            "modref":"corebit.and"
          },
          "and_all__U2988":{
            "modref":"corebit.and"
          },
          "and_all__U2989":{
            "modref":"corebit.and"
          },
          "and_all__U2990":{
            "modref":"corebit.and"
          },
          "and_all__U2991":{
            "modref":"corebit.and"
          },
          "and_all__U2992":{
            "modref":"corebit.and"
          },
          "and_all__U2993":{
            "modref":"corebit.and"
          },
          "and_all__U2994":{
            "modref":"corebit.and"
          },
          "and_all__U2995":{
            "modref":"corebit.and"
          },
          "and_all__U2996":{
            "modref":"corebit.and"
          },
          "and_all__U2997":{
            "modref":"corebit.and"
          },
          "and_all__U2998":{
            "modref":"corebit.and"
          },
          "and_all__U2999":{
            "modref":"corebit.and"
          },
          "and_all__U3000":{
            "modref":"corebit.and"
          },
          "and_all__U3001":{
            "modref":"corebit.and"
          },
          "and_all__U3002":{
            "modref":"corebit.and"
          },
          "and_all__U3003":{
            "modref":"corebit.and"
          },
          "and_all__U3004":{
            "modref":"corebit.and"
          },
          "and_all__U3005":{
            "modref":"corebit.and"
          },
          "and_all__U3006":{
            "modref":"corebit.and"
          },
          "and_all__U3007":{
            "modref":"corebit.and"
          },
          "and_all__U3008":{
            "modref":"corebit.and"
          },
          "and_all__U3009":{
            "modref":"corebit.and"
          },
          "and_all__U3010":{
            "modref":"corebit.and"
          },
          "and_all__U3011":{
            "modref":"corebit.and"
          },
          "and_all__U3012":{
            "modref":"corebit.and"
          },
          "and_all__U3013":{
            "modref":"corebit.and"
          },
          "and_all__U3014":{
            "modref":"corebit.and"
          },
          "and_all__U3015":{
            "modref":"corebit.and"
          },
          "and_all__U3016":{
            "modref":"corebit.and"
          },
          "and_all__U3017":{
            "modref":"corebit.and"
          },
          "and_all__U3018":{
            "modref":"corebit.and"
          },
          "and_all__U3019":{
            "modref":"corebit.and"
          },
          "and_all__U3020":{
            "modref":"corebit.and"
          },
          "and_all__U3021":{
            "modref":"corebit.and"
          },
          "and_all__U3022":{
            "modref":"corebit.and"
          },
          "and_all__U3023":{
            "modref":"corebit.and"
          },
          "and_all__U3024":{
            "modref":"corebit.and"
          },
          "and_all__U3025":{
            "modref":"corebit.and"
          },
          "and_all__U3026":{
            "modref":"corebit.and"
          },
          "and_all__U3027":{
            "modref":"corebit.and"
          },
          "and_all__U3028":{
            "modref":"corebit.and"
          },
          "and_all__U3029":{
            "modref":"corebit.and"
          },
          "and_all__U3030":{
            "modref":"corebit.and"
          },
          "and_all__U3031":{
            "modref":"corebit.and"
          },
          "and_all__U3032":{
            "modref":"corebit.and"
          },
          "and_all__U3033":{
            "modref":"corebit.and"
          },
          "and_all__U3034":{
            "modref":"corebit.and"
          },
          "and_all__U3035":{
            "modref":"corebit.and"
          },
          "and_all__U3036":{
            "modref":"corebit.and"
          },
          "and_all__U3037":{
            "modref":"corebit.and"
          },
          "and_all__U3038":{
            "modref":"corebit.and"
          },
          "and_all__U3039":{
            "modref":"corebit.and"
          },
          "and_all__U3040":{
            "modref":"corebit.and"
          },
          "and_all__U3041":{
            "modref":"corebit.and"
          },
          "and_all__U3042":{
            "modref":"corebit.and"
          },
          "and_all__U3043":{
            "modref":"corebit.and"
          },
          "and_all__U3044":{
            "modref":"corebit.and"
          },
          "and_all__U3045":{
            "modref":"corebit.and"
          },
          "and_all__U3046":{
            "modref":"corebit.and"
          },
          "and_all__U3047":{
            "modref":"corebit.and"
          },
          "and_all__U3048":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U2986.in0"],
          ["self.valid_in_1","and_all__U2986.in1"],
          ["and_all__U2987.in0","and_all__U2986.out"],
          ["self.valid_in_2","and_all__U2987.in1"],
          ["and_all__U2988.in0","and_all__U2987.out"],
          ["self.valid_in_3","and_all__U2988.in1"],
          ["and_all__U2989.in0","and_all__U2988.out"],
          ["self.valid_in_4","and_all__U2989.in1"],
          ["and_all__U2990.in0","and_all__U2989.out"],
          ["self.valid_in_5","and_all__U2990.in1"],
          ["and_all__U2991.in0","and_all__U2990.out"],
          ["self.valid_in_6","and_all__U2991.in1"],
          ["and_all__U2992.in0","and_all__U2991.out"],
          ["self.valid_in_7","and_all__U2992.in1"],
          ["self.valid_out_0","and_all__U2992.out"],
          ["self.valid_in_1","and_all__U2993.in0"],
          ["self.valid_in_2","and_all__U2993.in1"],
          ["and_all__U2994.in0","and_all__U2993.out"],
          ["self.valid_in_3","and_all__U2994.in1"],
          ["and_all__U2995.in0","and_all__U2994.out"],
          ["self.valid_in_4","and_all__U2995.in1"],
          ["and_all__U2996.in0","and_all__U2995.out"],
          ["self.valid_in_5","and_all__U2996.in1"],
          ["and_all__U2997.in0","and_all__U2996.out"],
          ["self.valid_in_6","and_all__U2997.in1"],
          ["and_all__U2998.in0","and_all__U2997.out"],
          ["self.valid_in_7","and_all__U2998.in1"],
          ["and_all__U2999.in0","and_all__U2998.out"],
          ["self.ready_out_0","and_all__U2999.in1"],
          ["self.ready_in_0","and_all__U2999.out"],
          ["self.valid_in_0","and_all__U3000.in0"],
          ["self.valid_in_2","and_all__U3000.in1"],
          ["and_all__U3001.in0","and_all__U3000.out"],
          ["self.valid_in_3","and_all__U3001.in1"],
          ["and_all__U3002.in0","and_all__U3001.out"],
          ["self.valid_in_4","and_all__U3002.in1"],
          ["and_all__U3003.in0","and_all__U3002.out"],
          ["self.valid_in_5","and_all__U3003.in1"],
          ["and_all__U3004.in0","and_all__U3003.out"],
          ["self.valid_in_6","and_all__U3004.in1"],
          ["and_all__U3005.in0","and_all__U3004.out"],
          ["self.valid_in_7","and_all__U3005.in1"],
          ["and_all__U3006.in0","and_all__U3005.out"],
          ["self.ready_out_0","and_all__U3006.in1"],
          ["self.ready_in_1","and_all__U3006.out"],
          ["self.valid_in_0","and_all__U3007.in0"],
          ["self.valid_in_1","and_all__U3007.in1"],
          ["and_all__U3008.in0","and_all__U3007.out"],
          ["self.valid_in_3","and_all__U3008.in1"],
          ["and_all__U3009.in0","and_all__U3008.out"],
          ["self.valid_in_4","and_all__U3009.in1"],
          ["and_all__U3010.in0","and_all__U3009.out"],
          ["self.valid_in_5","and_all__U3010.in1"],
          ["and_all__U3011.in0","and_all__U3010.out"],
          ["self.valid_in_6","and_all__U3011.in1"],
          ["and_all__U3012.in0","and_all__U3011.out"],
          ["self.valid_in_7","and_all__U3012.in1"],
          ["and_all__U3013.in0","and_all__U3012.out"],
          ["self.ready_out_0","and_all__U3013.in1"],
          ["self.ready_in_2","and_all__U3013.out"],
          ["self.valid_in_0","and_all__U3014.in0"],
          ["self.valid_in_1","and_all__U3014.in1"],
          ["and_all__U3015.in0","and_all__U3014.out"],
          ["self.valid_in_2","and_all__U3015.in1"],
          ["and_all__U3016.in0","and_all__U3015.out"],
          ["self.valid_in_4","and_all__U3016.in1"],
          ["and_all__U3017.in0","and_all__U3016.out"],
          ["self.valid_in_5","and_all__U3017.in1"],
          ["and_all__U3018.in0","and_all__U3017.out"],
          ["self.valid_in_6","and_all__U3018.in1"],
          ["and_all__U3019.in0","and_all__U3018.out"],
          ["self.valid_in_7","and_all__U3019.in1"],
          ["and_all__U3020.in0","and_all__U3019.out"],
          ["self.ready_out_0","and_all__U3020.in1"],
          ["self.ready_in_3","and_all__U3020.out"],
          ["self.valid_in_0","and_all__U3021.in0"],
          ["self.valid_in_1","and_all__U3021.in1"],
          ["and_all__U3022.in0","and_all__U3021.out"],
          ["self.valid_in_2","and_all__U3022.in1"],
          ["and_all__U3023.in0","and_all__U3022.out"],
          ["self.valid_in_3","and_all__U3023.in1"],
          ["and_all__U3024.in0","and_all__U3023.out"],
          ["self.valid_in_5","and_all__U3024.in1"],
          ["and_all__U3025.in0","and_all__U3024.out"],
          ["self.valid_in_6","and_all__U3025.in1"],
          ["and_all__U3026.in0","and_all__U3025.out"],
          ["self.valid_in_7","and_all__U3026.in1"],
          ["and_all__U3027.in0","and_all__U3026.out"],
          ["self.ready_out_0","and_all__U3027.in1"],
          ["self.ready_in_4","and_all__U3027.out"],
          ["self.valid_in_0","and_all__U3028.in0"],
          ["self.valid_in_1","and_all__U3028.in1"],
          ["and_all__U3029.in0","and_all__U3028.out"],
          ["self.valid_in_2","and_all__U3029.in1"],
          ["and_all__U3030.in0","and_all__U3029.out"],
          ["self.valid_in_3","and_all__U3030.in1"],
          ["and_all__U3031.in0","and_all__U3030.out"],
          ["self.valid_in_4","and_all__U3031.in1"],
          ["and_all__U3032.in0","and_all__U3031.out"],
          ["self.valid_in_6","and_all__U3032.in1"],
          ["and_all__U3033.in0","and_all__U3032.out"],
          ["self.valid_in_7","and_all__U3033.in1"],
          ["and_all__U3034.in0","and_all__U3033.out"],
          ["self.ready_out_0","and_all__U3034.in1"],
          ["self.ready_in_5","and_all__U3034.out"],
          ["self.valid_in_0","and_all__U3035.in0"],
          ["self.valid_in_1","and_all__U3035.in1"],
          ["and_all__U3036.in0","and_all__U3035.out"],
          ["self.valid_in_2","and_all__U3036.in1"],
          ["and_all__U3037.in0","and_all__U3036.out"],
          ["self.valid_in_3","and_all__U3037.in1"],
          ["and_all__U3038.in0","and_all__U3037.out"],
          ["self.valid_in_4","and_all__U3038.in1"],
          ["and_all__U3039.in0","and_all__U3038.out"],
          ["self.valid_in_5","and_all__U3039.in1"],
          ["and_all__U3040.in0","and_all__U3039.out"],
          ["self.valid_in_7","and_all__U3040.in1"],
          ["and_all__U3041.in0","and_all__U3040.out"],
          ["self.ready_out_0","and_all__U3041.in1"],
          ["self.ready_in_6","and_all__U3041.out"],
          ["self.valid_in_0","and_all__U3042.in0"],
          ["self.valid_in_1","and_all__U3042.in1"],
          ["and_all__U3043.in0","and_all__U3042.out"],
          ["self.valid_in_2","and_all__U3043.in1"],
          ["and_all__U3044.in0","and_all__U3043.out"],
          ["self.valid_in_3","and_all__U3044.in1"],
          ["and_all__U3045.in0","and_all__U3044.out"],
          ["self.valid_in_4","and_all__U3045.in1"],
          ["and_all__U3046.in0","and_all__U3045.out"],
          ["self.valid_in_5","and_all__U3046.in1"],
          ["and_all__U3047.in0","and_all__U3046.out"],
          ["self.valid_in_6","and_all__U3047.in1"],
          ["and_all__U3048.in0","and_all__U3047.out"],
          ["self.ready_out_0","and_all__U3048.in1"],
          ["self.ready_in_7","and_all__U3048.out"]
        ]
      },
      "flow_ctrl__U3":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U4":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U5":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U5.in0","and_all__U4.out"],
          ["self.ready_out_0","and_all__U5.in1"],
          ["self.ready_in_0","and_all__U5.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U3049":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_in_3","BitIn"],
          ["ready_in_3","Bit"],
          ["valid_in_4","BitIn"],
          ["ready_in_4","Bit"],
          ["valid_in_5","BitIn"],
          ["ready_in_5","Bit"],
          ["valid_in_6","BitIn"],
          ["ready_in_6","Bit"],
          ["valid_in_7","BitIn"],
          ["ready_in_7","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U3050":{
            "modref":"corebit.and"
          },
          "and_all__U3051":{
            "modref":"corebit.and"
          },
          "and_all__U3052":{
            "modref":"corebit.and"
          },
          "and_all__U3053":{
            "modref":"corebit.and"
          },
          "and_all__U3054":{
            "modref":"corebit.and"
          },
          "and_all__U3055":{
            "modref":"corebit.and"
          },
          "and_all__U3056":{
            "modref":"corebit.and"
          },
          "and_all__U3057":{
            "modref":"corebit.and"
          },
          "and_all__U3058":{
            "modref":"corebit.and"
          },
          "and_all__U3059":{
            "modref":"corebit.and"
          },
          "and_all__U3060":{
            "modref":"corebit.and"
          },
          "and_all__U3061":{
            "modref":"corebit.and"
          },
          "and_all__U3062":{
            "modref":"corebit.and"
          },
          "and_all__U3063":{
            "modref":"corebit.and"
          },
          "and_all__U3064":{
            "modref":"corebit.and"
          },
          "and_all__U3065":{
            "modref":"corebit.and"
          },
          "and_all__U3066":{
            "modref":"corebit.and"
          },
          "and_all__U3067":{
            "modref":"corebit.and"
          },
          "and_all__U3068":{
            "modref":"corebit.and"
          },
          "and_all__U3069":{
            "modref":"corebit.and"
          },
          "and_all__U3070":{
            "modref":"corebit.and"
          },
          "and_all__U3071":{
            "modref":"corebit.and"
          },
          "and_all__U3072":{
            "modref":"corebit.and"
          },
          "and_all__U3073":{
            "modref":"corebit.and"
          },
          "and_all__U3074":{
            "modref":"corebit.and"
          },
          "and_all__U3075":{
            "modref":"corebit.and"
          },
          "and_all__U3076":{
            "modref":"corebit.and"
          },
          "and_all__U3077":{
            "modref":"corebit.and"
          },
          "and_all__U3078":{
            "modref":"corebit.and"
          },
          "and_all__U3079":{
            "modref":"corebit.and"
          },
          "and_all__U3080":{
            "modref":"corebit.and"
          },
          "and_all__U3081":{
            "modref":"corebit.and"
          },
          "and_all__U3082":{
            "modref":"corebit.and"
          },
          "and_all__U3083":{
            "modref":"corebit.and"
          },
          "and_all__U3084":{
            "modref":"corebit.and"
          },
          "and_all__U3085":{
            "modref":"corebit.and"
          },
          "and_all__U3086":{
            "modref":"corebit.and"
          },
          "and_all__U3087":{
            "modref":"corebit.and"
          },
          "and_all__U3088":{
            "modref":"corebit.and"
          },
          "and_all__U3089":{
            "modref":"corebit.and"
          },
          "and_all__U3090":{
            "modref":"corebit.and"
          },
          "and_all__U3091":{
            "modref":"corebit.and"
          },
          "and_all__U3092":{
            "modref":"corebit.and"
          },
          "and_all__U3093":{
            "modref":"corebit.and"
          },
          "and_all__U3094":{
            "modref":"corebit.and"
          },
          "and_all__U3095":{
            "modref":"corebit.and"
          },
          "and_all__U3096":{
            "modref":"corebit.and"
          },
          "and_all__U3097":{
            "modref":"corebit.and"
          },
          "and_all__U3098":{
            "modref":"corebit.and"
          },
          "and_all__U3099":{
            "modref":"corebit.and"
          },
          "and_all__U3100":{
            "modref":"corebit.and"
          },
          "and_all__U3101":{
            "modref":"corebit.and"
          },
          "and_all__U3102":{
            "modref":"corebit.and"
          },
          "and_all__U3103":{
            "modref":"corebit.and"
          },
          "and_all__U3104":{
            "modref":"corebit.and"
          },
          "and_all__U3105":{
            "modref":"corebit.and"
          },
          "and_all__U3106":{
            "modref":"corebit.and"
          },
          "and_all__U3107":{
            "modref":"corebit.and"
          },
          "and_all__U3108":{
            "modref":"corebit.and"
          },
          "and_all__U3109":{
            "modref":"corebit.and"
          },
          "and_all__U3110":{
            "modref":"corebit.and"
          },
          "and_all__U3111":{
            "modref":"corebit.and"
          },
          "and_all__U3112":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U3050.in0"],
          ["self.valid_in_1","and_all__U3050.in1"],
          ["and_all__U3051.in0","and_all__U3050.out"],
          ["self.valid_in_2","and_all__U3051.in1"],
          ["and_all__U3052.in0","and_all__U3051.out"],
          ["self.valid_in_3","and_all__U3052.in1"],
          ["and_all__U3053.in0","and_all__U3052.out"],
          ["self.valid_in_4","and_all__U3053.in1"],
          ["and_all__U3054.in0","and_all__U3053.out"],
          ["self.valid_in_5","and_all__U3054.in1"],
          ["and_all__U3055.in0","and_all__U3054.out"],
          ["self.valid_in_6","and_all__U3055.in1"],
          ["and_all__U3056.in0","and_all__U3055.out"],
          ["self.valid_in_7","and_all__U3056.in1"],
          ["self.valid_out_0","and_all__U3056.out"],
          ["self.valid_in_1","and_all__U3057.in0"],
          ["self.valid_in_2","and_all__U3057.in1"],
          ["and_all__U3058.in0","and_all__U3057.out"],
          ["self.valid_in_3","and_all__U3058.in1"],
          ["and_all__U3059.in0","and_all__U3058.out"],
          ["self.valid_in_4","and_all__U3059.in1"],
          ["and_all__U3060.in0","and_all__U3059.out"],
          ["self.valid_in_5","and_all__U3060.in1"],
          ["and_all__U3061.in0","and_all__U3060.out"],
          ["self.valid_in_6","and_all__U3061.in1"],
          ["and_all__U3062.in0","and_all__U3061.out"],
          ["self.valid_in_7","and_all__U3062.in1"],
          ["and_all__U3063.in0","and_all__U3062.out"],
          ["self.ready_out_0","and_all__U3063.in1"],
          ["self.ready_in_0","and_all__U3063.out"],
          ["self.valid_in_0","and_all__U3064.in0"],
          ["self.valid_in_2","and_all__U3064.in1"],
          ["and_all__U3065.in0","and_all__U3064.out"],
          ["self.valid_in_3","and_all__U3065.in1"],
          ["and_all__U3066.in0","and_all__U3065.out"],
          ["self.valid_in_4","and_all__U3066.in1"],
          ["and_all__U3067.in0","and_all__U3066.out"],
          ["self.valid_in_5","and_all__U3067.in1"],
          ["and_all__U3068.in0","and_all__U3067.out"],
          ["self.valid_in_6","and_all__U3068.in1"],
          ["and_all__U3069.in0","and_all__U3068.out"],
          ["self.valid_in_7","and_all__U3069.in1"],
          ["and_all__U3070.in0","and_all__U3069.out"],
          ["self.ready_out_0","and_all__U3070.in1"],
          ["self.ready_in_1","and_all__U3070.out"],
          ["self.valid_in_0","and_all__U3071.in0"],
          ["self.valid_in_1","and_all__U3071.in1"],
          ["and_all__U3072.in0","and_all__U3071.out"],
          ["self.valid_in_3","and_all__U3072.in1"],
          ["and_all__U3073.in0","and_all__U3072.out"],
          ["self.valid_in_4","and_all__U3073.in1"],
          ["and_all__U3074.in0","and_all__U3073.out"],
          ["self.valid_in_5","and_all__U3074.in1"],
          ["and_all__U3075.in0","and_all__U3074.out"],
          ["self.valid_in_6","and_all__U3075.in1"],
          ["and_all__U3076.in0","and_all__U3075.out"],
          ["self.valid_in_7","and_all__U3076.in1"],
          ["and_all__U3077.in0","and_all__U3076.out"],
          ["self.ready_out_0","and_all__U3077.in1"],
          ["self.ready_in_2","and_all__U3077.out"],
          ["self.valid_in_0","and_all__U3078.in0"],
          ["self.valid_in_1","and_all__U3078.in1"],
          ["and_all__U3079.in0","and_all__U3078.out"],
          ["self.valid_in_2","and_all__U3079.in1"],
          ["and_all__U3080.in0","and_all__U3079.out"],
          ["self.valid_in_4","and_all__U3080.in1"],
          ["and_all__U3081.in0","and_all__U3080.out"],
          ["self.valid_in_5","and_all__U3081.in1"],
          ["and_all__U3082.in0","and_all__U3081.out"],
          ["self.valid_in_6","and_all__U3082.in1"],
          ["and_all__U3083.in0","and_all__U3082.out"],
          ["self.valid_in_7","and_all__U3083.in1"],
          ["and_all__U3084.in0","and_all__U3083.out"],
          ["self.ready_out_0","and_all__U3084.in1"],
          ["self.ready_in_3","and_all__U3084.out"],
          ["self.valid_in_0","and_all__U3085.in0"],
          ["self.valid_in_1","and_all__U3085.in1"],
          ["and_all__U3086.in0","and_all__U3085.out"],
          ["self.valid_in_2","and_all__U3086.in1"],
          ["and_all__U3087.in0","and_all__U3086.out"],
          ["self.valid_in_3","and_all__U3087.in1"],
          ["and_all__U3088.in0","and_all__U3087.out"],
          ["self.valid_in_5","and_all__U3088.in1"],
          ["and_all__U3089.in0","and_all__U3088.out"],
          ["self.valid_in_6","and_all__U3089.in1"],
          ["and_all__U3090.in0","and_all__U3089.out"],
          ["self.valid_in_7","and_all__U3090.in1"],
          ["and_all__U3091.in0","and_all__U3090.out"],
          ["self.ready_out_0","and_all__U3091.in1"],
          ["self.ready_in_4","and_all__U3091.out"],
          ["self.valid_in_0","and_all__U3092.in0"],
          ["self.valid_in_1","and_all__U3092.in1"],
          ["and_all__U3093.in0","and_all__U3092.out"],
          ["self.valid_in_2","and_all__U3093.in1"],
          ["and_all__U3094.in0","and_all__U3093.out"],
          ["self.valid_in_3","and_all__U3094.in1"],
          ["and_all__U3095.in0","and_all__U3094.out"],
          ["self.valid_in_4","and_all__U3095.in1"],
          ["and_all__U3096.in0","and_all__U3095.out"],
          ["self.valid_in_6","and_all__U3096.in1"],
          ["and_all__U3097.in0","and_all__U3096.out"],
          ["self.valid_in_7","and_all__U3097.in1"],
          ["and_all__U3098.in0","and_all__U3097.out"],
          ["self.ready_out_0","and_all__U3098.in1"],
          ["self.ready_in_5","and_all__U3098.out"],
          ["self.valid_in_0","and_all__U3099.in0"],
          ["self.valid_in_1","and_all__U3099.in1"],
          ["and_all__U3100.in0","and_all__U3099.out"],
          ["self.valid_in_2","and_all__U3100.in1"],
          ["and_all__U3101.in0","and_all__U3100.out"],
          ["self.valid_in_3","and_all__U3101.in1"],
          ["and_all__U3102.in0","and_all__U3101.out"],
          ["self.valid_in_4","and_all__U3102.in1"],
          ["and_all__U3103.in0","and_all__U3102.out"],
          ["self.valid_in_5","and_all__U3103.in1"],
          ["and_all__U3104.in0","and_all__U3103.out"],
          ["self.valid_in_7","and_all__U3104.in1"],
          ["and_all__U3105.in0","and_all__U3104.out"],
          ["self.ready_out_0","and_all__U3105.in1"],
          ["self.ready_in_6","and_all__U3105.out"],
          ["self.valid_in_0","and_all__U3106.in0"],
          ["self.valid_in_1","and_all__U3106.in1"],
          ["and_all__U3107.in0","and_all__U3106.out"],
          ["self.valid_in_2","and_all__U3107.in1"],
          ["and_all__U3108.in0","and_all__U3107.out"],
          ["self.valid_in_3","and_all__U3108.in1"],
          ["and_all__U3109.in0","and_all__U3108.out"],
          ["self.valid_in_4","and_all__U3109.in1"],
          ["and_all__U3110.in0","and_all__U3109.out"],
          ["self.valid_in_5","and_all__U3110.in1"],
          ["and_all__U3111.in0","and_all__U3110.out"],
          ["self.valid_in_6","and_all__U3111.in1"],
          ["and_all__U3112.in0","and_all__U3111.out"],
          ["self.ready_out_0","and_all__U3112.in1"],
          ["self.ready_in_7","and_all__U3112.out"]
        ]
      },
      "flow_ctrl__U31":{
        "type":["Record",[
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U32":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.valid_out_0","and_all__U32.out"]
        ]
      },
      "flow_ctrl__U3113":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_in_3","BitIn"],
          ["ready_in_3","Bit"],
          ["valid_in_4","BitIn"],
          ["ready_in_4","Bit"],
          ["valid_in_5","BitIn"],
          ["ready_in_5","Bit"],
          ["valid_in_6","BitIn"],
          ["ready_in_6","Bit"],
          ["valid_in_7","BitIn"],
          ["ready_in_7","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U3114":{
            "modref":"corebit.and"
          },
          "and_all__U3115":{
            "modref":"corebit.and"
          },
          "and_all__U3116":{
            "modref":"corebit.and"
          },
          "and_all__U3117":{
            "modref":"corebit.and"
          },
          "and_all__U3118":{
            "modref":"corebit.and"
          },
          "and_all__U3119":{
            "modref":"corebit.and"
          },
          "and_all__U3120":{
            "modref":"corebit.and"
          },
          "and_all__U3121":{
            "modref":"corebit.and"
          },
          "and_all__U3122":{
            "modref":"corebit.and"
          },
          "and_all__U3123":{
            "modref":"corebit.and"
          },
          "and_all__U3124":{
            "modref":"corebit.and"
          },
          "and_all__U3125":{
            "modref":"corebit.and"
          },
          "and_all__U3126":{
            "modref":"corebit.and"
          },
          "and_all__U3127":{
            "modref":"corebit.and"
          },
          "and_all__U3128":{
            "modref":"corebit.and"
          },
          "and_all__U3129":{
            "modref":"corebit.and"
          },
          "and_all__U3130":{
            "modref":"corebit.and"
          },
          "and_all__U3131":{
            "modref":"corebit.and"
          },
          "and_all__U3132":{
            "modref":"corebit.and"
          },
          "and_all__U3133":{
            "modref":"corebit.and"
          },
          "and_all__U3134":{
            "modref":"corebit.and"
          },
          "and_all__U3135":{
            "modref":"corebit.and"
          },
          "and_all__U3136":{
            "modref":"corebit.and"
          },
          "and_all__U3137":{
            "modref":"corebit.and"
          },
          "and_all__U3138":{
            "modref":"corebit.and"
          },
          "and_all__U3139":{
            "modref":"corebit.and"
          },
          "and_all__U3140":{
            "modref":"corebit.and"
          },
          "and_all__U3141":{
            "modref":"corebit.and"
          },
          "and_all__U3142":{
            "modref":"corebit.and"
          },
          "and_all__U3143":{
            "modref":"corebit.and"
          },
          "and_all__U3144":{
            "modref":"corebit.and"
          },
          "and_all__U3145":{
            "modref":"corebit.and"
          },
          "and_all__U3146":{
            "modref":"corebit.and"
          },
          "and_all__U3147":{
            "modref":"corebit.and"
          },
          "and_all__U3148":{
            "modref":"corebit.and"
          },
          "and_all__U3149":{
            "modref":"corebit.and"
          },
          "and_all__U3150":{
            "modref":"corebit.and"
          },
          "and_all__U3151":{
            "modref":"corebit.and"
          },
          "and_all__U3152":{
            "modref":"corebit.and"
          },
          "and_all__U3153":{
            "modref":"corebit.and"
          },
          "and_all__U3154":{
            "modref":"corebit.and"
          },
          "and_all__U3155":{
            "modref":"corebit.and"
          },
          "and_all__U3156":{
            "modref":"corebit.and"
          },
          "and_all__U3157":{
            "modref":"corebit.and"
          },
          "and_all__U3158":{
            "modref":"corebit.and"
          },
          "and_all__U3159":{
            "modref":"corebit.and"
          },
          "and_all__U3160":{
            "modref":"corebit.and"
          },
          "and_all__U3161":{
            "modref":"corebit.and"
          },
          "and_all__U3162":{
            "modref":"corebit.and"
          },
          "and_all__U3163":{
            "modref":"corebit.and"
          },
          "and_all__U3164":{
            "modref":"corebit.and"
          },
          "and_all__U3165":{
            "modref":"corebit.and"
          },
          "and_all__U3166":{
            "modref":"corebit.and"
          },
          "and_all__U3167":{
            "modref":"corebit.and"
          },
          "and_all__U3168":{
            "modref":"corebit.and"
          },
          "and_all__U3169":{
            "modref":"corebit.and"
          },
          "and_all__U3170":{
            "modref":"corebit.and"
          },
          "and_all__U3171":{
            "modref":"corebit.and"
          },
          "and_all__U3172":{
            "modref":"corebit.and"
          },
          "and_all__U3173":{
            "modref":"corebit.and"
          },
          "and_all__U3174":{
            "modref":"corebit.and"
          },
          "and_all__U3175":{
            "modref":"corebit.and"
          },
          "and_all__U3176":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U3114.in0"],
          ["self.valid_in_1","and_all__U3114.in1"],
          ["and_all__U3115.in0","and_all__U3114.out"],
          ["self.valid_in_2","and_all__U3115.in1"],
          ["and_all__U3116.in0","and_all__U3115.out"],
          ["self.valid_in_3","and_all__U3116.in1"],
          ["and_all__U3117.in0","and_all__U3116.out"],
          ["self.valid_in_4","and_all__U3117.in1"],
          ["and_all__U3118.in0","and_all__U3117.out"],
          ["self.valid_in_5","and_all__U3118.in1"],
          ["and_all__U3119.in0","and_all__U3118.out"],
          ["self.valid_in_6","and_all__U3119.in1"],
          ["and_all__U3120.in0","and_all__U3119.out"],
          ["self.valid_in_7","and_all__U3120.in1"],
          ["self.valid_out_0","and_all__U3120.out"],
          ["self.valid_in_1","and_all__U3121.in0"],
          ["self.valid_in_2","and_all__U3121.in1"],
          ["and_all__U3122.in0","and_all__U3121.out"],
          ["self.valid_in_3","and_all__U3122.in1"],
          ["and_all__U3123.in0","and_all__U3122.out"],
          ["self.valid_in_4","and_all__U3123.in1"],
          ["and_all__U3124.in0","and_all__U3123.out"],
          ["self.valid_in_5","and_all__U3124.in1"],
          ["and_all__U3125.in0","and_all__U3124.out"],
          ["self.valid_in_6","and_all__U3125.in1"],
          ["and_all__U3126.in0","and_all__U3125.out"],
          ["self.valid_in_7","and_all__U3126.in1"],
          ["and_all__U3127.in0","and_all__U3126.out"],
          ["self.ready_out_0","and_all__U3127.in1"],
          ["self.ready_in_0","and_all__U3127.out"],
          ["self.valid_in_0","and_all__U3128.in0"],
          ["self.valid_in_2","and_all__U3128.in1"],
          ["and_all__U3129.in0","and_all__U3128.out"],
          ["self.valid_in_3","and_all__U3129.in1"],
          ["and_all__U3130.in0","and_all__U3129.out"],
          ["self.valid_in_4","and_all__U3130.in1"],
          ["and_all__U3131.in0","and_all__U3130.out"],
          ["self.valid_in_5","and_all__U3131.in1"],
          ["and_all__U3132.in0","and_all__U3131.out"],
          ["self.valid_in_6","and_all__U3132.in1"],
          ["and_all__U3133.in0","and_all__U3132.out"],
          ["self.valid_in_7","and_all__U3133.in1"],
          ["and_all__U3134.in0","and_all__U3133.out"],
          ["self.ready_out_0","and_all__U3134.in1"],
          ["self.ready_in_1","and_all__U3134.out"],
          ["self.valid_in_0","and_all__U3135.in0"],
          ["self.valid_in_1","and_all__U3135.in1"],
          ["and_all__U3136.in0","and_all__U3135.out"],
          ["self.valid_in_3","and_all__U3136.in1"],
          ["and_all__U3137.in0","and_all__U3136.out"],
          ["self.valid_in_4","and_all__U3137.in1"],
          ["and_all__U3138.in0","and_all__U3137.out"],
          ["self.valid_in_5","and_all__U3138.in1"],
          ["and_all__U3139.in0","and_all__U3138.out"],
          ["self.valid_in_6","and_all__U3139.in1"],
          ["and_all__U3140.in0","and_all__U3139.out"],
          ["self.valid_in_7","and_all__U3140.in1"],
          ["and_all__U3141.in0","and_all__U3140.out"],
          ["self.ready_out_0","and_all__U3141.in1"],
          ["self.ready_in_2","and_all__U3141.out"],
          ["self.valid_in_0","and_all__U3142.in0"],
          ["self.valid_in_1","and_all__U3142.in1"],
          ["and_all__U3143.in0","and_all__U3142.out"],
          ["self.valid_in_2","and_all__U3143.in1"],
          ["and_all__U3144.in0","and_all__U3143.out"],
          ["self.valid_in_4","and_all__U3144.in1"],
          ["and_all__U3145.in0","and_all__U3144.out"],
          ["self.valid_in_5","and_all__U3145.in1"],
          ["and_all__U3146.in0","and_all__U3145.out"],
          ["self.valid_in_6","and_all__U3146.in1"],
          ["and_all__U3147.in0","and_all__U3146.out"],
          ["self.valid_in_7","and_all__U3147.in1"],
          ["and_all__U3148.in0","and_all__U3147.out"],
          ["self.ready_out_0","and_all__U3148.in1"],
          ["self.ready_in_3","and_all__U3148.out"],
          ["self.valid_in_0","and_all__U3149.in0"],
          ["self.valid_in_1","and_all__U3149.in1"],
          ["and_all__U3150.in0","and_all__U3149.out"],
          ["self.valid_in_2","and_all__U3150.in1"],
          ["and_all__U3151.in0","and_all__U3150.out"],
          ["self.valid_in_3","and_all__U3151.in1"],
          ["and_all__U3152.in0","and_all__U3151.out"],
          ["self.valid_in_5","and_all__U3152.in1"],
          ["and_all__U3153.in0","and_all__U3152.out"],
          ["self.valid_in_6","and_all__U3153.in1"],
          ["and_all__U3154.in0","and_all__U3153.out"],
          ["self.valid_in_7","and_all__U3154.in1"],
          ["and_all__U3155.in0","and_all__U3154.out"],
          ["self.ready_out_0","and_all__U3155.in1"],
          ["self.ready_in_4","and_all__U3155.out"],
          ["self.valid_in_0","and_all__U3156.in0"],
          ["self.valid_in_1","and_all__U3156.in1"],
          ["and_all__U3157.in0","and_all__U3156.out"],
          ["self.valid_in_2","and_all__U3157.in1"],
          ["and_all__U3158.in0","and_all__U3157.out"],
          ["self.valid_in_3","and_all__U3158.in1"],
          ["and_all__U3159.in0","and_all__U3158.out"],
          ["self.valid_in_4","and_all__U3159.in1"],
          ["and_all__U3160.in0","and_all__U3159.out"],
          ["self.valid_in_6","and_all__U3160.in1"],
          ["and_all__U3161.in0","and_all__U3160.out"],
          ["self.valid_in_7","and_all__U3161.in1"],
          ["and_all__U3162.in0","and_all__U3161.out"],
          ["self.ready_out_0","and_all__U3162.in1"],
          ["self.ready_in_5","and_all__U3162.out"],
          ["self.valid_in_0","and_all__U3163.in0"],
          ["self.valid_in_1","and_all__U3163.in1"],
          ["and_all__U3164.in0","and_all__U3163.out"],
          ["self.valid_in_2","and_all__U3164.in1"],
          ["and_all__U3165.in0","and_all__U3164.out"],
          ["self.valid_in_3","and_all__U3165.in1"],
          ["and_all__U3166.in0","and_all__U3165.out"],
          ["self.valid_in_4","and_all__U3166.in1"],
          ["and_all__U3167.in0","and_all__U3166.out"],
          ["self.valid_in_5","and_all__U3167.in1"],
          ["and_all__U3168.in0","and_all__U3167.out"],
          ["self.valid_in_7","and_all__U3168.in1"],
          ["and_all__U3169.in0","and_all__U3168.out"],
          ["self.ready_out_0","and_all__U3169.in1"],
          ["self.ready_in_6","and_all__U3169.out"],
          ["self.valid_in_0","and_all__U3170.in0"],
          ["self.valid_in_1","and_all__U3170.in1"],
          ["and_all__U3171.in0","and_all__U3170.out"],
          ["self.valid_in_2","and_all__U3171.in1"],
          ["and_all__U3172.in0","and_all__U3171.out"],
          ["self.valid_in_3","and_all__U3172.in1"],
          ["and_all__U3173.in0","and_all__U3172.out"],
          ["self.valid_in_4","and_all__U3173.in1"],
          ["and_all__U3174.in0","and_all__U3173.out"],
          ["self.valid_in_5","and_all__U3174.in1"],
          ["and_all__U3175.in0","and_all__U3174.out"],
          ["self.valid_in_6","and_all__U3175.in1"],
          ["and_all__U3176.in0","and_all__U3175.out"],
          ["self.ready_out_0","and_all__U3176.in1"],
          ["self.ready_in_7","and_all__U3176.out"]
        ]
      },
      "flow_ctrl__U3177":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_in_3","BitIn"],
          ["ready_in_3","Bit"],
          ["valid_in_4","BitIn"],
          ["ready_in_4","Bit"],
          ["valid_in_5","BitIn"],
          ["ready_in_5","Bit"],
          ["valid_in_6","BitIn"],
          ["ready_in_6","Bit"],
          ["valid_in_7","BitIn"],
          ["ready_in_7","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U3178":{
            "modref":"corebit.and"
          },
          "and_all__U3179":{
            "modref":"corebit.and"
          },
          "and_all__U3180":{
            "modref":"corebit.and"
          },
          "and_all__U3181":{
            "modref":"corebit.and"
          },
          "and_all__U3182":{
            "modref":"corebit.and"
          },
          "and_all__U3183":{
            "modref":"corebit.and"
          },
          "and_all__U3184":{
            "modref":"corebit.and"
          },
          "and_all__U3185":{
            "modref":"corebit.and"
          },
          "and_all__U3186":{
            "modref":"corebit.and"
          },
          "and_all__U3187":{
            "modref":"corebit.and"
          },
          "and_all__U3188":{
            "modref":"corebit.and"
          },
          "and_all__U3189":{
            "modref":"corebit.and"
          },
          "and_all__U3190":{
            "modref":"corebit.and"
          },
          "and_all__U3191":{
            "modref":"corebit.and"
          },
          "and_all__U3192":{
            "modref":"corebit.and"
          },
          "and_all__U3193":{
            "modref":"corebit.and"
          },
          "and_all__U3194":{
            "modref":"corebit.and"
          },
          "and_all__U3195":{
            "modref":"corebit.and"
          },
          "and_all__U3196":{
            "modref":"corebit.and"
          },
          "and_all__U3197":{
            "modref":"corebit.and"
          },
          "and_all__U3198":{
            "modref":"corebit.and"
          },
          "and_all__U3199":{
            "modref":"corebit.and"
          },
          "and_all__U3200":{
            "modref":"corebit.and"
          },
          "and_all__U3201":{
            "modref":"corebit.and"
          },
          "and_all__U3202":{
            "modref":"corebit.and"
          },
          "and_all__U3203":{
            "modref":"corebit.and"
          },
          "and_all__U3204":{
            "modref":"corebit.and"
          },
          "and_all__U3205":{
            "modref":"corebit.and"
          },
          "and_all__U3206":{
            "modref":"corebit.and"
          },
          "and_all__U3207":{
            "modref":"corebit.and"
          },
          "and_all__U3208":{
            "modref":"corebit.and"
          },
          "and_all__U3209":{
            "modref":"corebit.and"
          },
          "and_all__U3210":{
            "modref":"corebit.and"
          },
          "and_all__U3211":{
            "modref":"corebit.and"
          },
          "and_all__U3212":{
            "modref":"corebit.and"
          },
          "and_all__U3213":{
            "modref":"corebit.and"
          },
          "and_all__U3214":{
            "modref":"corebit.and"
          },
          "and_all__U3215":{
            "modref":"corebit.and"
          },
          "and_all__U3216":{
            "modref":"corebit.and"
          },
          "and_all__U3217":{
            "modref":"corebit.and"
          },
          "and_all__U3218":{
            "modref":"corebit.and"
          },
          "and_all__U3219":{
            "modref":"corebit.and"
          },
          "and_all__U3220":{
            "modref":"corebit.and"
          },
          "and_all__U3221":{
            "modref":"corebit.and"
          },
          "and_all__U3222":{
            "modref":"corebit.and"
          },
          "and_all__U3223":{
            "modref":"corebit.and"
          },
          "and_all__U3224":{
            "modref":"corebit.and"
          },
          "and_all__U3225":{
            "modref":"corebit.and"
          },
          "and_all__U3226":{
            "modref":"corebit.and"
          },
          "and_all__U3227":{
            "modref":"corebit.and"
          },
          "and_all__U3228":{
            "modref":"corebit.and"
          },
          "and_all__U3229":{
            "modref":"corebit.and"
          },
          "and_all__U3230":{
            "modref":"corebit.and"
          },
          "and_all__U3231":{
            "modref":"corebit.and"
          },
          "and_all__U3232":{
            "modref":"corebit.and"
          },
          "and_all__U3233":{
            "modref":"corebit.and"
          },
          "and_all__U3234":{
            "modref":"corebit.and"
          },
          "and_all__U3235":{
            "modref":"corebit.and"
          },
          "and_all__U3236":{
            "modref":"corebit.and"
          },
          "and_all__U3237":{
            "modref":"corebit.and"
          },
          "and_all__U3238":{
            "modref":"corebit.and"
          },
          "and_all__U3239":{
            "modref":"corebit.and"
          },
          "and_all__U3240":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U3178.in0"],
          ["self.valid_in_1","and_all__U3178.in1"],
          ["and_all__U3179.in0","and_all__U3178.out"],
          ["self.valid_in_2","and_all__U3179.in1"],
          ["and_all__U3180.in0","and_all__U3179.out"],
          ["self.valid_in_3","and_all__U3180.in1"],
          ["and_all__U3181.in0","and_all__U3180.out"],
          ["self.valid_in_4","and_all__U3181.in1"],
          ["and_all__U3182.in0","and_all__U3181.out"],
          ["self.valid_in_5","and_all__U3182.in1"],
          ["and_all__U3183.in0","and_all__U3182.out"],
          ["self.valid_in_6","and_all__U3183.in1"],
          ["and_all__U3184.in0","and_all__U3183.out"],
          ["self.valid_in_7","and_all__U3184.in1"],
          ["self.valid_out_0","and_all__U3184.out"],
          ["self.valid_in_1","and_all__U3185.in0"],
          ["self.valid_in_2","and_all__U3185.in1"],
          ["and_all__U3186.in0","and_all__U3185.out"],
          ["self.valid_in_3","and_all__U3186.in1"],
          ["and_all__U3187.in0","and_all__U3186.out"],
          ["self.valid_in_4","and_all__U3187.in1"],
          ["and_all__U3188.in0","and_all__U3187.out"],
          ["self.valid_in_5","and_all__U3188.in1"],
          ["and_all__U3189.in0","and_all__U3188.out"],
          ["self.valid_in_6","and_all__U3189.in1"],
          ["and_all__U3190.in0","and_all__U3189.out"],
          ["self.valid_in_7","and_all__U3190.in1"],
          ["and_all__U3191.in0","and_all__U3190.out"],
          ["self.ready_out_0","and_all__U3191.in1"],
          ["self.ready_in_0","and_all__U3191.out"],
          ["self.valid_in_0","and_all__U3192.in0"],
          ["self.valid_in_2","and_all__U3192.in1"],
          ["and_all__U3193.in0","and_all__U3192.out"],
          ["self.valid_in_3","and_all__U3193.in1"],
          ["and_all__U3194.in0","and_all__U3193.out"],
          ["self.valid_in_4","and_all__U3194.in1"],
          ["and_all__U3195.in0","and_all__U3194.out"],
          ["self.valid_in_5","and_all__U3195.in1"],
          ["and_all__U3196.in0","and_all__U3195.out"],
          ["self.valid_in_6","and_all__U3196.in1"],
          ["and_all__U3197.in0","and_all__U3196.out"],
          ["self.valid_in_7","and_all__U3197.in1"],
          ["and_all__U3198.in0","and_all__U3197.out"],
          ["self.ready_out_0","and_all__U3198.in1"],
          ["self.ready_in_1","and_all__U3198.out"],
          ["self.valid_in_0","and_all__U3199.in0"],
          ["self.valid_in_1","and_all__U3199.in1"],
          ["and_all__U3200.in0","and_all__U3199.out"],
          ["self.valid_in_3","and_all__U3200.in1"],
          ["and_all__U3201.in0","and_all__U3200.out"],
          ["self.valid_in_4","and_all__U3201.in1"],
          ["and_all__U3202.in0","and_all__U3201.out"],
          ["self.valid_in_5","and_all__U3202.in1"],
          ["and_all__U3203.in0","and_all__U3202.out"],
          ["self.valid_in_6","and_all__U3203.in1"],
          ["and_all__U3204.in0","and_all__U3203.out"],
          ["self.valid_in_7","and_all__U3204.in1"],
          ["and_all__U3205.in0","and_all__U3204.out"],
          ["self.ready_out_0","and_all__U3205.in1"],
          ["self.ready_in_2","and_all__U3205.out"],
          ["self.valid_in_0","and_all__U3206.in0"],
          ["self.valid_in_1","and_all__U3206.in1"],
          ["and_all__U3207.in0","and_all__U3206.out"],
          ["self.valid_in_2","and_all__U3207.in1"],
          ["and_all__U3208.in0","and_all__U3207.out"],
          ["self.valid_in_4","and_all__U3208.in1"],
          ["and_all__U3209.in0","and_all__U3208.out"],
          ["self.valid_in_5","and_all__U3209.in1"],
          ["and_all__U3210.in0","and_all__U3209.out"],
          ["self.valid_in_6","and_all__U3210.in1"],
          ["and_all__U3211.in0","and_all__U3210.out"],
          ["self.valid_in_7","and_all__U3211.in1"],
          ["and_all__U3212.in0","and_all__U3211.out"],
          ["self.ready_out_0","and_all__U3212.in1"],
          ["self.ready_in_3","and_all__U3212.out"],
          ["self.valid_in_0","and_all__U3213.in0"],
          ["self.valid_in_1","and_all__U3213.in1"],
          ["and_all__U3214.in0","and_all__U3213.out"],
          ["self.valid_in_2","and_all__U3214.in1"],
          ["and_all__U3215.in0","and_all__U3214.out"],
          ["self.valid_in_3","and_all__U3215.in1"],
          ["and_all__U3216.in0","and_all__U3215.out"],
          ["self.valid_in_5","and_all__U3216.in1"],
          ["and_all__U3217.in0","and_all__U3216.out"],
          ["self.valid_in_6","and_all__U3217.in1"],
          ["and_all__U3218.in0","and_all__U3217.out"],
          ["self.valid_in_7","and_all__U3218.in1"],
          ["and_all__U3219.in0","and_all__U3218.out"],
          ["self.ready_out_0","and_all__U3219.in1"],
          ["self.ready_in_4","and_all__U3219.out"],
          ["self.valid_in_0","and_all__U3220.in0"],
          ["self.valid_in_1","and_all__U3220.in1"],
          ["and_all__U3221.in0","and_all__U3220.out"],
          ["self.valid_in_2","and_all__U3221.in1"],
          ["and_all__U3222.in0","and_all__U3221.out"],
          ["self.valid_in_3","and_all__U3222.in1"],
          ["and_all__U3223.in0","and_all__U3222.out"],
          ["self.valid_in_4","and_all__U3223.in1"],
          ["and_all__U3224.in0","and_all__U3223.out"],
          ["self.valid_in_6","and_all__U3224.in1"],
          ["and_all__U3225.in0","and_all__U3224.out"],
          ["self.valid_in_7","and_all__U3225.in1"],
          ["and_all__U3226.in0","and_all__U3225.out"],
          ["self.ready_out_0","and_all__U3226.in1"],
          ["self.ready_in_5","and_all__U3226.out"],
          ["self.valid_in_0","and_all__U3227.in0"],
          ["self.valid_in_1","and_all__U3227.in1"],
          ["and_all__U3228.in0","and_all__U3227.out"],
          ["self.valid_in_2","and_all__U3228.in1"],
          ["and_all__U3229.in0","and_all__U3228.out"],
          ["self.valid_in_3","and_all__U3229.in1"],
          ["and_all__U3230.in0","and_all__U3229.out"],
          ["self.valid_in_4","and_all__U3230.in1"],
          ["and_all__U3231.in0","and_all__U3230.out"],
          ["self.valid_in_5","and_all__U3231.in1"],
          ["and_all__U3232.in0","and_all__U3231.out"],
          ["self.valid_in_7","and_all__U3232.in1"],
          ["and_all__U3233.in0","and_all__U3232.out"],
          ["self.ready_out_0","and_all__U3233.in1"],
          ["self.ready_in_6","and_all__U3233.out"],
          ["self.valid_in_0","and_all__U3234.in0"],
          ["self.valid_in_1","and_all__U3234.in1"],
          ["and_all__U3235.in0","and_all__U3234.out"],
          ["self.valid_in_2","and_all__U3235.in1"],
          ["and_all__U3236.in0","and_all__U3235.out"],
          ["self.valid_in_3","and_all__U3236.in1"],
          ["and_all__U3237.in0","and_all__U3236.out"],
          ["self.valid_in_4","and_all__U3237.in1"],
          ["and_all__U3238.in0","and_all__U3237.out"],
          ["self.valid_in_5","and_all__U3238.in1"],
          ["and_all__U3239.in0","and_all__U3238.out"],
          ["self.valid_in_6","and_all__U3239.in1"],
          ["and_all__U3240.in0","and_all__U3239.out"],
          ["self.ready_out_0","and_all__U3240.in1"],
          ["self.ready_in_7","and_all__U3240.out"]
        ]
      },
      "flow_ctrl__U3241":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_in_3","BitIn"],
          ["ready_in_3","Bit"],
          ["valid_in_4","BitIn"],
          ["ready_in_4","Bit"],
          ["valid_in_5","BitIn"],
          ["ready_in_5","Bit"],
          ["valid_in_6","BitIn"],
          ["ready_in_6","Bit"],
          ["valid_in_7","BitIn"],
          ["ready_in_7","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U3242":{
            "modref":"corebit.and"
          },
          "and_all__U3243":{
            "modref":"corebit.and"
          },
          "and_all__U3244":{
            "modref":"corebit.and"
          },
          "and_all__U3245":{
            "modref":"corebit.and"
          },
          "and_all__U3246":{
            "modref":"corebit.and"
          },
          "and_all__U3247":{
            "modref":"corebit.and"
          },
          "and_all__U3248":{
            "modref":"corebit.and"
          },
          "and_all__U3249":{
            "modref":"corebit.and"
          },
          "and_all__U3250":{
            "modref":"corebit.and"
          },
          "and_all__U3251":{
            "modref":"corebit.and"
          },
          "and_all__U3252":{
            "modref":"corebit.and"
          },
          "and_all__U3253":{
            "modref":"corebit.and"
          },
          "and_all__U3254":{
            "modref":"corebit.and"
          },
          "and_all__U3255":{
            "modref":"corebit.and"
          },
          "and_all__U3256":{
            "modref":"corebit.and"
          },
          "and_all__U3257":{
            "modref":"corebit.and"
          },
          "and_all__U3258":{
            "modref":"corebit.and"
          },
          "and_all__U3259":{
            "modref":"corebit.and"
          },
          "and_all__U3260":{
            "modref":"corebit.and"
          },
          "and_all__U3261":{
            "modref":"corebit.and"
          },
          "and_all__U3262":{
            "modref":"corebit.and"
          },
          "and_all__U3263":{
            "modref":"corebit.and"
          },
          "and_all__U3264":{
            "modref":"corebit.and"
          },
          "and_all__U3265":{
            "modref":"corebit.and"
          },
          "and_all__U3266":{
            "modref":"corebit.and"
          },
          "and_all__U3267":{
            "modref":"corebit.and"
          },
          "and_all__U3268":{
            "modref":"corebit.and"
          },
          "and_all__U3269":{
            "modref":"corebit.and"
          },
          "and_all__U3270":{
            "modref":"corebit.and"
          },
          "and_all__U3271":{
            "modref":"corebit.and"
          },
          "and_all__U3272":{
            "modref":"corebit.and"
          },
          "and_all__U3273":{
            "modref":"corebit.and"
          },
          "and_all__U3274":{
            "modref":"corebit.and"
          },
          "and_all__U3275":{
            "modref":"corebit.and"
          },
          "and_all__U3276":{
            "modref":"corebit.and"
          },
          "and_all__U3277":{
            "modref":"corebit.and"
          },
          "and_all__U3278":{
            "modref":"corebit.and"
          },
          "and_all__U3279":{
            "modref":"corebit.and"
          },
          "and_all__U3280":{
            "modref":"corebit.and"
          },
          "and_all__U3281":{
            "modref":"corebit.and"
          },
          "and_all__U3282":{
            "modref":"corebit.and"
          },
          "and_all__U3283":{
            "modref":"corebit.and"
          },
          "and_all__U3284":{
            "modref":"corebit.and"
          },
          "and_all__U3285":{
            "modref":"corebit.and"
          },
          "and_all__U3286":{
            "modref":"corebit.and"
          },
          "and_all__U3287":{
            "modref":"corebit.and"
          },
          "and_all__U3288":{
            "modref":"corebit.and"
          },
          "and_all__U3289":{
            "modref":"corebit.and"
          },
          "and_all__U3290":{
            "modref":"corebit.and"
          },
          "and_all__U3291":{
            "modref":"corebit.and"
          },
          "and_all__U3292":{
            "modref":"corebit.and"
          },
          "and_all__U3293":{
            "modref":"corebit.and"
          },
          "and_all__U3294":{
            "modref":"corebit.and"
          },
          "and_all__U3295":{
            "modref":"corebit.and"
          },
          "and_all__U3296":{
            "modref":"corebit.and"
          },
          "and_all__U3297":{
            "modref":"corebit.and"
          },
          "and_all__U3298":{
            "modref":"corebit.and"
          },
          "and_all__U3299":{
            "modref":"corebit.and"
          },
          "and_all__U3300":{
            "modref":"corebit.and"
          },
          "and_all__U3301":{
            "modref":"corebit.and"
          },
          "and_all__U3302":{
            "modref":"corebit.and"
          },
          "and_all__U3303":{
            "modref":"corebit.and"
          },
          "and_all__U3304":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U3242.in0"],
          ["self.valid_in_1","and_all__U3242.in1"],
          ["and_all__U3243.in0","and_all__U3242.out"],
          ["self.valid_in_2","and_all__U3243.in1"],
          ["and_all__U3244.in0","and_all__U3243.out"],
          ["self.valid_in_3","and_all__U3244.in1"],
          ["and_all__U3245.in0","and_all__U3244.out"],
          ["self.valid_in_4","and_all__U3245.in1"],
          ["and_all__U3246.in0","and_all__U3245.out"],
          ["self.valid_in_5","and_all__U3246.in1"],
          ["and_all__U3247.in0","and_all__U3246.out"],
          ["self.valid_in_6","and_all__U3247.in1"],
          ["and_all__U3248.in0","and_all__U3247.out"],
          ["self.valid_in_7","and_all__U3248.in1"],
          ["self.valid_out_0","and_all__U3248.out"],
          ["self.valid_in_1","and_all__U3249.in0"],
          ["self.valid_in_2","and_all__U3249.in1"],
          ["and_all__U3250.in0","and_all__U3249.out"],
          ["self.valid_in_3","and_all__U3250.in1"],
          ["and_all__U3251.in0","and_all__U3250.out"],
          ["self.valid_in_4","and_all__U3251.in1"],
          ["and_all__U3252.in0","and_all__U3251.out"],
          ["self.valid_in_5","and_all__U3252.in1"],
          ["and_all__U3253.in0","and_all__U3252.out"],
          ["self.valid_in_6","and_all__U3253.in1"],
          ["and_all__U3254.in0","and_all__U3253.out"],
          ["self.valid_in_7","and_all__U3254.in1"],
          ["and_all__U3255.in0","and_all__U3254.out"],
          ["self.ready_out_0","and_all__U3255.in1"],
          ["self.ready_in_0","and_all__U3255.out"],
          ["self.valid_in_0","and_all__U3256.in0"],
          ["self.valid_in_2","and_all__U3256.in1"],
          ["and_all__U3257.in0","and_all__U3256.out"],
          ["self.valid_in_3","and_all__U3257.in1"],
          ["and_all__U3258.in0","and_all__U3257.out"],
          ["self.valid_in_4","and_all__U3258.in1"],
          ["and_all__U3259.in0","and_all__U3258.out"],
          ["self.valid_in_5","and_all__U3259.in1"],
          ["and_all__U3260.in0","and_all__U3259.out"],
          ["self.valid_in_6","and_all__U3260.in1"],
          ["and_all__U3261.in0","and_all__U3260.out"],
          ["self.valid_in_7","and_all__U3261.in1"],
          ["and_all__U3262.in0","and_all__U3261.out"],
          ["self.ready_out_0","and_all__U3262.in1"],
          ["self.ready_in_1","and_all__U3262.out"],
          ["self.valid_in_0","and_all__U3263.in0"],
          ["self.valid_in_1","and_all__U3263.in1"],
          ["and_all__U3264.in0","and_all__U3263.out"],
          ["self.valid_in_3","and_all__U3264.in1"],
          ["and_all__U3265.in0","and_all__U3264.out"],
          ["self.valid_in_4","and_all__U3265.in1"],
          ["and_all__U3266.in0","and_all__U3265.out"],
          ["self.valid_in_5","and_all__U3266.in1"],
          ["and_all__U3267.in0","and_all__U3266.out"],
          ["self.valid_in_6","and_all__U3267.in1"],
          ["and_all__U3268.in0","and_all__U3267.out"],
          ["self.valid_in_7","and_all__U3268.in1"],
          ["and_all__U3269.in0","and_all__U3268.out"],
          ["self.ready_out_0","and_all__U3269.in1"],
          ["self.ready_in_2","and_all__U3269.out"],
          ["self.valid_in_0","and_all__U3270.in0"],
          ["self.valid_in_1","and_all__U3270.in1"],
          ["and_all__U3271.in0","and_all__U3270.out"],
          ["self.valid_in_2","and_all__U3271.in1"],
          ["and_all__U3272.in0","and_all__U3271.out"],
          ["self.valid_in_4","and_all__U3272.in1"],
          ["and_all__U3273.in0","and_all__U3272.out"],
          ["self.valid_in_5","and_all__U3273.in1"],
          ["and_all__U3274.in0","and_all__U3273.out"],
          ["self.valid_in_6","and_all__U3274.in1"],
          ["and_all__U3275.in0","and_all__U3274.out"],
          ["self.valid_in_7","and_all__U3275.in1"],
          ["and_all__U3276.in0","and_all__U3275.out"],
          ["self.ready_out_0","and_all__U3276.in1"],
          ["self.ready_in_3","and_all__U3276.out"],
          ["self.valid_in_0","and_all__U3277.in0"],
          ["self.valid_in_1","and_all__U3277.in1"],
          ["and_all__U3278.in0","and_all__U3277.out"],
          ["self.valid_in_2","and_all__U3278.in1"],
          ["and_all__U3279.in0","and_all__U3278.out"],
          ["self.valid_in_3","and_all__U3279.in1"],
          ["and_all__U3280.in0","and_all__U3279.out"],
          ["self.valid_in_5","and_all__U3280.in1"],
          ["and_all__U3281.in0","and_all__U3280.out"],
          ["self.valid_in_6","and_all__U3281.in1"],
          ["and_all__U3282.in0","and_all__U3281.out"],
          ["self.valid_in_7","and_all__U3282.in1"],
          ["and_all__U3283.in0","and_all__U3282.out"],
          ["self.ready_out_0","and_all__U3283.in1"],
          ["self.ready_in_4","and_all__U3283.out"],
          ["self.valid_in_0","and_all__U3284.in0"],
          ["self.valid_in_1","and_all__U3284.in1"],
          ["and_all__U3285.in0","and_all__U3284.out"],
          ["self.valid_in_2","and_all__U3285.in1"],
          ["and_all__U3286.in0","and_all__U3285.out"],
          ["self.valid_in_3","and_all__U3286.in1"],
          ["and_all__U3287.in0","and_all__U3286.out"],
          ["self.valid_in_4","and_all__U3287.in1"],
          ["and_all__U3288.in0","and_all__U3287.out"],
          ["self.valid_in_6","and_all__U3288.in1"],
          ["and_all__U3289.in0","and_all__U3288.out"],
          ["self.valid_in_7","and_all__U3289.in1"],
          ["and_all__U3290.in0","and_all__U3289.out"],
          ["self.ready_out_0","and_all__U3290.in1"],
          ["self.ready_in_5","and_all__U3290.out"],
          ["self.valid_in_0","and_all__U3291.in0"],
          ["self.valid_in_1","and_all__U3291.in1"],
          ["and_all__U3292.in0","and_all__U3291.out"],
          ["self.valid_in_2","and_all__U3292.in1"],
          ["and_all__U3293.in0","and_all__U3292.out"],
          ["self.valid_in_3","and_all__U3293.in1"],
          ["and_all__U3294.in0","and_all__U3293.out"],
          ["self.valid_in_4","and_all__U3294.in1"],
          ["and_all__U3295.in0","and_all__U3294.out"],
          ["self.valid_in_5","and_all__U3295.in1"],
          ["and_all__U3296.in0","and_all__U3295.out"],
          ["self.valid_in_7","and_all__U3296.in1"],
          ["and_all__U3297.in0","and_all__U3296.out"],
          ["self.ready_out_0","and_all__U3297.in1"],
          ["self.ready_in_6","and_all__U3297.out"],
          ["self.valid_in_0","and_all__U3298.in0"],
          ["self.valid_in_1","and_all__U3298.in1"],
          ["and_all__U3299.in0","and_all__U3298.out"],
          ["self.valid_in_2","and_all__U3299.in1"],
          ["and_all__U3300.in0","and_all__U3299.out"],
          ["self.valid_in_3","and_all__U3300.in1"],
          ["and_all__U3301.in0","and_all__U3300.out"],
          ["self.valid_in_4","and_all__U3301.in1"],
          ["and_all__U3302.in0","and_all__U3301.out"],
          ["self.valid_in_5","and_all__U3302.in1"],
          ["and_all__U3303.in0","and_all__U3302.out"],
          ["self.valid_in_6","and_all__U3303.in1"],
          ["and_all__U3304.in0","and_all__U3303.out"],
          ["self.ready_out_0","and_all__U3304.in1"],
          ["self.ready_in_7","and_all__U3304.out"]
        ]
      },
      "flow_ctrl__U33":{
        "type":["Record",[
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U34":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.valid_out_0","and_all__U34.out"]
        ]
      },
      "flow_ctrl__U3305":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_in_3","BitIn"],
          ["ready_in_3","Bit"],
          ["valid_in_4","BitIn"],
          ["ready_in_4","Bit"],
          ["valid_in_5","BitIn"],
          ["ready_in_5","Bit"],
          ["valid_in_6","BitIn"],
          ["ready_in_6","Bit"],
          ["valid_in_7","BitIn"],
          ["ready_in_7","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U3306":{
            "modref":"corebit.and"
          },
          "and_all__U3307":{
            "modref":"corebit.and"
          },
          "and_all__U3308":{
            "modref":"corebit.and"
          },
          "and_all__U3309":{
            "modref":"corebit.and"
          },
          "and_all__U3310":{
            "modref":"corebit.and"
          },
          "and_all__U3311":{
            "modref":"corebit.and"
          },
          "and_all__U3312":{
            "modref":"corebit.and"
          },
          "and_all__U3313":{
            "modref":"corebit.and"
          },
          "and_all__U3314":{
            "modref":"corebit.and"
          },
          "and_all__U3315":{
            "modref":"corebit.and"
          },
          "and_all__U3316":{
            "modref":"corebit.and"
          },
          "and_all__U3317":{
            "modref":"corebit.and"
          },
          "and_all__U3318":{
            "modref":"corebit.and"
          },
          "and_all__U3319":{
            "modref":"corebit.and"
          },
          "and_all__U3320":{
            "modref":"corebit.and"
          },
          "and_all__U3321":{
            "modref":"corebit.and"
          },
          "and_all__U3322":{
            "modref":"corebit.and"
          },
          "and_all__U3323":{
            "modref":"corebit.and"
          },
          "and_all__U3324":{
            "modref":"corebit.and"
          },
          "and_all__U3325":{
            "modref":"corebit.and"
          },
          "and_all__U3326":{
            "modref":"corebit.and"
          },
          "and_all__U3327":{
            "modref":"corebit.and"
          },
          "and_all__U3328":{
            "modref":"corebit.and"
          },
          "and_all__U3329":{
            "modref":"corebit.and"
          },
          "and_all__U3330":{
            "modref":"corebit.and"
          },
          "and_all__U3331":{
            "modref":"corebit.and"
          },
          "and_all__U3332":{
            "modref":"corebit.and"
          },
          "and_all__U3333":{
            "modref":"corebit.and"
          },
          "and_all__U3334":{
            "modref":"corebit.and"
          },
          "and_all__U3335":{
            "modref":"corebit.and"
          },
          "and_all__U3336":{
            "modref":"corebit.and"
          },
          "and_all__U3337":{
            "modref":"corebit.and"
          },
          "and_all__U3338":{
            "modref":"corebit.and"
          },
          "and_all__U3339":{
            "modref":"corebit.and"
          },
          "and_all__U3340":{
            "modref":"corebit.and"
          },
          "and_all__U3341":{
            "modref":"corebit.and"
          },
          "and_all__U3342":{
            "modref":"corebit.and"
          },
          "and_all__U3343":{
            "modref":"corebit.and"
          },
          "and_all__U3344":{
            "modref":"corebit.and"
          },
          "and_all__U3345":{
            "modref":"corebit.and"
          },
          "and_all__U3346":{
            "modref":"corebit.and"
          },
          "and_all__U3347":{
            "modref":"corebit.and"
          },
          "and_all__U3348":{
            "modref":"corebit.and"
          },
          "and_all__U3349":{
            "modref":"corebit.and"
          },
          "and_all__U3350":{
            "modref":"corebit.and"
          },
          "and_all__U3351":{
            "modref":"corebit.and"
          },
          "and_all__U3352":{
            "modref":"corebit.and"
          },
          "and_all__U3353":{
            "modref":"corebit.and"
          },
          "and_all__U3354":{
            "modref":"corebit.and"
          },
          "and_all__U3355":{
            "modref":"corebit.and"
          },
          "and_all__U3356":{
            "modref":"corebit.and"
          },
          "and_all__U3357":{
            "modref":"corebit.and"
          },
          "and_all__U3358":{
            "modref":"corebit.and"
          },
          "and_all__U3359":{
            "modref":"corebit.and"
          },
          "and_all__U3360":{
            "modref":"corebit.and"
          },
          "and_all__U3361":{
            "modref":"corebit.and"
          },
          "and_all__U3362":{
            "modref":"corebit.and"
          },
          "and_all__U3363":{
            "modref":"corebit.and"
          },
          "and_all__U3364":{
            "modref":"corebit.and"
          },
          "and_all__U3365":{
            "modref":"corebit.and"
          },
          "and_all__U3366":{
            "modref":"corebit.and"
          },
          "and_all__U3367":{
            "modref":"corebit.and"
          },
          "and_all__U3368":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U3306.in0"],
          ["self.valid_in_1","and_all__U3306.in1"],
          ["and_all__U3307.in0","and_all__U3306.out"],
          ["self.valid_in_2","and_all__U3307.in1"],
          ["and_all__U3308.in0","and_all__U3307.out"],
          ["self.valid_in_3","and_all__U3308.in1"],
          ["and_all__U3309.in0","and_all__U3308.out"],
          ["self.valid_in_4","and_all__U3309.in1"],
          ["and_all__U3310.in0","and_all__U3309.out"],
          ["self.valid_in_5","and_all__U3310.in1"],
          ["and_all__U3311.in0","and_all__U3310.out"],
          ["self.valid_in_6","and_all__U3311.in1"],
          ["and_all__U3312.in0","and_all__U3311.out"],
          ["self.valid_in_7","and_all__U3312.in1"],
          ["self.valid_out_0","and_all__U3312.out"],
          ["self.valid_in_1","and_all__U3313.in0"],
          ["self.valid_in_2","and_all__U3313.in1"],
          ["and_all__U3314.in0","and_all__U3313.out"],
          ["self.valid_in_3","and_all__U3314.in1"],
          ["and_all__U3315.in0","and_all__U3314.out"],
          ["self.valid_in_4","and_all__U3315.in1"],
          ["and_all__U3316.in0","and_all__U3315.out"],
          ["self.valid_in_5","and_all__U3316.in1"],
          ["and_all__U3317.in0","and_all__U3316.out"],
          ["self.valid_in_6","and_all__U3317.in1"],
          ["and_all__U3318.in0","and_all__U3317.out"],
          ["self.valid_in_7","and_all__U3318.in1"],
          ["and_all__U3319.in0","and_all__U3318.out"],
          ["self.ready_out_0","and_all__U3319.in1"],
          ["self.ready_in_0","and_all__U3319.out"],
          ["self.valid_in_0","and_all__U3320.in0"],
          ["self.valid_in_2","and_all__U3320.in1"],
          ["and_all__U3321.in0","and_all__U3320.out"],
          ["self.valid_in_3","and_all__U3321.in1"],
          ["and_all__U3322.in0","and_all__U3321.out"],
          ["self.valid_in_4","and_all__U3322.in1"],
          ["and_all__U3323.in0","and_all__U3322.out"],
          ["self.valid_in_5","and_all__U3323.in1"],
          ["and_all__U3324.in0","and_all__U3323.out"],
          ["self.valid_in_6","and_all__U3324.in1"],
          ["and_all__U3325.in0","and_all__U3324.out"],
          ["self.valid_in_7","and_all__U3325.in1"],
          ["and_all__U3326.in0","and_all__U3325.out"],
          ["self.ready_out_0","and_all__U3326.in1"],
          ["self.ready_in_1","and_all__U3326.out"],
          ["self.valid_in_0","and_all__U3327.in0"],
          ["self.valid_in_1","and_all__U3327.in1"],
          ["and_all__U3328.in0","and_all__U3327.out"],
          ["self.valid_in_3","and_all__U3328.in1"],
          ["and_all__U3329.in0","and_all__U3328.out"],
          ["self.valid_in_4","and_all__U3329.in1"],
          ["and_all__U3330.in0","and_all__U3329.out"],
          ["self.valid_in_5","and_all__U3330.in1"],
          ["and_all__U3331.in0","and_all__U3330.out"],
          ["self.valid_in_6","and_all__U3331.in1"],
          ["and_all__U3332.in0","and_all__U3331.out"],
          ["self.valid_in_7","and_all__U3332.in1"],
          ["and_all__U3333.in0","and_all__U3332.out"],
          ["self.ready_out_0","and_all__U3333.in1"],
          ["self.ready_in_2","and_all__U3333.out"],
          ["self.valid_in_0","and_all__U3334.in0"],
          ["self.valid_in_1","and_all__U3334.in1"],
          ["and_all__U3335.in0","and_all__U3334.out"],
          ["self.valid_in_2","and_all__U3335.in1"],
          ["and_all__U3336.in0","and_all__U3335.out"],
          ["self.valid_in_4","and_all__U3336.in1"],
          ["and_all__U3337.in0","and_all__U3336.out"],
          ["self.valid_in_5","and_all__U3337.in1"],
          ["and_all__U3338.in0","and_all__U3337.out"],
          ["self.valid_in_6","and_all__U3338.in1"],
          ["and_all__U3339.in0","and_all__U3338.out"],
          ["self.valid_in_7","and_all__U3339.in1"],
          ["and_all__U3340.in0","and_all__U3339.out"],
          ["self.ready_out_0","and_all__U3340.in1"],
          ["self.ready_in_3","and_all__U3340.out"],
          ["self.valid_in_0","and_all__U3341.in0"],
          ["self.valid_in_1","and_all__U3341.in1"],
          ["and_all__U3342.in0","and_all__U3341.out"],
          ["self.valid_in_2","and_all__U3342.in1"],
          ["and_all__U3343.in0","and_all__U3342.out"],
          ["self.valid_in_3","and_all__U3343.in1"],
          ["and_all__U3344.in0","and_all__U3343.out"],
          ["self.valid_in_5","and_all__U3344.in1"],
          ["and_all__U3345.in0","and_all__U3344.out"],
          ["self.valid_in_6","and_all__U3345.in1"],
          ["and_all__U3346.in0","and_all__U3345.out"],
          ["self.valid_in_7","and_all__U3346.in1"],
          ["and_all__U3347.in0","and_all__U3346.out"],
          ["self.ready_out_0","and_all__U3347.in1"],
          ["self.ready_in_4","and_all__U3347.out"],
          ["self.valid_in_0","and_all__U3348.in0"],
          ["self.valid_in_1","and_all__U3348.in1"],
          ["and_all__U3349.in0","and_all__U3348.out"],
          ["self.valid_in_2","and_all__U3349.in1"],
          ["and_all__U3350.in0","and_all__U3349.out"],
          ["self.valid_in_3","and_all__U3350.in1"],
          ["and_all__U3351.in0","and_all__U3350.out"],
          ["self.valid_in_4","and_all__U3351.in1"],
          ["and_all__U3352.in0","and_all__U3351.out"],
          ["self.valid_in_6","and_all__U3352.in1"],
          ["and_all__U3353.in0","and_all__U3352.out"],
          ["self.valid_in_7","and_all__U3353.in1"],
          ["and_all__U3354.in0","and_all__U3353.out"],
          ["self.ready_out_0","and_all__U3354.in1"],
          ["self.ready_in_5","and_all__U3354.out"],
          ["self.valid_in_0","and_all__U3355.in0"],
          ["self.valid_in_1","and_all__U3355.in1"],
          ["and_all__U3356.in0","and_all__U3355.out"],
          ["self.valid_in_2","and_all__U3356.in1"],
          ["and_all__U3357.in0","and_all__U3356.out"],
          ["self.valid_in_3","and_all__U3357.in1"],
          ["and_all__U3358.in0","and_all__U3357.out"],
          ["self.valid_in_4","and_all__U3358.in1"],
          ["and_all__U3359.in0","and_all__U3358.out"],
          ["self.valid_in_5","and_all__U3359.in1"],
          ["and_all__U3360.in0","and_all__U3359.out"],
          ["self.valid_in_7","and_all__U3360.in1"],
          ["and_all__U3361.in0","and_all__U3360.out"],
          ["self.ready_out_0","and_all__U3361.in1"],
          ["self.ready_in_6","and_all__U3361.out"],
          ["self.valid_in_0","and_all__U3362.in0"],
          ["self.valid_in_1","and_all__U3362.in1"],
          ["and_all__U3363.in0","and_all__U3362.out"],
          ["self.valid_in_2","and_all__U3363.in1"],
          ["and_all__U3364.in0","and_all__U3363.out"],
          ["self.valid_in_3","and_all__U3364.in1"],
          ["and_all__U3365.in0","and_all__U3364.out"],
          ["self.valid_in_4","and_all__U3365.in1"],
          ["and_all__U3366.in0","and_all__U3365.out"],
          ["self.valid_in_5","and_all__U3366.in1"],
          ["and_all__U3367.in0","and_all__U3366.out"],
          ["self.valid_in_6","and_all__U3367.in1"],
          ["and_all__U3368.in0","and_all__U3367.out"],
          ["self.ready_out_0","and_all__U3368.in1"],
          ["self.ready_in_7","and_all__U3368.out"]
        ]
      },
      "flow_ctrl__U3369":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_in_3","BitIn"],
          ["ready_in_3","Bit"],
          ["valid_in_4","BitIn"],
          ["ready_in_4","Bit"],
          ["valid_in_5","BitIn"],
          ["ready_in_5","Bit"],
          ["valid_in_6","BitIn"],
          ["ready_in_6","Bit"],
          ["valid_in_7","BitIn"],
          ["ready_in_7","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U3370":{
            "modref":"corebit.and"
          },
          "and_all__U3371":{
            "modref":"corebit.and"
          },
          "and_all__U3372":{
            "modref":"corebit.and"
          },
          "and_all__U3373":{
            "modref":"corebit.and"
          },
          "and_all__U3374":{
            "modref":"corebit.and"
          },
          "and_all__U3375":{
            "modref":"corebit.and"
          },
          "and_all__U3376":{
            "modref":"corebit.and"
          },
          "and_all__U3377":{
            "modref":"corebit.and"
          },
          "and_all__U3378":{
            "modref":"corebit.and"
          },
          "and_all__U3379":{
            "modref":"corebit.and"
          },
          "and_all__U3380":{
            "modref":"corebit.and"
          },
          "and_all__U3381":{
            "modref":"corebit.and"
          },
          "and_all__U3382":{
            "modref":"corebit.and"
          },
          "and_all__U3383":{
            "modref":"corebit.and"
          },
          "and_all__U3384":{
            "modref":"corebit.and"
          },
          "and_all__U3385":{
            "modref":"corebit.and"
          },
          "and_all__U3386":{
            "modref":"corebit.and"
          },
          "and_all__U3387":{
            "modref":"corebit.and"
          },
          "and_all__U3388":{
            "modref":"corebit.and"
          },
          "and_all__U3389":{
            "modref":"corebit.and"
          },
          "and_all__U3390":{
            "modref":"corebit.and"
          },
          "and_all__U3391":{
            "modref":"corebit.and"
          },
          "and_all__U3392":{
            "modref":"corebit.and"
          },
          "and_all__U3393":{
            "modref":"corebit.and"
          },
          "and_all__U3394":{
            "modref":"corebit.and"
          },
          "and_all__U3395":{
            "modref":"corebit.and"
          },
          "and_all__U3396":{
            "modref":"corebit.and"
          },
          "and_all__U3397":{
            "modref":"corebit.and"
          },
          "and_all__U3398":{
            "modref":"corebit.and"
          },
          "and_all__U3399":{
            "modref":"corebit.and"
          },
          "and_all__U3400":{
            "modref":"corebit.and"
          },
          "and_all__U3401":{
            "modref":"corebit.and"
          },
          "and_all__U3402":{
            "modref":"corebit.and"
          },
          "and_all__U3403":{
            "modref":"corebit.and"
          },
          "and_all__U3404":{
            "modref":"corebit.and"
          },
          "and_all__U3405":{
            "modref":"corebit.and"
          },
          "and_all__U3406":{
            "modref":"corebit.and"
          },
          "and_all__U3407":{
            "modref":"corebit.and"
          },
          "and_all__U3408":{
            "modref":"corebit.and"
          },
          "and_all__U3409":{
            "modref":"corebit.and"
          },
          "and_all__U3410":{
            "modref":"corebit.and"
          },
          "and_all__U3411":{
            "modref":"corebit.and"
          },
          "and_all__U3412":{
            "modref":"corebit.and"
          },
          "and_all__U3413":{
            "modref":"corebit.and"
          },
          "and_all__U3414":{
            "modref":"corebit.and"
          },
          "and_all__U3415":{
            "modref":"corebit.and"
          },
          "and_all__U3416":{
            "modref":"corebit.and"
          },
          "and_all__U3417":{
            "modref":"corebit.and"
          },
          "and_all__U3418":{
            "modref":"corebit.and"
          },
          "and_all__U3419":{
            "modref":"corebit.and"
          },
          "and_all__U3420":{
            "modref":"corebit.and"
          },
          "and_all__U3421":{
            "modref":"corebit.and"
          },
          "and_all__U3422":{
            "modref":"corebit.and"
          },
          "and_all__U3423":{
            "modref":"corebit.and"
          },
          "and_all__U3424":{
            "modref":"corebit.and"
          },
          "and_all__U3425":{
            "modref":"corebit.and"
          },
          "and_all__U3426":{
            "modref":"corebit.and"
          },
          "and_all__U3427":{
            "modref":"corebit.and"
          },
          "and_all__U3428":{
            "modref":"corebit.and"
          },
          "and_all__U3429":{
            "modref":"corebit.and"
          },
          "and_all__U3430":{
            "modref":"corebit.and"
          },
          "and_all__U3431":{
            "modref":"corebit.and"
          },
          "and_all__U3432":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U3370.in0"],
          ["self.valid_in_1","and_all__U3370.in1"],
          ["and_all__U3371.in0","and_all__U3370.out"],
          ["self.valid_in_2","and_all__U3371.in1"],
          ["and_all__U3372.in0","and_all__U3371.out"],
          ["self.valid_in_3","and_all__U3372.in1"],
          ["and_all__U3373.in0","and_all__U3372.out"],
          ["self.valid_in_4","and_all__U3373.in1"],
          ["and_all__U3374.in0","and_all__U3373.out"],
          ["self.valid_in_5","and_all__U3374.in1"],
          ["and_all__U3375.in0","and_all__U3374.out"],
          ["self.valid_in_6","and_all__U3375.in1"],
          ["and_all__U3376.in0","and_all__U3375.out"],
          ["self.valid_in_7","and_all__U3376.in1"],
          ["self.valid_out_0","and_all__U3376.out"],
          ["self.valid_in_1","and_all__U3377.in0"],
          ["self.valid_in_2","and_all__U3377.in1"],
          ["and_all__U3378.in0","and_all__U3377.out"],
          ["self.valid_in_3","and_all__U3378.in1"],
          ["and_all__U3379.in0","and_all__U3378.out"],
          ["self.valid_in_4","and_all__U3379.in1"],
          ["and_all__U3380.in0","and_all__U3379.out"],
          ["self.valid_in_5","and_all__U3380.in1"],
          ["and_all__U3381.in0","and_all__U3380.out"],
          ["self.valid_in_6","and_all__U3381.in1"],
          ["and_all__U3382.in0","and_all__U3381.out"],
          ["self.valid_in_7","and_all__U3382.in1"],
          ["and_all__U3383.in0","and_all__U3382.out"],
          ["self.ready_out_0","and_all__U3383.in1"],
          ["self.ready_in_0","and_all__U3383.out"],
          ["self.valid_in_0","and_all__U3384.in0"],
          ["self.valid_in_2","and_all__U3384.in1"],
          ["and_all__U3385.in0","and_all__U3384.out"],
          ["self.valid_in_3","and_all__U3385.in1"],
          ["and_all__U3386.in0","and_all__U3385.out"],
          ["self.valid_in_4","and_all__U3386.in1"],
          ["and_all__U3387.in0","and_all__U3386.out"],
          ["self.valid_in_5","and_all__U3387.in1"],
          ["and_all__U3388.in0","and_all__U3387.out"],
          ["self.valid_in_6","and_all__U3388.in1"],
          ["and_all__U3389.in0","and_all__U3388.out"],
          ["self.valid_in_7","and_all__U3389.in1"],
          ["and_all__U3390.in0","and_all__U3389.out"],
          ["self.ready_out_0","and_all__U3390.in1"],
          ["self.ready_in_1","and_all__U3390.out"],
          ["self.valid_in_0","and_all__U3391.in0"],
          ["self.valid_in_1","and_all__U3391.in1"],
          ["and_all__U3392.in0","and_all__U3391.out"],
          ["self.valid_in_3","and_all__U3392.in1"],
          ["and_all__U3393.in0","and_all__U3392.out"],
          ["self.valid_in_4","and_all__U3393.in1"],
          ["and_all__U3394.in0","and_all__U3393.out"],
          ["self.valid_in_5","and_all__U3394.in1"],
          ["and_all__U3395.in0","and_all__U3394.out"],
          ["self.valid_in_6","and_all__U3395.in1"],
          ["and_all__U3396.in0","and_all__U3395.out"],
          ["self.valid_in_7","and_all__U3396.in1"],
          ["and_all__U3397.in0","and_all__U3396.out"],
          ["self.ready_out_0","and_all__U3397.in1"],
          ["self.ready_in_2","and_all__U3397.out"],
          ["self.valid_in_0","and_all__U3398.in0"],
          ["self.valid_in_1","and_all__U3398.in1"],
          ["and_all__U3399.in0","and_all__U3398.out"],
          ["self.valid_in_2","and_all__U3399.in1"],
          ["and_all__U3400.in0","and_all__U3399.out"],
          ["self.valid_in_4","and_all__U3400.in1"],
          ["and_all__U3401.in0","and_all__U3400.out"],
          ["self.valid_in_5","and_all__U3401.in1"],
          ["and_all__U3402.in0","and_all__U3401.out"],
          ["self.valid_in_6","and_all__U3402.in1"],
          ["and_all__U3403.in0","and_all__U3402.out"],
          ["self.valid_in_7","and_all__U3403.in1"],
          ["and_all__U3404.in0","and_all__U3403.out"],
          ["self.ready_out_0","and_all__U3404.in1"],
          ["self.ready_in_3","and_all__U3404.out"],
          ["self.valid_in_0","and_all__U3405.in0"],
          ["self.valid_in_1","and_all__U3405.in1"],
          ["and_all__U3406.in0","and_all__U3405.out"],
          ["self.valid_in_2","and_all__U3406.in1"],
          ["and_all__U3407.in0","and_all__U3406.out"],
          ["self.valid_in_3","and_all__U3407.in1"],
          ["and_all__U3408.in0","and_all__U3407.out"],
          ["self.valid_in_5","and_all__U3408.in1"],
          ["and_all__U3409.in0","and_all__U3408.out"],
          ["self.valid_in_6","and_all__U3409.in1"],
          ["and_all__U3410.in0","and_all__U3409.out"],
          ["self.valid_in_7","and_all__U3410.in1"],
          ["and_all__U3411.in0","and_all__U3410.out"],
          ["self.ready_out_0","and_all__U3411.in1"],
          ["self.ready_in_4","and_all__U3411.out"],
          ["self.valid_in_0","and_all__U3412.in0"],
          ["self.valid_in_1","and_all__U3412.in1"],
          ["and_all__U3413.in0","and_all__U3412.out"],
          ["self.valid_in_2","and_all__U3413.in1"],
          ["and_all__U3414.in0","and_all__U3413.out"],
          ["self.valid_in_3","and_all__U3414.in1"],
          ["and_all__U3415.in0","and_all__U3414.out"],
          ["self.valid_in_4","and_all__U3415.in1"],
          ["and_all__U3416.in0","and_all__U3415.out"],
          ["self.valid_in_6","and_all__U3416.in1"],
          ["and_all__U3417.in0","and_all__U3416.out"],
          ["self.valid_in_7","and_all__U3417.in1"],
          ["and_all__U3418.in0","and_all__U3417.out"],
          ["self.ready_out_0","and_all__U3418.in1"],
          ["self.ready_in_5","and_all__U3418.out"],
          ["self.valid_in_0","and_all__U3419.in0"],
          ["self.valid_in_1","and_all__U3419.in1"],
          ["and_all__U3420.in0","and_all__U3419.out"],
          ["self.valid_in_2","and_all__U3420.in1"],
          ["and_all__U3421.in0","and_all__U3420.out"],
          ["self.valid_in_3","and_all__U3421.in1"],
          ["and_all__U3422.in0","and_all__U3421.out"],
          ["self.valid_in_4","and_all__U3422.in1"],
          ["and_all__U3423.in0","and_all__U3422.out"],
          ["self.valid_in_5","and_all__U3423.in1"],
          ["and_all__U3424.in0","and_all__U3423.out"],
          ["self.valid_in_7","and_all__U3424.in1"],
          ["and_all__U3425.in0","and_all__U3424.out"],
          ["self.ready_out_0","and_all__U3425.in1"],
          ["self.ready_in_6","and_all__U3425.out"],
          ["self.valid_in_0","and_all__U3426.in0"],
          ["self.valid_in_1","and_all__U3426.in1"],
          ["and_all__U3427.in0","and_all__U3426.out"],
          ["self.valid_in_2","and_all__U3427.in1"],
          ["and_all__U3428.in0","and_all__U3427.out"],
          ["self.valid_in_3","and_all__U3428.in1"],
          ["and_all__U3429.in0","and_all__U3428.out"],
          ["self.valid_in_4","and_all__U3429.in1"],
          ["and_all__U3430.in0","and_all__U3429.out"],
          ["self.valid_in_5","and_all__U3430.in1"],
          ["and_all__U3431.in0","and_all__U3430.out"],
          ["self.valid_in_6","and_all__U3431.in1"],
          ["and_all__U3432.in0","and_all__U3431.out"],
          ["self.ready_out_0","and_all__U3432.in1"],
          ["self.ready_in_7","and_all__U3432.out"]
        ]
      },
      "flow_ctrl__U35":{
        "type":["Record",[
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U36":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.valid_out_0","and_all__U36.out"]
        ]
      },
      "flow_ctrl__U37":{
        "type":["Record",[
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U38":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.valid_out_0","and_all__U38.out"]
        ]
      },
      "flow_ctrl__U39":{
        "type":["Record",[
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U40":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.valid_out_0","and_all__U40.out"]
        ]
      },
      "flow_ctrl__U41":{
        "type":["Record",[
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U42":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.valid_out_0","and_all__U42.out"]
        ]
      },
      "flow_ctrl__U43":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U44":{
            "modref":"corebit.and"
          },
          "and_all__U45":{
            "modref":"corebit.and"
          },
          "and_all__U46":{
            "modref":"corebit.and"
          },
          "and_all__U47":{
            "modref":"corebit.and"
          },
          "and_all__U48":{
            "modref":"corebit.and"
          },
          "and_all__U49":{
            "modref":"corebit.and"
          },
          "and_all__U50":{
            "modref":"corebit.and"
          },
          "and_all__U51":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U44.in0"],
          ["self.valid_in_1","and_all__U44.in1"],
          ["and_all__U45.in0","and_all__U44.out"],
          ["self.valid_in_2","and_all__U45.in1"],
          ["self.valid_out_0","and_all__U45.out"],
          ["self.valid_in_1","and_all__U46.in0"],
          ["self.valid_in_2","and_all__U46.in1"],
          ["and_all__U47.in0","and_all__U46.out"],
          ["self.ready_out_0","and_all__U47.in1"],
          ["self.ready_in_0","and_all__U47.out"],
          ["self.valid_in_0","and_all__U48.in0"],
          ["self.valid_in_2","and_all__U48.in1"],
          ["and_all__U49.in0","and_all__U48.out"],
          ["self.ready_out_0","and_all__U49.in1"],
          ["self.ready_in_1","and_all__U49.out"],
          ["self.valid_in_0","and_all__U50.in0"],
          ["self.valid_in_1","and_all__U50.in1"],
          ["and_all__U51.in0","and_all__U50.out"],
          ["self.ready_out_0","and_all__U51.in1"],
          ["self.ready_in_2","and_all__U51.out"]
        ]
      },
      "flow_ctrl__U52":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U53":{
            "modref":"corebit.and"
          },
          "and_all__U54":{
            "modref":"corebit.and"
          },
          "and_all__U55":{
            "modref":"corebit.and"
          },
          "and_all__U56":{
            "modref":"corebit.and"
          },
          "and_all__U57":{
            "modref":"corebit.and"
          },
          "and_all__U58":{
            "modref":"corebit.and"
          },
          "and_all__U59":{
            "modref":"corebit.and"
          },
          "and_all__U60":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U53.in0"],
          ["self.valid_in_1","and_all__U53.in1"],
          ["and_all__U54.in0","and_all__U53.out"],
          ["self.valid_in_2","and_all__U54.in1"],
          ["self.valid_out_0","and_all__U54.out"],
          ["self.valid_in_1","and_all__U55.in0"],
          ["self.valid_in_2","and_all__U55.in1"],
          ["and_all__U56.in0","and_all__U55.out"],
          ["self.ready_out_0","and_all__U56.in1"],
          ["self.ready_in_0","and_all__U56.out"],
          ["self.valid_in_0","and_all__U57.in0"],
          ["self.valid_in_2","and_all__U57.in1"],
          ["and_all__U58.in0","and_all__U57.out"],
          ["self.ready_out_0","and_all__U58.in1"],
          ["self.ready_in_1","and_all__U58.out"],
          ["self.valid_in_0","and_all__U59.in0"],
          ["self.valid_in_1","and_all__U59.in1"],
          ["and_all__U60.in0","and_all__U59.out"],
          ["self.ready_out_0","and_all__U60.in1"],
          ["self.ready_in_2","and_all__U60.out"]
        ]
      },
      "flow_ctrl__U6":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U7":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U8":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U8.in0","and_all__U7.out"],
          ["self.ready_out_0","and_all__U8.in1"],
          ["self.ready_in_0","and_all__U8.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U61":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U62":{
            "modref":"corebit.and"
          },
          "and_all__U63":{
            "modref":"corebit.and"
          },
          "and_all__U64":{
            "modref":"corebit.and"
          },
          "and_all__U65":{
            "modref":"corebit.and"
          },
          "and_all__U66":{
            "modref":"corebit.and"
          },
          "and_all__U67":{
            "modref":"corebit.and"
          },
          "and_all__U68":{
            "modref":"corebit.and"
          },
          "and_all__U69":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U62.in0"],
          ["self.valid_in_1","and_all__U62.in1"],
          ["and_all__U63.in0","and_all__U62.out"],
          ["self.valid_in_2","and_all__U63.in1"],
          ["self.valid_out_0","and_all__U63.out"],
          ["self.valid_in_1","and_all__U64.in0"],
          ["self.valid_in_2","and_all__U64.in1"],
          ["and_all__U65.in0","and_all__U64.out"],
          ["self.ready_out_0","and_all__U65.in1"],
          ["self.ready_in_0","and_all__U65.out"],
          ["self.valid_in_0","and_all__U66.in0"],
          ["self.valid_in_2","and_all__U66.in1"],
          ["and_all__U67.in0","and_all__U66.out"],
          ["self.ready_out_0","and_all__U67.in1"],
          ["self.ready_in_1","and_all__U67.out"],
          ["self.valid_in_0","and_all__U68.in0"],
          ["self.valid_in_1","and_all__U68.in1"],
          ["and_all__U69.in0","and_all__U68.out"],
          ["self.ready_out_0","and_all__U69.in1"],
          ["self.ready_in_2","and_all__U69.out"]
        ]
      },
      "flow_ctrl__U70":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U71":{
            "modref":"corebit.and"
          },
          "and_all__U72":{
            "modref":"corebit.and"
          },
          "and_all__U73":{
            "modref":"corebit.and"
          },
          "and_all__U74":{
            "modref":"corebit.and"
          },
          "and_all__U75":{
            "modref":"corebit.and"
          },
          "and_all__U76":{
            "modref":"corebit.and"
          },
          "and_all__U77":{
            "modref":"corebit.and"
          },
          "and_all__U78":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U71.in0"],
          ["self.valid_in_1","and_all__U71.in1"],
          ["and_all__U72.in0","and_all__U71.out"],
          ["self.valid_in_2","and_all__U72.in1"],
          ["self.valid_out_0","and_all__U72.out"],
          ["self.valid_in_1","and_all__U73.in0"],
          ["self.valid_in_2","and_all__U73.in1"],
          ["and_all__U74.in0","and_all__U73.out"],
          ["self.ready_out_0","and_all__U74.in1"],
          ["self.ready_in_0","and_all__U74.out"],
          ["self.valid_in_0","and_all__U75.in0"],
          ["self.valid_in_2","and_all__U75.in1"],
          ["and_all__U76.in0","and_all__U75.out"],
          ["self.ready_out_0","and_all__U76.in1"],
          ["self.ready_in_1","and_all__U76.out"],
          ["self.valid_in_0","and_all__U77.in0"],
          ["self.valid_in_1","and_all__U77.in1"],
          ["and_all__U78.in0","and_all__U77.out"],
          ["self.ready_out_0","and_all__U78.in1"],
          ["self.ready_in_2","and_all__U78.out"]
        ]
      },
      "flow_ctrl__U79":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U80":{
            "modref":"corebit.and"
          },
          "and_all__U81":{
            "modref":"corebit.and"
          },
          "and_all__U82":{
            "modref":"corebit.and"
          },
          "and_all__U83":{
            "modref":"corebit.and"
          },
          "and_all__U84":{
            "modref":"corebit.and"
          },
          "and_all__U85":{
            "modref":"corebit.and"
          },
          "and_all__U86":{
            "modref":"corebit.and"
          },
          "and_all__U87":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U80.in0"],
          ["self.valid_in_1","and_all__U80.in1"],
          ["and_all__U81.in0","and_all__U80.out"],
          ["self.valid_in_2","and_all__U81.in1"],
          ["self.valid_out_0","and_all__U81.out"],
          ["self.valid_in_1","and_all__U82.in0"],
          ["self.valid_in_2","and_all__U82.in1"],
          ["and_all__U83.in0","and_all__U82.out"],
          ["self.ready_out_0","and_all__U83.in1"],
          ["self.ready_in_0","and_all__U83.out"],
          ["self.valid_in_0","and_all__U84.in0"],
          ["self.valid_in_2","and_all__U84.in1"],
          ["and_all__U85.in0","and_all__U84.out"],
          ["self.ready_out_0","and_all__U85.in1"],
          ["self.ready_in_1","and_all__U85.out"],
          ["self.valid_in_0","and_all__U86.in0"],
          ["self.valid_in_1","and_all__U86.in1"],
          ["and_all__U87.in0","and_all__U86.out"],
          ["self.ready_out_0","and_all__U87.in1"],
          ["self.ready_in_2","and_all__U87.out"]
        ]
      },
      "flow_ctrl__U88":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U89":{
            "modref":"corebit.and"
          },
          "and_all__U90":{
            "modref":"corebit.and"
          },
          "and_all__U91":{
            "modref":"corebit.and"
          },
          "and_all__U92":{
            "modref":"corebit.and"
          },
          "and_all__U93":{
            "modref":"corebit.and"
          },
          "and_all__U94":{
            "modref":"corebit.and"
          },
          "and_all__U95":{
            "modref":"corebit.and"
          },
          "and_all__U96":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U89.in0"],
          ["self.valid_in_1","and_all__U89.in1"],
          ["and_all__U90.in0","and_all__U89.out"],
          ["self.valid_in_2","and_all__U90.in1"],
          ["self.valid_out_0","and_all__U90.out"],
          ["self.valid_in_1","and_all__U91.in0"],
          ["self.valid_in_2","and_all__U91.in1"],
          ["and_all__U92.in0","and_all__U91.out"],
          ["self.ready_out_0","and_all__U92.in1"],
          ["self.ready_in_0","and_all__U92.out"],
          ["self.valid_in_0","and_all__U93.in0"],
          ["self.valid_in_2","and_all__U93.in1"],
          ["and_all__U94.in0","and_all__U93.out"],
          ["self.ready_out_0","and_all__U94.in1"],
          ["self.ready_in_1","and_all__U94.out"],
          ["self.valid_in_0","and_all__U95.in0"],
          ["self.valid_in_1","and_all__U95.in1"],
          ["and_all__U96.in0","and_all__U95.out"],
          ["self.ready_out_0","and_all__U96.in1"],
          ["self.ready_in_2","and_all__U96.out"]
        ]
      },
      "flow_ctrl__U9":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U10":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U11":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U11.in0","and_all__U10.out"],
          ["self.ready_out_0","and_all__U11.in1"],
          ["self.ready_in_0","and_all__U11.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U97":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U100":{
            "modref":"corebit.and"
          },
          "and_all__U101":{
            "modref":"corebit.and"
          },
          "and_all__U102":{
            "modref":"corebit.and"
          },
          "and_all__U103":{
            "modref":"corebit.and"
          },
          "and_all__U104":{
            "modref":"corebit.and"
          },
          "and_all__U105":{
            "modref":"corebit.and"
          },
          "and_all__U98":{
            "modref":"corebit.and"
          },
          "and_all__U99":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_1","and_all__U100.in0"],
          ["self.valid_in_2","and_all__U100.in1"],
          ["and_all__U101.in0","and_all__U100.out"],
          ["self.ready_out_0","and_all__U101.in1"],
          ["self.ready_in_0","and_all__U101.out"],
          ["self.valid_in_0","and_all__U102.in0"],
          ["self.valid_in_2","and_all__U102.in1"],
          ["and_all__U103.in0","and_all__U102.out"],
          ["self.ready_out_0","and_all__U103.in1"],
          ["self.ready_in_1","and_all__U103.out"],
          ["self.valid_in_0","and_all__U104.in0"],
          ["self.valid_in_1","and_all__U104.in1"],
          ["and_all__U105.in0","and_all__U104.out"],
          ["self.ready_out_0","and_all__U105.in1"],
          ["self.ready_in_2","and_all__U105.out"],
          ["self.valid_in_0","and_all__U98.in0"],
          ["self.valid_in_1","and_all__U98.in1"],
          ["and_all__U99.in0","and_all__U98.out"],
          ["self.valid_in_2","and_all__U99.in1"],
          ["self.valid_out_0","and_all__U99.out"]
        ]
      },
      "hcompute_conv_stencil":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__679":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__679.out"]
        ]
      },
      "hcompute_conv_stencil_1":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__682":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__682.out"]
        ]
      },
      "hcompute_conv_stencil_10":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_852_866_867":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_853_864_865":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_854_863_864":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_855_862_863":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_856_861_862":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_857_860_861":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_858_859_860":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_3_865_866":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_852":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_853":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_854":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_855":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_856":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_857":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_858":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_859":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_852.out","add_852_866_867.in0"],
          ["add_conv_stencil_3_865_866.out","add_852_866_867.in1"],
          ["self.out_conv_stencil","add_852_866_867.out"],
          ["mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_853.out","add_853_864_865.in0"],
          ["add_854_863_864.out","add_853_864_865.in1"],
          ["add_conv_stencil_3_865_866.in1","add_853_864_865.out"],
          ["mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_854.out","add_854_863_864.in0"],
          ["add_855_862_863.out","add_854_863_864.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_855.out","add_855_862_863.in0"],
          ["add_856_861_862.out","add_855_862_863.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_856.out","add_856_861_862.in0"],
          ["add_857_860_861.out","add_856_861_862.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_857.out","add_857_860_861.in0"],
          ["add_858_859_860.out","add_857_860_861.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_858.out","add_858_859_860.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_859.out","add_858_859_860.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_3_865_866.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_852.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_852.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_853.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_853.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_854.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_854.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_855.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_855.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_856.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_856.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_857.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_857.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_858.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_858.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_859.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_859.in1"]
        ]
      },
      "hcompute_conv_stencil_11":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_919_933_934":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_920_931_932":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_921_930_931":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_922_929_930":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_923_928_929":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_924_927_928":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_925_926_927":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_4_932_933":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_25_hw_input_global_wrapper_stencil_25_919":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_26_hw_input_global_wrapper_stencil_26_920":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_27_hw_input_global_wrapper_stencil_27_921":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_28_hw_input_global_wrapper_stencil_28_922":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_29_hw_input_global_wrapper_stencil_29_923":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_30_hw_input_global_wrapper_stencil_30_924":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_31_hw_input_global_wrapper_stencil_31_925":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_32_hw_input_global_wrapper_stencil_32_926":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_25_hw_input_global_wrapper_stencil_25_919.out","add_919_933_934.in0"],
          ["add_conv_stencil_4_932_933.out","add_919_933_934.in1"],
          ["self.out_conv_stencil","add_919_933_934.out"],
          ["mul_hw_kernel_global_wrapper_stencil_26_hw_input_global_wrapper_stencil_26_920.out","add_920_931_932.in0"],
          ["add_921_930_931.out","add_920_931_932.in1"],
          ["add_conv_stencil_4_932_933.in1","add_920_931_932.out"],
          ["mul_hw_kernel_global_wrapper_stencil_27_hw_input_global_wrapper_stencil_27_921.out","add_921_930_931.in0"],
          ["add_922_929_930.out","add_921_930_931.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_28_hw_input_global_wrapper_stencil_28_922.out","add_922_929_930.in0"],
          ["add_923_928_929.out","add_922_929_930.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_29_hw_input_global_wrapper_stencil_29_923.out","add_923_928_929.in0"],
          ["add_924_927_928.out","add_923_928_929.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_30_hw_input_global_wrapper_stencil_30_924.out","add_924_927_928.in0"],
          ["add_925_926_927.out","add_924_927_928.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_31_hw_input_global_wrapper_stencil_31_925.out","add_925_926_927.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_32_hw_input_global_wrapper_stencil_32_926.out","add_925_926_927.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_4_932_933.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_25_hw_input_global_wrapper_stencil_25_919.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_25_hw_input_global_wrapper_stencil_25_919.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_26_hw_input_global_wrapper_stencil_26_920.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_26_hw_input_global_wrapper_stencil_26_920.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_27_hw_input_global_wrapper_stencil_27_921.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_27_hw_input_global_wrapper_stencil_27_921.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_28_hw_input_global_wrapper_stencil_28_922.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_28_hw_input_global_wrapper_stencil_28_922.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_29_hw_input_global_wrapper_stencil_29_923.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_29_hw_input_global_wrapper_stencil_29_923.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_30_hw_input_global_wrapper_stencil_30_924.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_30_hw_input_global_wrapper_stencil_30_924.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_31_hw_input_global_wrapper_stencil_31_925.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_31_hw_input_global_wrapper_stencil_31_925.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_32_hw_input_global_wrapper_stencil_32_926.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_32_hw_input_global_wrapper_stencil_32_926.in1"]
        ]
      },
      "hcompute_conv_stencil_12":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_986_1000_1001":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_987_998_999":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_988_997_998":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_989_996_997":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_990_995_996":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_991_994_995":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_992_993_994":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_5_999_1000":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_33_hw_input_global_wrapper_stencil_33_986":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_34_hw_input_global_wrapper_stencil_34_987":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_35_hw_input_global_wrapper_stencil_35_988":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_36_hw_input_global_wrapper_stencil_36_989":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_37_hw_input_global_wrapper_stencil_37_990":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_38_hw_input_global_wrapper_stencil_38_991":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_39_hw_input_global_wrapper_stencil_39_992":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_40_hw_input_global_wrapper_stencil_40_993":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_33_hw_input_global_wrapper_stencil_33_986.out","add_986_1000_1001.in0"],
          ["add_conv_stencil_5_999_1000.out","add_986_1000_1001.in1"],
          ["self.out_conv_stencil","add_986_1000_1001.out"],
          ["mul_hw_kernel_global_wrapper_stencil_34_hw_input_global_wrapper_stencil_34_987.out","add_987_998_999.in0"],
          ["add_988_997_998.out","add_987_998_999.in1"],
          ["add_conv_stencil_5_999_1000.in1","add_987_998_999.out"],
          ["mul_hw_kernel_global_wrapper_stencil_35_hw_input_global_wrapper_stencil_35_988.out","add_988_997_998.in0"],
          ["add_989_996_997.out","add_988_997_998.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_36_hw_input_global_wrapper_stencil_36_989.out","add_989_996_997.in0"],
          ["add_990_995_996.out","add_989_996_997.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_37_hw_input_global_wrapper_stencil_37_990.out","add_990_995_996.in0"],
          ["add_991_994_995.out","add_990_995_996.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_38_hw_input_global_wrapper_stencil_38_991.out","add_991_994_995.in0"],
          ["add_992_993_994.out","add_991_994_995.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_39_hw_input_global_wrapper_stencil_39_992.out","add_992_993_994.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_40_hw_input_global_wrapper_stencil_40_993.out","add_992_993_994.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_5_999_1000.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_33_hw_input_global_wrapper_stencil_33_986.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_33_hw_input_global_wrapper_stencil_33_986.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_34_hw_input_global_wrapper_stencil_34_987.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_34_hw_input_global_wrapper_stencil_34_987.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_35_hw_input_global_wrapper_stencil_35_988.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_35_hw_input_global_wrapper_stencil_35_988.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_36_hw_input_global_wrapper_stencil_36_989.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_36_hw_input_global_wrapper_stencil_36_989.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_37_hw_input_global_wrapper_stencil_37_990.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_37_hw_input_global_wrapper_stencil_37_990.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_38_hw_input_global_wrapper_stencil_38_991.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_38_hw_input_global_wrapper_stencil_38_991.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_39_hw_input_global_wrapper_stencil_39_992.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_39_hw_input_global_wrapper_stencil_39_992.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_40_hw_input_global_wrapper_stencil_40_993.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_40_hw_input_global_wrapper_stencil_40_993.in1"]
        ]
      },
      "hcompute_conv_stencil_13":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1053_1067_1068":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1054_1065_1066":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1055_1064_1065":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1056_1063_1064":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1057_1062_1063":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1058_1061_1062":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1059_1060_1061":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_6_1066_1067":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_41_hw_input_global_wrapper_stencil_41_1053":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_42_hw_input_global_wrapper_stencil_42_1054":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_43_hw_input_global_wrapper_stencil_43_1055":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_44_hw_input_global_wrapper_stencil_44_1056":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_45_hw_input_global_wrapper_stencil_45_1057":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_46_hw_input_global_wrapper_stencil_46_1058":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_47_hw_input_global_wrapper_stencil_47_1059":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_48_hw_input_global_wrapper_stencil_48_1060":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_41_hw_input_global_wrapper_stencil_41_1053.out","add_1053_1067_1068.in0"],
          ["add_conv_stencil_6_1066_1067.out","add_1053_1067_1068.in1"],
          ["self.out_conv_stencil","add_1053_1067_1068.out"],
          ["mul_hw_kernel_global_wrapper_stencil_42_hw_input_global_wrapper_stencil_42_1054.out","add_1054_1065_1066.in0"],
          ["add_1055_1064_1065.out","add_1054_1065_1066.in1"],
          ["add_conv_stencil_6_1066_1067.in1","add_1054_1065_1066.out"],
          ["mul_hw_kernel_global_wrapper_stencil_43_hw_input_global_wrapper_stencil_43_1055.out","add_1055_1064_1065.in0"],
          ["add_1056_1063_1064.out","add_1055_1064_1065.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_44_hw_input_global_wrapper_stencil_44_1056.out","add_1056_1063_1064.in0"],
          ["add_1057_1062_1063.out","add_1056_1063_1064.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_45_hw_input_global_wrapper_stencil_45_1057.out","add_1057_1062_1063.in0"],
          ["add_1058_1061_1062.out","add_1057_1062_1063.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_46_hw_input_global_wrapper_stencil_46_1058.out","add_1058_1061_1062.in0"],
          ["add_1059_1060_1061.out","add_1058_1061_1062.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_47_hw_input_global_wrapper_stencil_47_1059.out","add_1059_1060_1061.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_48_hw_input_global_wrapper_stencil_48_1060.out","add_1059_1060_1061.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_6_1066_1067.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_41_hw_input_global_wrapper_stencil_41_1053.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_41_hw_input_global_wrapper_stencil_41_1053.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_42_hw_input_global_wrapper_stencil_42_1054.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_42_hw_input_global_wrapper_stencil_42_1054.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_43_hw_input_global_wrapper_stencil_43_1055.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_43_hw_input_global_wrapper_stencil_43_1055.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_44_hw_input_global_wrapper_stencil_44_1056.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_44_hw_input_global_wrapper_stencil_44_1056.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_45_hw_input_global_wrapper_stencil_45_1057.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_45_hw_input_global_wrapper_stencil_45_1057.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_46_hw_input_global_wrapper_stencil_46_1058.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_46_hw_input_global_wrapper_stencil_46_1058.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_47_hw_input_global_wrapper_stencil_47_1059.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_47_hw_input_global_wrapper_stencil_47_1059.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_48_hw_input_global_wrapper_stencil_48_1060.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_48_hw_input_global_wrapper_stencil_48_1060.in1"]
        ]
      },
      "hcompute_conv_stencil_14":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1120_1134_1135":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1121_1132_1133":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1122_1131_1132":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1123_1130_1131":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1124_1129_1130":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1125_1128_1129":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1126_1127_1128":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_7_1133_1134":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_49_hw_input_global_wrapper_stencil_49_1120":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_50_hw_input_global_wrapper_stencil_50_1121":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_51_hw_input_global_wrapper_stencil_51_1122":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_52_hw_input_global_wrapper_stencil_52_1123":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_53_hw_input_global_wrapper_stencil_53_1124":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_54_hw_input_global_wrapper_stencil_54_1125":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_55_hw_input_global_wrapper_stencil_55_1126":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_56_hw_input_global_wrapper_stencil_56_1127":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_49_hw_input_global_wrapper_stencil_49_1120.out","add_1120_1134_1135.in0"],
          ["add_conv_stencil_7_1133_1134.out","add_1120_1134_1135.in1"],
          ["self.out_conv_stencil","add_1120_1134_1135.out"],
          ["mul_hw_kernel_global_wrapper_stencil_50_hw_input_global_wrapper_stencil_50_1121.out","add_1121_1132_1133.in0"],
          ["add_1122_1131_1132.out","add_1121_1132_1133.in1"],
          ["add_conv_stencil_7_1133_1134.in1","add_1121_1132_1133.out"],
          ["mul_hw_kernel_global_wrapper_stencil_51_hw_input_global_wrapper_stencil_51_1122.out","add_1122_1131_1132.in0"],
          ["add_1123_1130_1131.out","add_1122_1131_1132.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_52_hw_input_global_wrapper_stencil_52_1123.out","add_1123_1130_1131.in0"],
          ["add_1124_1129_1130.out","add_1123_1130_1131.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_53_hw_input_global_wrapper_stencil_53_1124.out","add_1124_1129_1130.in0"],
          ["add_1125_1128_1129.out","add_1124_1129_1130.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_54_hw_input_global_wrapper_stencil_54_1125.out","add_1125_1128_1129.in0"],
          ["add_1126_1127_1128.out","add_1125_1128_1129.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_55_hw_input_global_wrapper_stencil_55_1126.out","add_1126_1127_1128.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_56_hw_input_global_wrapper_stencil_56_1127.out","add_1126_1127_1128.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_7_1133_1134.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_49_hw_input_global_wrapper_stencil_49_1120.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_49_hw_input_global_wrapper_stencil_49_1120.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_50_hw_input_global_wrapper_stencil_50_1121.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_50_hw_input_global_wrapper_stencil_50_1121.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_51_hw_input_global_wrapper_stencil_51_1122.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_51_hw_input_global_wrapper_stencil_51_1122.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_52_hw_input_global_wrapper_stencil_52_1123.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_52_hw_input_global_wrapper_stencil_52_1123.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_53_hw_input_global_wrapper_stencil_53_1124.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_53_hw_input_global_wrapper_stencil_53_1124.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_54_hw_input_global_wrapper_stencil_54_1125.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_54_hw_input_global_wrapper_stencil_54_1125.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_55_hw_input_global_wrapper_stencil_55_1126.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_55_hw_input_global_wrapper_stencil_55_1126.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_56_hw_input_global_wrapper_stencil_56_1127.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_56_hw_input_global_wrapper_stencil_56_1127.in1"]
        ]
      },
      "hcompute_conv_stencil_15":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1187_1201_1202":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1188_1199_1200":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1189_1198_1199":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1190_1197_1198":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1191_1196_1197":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1192_1195_1196":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1193_1194_1195":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_8_1200_1201":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_57_hw_input_global_wrapper_stencil_57_1187":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_58_hw_input_global_wrapper_stencil_58_1188":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_59_hw_input_global_wrapper_stencil_59_1189":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_60_hw_input_global_wrapper_stencil_60_1190":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_61_hw_input_global_wrapper_stencil_61_1191":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_62_hw_input_global_wrapper_stencil_62_1192":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_63_hw_input_global_wrapper_stencil_63_1193":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_64_hw_input_global_wrapper_stencil_64_1194":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_57_hw_input_global_wrapper_stencil_57_1187.out","add_1187_1201_1202.in0"],
          ["add_conv_stencil_8_1200_1201.out","add_1187_1201_1202.in1"],
          ["self.out_conv_stencil","add_1187_1201_1202.out"],
          ["mul_hw_kernel_global_wrapper_stencil_58_hw_input_global_wrapper_stencil_58_1188.out","add_1188_1199_1200.in0"],
          ["add_1189_1198_1199.out","add_1188_1199_1200.in1"],
          ["add_conv_stencil_8_1200_1201.in1","add_1188_1199_1200.out"],
          ["mul_hw_kernel_global_wrapper_stencil_59_hw_input_global_wrapper_stencil_59_1189.out","add_1189_1198_1199.in0"],
          ["add_1190_1197_1198.out","add_1189_1198_1199.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_60_hw_input_global_wrapper_stencil_60_1190.out","add_1190_1197_1198.in0"],
          ["add_1191_1196_1197.out","add_1190_1197_1198.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_61_hw_input_global_wrapper_stencil_61_1191.out","add_1191_1196_1197.in0"],
          ["add_1192_1195_1196.out","add_1191_1196_1197.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_62_hw_input_global_wrapper_stencil_62_1192.out","add_1192_1195_1196.in0"],
          ["add_1193_1194_1195.out","add_1192_1195_1196.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_63_hw_input_global_wrapper_stencil_63_1193.out","add_1193_1194_1195.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_64_hw_input_global_wrapper_stencil_64_1194.out","add_1193_1194_1195.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_8_1200_1201.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_57_hw_input_global_wrapper_stencil_57_1187.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_57_hw_input_global_wrapper_stencil_57_1187.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_58_hw_input_global_wrapper_stencil_58_1188.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_58_hw_input_global_wrapper_stencil_58_1188.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_59_hw_input_global_wrapper_stencil_59_1189.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_59_hw_input_global_wrapper_stencil_59_1189.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_60_hw_input_global_wrapper_stencil_60_1190.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_60_hw_input_global_wrapper_stencil_60_1190.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_61_hw_input_global_wrapper_stencil_61_1191.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_61_hw_input_global_wrapper_stencil_61_1191.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_62_hw_input_global_wrapper_stencil_62_1192.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_62_hw_input_global_wrapper_stencil_62_1192.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_63_hw_input_global_wrapper_stencil_63_1193.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_63_hw_input_global_wrapper_stencil_63_1193.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_64_hw_input_global_wrapper_stencil_64_1194.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_64_hw_input_global_wrapper_stencil_64_1194.in1"]
        ]
      },
      "hcompute_conv_stencil_2":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__685":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__685.out"]
        ]
      },
      "hcompute_conv_stencil_3":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__688":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__688.out"]
        ]
      },
      "hcompute_conv_stencil_4":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__691":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__691.out"]
        ]
      },
      "hcompute_conv_stencil_5":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__694":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__694.out"]
        ]
      },
      "hcompute_conv_stencil_6":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__697":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__697.out"]
        ]
      },
      "hcompute_conv_stencil_7":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__700":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__700.out"]
        ]
      },
      "hcompute_conv_stencil_8":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_718_732_733":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_719_730_731":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_720_729_730":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_721_728_729":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_722_727_728":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_723_726_727":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_724_725_726":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_1_731_732":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_718":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_719":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_720":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_721":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_722":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_723":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_724":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_725":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_718.out","add_718_732_733.in0"],
          ["add_conv_stencil_1_731_732.out","add_718_732_733.in1"],
          ["self.out_conv_stencil","add_718_732_733.out"],
          ["mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_719.out","add_719_730_731.in0"],
          ["add_720_729_730.out","add_719_730_731.in1"],
          ["add_conv_stencil_1_731_732.in1","add_719_730_731.out"],
          ["mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_720.out","add_720_729_730.in0"],
          ["add_721_728_729.out","add_720_729_730.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_721.out","add_721_728_729.in0"],
          ["add_722_727_728.out","add_721_728_729.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_722.out","add_722_727_728.in0"],
          ["add_723_726_727.out","add_722_727_728.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_723.out","add_723_726_727.in0"],
          ["add_724_725_726.out","add_723_726_727.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_724.out","add_724_725_726.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_725.out","add_724_725_726.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_1_731_732.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_718.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_718.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_719.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_719.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_720.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_720.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_721.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_721.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_722.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_722.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_723.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_723.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_724.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_724.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_725.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_725.in1"]
        ]
      },
      "hcompute_conv_stencil_9":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_785_799_800":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_786_797_798":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_787_796_797":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_788_795_796":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_789_794_795":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_790_793_794":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_791_792_793":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_2_798_799":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_786":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_787":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_788":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_789":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_790":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_791":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_792":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_785":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_785.out","add_785_799_800.in0"],
          ["add_conv_stencil_2_798_799.out","add_785_799_800.in1"],
          ["self.out_conv_stencil","add_785_799_800.out"],
          ["mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_786.out","add_786_797_798.in0"],
          ["add_787_796_797.out","add_786_797_798.in1"],
          ["add_conv_stencil_2_798_799.in1","add_786_797_798.out"],
          ["mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_787.out","add_787_796_797.in0"],
          ["add_788_795_796.out","add_787_796_797.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_788.out","add_788_795_796.in0"],
          ["add_789_794_795.out","add_788_795_796.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_789.out","add_789_794_795.in0"],
          ["add_790_793_794.out","add_789_794_795.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_790.out","add_790_793_794.in0"],
          ["add_791_792_793.out","add_790_793_794.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_791.out","add_791_792_793.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_792.out","add_791_792_793.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_2_798_799.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_786.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_786.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_787.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_787.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_788.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_788.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_789.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_789.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_790.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_790.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_791.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_791.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_792.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_792.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_785.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_785.in1"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_1":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_2":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_3":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_4":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_5":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_6":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_7":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_kernel_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_kernel_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_kernel_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_kernel_global_wrapper_stencil","self.in0_hw_kernel_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_1":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_2":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_3":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_4":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_5":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_6":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_7":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hw_input_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_conv_stencil_10_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_10_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_10_read_rready","Bit"],
          ["op_hcompute_conv_stencil_10_read_data_ready","BitIn"],
          ["op_hcompute_conv_stencil_10_read_data_valid","Bit"],
          ["op_hcompute_conv_stencil_10_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_11_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_11_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_11_read_rready","Bit"],
          ["op_hcompute_conv_stencil_11_read_data_ready","BitIn"],
          ["op_hcompute_conv_stencil_11_read_data_valid","Bit"],
          ["op_hcompute_conv_stencil_11_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_12_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_12_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_12_read_rready","Bit"],
          ["op_hcompute_conv_stencil_12_read_data_ready","BitIn"],
          ["op_hcompute_conv_stencil_12_read_data_valid","Bit"],
          ["op_hcompute_conv_stencil_12_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_13_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_13_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_13_read_rready","Bit"],
          ["op_hcompute_conv_stencil_13_read_data_ready","BitIn"],
          ["op_hcompute_conv_stencil_13_read_data_valid","Bit"],
          ["op_hcompute_conv_stencil_13_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_14_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_14_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_14_read_rready","Bit"],
          ["op_hcompute_conv_stencil_14_read_data_ready","BitIn"],
          ["op_hcompute_conv_stencil_14_read_data_valid","Bit"],
          ["op_hcompute_conv_stencil_14_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_15_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_15_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_15_read_rready","Bit"],
          ["op_hcompute_conv_stencil_15_read_data_ready","BitIn"],
          ["op_hcompute_conv_stencil_15_read_data_valid","Bit"],
          ["op_hcompute_conv_stencil_15_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_8_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_8_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_8_read_rready","Bit"],
          ["op_hcompute_conv_stencil_8_read_data_ready","BitIn"],
          ["op_hcompute_conv_stencil_8_read_data_valid","Bit"],
          ["op_hcompute_conv_stencil_8_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_9_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_9_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_9_read_rready","Bit"],
          ["op_hcompute_conv_stencil_9_read_data_ready","BitIn"],
          ["op_hcompute_conv_stencil_9_read_data_valid","Bit"],
          ["op_hcompute_conv_stencil_9_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_write_wen","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_write_data_ready","Bit"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_write_data_valid","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_write_wen","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_write_data_ready","Bit"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_write_data_valid","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_write_wen","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_write_data_ready","Bit"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_write_data_valid","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_4_write_wen","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_4_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_4_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_4_write_data_ready","Bit"],
          ["op_hcompute_hw_input_global_wrapper_stencil_4_write_data_valid","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_5_write_wen","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_5_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_5_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_5_write_data_ready","Bit"],
          ["op_hcompute_hw_input_global_wrapper_stencil_5_write_data_valid","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_6_write_wen","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_6_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_6_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_6_write_data_ready","Bit"],
          ["op_hcompute_hw_input_global_wrapper_stencil_6_write_data_valid","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_7_write_wen","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_7_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_7_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_7_write_data_ready","Bit"],
          ["op_hcompute_hw_input_global_wrapper_stencil_7_write_data_valid","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_wen","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_data_ready","Bit"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_data_valid","BitIn"]
        ]],
        "instances":{
          "and_all__U2714":{
            "modref":"corebit.and"
          },
          "and_all__U2715":{
            "modref":"corebit.and"
          },
          "and_all__U2716":{
            "modref":"corebit.and"
          },
          "and_all__U2717":{
            "modref":"corebit.and"
          },
          "and_all__U2718":{
            "modref":"corebit.and"
          },
          "and_all__U2719":{
            "modref":"corebit.and"
          },
          "and_all__U2720":{
            "modref":"corebit.and"
          },
          "and_all__U2721":{
            "modref":"corebit.and"
          },
          "and_all__U2722":{
            "modref":"corebit.and"
          },
          "and_all__U2723":{
            "modref":"corebit.and"
          },
          "and_all__U2724":{
            "modref":"corebit.and"
          },
          "and_all__U2725":{
            "modref":"corebit.and"
          },
          "and_all__U2726":{
            "modref":"corebit.and"
          },
          "and_all__U2727":{
            "modref":"corebit.and"
          },
          "and_all__U2728":{
            "modref":"corebit.and"
          },
          "and_all__U2729":{
            "modref":"corebit.and"
          },
          "and_all__U2730":{
            "modref":"corebit.and"
          },
          "and_all__U2731":{
            "modref":"corebit.and"
          },
          "and_all__U2732":{
            "modref":"corebit.and"
          },
          "and_all__U2733":{
            "modref":"corebit.and"
          },
          "and_all__U2734":{
            "modref":"corebit.and"
          },
          "and_all__U2735":{
            "modref":"corebit.and"
          },
          "and_all__U2736":{
            "modref":"corebit.and"
          },
          "and_all__U2737":{
            "modref":"corebit.and"
          },
          "and_all__U2738":{
            "modref":"corebit.and"
          },
          "and_all__U2739":{
            "modref":"corebit.and"
          },
          "and_all__U2740":{
            "modref":"corebit.and"
          },
          "and_all__U2741":{
            "modref":"corebit.and"
          },
          "and_all__U2742":{
            "modref":"corebit.and"
          },
          "and_all__U2743":{
            "modref":"corebit.and"
          },
          "and_all__U2744":{
            "modref":"corebit.and"
          },
          "and_all__U2745":{
            "modref":"corebit.and"
          },
          "and_all__U2746":{
            "modref":"corebit.and"
          },
          "and_all__U2747":{
            "modref":"corebit.and"
          },
          "and_all__U2748":{
            "modref":"corebit.and"
          },
          "and_all__U2749":{
            "modref":"corebit.and"
          },
          "and_all__U2750":{
            "modref":"corebit.and"
          },
          "and_all__U2751":{
            "modref":"corebit.and"
          },
          "and_all__U2752":{
            "modref":"corebit.and"
          },
          "and_all__U2753":{
            "modref":"corebit.and"
          },
          "and_all__U2754":{
            "modref":"corebit.and"
          },
          "and_all__U2755":{
            "modref":"corebit.and"
          },
          "and_all__U2756":{
            "modref":"corebit.and"
          },
          "and_all__U2757":{
            "modref":"corebit.and"
          },
          "and_all__U2758":{
            "modref":"corebit.and"
          },
          "and_all__U2759":{
            "modref":"corebit.and"
          },
          "and_all__U2760":{
            "modref":"corebit.and"
          },
          "and_all__U2761":{
            "modref":"corebit.and"
          },
          "and_all__U2762":{
            "modref":"corebit.and"
          },
          "and_all__U2763":{
            "modref":"corebit.and"
          },
          "and_all__U2764":{
            "modref":"corebit.and"
          },
          "and_all__U2765":{
            "modref":"corebit.and"
          },
          "and_all__U2766":{
            "modref":"corebit.and"
          },
          "and_all__U2767":{
            "modref":"corebit.and"
          },
          "and_all__U2768":{
            "modref":"corebit.and"
          },
          "and_all__U2769":{
            "modref":"corebit.and"
          },
          "and_all__U2914":{
            "modref":"corebit.and"
          },
          "and_all__U2915":{
            "modref":"corebit.and"
          },
          "and_all__U2916":{
            "modref":"corebit.and"
          },
          "and_all__U2917":{
            "modref":"corebit.and"
          },
          "and_all__U2918":{
            "modref":"corebit.and"
          },
          "and_all__U2919":{
            "modref":"corebit.and"
          },
          "and_all__U2920":{
            "modref":"corebit.and"
          },
          "bank_0":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_0"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_1":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_1"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_2":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_2"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_3":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_3"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_4":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_4"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_5":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_5"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_6":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_6"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_7":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_7"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "data_bc_U2490":{
            "modref":"global.data_bc_U2490_pt__U2491"
          },
          "data_bc_U2494":{
            "modref":"global.data_bc_U2494_pt__U2495"
          },
          "data_bc_U2498":{
            "modref":"global.data_bc_U2498_pt__U2499"
          },
          "data_bc_U2502":{
            "modref":"global.data_bc_U2502_pt__U2503"
          },
          "data_bc_U2506":{
            "modref":"global.data_bc_U2506_pt__U2507"
          },
          "data_bc_U2510":{
            "modref":"global.data_bc_U2510_pt__U2511"
          },
          "data_bc_U2514":{
            "modref":"global.data_bc_U2514_pt__U2515"
          },
          "data_bc_U2518":{
            "modref":"global.data_bc_U2518_pt__U2519"
          },
          "data_bc_U2522":{
            "modref":"global.data_bc_U2522_pt__U2523"
          },
          "data_bc_U2526":{
            "modref":"global.data_bc_U2526_pt__U2527"
          },
          "data_bc_U2530":{
            "modref":"global.data_bc_U2530_pt__U2531"
          },
          "data_bc_U2534":{
            "modref":"global.data_bc_U2534_pt__U2535"
          },
          "data_bc_U2538":{
            "modref":"global.data_bc_U2538_pt__U2539"
          },
          "data_bc_U2542":{
            "modref":"global.data_bc_U2542_pt__U2543"
          },
          "data_bc_U2546":{
            "modref":"global.data_bc_U2546_pt__U2547"
          },
          "data_bc_U2550":{
            "modref":"global.data_bc_U2550_pt__U2551"
          },
          "data_bc_U2554":{
            "modref":"global.data_bc_U2554_pt__U2555"
          },
          "data_bc_U2558":{
            "modref":"global.data_bc_U2558_pt__U2559"
          },
          "data_bc_U2562":{
            "modref":"global.data_bc_U2562_pt__U2563"
          },
          "data_bc_U2566":{
            "modref":"global.data_bc_U2566_pt__U2567"
          },
          "data_bc_U2570":{
            "modref":"global.data_bc_U2570_pt__U2571"
          },
          "data_bc_U2574":{
            "modref":"global.data_bc_U2574_pt__U2575"
          },
          "data_bc_U2578":{
            "modref":"global.data_bc_U2578_pt__U2579"
          },
          "data_bc_U2582":{
            "modref":"global.data_bc_U2582_pt__U2583"
          },
          "data_bc_U2586":{
            "modref":"global.data_bc_U2586_pt__U2587"
          },
          "data_bc_U2590":{
            "modref":"global.data_bc_U2590_pt__U2591"
          },
          "data_bc_U2594":{
            "modref":"global.data_bc_U2594_pt__U2595"
          },
          "data_bc_U2598":{
            "modref":"global.data_bc_U2598_pt__U2599"
          },
          "data_bc_U2602":{
            "modref":"global.data_bc_U2602_pt__U2603"
          },
          "data_bc_U2606":{
            "modref":"global.data_bc_U2606_pt__U2607"
          },
          "data_bc_U2610":{
            "modref":"global.data_bc_U2610_pt__U2611"
          },
          "data_bc_U2614":{
            "modref":"global.data_bc_U2614_pt__U2615"
          },
          "data_bc_U2618":{
            "modref":"global.data_bc_U2618_pt__U2619"
          },
          "data_bc_U2622":{
            "modref":"global.data_bc_U2622_pt__U2623"
          },
          "data_bc_U2626":{
            "modref":"global.data_bc_U2626_pt__U2627"
          },
          "data_bc_U2630":{
            "modref":"global.data_bc_U2630_pt__U2631"
          },
          "data_bc_U2634":{
            "modref":"global.data_bc_U2634_pt__U2635"
          },
          "data_bc_U2638":{
            "modref":"global.data_bc_U2638_pt__U2639"
          },
          "data_bc_U2642":{
            "modref":"global.data_bc_U2642_pt__U2643"
          },
          "data_bc_U2646":{
            "modref":"global.data_bc_U2646_pt__U2647"
          },
          "data_bc_U2650":{
            "modref":"global.data_bc_U2650_pt__U2651"
          },
          "data_bc_U2654":{
            "modref":"global.data_bc_U2654_pt__U2655"
          },
          "data_bc_U2658":{
            "modref":"global.data_bc_U2658_pt__U2659"
          },
          "data_bc_U2662":{
            "modref":"global.data_bc_U2662_pt__U2663"
          },
          "data_bc_U2666":{
            "modref":"global.data_bc_U2666_pt__U2667"
          },
          "data_bc_U2670":{
            "modref":"global.data_bc_U2670_pt__U2671"
          },
          "data_bc_U2674":{
            "modref":"global.data_bc_U2674_pt__U2675"
          },
          "data_bc_U2678":{
            "modref":"global.data_bc_U2678_pt__U2679"
          },
          "data_bc_U2682":{
            "modref":"global.data_bc_U2682_pt__U2683"
          },
          "data_bc_U2686":{
            "modref":"global.data_bc_U2686_pt__U2687"
          },
          "data_bc_U2690":{
            "modref":"global.data_bc_U2690_pt__U2691"
          },
          "data_bc_U2694":{
            "modref":"global.data_bc_U2694_pt__U2695"
          },
          "data_bc_U2698":{
            "modref":"global.data_bc_U2698_pt__U2699"
          },
          "data_bc_U2702":{
            "modref":"global.data_bc_U2702_pt__U2703"
          },
          "data_bc_U2706":{
            "modref":"global.data_bc_U2706_pt__U2707"
          },
          "data_bc_U2710":{
            "modref":"global.data_bc_U2710_pt__U2711"
          },
          "hw_input_global_wrapper_stencil_Bank0_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_input_global_wrapper_stencil_BANK_0"
          },
          "hw_input_global_wrapper_stencil_Bank1_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_input_global_wrapper_stencil_BANK_1"
          },
          "hw_input_global_wrapper_stencil_Bank2_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_input_global_wrapper_stencil_BANK_2"
          },
          "hw_input_global_wrapper_stencil_Bank3_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_input_global_wrapper_stencil_BANK_3"
          },
          "hw_input_global_wrapper_stencil_Bank4_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_input_global_wrapper_stencil_BANK_4"
          },
          "hw_input_global_wrapper_stencil_Bank5_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_input_global_wrapper_stencil_BANK_5"
          },
          "hw_input_global_wrapper_stencil_Bank6_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_input_global_wrapper_stencil_BANK_6"
          },
          "hw_input_global_wrapper_stencil_Bank7_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_input_global_wrapper_stencil_BANK_7"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_ready_bc_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_ready_bc_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_ready_bc_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_ready_bc_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_ready_bc_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_ready_bc_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_ready_bc_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_ready_bc_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_150_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_150_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_150_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_151_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_151_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_151_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_152_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_152_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_152_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_153_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_153_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_153_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_154_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_154_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_154_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_155_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_155_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_155_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_156_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_156_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_156_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_157_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_157_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_157_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_132_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_132_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_132_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_133_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_133_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_133_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_134_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_134_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_134_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_135_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_135_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_135_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_136_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_136_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_136_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_137_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_137_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_137_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_138_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_138_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_138_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_139_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_139_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_139_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_114_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_114_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_114_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_115_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_115_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_115_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_116_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_116_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_116_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_117_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_117_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_117_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_118_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_118_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_118_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_119_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_119_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_119_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_120_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_120_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_120_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_121_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_121_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_121_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_100_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_100_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_100_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_101_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_101_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_101_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_102_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_102_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_102_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_103_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_103_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_103_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_96_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_96_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_96_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_97_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_97_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_97_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_98_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_98_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_98_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_99_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_99_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_99_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_78_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_78_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_78_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_79_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_79_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_79_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_80_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_80_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_80_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_81_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_81_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_81_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_82_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_82_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_82_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_83_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_83_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_83_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_84_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_84_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_84_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_85_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_85_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_85_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_54_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_54_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_54_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_55_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_55_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_55_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_56_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_56_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_56_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_57_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_57_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_57_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_58_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_58_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_58_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_59_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_59_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_59_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_60_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_60_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_60_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_61_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_61_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_61_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_36_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_36_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_36_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_37_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_37_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_37_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_38_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_38_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_38_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_39_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_39_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_39_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_40_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_40_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_40_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_41_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_41_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_41_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_42_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_42_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_42_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_43_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_43_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_43_valid_net":{
            "modref":"corebit.wire"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_U2787":{
            "modref":"global.aff__U2770"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_U2805":{
            "modref":"global.aff__U2788"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_U2823":{
            "modref":"global.aff__U2806"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_U2841":{
            "modref":"global.aff__U2824"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_U2859":{
            "modref":"global.aff__U2842"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_U2877":{
            "modref":"global.aff__U2860"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_U2895":{
            "modref":"global.aff__U2878"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_U2913":{
            "modref":"global.aff__U2896"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_conv_stencil_10_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U1978"
          },
          "op_hcompute_conv_stencil_11_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U2042"
          },
          "op_hcompute_conv_stencil_12_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U2106"
          },
          "op_hcompute_conv_stencil_13_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U2170"
          },
          "op_hcompute_conv_stencil_14_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U2234"
          },
          "op_hcompute_conv_stencil_15_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U2298"
          },
          "op_hcompute_conv_stencil_8_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U2362"
          },
          "op_hcompute_conv_stencil_9_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U2426"
          },
          "valid_bc_U2492":{
            "modref":"global.valid_bc_U2492_pt__U2493"
          },
          "valid_bc_U2496":{
            "modref":"global.valid_bc_U2496_pt__U2497"
          },
          "valid_bc_U2500":{
            "modref":"global.valid_bc_U2500_pt__U2501"
          },
          "valid_bc_U2504":{
            "modref":"global.valid_bc_U2504_pt__U2505"
          },
          "valid_bc_U2508":{
            "modref":"global.valid_bc_U2508_pt__U2509"
          },
          "valid_bc_U2512":{
            "modref":"global.valid_bc_U2512_pt__U2513"
          },
          "valid_bc_U2516":{
            "modref":"global.valid_bc_U2516_pt__U2517"
          },
          "valid_bc_U2520":{
            "modref":"global.valid_bc_U2520_pt__U2521"
          },
          "valid_bc_U2524":{
            "modref":"global.valid_bc_U2524_pt__U2525"
          },
          "valid_bc_U2528":{
            "modref":"global.valid_bc_U2528_pt__U2529"
          },
          "valid_bc_U2532":{
            "modref":"global.valid_bc_U2532_pt__U2533"
          },
          "valid_bc_U2536":{
            "modref":"global.valid_bc_U2536_pt__U2537"
          },
          "valid_bc_U2540":{
            "modref":"global.valid_bc_U2540_pt__U2541"
          },
          "valid_bc_U2544":{
            "modref":"global.valid_bc_U2544_pt__U2545"
          },
          "valid_bc_U2548":{
            "modref":"global.valid_bc_U2548_pt__U2549"
          },
          "valid_bc_U2552":{
            "modref":"global.valid_bc_U2552_pt__U2553"
          },
          "valid_bc_U2556":{
            "modref":"global.valid_bc_U2556_pt__U2557"
          },
          "valid_bc_U2560":{
            "modref":"global.valid_bc_U2560_pt__U2561"
          },
          "valid_bc_U2564":{
            "modref":"global.valid_bc_U2564_pt__U2565"
          },
          "valid_bc_U2568":{
            "modref":"global.valid_bc_U2568_pt__U2569"
          },
          "valid_bc_U2572":{
            "modref":"global.valid_bc_U2572_pt__U2573"
          },
          "valid_bc_U2576":{
            "modref":"global.valid_bc_U2576_pt__U2577"
          },
          "valid_bc_U2580":{
            "modref":"global.valid_bc_U2580_pt__U2581"
          },
          "valid_bc_U2584":{
            "modref":"global.valid_bc_U2584_pt__U2585"
          },
          "valid_bc_U2588":{
            "modref":"global.valid_bc_U2588_pt__U2589"
          },
          "valid_bc_U2592":{
            "modref":"global.valid_bc_U2592_pt__U2593"
          },
          "valid_bc_U2596":{
            "modref":"global.valid_bc_U2596_pt__U2597"
          },
          "valid_bc_U2600":{
            "modref":"global.valid_bc_U2600_pt__U2601"
          },
          "valid_bc_U2604":{
            "modref":"global.valid_bc_U2604_pt__U2605"
          },
          "valid_bc_U2608":{
            "modref":"global.valid_bc_U2608_pt__U2609"
          },
          "valid_bc_U2612":{
            "modref":"global.valid_bc_U2612_pt__U2613"
          },
          "valid_bc_U2616":{
            "modref":"global.valid_bc_U2616_pt__U2617"
          },
          "valid_bc_U2620":{
            "modref":"global.valid_bc_U2620_pt__U2621"
          },
          "valid_bc_U2624":{
            "modref":"global.valid_bc_U2624_pt__U2625"
          },
          "valid_bc_U2628":{
            "modref":"global.valid_bc_U2628_pt__U2629"
          },
          "valid_bc_U2632":{
            "modref":"global.valid_bc_U2632_pt__U2633"
          },
          "valid_bc_U2636":{
            "modref":"global.valid_bc_U2636_pt__U2637"
          },
          "valid_bc_U2640":{
            "modref":"global.valid_bc_U2640_pt__U2641"
          },
          "valid_bc_U2644":{
            "modref":"global.valid_bc_U2644_pt__U2645"
          },
          "valid_bc_U2648":{
            "modref":"global.valid_bc_U2648_pt__U2649"
          },
          "valid_bc_U2652":{
            "modref":"global.valid_bc_U2652_pt__U2653"
          },
          "valid_bc_U2656":{
            "modref":"global.valid_bc_U2656_pt__U2657"
          },
          "valid_bc_U2660":{
            "modref":"global.valid_bc_U2660_pt__U2661"
          },
          "valid_bc_U2664":{
            "modref":"global.valid_bc_U2664_pt__U2665"
          },
          "valid_bc_U2668":{
            "modref":"global.valid_bc_U2668_pt__U2669"
          },
          "valid_bc_U2672":{
            "modref":"global.valid_bc_U2672_pt__U2673"
          },
          "valid_bc_U2676":{
            "modref":"global.valid_bc_U2676_pt__U2677"
          },
          "valid_bc_U2680":{
            "modref":"global.valid_bc_U2680_pt__U2681"
          },
          "valid_bc_U2684":{
            "modref":"global.valid_bc_U2684_pt__U2685"
          },
          "valid_bc_U2688":{
            "modref":"global.valid_bc_U2688_pt__U2689"
          },
          "valid_bc_U2692":{
            "modref":"global.valid_bc_U2692_pt__U2693"
          },
          "valid_bc_U2696":{
            "modref":"global.valid_bc_U2696_pt__U2697"
          },
          "valid_bc_U2700":{
            "modref":"global.valid_bc_U2700_pt__U2701"
          },
          "valid_bc_U2704":{
            "modref":"global.valid_bc_U2704_pt__U2705"
          },
          "valid_bc_U2708":{
            "modref":"global.valid_bc_U2708_pt__U2709"
          },
          "valid_bc_U2712":{
            "modref":"global.valid_bc_U2712_pt__U2713"
          },
          "zero_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_150_ready_net.out","and_all__U2714.in0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_132_ready_net.out","and_all__U2714.in1"],
          ["and_all__U2715.in0","and_all__U2714.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_114_ready_net.out","and_all__U2715.in1"],
          ["and_all__U2716.in0","and_all__U2715.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_96_ready_net.out","and_all__U2716.in1"],
          ["and_all__U2717.in0","and_all__U2716.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_78_ready_net.out","and_all__U2717.in1"],
          ["and_all__U2718.in0","and_all__U2717.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_54_ready_net.out","and_all__U2718.in1"],
          ["and_all__U2719.in0","and_all__U2718.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_43_ready_net.out","and_all__U2719.in1"],
          ["and_all__U2720.in0","and_all__U2719.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_ready_net.out","and_all__U2720.in1"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_ready_bc_net.in","and_all__U2720.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_151_ready_net.out","and_all__U2721.in0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_133_ready_net.out","and_all__U2721.in1"],
          ["and_all__U2722.in0","and_all__U2721.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_115_ready_net.out","and_all__U2722.in1"],
          ["and_all__U2723.in0","and_all__U2722.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_97_ready_net.out","and_all__U2723.in1"],
          ["and_all__U2724.in0","and_all__U2723.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_79_ready_net.out","and_all__U2724.in1"],
          ["and_all__U2725.in0","and_all__U2724.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_55_ready_net.out","and_all__U2725.in1"],
          ["and_all__U2726.in0","and_all__U2725.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_36_ready_net.out","and_all__U2726.in1"],
          ["and_all__U2727.in0","and_all__U2726.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_ready_net.out","and_all__U2727.in1"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_ready_bc_net.in","and_all__U2727.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_152_ready_net.out","and_all__U2728.in0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_134_ready_net.out","and_all__U2728.in1"],
          ["and_all__U2729.in0","and_all__U2728.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_116_ready_net.out","and_all__U2729.in1"],
          ["and_all__U2730.in0","and_all__U2729.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_98_ready_net.out","and_all__U2730.in1"],
          ["and_all__U2731.in0","and_all__U2730.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_80_ready_net.out","and_all__U2731.in1"],
          ["and_all__U2732.in0","and_all__U2731.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_56_ready_net.out","and_all__U2732.in1"],
          ["and_all__U2733.in0","and_all__U2732.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_37_ready_net.out","and_all__U2733.in1"],
          ["and_all__U2734.in0","and_all__U2733.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_ready_net.out","and_all__U2734.in1"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_ready_bc_net.in","and_all__U2734.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_153_ready_net.out","and_all__U2735.in0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_135_ready_net.out","and_all__U2735.in1"],
          ["and_all__U2736.in0","and_all__U2735.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_117_ready_net.out","and_all__U2736.in1"],
          ["and_all__U2737.in0","and_all__U2736.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_99_ready_net.out","and_all__U2737.in1"],
          ["and_all__U2738.in0","and_all__U2737.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_81_ready_net.out","and_all__U2738.in1"],
          ["and_all__U2739.in0","and_all__U2738.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_57_ready_net.out","and_all__U2739.in1"],
          ["and_all__U2740.in0","and_all__U2739.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_38_ready_net.out","and_all__U2740.in1"],
          ["and_all__U2741.in0","and_all__U2740.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_ready_net.out","and_all__U2741.in1"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_ready_bc_net.in","and_all__U2741.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_154_ready_net.out","and_all__U2742.in0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_136_ready_net.out","and_all__U2742.in1"],
          ["and_all__U2743.in0","and_all__U2742.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_118_ready_net.out","and_all__U2743.in1"],
          ["and_all__U2744.in0","and_all__U2743.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_100_ready_net.out","and_all__U2744.in1"],
          ["and_all__U2745.in0","and_all__U2744.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_82_ready_net.out","and_all__U2745.in1"],
          ["and_all__U2746.in0","and_all__U2745.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_58_ready_net.out","and_all__U2746.in1"],
          ["and_all__U2747.in0","and_all__U2746.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_39_ready_net.out","and_all__U2747.in1"],
          ["and_all__U2748.in0","and_all__U2747.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_ready_net.out","and_all__U2748.in1"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_ready_bc_net.in","and_all__U2748.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_155_ready_net.out","and_all__U2749.in0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_137_ready_net.out","and_all__U2749.in1"],
          ["and_all__U2750.in0","and_all__U2749.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_119_ready_net.out","and_all__U2750.in1"],
          ["and_all__U2751.in0","and_all__U2750.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_101_ready_net.out","and_all__U2751.in1"],
          ["and_all__U2752.in0","and_all__U2751.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_83_ready_net.out","and_all__U2752.in1"],
          ["and_all__U2753.in0","and_all__U2752.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_59_ready_net.out","and_all__U2753.in1"],
          ["and_all__U2754.in0","and_all__U2753.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_40_ready_net.out","and_all__U2754.in1"],
          ["and_all__U2755.in0","and_all__U2754.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_ready_net.out","and_all__U2755.in1"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_ready_bc_net.in","and_all__U2755.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_156_ready_net.out","and_all__U2756.in0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_138_ready_net.out","and_all__U2756.in1"],
          ["and_all__U2757.in0","and_all__U2756.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_120_ready_net.out","and_all__U2757.in1"],
          ["and_all__U2758.in0","and_all__U2757.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_102_ready_net.out","and_all__U2758.in1"],
          ["and_all__U2759.in0","and_all__U2758.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_84_ready_net.out","and_all__U2759.in1"],
          ["and_all__U2760.in0","and_all__U2759.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_60_ready_net.out","and_all__U2760.in1"],
          ["and_all__U2761.in0","and_all__U2760.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_41_ready_net.out","and_all__U2761.in1"],
          ["and_all__U2762.in0","and_all__U2761.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_ready_net.out","and_all__U2762.in1"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_ready_bc_net.in","and_all__U2762.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_157_ready_net.out","and_all__U2763.in0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_139_ready_net.out","and_all__U2763.in1"],
          ["and_all__U2764.in0","and_all__U2763.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_121_ready_net.out","and_all__U2764.in1"],
          ["and_all__U2765.in0","and_all__U2764.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_103_ready_net.out","and_all__U2765.in1"],
          ["and_all__U2766.in0","and_all__U2765.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_85_ready_net.out","and_all__U2766.in1"],
          ["and_all__U2767.in0","and_all__U2766.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_61_ready_net.out","and_all__U2767.in1"],
          ["and_all__U2768.in0","and_all__U2767.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_42_ready_net.out","and_all__U2768.in1"],
          ["and_all__U2769.in0","and_all__U2768.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_ready_net.out","and_all__U2769.in1"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_ready_bc_net.in","and_all__U2769.out"],
          ["bank_0.read_idx_ready","and_all__U2914.in0"],
          ["bank_1.read_idx_ready","and_all__U2914.in1"],
          ["and_all__U2915.in0","and_all__U2914.out"],
          ["bank_2.read_idx_ready","and_all__U2915.in1"],
          ["and_all__U2916.in0","and_all__U2915.out"],
          ["bank_3.read_idx_ready","and_all__U2916.in1"],
          ["and_all__U2917.in0","and_all__U2916.out"],
          ["bank_4.read_idx_ready","and_all__U2917.in1"],
          ["and_all__U2918.in0","and_all__U2917.out"],
          ["bank_5.read_idx_ready","and_all__U2918.in1"],
          ["and_all__U2919.in0","and_all__U2918.out"],
          ["bank_6.read_idx_ready","and_all__U2919.in1"],
          ["and_all__U2920.in0","and_all__U2919.out"],
          ["bank_7.read_idx_ready","and_all__U2920.in1"],
          ["self.op_hcompute_conv_stencil_10_read_rready","and_all__U2920.out"],
          ["self.rst_n","bank_0.nreset_i"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","bank_0.push_data"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_data_ready","bank_0.push_data_ready"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_data_valid","bank_0.push_data_valid"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_net.in","bank_0.read_data"],
          ["hw_input_global_wrapper_stencil_Bank0_read_ctrl_fork.ready_out","bank_0.read_data_ready"],
          ["hw_input_global_wrapper_stencil_Bank0_read_ctrl_fork.valid_in","bank_0.read_data_valid"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_U2787.out","bank_0.read_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_0.read_idx_valid"],
          ["zero_cst.out","bank_0.read_will_update"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","bank_0.update_data"],
          ["zero_cst.out","bank_0.update_data_valid"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_U2787.out","bank_0.update_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_0.update_idx_valid"],
          ["self.rst_n","bank_1.nreset_i"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_1_write.0","bank_1.push_data"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_1_write_data_ready","bank_1.push_data_ready"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_1_write_data_valid","bank_1.push_data_valid"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_net.in","bank_1.read_data"],
          ["hw_input_global_wrapper_stencil_Bank1_read_ctrl_fork.ready_out","bank_1.read_data_ready"],
          ["hw_input_global_wrapper_stencil_Bank1_read_ctrl_fork.valid_in","bank_1.read_data_valid"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_U2805.out","bank_1.read_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_1.read_idx_valid"],
          ["zero_cst.out","bank_1.read_will_update"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_1_write.0","bank_1.update_data"],
          ["zero_cst.out","bank_1.update_data_valid"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_U2805.out","bank_1.update_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_1.update_idx_valid"],
          ["self.rst_n","bank_2.nreset_i"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_2_write.0","bank_2.push_data"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_2_write_data_ready","bank_2.push_data_ready"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_2_write_data_valid","bank_2.push_data_valid"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_net.in","bank_2.read_data"],
          ["hw_input_global_wrapper_stencil_Bank2_read_ctrl_fork.ready_out","bank_2.read_data_ready"],
          ["hw_input_global_wrapper_stencil_Bank2_read_ctrl_fork.valid_in","bank_2.read_data_valid"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_U2823.out","bank_2.read_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_2.read_idx_valid"],
          ["zero_cst.out","bank_2.read_will_update"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_2_write.0","bank_2.update_data"],
          ["zero_cst.out","bank_2.update_data_valid"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_U2823.out","bank_2.update_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_2.update_idx_valid"],
          ["self.rst_n","bank_3.nreset_i"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_3_write.0","bank_3.push_data"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_3_write_data_ready","bank_3.push_data_ready"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_3_write_data_valid","bank_3.push_data_valid"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_net.in","bank_3.read_data"],
          ["hw_input_global_wrapper_stencil_Bank3_read_ctrl_fork.ready_out","bank_3.read_data_ready"],
          ["hw_input_global_wrapper_stencil_Bank3_read_ctrl_fork.valid_in","bank_3.read_data_valid"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_U2841.out","bank_3.read_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_3.read_idx_valid"],
          ["zero_cst.out","bank_3.read_will_update"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_3_write.0","bank_3.update_data"],
          ["zero_cst.out","bank_3.update_data_valid"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_U2841.out","bank_3.update_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_3.update_idx_valid"],
          ["self.rst_n","bank_4.nreset_i"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_4_write.0","bank_4.push_data"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_4_write_data_ready","bank_4.push_data_ready"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_4_write_data_valid","bank_4.push_data_valid"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_net.in","bank_4.read_data"],
          ["hw_input_global_wrapper_stencil_Bank4_read_ctrl_fork.ready_out","bank_4.read_data_ready"],
          ["hw_input_global_wrapper_stencil_Bank4_read_ctrl_fork.valid_in","bank_4.read_data_valid"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_U2859.out","bank_4.read_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_4.read_idx_valid"],
          ["zero_cst.out","bank_4.read_will_update"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_4_write.0","bank_4.update_data"],
          ["zero_cst.out","bank_4.update_data_valid"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_U2859.out","bank_4.update_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_4.update_idx_valid"],
          ["self.rst_n","bank_5.nreset_i"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_5_write.0","bank_5.push_data"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_5_write_data_ready","bank_5.push_data_ready"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_5_write_data_valid","bank_5.push_data_valid"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_net.in","bank_5.read_data"],
          ["hw_input_global_wrapper_stencil_Bank5_read_ctrl_fork.ready_out","bank_5.read_data_ready"],
          ["hw_input_global_wrapper_stencil_Bank5_read_ctrl_fork.valid_in","bank_5.read_data_valid"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_U2877.out","bank_5.read_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_5.read_idx_valid"],
          ["zero_cst.out","bank_5.read_will_update"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_5_write.0","bank_5.update_data"],
          ["zero_cst.out","bank_5.update_data_valid"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_U2877.out","bank_5.update_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_5.update_idx_valid"],
          ["self.rst_n","bank_6.nreset_i"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_6_write.0","bank_6.push_data"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_6_write_data_ready","bank_6.push_data_ready"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_6_write_data_valid","bank_6.push_data_valid"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_net.in","bank_6.read_data"],
          ["hw_input_global_wrapper_stencil_Bank6_read_ctrl_fork.ready_out","bank_6.read_data_ready"],
          ["hw_input_global_wrapper_stencil_Bank6_read_ctrl_fork.valid_in","bank_6.read_data_valid"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_U2913.out","bank_6.read_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_6.read_idx_valid"],
          ["zero_cst.out","bank_6.read_will_update"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_6_write.0","bank_6.update_data"],
          ["zero_cst.out","bank_6.update_data_valid"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_U2913.out","bank_6.update_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_6.update_idx_valid"],
          ["self.rst_n","bank_7.nreset_i"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_7_write.0","bank_7.push_data"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_7_write_data_ready","bank_7.push_data_ready"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_7_write_data_valid","bank_7.push_data_valid"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_net.in","bank_7.read_data"],
          ["hw_input_global_wrapper_stencil_Bank7_read_ctrl_fork.ready_out","bank_7.read_data_ready"],
          ["hw_input_global_wrapper_stencil_Bank7_read_ctrl_fork.valid_in","bank_7.read_data_valid"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_U2895.out","bank_7.read_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_7.read_idx_valid"],
          ["zero_cst.out","bank_7.read_will_update"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_7_write.0","bank_7.update_data"],
          ["zero_cst.out","bank_7.update_data_valid"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_U2895.out","bank_7.update_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_7.update_idx_valid"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_net.out","data_bc_U2490.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_150_net.in","data_bc_U2490.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_net.out","data_bc_U2494.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_132_net.in","data_bc_U2494.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_net.out","data_bc_U2498.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_114_net.in","data_bc_U2498.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_net.out","data_bc_U2502.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_96_net.in","data_bc_U2502.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_net.out","data_bc_U2506.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_78_net.in","data_bc_U2506.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_net.out","data_bc_U2510.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_54_net.in","data_bc_U2510.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_net.out","data_bc_U2514.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_43_net.in","data_bc_U2514.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_net.out","data_bc_U2518.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_151_net.in","data_bc_U2518.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_net.out","data_bc_U2522.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_133_net.in","data_bc_U2522.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_net.out","data_bc_U2526.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_115_net.in","data_bc_U2526.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_net.out","data_bc_U2530.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_97_net.in","data_bc_U2530.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_net.out","data_bc_U2534.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_79_net.in","data_bc_U2534.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_net.out","data_bc_U2538.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_55_net.in","data_bc_U2538.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_net.out","data_bc_U2542.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_36_net.in","data_bc_U2542.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_net.out","data_bc_U2546.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_152_net.in","data_bc_U2546.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_net.out","data_bc_U2550.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_134_net.in","data_bc_U2550.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_net.out","data_bc_U2554.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_116_net.in","data_bc_U2554.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_net.out","data_bc_U2558.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_98_net.in","data_bc_U2558.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_net.out","data_bc_U2562.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_80_net.in","data_bc_U2562.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_net.out","data_bc_U2566.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_56_net.in","data_bc_U2566.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_net.out","data_bc_U2570.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_37_net.in","data_bc_U2570.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_net.out","data_bc_U2574.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_153_net.in","data_bc_U2574.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_net.out","data_bc_U2578.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_135_net.in","data_bc_U2578.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_net.out","data_bc_U2582.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_117_net.in","data_bc_U2582.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_net.out","data_bc_U2586.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_99_net.in","data_bc_U2586.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_net.out","data_bc_U2590.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_81_net.in","data_bc_U2590.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_net.out","data_bc_U2594.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_57_net.in","data_bc_U2594.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_net.out","data_bc_U2598.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_38_net.in","data_bc_U2598.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_net.out","data_bc_U2602.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_154_net.in","data_bc_U2602.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_net.out","data_bc_U2606.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_136_net.in","data_bc_U2606.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_net.out","data_bc_U2610.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_118_net.in","data_bc_U2610.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_net.out","data_bc_U2614.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_100_net.in","data_bc_U2614.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_net.out","data_bc_U2618.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_82_net.in","data_bc_U2618.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_net.out","data_bc_U2622.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_58_net.in","data_bc_U2622.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_net.out","data_bc_U2626.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_39_net.in","data_bc_U2626.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_net.out","data_bc_U2630.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_155_net.in","data_bc_U2630.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_net.out","data_bc_U2634.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_137_net.in","data_bc_U2634.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_net.out","data_bc_U2638.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_119_net.in","data_bc_U2638.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_net.out","data_bc_U2642.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_101_net.in","data_bc_U2642.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_net.out","data_bc_U2646.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_83_net.in","data_bc_U2646.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_net.out","data_bc_U2650.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_59_net.in","data_bc_U2650.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_net.out","data_bc_U2654.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_40_net.in","data_bc_U2654.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_net.out","data_bc_U2658.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_156_net.in","data_bc_U2658.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_net.out","data_bc_U2662.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_138_net.in","data_bc_U2662.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_net.out","data_bc_U2666.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_120_net.in","data_bc_U2666.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_net.out","data_bc_U2670.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_102_net.in","data_bc_U2670.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_net.out","data_bc_U2674.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_84_net.in","data_bc_U2674.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_net.out","data_bc_U2678.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_60_net.in","data_bc_U2678.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_net.out","data_bc_U2682.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_41_net.in","data_bc_U2682.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_net.out","data_bc_U2686.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_157_net.in","data_bc_U2686.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_net.out","data_bc_U2690.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_139_net.in","data_bc_U2690.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_net.out","data_bc_U2694.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_121_net.in","data_bc_U2694.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_net.out","data_bc_U2698.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_103_net.in","data_bc_U2698.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_net.out","data_bc_U2702.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_85_net.in","data_bc_U2702.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_net.out","data_bc_U2706.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_61_net.in","data_bc_U2706.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_net.out","data_bc_U2710.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_42_net.in","data_bc_U2710.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_ready_bc_net.out","hw_input_global_wrapper_stencil_Bank0_read_ctrl_fork.ready_in_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168"],
          ["self.rst_n","hw_input_global_wrapper_stencil_Bank0_read_ctrl_fork.rst_n"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_valid_net.in","hw_input_global_wrapper_stencil_Bank0_read_ctrl_fork.valid_out_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_ready_bc_net.out","hw_input_global_wrapper_stencil_Bank1_read_ctrl_fork.ready_in_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169"],
          ["self.rst_n","hw_input_global_wrapper_stencil_Bank1_read_ctrl_fork.rst_n"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_valid_net.in","hw_input_global_wrapper_stencil_Bank1_read_ctrl_fork.valid_out_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_ready_bc_net.out","hw_input_global_wrapper_stencil_Bank2_read_ctrl_fork.ready_in_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170"],
          ["self.rst_n","hw_input_global_wrapper_stencil_Bank2_read_ctrl_fork.rst_n"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_valid_net.in","hw_input_global_wrapper_stencil_Bank2_read_ctrl_fork.valid_out_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_ready_bc_net.out","hw_input_global_wrapper_stencil_Bank3_read_ctrl_fork.ready_in_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171"],
          ["self.rst_n","hw_input_global_wrapper_stencil_Bank3_read_ctrl_fork.rst_n"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_valid_net.in","hw_input_global_wrapper_stencil_Bank3_read_ctrl_fork.valid_out_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_ready_bc_net.out","hw_input_global_wrapper_stencil_Bank4_read_ctrl_fork.ready_in_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172"],
          ["self.rst_n","hw_input_global_wrapper_stencil_Bank4_read_ctrl_fork.rst_n"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_valid_net.in","hw_input_global_wrapper_stencil_Bank4_read_ctrl_fork.valid_out_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_ready_bc_net.out","hw_input_global_wrapper_stencil_Bank5_read_ctrl_fork.ready_in_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173"],
          ["self.rst_n","hw_input_global_wrapper_stencil_Bank5_read_ctrl_fork.rst_n"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_valid_net.in","hw_input_global_wrapper_stencil_Bank5_read_ctrl_fork.valid_out_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_ready_bc_net.out","hw_input_global_wrapper_stencil_Bank6_read_ctrl_fork.ready_in_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175"],
          ["self.rst_n","hw_input_global_wrapper_stencil_Bank6_read_ctrl_fork.rst_n"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_valid_net.in","hw_input_global_wrapper_stencil_Bank6_read_ctrl_fork.valid_out_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_ready_bc_net.out","hw_input_global_wrapper_stencil_Bank7_read_ctrl_fork.ready_in_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174"],
          ["self.rst_n","hw_input_global_wrapper_stencil_Bank7_read_ctrl_fork.rst_n"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_valid_net.in","hw_input_global_wrapper_stencil_Bank7_read_ctrl_fork.valid_out_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174"],
          ["self.op_hcompute_conv_stencil_10_read.0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_net.out"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.ready_in_0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_ready_net.in"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.valid_in_0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_valid_net.out"],
          ["valid_bc_U2492.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_valid_net.out"],
          ["valid_bc_U2496.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_valid_net.out"],
          ["valid_bc_U2500.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_valid_net.out"],
          ["valid_bc_U2504.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_valid_net.out"],
          ["valid_bc_U2508.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_valid_net.out"],
          ["valid_bc_U2512.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_valid_net.out"],
          ["valid_bc_U2516.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_valid_net.out"],
          ["self.op_hcompute_conv_stencil_10_read.1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_net.out"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.ready_in_1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_ready_net.in"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.valid_in_1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_valid_net.out"],
          ["valid_bc_U2520.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_valid_net.out"],
          ["valid_bc_U2524.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_valid_net.out"],
          ["valid_bc_U2528.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_valid_net.out"],
          ["valid_bc_U2532.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_valid_net.out"],
          ["valid_bc_U2536.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_valid_net.out"],
          ["valid_bc_U2540.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_valid_net.out"],
          ["valid_bc_U2544.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_valid_net.out"],
          ["self.op_hcompute_conv_stencil_10_read.2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_net.out"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.ready_in_2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_ready_net.in"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.valid_in_2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_valid_net.out"],
          ["valid_bc_U2548.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_valid_net.out"],
          ["valid_bc_U2552.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_valid_net.out"],
          ["valid_bc_U2556.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_valid_net.out"],
          ["valid_bc_U2560.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_valid_net.out"],
          ["valid_bc_U2564.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_valid_net.out"],
          ["valid_bc_U2568.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_valid_net.out"],
          ["valid_bc_U2572.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_valid_net.out"],
          ["self.op_hcompute_conv_stencil_10_read.3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_net.out"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.ready_in_3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_ready_net.in"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.valid_in_3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_valid_net.out"],
          ["valid_bc_U2576.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_valid_net.out"],
          ["valid_bc_U2580.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_valid_net.out"],
          ["valid_bc_U2584.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_valid_net.out"],
          ["valid_bc_U2588.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_valid_net.out"],
          ["valid_bc_U2592.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_valid_net.out"],
          ["valid_bc_U2596.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_valid_net.out"],
          ["valid_bc_U2600.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_valid_net.out"],
          ["self.op_hcompute_conv_stencil_10_read.4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_net.out"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.ready_in_4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_ready_net.in"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.valid_in_4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_valid_net.out"],
          ["valid_bc_U2604.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_valid_net.out"],
          ["valid_bc_U2608.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_valid_net.out"],
          ["valid_bc_U2612.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_valid_net.out"],
          ["valid_bc_U2616.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_valid_net.out"],
          ["valid_bc_U2620.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_valid_net.out"],
          ["valid_bc_U2624.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_valid_net.out"],
          ["valid_bc_U2628.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_valid_net.out"],
          ["self.op_hcompute_conv_stencil_10_read.5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_net.out"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.ready_in_5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_ready_net.in"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.valid_in_5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_valid_net.out"],
          ["valid_bc_U2632.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_valid_net.out"],
          ["valid_bc_U2636.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_valid_net.out"],
          ["valid_bc_U2640.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_valid_net.out"],
          ["valid_bc_U2644.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_valid_net.out"],
          ["valid_bc_U2648.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_valid_net.out"],
          ["valid_bc_U2652.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_valid_net.out"],
          ["valid_bc_U2656.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_valid_net.out"],
          ["self.op_hcompute_conv_stencil_10_read.6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_net.out"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.ready_in_6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_ready_net.in"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.valid_in_6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_valid_net.out"],
          ["valid_bc_U2660.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_valid_net.out"],
          ["valid_bc_U2664.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_valid_net.out"],
          ["valid_bc_U2668.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_valid_net.out"],
          ["valid_bc_U2672.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_valid_net.out"],
          ["valid_bc_U2676.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_valid_net.out"],
          ["valid_bc_U2680.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_valid_net.out"],
          ["valid_bc_U2684.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_valid_net.out"],
          ["self.op_hcompute_conv_stencil_10_read.7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_net.out"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.ready_in_7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_ready_net.in"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.valid_in_7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_valid_net.out"],
          ["valid_bc_U2688.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_valid_net.out"],
          ["valid_bc_U2692.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_valid_net.out"],
          ["valid_bc_U2696.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_valid_net.out"],
          ["valid_bc_U2700.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_valid_net.out"],
          ["valid_bc_U2704.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_valid_net.out"],
          ["valid_bc_U2708.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_valid_net.out"],
          ["valid_bc_U2712.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_valid_net.out"],
          ["self.op_hcompute_conv_stencil_11_read.0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_150_net.out"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.ready_in_0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_150_ready_net.in"],
          ["valid_bc_U2492.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_150_valid_net.in"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.valid_in_0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_150_valid_net.out"],
          ["self.op_hcompute_conv_stencil_11_read.1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_151_net.out"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.ready_in_1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_151_ready_net.in"],
          ["valid_bc_U2520.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_151_valid_net.in"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.valid_in_1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_151_valid_net.out"],
          ["self.op_hcompute_conv_stencil_11_read.2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_152_net.out"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.ready_in_2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_152_ready_net.in"],
          ["valid_bc_U2548.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_152_valid_net.in"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.valid_in_2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_152_valid_net.out"],
          ["self.op_hcompute_conv_stencil_11_read.3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_153_net.out"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.ready_in_3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_153_ready_net.in"],
          ["valid_bc_U2576.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_153_valid_net.in"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.valid_in_3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_153_valid_net.out"],
          ["self.op_hcompute_conv_stencil_11_read.4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_154_net.out"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.ready_in_4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_154_ready_net.in"],
          ["valid_bc_U2604.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_154_valid_net.in"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.valid_in_4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_154_valid_net.out"],
          ["self.op_hcompute_conv_stencil_11_read.5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_155_net.out"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.ready_in_5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_155_ready_net.in"],
          ["valid_bc_U2632.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_155_valid_net.in"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.valid_in_5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_155_valid_net.out"],
          ["self.op_hcompute_conv_stencil_11_read.6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_156_net.out"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.ready_in_6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_156_ready_net.in"],
          ["valid_bc_U2660.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_156_valid_net.in"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.valid_in_6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_156_valid_net.out"],
          ["self.op_hcompute_conv_stencil_11_read.7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_157_net.out"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.ready_in_7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_157_ready_net.in"],
          ["valid_bc_U2688.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_157_valid_net.in"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.valid_in_7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_157_valid_net.out"],
          ["self.op_hcompute_conv_stencil_12_read.0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_132_net.out"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.ready_in_0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_132_ready_net.in"],
          ["valid_bc_U2496.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_132_valid_net.in"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.valid_in_0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_132_valid_net.out"],
          ["self.op_hcompute_conv_stencil_12_read.1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_133_net.out"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.ready_in_1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_133_ready_net.in"],
          ["valid_bc_U2524.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_133_valid_net.in"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.valid_in_1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_133_valid_net.out"],
          ["self.op_hcompute_conv_stencil_12_read.2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_134_net.out"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.ready_in_2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_134_ready_net.in"],
          ["valid_bc_U2552.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_134_valid_net.in"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.valid_in_2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_134_valid_net.out"],
          ["self.op_hcompute_conv_stencil_12_read.3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_135_net.out"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.ready_in_3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_135_ready_net.in"],
          ["valid_bc_U2580.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_135_valid_net.in"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.valid_in_3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_135_valid_net.out"],
          ["self.op_hcompute_conv_stencil_12_read.4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_136_net.out"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.ready_in_4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_136_ready_net.in"],
          ["valid_bc_U2608.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_136_valid_net.in"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.valid_in_4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_136_valid_net.out"],
          ["self.op_hcompute_conv_stencil_12_read.5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_137_net.out"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.ready_in_5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_137_ready_net.in"],
          ["valid_bc_U2636.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_137_valid_net.in"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.valid_in_5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_137_valid_net.out"],
          ["self.op_hcompute_conv_stencil_12_read.6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_138_net.out"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.ready_in_6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_138_ready_net.in"],
          ["valid_bc_U2664.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_138_valid_net.in"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.valid_in_6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_138_valid_net.out"],
          ["self.op_hcompute_conv_stencil_12_read.7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_139_net.out"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.ready_in_7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_139_ready_net.in"],
          ["valid_bc_U2692.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_139_valid_net.in"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.valid_in_7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_139_valid_net.out"],
          ["self.op_hcompute_conv_stencil_13_read.0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_114_net.out"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.ready_in_0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_114_ready_net.in"],
          ["valid_bc_U2500.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_114_valid_net.in"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.valid_in_0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_114_valid_net.out"],
          ["self.op_hcompute_conv_stencil_13_read.1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_115_net.out"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.ready_in_1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_115_ready_net.in"],
          ["valid_bc_U2528.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_115_valid_net.in"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.valid_in_1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_115_valid_net.out"],
          ["self.op_hcompute_conv_stencil_13_read.2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_116_net.out"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.ready_in_2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_116_ready_net.in"],
          ["valid_bc_U2556.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_116_valid_net.in"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.valid_in_2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_116_valid_net.out"],
          ["self.op_hcompute_conv_stencil_13_read.3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_117_net.out"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.ready_in_3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_117_ready_net.in"],
          ["valid_bc_U2584.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_117_valid_net.in"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.valid_in_3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_117_valid_net.out"],
          ["self.op_hcompute_conv_stencil_13_read.4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_118_net.out"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.ready_in_4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_118_ready_net.in"],
          ["valid_bc_U2612.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_118_valid_net.in"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.valid_in_4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_118_valid_net.out"],
          ["self.op_hcompute_conv_stencil_13_read.5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_119_net.out"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.ready_in_5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_119_ready_net.in"],
          ["valid_bc_U2640.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_119_valid_net.in"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.valid_in_5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_119_valid_net.out"],
          ["self.op_hcompute_conv_stencil_13_read.6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_120_net.out"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.ready_in_6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_120_ready_net.in"],
          ["valid_bc_U2668.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_120_valid_net.in"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.valid_in_6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_120_valid_net.out"],
          ["self.op_hcompute_conv_stencil_13_read.7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_121_net.out"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.ready_in_7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_121_ready_net.in"],
          ["valid_bc_U2696.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_121_valid_net.in"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.valid_in_7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_121_valid_net.out"],
          ["self.op_hcompute_conv_stencil_14_read.4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_100_net.out"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.ready_in_4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_100_ready_net.in"],
          ["valid_bc_U2616.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_100_valid_net.in"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.valid_in_4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_100_valid_net.out"],
          ["self.op_hcompute_conv_stencil_14_read.5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_101_net.out"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.ready_in_5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_101_ready_net.in"],
          ["valid_bc_U2644.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_101_valid_net.in"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.valid_in_5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_101_valid_net.out"],
          ["self.op_hcompute_conv_stencil_14_read.6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_102_net.out"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.ready_in_6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_102_ready_net.in"],
          ["valid_bc_U2672.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_102_valid_net.in"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.valid_in_6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_102_valid_net.out"],
          ["self.op_hcompute_conv_stencil_14_read.7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_103_net.out"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.ready_in_7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_103_ready_net.in"],
          ["valid_bc_U2700.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_103_valid_net.in"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.valid_in_7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_103_valid_net.out"],
          ["self.op_hcompute_conv_stencil_14_read.0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_96_net.out"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.ready_in_0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_96_ready_net.in"],
          ["valid_bc_U2504.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_96_valid_net.in"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.valid_in_0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_96_valid_net.out"],
          ["self.op_hcompute_conv_stencil_14_read.1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_97_net.out"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.ready_in_1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_97_ready_net.in"],
          ["valid_bc_U2532.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_97_valid_net.in"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.valid_in_1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_97_valid_net.out"],
          ["self.op_hcompute_conv_stencil_14_read.2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_98_net.out"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.ready_in_2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_98_ready_net.in"],
          ["valid_bc_U2560.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_98_valid_net.in"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.valid_in_2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_98_valid_net.out"],
          ["self.op_hcompute_conv_stencil_14_read.3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_99_net.out"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.ready_in_3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_99_ready_net.in"],
          ["valid_bc_U2588.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_99_valid_net.in"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.valid_in_3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_99_valid_net.out"],
          ["self.op_hcompute_conv_stencil_15_read.0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_78_net.out"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.ready_in_0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_78_ready_net.in"],
          ["valid_bc_U2508.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_78_valid_net.in"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.valid_in_0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_78_valid_net.out"],
          ["self.op_hcompute_conv_stencil_15_read.1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_79_net.out"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.ready_in_1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_79_ready_net.in"],
          ["valid_bc_U2536.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_79_valid_net.in"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.valid_in_1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_79_valid_net.out"],
          ["self.op_hcompute_conv_stencil_15_read.2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_80_net.out"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.ready_in_2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_80_ready_net.in"],
          ["valid_bc_U2564.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_80_valid_net.in"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.valid_in_2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_80_valid_net.out"],
          ["self.op_hcompute_conv_stencil_15_read.3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_81_net.out"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.ready_in_3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_81_ready_net.in"],
          ["valid_bc_U2592.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_81_valid_net.in"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.valid_in_3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_81_valid_net.out"],
          ["self.op_hcompute_conv_stencil_15_read.4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_82_net.out"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.ready_in_4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_82_ready_net.in"],
          ["valid_bc_U2620.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_82_valid_net.in"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.valid_in_4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_82_valid_net.out"],
          ["self.op_hcompute_conv_stencil_15_read.5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_83_net.out"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.ready_in_5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_83_ready_net.in"],
          ["valid_bc_U2648.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_83_valid_net.in"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.valid_in_5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_83_valid_net.out"],
          ["self.op_hcompute_conv_stencil_15_read.6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_84_net.out"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.ready_in_6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_84_ready_net.in"],
          ["valid_bc_U2676.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_84_valid_net.in"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.valid_in_6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_84_valid_net.out"],
          ["self.op_hcompute_conv_stencil_15_read.7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_85_net.out"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.ready_in_7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_85_ready_net.in"],
          ["valid_bc_U2704.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_85_valid_net.in"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.valid_in_7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_85_valid_net.out"],
          ["self.op_hcompute_conv_stencil_8_read.0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_54_net.out"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.ready_in_0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_54_ready_net.in"],
          ["valid_bc_U2512.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_54_valid_net.in"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.valid_in_0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_54_valid_net.out"],
          ["self.op_hcompute_conv_stencil_8_read.1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_55_net.out"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.ready_in_1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_55_ready_net.in"],
          ["valid_bc_U2540.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_55_valid_net.in"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.valid_in_1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_55_valid_net.out"],
          ["self.op_hcompute_conv_stencil_8_read.2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_56_net.out"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.ready_in_2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_56_ready_net.in"],
          ["valid_bc_U2568.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_56_valid_net.in"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.valid_in_2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_56_valid_net.out"],
          ["self.op_hcompute_conv_stencil_8_read.3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_57_net.out"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.ready_in_3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_57_ready_net.in"],
          ["valid_bc_U2596.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_57_valid_net.in"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.valid_in_3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_57_valid_net.out"],
          ["self.op_hcompute_conv_stencil_8_read.4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_58_net.out"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.ready_in_4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_58_ready_net.in"],
          ["valid_bc_U2624.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_58_valid_net.in"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.valid_in_4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_58_valid_net.out"],
          ["self.op_hcompute_conv_stencil_8_read.5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_59_net.out"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.ready_in_5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_59_ready_net.in"],
          ["valid_bc_U2652.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_59_valid_net.in"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.valid_in_5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_59_valid_net.out"],
          ["self.op_hcompute_conv_stencil_8_read.6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_60_net.out"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.ready_in_6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_60_ready_net.in"],
          ["valid_bc_U2680.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_60_valid_net.in"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.valid_in_6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_60_valid_net.out"],
          ["self.op_hcompute_conv_stencil_8_read.7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_61_net.out"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.ready_in_7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_61_ready_net.in"],
          ["valid_bc_U2708.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_61_valid_net.in"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.valid_in_7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_61_valid_net.out"],
          ["self.op_hcompute_conv_stencil_9_read.0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_36_net.out"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.ready_in_0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_36_ready_net.in"],
          ["valid_bc_U2544.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_36_valid_net.in"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.valid_in_0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_36_valid_net.out"],
          ["self.op_hcompute_conv_stencil_9_read.1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_37_net.out"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.ready_in_1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_37_ready_net.in"],
          ["valid_bc_U2572.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_37_valid_net.in"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.valid_in_1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_37_valid_net.out"],
          ["self.op_hcompute_conv_stencil_9_read.2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_38_net.out"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.ready_in_2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_38_ready_net.in"],
          ["valid_bc_U2600.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_38_valid_net.in"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.valid_in_2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_38_valid_net.out"],
          ["self.op_hcompute_conv_stencil_9_read.3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_39_net.out"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.ready_in_3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_39_ready_net.in"],
          ["valid_bc_U2628.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_39_valid_net.in"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.valid_in_3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_39_valid_net.out"],
          ["self.op_hcompute_conv_stencil_9_read.4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_40_net.out"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.ready_in_4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_40_ready_net.in"],
          ["valid_bc_U2656.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_40_valid_net.in"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.valid_in_4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_40_valid_net.out"],
          ["self.op_hcompute_conv_stencil_9_read.5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_41_net.out"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.ready_in_5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_41_ready_net.in"],
          ["valid_bc_U2684.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_41_valid_net.in"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.valid_in_5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_41_valid_net.out"],
          ["self.op_hcompute_conv_stencil_9_read.6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_42_net.out"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.ready_in_6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_42_ready_net.in"],
          ["valid_bc_U2712.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_42_valid_net.in"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.valid_in_6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_42_valid_net.out"],
          ["self.op_hcompute_conv_stencil_9_read.7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_43_net.out"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.ready_in_7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_43_ready_net.in"],
          ["valid_bc_U2516.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_43_valid_net.in"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.valid_in_7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_43_valid_net.out"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_U2787.d"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_U2805.d"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_U2823.d"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_U2841.d"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_U2859.d"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_U2877.d"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_U2895.d"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_U2913.d"],
          ["self.op_hcompute_conv_stencil_11_read_rready","one_cst.out"],
          ["self.op_hcompute_conv_stencil_12_read_rready","one_cst.out"],
          ["self.op_hcompute_conv_stencil_13_read_rready","one_cst.out"],
          ["self.op_hcompute_conv_stencil_14_read_rready","one_cst.out"],
          ["self.op_hcompute_conv_stencil_15_read_rready","one_cst.out"],
          ["self.op_hcompute_conv_stencil_8_read_rready","one_cst.out"],
          ["self.op_hcompute_conv_stencil_9_read_rready","one_cst.out"],
          ["self.op_hcompute_conv_stencil_10_read_data_ready","op_hcompute_conv_stencil_10_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv_stencil_10_read_data_valid","op_hcompute_conv_stencil_10_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_conv_stencil_11_read_data_ready","op_hcompute_conv_stencil_11_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv_stencil_11_read_data_valid","op_hcompute_conv_stencil_11_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_conv_stencil_12_read_data_ready","op_hcompute_conv_stencil_12_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv_stencil_12_read_data_valid","op_hcompute_conv_stencil_12_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_conv_stencil_13_read_data_ready","op_hcompute_conv_stencil_13_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv_stencil_13_read_data_valid","op_hcompute_conv_stencil_13_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_conv_stencil_14_read_data_ready","op_hcompute_conv_stencil_14_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv_stencil_14_read_data_valid","op_hcompute_conv_stencil_14_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_conv_stencil_15_read_data_ready","op_hcompute_conv_stencil_15_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv_stencil_15_read_data_valid","op_hcompute_conv_stencil_15_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_conv_stencil_8_read_data_ready","op_hcompute_conv_stencil_8_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv_stencil_8_read_data_valid","op_hcompute_conv_stencil_8_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_conv_stencil_9_read_data_ready","op_hcompute_conv_stencil_9_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv_stencil_9_read_data_valid","op_hcompute_conv_stencil_9_read_flow_ctrl.valid_out_0"]
        ]
      },
      "hw_kernel_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_conv_stencil_10_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_10_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_10_read_rready","Bit"],
          ["op_hcompute_conv_stencil_10_read_data_ready","BitIn"],
          ["op_hcompute_conv_stencil_10_read_data_valid","Bit"],
          ["op_hcompute_conv_stencil_10_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_11_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_11_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_11_read_rready","Bit"],
          ["op_hcompute_conv_stencil_11_read_data_ready","BitIn"],
          ["op_hcompute_conv_stencil_11_read_data_valid","Bit"],
          ["op_hcompute_conv_stencil_11_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_12_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_12_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_12_read_rready","Bit"],
          ["op_hcompute_conv_stencil_12_read_data_ready","BitIn"],
          ["op_hcompute_conv_stencil_12_read_data_valid","Bit"],
          ["op_hcompute_conv_stencil_12_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_13_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_13_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_13_read_rready","Bit"],
          ["op_hcompute_conv_stencil_13_read_data_ready","BitIn"],
          ["op_hcompute_conv_stencil_13_read_data_valid","Bit"],
          ["op_hcompute_conv_stencil_13_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_14_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_14_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_14_read_rready","Bit"],
          ["op_hcompute_conv_stencil_14_read_data_ready","BitIn"],
          ["op_hcompute_conv_stencil_14_read_data_valid","Bit"],
          ["op_hcompute_conv_stencil_14_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_15_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_15_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_15_read_rready","Bit"],
          ["op_hcompute_conv_stencil_15_read_data_ready","BitIn"],
          ["op_hcompute_conv_stencil_15_read_data_valid","Bit"],
          ["op_hcompute_conv_stencil_15_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_8_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_8_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_8_read_rready","Bit"],
          ["op_hcompute_conv_stencil_8_read_data_ready","BitIn"],
          ["op_hcompute_conv_stencil_8_read_data_valid","Bit"],
          ["op_hcompute_conv_stencil_8_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_9_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_9_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_9_read_rready","Bit"],
          ["op_hcompute_conv_stencil_9_read_data_ready","BitIn"],
          ["op_hcompute_conv_stencil_9_read_data_valid","Bit"],
          ["op_hcompute_conv_stencil_9_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","BitIn"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_data_ready","Bit"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_data_valid","BitIn"]
        ]],
        "instances":{
          "_U4673":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U4676":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U4679":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "_U4682":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U4685":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0004"]}
          },
          "_U4688":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0005"]}
          },
          "_U4691":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "_U4694":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "_U4697":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "_U4700":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0009"]}
          },
          "_U4703":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000a"]}
          },
          "_U4706":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000b"]}
          },
          "_U4709":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000c"]}
          },
          "_U4712":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000d"]}
          },
          "_U4715":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000e"]}
          },
          "_U4718":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000f"]}
          },
          "_U4721":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0010"]}
          },
          "_U4724":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0011"]}
          },
          "_U4727":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0012"]}
          },
          "_U4730":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0013"]}
          },
          "_U4733":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0014"]}
          },
          "_U4736":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0015"]}
          },
          "_U4739":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0016"]}
          },
          "_U4742":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0017"]}
          },
          "_U4745":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0018"]}
          },
          "_U4748":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0019"]}
          },
          "_U4751":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001a"]}
          },
          "_U4754":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "_U4757":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U4760":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "_U4763":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "_U4766":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001f"]}
          },
          "_U4769":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0020"]}
          },
          "_U4772":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0021"]}
          },
          "_U4775":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0022"]}
          },
          "_U4778":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0023"]}
          },
          "_U4781":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0024"]}
          },
          "_U4784":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0025"]}
          },
          "_U4787":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0026"]}
          },
          "_U4790":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0027"]}
          },
          "_U4793":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0028"]}
          },
          "_U4796":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0029"]}
          },
          "_U4799":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h002a"]}
          },
          "_U4802":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h002b"]}
          },
          "_U4805":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h002c"]}
          },
          "_U4808":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h002d"]}
          },
          "_U4811":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h002e"]}
          },
          "_U4814":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h002f"]}
          },
          "_U4817":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0030"]}
          },
          "_U4820":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0031"]}
          },
          "_U4823":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0032"]}
          },
          "_U4826":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0033"]}
          },
          "_U4829":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0034"]}
          },
          "_U4832":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0035"]}
          },
          "_U4835":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0036"]}
          },
          "_U4838":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0037"]}
          },
          "_U4841":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0038"]}
          },
          "_U4844":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "_U4847":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003a"]}
          },
          "_U4850":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "_U4853":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "_U4856":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "_U4859":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003e"]}
          },
          "_U4862":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "and_all__U4616":{
            "modref":"corebit.and"
          },
          "and_all__U4617":{
            "modref":"corebit.and"
          },
          "and_all__U4618":{
            "modref":"corebit.and"
          },
          "and_all__U4619":{
            "modref":"corebit.and"
          },
          "and_all__U4620":{
            "modref":"corebit.and"
          },
          "and_all__U4621":{
            "modref":"corebit.and"
          },
          "and_all__U4622":{
            "modref":"corebit.and"
          },
          "and_all__U4623":{
            "modref":"corebit.and"
          },
          "and_all__U4624":{
            "modref":"corebit.and"
          },
          "and_all__U4625":{
            "modref":"corebit.and"
          },
          "and_all__U4626":{
            "modref":"corebit.and"
          },
          "and_all__U4627":{
            "modref":"corebit.and"
          },
          "and_all__U4628":{
            "modref":"corebit.and"
          },
          "and_all__U4629":{
            "modref":"corebit.and"
          },
          "and_all__U4630":{
            "modref":"corebit.and"
          },
          "and_all__U4631":{
            "modref":"corebit.and"
          },
          "and_all__U4632":{
            "modref":"corebit.and"
          },
          "and_all__U4633":{
            "modref":"corebit.and"
          },
          "and_all__U4634":{
            "modref":"corebit.and"
          },
          "and_all__U4635":{
            "modref":"corebit.and"
          },
          "and_all__U4636":{
            "modref":"corebit.and"
          },
          "and_all__U4637":{
            "modref":"corebit.and"
          },
          "and_all__U4638":{
            "modref":"corebit.and"
          },
          "and_all__U4639":{
            "modref":"corebit.and"
          },
          "and_all__U4640":{
            "modref":"corebit.and"
          },
          "and_all__U4641":{
            "modref":"corebit.and"
          },
          "and_all__U4642":{
            "modref":"corebit.and"
          },
          "and_all__U4643":{
            "modref":"corebit.and"
          },
          "and_all__U4644":{
            "modref":"corebit.and"
          },
          "and_all__U4645":{
            "modref":"corebit.and"
          },
          "and_all__U4646":{
            "modref":"corebit.and"
          },
          "and_all__U4647":{
            "modref":"corebit.and"
          },
          "and_all__U4648":{
            "modref":"corebit.and"
          },
          "and_all__U4649":{
            "modref":"corebit.and"
          },
          "and_all__U4650":{
            "modref":"corebit.and"
          },
          "and_all__U4651":{
            "modref":"corebit.and"
          },
          "and_all__U4652":{
            "modref":"corebit.and"
          },
          "and_all__U4653":{
            "modref":"corebit.and"
          },
          "and_all__U4654":{
            "modref":"corebit.and"
          },
          "and_all__U4655":{
            "modref":"corebit.and"
          },
          "and_all__U4656":{
            "modref":"corebit.and"
          },
          "and_all__U4657":{
            "modref":"corebit.and"
          },
          "and_all__U4658":{
            "modref":"corebit.and"
          },
          "and_all__U4659":{
            "modref":"corebit.and"
          },
          "and_all__U4660":{
            "modref":"corebit.and"
          },
          "and_all__U4661":{
            "modref":"corebit.and"
          },
          "and_all__U4662":{
            "modref":"corebit.and"
          },
          "and_all__U4663":{
            "modref":"corebit.and"
          },
          "and_all__U4664":{
            "modref":"corebit.and"
          },
          "and_all__U4665":{
            "modref":"corebit.and"
          },
          "and_all__U4666":{
            "modref":"corebit.and"
          },
          "and_all__U4667":{
            "modref":"corebit.and"
          },
          "and_all__U4668":{
            "modref":"corebit.and"
          },
          "and_all__U4669":{
            "modref":"corebit.and"
          },
          "and_all__U4670":{
            "modref":"corebit.and"
          },
          "and_all__U4671":{
            "modref":"corebit.and"
          },
          "and_all__U4674":{
            "modref":"corebit.and"
          },
          "and_all__U4677":{
            "modref":"corebit.and"
          },
          "and_all__U4680":{
            "modref":"corebit.and"
          },
          "and_all__U4683":{
            "modref":"corebit.and"
          },
          "and_all__U4686":{
            "modref":"corebit.and"
          },
          "and_all__U4689":{
            "modref":"corebit.and"
          },
          "and_all__U4692":{
            "modref":"corebit.and"
          },
          "and_all__U4695":{
            "modref":"corebit.and"
          },
          "and_all__U4698":{
            "modref":"corebit.and"
          },
          "and_all__U4701":{
            "modref":"corebit.and"
          },
          "and_all__U4704":{
            "modref":"corebit.and"
          },
          "and_all__U4707":{
            "modref":"corebit.and"
          },
          "and_all__U4710":{
            "modref":"corebit.and"
          },
          "and_all__U4713":{
            "modref":"corebit.and"
          },
          "and_all__U4716":{
            "modref":"corebit.and"
          },
          "and_all__U4719":{
            "modref":"corebit.and"
          },
          "and_all__U4722":{
            "modref":"corebit.and"
          },
          "and_all__U4725":{
            "modref":"corebit.and"
          },
          "and_all__U4728":{
            "modref":"corebit.and"
          },
          "and_all__U4731":{
            "modref":"corebit.and"
          },
          "and_all__U4734":{
            "modref":"corebit.and"
          },
          "and_all__U4737":{
            "modref":"corebit.and"
          },
          "and_all__U4740":{
            "modref":"corebit.and"
          },
          "and_all__U4743":{
            "modref":"corebit.and"
          },
          "and_all__U4746":{
            "modref":"corebit.and"
          },
          "and_all__U4749":{
            "modref":"corebit.and"
          },
          "and_all__U4752":{
            "modref":"corebit.and"
          },
          "and_all__U4755":{
            "modref":"corebit.and"
          },
          "and_all__U4758":{
            "modref":"corebit.and"
          },
          "and_all__U4761":{
            "modref":"corebit.and"
          },
          "and_all__U4764":{
            "modref":"corebit.and"
          },
          "and_all__U4767":{
            "modref":"corebit.and"
          },
          "and_all__U4770":{
            "modref":"corebit.and"
          },
          "and_all__U4773":{
            "modref":"corebit.and"
          },
          "and_all__U4776":{
            "modref":"corebit.and"
          },
          "and_all__U4779":{
            "modref":"corebit.and"
          },
          "and_all__U4782":{
            "modref":"corebit.and"
          },
          "and_all__U4785":{
            "modref":"corebit.and"
          },
          "and_all__U4788":{
            "modref":"corebit.and"
          },
          "and_all__U4791":{
            "modref":"corebit.and"
          },
          "and_all__U4794":{
            "modref":"corebit.and"
          },
          "and_all__U4797":{
            "modref":"corebit.and"
          },
          "and_all__U4800":{
            "modref":"corebit.and"
          },
          "and_all__U4803":{
            "modref":"corebit.and"
          },
          "and_all__U4806":{
            "modref":"corebit.and"
          },
          "and_all__U4809":{
            "modref":"corebit.and"
          },
          "and_all__U4812":{
            "modref":"corebit.and"
          },
          "and_all__U4815":{
            "modref":"corebit.and"
          },
          "and_all__U4818":{
            "modref":"corebit.and"
          },
          "and_all__U4821":{
            "modref":"corebit.and"
          },
          "and_all__U4824":{
            "modref":"corebit.and"
          },
          "and_all__U4827":{
            "modref":"corebit.and"
          },
          "and_all__U4830":{
            "modref":"corebit.and"
          },
          "and_all__U4833":{
            "modref":"corebit.and"
          },
          "and_all__U4836":{
            "modref":"corebit.and"
          },
          "and_all__U4839":{
            "modref":"corebit.and"
          },
          "and_all__U4842":{
            "modref":"corebit.and"
          },
          "and_all__U4845":{
            "modref":"corebit.and"
          },
          "and_all__U4848":{
            "modref":"corebit.and"
          },
          "and_all__U4851":{
            "modref":"corebit.and"
          },
          "and_all__U4854":{
            "modref":"corebit.and"
          },
          "and_all__U4857":{
            "modref":"corebit.and"
          },
          "and_all__U4860":{
            "modref":"corebit.and"
          },
          "and_all__U4863":{
            "modref":"corebit.and"
          },
          "and_all__U4864":{
            "modref":"corebit.and"
          },
          "and_all__U4865":{
            "modref":"corebit.and"
          },
          "and_all__U4866":{
            "modref":"corebit.and"
          },
          "and_all__U4867":{
            "modref":"corebit.and"
          },
          "and_all__U4868":{
            "modref":"corebit.and"
          },
          "and_all__U4869":{
            "modref":"corebit.and"
          },
          "and_all__U4870":{
            "modref":"corebit.and"
          },
          "and_all__U4871":{
            "modref":"corebit.and"
          },
          "and_all__U4872":{
            "modref":"corebit.and"
          },
          "and_all__U4873":{
            "modref":"corebit.and"
          },
          "and_all__U4874":{
            "modref":"corebit.and"
          },
          "and_all__U4875":{
            "modref":"corebit.and"
          },
          "and_all__U4876":{
            "modref":"corebit.and"
          },
          "and_all__U4877":{
            "modref":"corebit.and"
          },
          "and_all__U4878":{
            "modref":"corebit.and"
          },
          "and_all__U4879":{
            "modref":"corebit.and"
          },
          "and_all__U4880":{
            "modref":"corebit.and"
          },
          "and_all__U4881":{
            "modref":"corebit.and"
          },
          "and_all__U4882":{
            "modref":"corebit.and"
          },
          "and_all__U4883":{
            "modref":"corebit.and"
          },
          "and_all__U4884":{
            "modref":"corebit.and"
          },
          "and_all__U4885":{
            "modref":"corebit.and"
          },
          "and_all__U4886":{
            "modref":"corebit.and"
          },
          "and_all__U4887":{
            "modref":"corebit.and"
          },
          "and_all__U4888":{
            "modref":"corebit.and"
          },
          "and_all__U4889":{
            "modref":"corebit.and"
          },
          "and_all__U4890":{
            "modref":"corebit.and"
          },
          "and_all__U4891":{
            "modref":"corebit.and"
          },
          "and_all__U4892":{
            "modref":"corebit.and"
          },
          "and_all__U4893":{
            "modref":"corebit.and"
          },
          "and_all__U4894":{
            "modref":"corebit.and"
          },
          "and_all__U4895":{
            "modref":"corebit.and"
          },
          "and_all__U4896":{
            "modref":"corebit.and"
          },
          "and_all__U4897":{
            "modref":"corebit.and"
          },
          "and_all__U4898":{
            "modref":"corebit.and"
          },
          "and_all__U4899":{
            "modref":"corebit.and"
          },
          "and_all__U4900":{
            "modref":"corebit.and"
          },
          "and_all__U4901":{
            "modref":"corebit.and"
          },
          "and_all__U4902":{
            "modref":"corebit.and"
          },
          "and_all__U4903":{
            "modref":"corebit.and"
          },
          "and_all__U4904":{
            "modref":"corebit.and"
          },
          "and_all__U4905":{
            "modref":"corebit.and"
          },
          "and_all__U4906":{
            "modref":"corebit.and"
          },
          "and_all__U4907":{
            "modref":"corebit.and"
          },
          "and_all__U4908":{
            "modref":"corebit.and"
          },
          "and_all__U4909":{
            "modref":"corebit.and"
          },
          "and_all__U4910":{
            "modref":"corebit.and"
          },
          "and_all__U4911":{
            "modref":"corebit.and"
          },
          "and_all__U4912":{
            "modref":"corebit.and"
          },
          "and_all__U4913":{
            "modref":"corebit.and"
          },
          "and_all__U4914":{
            "modref":"corebit.and"
          },
          "and_all__U4915":{
            "modref":"corebit.and"
          },
          "and_all__U4916":{
            "modref":"corebit.and"
          },
          "and_all__U4917":{
            "modref":"corebit.and"
          },
          "and_all__U4918":{
            "modref":"corebit.and"
          },
          "and_all__U4919":{
            "modref":"corebit.and"
          },
          "and_all__U4920":{
            "modref":"corebit.and"
          },
          "and_all__U4921":{
            "modref":"corebit.and"
          },
          "and_all__U4922":{
            "modref":"corebit.and"
          },
          "and_all__U4923":{
            "modref":"corebit.and"
          },
          "and_all__U4924":{
            "modref":"corebit.and"
          },
          "and_all__U4925":{
            "modref":"corebit.and"
          },
          "and_all__U4926":{
            "modref":"corebit.and"
          },
          "and_all__U4927":{
            "modref":"corebit.and"
          },
          "bank_0":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_0"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_1":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_1"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_10":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_10"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_11":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_11"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_12":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_12"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_13":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_13"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_14":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_14"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_15":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_15"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_16":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_16"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_17":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_17"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_18":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_18"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_19":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_19"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_2":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_2"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_20":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_20"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_21":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_21"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_22":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_22"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_23":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_23"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_24":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_24"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_25":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_25"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_26":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_26"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_27":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_27"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_28":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_28"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_29":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_29"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_3":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_3"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_30":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_30"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_31":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_31"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_32":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_32"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_33":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_33"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_34":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_34"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_35":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_35"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_36":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_36"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_37":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_37"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_38":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_38"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_39":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_39"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_4":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_4"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_40":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_40"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_41":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_41"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_42":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_42"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_43":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_43"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_44":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_44"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_45":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_45"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_46":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_46"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_47":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_47"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_48":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_48"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_49":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_49"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_5":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_5"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_50":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_50"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_51":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_51"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_52":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_52"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_53":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_53"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_54":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_54"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_55":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_55"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_56":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_56"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_57":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_57"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_58":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_58"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_59":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_59"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_6":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_6"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_60":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_60"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_61":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_61"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_62":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_62"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_63":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_63"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_7":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_7"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_8":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_8"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_9":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_9"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463":{
            "modref":"global.aff__U3446"
          },
          "eq_const_U4672":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4675":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4678":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4681":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4684":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4687":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4690":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4693":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4696":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4699":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4702":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4705":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4708":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4711":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4714":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4717":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4720":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4723":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4726":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4729":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4732":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4735":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4738":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4741":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4744":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4747":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4750":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4753":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4756":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4759":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4762":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4765":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4768":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4771":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4774":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4777":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4780":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4783":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4786":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4789":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4792":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4795":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4798":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4801":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4804":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4807":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4810":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4813":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4816":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4819":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4822":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4825":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4828":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4831":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4834":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4837":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4840":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4843":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4846":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4849":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4852":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4855":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4858":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4861":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_Bank0_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_0"
          },
          "hw_kernel_global_wrapper_stencil_Bank10_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_10"
          },
          "hw_kernel_global_wrapper_stencil_Bank11_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_11"
          },
          "hw_kernel_global_wrapper_stencil_Bank12_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_12"
          },
          "hw_kernel_global_wrapper_stencil_Bank13_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_13"
          },
          "hw_kernel_global_wrapper_stencil_Bank14_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_14"
          },
          "hw_kernel_global_wrapper_stencil_Bank15_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_15"
          },
          "hw_kernel_global_wrapper_stencil_Bank16_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_16"
          },
          "hw_kernel_global_wrapper_stencil_Bank17_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_17"
          },
          "hw_kernel_global_wrapper_stencil_Bank18_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_18"
          },
          "hw_kernel_global_wrapper_stencil_Bank19_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_19"
          },
          "hw_kernel_global_wrapper_stencil_Bank1_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_1"
          },
          "hw_kernel_global_wrapper_stencil_Bank20_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_20"
          },
          "hw_kernel_global_wrapper_stencil_Bank21_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_21"
          },
          "hw_kernel_global_wrapper_stencil_Bank22_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_22"
          },
          "hw_kernel_global_wrapper_stencil_Bank23_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_23"
          },
          "hw_kernel_global_wrapper_stencil_Bank24_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_24"
          },
          "hw_kernel_global_wrapper_stencil_Bank25_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_25"
          },
          "hw_kernel_global_wrapper_stencil_Bank26_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_26"
          },
          "hw_kernel_global_wrapper_stencil_Bank27_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_27"
          },
          "hw_kernel_global_wrapper_stencil_Bank28_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_28"
          },
          "hw_kernel_global_wrapper_stencil_Bank29_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_29"
          },
          "hw_kernel_global_wrapper_stencil_Bank2_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_2"
          },
          "hw_kernel_global_wrapper_stencil_Bank30_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_30"
          },
          "hw_kernel_global_wrapper_stencil_Bank31_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_31"
          },
          "hw_kernel_global_wrapper_stencil_Bank32_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_32"
          },
          "hw_kernel_global_wrapper_stencil_Bank33_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_33"
          },
          "hw_kernel_global_wrapper_stencil_Bank34_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_34"
          },
          "hw_kernel_global_wrapper_stencil_Bank35_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_35"
          },
          "hw_kernel_global_wrapper_stencil_Bank36_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_36"
          },
          "hw_kernel_global_wrapper_stencil_Bank37_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_37"
          },
          "hw_kernel_global_wrapper_stencil_Bank38_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_38"
          },
          "hw_kernel_global_wrapper_stencil_Bank39_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_39"
          },
          "hw_kernel_global_wrapper_stencil_Bank3_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_3"
          },
          "hw_kernel_global_wrapper_stencil_Bank40_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_40"
          },
          "hw_kernel_global_wrapper_stencil_Bank41_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_41"
          },
          "hw_kernel_global_wrapper_stencil_Bank42_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_42"
          },
          "hw_kernel_global_wrapper_stencil_Bank43_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_43"
          },
          "hw_kernel_global_wrapper_stencil_Bank44_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_44"
          },
          "hw_kernel_global_wrapper_stencil_Bank45_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_45"
          },
          "hw_kernel_global_wrapper_stencil_Bank46_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_46"
          },
          "hw_kernel_global_wrapper_stencil_Bank47_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_47"
          },
          "hw_kernel_global_wrapper_stencil_Bank48_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_48"
          },
          "hw_kernel_global_wrapper_stencil_Bank49_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_49"
          },
          "hw_kernel_global_wrapper_stencil_Bank4_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_4"
          },
          "hw_kernel_global_wrapper_stencil_Bank50_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_50"
          },
          "hw_kernel_global_wrapper_stencil_Bank51_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_51"
          },
          "hw_kernel_global_wrapper_stencil_Bank52_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_52"
          },
          "hw_kernel_global_wrapper_stencil_Bank53_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_53"
          },
          "hw_kernel_global_wrapper_stencil_Bank54_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_54"
          },
          "hw_kernel_global_wrapper_stencil_Bank55_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_55"
          },
          "hw_kernel_global_wrapper_stencil_Bank56_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_56"
          },
          "hw_kernel_global_wrapper_stencil_Bank57_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_57"
          },
          "hw_kernel_global_wrapper_stencil_Bank58_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_58"
          },
          "hw_kernel_global_wrapper_stencil_Bank59_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_59"
          },
          "hw_kernel_global_wrapper_stencil_Bank5_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_5"
          },
          "hw_kernel_global_wrapper_stencil_Bank60_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_60"
          },
          "hw_kernel_global_wrapper_stencil_Bank61_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_61"
          },
          "hw_kernel_global_wrapper_stencil_Bank62_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_62"
          },
          "hw_kernel_global_wrapper_stencil_Bank63_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_63"
          },
          "hw_kernel_global_wrapper_stencil_Bank6_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_6"
          },
          "hw_kernel_global_wrapper_stencil_Bank7_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_7"
          },
          "hw_kernel_global_wrapper_stencil_Bank8_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_8"
          },
          "hw_kernel_global_wrapper_stencil_Bank9_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_9"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_ID_controller":{
            "modref":"global.iterdom_controller__U3433"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176_U3481":{
            "modref":"global.aff__U3464"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177_U3499":{
            "modref":"global.aff__U3482"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178_U3517":{
            "modref":"global.aff__U3500"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179_U3535":{
            "modref":"global.aff__U3518"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180_U3553":{
            "modref":"global.aff__U3536"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181_U3571":{
            "modref":"global.aff__U3554"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182_U3589":{
            "modref":"global.aff__U3572"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183_U3607":{
            "modref":"global.aff__U3590"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158_U3625":{
            "modref":"global.aff__U3608"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159_U3643":{
            "modref":"global.aff__U3626"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160_U3661":{
            "modref":"global.aff__U3644"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161_U3679":{
            "modref":"global.aff__U3662"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162_U3697":{
            "modref":"global.aff__U3680"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163_U3715":{
            "modref":"global.aff__U3698"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164_U3733":{
            "modref":"global.aff__U3716"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165_U3751":{
            "modref":"global.aff__U3734"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140_U3769":{
            "modref":"global.aff__U3752"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141_U3787":{
            "modref":"global.aff__U3770"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142_U3805":{
            "modref":"global.aff__U3788"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143_U3823":{
            "modref":"global.aff__U3806"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144_U3841":{
            "modref":"global.aff__U3824"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145_U3859":{
            "modref":"global.aff__U3842"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146_U3877":{
            "modref":"global.aff__U3860"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147_U3895":{
            "modref":"global.aff__U3878"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122_U3913":{
            "modref":"global.aff__U3896"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123_U3931":{
            "modref":"global.aff__U3914"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124_U3949":{
            "modref":"global.aff__U3932"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125_U3967":{
            "modref":"global.aff__U3950"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126_U3985":{
            "modref":"global.aff__U3968"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127_U4003":{
            "modref":"global.aff__U3986"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128_U4021":{
            "modref":"global.aff__U4004"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129_U4039":{
            "modref":"global.aff__U4022"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104_U4057":{
            "modref":"global.aff__U4040"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105_U4075":{
            "modref":"global.aff__U4058"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106_U4093":{
            "modref":"global.aff__U4076"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107_U4111":{
            "modref":"global.aff__U4094"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108_U4129":{
            "modref":"global.aff__U4112"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109_U4147":{
            "modref":"global.aff__U4130"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110_U4165":{
            "modref":"global.aff__U4148"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111_U4183":{
            "modref":"global.aff__U4166"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86_U4201":{
            "modref":"global.aff__U4184"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87_U4219":{
            "modref":"global.aff__U4202"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88_U4237":{
            "modref":"global.aff__U4220"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89_U4255":{
            "modref":"global.aff__U4238"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90_U4273":{
            "modref":"global.aff__U4256"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91_U4291":{
            "modref":"global.aff__U4274"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92_U4309":{
            "modref":"global.aff__U4292"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93_U4327":{
            "modref":"global.aff__U4310"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62_U4345":{
            "modref":"global.aff__U4328"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63_U4363":{
            "modref":"global.aff__U4346"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64_U4381":{
            "modref":"global.aff__U4364"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65_U4399":{
            "modref":"global.aff__U4382"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66_U4417":{
            "modref":"global.aff__U4400"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67_U4435":{
            "modref":"global.aff__U4418"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68_U4453":{
            "modref":"global.aff__U4436"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69_U4471":{
            "modref":"global.aff__U4454"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44_U4489":{
            "modref":"global.aff__U4472"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45_U4507":{
            "modref":"global.aff__U4490"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46_U4525":{
            "modref":"global.aff__U4508"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47_U4543":{
            "modref":"global.aff__U4526"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48_U4561":{
            "modref":"global.aff__U4544"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49_U4579":{
            "modref":"global.aff__U4562"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50_U4597":{
            "modref":"global.aff__U4580"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51_U4615":{
            "modref":"global.aff__U4598"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_conv_stencil_10_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U2921"
          },
          "op_hcompute_conv_stencil_11_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U2985"
          },
          "op_hcompute_conv_stencil_12_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U3049"
          },
          "op_hcompute_conv_stencil_13_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U3113"
          },
          "op_hcompute_conv_stencil_14_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U3177"
          },
          "op_hcompute_conv_stencil_15_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U3241"
          },
          "op_hcompute_conv_stencil_8_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U3305"
          },
          "op_hcompute_conv_stencil_9_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U3369"
          },
          "zero_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["eq_const_U4672.in1","_U4673.out"],
          ["eq_const_U4675.in1","_U4676.out"],
          ["eq_const_U4678.in1","_U4679.out"],
          ["eq_const_U4681.in1","_U4682.out"],
          ["eq_const_U4684.in1","_U4685.out"],
          ["eq_const_U4687.in1","_U4688.out"],
          ["eq_const_U4690.in1","_U4691.out"],
          ["eq_const_U4693.in1","_U4694.out"],
          ["eq_const_U4696.in1","_U4697.out"],
          ["eq_const_U4699.in1","_U4700.out"],
          ["eq_const_U4702.in1","_U4703.out"],
          ["eq_const_U4705.in1","_U4706.out"],
          ["eq_const_U4708.in1","_U4709.out"],
          ["eq_const_U4711.in1","_U4712.out"],
          ["eq_const_U4714.in1","_U4715.out"],
          ["eq_const_U4717.in1","_U4718.out"],
          ["eq_const_U4720.in1","_U4721.out"],
          ["eq_const_U4723.in1","_U4724.out"],
          ["eq_const_U4726.in1","_U4727.out"],
          ["eq_const_U4729.in1","_U4730.out"],
          ["eq_const_U4732.in1","_U4733.out"],
          ["eq_const_U4735.in1","_U4736.out"],
          ["eq_const_U4738.in1","_U4739.out"],
          ["eq_const_U4741.in1","_U4742.out"],
          ["eq_const_U4744.in1","_U4745.out"],
          ["eq_const_U4747.in1","_U4748.out"],
          ["eq_const_U4750.in1","_U4751.out"],
          ["eq_const_U4753.in1","_U4754.out"],
          ["eq_const_U4756.in1","_U4757.out"],
          ["eq_const_U4759.in1","_U4760.out"],
          ["eq_const_U4762.in1","_U4763.out"],
          ["eq_const_U4765.in1","_U4766.out"],
          ["eq_const_U4768.in1","_U4769.out"],
          ["eq_const_U4771.in1","_U4772.out"],
          ["eq_const_U4774.in1","_U4775.out"],
          ["eq_const_U4777.in1","_U4778.out"],
          ["eq_const_U4780.in1","_U4781.out"],
          ["eq_const_U4783.in1","_U4784.out"],
          ["eq_const_U4786.in1","_U4787.out"],
          ["eq_const_U4789.in1","_U4790.out"],
          ["eq_const_U4792.in1","_U4793.out"],
          ["eq_const_U4795.in1","_U4796.out"],
          ["eq_const_U4798.in1","_U4799.out"],
          ["eq_const_U4801.in1","_U4802.out"],
          ["eq_const_U4804.in1","_U4805.out"],
          ["eq_const_U4807.in1","_U4808.out"],
          ["eq_const_U4810.in1","_U4811.out"],
          ["eq_const_U4813.in1","_U4814.out"],
          ["eq_const_U4816.in1","_U4817.out"],
          ["eq_const_U4819.in1","_U4820.out"],
          ["eq_const_U4822.in1","_U4823.out"],
          ["eq_const_U4825.in1","_U4826.out"],
          ["eq_const_U4828.in1","_U4829.out"],
          ["eq_const_U4831.in1","_U4832.out"],
          ["eq_const_U4834.in1","_U4835.out"],
          ["eq_const_U4837.in1","_U4838.out"],
          ["eq_const_U4840.in1","_U4841.out"],
          ["eq_const_U4843.in1","_U4844.out"],
          ["eq_const_U4846.in1","_U4847.out"],
          ["eq_const_U4849.in1","_U4850.out"],
          ["eq_const_U4852.in1","_U4853.out"],
          ["eq_const_U4855.in1","_U4856.out"],
          ["eq_const_U4858.in1","_U4859.out"],
          ["eq_const_U4861.in1","_U4862.out"],
          ["bank_2.read_idx_ready","and_all__U4616.in0"],
          ["bank_10.read_idx_ready","and_all__U4616.in1"],
          ["and_all__U4617.in0","and_all__U4616.out"],
          ["bank_18.read_idx_ready","and_all__U4617.in1"],
          ["and_all__U4618.in0","and_all__U4617.out"],
          ["bank_26.read_idx_ready","and_all__U4618.in1"],
          ["and_all__U4619.in0","and_all__U4618.out"],
          ["bank_34.read_idx_ready","and_all__U4619.in1"],
          ["and_all__U4620.in0","and_all__U4619.out"],
          ["bank_42.read_idx_ready","and_all__U4620.in1"],
          ["and_all__U4621.in0","and_all__U4620.out"],
          ["bank_50.read_idx_ready","and_all__U4621.in1"],
          ["and_all__U4622.in0","and_all__U4621.out"],
          ["bank_58.read_idx_ready","and_all__U4622.in1"],
          ["self.op_hcompute_conv_stencil_10_read_rready","and_all__U4622.out"],
          ["bank_3.read_idx_ready","and_all__U4623.in0"],
          ["bank_11.read_idx_ready","and_all__U4623.in1"],
          ["and_all__U4624.in0","and_all__U4623.out"],
          ["bank_19.read_idx_ready","and_all__U4624.in1"],
          ["and_all__U4625.in0","and_all__U4624.out"],
          ["bank_27.read_idx_ready","and_all__U4625.in1"],
          ["and_all__U4626.in0","and_all__U4625.out"],
          ["bank_35.read_idx_ready","and_all__U4626.in1"],
          ["and_all__U4627.in0","and_all__U4626.out"],
          ["bank_43.read_idx_ready","and_all__U4627.in1"],
          ["and_all__U4628.in0","and_all__U4627.out"],
          ["bank_51.read_idx_ready","and_all__U4628.in1"],
          ["and_all__U4629.in0","and_all__U4628.out"],
          ["bank_59.read_idx_ready","and_all__U4629.in1"],
          ["self.op_hcompute_conv_stencil_11_read_rready","and_all__U4629.out"],
          ["bank_4.read_idx_ready","and_all__U4630.in0"],
          ["bank_12.read_idx_ready","and_all__U4630.in1"],
          ["and_all__U4631.in0","and_all__U4630.out"],
          ["bank_20.read_idx_ready","and_all__U4631.in1"],
          ["and_all__U4632.in0","and_all__U4631.out"],
          ["bank_28.read_idx_ready","and_all__U4632.in1"],
          ["and_all__U4633.in0","and_all__U4632.out"],
          ["bank_36.read_idx_ready","and_all__U4633.in1"],
          ["and_all__U4634.in0","and_all__U4633.out"],
          ["bank_44.read_idx_ready","and_all__U4634.in1"],
          ["and_all__U4635.in0","and_all__U4634.out"],
          ["bank_52.read_idx_ready","and_all__U4635.in1"],
          ["and_all__U4636.in0","and_all__U4635.out"],
          ["bank_60.read_idx_ready","and_all__U4636.in1"],
          ["self.op_hcompute_conv_stencil_12_read_rready","and_all__U4636.out"],
          ["bank_5.read_idx_ready","and_all__U4637.in0"],
          ["bank_13.read_idx_ready","and_all__U4637.in1"],
          ["and_all__U4638.in0","and_all__U4637.out"],
          ["bank_21.read_idx_ready","and_all__U4638.in1"],
          ["and_all__U4639.in0","and_all__U4638.out"],
          ["bank_29.read_idx_ready","and_all__U4639.in1"],
          ["and_all__U4640.in0","and_all__U4639.out"],
          ["bank_37.read_idx_ready","and_all__U4640.in1"],
          ["and_all__U4641.in0","and_all__U4640.out"],
          ["bank_45.read_idx_ready","and_all__U4641.in1"],
          ["and_all__U4642.in0","and_all__U4641.out"],
          ["bank_53.read_idx_ready","and_all__U4642.in1"],
          ["and_all__U4643.in0","and_all__U4642.out"],
          ["bank_61.read_idx_ready","and_all__U4643.in1"],
          ["self.op_hcompute_conv_stencil_13_read_rready","and_all__U4643.out"],
          ["bank_6.read_idx_ready","and_all__U4644.in0"],
          ["bank_14.read_idx_ready","and_all__U4644.in1"],
          ["and_all__U4645.in0","and_all__U4644.out"],
          ["bank_22.read_idx_ready","and_all__U4645.in1"],
          ["and_all__U4646.in0","and_all__U4645.out"],
          ["bank_30.read_idx_ready","and_all__U4646.in1"],
          ["and_all__U4647.in0","and_all__U4646.out"],
          ["bank_38.read_idx_ready","and_all__U4647.in1"],
          ["and_all__U4648.in0","and_all__U4647.out"],
          ["bank_46.read_idx_ready","and_all__U4648.in1"],
          ["and_all__U4649.in0","and_all__U4648.out"],
          ["bank_54.read_idx_ready","and_all__U4649.in1"],
          ["and_all__U4650.in0","and_all__U4649.out"],
          ["bank_62.read_idx_ready","and_all__U4650.in1"],
          ["self.op_hcompute_conv_stencil_14_read_rready","and_all__U4650.out"],
          ["bank_7.read_idx_ready","and_all__U4651.in0"],
          ["bank_15.read_idx_ready","and_all__U4651.in1"],
          ["and_all__U4652.in0","and_all__U4651.out"],
          ["bank_23.read_idx_ready","and_all__U4652.in1"],
          ["and_all__U4653.in0","and_all__U4652.out"],
          ["bank_31.read_idx_ready","and_all__U4653.in1"],
          ["and_all__U4654.in0","and_all__U4653.out"],
          ["bank_39.read_idx_ready","and_all__U4654.in1"],
          ["and_all__U4655.in0","and_all__U4654.out"],
          ["bank_47.read_idx_ready","and_all__U4655.in1"],
          ["and_all__U4656.in0","and_all__U4655.out"],
          ["bank_55.read_idx_ready","and_all__U4656.in1"],
          ["and_all__U4657.in0","and_all__U4656.out"],
          ["bank_63.read_idx_ready","and_all__U4657.in1"],
          ["self.op_hcompute_conv_stencil_15_read_rready","and_all__U4657.out"],
          ["bank_0.read_idx_ready","and_all__U4658.in0"],
          ["bank_8.read_idx_ready","and_all__U4658.in1"],
          ["and_all__U4659.in0","and_all__U4658.out"],
          ["bank_16.read_idx_ready","and_all__U4659.in1"],
          ["and_all__U4660.in0","and_all__U4659.out"],
          ["bank_24.read_idx_ready","and_all__U4660.in1"],
          ["and_all__U4661.in0","and_all__U4660.out"],
          ["bank_32.read_idx_ready","and_all__U4661.in1"],
          ["and_all__U4662.in0","and_all__U4661.out"],
          ["bank_40.read_idx_ready","and_all__U4662.in1"],
          ["and_all__U4663.in0","and_all__U4662.out"],
          ["bank_48.read_idx_ready","and_all__U4663.in1"],
          ["and_all__U4664.in0","and_all__U4663.out"],
          ["bank_56.read_idx_ready","and_all__U4664.in1"],
          ["self.op_hcompute_conv_stencil_8_read_rready","and_all__U4664.out"],
          ["bank_1.read_idx_ready","and_all__U4665.in0"],
          ["bank_9.read_idx_ready","and_all__U4665.in1"],
          ["and_all__U4666.in0","and_all__U4665.out"],
          ["bank_17.read_idx_ready","and_all__U4666.in1"],
          ["and_all__U4667.in0","and_all__U4666.out"],
          ["bank_25.read_idx_ready","and_all__U4667.in1"],
          ["and_all__U4668.in0","and_all__U4667.out"],
          ["bank_33.read_idx_ready","and_all__U4668.in1"],
          ["and_all__U4669.in0","and_all__U4668.out"],
          ["bank_41.read_idx_ready","and_all__U4669.in1"],
          ["and_all__U4670.in0","and_all__U4669.out"],
          ["bank_49.read_idx_ready","and_all__U4670.in1"],
          ["and_all__U4671.in0","and_all__U4670.out"],
          ["bank_57.read_idx_ready","and_all__U4671.in1"],
          ["self.op_hcompute_conv_stencil_9_read_rready","and_all__U4671.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4674.in0"],
          ["eq_const_U4672.out","and_all__U4674.in1"],
          ["bank_0.push_data_valid","and_all__U4674.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4677.in0"],
          ["eq_const_U4675.out","and_all__U4677.in1"],
          ["bank_1.push_data_valid","and_all__U4677.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4680.in0"],
          ["eq_const_U4678.out","and_all__U4680.in1"],
          ["bank_2.push_data_valid","and_all__U4680.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4683.in0"],
          ["eq_const_U4681.out","and_all__U4683.in1"],
          ["bank_3.push_data_valid","and_all__U4683.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4686.in0"],
          ["eq_const_U4684.out","and_all__U4686.in1"],
          ["bank_4.push_data_valid","and_all__U4686.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4689.in0"],
          ["eq_const_U4687.out","and_all__U4689.in1"],
          ["bank_5.push_data_valid","and_all__U4689.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4692.in0"],
          ["eq_const_U4690.out","and_all__U4692.in1"],
          ["bank_6.push_data_valid","and_all__U4692.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4695.in0"],
          ["eq_const_U4693.out","and_all__U4695.in1"],
          ["bank_7.push_data_valid","and_all__U4695.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4698.in0"],
          ["eq_const_U4696.out","and_all__U4698.in1"],
          ["bank_8.push_data_valid","and_all__U4698.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4701.in0"],
          ["eq_const_U4699.out","and_all__U4701.in1"],
          ["bank_9.push_data_valid","and_all__U4701.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4704.in0"],
          ["eq_const_U4702.out","and_all__U4704.in1"],
          ["bank_10.push_data_valid","and_all__U4704.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4707.in0"],
          ["eq_const_U4705.out","and_all__U4707.in1"],
          ["bank_11.push_data_valid","and_all__U4707.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4710.in0"],
          ["eq_const_U4708.out","and_all__U4710.in1"],
          ["bank_12.push_data_valid","and_all__U4710.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4713.in0"],
          ["eq_const_U4711.out","and_all__U4713.in1"],
          ["bank_13.push_data_valid","and_all__U4713.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4716.in0"],
          ["eq_const_U4714.out","and_all__U4716.in1"],
          ["bank_14.push_data_valid","and_all__U4716.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4719.in0"],
          ["eq_const_U4717.out","and_all__U4719.in1"],
          ["bank_15.push_data_valid","and_all__U4719.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4722.in0"],
          ["eq_const_U4720.out","and_all__U4722.in1"],
          ["bank_16.push_data_valid","and_all__U4722.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4725.in0"],
          ["eq_const_U4723.out","and_all__U4725.in1"],
          ["bank_17.push_data_valid","and_all__U4725.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4728.in0"],
          ["eq_const_U4726.out","and_all__U4728.in1"],
          ["bank_18.push_data_valid","and_all__U4728.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4731.in0"],
          ["eq_const_U4729.out","and_all__U4731.in1"],
          ["bank_19.push_data_valid","and_all__U4731.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4734.in0"],
          ["eq_const_U4732.out","and_all__U4734.in1"],
          ["bank_20.push_data_valid","and_all__U4734.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4737.in0"],
          ["eq_const_U4735.out","and_all__U4737.in1"],
          ["bank_21.push_data_valid","and_all__U4737.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4740.in0"],
          ["eq_const_U4738.out","and_all__U4740.in1"],
          ["bank_22.push_data_valid","and_all__U4740.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4743.in0"],
          ["eq_const_U4741.out","and_all__U4743.in1"],
          ["bank_23.push_data_valid","and_all__U4743.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4746.in0"],
          ["eq_const_U4744.out","and_all__U4746.in1"],
          ["bank_24.push_data_valid","and_all__U4746.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4749.in0"],
          ["eq_const_U4747.out","and_all__U4749.in1"],
          ["bank_25.push_data_valid","and_all__U4749.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4752.in0"],
          ["eq_const_U4750.out","and_all__U4752.in1"],
          ["bank_26.push_data_valid","and_all__U4752.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4755.in0"],
          ["eq_const_U4753.out","and_all__U4755.in1"],
          ["bank_27.push_data_valid","and_all__U4755.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4758.in0"],
          ["eq_const_U4756.out","and_all__U4758.in1"],
          ["bank_28.push_data_valid","and_all__U4758.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4761.in0"],
          ["eq_const_U4759.out","and_all__U4761.in1"],
          ["bank_29.push_data_valid","and_all__U4761.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4764.in0"],
          ["eq_const_U4762.out","and_all__U4764.in1"],
          ["bank_30.push_data_valid","and_all__U4764.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4767.in0"],
          ["eq_const_U4765.out","and_all__U4767.in1"],
          ["bank_31.push_data_valid","and_all__U4767.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4770.in0"],
          ["eq_const_U4768.out","and_all__U4770.in1"],
          ["bank_32.push_data_valid","and_all__U4770.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4773.in0"],
          ["eq_const_U4771.out","and_all__U4773.in1"],
          ["bank_33.push_data_valid","and_all__U4773.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4776.in0"],
          ["eq_const_U4774.out","and_all__U4776.in1"],
          ["bank_34.push_data_valid","and_all__U4776.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4779.in0"],
          ["eq_const_U4777.out","and_all__U4779.in1"],
          ["bank_35.push_data_valid","and_all__U4779.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4782.in0"],
          ["eq_const_U4780.out","and_all__U4782.in1"],
          ["bank_36.push_data_valid","and_all__U4782.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4785.in0"],
          ["eq_const_U4783.out","and_all__U4785.in1"],
          ["bank_37.push_data_valid","and_all__U4785.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4788.in0"],
          ["eq_const_U4786.out","and_all__U4788.in1"],
          ["bank_38.push_data_valid","and_all__U4788.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4791.in0"],
          ["eq_const_U4789.out","and_all__U4791.in1"],
          ["bank_39.push_data_valid","and_all__U4791.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4794.in0"],
          ["eq_const_U4792.out","and_all__U4794.in1"],
          ["bank_40.push_data_valid","and_all__U4794.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4797.in0"],
          ["eq_const_U4795.out","and_all__U4797.in1"],
          ["bank_41.push_data_valid","and_all__U4797.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4800.in0"],
          ["eq_const_U4798.out","and_all__U4800.in1"],
          ["bank_42.push_data_valid","and_all__U4800.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4803.in0"],
          ["eq_const_U4801.out","and_all__U4803.in1"],
          ["bank_43.push_data_valid","and_all__U4803.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4806.in0"],
          ["eq_const_U4804.out","and_all__U4806.in1"],
          ["bank_44.push_data_valid","and_all__U4806.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4809.in0"],
          ["eq_const_U4807.out","and_all__U4809.in1"],
          ["bank_45.push_data_valid","and_all__U4809.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4812.in0"],
          ["eq_const_U4810.out","and_all__U4812.in1"],
          ["bank_46.push_data_valid","and_all__U4812.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4815.in0"],
          ["eq_const_U4813.out","and_all__U4815.in1"],
          ["bank_47.push_data_valid","and_all__U4815.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4818.in0"],
          ["eq_const_U4816.out","and_all__U4818.in1"],
          ["bank_48.push_data_valid","and_all__U4818.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4821.in0"],
          ["eq_const_U4819.out","and_all__U4821.in1"],
          ["bank_49.push_data_valid","and_all__U4821.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4824.in0"],
          ["eq_const_U4822.out","and_all__U4824.in1"],
          ["bank_50.push_data_valid","and_all__U4824.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4827.in0"],
          ["eq_const_U4825.out","and_all__U4827.in1"],
          ["bank_51.push_data_valid","and_all__U4827.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4830.in0"],
          ["eq_const_U4828.out","and_all__U4830.in1"],
          ["bank_52.push_data_valid","and_all__U4830.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4833.in0"],
          ["eq_const_U4831.out","and_all__U4833.in1"],
          ["bank_53.push_data_valid","and_all__U4833.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4836.in0"],
          ["eq_const_U4834.out","and_all__U4836.in1"],
          ["bank_54.push_data_valid","and_all__U4836.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4839.in0"],
          ["eq_const_U4837.out","and_all__U4839.in1"],
          ["bank_55.push_data_valid","and_all__U4839.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4842.in0"],
          ["eq_const_U4840.out","and_all__U4842.in1"],
          ["bank_56.push_data_valid","and_all__U4842.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4845.in0"],
          ["eq_const_U4843.out","and_all__U4845.in1"],
          ["bank_57.push_data_valid","and_all__U4845.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4848.in0"],
          ["eq_const_U4846.out","and_all__U4848.in1"],
          ["bank_58.push_data_valid","and_all__U4848.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4851.in0"],
          ["eq_const_U4849.out","and_all__U4851.in1"],
          ["bank_59.push_data_valid","and_all__U4851.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4854.in0"],
          ["eq_const_U4852.out","and_all__U4854.in1"],
          ["bank_60.push_data_valid","and_all__U4854.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4857.in0"],
          ["eq_const_U4855.out","and_all__U4857.in1"],
          ["bank_61.push_data_valid","and_all__U4857.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4860.in0"],
          ["eq_const_U4858.out","and_all__U4860.in1"],
          ["bank_62.push_data_valid","and_all__U4860.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4863.in0"],
          ["eq_const_U4861.out","and_all__U4863.in1"],
          ["bank_63.push_data_valid","and_all__U4863.out"],
          ["bank_0.push_data_ready","and_all__U4864.in0"],
          ["bank_1.push_data_ready","and_all__U4864.in1"],
          ["and_all__U4865.in0","and_all__U4864.out"],
          ["bank_2.push_data_ready","and_all__U4865.in1"],
          ["and_all__U4866.in0","and_all__U4865.out"],
          ["bank_3.push_data_ready","and_all__U4866.in1"],
          ["and_all__U4867.in0","and_all__U4866.out"],
          ["bank_4.push_data_ready","and_all__U4867.in1"],
          ["and_all__U4868.in0","and_all__U4867.out"],
          ["bank_5.push_data_ready","and_all__U4868.in1"],
          ["and_all__U4869.in0","and_all__U4868.out"],
          ["bank_6.push_data_ready","and_all__U4869.in1"],
          ["and_all__U4870.in0","and_all__U4869.out"],
          ["bank_7.push_data_ready","and_all__U4870.in1"],
          ["and_all__U4871.in0","and_all__U4870.out"],
          ["bank_8.push_data_ready","and_all__U4871.in1"],
          ["and_all__U4872.in0","and_all__U4871.out"],
          ["bank_9.push_data_ready","and_all__U4872.in1"],
          ["and_all__U4873.in0","and_all__U4872.out"],
          ["bank_10.push_data_ready","and_all__U4873.in1"],
          ["and_all__U4874.in0","and_all__U4873.out"],
          ["bank_11.push_data_ready","and_all__U4874.in1"],
          ["and_all__U4875.in0","and_all__U4874.out"],
          ["bank_12.push_data_ready","and_all__U4875.in1"],
          ["and_all__U4876.in0","and_all__U4875.out"],
          ["bank_13.push_data_ready","and_all__U4876.in1"],
          ["and_all__U4877.in0","and_all__U4876.out"],
          ["bank_14.push_data_ready","and_all__U4877.in1"],
          ["and_all__U4878.in0","and_all__U4877.out"],
          ["bank_15.push_data_ready","and_all__U4878.in1"],
          ["and_all__U4879.in0","and_all__U4878.out"],
          ["bank_16.push_data_ready","and_all__U4879.in1"],
          ["and_all__U4880.in0","and_all__U4879.out"],
          ["bank_17.push_data_ready","and_all__U4880.in1"],
          ["and_all__U4881.in0","and_all__U4880.out"],
          ["bank_18.push_data_ready","and_all__U4881.in1"],
          ["and_all__U4882.in0","and_all__U4881.out"],
          ["bank_19.push_data_ready","and_all__U4882.in1"],
          ["and_all__U4883.in0","and_all__U4882.out"],
          ["bank_20.push_data_ready","and_all__U4883.in1"],
          ["and_all__U4884.in0","and_all__U4883.out"],
          ["bank_21.push_data_ready","and_all__U4884.in1"],
          ["and_all__U4885.in0","and_all__U4884.out"],
          ["bank_22.push_data_ready","and_all__U4885.in1"],
          ["and_all__U4886.in0","and_all__U4885.out"],
          ["bank_23.push_data_ready","and_all__U4886.in1"],
          ["and_all__U4887.in0","and_all__U4886.out"],
          ["bank_24.push_data_ready","and_all__U4887.in1"],
          ["and_all__U4888.in0","and_all__U4887.out"],
          ["bank_25.push_data_ready","and_all__U4888.in1"],
          ["and_all__U4889.in0","and_all__U4888.out"],
          ["bank_26.push_data_ready","and_all__U4889.in1"],
          ["and_all__U4890.in0","and_all__U4889.out"],
          ["bank_27.push_data_ready","and_all__U4890.in1"],
          ["and_all__U4891.in0","and_all__U4890.out"],
          ["bank_28.push_data_ready","and_all__U4891.in1"],
          ["and_all__U4892.in0","and_all__U4891.out"],
          ["bank_29.push_data_ready","and_all__U4892.in1"],
          ["and_all__U4893.in0","and_all__U4892.out"],
          ["bank_30.push_data_ready","and_all__U4893.in1"],
          ["and_all__U4894.in0","and_all__U4893.out"],
          ["bank_31.push_data_ready","and_all__U4894.in1"],
          ["and_all__U4895.in0","and_all__U4894.out"],
          ["bank_32.push_data_ready","and_all__U4895.in1"],
          ["and_all__U4896.in0","and_all__U4895.out"],
          ["bank_33.push_data_ready","and_all__U4896.in1"],
          ["and_all__U4897.in0","and_all__U4896.out"],
          ["bank_34.push_data_ready","and_all__U4897.in1"],
          ["and_all__U4898.in0","and_all__U4897.out"],
          ["bank_35.push_data_ready","and_all__U4898.in1"],
          ["and_all__U4899.in0","and_all__U4898.out"],
          ["bank_36.push_data_ready","and_all__U4899.in1"],
          ["and_all__U4900.in0","and_all__U4899.out"],
          ["bank_37.push_data_ready","and_all__U4900.in1"],
          ["and_all__U4901.in0","and_all__U4900.out"],
          ["bank_38.push_data_ready","and_all__U4901.in1"],
          ["and_all__U4902.in0","and_all__U4901.out"],
          ["bank_39.push_data_ready","and_all__U4902.in1"],
          ["and_all__U4903.in0","and_all__U4902.out"],
          ["bank_40.push_data_ready","and_all__U4903.in1"],
          ["and_all__U4904.in0","and_all__U4903.out"],
          ["bank_41.push_data_ready","and_all__U4904.in1"],
          ["and_all__U4905.in0","and_all__U4904.out"],
          ["bank_42.push_data_ready","and_all__U4905.in1"],
          ["and_all__U4906.in0","and_all__U4905.out"],
          ["bank_43.push_data_ready","and_all__U4906.in1"],
          ["and_all__U4907.in0","and_all__U4906.out"],
          ["bank_44.push_data_ready","and_all__U4907.in1"],
          ["and_all__U4908.in0","and_all__U4907.out"],
          ["bank_45.push_data_ready","and_all__U4908.in1"],
          ["and_all__U4909.in0","and_all__U4908.out"],
          ["bank_46.push_data_ready","and_all__U4909.in1"],
          ["and_all__U4910.in0","and_all__U4909.out"],
          ["bank_47.push_data_ready","and_all__U4910.in1"],
          ["and_all__U4911.in0","and_all__U4910.out"],
          ["bank_48.push_data_ready","and_all__U4911.in1"],
          ["and_all__U4912.in0","and_all__U4911.out"],
          ["bank_49.push_data_ready","and_all__U4912.in1"],
          ["and_all__U4913.in0","and_all__U4912.out"],
          ["bank_50.push_data_ready","and_all__U4913.in1"],
          ["and_all__U4914.in0","and_all__U4913.out"],
          ["bank_51.push_data_ready","and_all__U4914.in1"],
          ["and_all__U4915.in0","and_all__U4914.out"],
          ["bank_52.push_data_ready","and_all__U4915.in1"],
          ["and_all__U4916.in0","and_all__U4915.out"],
          ["bank_53.push_data_ready","and_all__U4916.in1"],
          ["and_all__U4917.in0","and_all__U4916.out"],
          ["bank_54.push_data_ready","and_all__U4917.in1"],
          ["and_all__U4918.in0","and_all__U4917.out"],
          ["bank_55.push_data_ready","and_all__U4918.in1"],
          ["and_all__U4919.in0","and_all__U4918.out"],
          ["bank_56.push_data_ready","and_all__U4919.in1"],
          ["and_all__U4920.in0","and_all__U4919.out"],
          ["bank_57.push_data_ready","and_all__U4920.in1"],
          ["and_all__U4921.in0","and_all__U4920.out"],
          ["bank_58.push_data_ready","and_all__U4921.in1"],
          ["and_all__U4922.in0","and_all__U4921.out"],
          ["bank_59.push_data_ready","and_all__U4922.in1"],
          ["and_all__U4923.in0","and_all__U4922.out"],
          ["bank_60.push_data_ready","and_all__U4923.in1"],
          ["and_all__U4924.in0","and_all__U4923.out"],
          ["bank_61.push_data_ready","and_all__U4924.in1"],
          ["and_all__U4925.in0","and_all__U4924.out"],
          ["bank_62.push_data_ready","and_all__U4925.in1"],
          ["and_all__U4926.in0","and_all__U4925.out"],
          ["bank_63.push_data_ready","and_all__U4926.in1"],
          ["and_all__U4927.in0","and_all__U4926.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_data_ready","and_all__U4926.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_data_valid","and_all__U4927.in1"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_ID_controller.enable","and_all__U4927.out"],
          ["self.rst_n","bank_0.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_0.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62_net.in","bank_0.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank0_read_ctrl_fork.ready_out","bank_0.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank0_read_ctrl_fork.valid_in","bank_0.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62_U4345.out","bank_0.read_idx"],
          ["self.op_hcompute_conv_stencil_8_read_ren","bank_0.read_idx_valid"],
          ["zero_cst.out","bank_0.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_0.update_data"],
          ["zero_cst.out","bank_0.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62_U4345.out","bank_0.update_idx"],
          ["self.op_hcompute_conv_stencil_8_read_ren","bank_0.update_idx_valid"],
          ["self.rst_n","bank_1.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_1.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51_net.in","bank_1.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank1_read_ctrl_fork.ready_out","bank_1.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank1_read_ctrl_fork.valid_in","bank_1.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51_U4615.out","bank_1.read_idx"],
          ["self.op_hcompute_conv_stencil_9_read_ren","bank_1.read_idx_valid"],
          ["zero_cst.out","bank_1.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_1.update_data"],
          ["zero_cst.out","bank_1.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51_U4615.out","bank_1.update_idx"],
          ["self.op_hcompute_conv_stencil_9_read_ren","bank_1.update_idx_valid"],
          ["self.rst_n","bank_10.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_10.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177_net.in","bank_10.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank10_read_ctrl_fork.ready_out","bank_10.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank10_read_ctrl_fork.valid_in","bank_10.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177_U3499.out","bank_10.read_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_10.read_idx_valid"],
          ["zero_cst.out","bank_10.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_10.update_data"],
          ["zero_cst.out","bank_10.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177_U3499.out","bank_10.update_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_10.update_idx_valid"],
          ["self.rst_n","bank_11.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_11.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159_net.in","bank_11.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank11_read_ctrl_fork.ready_out","bank_11.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank11_read_ctrl_fork.valid_in","bank_11.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159_U3643.out","bank_11.read_idx"],
          ["self.op_hcompute_conv_stencil_11_read_ren","bank_11.read_idx_valid"],
          ["zero_cst.out","bank_11.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_11.update_data"],
          ["zero_cst.out","bank_11.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159_U3643.out","bank_11.update_idx"],
          ["self.op_hcompute_conv_stencil_11_read_ren","bank_11.update_idx_valid"],
          ["self.rst_n","bank_12.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_12.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141_net.in","bank_12.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank12_read_ctrl_fork.ready_out","bank_12.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank12_read_ctrl_fork.valid_in","bank_12.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141_U3787.out","bank_12.read_idx"],
          ["self.op_hcompute_conv_stencil_12_read_ren","bank_12.read_idx_valid"],
          ["zero_cst.out","bank_12.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_12.update_data"],
          ["zero_cst.out","bank_12.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141_U3787.out","bank_12.update_idx"],
          ["self.op_hcompute_conv_stencil_12_read_ren","bank_12.update_idx_valid"],
          ["self.rst_n","bank_13.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_13.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123_net.in","bank_13.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank13_read_ctrl_fork.ready_out","bank_13.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank13_read_ctrl_fork.valid_in","bank_13.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123_U3931.out","bank_13.read_idx"],
          ["self.op_hcompute_conv_stencil_13_read_ren","bank_13.read_idx_valid"],
          ["zero_cst.out","bank_13.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_13.update_data"],
          ["zero_cst.out","bank_13.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123_U3931.out","bank_13.update_idx"],
          ["self.op_hcompute_conv_stencil_13_read_ren","bank_13.update_idx_valid"],
          ["self.rst_n","bank_14.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_14.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105_net.in","bank_14.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank14_read_ctrl_fork.ready_out","bank_14.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank14_read_ctrl_fork.valid_in","bank_14.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105_U4075.out","bank_14.read_idx"],
          ["self.op_hcompute_conv_stencil_14_read_ren","bank_14.read_idx_valid"],
          ["zero_cst.out","bank_14.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_14.update_data"],
          ["zero_cst.out","bank_14.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105_U4075.out","bank_14.update_idx"],
          ["self.op_hcompute_conv_stencil_14_read_ren","bank_14.update_idx_valid"],
          ["self.rst_n","bank_15.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_15.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87_net.in","bank_15.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank15_read_ctrl_fork.ready_out","bank_15.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank15_read_ctrl_fork.valid_in","bank_15.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87_U4219.out","bank_15.read_idx"],
          ["self.op_hcompute_conv_stencil_15_read_ren","bank_15.read_idx_valid"],
          ["zero_cst.out","bank_15.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_15.update_data"],
          ["zero_cst.out","bank_15.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87_U4219.out","bank_15.update_idx"],
          ["self.op_hcompute_conv_stencil_15_read_ren","bank_15.update_idx_valid"],
          ["self.rst_n","bank_16.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_16.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64_net.in","bank_16.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank16_read_ctrl_fork.ready_out","bank_16.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank16_read_ctrl_fork.valid_in","bank_16.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64_U4381.out","bank_16.read_idx"],
          ["self.op_hcompute_conv_stencil_8_read_ren","bank_16.read_idx_valid"],
          ["zero_cst.out","bank_16.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_16.update_data"],
          ["zero_cst.out","bank_16.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64_U4381.out","bank_16.update_idx"],
          ["self.op_hcompute_conv_stencil_8_read_ren","bank_16.update_idx_valid"],
          ["self.rst_n","bank_17.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_17.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45_net.in","bank_17.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank17_read_ctrl_fork.ready_out","bank_17.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank17_read_ctrl_fork.valid_in","bank_17.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45_U4507.out","bank_17.read_idx"],
          ["self.op_hcompute_conv_stencil_9_read_ren","bank_17.read_idx_valid"],
          ["zero_cst.out","bank_17.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_17.update_data"],
          ["zero_cst.out","bank_17.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45_U4507.out","bank_17.update_idx"],
          ["self.op_hcompute_conv_stencil_9_read_ren","bank_17.update_idx_valid"],
          ["self.rst_n","bank_18.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_18.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178_net.in","bank_18.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank18_read_ctrl_fork.ready_out","bank_18.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank18_read_ctrl_fork.valid_in","bank_18.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178_U3517.out","bank_18.read_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_18.read_idx_valid"],
          ["zero_cst.out","bank_18.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_18.update_data"],
          ["zero_cst.out","bank_18.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178_U3517.out","bank_18.update_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_18.update_idx_valid"],
          ["self.rst_n","bank_19.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_19.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160_net.in","bank_19.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank19_read_ctrl_fork.ready_out","bank_19.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank19_read_ctrl_fork.valid_in","bank_19.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160_U3661.out","bank_19.read_idx"],
          ["self.op_hcompute_conv_stencil_11_read_ren","bank_19.read_idx_valid"],
          ["zero_cst.out","bank_19.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_19.update_data"],
          ["zero_cst.out","bank_19.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160_U3661.out","bank_19.update_idx"],
          ["self.op_hcompute_conv_stencil_11_read_ren","bank_19.update_idx_valid"],
          ["self.rst_n","bank_2.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_2.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176_net.in","bank_2.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank2_read_ctrl_fork.ready_out","bank_2.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank2_read_ctrl_fork.valid_in","bank_2.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176_U3481.out","bank_2.read_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_2.read_idx_valid"],
          ["zero_cst.out","bank_2.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_2.update_data"],
          ["zero_cst.out","bank_2.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176_U3481.out","bank_2.update_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_2.update_idx_valid"],
          ["self.rst_n","bank_20.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_20.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142_net.in","bank_20.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank20_read_ctrl_fork.ready_out","bank_20.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank20_read_ctrl_fork.valid_in","bank_20.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142_U3805.out","bank_20.read_idx"],
          ["self.op_hcompute_conv_stencil_12_read_ren","bank_20.read_idx_valid"],
          ["zero_cst.out","bank_20.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_20.update_data"],
          ["zero_cst.out","bank_20.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142_U3805.out","bank_20.update_idx"],
          ["self.op_hcompute_conv_stencil_12_read_ren","bank_20.update_idx_valid"],
          ["self.rst_n","bank_21.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_21.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124_net.in","bank_21.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank21_read_ctrl_fork.ready_out","bank_21.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank21_read_ctrl_fork.valid_in","bank_21.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124_U3949.out","bank_21.read_idx"],
          ["self.op_hcompute_conv_stencil_13_read_ren","bank_21.read_idx_valid"],
          ["zero_cst.out","bank_21.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_21.update_data"],
          ["zero_cst.out","bank_21.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124_U3949.out","bank_21.update_idx"],
          ["self.op_hcompute_conv_stencil_13_read_ren","bank_21.update_idx_valid"],
          ["self.rst_n","bank_22.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_22.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106_net.in","bank_22.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank22_read_ctrl_fork.ready_out","bank_22.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank22_read_ctrl_fork.valid_in","bank_22.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106_U4093.out","bank_22.read_idx"],
          ["self.op_hcompute_conv_stencil_14_read_ren","bank_22.read_idx_valid"],
          ["zero_cst.out","bank_22.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_22.update_data"],
          ["zero_cst.out","bank_22.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106_U4093.out","bank_22.update_idx"],
          ["self.op_hcompute_conv_stencil_14_read_ren","bank_22.update_idx_valid"],
          ["self.rst_n","bank_23.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_23.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88_net.in","bank_23.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank23_read_ctrl_fork.ready_out","bank_23.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank23_read_ctrl_fork.valid_in","bank_23.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88_U4237.out","bank_23.read_idx"],
          ["self.op_hcompute_conv_stencil_15_read_ren","bank_23.read_idx_valid"],
          ["zero_cst.out","bank_23.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_23.update_data"],
          ["zero_cst.out","bank_23.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88_U4237.out","bank_23.update_idx"],
          ["self.op_hcompute_conv_stencil_15_read_ren","bank_23.update_idx_valid"],
          ["self.rst_n","bank_24.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_24.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65_net.in","bank_24.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank24_read_ctrl_fork.ready_out","bank_24.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank24_read_ctrl_fork.valid_in","bank_24.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65_U4399.out","bank_24.read_idx"],
          ["self.op_hcompute_conv_stencil_8_read_ren","bank_24.read_idx_valid"],
          ["zero_cst.out","bank_24.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_24.update_data"],
          ["zero_cst.out","bank_24.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65_U4399.out","bank_24.update_idx"],
          ["self.op_hcompute_conv_stencil_8_read_ren","bank_24.update_idx_valid"],
          ["self.rst_n","bank_25.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_25.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46_net.in","bank_25.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank25_read_ctrl_fork.ready_out","bank_25.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank25_read_ctrl_fork.valid_in","bank_25.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46_U4525.out","bank_25.read_idx"],
          ["self.op_hcompute_conv_stencil_9_read_ren","bank_25.read_idx_valid"],
          ["zero_cst.out","bank_25.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_25.update_data"],
          ["zero_cst.out","bank_25.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46_U4525.out","bank_25.update_idx"],
          ["self.op_hcompute_conv_stencil_9_read_ren","bank_25.update_idx_valid"],
          ["self.rst_n","bank_26.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_26.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179_net.in","bank_26.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank26_read_ctrl_fork.ready_out","bank_26.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank26_read_ctrl_fork.valid_in","bank_26.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179_U3535.out","bank_26.read_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_26.read_idx_valid"],
          ["zero_cst.out","bank_26.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_26.update_data"],
          ["zero_cst.out","bank_26.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179_U3535.out","bank_26.update_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_26.update_idx_valid"],
          ["self.rst_n","bank_27.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_27.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161_net.in","bank_27.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank27_read_ctrl_fork.ready_out","bank_27.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank27_read_ctrl_fork.valid_in","bank_27.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161_U3679.out","bank_27.read_idx"],
          ["self.op_hcompute_conv_stencil_11_read_ren","bank_27.read_idx_valid"],
          ["zero_cst.out","bank_27.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_27.update_data"],
          ["zero_cst.out","bank_27.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161_U3679.out","bank_27.update_idx"],
          ["self.op_hcompute_conv_stencil_11_read_ren","bank_27.update_idx_valid"],
          ["self.rst_n","bank_28.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_28.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143_net.in","bank_28.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank28_read_ctrl_fork.ready_out","bank_28.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank28_read_ctrl_fork.valid_in","bank_28.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143_U3823.out","bank_28.read_idx"],
          ["self.op_hcompute_conv_stencil_12_read_ren","bank_28.read_idx_valid"],
          ["zero_cst.out","bank_28.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_28.update_data"],
          ["zero_cst.out","bank_28.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143_U3823.out","bank_28.update_idx"],
          ["self.op_hcompute_conv_stencil_12_read_ren","bank_28.update_idx_valid"],
          ["self.rst_n","bank_29.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_29.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125_net.in","bank_29.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank29_read_ctrl_fork.ready_out","bank_29.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank29_read_ctrl_fork.valid_in","bank_29.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125_U3967.out","bank_29.read_idx"],
          ["self.op_hcompute_conv_stencil_13_read_ren","bank_29.read_idx_valid"],
          ["zero_cst.out","bank_29.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_29.update_data"],
          ["zero_cst.out","bank_29.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125_U3967.out","bank_29.update_idx"],
          ["self.op_hcompute_conv_stencil_13_read_ren","bank_29.update_idx_valid"],
          ["self.rst_n","bank_3.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_3.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158_net.in","bank_3.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank3_read_ctrl_fork.ready_out","bank_3.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank3_read_ctrl_fork.valid_in","bank_3.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158_U3625.out","bank_3.read_idx"],
          ["self.op_hcompute_conv_stencil_11_read_ren","bank_3.read_idx_valid"],
          ["zero_cst.out","bank_3.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_3.update_data"],
          ["zero_cst.out","bank_3.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158_U3625.out","bank_3.update_idx"],
          ["self.op_hcompute_conv_stencil_11_read_ren","bank_3.update_idx_valid"],
          ["self.rst_n","bank_30.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_30.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107_net.in","bank_30.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank30_read_ctrl_fork.ready_out","bank_30.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank30_read_ctrl_fork.valid_in","bank_30.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107_U4111.out","bank_30.read_idx"],
          ["self.op_hcompute_conv_stencil_14_read_ren","bank_30.read_idx_valid"],
          ["zero_cst.out","bank_30.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_30.update_data"],
          ["zero_cst.out","bank_30.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107_U4111.out","bank_30.update_idx"],
          ["self.op_hcompute_conv_stencil_14_read_ren","bank_30.update_idx_valid"],
          ["self.rst_n","bank_31.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_31.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89_net.in","bank_31.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank31_read_ctrl_fork.ready_out","bank_31.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank31_read_ctrl_fork.valid_in","bank_31.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89_U4255.out","bank_31.read_idx"],
          ["self.op_hcompute_conv_stencil_15_read_ren","bank_31.read_idx_valid"],
          ["zero_cst.out","bank_31.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_31.update_data"],
          ["zero_cst.out","bank_31.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89_U4255.out","bank_31.update_idx"],
          ["self.op_hcompute_conv_stencil_15_read_ren","bank_31.update_idx_valid"],
          ["self.rst_n","bank_32.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_32.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66_net.in","bank_32.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank32_read_ctrl_fork.ready_out","bank_32.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank32_read_ctrl_fork.valid_in","bank_32.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66_U4417.out","bank_32.read_idx"],
          ["self.op_hcompute_conv_stencil_8_read_ren","bank_32.read_idx_valid"],
          ["zero_cst.out","bank_32.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_32.update_data"],
          ["zero_cst.out","bank_32.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66_U4417.out","bank_32.update_idx"],
          ["self.op_hcompute_conv_stencil_8_read_ren","bank_32.update_idx_valid"],
          ["self.rst_n","bank_33.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_33.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47_net.in","bank_33.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank33_read_ctrl_fork.ready_out","bank_33.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank33_read_ctrl_fork.valid_in","bank_33.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47_U4543.out","bank_33.read_idx"],
          ["self.op_hcompute_conv_stencil_9_read_ren","bank_33.read_idx_valid"],
          ["zero_cst.out","bank_33.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_33.update_data"],
          ["zero_cst.out","bank_33.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47_U4543.out","bank_33.update_idx"],
          ["self.op_hcompute_conv_stencil_9_read_ren","bank_33.update_idx_valid"],
          ["self.rst_n","bank_34.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_34.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180_net.in","bank_34.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank34_read_ctrl_fork.ready_out","bank_34.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank34_read_ctrl_fork.valid_in","bank_34.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180_U3553.out","bank_34.read_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_34.read_idx_valid"],
          ["zero_cst.out","bank_34.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_34.update_data"],
          ["zero_cst.out","bank_34.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180_U3553.out","bank_34.update_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_34.update_idx_valid"],
          ["self.rst_n","bank_35.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_35.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162_net.in","bank_35.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank35_read_ctrl_fork.ready_out","bank_35.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank35_read_ctrl_fork.valid_in","bank_35.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162_U3697.out","bank_35.read_idx"],
          ["self.op_hcompute_conv_stencil_11_read_ren","bank_35.read_idx_valid"],
          ["zero_cst.out","bank_35.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_35.update_data"],
          ["zero_cst.out","bank_35.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162_U3697.out","bank_35.update_idx"],
          ["self.op_hcompute_conv_stencil_11_read_ren","bank_35.update_idx_valid"],
          ["self.rst_n","bank_36.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_36.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144_net.in","bank_36.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank36_read_ctrl_fork.ready_out","bank_36.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank36_read_ctrl_fork.valid_in","bank_36.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144_U3841.out","bank_36.read_idx"],
          ["self.op_hcompute_conv_stencil_12_read_ren","bank_36.read_idx_valid"],
          ["zero_cst.out","bank_36.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_36.update_data"],
          ["zero_cst.out","bank_36.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144_U3841.out","bank_36.update_idx"],
          ["self.op_hcompute_conv_stencil_12_read_ren","bank_36.update_idx_valid"],
          ["self.rst_n","bank_37.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_37.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126_net.in","bank_37.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank37_read_ctrl_fork.ready_out","bank_37.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank37_read_ctrl_fork.valid_in","bank_37.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126_U3985.out","bank_37.read_idx"],
          ["self.op_hcompute_conv_stencil_13_read_ren","bank_37.read_idx_valid"],
          ["zero_cst.out","bank_37.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_37.update_data"],
          ["zero_cst.out","bank_37.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126_U3985.out","bank_37.update_idx"],
          ["self.op_hcompute_conv_stencil_13_read_ren","bank_37.update_idx_valid"],
          ["self.rst_n","bank_38.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_38.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108_net.in","bank_38.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank38_read_ctrl_fork.ready_out","bank_38.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank38_read_ctrl_fork.valid_in","bank_38.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108_U4129.out","bank_38.read_idx"],
          ["self.op_hcompute_conv_stencil_14_read_ren","bank_38.read_idx_valid"],
          ["zero_cst.out","bank_38.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_38.update_data"],
          ["zero_cst.out","bank_38.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108_U4129.out","bank_38.update_idx"],
          ["self.op_hcompute_conv_stencil_14_read_ren","bank_38.update_idx_valid"],
          ["self.rst_n","bank_39.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_39.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90_net.in","bank_39.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank39_read_ctrl_fork.ready_out","bank_39.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank39_read_ctrl_fork.valid_in","bank_39.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90_U4273.out","bank_39.read_idx"],
          ["self.op_hcompute_conv_stencil_15_read_ren","bank_39.read_idx_valid"],
          ["zero_cst.out","bank_39.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_39.update_data"],
          ["zero_cst.out","bank_39.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90_U4273.out","bank_39.update_idx"],
          ["self.op_hcompute_conv_stencil_15_read_ren","bank_39.update_idx_valid"],
          ["self.rst_n","bank_4.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_4.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140_net.in","bank_4.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank4_read_ctrl_fork.ready_out","bank_4.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank4_read_ctrl_fork.valid_in","bank_4.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140_U3769.out","bank_4.read_idx"],
          ["self.op_hcompute_conv_stencil_12_read_ren","bank_4.read_idx_valid"],
          ["zero_cst.out","bank_4.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_4.update_data"],
          ["zero_cst.out","bank_4.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140_U3769.out","bank_4.update_idx"],
          ["self.op_hcompute_conv_stencil_12_read_ren","bank_4.update_idx_valid"],
          ["self.rst_n","bank_40.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_40.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67_net.in","bank_40.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank40_read_ctrl_fork.ready_out","bank_40.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank40_read_ctrl_fork.valid_in","bank_40.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67_U4435.out","bank_40.read_idx"],
          ["self.op_hcompute_conv_stencil_8_read_ren","bank_40.read_idx_valid"],
          ["zero_cst.out","bank_40.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_40.update_data"],
          ["zero_cst.out","bank_40.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67_U4435.out","bank_40.update_idx"],
          ["self.op_hcompute_conv_stencil_8_read_ren","bank_40.update_idx_valid"],
          ["self.rst_n","bank_41.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_41.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48_net.in","bank_41.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank41_read_ctrl_fork.ready_out","bank_41.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank41_read_ctrl_fork.valid_in","bank_41.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48_U4561.out","bank_41.read_idx"],
          ["self.op_hcompute_conv_stencil_9_read_ren","bank_41.read_idx_valid"],
          ["zero_cst.out","bank_41.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_41.update_data"],
          ["zero_cst.out","bank_41.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48_U4561.out","bank_41.update_idx"],
          ["self.op_hcompute_conv_stencil_9_read_ren","bank_41.update_idx_valid"],
          ["self.rst_n","bank_42.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_42.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181_net.in","bank_42.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank42_read_ctrl_fork.ready_out","bank_42.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank42_read_ctrl_fork.valid_in","bank_42.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181_U3571.out","bank_42.read_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_42.read_idx_valid"],
          ["zero_cst.out","bank_42.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_42.update_data"],
          ["zero_cst.out","bank_42.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181_U3571.out","bank_42.update_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_42.update_idx_valid"],
          ["self.rst_n","bank_43.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_43.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163_net.in","bank_43.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank43_read_ctrl_fork.ready_out","bank_43.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank43_read_ctrl_fork.valid_in","bank_43.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163_U3715.out","bank_43.read_idx"],
          ["self.op_hcompute_conv_stencil_11_read_ren","bank_43.read_idx_valid"],
          ["zero_cst.out","bank_43.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_43.update_data"],
          ["zero_cst.out","bank_43.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163_U3715.out","bank_43.update_idx"],
          ["self.op_hcompute_conv_stencil_11_read_ren","bank_43.update_idx_valid"],
          ["self.rst_n","bank_44.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_44.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145_net.in","bank_44.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank44_read_ctrl_fork.ready_out","bank_44.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank44_read_ctrl_fork.valid_in","bank_44.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145_U3859.out","bank_44.read_idx"],
          ["self.op_hcompute_conv_stencil_12_read_ren","bank_44.read_idx_valid"],
          ["zero_cst.out","bank_44.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_44.update_data"],
          ["zero_cst.out","bank_44.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145_U3859.out","bank_44.update_idx"],
          ["self.op_hcompute_conv_stencil_12_read_ren","bank_44.update_idx_valid"],
          ["self.rst_n","bank_45.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_45.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127_net.in","bank_45.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank45_read_ctrl_fork.ready_out","bank_45.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank45_read_ctrl_fork.valid_in","bank_45.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127_U4003.out","bank_45.read_idx"],
          ["self.op_hcompute_conv_stencil_13_read_ren","bank_45.read_idx_valid"],
          ["zero_cst.out","bank_45.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_45.update_data"],
          ["zero_cst.out","bank_45.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127_U4003.out","bank_45.update_idx"],
          ["self.op_hcompute_conv_stencil_13_read_ren","bank_45.update_idx_valid"],
          ["self.rst_n","bank_46.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_46.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109_net.in","bank_46.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank46_read_ctrl_fork.ready_out","bank_46.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank46_read_ctrl_fork.valid_in","bank_46.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109_U4147.out","bank_46.read_idx"],
          ["self.op_hcompute_conv_stencil_14_read_ren","bank_46.read_idx_valid"],
          ["zero_cst.out","bank_46.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_46.update_data"],
          ["zero_cst.out","bank_46.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109_U4147.out","bank_46.update_idx"],
          ["self.op_hcompute_conv_stencil_14_read_ren","bank_46.update_idx_valid"],
          ["self.rst_n","bank_47.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_47.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91_net.in","bank_47.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank47_read_ctrl_fork.ready_out","bank_47.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank47_read_ctrl_fork.valid_in","bank_47.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91_U4291.out","bank_47.read_idx"],
          ["self.op_hcompute_conv_stencil_15_read_ren","bank_47.read_idx_valid"],
          ["zero_cst.out","bank_47.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_47.update_data"],
          ["zero_cst.out","bank_47.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91_U4291.out","bank_47.update_idx"],
          ["self.op_hcompute_conv_stencil_15_read_ren","bank_47.update_idx_valid"],
          ["self.rst_n","bank_48.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_48.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69_net.in","bank_48.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank48_read_ctrl_fork.ready_out","bank_48.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank48_read_ctrl_fork.valid_in","bank_48.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69_U4471.out","bank_48.read_idx"],
          ["self.op_hcompute_conv_stencil_8_read_ren","bank_48.read_idx_valid"],
          ["zero_cst.out","bank_48.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_48.update_data"],
          ["zero_cst.out","bank_48.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69_U4471.out","bank_48.update_idx"],
          ["self.op_hcompute_conv_stencil_8_read_ren","bank_48.update_idx_valid"],
          ["self.rst_n","bank_49.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_49.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50_net.in","bank_49.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank49_read_ctrl_fork.ready_out","bank_49.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank49_read_ctrl_fork.valid_in","bank_49.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50_U4597.out","bank_49.read_idx"],
          ["self.op_hcompute_conv_stencil_9_read_ren","bank_49.read_idx_valid"],
          ["zero_cst.out","bank_49.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_49.update_data"],
          ["zero_cst.out","bank_49.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50_U4597.out","bank_49.update_idx"],
          ["self.op_hcompute_conv_stencil_9_read_ren","bank_49.update_idx_valid"],
          ["self.rst_n","bank_5.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_5.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122_net.in","bank_5.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank5_read_ctrl_fork.ready_out","bank_5.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank5_read_ctrl_fork.valid_in","bank_5.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122_U3913.out","bank_5.read_idx"],
          ["self.op_hcompute_conv_stencil_13_read_ren","bank_5.read_idx_valid"],
          ["zero_cst.out","bank_5.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_5.update_data"],
          ["zero_cst.out","bank_5.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122_U3913.out","bank_5.update_idx"],
          ["self.op_hcompute_conv_stencil_13_read_ren","bank_5.update_idx_valid"],
          ["self.rst_n","bank_50.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_50.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183_net.in","bank_50.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank50_read_ctrl_fork.ready_out","bank_50.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank50_read_ctrl_fork.valid_in","bank_50.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183_U3607.out","bank_50.read_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_50.read_idx_valid"],
          ["zero_cst.out","bank_50.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_50.update_data"],
          ["zero_cst.out","bank_50.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183_U3607.out","bank_50.update_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_50.update_idx_valid"],
          ["self.rst_n","bank_51.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_51.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165_net.in","bank_51.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank51_read_ctrl_fork.ready_out","bank_51.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank51_read_ctrl_fork.valid_in","bank_51.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165_U3751.out","bank_51.read_idx"],
          ["self.op_hcompute_conv_stencil_11_read_ren","bank_51.read_idx_valid"],
          ["zero_cst.out","bank_51.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_51.update_data"],
          ["zero_cst.out","bank_51.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165_U3751.out","bank_51.update_idx"],
          ["self.op_hcompute_conv_stencil_11_read_ren","bank_51.update_idx_valid"],
          ["self.rst_n","bank_52.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_52.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147_net.in","bank_52.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank52_read_ctrl_fork.ready_out","bank_52.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank52_read_ctrl_fork.valid_in","bank_52.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147_U3895.out","bank_52.read_idx"],
          ["self.op_hcompute_conv_stencil_12_read_ren","bank_52.read_idx_valid"],
          ["zero_cst.out","bank_52.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_52.update_data"],
          ["zero_cst.out","bank_52.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147_U3895.out","bank_52.update_idx"],
          ["self.op_hcompute_conv_stencil_12_read_ren","bank_52.update_idx_valid"],
          ["self.rst_n","bank_53.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_53.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129_net.in","bank_53.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank53_read_ctrl_fork.ready_out","bank_53.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank53_read_ctrl_fork.valid_in","bank_53.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129_U4039.out","bank_53.read_idx"],
          ["self.op_hcompute_conv_stencil_13_read_ren","bank_53.read_idx_valid"],
          ["zero_cst.out","bank_53.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_53.update_data"],
          ["zero_cst.out","bank_53.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129_U4039.out","bank_53.update_idx"],
          ["self.op_hcompute_conv_stencil_13_read_ren","bank_53.update_idx_valid"],
          ["self.rst_n","bank_54.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_54.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111_net.in","bank_54.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank54_read_ctrl_fork.ready_out","bank_54.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank54_read_ctrl_fork.valid_in","bank_54.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111_U4183.out","bank_54.read_idx"],
          ["self.op_hcompute_conv_stencil_14_read_ren","bank_54.read_idx_valid"],
          ["zero_cst.out","bank_54.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_54.update_data"],
          ["zero_cst.out","bank_54.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111_U4183.out","bank_54.update_idx"],
          ["self.op_hcompute_conv_stencil_14_read_ren","bank_54.update_idx_valid"],
          ["self.rst_n","bank_55.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_55.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93_net.in","bank_55.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank55_read_ctrl_fork.ready_out","bank_55.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank55_read_ctrl_fork.valid_in","bank_55.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93_U4327.out","bank_55.read_idx"],
          ["self.op_hcompute_conv_stencil_15_read_ren","bank_55.read_idx_valid"],
          ["zero_cst.out","bank_55.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_55.update_data"],
          ["zero_cst.out","bank_55.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93_U4327.out","bank_55.update_idx"],
          ["self.op_hcompute_conv_stencil_15_read_ren","bank_55.update_idx_valid"],
          ["self.rst_n","bank_56.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_56.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68_net.in","bank_56.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank56_read_ctrl_fork.ready_out","bank_56.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank56_read_ctrl_fork.valid_in","bank_56.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68_U4453.out","bank_56.read_idx"],
          ["self.op_hcompute_conv_stencil_8_read_ren","bank_56.read_idx_valid"],
          ["zero_cst.out","bank_56.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_56.update_data"],
          ["zero_cst.out","bank_56.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68_U4453.out","bank_56.update_idx"],
          ["self.op_hcompute_conv_stencil_8_read_ren","bank_56.update_idx_valid"],
          ["self.rst_n","bank_57.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_57.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49_net.in","bank_57.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank57_read_ctrl_fork.ready_out","bank_57.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank57_read_ctrl_fork.valid_in","bank_57.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49_U4579.out","bank_57.read_idx"],
          ["self.op_hcompute_conv_stencil_9_read_ren","bank_57.read_idx_valid"],
          ["zero_cst.out","bank_57.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_57.update_data"],
          ["zero_cst.out","bank_57.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49_U4579.out","bank_57.update_idx"],
          ["self.op_hcompute_conv_stencil_9_read_ren","bank_57.update_idx_valid"],
          ["self.rst_n","bank_58.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_58.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182_net.in","bank_58.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank58_read_ctrl_fork.ready_out","bank_58.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank58_read_ctrl_fork.valid_in","bank_58.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182_U3589.out","bank_58.read_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_58.read_idx_valid"],
          ["zero_cst.out","bank_58.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_58.update_data"],
          ["zero_cst.out","bank_58.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182_U3589.out","bank_58.update_idx"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_58.update_idx_valid"],
          ["self.rst_n","bank_59.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_59.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164_net.in","bank_59.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank59_read_ctrl_fork.ready_out","bank_59.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank59_read_ctrl_fork.valid_in","bank_59.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164_U3733.out","bank_59.read_idx"],
          ["self.op_hcompute_conv_stencil_11_read_ren","bank_59.read_idx_valid"],
          ["zero_cst.out","bank_59.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_59.update_data"],
          ["zero_cst.out","bank_59.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164_U3733.out","bank_59.update_idx"],
          ["self.op_hcompute_conv_stencil_11_read_ren","bank_59.update_idx_valid"],
          ["self.rst_n","bank_6.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_6.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104_net.in","bank_6.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank6_read_ctrl_fork.ready_out","bank_6.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank6_read_ctrl_fork.valid_in","bank_6.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104_U4057.out","bank_6.read_idx"],
          ["self.op_hcompute_conv_stencil_14_read_ren","bank_6.read_idx_valid"],
          ["zero_cst.out","bank_6.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_6.update_data"],
          ["zero_cst.out","bank_6.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104_U4057.out","bank_6.update_idx"],
          ["self.op_hcompute_conv_stencil_14_read_ren","bank_6.update_idx_valid"],
          ["self.rst_n","bank_60.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_60.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146_net.in","bank_60.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank60_read_ctrl_fork.ready_out","bank_60.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank60_read_ctrl_fork.valid_in","bank_60.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146_U3877.out","bank_60.read_idx"],
          ["self.op_hcompute_conv_stencil_12_read_ren","bank_60.read_idx_valid"],
          ["zero_cst.out","bank_60.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_60.update_data"],
          ["zero_cst.out","bank_60.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146_U3877.out","bank_60.update_idx"],
          ["self.op_hcompute_conv_stencil_12_read_ren","bank_60.update_idx_valid"],
          ["self.rst_n","bank_61.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_61.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128_net.in","bank_61.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank61_read_ctrl_fork.ready_out","bank_61.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank61_read_ctrl_fork.valid_in","bank_61.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128_U4021.out","bank_61.read_idx"],
          ["self.op_hcompute_conv_stencil_13_read_ren","bank_61.read_idx_valid"],
          ["zero_cst.out","bank_61.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_61.update_data"],
          ["zero_cst.out","bank_61.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128_U4021.out","bank_61.update_idx"],
          ["self.op_hcompute_conv_stencil_13_read_ren","bank_61.update_idx_valid"],
          ["self.rst_n","bank_62.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_62.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110_net.in","bank_62.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank62_read_ctrl_fork.ready_out","bank_62.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank62_read_ctrl_fork.valid_in","bank_62.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110_U4165.out","bank_62.read_idx"],
          ["self.op_hcompute_conv_stencil_14_read_ren","bank_62.read_idx_valid"],
          ["zero_cst.out","bank_62.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_62.update_data"],
          ["zero_cst.out","bank_62.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110_U4165.out","bank_62.update_idx"],
          ["self.op_hcompute_conv_stencil_14_read_ren","bank_62.update_idx_valid"],
          ["self.rst_n","bank_63.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_63.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92_net.in","bank_63.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank63_read_ctrl_fork.ready_out","bank_63.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank63_read_ctrl_fork.valid_in","bank_63.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92_U4309.out","bank_63.read_idx"],
          ["self.op_hcompute_conv_stencil_15_read_ren","bank_63.read_idx_valid"],
          ["zero_cst.out","bank_63.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_63.update_data"],
          ["zero_cst.out","bank_63.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92_U4309.out","bank_63.update_idx"],
          ["self.op_hcompute_conv_stencil_15_read_ren","bank_63.update_idx_valid"],
          ["self.rst_n","bank_7.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_7.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86_net.in","bank_7.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank7_read_ctrl_fork.ready_out","bank_7.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank7_read_ctrl_fork.valid_in","bank_7.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86_U4201.out","bank_7.read_idx"],
          ["self.op_hcompute_conv_stencil_15_read_ren","bank_7.read_idx_valid"],
          ["zero_cst.out","bank_7.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_7.update_data"],
          ["zero_cst.out","bank_7.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86_U4201.out","bank_7.update_idx"],
          ["self.op_hcompute_conv_stencil_15_read_ren","bank_7.update_idx_valid"],
          ["self.rst_n","bank_8.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_8.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63_net.in","bank_8.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank8_read_ctrl_fork.ready_out","bank_8.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank8_read_ctrl_fork.valid_in","bank_8.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63_U4363.out","bank_8.read_idx"],
          ["self.op_hcompute_conv_stencil_8_read_ren","bank_8.read_idx_valid"],
          ["zero_cst.out","bank_8.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_8.update_data"],
          ["zero_cst.out","bank_8.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63_U4363.out","bank_8.update_idx"],
          ["self.op_hcompute_conv_stencil_8_read_ren","bank_8.update_idx_valid"],
          ["self.rst_n","bank_9.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_9.push_data"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44_net.in","bank_9.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank9_read_ctrl_fork.ready_out","bank_9.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank9_read_ctrl_fork.valid_in","bank_9.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44_U4489.out","bank_9.read_idx"],
          ["self.op_hcompute_conv_stencil_9_read_ren","bank_9.read_idx_valid"],
          ["zero_cst.out","bank_9.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_9.update_data"],
          ["zero_cst.out","bank_9.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44_U4489.out","bank_9.update_idx"],
          ["self.op_hcompute_conv_stencil_9_read_ren","bank_9.update_idx_valid"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_ID_controller.d","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.d"],
          ["eq_const_U4672.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4675.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4678.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4681.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4684.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4687.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4690.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4693.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4696.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4699.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4702.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4705.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4708.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4711.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4714.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4717.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4720.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4723.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4726.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4729.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4732.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4735.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4738.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4741.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4744.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4747.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4750.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4753.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4756.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4759.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4762.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4765.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4768.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4771.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4774.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4777.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4780.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4783.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4786.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4789.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4792.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4795.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4798.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4801.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4804.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4807.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4810.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4813.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4816.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4819.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4822.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4825.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4828.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4831.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4834.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4837.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4840.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4843.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4846.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4849.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4852.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4855.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4858.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["eq_const_U4861.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U3463.out"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62_ready_net.out","hw_kernel_global_wrapper_stencil_Bank0_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank0_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62_valid_net.in","hw_kernel_global_wrapper_stencil_Bank0_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177_ready_net.out","hw_kernel_global_wrapper_stencil_Bank10_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank10_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177_valid_net.in","hw_kernel_global_wrapper_stencil_Bank10_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159_ready_net.out","hw_kernel_global_wrapper_stencil_Bank11_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank11_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159_valid_net.in","hw_kernel_global_wrapper_stencil_Bank11_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141_ready_net.out","hw_kernel_global_wrapper_stencil_Bank12_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank12_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141_valid_net.in","hw_kernel_global_wrapper_stencil_Bank12_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123_ready_net.out","hw_kernel_global_wrapper_stencil_Bank13_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank13_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123_valid_net.in","hw_kernel_global_wrapper_stencil_Bank13_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105_ready_net.out","hw_kernel_global_wrapper_stencil_Bank14_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank14_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105_valid_net.in","hw_kernel_global_wrapper_stencil_Bank14_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87_ready_net.out","hw_kernel_global_wrapper_stencil_Bank15_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank15_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87_valid_net.in","hw_kernel_global_wrapper_stencil_Bank15_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64_ready_net.out","hw_kernel_global_wrapper_stencil_Bank16_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank16_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64_valid_net.in","hw_kernel_global_wrapper_stencil_Bank16_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45_ready_net.out","hw_kernel_global_wrapper_stencil_Bank17_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank17_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45_valid_net.in","hw_kernel_global_wrapper_stencil_Bank17_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178_ready_net.out","hw_kernel_global_wrapper_stencil_Bank18_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank18_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178_valid_net.in","hw_kernel_global_wrapper_stencil_Bank18_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160_ready_net.out","hw_kernel_global_wrapper_stencil_Bank19_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank19_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160_valid_net.in","hw_kernel_global_wrapper_stencil_Bank19_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51_ready_net.out","hw_kernel_global_wrapper_stencil_Bank1_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank1_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51_valid_net.in","hw_kernel_global_wrapper_stencil_Bank1_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142_ready_net.out","hw_kernel_global_wrapper_stencil_Bank20_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank20_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142_valid_net.in","hw_kernel_global_wrapper_stencil_Bank20_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124_ready_net.out","hw_kernel_global_wrapper_stencil_Bank21_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank21_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124_valid_net.in","hw_kernel_global_wrapper_stencil_Bank21_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106_ready_net.out","hw_kernel_global_wrapper_stencil_Bank22_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank22_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106_valid_net.in","hw_kernel_global_wrapper_stencil_Bank22_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88_ready_net.out","hw_kernel_global_wrapper_stencil_Bank23_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank23_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88_valid_net.in","hw_kernel_global_wrapper_stencil_Bank23_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65_ready_net.out","hw_kernel_global_wrapper_stencil_Bank24_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank24_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65_valid_net.in","hw_kernel_global_wrapper_stencil_Bank24_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46_ready_net.out","hw_kernel_global_wrapper_stencil_Bank25_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank25_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46_valid_net.in","hw_kernel_global_wrapper_stencil_Bank25_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179_ready_net.out","hw_kernel_global_wrapper_stencil_Bank26_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank26_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179_valid_net.in","hw_kernel_global_wrapper_stencil_Bank26_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161_ready_net.out","hw_kernel_global_wrapper_stencil_Bank27_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank27_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161_valid_net.in","hw_kernel_global_wrapper_stencil_Bank27_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143_ready_net.out","hw_kernel_global_wrapper_stencil_Bank28_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank28_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143_valid_net.in","hw_kernel_global_wrapper_stencil_Bank28_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125_ready_net.out","hw_kernel_global_wrapper_stencil_Bank29_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank29_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125_valid_net.in","hw_kernel_global_wrapper_stencil_Bank29_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176_ready_net.out","hw_kernel_global_wrapper_stencil_Bank2_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank2_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176_valid_net.in","hw_kernel_global_wrapper_stencil_Bank2_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107_ready_net.out","hw_kernel_global_wrapper_stencil_Bank30_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank30_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107_valid_net.in","hw_kernel_global_wrapper_stencil_Bank30_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89_ready_net.out","hw_kernel_global_wrapper_stencil_Bank31_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank31_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89_valid_net.in","hw_kernel_global_wrapper_stencil_Bank31_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66_ready_net.out","hw_kernel_global_wrapper_stencil_Bank32_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank32_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66_valid_net.in","hw_kernel_global_wrapper_stencil_Bank32_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47_ready_net.out","hw_kernel_global_wrapper_stencil_Bank33_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank33_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47_valid_net.in","hw_kernel_global_wrapper_stencil_Bank33_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180_ready_net.out","hw_kernel_global_wrapper_stencil_Bank34_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank34_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180_valid_net.in","hw_kernel_global_wrapper_stencil_Bank34_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162_ready_net.out","hw_kernel_global_wrapper_stencil_Bank35_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank35_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162_valid_net.in","hw_kernel_global_wrapper_stencil_Bank35_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144_ready_net.out","hw_kernel_global_wrapper_stencil_Bank36_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank36_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144_valid_net.in","hw_kernel_global_wrapper_stencil_Bank36_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126_ready_net.out","hw_kernel_global_wrapper_stencil_Bank37_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank37_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126_valid_net.in","hw_kernel_global_wrapper_stencil_Bank37_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108_ready_net.out","hw_kernel_global_wrapper_stencil_Bank38_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank38_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108_valid_net.in","hw_kernel_global_wrapper_stencil_Bank38_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90_ready_net.out","hw_kernel_global_wrapper_stencil_Bank39_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank39_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90_valid_net.in","hw_kernel_global_wrapper_stencil_Bank39_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158_ready_net.out","hw_kernel_global_wrapper_stencil_Bank3_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank3_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158_valid_net.in","hw_kernel_global_wrapper_stencil_Bank3_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67_ready_net.out","hw_kernel_global_wrapper_stencil_Bank40_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank40_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67_valid_net.in","hw_kernel_global_wrapper_stencil_Bank40_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48_ready_net.out","hw_kernel_global_wrapper_stencil_Bank41_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank41_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48_valid_net.in","hw_kernel_global_wrapper_stencil_Bank41_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181_ready_net.out","hw_kernel_global_wrapper_stencil_Bank42_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank42_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181_valid_net.in","hw_kernel_global_wrapper_stencil_Bank42_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163_ready_net.out","hw_kernel_global_wrapper_stencil_Bank43_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank43_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163_valid_net.in","hw_kernel_global_wrapper_stencil_Bank43_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145_ready_net.out","hw_kernel_global_wrapper_stencil_Bank44_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank44_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145_valid_net.in","hw_kernel_global_wrapper_stencil_Bank44_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127_ready_net.out","hw_kernel_global_wrapper_stencil_Bank45_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank45_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127_valid_net.in","hw_kernel_global_wrapper_stencil_Bank45_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109_ready_net.out","hw_kernel_global_wrapper_stencil_Bank46_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank46_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109_valid_net.in","hw_kernel_global_wrapper_stencil_Bank46_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91_ready_net.out","hw_kernel_global_wrapper_stencil_Bank47_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank47_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91_valid_net.in","hw_kernel_global_wrapper_stencil_Bank47_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69_ready_net.out","hw_kernel_global_wrapper_stencil_Bank48_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank48_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69_valid_net.in","hw_kernel_global_wrapper_stencil_Bank48_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50_ready_net.out","hw_kernel_global_wrapper_stencil_Bank49_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank49_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50_valid_net.in","hw_kernel_global_wrapper_stencil_Bank49_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140_ready_net.out","hw_kernel_global_wrapper_stencil_Bank4_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank4_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140_valid_net.in","hw_kernel_global_wrapper_stencil_Bank4_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183_ready_net.out","hw_kernel_global_wrapper_stencil_Bank50_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank50_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183_valid_net.in","hw_kernel_global_wrapper_stencil_Bank50_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165_ready_net.out","hw_kernel_global_wrapper_stencil_Bank51_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank51_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165_valid_net.in","hw_kernel_global_wrapper_stencil_Bank51_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147_ready_net.out","hw_kernel_global_wrapper_stencil_Bank52_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank52_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147_valid_net.in","hw_kernel_global_wrapper_stencil_Bank52_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129_ready_net.out","hw_kernel_global_wrapper_stencil_Bank53_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank53_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129_valid_net.in","hw_kernel_global_wrapper_stencil_Bank53_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111_ready_net.out","hw_kernel_global_wrapper_stencil_Bank54_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank54_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111_valid_net.in","hw_kernel_global_wrapper_stencil_Bank54_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93_ready_net.out","hw_kernel_global_wrapper_stencil_Bank55_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank55_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93_valid_net.in","hw_kernel_global_wrapper_stencil_Bank55_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68_ready_net.out","hw_kernel_global_wrapper_stencil_Bank56_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank56_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68_valid_net.in","hw_kernel_global_wrapper_stencil_Bank56_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49_ready_net.out","hw_kernel_global_wrapper_stencil_Bank57_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank57_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49_valid_net.in","hw_kernel_global_wrapper_stencil_Bank57_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182_ready_net.out","hw_kernel_global_wrapper_stencil_Bank58_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank58_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182_valid_net.in","hw_kernel_global_wrapper_stencil_Bank58_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164_ready_net.out","hw_kernel_global_wrapper_stencil_Bank59_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank59_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164_valid_net.in","hw_kernel_global_wrapper_stencil_Bank59_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122_ready_net.out","hw_kernel_global_wrapper_stencil_Bank5_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank5_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122_valid_net.in","hw_kernel_global_wrapper_stencil_Bank5_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146_ready_net.out","hw_kernel_global_wrapper_stencil_Bank60_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank60_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146_valid_net.in","hw_kernel_global_wrapper_stencil_Bank60_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128_ready_net.out","hw_kernel_global_wrapper_stencil_Bank61_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank61_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128_valid_net.in","hw_kernel_global_wrapper_stencil_Bank61_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110_ready_net.out","hw_kernel_global_wrapper_stencil_Bank62_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank62_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110_valid_net.in","hw_kernel_global_wrapper_stencil_Bank62_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92_ready_net.out","hw_kernel_global_wrapper_stencil_Bank63_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank63_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92_valid_net.in","hw_kernel_global_wrapper_stencil_Bank63_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104_ready_net.out","hw_kernel_global_wrapper_stencil_Bank6_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank6_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104_valid_net.in","hw_kernel_global_wrapper_stencil_Bank6_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86_ready_net.out","hw_kernel_global_wrapper_stencil_Bank7_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank7_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86_valid_net.in","hw_kernel_global_wrapper_stencil_Bank7_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63_ready_net.out","hw_kernel_global_wrapper_stencil_Bank8_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank8_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63_valid_net.in","hw_kernel_global_wrapper_stencil_Bank8_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44_ready_net.out","hw_kernel_global_wrapper_stencil_Bank9_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank9_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44_valid_net.in","hw_kernel_global_wrapper_stencil_Bank9_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44"],
          ["self.op_hcompute_conv_stencil_10_read.0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176_net.out"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.ready_in_0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176_ready_net.in"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.valid_in_0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176_valid_net.out"],
          ["self.op_hcompute_conv_stencil_10_read.1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177_net.out"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.ready_in_1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177_ready_net.in"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.valid_in_1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177_valid_net.out"],
          ["self.op_hcompute_conv_stencil_10_read.2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178_net.out"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.ready_in_2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178_ready_net.in"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.valid_in_2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178_valid_net.out"],
          ["self.op_hcompute_conv_stencil_10_read.3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179_net.out"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.ready_in_3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179_ready_net.in"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.valid_in_3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179_valid_net.out"],
          ["self.op_hcompute_conv_stencil_10_read.4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180_net.out"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.ready_in_4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180_ready_net.in"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.valid_in_4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180_valid_net.out"],
          ["self.op_hcompute_conv_stencil_10_read.5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181_net.out"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.ready_in_5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181_ready_net.in"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.valid_in_5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181_valid_net.out"],
          ["self.op_hcompute_conv_stencil_10_read.6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182_net.out"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.ready_in_6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182_ready_net.in"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.valid_in_6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182_valid_net.out"],
          ["self.op_hcompute_conv_stencil_10_read.7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183_net.out"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.ready_in_7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183_ready_net.in"],
          ["op_hcompute_conv_stencil_10_read_flow_ctrl.valid_in_7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183_valid_net.out"],
          ["self.op_hcompute_conv_stencil_11_read.0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158_net.out"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.ready_in_0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158_ready_net.in"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.valid_in_0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158_valid_net.out"],
          ["self.op_hcompute_conv_stencil_11_read.1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159_net.out"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.ready_in_1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159_ready_net.in"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.valid_in_1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159_valid_net.out"],
          ["self.op_hcompute_conv_stencil_11_read.2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160_net.out"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.ready_in_2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160_ready_net.in"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.valid_in_2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160_valid_net.out"],
          ["self.op_hcompute_conv_stencil_11_read.3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161_net.out"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.ready_in_3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161_ready_net.in"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.valid_in_3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161_valid_net.out"],
          ["self.op_hcompute_conv_stencil_11_read.4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162_net.out"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.ready_in_4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162_ready_net.in"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.valid_in_4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162_valid_net.out"],
          ["self.op_hcompute_conv_stencil_11_read.5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163_net.out"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.ready_in_5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163_ready_net.in"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.valid_in_5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163_valid_net.out"],
          ["self.op_hcompute_conv_stencil_11_read.6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164_net.out"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.ready_in_6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164_ready_net.in"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.valid_in_6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164_valid_net.out"],
          ["self.op_hcompute_conv_stencil_11_read.7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165_net.out"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.ready_in_7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165_ready_net.in"],
          ["op_hcompute_conv_stencil_11_read_flow_ctrl.valid_in_7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165_valid_net.out"],
          ["self.op_hcompute_conv_stencil_12_read.0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140_net.out"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.ready_in_0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140_ready_net.in"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.valid_in_0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140_valid_net.out"],
          ["self.op_hcompute_conv_stencil_12_read.1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141_net.out"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.ready_in_1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141_ready_net.in"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.valid_in_1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141_valid_net.out"],
          ["self.op_hcompute_conv_stencil_12_read.2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142_net.out"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.ready_in_2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142_ready_net.in"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.valid_in_2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142_valid_net.out"],
          ["self.op_hcompute_conv_stencil_12_read.3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143_net.out"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.ready_in_3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143_ready_net.in"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.valid_in_3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143_valid_net.out"],
          ["self.op_hcompute_conv_stencil_12_read.4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144_net.out"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.ready_in_4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144_ready_net.in"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.valid_in_4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144_valid_net.out"],
          ["self.op_hcompute_conv_stencil_12_read.5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145_net.out"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.ready_in_5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145_ready_net.in"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.valid_in_5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145_valid_net.out"],
          ["self.op_hcompute_conv_stencil_12_read.6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146_net.out"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.ready_in_6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146_ready_net.in"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.valid_in_6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146_valid_net.out"],
          ["self.op_hcompute_conv_stencil_12_read.7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147_net.out"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.ready_in_7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147_ready_net.in"],
          ["op_hcompute_conv_stencil_12_read_flow_ctrl.valid_in_7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147_valid_net.out"],
          ["self.op_hcompute_conv_stencil_13_read.0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122_net.out"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.ready_in_0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122_ready_net.in"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.valid_in_0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122_valid_net.out"],
          ["self.op_hcompute_conv_stencil_13_read.1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123_net.out"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.ready_in_1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123_ready_net.in"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.valid_in_1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123_valid_net.out"],
          ["self.op_hcompute_conv_stencil_13_read.2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124_net.out"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.ready_in_2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124_ready_net.in"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.valid_in_2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124_valid_net.out"],
          ["self.op_hcompute_conv_stencil_13_read.3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125_net.out"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.ready_in_3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125_ready_net.in"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.valid_in_3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125_valid_net.out"],
          ["self.op_hcompute_conv_stencil_13_read.4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126_net.out"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.ready_in_4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126_ready_net.in"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.valid_in_4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126_valid_net.out"],
          ["self.op_hcompute_conv_stencil_13_read.5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127_net.out"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.ready_in_5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127_ready_net.in"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.valid_in_5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127_valid_net.out"],
          ["self.op_hcompute_conv_stencil_13_read.6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128_net.out"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.ready_in_6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128_ready_net.in"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.valid_in_6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128_valid_net.out"],
          ["self.op_hcompute_conv_stencil_13_read.7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129_net.out"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.ready_in_7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129_ready_net.in"],
          ["op_hcompute_conv_stencil_13_read_flow_ctrl.valid_in_7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129_valid_net.out"],
          ["self.op_hcompute_conv_stencil_14_read.0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104_net.out"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.ready_in_0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104_ready_net.in"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.valid_in_0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104_valid_net.out"],
          ["self.op_hcompute_conv_stencil_14_read.1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105_net.out"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.ready_in_1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105_ready_net.in"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.valid_in_1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105_valid_net.out"],
          ["self.op_hcompute_conv_stencil_14_read.2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106_net.out"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.ready_in_2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106_ready_net.in"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.valid_in_2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106_valid_net.out"],
          ["self.op_hcompute_conv_stencil_14_read.3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107_net.out"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.ready_in_3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107_ready_net.in"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.valid_in_3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107_valid_net.out"],
          ["self.op_hcompute_conv_stencil_14_read.4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108_net.out"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.ready_in_4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108_ready_net.in"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.valid_in_4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108_valid_net.out"],
          ["self.op_hcompute_conv_stencil_14_read.5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109_net.out"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.ready_in_5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109_ready_net.in"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.valid_in_5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109_valid_net.out"],
          ["self.op_hcompute_conv_stencil_14_read.6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110_net.out"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.ready_in_6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110_ready_net.in"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.valid_in_6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110_valid_net.out"],
          ["self.op_hcompute_conv_stencil_14_read.7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111_net.out"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.ready_in_7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111_ready_net.in"],
          ["op_hcompute_conv_stencil_14_read_flow_ctrl.valid_in_7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111_valid_net.out"],
          ["self.op_hcompute_conv_stencil_15_read.0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86_net.out"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.ready_in_0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86_ready_net.in"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.valid_in_0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86_valid_net.out"],
          ["self.op_hcompute_conv_stencil_15_read.1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87_net.out"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.ready_in_1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87_ready_net.in"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.valid_in_1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87_valid_net.out"],
          ["self.op_hcompute_conv_stencil_15_read.2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88_net.out"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.ready_in_2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88_ready_net.in"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.valid_in_2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88_valid_net.out"],
          ["self.op_hcompute_conv_stencil_15_read.3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89_net.out"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.ready_in_3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89_ready_net.in"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.valid_in_3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89_valid_net.out"],
          ["self.op_hcompute_conv_stencil_15_read.4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90_net.out"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.ready_in_4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90_ready_net.in"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.valid_in_4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90_valid_net.out"],
          ["self.op_hcompute_conv_stencil_15_read.5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91_net.out"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.ready_in_5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91_ready_net.in"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.valid_in_5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91_valid_net.out"],
          ["self.op_hcompute_conv_stencil_15_read.6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92_net.out"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.ready_in_6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92_ready_net.in"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.valid_in_6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92_valid_net.out"],
          ["self.op_hcompute_conv_stencil_15_read.7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93_net.out"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.ready_in_7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93_ready_net.in"],
          ["op_hcompute_conv_stencil_15_read_flow_ctrl.valid_in_7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93_valid_net.out"],
          ["self.op_hcompute_conv_stencil_8_read.0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62_net.out"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.ready_in_0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62_ready_net.in"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.valid_in_0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62_valid_net.out"],
          ["self.op_hcompute_conv_stencil_8_read.1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63_net.out"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.ready_in_1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63_ready_net.in"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.valid_in_1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63_valid_net.out"],
          ["self.op_hcompute_conv_stencil_8_read.2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64_net.out"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.ready_in_2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64_ready_net.in"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.valid_in_2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64_valid_net.out"],
          ["self.op_hcompute_conv_stencil_8_read.3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65_net.out"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.ready_in_3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65_ready_net.in"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.valid_in_3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65_valid_net.out"],
          ["self.op_hcompute_conv_stencil_8_read.4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66_net.out"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.ready_in_4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66_ready_net.in"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.valid_in_4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66_valid_net.out"],
          ["self.op_hcompute_conv_stencil_8_read.5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67_net.out"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.ready_in_5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67_ready_net.in"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.valid_in_5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67_valid_net.out"],
          ["self.op_hcompute_conv_stencil_8_read.6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68_net.out"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.ready_in_6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68_ready_net.in"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.valid_in_6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68_valid_net.out"],
          ["self.op_hcompute_conv_stencil_8_read.7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69_net.out"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.ready_in_7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69_ready_net.in"],
          ["op_hcompute_conv_stencil_8_read_flow_ctrl.valid_in_7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69_valid_net.out"],
          ["self.op_hcompute_conv_stencil_9_read.0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44_net.out"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.ready_in_0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44_ready_net.in"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.valid_in_0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44_valid_net.out"],
          ["self.op_hcompute_conv_stencil_9_read.1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45_net.out"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.ready_in_1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45_ready_net.in"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.valid_in_1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45_valid_net.out"],
          ["self.op_hcompute_conv_stencil_9_read.2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46_net.out"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.ready_in_2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46_ready_net.in"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.valid_in_2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46_valid_net.out"],
          ["self.op_hcompute_conv_stencil_9_read.3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47_net.out"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.ready_in_3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47_ready_net.in"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.valid_in_3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47_valid_net.out"],
          ["self.op_hcompute_conv_stencil_9_read.4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48_net.out"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.ready_in_4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48_ready_net.in"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.valid_in_4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48_valid_net.out"],
          ["self.op_hcompute_conv_stencil_9_read.5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49_net.out"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.ready_in_5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49_ready_net.in"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.valid_in_5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49_valid_net.out"],
          ["self.op_hcompute_conv_stencil_9_read.6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50_net.out"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.ready_in_6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50_ready_net.in"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.valid_in_6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50_valid_net.out"],
          ["self.op_hcompute_conv_stencil_9_read.7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51_net.out"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.ready_in_7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51_ready_net.in"],
          ["op_hcompute_conv_stencil_9_read_flow_ctrl.valid_in_7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51_valid_net.out"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176_U3481.d"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177_U3499.d"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178_U3517.d"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179_U3535.d"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180_U3553.d"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181_U3571.d"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182_U3589.d"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183_U3607.d"],
          ["self.op_hcompute_conv_stencil_11_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158_U3625.d"],
          ["self.op_hcompute_conv_stencil_11_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159_U3643.d"],
          ["self.op_hcompute_conv_stencil_11_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160_U3661.d"],
          ["self.op_hcompute_conv_stencil_11_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161_U3679.d"],
          ["self.op_hcompute_conv_stencil_11_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162_U3697.d"],
          ["self.op_hcompute_conv_stencil_11_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163_U3715.d"],
          ["self.op_hcompute_conv_stencil_11_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164_U3733.d"],
          ["self.op_hcompute_conv_stencil_11_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165_U3751.d"],
          ["self.op_hcompute_conv_stencil_12_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140_U3769.d"],
          ["self.op_hcompute_conv_stencil_12_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141_U3787.d"],
          ["self.op_hcompute_conv_stencil_12_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142_U3805.d"],
          ["self.op_hcompute_conv_stencil_12_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143_U3823.d"],
          ["self.op_hcompute_conv_stencil_12_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144_U3841.d"],
          ["self.op_hcompute_conv_stencil_12_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145_U3859.d"],
          ["self.op_hcompute_conv_stencil_12_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146_U3877.d"],
          ["self.op_hcompute_conv_stencil_12_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147_U3895.d"],
          ["self.op_hcompute_conv_stencil_13_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122_U3913.d"],
          ["self.op_hcompute_conv_stencil_13_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123_U3931.d"],
          ["self.op_hcompute_conv_stencil_13_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124_U3949.d"],
          ["self.op_hcompute_conv_stencil_13_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125_U3967.d"],
          ["self.op_hcompute_conv_stencil_13_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126_U3985.d"],
          ["self.op_hcompute_conv_stencil_13_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127_U4003.d"],
          ["self.op_hcompute_conv_stencil_13_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128_U4021.d"],
          ["self.op_hcompute_conv_stencil_13_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129_U4039.d"],
          ["self.op_hcompute_conv_stencil_14_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104_U4057.d"],
          ["self.op_hcompute_conv_stencil_14_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105_U4075.d"],
          ["self.op_hcompute_conv_stencil_14_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106_U4093.d"],
          ["self.op_hcompute_conv_stencil_14_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107_U4111.d"],
          ["self.op_hcompute_conv_stencil_14_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108_U4129.d"],
          ["self.op_hcompute_conv_stencil_14_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109_U4147.d"],
          ["self.op_hcompute_conv_stencil_14_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110_U4165.d"],
          ["self.op_hcompute_conv_stencil_14_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111_U4183.d"],
          ["self.op_hcompute_conv_stencil_15_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86_U4201.d"],
          ["self.op_hcompute_conv_stencil_15_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87_U4219.d"],
          ["self.op_hcompute_conv_stencil_15_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88_U4237.d"],
          ["self.op_hcompute_conv_stencil_15_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89_U4255.d"],
          ["self.op_hcompute_conv_stencil_15_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90_U4273.d"],
          ["self.op_hcompute_conv_stencil_15_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91_U4291.d"],
          ["self.op_hcompute_conv_stencil_15_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92_U4309.d"],
          ["self.op_hcompute_conv_stencil_15_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93_U4327.d"],
          ["self.op_hcompute_conv_stencil_8_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62_U4345.d"],
          ["self.op_hcompute_conv_stencil_8_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63_U4363.d"],
          ["self.op_hcompute_conv_stencil_8_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64_U4381.d"],
          ["self.op_hcompute_conv_stencil_8_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65_U4399.d"],
          ["self.op_hcompute_conv_stencil_8_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66_U4417.d"],
          ["self.op_hcompute_conv_stencil_8_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67_U4435.d"],
          ["self.op_hcompute_conv_stencil_8_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68_U4453.d"],
          ["self.op_hcompute_conv_stencil_8_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69_U4471.d"],
          ["self.op_hcompute_conv_stencil_9_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44_U4489.d"],
          ["self.op_hcompute_conv_stencil_9_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45_U4507.d"],
          ["self.op_hcompute_conv_stencil_9_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46_U4525.d"],
          ["self.op_hcompute_conv_stencil_9_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47_U4543.d"],
          ["self.op_hcompute_conv_stencil_9_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48_U4561.d"],
          ["self.op_hcompute_conv_stencil_9_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49_U4579.d"],
          ["self.op_hcompute_conv_stencil_9_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50_U4597.d"],
          ["self.op_hcompute_conv_stencil_9_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51_U4615.d"],
          ["self.op_hcompute_conv_stencil_10_read_data_ready","op_hcompute_conv_stencil_10_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv_stencil_10_read_data_valid","op_hcompute_conv_stencil_10_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_conv_stencil_11_read_data_ready","op_hcompute_conv_stencil_11_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv_stencil_11_read_data_valid","op_hcompute_conv_stencil_11_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_conv_stencil_12_read_data_ready","op_hcompute_conv_stencil_12_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv_stencil_12_read_data_valid","op_hcompute_conv_stencil_12_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_conv_stencil_13_read_data_ready","op_hcompute_conv_stencil_13_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv_stencil_13_read_data_valid","op_hcompute_conv_stencil_13_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_conv_stencil_14_read_data_ready","op_hcompute_conv_stencil_14_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv_stencil_14_read_data_valid","op_hcompute_conv_stencil_14_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_conv_stencil_15_read_data_ready","op_hcompute_conv_stencil_15_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv_stencil_15_read_data_valid","op_hcompute_conv_stencil_15_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_conv_stencil_8_read_data_ready","op_hcompute_conv_stencil_8_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv_stencil_8_read_data_valid","op_hcompute_conv_stencil_8_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_conv_stencil_9_read_data_ready","op_hcompute_conv_stencil_9_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv_stencil_9_read_data_valid","op_hcompute_conv_stencil_9_read_flow_ctrl.valid_out_0"]
        ]
      },
      "iterdom_controller__U3433":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["enable","BitIn"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U3434":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3435":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U3436":{
            "modref":"corebit.and"
          },
          "d_0_am__U3437":{
            "modref":"corebit.and"
          },
          "d_0_am__U3438":{
            "modref":"corebit.and"
          },
          "d_0_am__U3439":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U3440":{
            "modref":"corebit.and"
          },
          "d_1_am__U3441":{
            "modref":"corebit.and"
          },
          "d_1_am__U3442":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U3443":{
            "modref":"corebit.and"
          },
          "d_2_am__U3444":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U3445":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U3434.out"],
          ["d_1_inc.in1","_U3434.out"],
          ["d_2_inc.in1","_U3434.out"],
          ["d_3_inc.in1","_U3434.out"],
          ["d_4_inc.in1","_U3434.out"],
          ["self.enable","d_0_am__U3436.in0"],
          ["d_1_at_max.out","d_0_am__U3436.in1"],
          ["d_0_am__U3437.in0","d_0_am__U3436.out"],
          ["d_2_at_max.out","d_0_am__U3437.in1"],
          ["d_0_am__U3438.in0","d_0_am__U3437.out"],
          ["d_3_at_max.out","d_0_am__U3438.in1"],
          ["d_0_am__U3439.in0","d_0_am__U3438.out"],
          ["d_4_at_max.out","d_0_am__U3439.in1"],
          ["d_0_next_value.sel","d_0_am__U3439.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["true.out","d_0_reg.en"],
          ["self.d.0","d_0_reg.out"],
          ["self.enable","d_1_am__U3440.in0"],
          ["d_2_at_max.out","d_1_am__U3440.in1"],
          ["d_1_am__U3441.in0","d_1_am__U3440.out"],
          ["d_3_at_max.out","d_1_am__U3441.in1"],
          ["d_1_am__U3442.in0","d_1_am__U3441.out"],
          ["d_4_at_max.out","d_1_am__U3442.in1"],
          ["d_1_next_value.sel","d_1_am__U3442.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_reg.en"],
          ["self.d.1","d_1_reg.out"],
          ["self.enable","d_2_am__U3443.in0"],
          ["d_3_at_max.out","d_2_am__U3443.in1"],
          ["d_2_am__U3444.in0","d_2_am__U3443.out"],
          ["d_4_at_max.out","d_2_am__U3444.in1"],
          ["d_2_next_value.sel","d_2_am__U3444.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_reg.en"],
          ["self.d.2","d_2_reg.out"],
          ["self.enable","d_3_am__U3445.in0"],
          ["d_4_at_max.out","d_3_am__U3445.in1"],
          ["d_3_next_value.sel","d_3_am__U3445.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_reg.en"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.enable","d_4_next_value.sel"],
          ["true.out","d_4_reg.en"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "op_hcompute_conv_stencil_10_exe_start_control_vars_pt__U708":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_10_exe_start_pt__U707":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_10_read_ready_pt__U704":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_10_read_start_control_vars_pt__U706":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_10_read_start_pt__U705":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_10_write_start_control_vars_pt__U710":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_10_write_start_pt__U709":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_11_exe_start_control_vars_pt__U747":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_11_exe_start_pt__U746":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_11_read_ready_pt__U743":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_11_read_start_control_vars_pt__U745":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_11_read_start_pt__U744":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_11_write_start_control_vars_pt__U749":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_11_write_start_pt__U748":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_12_exe_start_control_vars_pt__U786":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_12_exe_start_pt__U785":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_12_read_ready_pt__U782":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_12_read_start_control_vars_pt__U784":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_12_read_start_pt__U783":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_12_write_start_control_vars_pt__U788":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_12_write_start_pt__U787":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_13_exe_start_control_vars_pt__U825":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_13_exe_start_pt__U824":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_13_read_ready_pt__U821":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_13_read_start_control_vars_pt__U823":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_13_read_start_pt__U822":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_13_write_start_control_vars_pt__U827":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_13_write_start_pt__U826":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_14_exe_start_control_vars_pt__U864":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_14_exe_start_pt__U863":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_14_read_ready_pt__U860":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_14_read_start_control_vars_pt__U862":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_14_read_start_pt__U861":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_14_write_start_control_vars_pt__U866":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_14_write_start_pt__U865":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_15_exe_start_control_vars_pt__U903":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_15_exe_start_pt__U902":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_15_read_ready_pt__U899":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_15_read_start_control_vars_pt__U901":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_15_read_start_pt__U900":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_15_write_start_control_vars_pt__U905":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_15_write_start_pt__U904":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_exe_start_control_vars_pt__U435":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_exe_start_pt__U434":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_read_ready_pt__U431":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_read_start_control_vars_pt__U433":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_read_start_pt__U432":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_write_start_control_vars_pt__U437":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_write_start_pt__U436":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_2_exe_start_control_vars_pt__U461":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_2_exe_start_pt__U460":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_2_read_ready_pt__U457":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_2_read_start_control_vars_pt__U459":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_2_read_start_pt__U458":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_2_write_start_control_vars_pt__U463":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_2_write_start_pt__U462":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_3_exe_start_control_vars_pt__U487":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_3_exe_start_pt__U486":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_3_read_ready_pt__U483":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_3_read_start_control_vars_pt__U485":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_3_read_start_pt__U484":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_3_write_start_control_vars_pt__U489":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_3_write_start_pt__U488":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_4_exe_start_control_vars_pt__U513":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_4_exe_start_pt__U512":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_4_read_ready_pt__U509":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_4_read_start_control_vars_pt__U511":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_4_read_start_pt__U510":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_4_write_start_control_vars_pt__U515":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_4_write_start_pt__U514":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_5_exe_start_control_vars_pt__U539":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_5_exe_start_pt__U538":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_5_read_ready_pt__U535":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_5_read_start_control_vars_pt__U537":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_5_read_start_pt__U536":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_5_write_start_control_vars_pt__U541":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_5_write_start_pt__U540":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_6_exe_start_control_vars_pt__U565":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_6_exe_start_pt__U564":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_6_read_ready_pt__U561":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_6_read_start_control_vars_pt__U563":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_6_read_start_pt__U562":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_6_write_start_control_vars_pt__U567":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_6_write_start_pt__U566":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_7_exe_start_control_vars_pt__U591":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_7_exe_start_pt__U590":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_7_read_ready_pt__U587":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_7_read_start_control_vars_pt__U589":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_7_read_start_pt__U588":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_7_write_start_control_vars_pt__U593":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_7_write_start_pt__U592":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_8_exe_start_control_vars_pt__U630":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_8_exe_start_pt__U629":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_8_read_ready_pt__U626":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_8_read_start_control_vars_pt__U628":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_8_read_start_pt__U627":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_8_write_start_control_vars_pt__U632":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_8_write_start_pt__U631":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_9_exe_start_control_vars_pt__U669":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_9_exe_start_pt__U668":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_9_read_ready_pt__U665":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_9_read_start_control_vars_pt__U667":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_9_read_start_pt__U666":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_9_write_start_control_vars_pt__U671":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_9_write_start_pt__U670":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_exe_start_control_vars_pt__U409":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_exe_start_pt__U408":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_read_ready_pt__U405":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_read_start_control_vars_pt__U407":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_read_start_pt__U406":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_write_start_control_vars_pt__U411":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_write_start_pt__U410":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_1_exe_start_control_vars_pt__U188":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_1_exe_start_pt__U187":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_1_read_ready_pt__U184":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_1_read_start_control_vars_pt__U186":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_1_read_start_pt__U185":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_1_write_start_control_vars_pt__U190":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_1_write_start_pt__U189":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_2_exe_start_control_vars_pt__U214":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_2_exe_start_pt__U213":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_2_read_ready_pt__U210":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_2_read_start_control_vars_pt__U212":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_2_read_start_pt__U211":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_2_write_start_control_vars_pt__U216":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_2_write_start_pt__U215":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_3_exe_start_control_vars_pt__U240":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_3_exe_start_pt__U239":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_3_read_ready_pt__U236":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_3_read_start_control_vars_pt__U238":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_3_read_start_pt__U237":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_3_write_start_control_vars_pt__U242":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_3_write_start_pt__U241":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_4_exe_start_control_vars_pt__U266":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_4_exe_start_pt__U265":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_4_read_ready_pt__U262":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_4_read_start_control_vars_pt__U264":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_4_read_start_pt__U263":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_4_write_start_control_vars_pt__U268":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_4_write_start_pt__U267":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_5_exe_start_control_vars_pt__U292":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_5_exe_start_pt__U291":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_5_read_ready_pt__U288":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_5_read_start_control_vars_pt__U290":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_5_read_start_pt__U289":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_5_write_start_control_vars_pt__U294":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_5_write_start_pt__U293":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_6_exe_start_control_vars_pt__U318":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_6_exe_start_pt__U317":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_6_read_ready_pt__U314":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_6_read_start_control_vars_pt__U316":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_6_read_start_pt__U315":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_6_write_start_control_vars_pt__U320":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_6_write_start_pt__U319":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_7_exe_start_control_vars_pt__U344":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_7_exe_start_pt__U343":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_7_read_ready_pt__U340":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_7_read_start_control_vars_pt__U342":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_7_read_start_pt__U341":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_7_write_start_control_vars_pt__U346":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_7_write_start_pt__U345":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_pt__U162":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U161":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_ready_pt__U158":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_pt__U160":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U159":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_pt__U164":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U163":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_pt__U383":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_pt__U382":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_read_ready_pt__U379":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_pt__U381":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_read_start_pt__U380":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_pt__U385":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_write_start_pt__U384":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_exe_start_control_vars_pt__U955":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_exe_start_pt__U954":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_read_ready_pt__U951":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_read_start_control_vars_pt__U953":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_read_start_pt__U952":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_write_start_control_vars_pt__U957":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_write_start_pt__U956":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_exe_start_control_vars_pt__U981":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_exe_start_pt__U980":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_read_ready_pt__U977":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_read_start_control_vars_pt__U979":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_read_start_pt__U978":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_write_start_control_vars_pt__U983":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_write_start_pt__U982":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_3_exe_start_control_vars_pt__U1007":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_3_exe_start_pt__U1006":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_3_read_ready_pt__U1003":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_3_read_start_control_vars_pt__U1005":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_3_read_start_pt__U1004":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_3_write_start_control_vars_pt__U1009":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_3_write_start_pt__U1008":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_4_exe_start_control_vars_pt__U1033":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_4_exe_start_pt__U1032":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_4_read_ready_pt__U1029":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_4_read_start_control_vars_pt__U1031":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_4_read_start_pt__U1030":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_4_write_start_control_vars_pt__U1035":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_4_write_start_pt__U1034":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_5_exe_start_control_vars_pt__U1059":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_5_exe_start_pt__U1058":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_5_read_ready_pt__U1055":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_5_read_start_control_vars_pt__U1057":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_5_read_start_pt__U1056":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_5_write_start_control_vars_pt__U1061":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_5_write_start_pt__U1060":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_6_exe_start_control_vars_pt__U1085":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_6_exe_start_pt__U1084":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_6_read_ready_pt__U1081":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_6_read_start_control_vars_pt__U1083":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_6_read_start_pt__U1082":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_6_write_start_control_vars_pt__U1087":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_6_write_start_pt__U1086":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_7_exe_start_control_vars_pt__U1111":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_7_exe_start_pt__U1110":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_7_read_ready_pt__U1107":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_7_read_start_control_vars_pt__U1109":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_7_read_start_pt__U1108":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_7_write_start_control_vars_pt__U1113":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_7_write_start_pt__U1112":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U929":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U928":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_ready_pt__U925":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_control_vars_pt__U927":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U926":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_control_vars_pt__U931":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U930":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "ready_and_mod_op_hcompute_conv_stencil":{
        "type":["Record",[
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U4928":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.ready_out","and_all__U4928.out"]
        ]
      },
      "ready_and_mod_op_hcompute_conv_stencil_1":{
        "type":["Record",[
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U4929":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.ready_out","and_all__U4929.out"]
        ]
      },
      "ready_and_mod_op_hcompute_conv_stencil_10":{
        "type":["Record",[
          ["ready_in_conv_stencil","BitIn"],
          ["ready_in_hw_input_global_wrapper_stencil","BitIn"],
          ["ready_in_hw_kernel_global_wrapper_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U4940":{
            "modref":"corebit.and"
          },
          "and_all__U4941":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.ready_in_conv_stencil","and_all__U4940.in0"],
          ["self.ready_in_hw_input_global_wrapper_stencil","and_all__U4940.in1"],
          ["and_all__U4941.in0","and_all__U4940.out"],
          ["self.ready_in_hw_kernel_global_wrapper_stencil","and_all__U4941.in1"],
          ["self.ready_out","and_all__U4941.out"]
        ]
      },
      "ready_and_mod_op_hcompute_conv_stencil_11":{
        "type":["Record",[
          ["ready_in_conv_stencil","BitIn"],
          ["ready_in_hw_input_global_wrapper_stencil","BitIn"],
          ["ready_in_hw_kernel_global_wrapper_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U4942":{
            "modref":"corebit.and"
          },
          "and_all__U4943":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.ready_in_conv_stencil","and_all__U4942.in0"],
          ["self.ready_in_hw_input_global_wrapper_stencil","and_all__U4942.in1"],
          ["and_all__U4943.in0","and_all__U4942.out"],
          ["self.ready_in_hw_kernel_global_wrapper_stencil","and_all__U4943.in1"],
          ["self.ready_out","and_all__U4943.out"]
        ]
      },
      "ready_and_mod_op_hcompute_conv_stencil_12":{
        "type":["Record",[
          ["ready_in_conv_stencil","BitIn"],
          ["ready_in_hw_input_global_wrapper_stencil","BitIn"],
          ["ready_in_hw_kernel_global_wrapper_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U4944":{
            "modref":"corebit.and"
          },
          "and_all__U4945":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.ready_in_conv_stencil","and_all__U4944.in0"],
          ["self.ready_in_hw_input_global_wrapper_stencil","and_all__U4944.in1"],
          ["and_all__U4945.in0","and_all__U4944.out"],
          ["self.ready_in_hw_kernel_global_wrapper_stencil","and_all__U4945.in1"],
          ["self.ready_out","and_all__U4945.out"]
        ]
      },
      "ready_and_mod_op_hcompute_conv_stencil_13":{
        "type":["Record",[
          ["ready_in_conv_stencil","BitIn"],
          ["ready_in_hw_input_global_wrapper_stencil","BitIn"],
          ["ready_in_hw_kernel_global_wrapper_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U4946":{
            "modref":"corebit.and"
          },
          "and_all__U4947":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.ready_in_conv_stencil","and_all__U4946.in0"],
          ["self.ready_in_hw_input_global_wrapper_stencil","and_all__U4946.in1"],
          ["and_all__U4947.in0","and_all__U4946.out"],
          ["self.ready_in_hw_kernel_global_wrapper_stencil","and_all__U4947.in1"],
          ["self.ready_out","and_all__U4947.out"]
        ]
      },
      "ready_and_mod_op_hcompute_conv_stencil_14":{
        "type":["Record",[
          ["ready_in_conv_stencil","BitIn"],
          ["ready_in_hw_input_global_wrapper_stencil","BitIn"],
          ["ready_in_hw_kernel_global_wrapper_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U4948":{
            "modref":"corebit.and"
          },
          "and_all__U4949":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.ready_in_conv_stencil","and_all__U4948.in0"],
          ["self.ready_in_hw_input_global_wrapper_stencil","and_all__U4948.in1"],
          ["and_all__U4949.in0","and_all__U4948.out"],
          ["self.ready_in_hw_kernel_global_wrapper_stencil","and_all__U4949.in1"],
          ["self.ready_out","and_all__U4949.out"]
        ]
      },
      "ready_and_mod_op_hcompute_conv_stencil_15":{
        "type":["Record",[
          ["ready_in_conv_stencil","BitIn"],
          ["ready_in_hw_input_global_wrapper_stencil","BitIn"],
          ["ready_in_hw_kernel_global_wrapper_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U4950":{
            "modref":"corebit.and"
          },
          "and_all__U4951":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.ready_in_conv_stencil","and_all__U4950.in0"],
          ["self.ready_in_hw_input_global_wrapper_stencil","and_all__U4950.in1"],
          ["and_all__U4951.in0","and_all__U4950.out"],
          ["self.ready_in_hw_kernel_global_wrapper_stencil","and_all__U4951.in1"],
          ["self.ready_out","and_all__U4951.out"]
        ]
      },
      "ready_and_mod_op_hcompute_conv_stencil_2":{
        "type":["Record",[
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U4930":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.ready_out","and_all__U4930.out"]
        ]
      },
      "ready_and_mod_op_hcompute_conv_stencil_3":{
        "type":["Record",[
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U4931":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.ready_out","and_all__U4931.out"]
        ]
      },
      "ready_and_mod_op_hcompute_conv_stencil_4":{
        "type":["Record",[
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U4932":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.ready_out","and_all__U4932.out"]
        ]
      },
      "ready_and_mod_op_hcompute_conv_stencil_5":{
        "type":["Record",[
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U4933":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.ready_out","and_all__U4933.out"]
        ]
      },
      "ready_and_mod_op_hcompute_conv_stencil_6":{
        "type":["Record",[
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U4934":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.ready_out","and_all__U4934.out"]
        ]
      },
      "ready_and_mod_op_hcompute_conv_stencil_7":{
        "type":["Record",[
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U4935":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.ready_out","and_all__U4935.out"]
        ]
      },
      "ready_and_mod_op_hcompute_conv_stencil_8":{
        "type":["Record",[
          ["ready_in_conv_stencil","BitIn"],
          ["ready_in_hw_input_global_wrapper_stencil","BitIn"],
          ["ready_in_hw_kernel_global_wrapper_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U4936":{
            "modref":"corebit.and"
          },
          "and_all__U4937":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.ready_in_conv_stencil","and_all__U4936.in0"],
          ["self.ready_in_hw_input_global_wrapper_stencil","and_all__U4936.in1"],
          ["and_all__U4937.in0","and_all__U4936.out"],
          ["self.ready_in_hw_kernel_global_wrapper_stencil","and_all__U4937.in1"],
          ["self.ready_out","and_all__U4937.out"]
        ]
      },
      "ready_and_mod_op_hcompute_conv_stencil_9":{
        "type":["Record",[
          ["ready_in_conv_stencil","BitIn"],
          ["ready_in_hw_input_global_wrapper_stencil","BitIn"],
          ["ready_in_hw_kernel_global_wrapper_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U4938":{
            "modref":"corebit.and"
          },
          "and_all__U4939":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.ready_in_conv_stencil","and_all__U4938.in0"],
          ["self.ready_in_hw_input_global_wrapper_stencil","and_all__U4938.in1"],
          ["and_all__U4939.in0","and_all__U4938.out"],
          ["self.ready_in_hw_kernel_global_wrapper_stencil","and_all__U4939.in1"],
          ["self.ready_out","and_all__U4939.out"]
        ]
      },
      "ready_and_mod_op_hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["ready_in_hw_input_stencil_clkwrk_0","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_input_stencil_clkwrk_0"]
        ]
      },
      "ready_and_mod_op_hcompute_hw_input_global_wrapper_stencil_1":{
        "type":["Record",[
          ["ready_in_hw_input_stencil_clkwrk_1","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_input_stencil_clkwrk_1"]
        ]
      },
      "ready_and_mod_op_hcompute_hw_input_global_wrapper_stencil_2":{
        "type":["Record",[
          ["ready_in_hw_input_stencil_clkwrk_2","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_input_stencil_clkwrk_2"]
        ]
      },
      "ready_and_mod_op_hcompute_hw_input_global_wrapper_stencil_3":{
        "type":["Record",[
          ["ready_in_hw_input_stencil_clkwrk_3","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_input_stencil_clkwrk_3"]
        ]
      },
      "ready_and_mod_op_hcompute_hw_input_global_wrapper_stencil_4":{
        "type":["Record",[
          ["ready_in_hw_input_stencil_clkwrk_4","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_input_stencil_clkwrk_4"]
        ]
      },
      "ready_and_mod_op_hcompute_hw_input_global_wrapper_stencil_5":{
        "type":["Record",[
          ["ready_in_hw_input_stencil_clkwrk_5","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_input_stencil_clkwrk_5"]
        ]
      },
      "ready_and_mod_op_hcompute_hw_input_global_wrapper_stencil_6":{
        "type":["Record",[
          ["ready_in_hw_input_stencil_clkwrk_6","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_input_stencil_clkwrk_6"]
        ]
      },
      "ready_and_mod_op_hcompute_hw_input_global_wrapper_stencil_7":{
        "type":["Record",[
          ["ready_in_hw_input_stencil_clkwrk_7","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_input_stencil_clkwrk_7"]
        ]
      },
      "ready_and_mod_op_hcompute_hw_kernel_global_wrapper_stencil":{
        "type":["Record",[
          ["ready_in_hw_kernel_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_stencil"]
        ]
      },
      "ready_and_mod_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["ready_in_conv_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_conv_stencil"]
        ]
      },
      "ready_and_mod_op_hcompute_hw_output_stencil_1":{
        "type":["Record",[
          ["ready_in_conv_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_conv_stencil"]
        ]
      },
      "ready_and_mod_op_hcompute_hw_output_stencil_2":{
        "type":["Record",[
          ["ready_in_conv_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_conv_stencil"]
        ]
      },
      "ready_and_mod_op_hcompute_hw_output_stencil_3":{
        "type":["Record",[
          ["ready_in_conv_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_conv_stencil"]
        ]
      },
      "ready_and_mod_op_hcompute_hw_output_stencil_4":{
        "type":["Record",[
          ["ready_in_conv_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_conv_stencil"]
        ]
      },
      "ready_and_mod_op_hcompute_hw_output_stencil_5":{
        "type":["Record",[
          ["ready_in_conv_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_conv_stencil"]
        ]
      },
      "ready_and_mod_op_hcompute_hw_output_stencil_6":{
        "type":["Record",[
          ["ready_in_conv_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_conv_stencil"]
        ]
      },
      "ready_and_mod_op_hcompute_hw_output_stencil_7":{
        "type":["Record",[
          ["ready_in_conv_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_conv_stencil"]
        ]
      },
      "resnet88":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_en","Bit"],
          ["hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_valid","BitIn"],
          ["hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_ready","Bit"],
          ["hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_en_ready","BitIn"],
          ["hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_en","Bit"],
          ["hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_valid","BitIn"],
          ["hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_ready","Bit"],
          ["hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_en_ready","BitIn"],
          ["hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_en","Bit"],
          ["hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_valid","BitIn"],
          ["hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_ready","Bit"],
          ["hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_en_ready","BitIn"],
          ["hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read_en","Bit"],
          ["hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read_valid","BitIn"],
          ["hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read_ready","Bit"],
          ["hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read_en_ready","BitIn"],
          ["hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read_en","Bit"],
          ["hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read_valid","BitIn"],
          ["hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read_ready","Bit"],
          ["hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read_en_ready","BitIn"],
          ["hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read_en","Bit"],
          ["hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read_valid","BitIn"],
          ["hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read_ready","Bit"],
          ["hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read_en_ready","BitIn"],
          ["hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read_en","Bit"],
          ["hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read_valid","BitIn"],
          ["hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read_ready","Bit"],
          ["hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read_en_ready","BitIn"],
          ["hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read_en","Bit"],
          ["hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read_valid","BitIn"],
          ["hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read_ready","Bit"],
          ["hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read_en_ready","BitIn"],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_en","Bit"],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_valid","BitIn"],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_ready","Bit"],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_en_ready","BitIn"],
          ["hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write_ready","BitIn"],
          ["hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write_ready","BitIn"],
          ["hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write_ready","BitIn"],
          ["hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write_ready","BitIn"],
          ["hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write_ready","BitIn"],
          ["hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write_ready","BitIn"],
          ["hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write_ready","BitIn"],
          ["hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write_ready","BitIn"]
        ]],
        "instances":{
          "conv_stencil":{
            "modref":"global.conv_stencil_ub"
          },
          "hw_input_global_wrapper_stencil":{
            "modref":"global.hw_input_global_wrapper_stencil_ub"
          },
          "hw_kernel_global_wrapper_stencil":{
            "modref":"global.hw_kernel_global_wrapper_stencil_ub"
          },
          "op_hcompute_conv_stencil":{
            "modref":"global.cu_op_hcompute_conv_stencil"
          },
          "op_hcompute_conv_stencil_1":{
            "modref":"global.cu_op_hcompute_conv_stencil_1"
          },
          "op_hcompute_conv_stencil_10":{
            "modref":"global.cu_op_hcompute_conv_stencil_10"
          },
          "op_hcompute_conv_stencil_10_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_10_exe_start_pt__U707"
          },
          "op_hcompute_conv_stencil_10_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_10_exe_start_control_vars_pt__U708"
          },
          "op_hcompute_conv_stencil_10_port_controller":{
            "modref":"global.affine_controller__U672"
          },
          "op_hcompute_conv_stencil_10_read_ready":{
            "modref":"global.op_hcompute_conv_stencil_10_read_ready_pt__U704"
          },
          "op_hcompute_conv_stencil_10_read_start":{
            "modref":"global.op_hcompute_conv_stencil_10_read_start_pt__U705"
          },
          "op_hcompute_conv_stencil_10_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_10_read_start_control_vars_pt__U706"
          },
          "op_hcompute_conv_stencil_10_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_conv_stencil_10"
          },
          "op_hcompute_conv_stencil_10_write_start":{
            "modref":"global.op_hcompute_conv_stencil_10_write_start_pt__U709"
          },
          "op_hcompute_conv_stencil_10_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_10_write_start_control_vars_pt__U710"
          },
          "op_hcompute_conv_stencil_11":{
            "modref":"global.cu_op_hcompute_conv_stencil_11"
          },
          "op_hcompute_conv_stencil_11_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_11_exe_start_pt__U746"
          },
          "op_hcompute_conv_stencil_11_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_11_exe_start_control_vars_pt__U747"
          },
          "op_hcompute_conv_stencil_11_port_controller":{
            "modref":"global.affine_controller__U711"
          },
          "op_hcompute_conv_stencil_11_read_ready":{
            "modref":"global.op_hcompute_conv_stencil_11_read_ready_pt__U743"
          },
          "op_hcompute_conv_stencil_11_read_start":{
            "modref":"global.op_hcompute_conv_stencil_11_read_start_pt__U744"
          },
          "op_hcompute_conv_stencil_11_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_11_read_start_control_vars_pt__U745"
          },
          "op_hcompute_conv_stencil_11_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_conv_stencil_11"
          },
          "op_hcompute_conv_stencil_11_write_start":{
            "modref":"global.op_hcompute_conv_stencil_11_write_start_pt__U748"
          },
          "op_hcompute_conv_stencil_11_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_11_write_start_control_vars_pt__U749"
          },
          "op_hcompute_conv_stencil_12":{
            "modref":"global.cu_op_hcompute_conv_stencil_12"
          },
          "op_hcompute_conv_stencil_12_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_12_exe_start_pt__U785"
          },
          "op_hcompute_conv_stencil_12_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_12_exe_start_control_vars_pt__U786"
          },
          "op_hcompute_conv_stencil_12_port_controller":{
            "modref":"global.affine_controller__U750"
          },
          "op_hcompute_conv_stencil_12_read_ready":{
            "modref":"global.op_hcompute_conv_stencil_12_read_ready_pt__U782"
          },
          "op_hcompute_conv_stencil_12_read_start":{
            "modref":"global.op_hcompute_conv_stencil_12_read_start_pt__U783"
          },
          "op_hcompute_conv_stencil_12_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_12_read_start_control_vars_pt__U784"
          },
          "op_hcompute_conv_stencil_12_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_conv_stencil_12"
          },
          "op_hcompute_conv_stencil_12_write_start":{
            "modref":"global.op_hcompute_conv_stencil_12_write_start_pt__U787"
          },
          "op_hcompute_conv_stencil_12_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_12_write_start_control_vars_pt__U788"
          },
          "op_hcompute_conv_stencil_13":{
            "modref":"global.cu_op_hcompute_conv_stencil_13"
          },
          "op_hcompute_conv_stencil_13_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_13_exe_start_pt__U824"
          },
          "op_hcompute_conv_stencil_13_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_13_exe_start_control_vars_pt__U825"
          },
          "op_hcompute_conv_stencil_13_port_controller":{
            "modref":"global.affine_controller__U789"
          },
          "op_hcompute_conv_stencil_13_read_ready":{
            "modref":"global.op_hcompute_conv_stencil_13_read_ready_pt__U821"
          },
          "op_hcompute_conv_stencil_13_read_start":{
            "modref":"global.op_hcompute_conv_stencil_13_read_start_pt__U822"
          },
          "op_hcompute_conv_stencil_13_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_13_read_start_control_vars_pt__U823"
          },
          "op_hcompute_conv_stencil_13_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_conv_stencil_13"
          },
          "op_hcompute_conv_stencil_13_write_start":{
            "modref":"global.op_hcompute_conv_stencil_13_write_start_pt__U826"
          },
          "op_hcompute_conv_stencil_13_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_13_write_start_control_vars_pt__U827"
          },
          "op_hcompute_conv_stencil_14":{
            "modref":"global.cu_op_hcompute_conv_stencil_14"
          },
          "op_hcompute_conv_stencil_14_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_14_exe_start_pt__U863"
          },
          "op_hcompute_conv_stencil_14_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_14_exe_start_control_vars_pt__U864"
          },
          "op_hcompute_conv_stencil_14_port_controller":{
            "modref":"global.affine_controller__U828"
          },
          "op_hcompute_conv_stencil_14_read_ready":{
            "modref":"global.op_hcompute_conv_stencil_14_read_ready_pt__U860"
          },
          "op_hcompute_conv_stencil_14_read_start":{
            "modref":"global.op_hcompute_conv_stencil_14_read_start_pt__U861"
          },
          "op_hcompute_conv_stencil_14_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_14_read_start_control_vars_pt__U862"
          },
          "op_hcompute_conv_stencil_14_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_conv_stencil_14"
          },
          "op_hcompute_conv_stencil_14_write_start":{
            "modref":"global.op_hcompute_conv_stencil_14_write_start_pt__U865"
          },
          "op_hcompute_conv_stencil_14_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_14_write_start_control_vars_pt__U866"
          },
          "op_hcompute_conv_stencil_15":{
            "modref":"global.cu_op_hcompute_conv_stencil_15"
          },
          "op_hcompute_conv_stencil_15_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_15_exe_start_pt__U902"
          },
          "op_hcompute_conv_stencil_15_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_15_exe_start_control_vars_pt__U903"
          },
          "op_hcompute_conv_stencil_15_port_controller":{
            "modref":"global.affine_controller__U867"
          },
          "op_hcompute_conv_stencil_15_read_ready":{
            "modref":"global.op_hcompute_conv_stencil_15_read_ready_pt__U899"
          },
          "op_hcompute_conv_stencil_15_read_start":{
            "modref":"global.op_hcompute_conv_stencil_15_read_start_pt__U900"
          },
          "op_hcompute_conv_stencil_15_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_15_read_start_control_vars_pt__U901"
          },
          "op_hcompute_conv_stencil_15_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_conv_stencil_15"
          },
          "op_hcompute_conv_stencil_15_write_start":{
            "modref":"global.op_hcompute_conv_stencil_15_write_start_pt__U904"
          },
          "op_hcompute_conv_stencil_15_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_15_write_start_control_vars_pt__U905"
          },
          "op_hcompute_conv_stencil_1_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_1_exe_start_pt__U434"
          },
          "op_hcompute_conv_stencil_1_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_1_exe_start_control_vars_pt__U435"
          },
          "op_hcompute_conv_stencil_1_port_controller":{
            "modref":"global.affine_controller__U412"
          },
          "op_hcompute_conv_stencil_1_read_ready":{
            "modref":"global.op_hcompute_conv_stencil_1_read_ready_pt__U431"
          },
          "op_hcompute_conv_stencil_1_read_start":{
            "modref":"global.op_hcompute_conv_stencil_1_read_start_pt__U432"
          },
          "op_hcompute_conv_stencil_1_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_1_read_start_control_vars_pt__U433"
          },
          "op_hcompute_conv_stencil_1_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_conv_stencil_1"
          },
          "op_hcompute_conv_stencil_1_write_start":{
            "modref":"global.op_hcompute_conv_stencil_1_write_start_pt__U436"
          },
          "op_hcompute_conv_stencil_1_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_1_write_start_control_vars_pt__U437"
          },
          "op_hcompute_conv_stencil_2":{
            "modref":"global.cu_op_hcompute_conv_stencil_2"
          },
          "op_hcompute_conv_stencil_2_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_2_exe_start_pt__U460"
          },
          "op_hcompute_conv_stencil_2_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_2_exe_start_control_vars_pt__U461"
          },
          "op_hcompute_conv_stencil_2_port_controller":{
            "modref":"global.affine_controller__U438"
          },
          "op_hcompute_conv_stencil_2_read_ready":{
            "modref":"global.op_hcompute_conv_stencil_2_read_ready_pt__U457"
          },
          "op_hcompute_conv_stencil_2_read_start":{
            "modref":"global.op_hcompute_conv_stencil_2_read_start_pt__U458"
          },
          "op_hcompute_conv_stencil_2_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_2_read_start_control_vars_pt__U459"
          },
          "op_hcompute_conv_stencil_2_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_conv_stencil_2"
          },
          "op_hcompute_conv_stencil_2_write_start":{
            "modref":"global.op_hcompute_conv_stencil_2_write_start_pt__U462"
          },
          "op_hcompute_conv_stencil_2_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_2_write_start_control_vars_pt__U463"
          },
          "op_hcompute_conv_stencil_3":{
            "modref":"global.cu_op_hcompute_conv_stencil_3"
          },
          "op_hcompute_conv_stencil_3_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_3_exe_start_pt__U486"
          },
          "op_hcompute_conv_stencil_3_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_3_exe_start_control_vars_pt__U487"
          },
          "op_hcompute_conv_stencil_3_port_controller":{
            "modref":"global.affine_controller__U464"
          },
          "op_hcompute_conv_stencil_3_read_ready":{
            "modref":"global.op_hcompute_conv_stencil_3_read_ready_pt__U483"
          },
          "op_hcompute_conv_stencil_3_read_start":{
            "modref":"global.op_hcompute_conv_stencil_3_read_start_pt__U484"
          },
          "op_hcompute_conv_stencil_3_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_3_read_start_control_vars_pt__U485"
          },
          "op_hcompute_conv_stencil_3_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_conv_stencil_3"
          },
          "op_hcompute_conv_stencil_3_write_start":{
            "modref":"global.op_hcompute_conv_stencil_3_write_start_pt__U488"
          },
          "op_hcompute_conv_stencil_3_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_3_write_start_control_vars_pt__U489"
          },
          "op_hcompute_conv_stencil_4":{
            "modref":"global.cu_op_hcompute_conv_stencil_4"
          },
          "op_hcompute_conv_stencil_4_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_4_exe_start_pt__U512"
          },
          "op_hcompute_conv_stencil_4_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_4_exe_start_control_vars_pt__U513"
          },
          "op_hcompute_conv_stencil_4_port_controller":{
            "modref":"global.affine_controller__U490"
          },
          "op_hcompute_conv_stencil_4_read_ready":{
            "modref":"global.op_hcompute_conv_stencil_4_read_ready_pt__U509"
          },
          "op_hcompute_conv_stencil_4_read_start":{
            "modref":"global.op_hcompute_conv_stencil_4_read_start_pt__U510"
          },
          "op_hcompute_conv_stencil_4_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_4_read_start_control_vars_pt__U511"
          },
          "op_hcompute_conv_stencil_4_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_conv_stencil_4"
          },
          "op_hcompute_conv_stencil_4_write_start":{
            "modref":"global.op_hcompute_conv_stencil_4_write_start_pt__U514"
          },
          "op_hcompute_conv_stencil_4_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_4_write_start_control_vars_pt__U515"
          },
          "op_hcompute_conv_stencil_5":{
            "modref":"global.cu_op_hcompute_conv_stencil_5"
          },
          "op_hcompute_conv_stencil_5_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_5_exe_start_pt__U538"
          },
          "op_hcompute_conv_stencil_5_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_5_exe_start_control_vars_pt__U539"
          },
          "op_hcompute_conv_stencil_5_port_controller":{
            "modref":"global.affine_controller__U516"
          },
          "op_hcompute_conv_stencil_5_read_ready":{
            "modref":"global.op_hcompute_conv_stencil_5_read_ready_pt__U535"
          },
          "op_hcompute_conv_stencil_5_read_start":{
            "modref":"global.op_hcompute_conv_stencil_5_read_start_pt__U536"
          },
          "op_hcompute_conv_stencil_5_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_5_read_start_control_vars_pt__U537"
          },
          "op_hcompute_conv_stencil_5_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_conv_stencil_5"
          },
          "op_hcompute_conv_stencil_5_write_start":{
            "modref":"global.op_hcompute_conv_stencil_5_write_start_pt__U540"
          },
          "op_hcompute_conv_stencil_5_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_5_write_start_control_vars_pt__U541"
          },
          "op_hcompute_conv_stencil_6":{
            "modref":"global.cu_op_hcompute_conv_stencil_6"
          },
          "op_hcompute_conv_stencil_6_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_6_exe_start_pt__U564"
          },
          "op_hcompute_conv_stencil_6_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_6_exe_start_control_vars_pt__U565"
          },
          "op_hcompute_conv_stencil_6_port_controller":{
            "modref":"global.affine_controller__U542"
          },
          "op_hcompute_conv_stencil_6_read_ready":{
            "modref":"global.op_hcompute_conv_stencil_6_read_ready_pt__U561"
          },
          "op_hcompute_conv_stencil_6_read_start":{
            "modref":"global.op_hcompute_conv_stencil_6_read_start_pt__U562"
          },
          "op_hcompute_conv_stencil_6_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_6_read_start_control_vars_pt__U563"
          },
          "op_hcompute_conv_stencil_6_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_conv_stencil_6"
          },
          "op_hcompute_conv_stencil_6_write_start":{
            "modref":"global.op_hcompute_conv_stencil_6_write_start_pt__U566"
          },
          "op_hcompute_conv_stencil_6_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_6_write_start_control_vars_pt__U567"
          },
          "op_hcompute_conv_stencil_7":{
            "modref":"global.cu_op_hcompute_conv_stencil_7"
          },
          "op_hcompute_conv_stencil_7_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_7_exe_start_pt__U590"
          },
          "op_hcompute_conv_stencil_7_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_7_exe_start_control_vars_pt__U591"
          },
          "op_hcompute_conv_stencil_7_port_controller":{
            "modref":"global.affine_controller__U568"
          },
          "op_hcompute_conv_stencil_7_read_ready":{
            "modref":"global.op_hcompute_conv_stencil_7_read_ready_pt__U587"
          },
          "op_hcompute_conv_stencil_7_read_start":{
            "modref":"global.op_hcompute_conv_stencil_7_read_start_pt__U588"
          },
          "op_hcompute_conv_stencil_7_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_7_read_start_control_vars_pt__U589"
          },
          "op_hcompute_conv_stencil_7_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_conv_stencil_7"
          },
          "op_hcompute_conv_stencil_7_write_start":{
            "modref":"global.op_hcompute_conv_stencil_7_write_start_pt__U592"
          },
          "op_hcompute_conv_stencil_7_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_7_write_start_control_vars_pt__U593"
          },
          "op_hcompute_conv_stencil_8":{
            "modref":"global.cu_op_hcompute_conv_stencil_8"
          },
          "op_hcompute_conv_stencil_8_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_8_exe_start_pt__U629"
          },
          "op_hcompute_conv_stencil_8_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_8_exe_start_control_vars_pt__U630"
          },
          "op_hcompute_conv_stencil_8_port_controller":{
            "modref":"global.affine_controller__U594"
          },
          "op_hcompute_conv_stencil_8_read_ready":{
            "modref":"global.op_hcompute_conv_stencil_8_read_ready_pt__U626"
          },
          "op_hcompute_conv_stencil_8_read_start":{
            "modref":"global.op_hcompute_conv_stencil_8_read_start_pt__U627"
          },
          "op_hcompute_conv_stencil_8_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_8_read_start_control_vars_pt__U628"
          },
          "op_hcompute_conv_stencil_8_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_conv_stencil_8"
          },
          "op_hcompute_conv_stencil_8_write_start":{
            "modref":"global.op_hcompute_conv_stencil_8_write_start_pt__U631"
          },
          "op_hcompute_conv_stencil_8_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_8_write_start_control_vars_pt__U632"
          },
          "op_hcompute_conv_stencil_9":{
            "modref":"global.cu_op_hcompute_conv_stencil_9"
          },
          "op_hcompute_conv_stencil_9_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_9_exe_start_pt__U668"
          },
          "op_hcompute_conv_stencil_9_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_9_exe_start_control_vars_pt__U669"
          },
          "op_hcompute_conv_stencil_9_port_controller":{
            "modref":"global.affine_controller__U633"
          },
          "op_hcompute_conv_stencil_9_read_ready":{
            "modref":"global.op_hcompute_conv_stencil_9_read_ready_pt__U665"
          },
          "op_hcompute_conv_stencil_9_read_start":{
            "modref":"global.op_hcompute_conv_stencil_9_read_start_pt__U666"
          },
          "op_hcompute_conv_stencil_9_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_9_read_start_control_vars_pt__U667"
          },
          "op_hcompute_conv_stencil_9_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_conv_stencil_9"
          },
          "op_hcompute_conv_stencil_9_write_start":{
            "modref":"global.op_hcompute_conv_stencil_9_write_start_pt__U670"
          },
          "op_hcompute_conv_stencil_9_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_9_write_start_control_vars_pt__U671"
          },
          "op_hcompute_conv_stencil_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_exe_start_pt__U408"
          },
          "op_hcompute_conv_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_exe_start_control_vars_pt__U409"
          },
          "op_hcompute_conv_stencil_port_controller":{
            "modref":"global.affine_controller__U386"
          },
          "op_hcompute_conv_stencil_read_ready":{
            "modref":"global.op_hcompute_conv_stencil_read_ready_pt__U405"
          },
          "op_hcompute_conv_stencil_read_start":{
            "modref":"global.op_hcompute_conv_stencil_read_start_pt__U406"
          },
          "op_hcompute_conv_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_read_start_control_vars_pt__U407"
          },
          "op_hcompute_conv_stencil_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_conv_stencil"
          },
          "op_hcompute_conv_stencil_write_start":{
            "modref":"global.op_hcompute_conv_stencil_write_start_pt__U410"
          },
          "op_hcompute_conv_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_write_start_control_vars_pt__U411"
          },
          "op_hcompute_hw_input_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil_1"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_1_exe_start_pt__U187"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_1_exe_start_control_vars_pt__U188"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_port_controller":{
            "modref":"global.affine_controller__U165"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_read_ready":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_1_read_ready_pt__U184"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_1_read_start_pt__U185"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_1_read_start_control_vars_pt__U186"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_hw_input_global_wrapper_stencil_1"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_1_write_start_pt__U189"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_1_write_start_control_vars_pt__U190"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil_2"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_2_exe_start_pt__U213"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_2_exe_start_control_vars_pt__U214"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_port_controller":{
            "modref":"global.affine_controller__U191"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_read_ready":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_2_read_ready_pt__U210"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_2_read_start_pt__U211"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_2_read_start_control_vars_pt__U212"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_hw_input_global_wrapper_stencil_2"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_2_write_start_pt__U215"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_2_write_start_control_vars_pt__U216"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_3":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil_3"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_3_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_3_exe_start_pt__U239"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_3_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_3_exe_start_control_vars_pt__U240"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_3_port_controller":{
            "modref":"global.affine_controller__U217"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_3_read_ready":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_3_read_ready_pt__U236"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_3_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_3_read_start_pt__U237"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_3_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_3_read_start_control_vars_pt__U238"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_3_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_hw_input_global_wrapper_stencil_3"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_3_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_3_write_start_pt__U241"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_3_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_3_write_start_control_vars_pt__U242"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_4":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil_4"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_4_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_4_exe_start_pt__U265"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_4_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_4_exe_start_control_vars_pt__U266"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_4_port_controller":{
            "modref":"global.affine_controller__U243"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_4_read_ready":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_4_read_ready_pt__U262"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_4_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_4_read_start_pt__U263"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_4_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_4_read_start_control_vars_pt__U264"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_4_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_hw_input_global_wrapper_stencil_4"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_4_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_4_write_start_pt__U267"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_4_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_4_write_start_control_vars_pt__U268"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_5":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil_5"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_5_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_5_exe_start_pt__U291"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_5_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_5_exe_start_control_vars_pt__U292"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_5_port_controller":{
            "modref":"global.affine_controller__U269"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_5_read_ready":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_5_read_ready_pt__U288"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_5_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_5_read_start_pt__U289"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_5_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_5_read_start_control_vars_pt__U290"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_5_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_hw_input_global_wrapper_stencil_5"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_5_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_5_write_start_pt__U293"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_5_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_5_write_start_control_vars_pt__U294"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_6":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil_6"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_6_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_6_exe_start_pt__U317"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_6_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_6_exe_start_control_vars_pt__U318"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_6_port_controller":{
            "modref":"global.affine_controller__U295"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_6_read_ready":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_6_read_ready_pt__U314"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_6_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_6_read_start_pt__U315"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_6_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_6_read_start_control_vars_pt__U316"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_6_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_hw_input_global_wrapper_stencil_6"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_6_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_6_write_start_pt__U319"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_6_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_6_write_start_control_vars_pt__U320"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_7":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil_7"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_7_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_7_exe_start_pt__U343"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_7_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_7_exe_start_control_vars_pt__U344"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_7_port_controller":{
            "modref":"global.affine_controller__U321"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_7_read_ready":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_7_read_ready_pt__U340"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_7_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_7_read_start_pt__U341"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_7_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_7_read_start_control_vars_pt__U342"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_7_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_hw_input_global_wrapper_stencil_7"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_7_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_7_write_start_pt__U345"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_7_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_7_write_start_control_vars_pt__U346"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U161"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_pt__U162"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller":{
            "modref":"global.affine_controller__U139"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_ready":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_read_ready_pt__U158"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U159"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_pt__U160"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_hw_input_global_wrapper_stencil"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U163"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_pt__U164"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_hw_kernel_global_wrapper_stencil"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_pt__U382"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_pt__U383"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_port_controller":{
            "modref":"global.affine_controller__U347"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_read_ready":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_read_ready_pt__U379"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_read_start_pt__U380"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_pt__U381"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_hw_kernel_global_wrapper_stencil"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_write_start_pt__U384"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_pt__U385"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_1":{
            "modref":"global.cu_op_hcompute_hw_output_stencil_1"
          },
          "op_hcompute_hw_output_stencil_1_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_1_exe_start_pt__U954"
          },
          "op_hcompute_hw_output_stencil_1_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_1_exe_start_control_vars_pt__U955"
          },
          "op_hcompute_hw_output_stencil_1_port_controller":{
            "modref":"global.affine_controller__U932"
          },
          "op_hcompute_hw_output_stencil_1_read_ready":{
            "modref":"global.op_hcompute_hw_output_stencil_1_read_ready_pt__U951"
          },
          "op_hcompute_hw_output_stencil_1_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_1_read_start_pt__U952"
          },
          "op_hcompute_hw_output_stencil_1_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_1_read_start_control_vars_pt__U953"
          },
          "op_hcompute_hw_output_stencil_1_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_hw_output_stencil_1"
          },
          "op_hcompute_hw_output_stencil_1_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_1_write_start_pt__U956"
          },
          "op_hcompute_hw_output_stencil_1_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_1_write_start_control_vars_pt__U957"
          },
          "op_hcompute_hw_output_stencil_2":{
            "modref":"global.cu_op_hcompute_hw_output_stencil_2"
          },
          "op_hcompute_hw_output_stencil_2_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_2_exe_start_pt__U980"
          },
          "op_hcompute_hw_output_stencil_2_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_2_exe_start_control_vars_pt__U981"
          },
          "op_hcompute_hw_output_stencil_2_port_controller":{
            "modref":"global.affine_controller__U958"
          },
          "op_hcompute_hw_output_stencil_2_read_ready":{
            "modref":"global.op_hcompute_hw_output_stencil_2_read_ready_pt__U977"
          },
          "op_hcompute_hw_output_stencil_2_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_2_read_start_pt__U978"
          },
          "op_hcompute_hw_output_stencil_2_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_2_read_start_control_vars_pt__U979"
          },
          "op_hcompute_hw_output_stencil_2_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_hw_output_stencil_2"
          },
          "op_hcompute_hw_output_stencil_2_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_2_write_start_pt__U982"
          },
          "op_hcompute_hw_output_stencil_2_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_2_write_start_control_vars_pt__U983"
          },
          "op_hcompute_hw_output_stencil_3":{
            "modref":"global.cu_op_hcompute_hw_output_stencil_3"
          },
          "op_hcompute_hw_output_stencil_3_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_3_exe_start_pt__U1006"
          },
          "op_hcompute_hw_output_stencil_3_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_3_exe_start_control_vars_pt__U1007"
          },
          "op_hcompute_hw_output_stencil_3_port_controller":{
            "modref":"global.affine_controller__U984"
          },
          "op_hcompute_hw_output_stencil_3_read_ready":{
            "modref":"global.op_hcompute_hw_output_stencil_3_read_ready_pt__U1003"
          },
          "op_hcompute_hw_output_stencil_3_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_3_read_start_pt__U1004"
          },
          "op_hcompute_hw_output_stencil_3_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_3_read_start_control_vars_pt__U1005"
          },
          "op_hcompute_hw_output_stencil_3_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_hw_output_stencil_3"
          },
          "op_hcompute_hw_output_stencil_3_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_3_write_start_pt__U1008"
          },
          "op_hcompute_hw_output_stencil_3_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_3_write_start_control_vars_pt__U1009"
          },
          "op_hcompute_hw_output_stencil_4":{
            "modref":"global.cu_op_hcompute_hw_output_stencil_4"
          },
          "op_hcompute_hw_output_stencil_4_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_4_exe_start_pt__U1032"
          },
          "op_hcompute_hw_output_stencil_4_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_4_exe_start_control_vars_pt__U1033"
          },
          "op_hcompute_hw_output_stencil_4_port_controller":{
            "modref":"global.affine_controller__U1010"
          },
          "op_hcompute_hw_output_stencil_4_read_ready":{
            "modref":"global.op_hcompute_hw_output_stencil_4_read_ready_pt__U1029"
          },
          "op_hcompute_hw_output_stencil_4_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_4_read_start_pt__U1030"
          },
          "op_hcompute_hw_output_stencil_4_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_4_read_start_control_vars_pt__U1031"
          },
          "op_hcompute_hw_output_stencil_4_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_hw_output_stencil_4"
          },
          "op_hcompute_hw_output_stencil_4_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_4_write_start_pt__U1034"
          },
          "op_hcompute_hw_output_stencil_4_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_4_write_start_control_vars_pt__U1035"
          },
          "op_hcompute_hw_output_stencil_5":{
            "modref":"global.cu_op_hcompute_hw_output_stencil_5"
          },
          "op_hcompute_hw_output_stencil_5_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_5_exe_start_pt__U1058"
          },
          "op_hcompute_hw_output_stencil_5_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_5_exe_start_control_vars_pt__U1059"
          },
          "op_hcompute_hw_output_stencil_5_port_controller":{
            "modref":"global.affine_controller__U1036"
          },
          "op_hcompute_hw_output_stencil_5_read_ready":{
            "modref":"global.op_hcompute_hw_output_stencil_5_read_ready_pt__U1055"
          },
          "op_hcompute_hw_output_stencil_5_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_5_read_start_pt__U1056"
          },
          "op_hcompute_hw_output_stencil_5_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_5_read_start_control_vars_pt__U1057"
          },
          "op_hcompute_hw_output_stencil_5_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_hw_output_stencil_5"
          },
          "op_hcompute_hw_output_stencil_5_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_5_write_start_pt__U1060"
          },
          "op_hcompute_hw_output_stencil_5_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_5_write_start_control_vars_pt__U1061"
          },
          "op_hcompute_hw_output_stencil_6":{
            "modref":"global.cu_op_hcompute_hw_output_stencil_6"
          },
          "op_hcompute_hw_output_stencil_6_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_6_exe_start_pt__U1084"
          },
          "op_hcompute_hw_output_stencil_6_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_6_exe_start_control_vars_pt__U1085"
          },
          "op_hcompute_hw_output_stencil_6_port_controller":{
            "modref":"global.affine_controller__U1062"
          },
          "op_hcompute_hw_output_stencil_6_read_ready":{
            "modref":"global.op_hcompute_hw_output_stencil_6_read_ready_pt__U1081"
          },
          "op_hcompute_hw_output_stencil_6_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_6_read_start_pt__U1082"
          },
          "op_hcompute_hw_output_stencil_6_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_6_read_start_control_vars_pt__U1083"
          },
          "op_hcompute_hw_output_stencil_6_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_hw_output_stencil_6"
          },
          "op_hcompute_hw_output_stencil_6_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_6_write_start_pt__U1086"
          },
          "op_hcompute_hw_output_stencil_6_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_6_write_start_control_vars_pt__U1087"
          },
          "op_hcompute_hw_output_stencil_7":{
            "modref":"global.cu_op_hcompute_hw_output_stencil_7"
          },
          "op_hcompute_hw_output_stencil_7_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_7_exe_start_pt__U1110"
          },
          "op_hcompute_hw_output_stencil_7_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_7_exe_start_control_vars_pt__U1111"
          },
          "op_hcompute_hw_output_stencil_7_port_controller":{
            "modref":"global.affine_controller__U1088"
          },
          "op_hcompute_hw_output_stencil_7_read_ready":{
            "modref":"global.op_hcompute_hw_output_stencil_7_read_ready_pt__U1107"
          },
          "op_hcompute_hw_output_stencil_7_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_7_read_start_pt__U1108"
          },
          "op_hcompute_hw_output_stencil_7_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_7_read_start_control_vars_pt__U1109"
          },
          "op_hcompute_hw_output_stencil_7_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_hw_output_stencil_7"
          },
          "op_hcompute_hw_output_stencil_7_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_7_write_start_pt__U1112"
          },
          "op_hcompute_hw_output_stencil_7_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_7_write_start_control_vars_pt__U1113"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_pt__U928"
          },
          "op_hcompute_hw_output_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U929"
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "modref":"global.affine_controller__U906"
          },
          "op_hcompute_hw_output_stencil_read_ready":{
            "modref":"global.op_hcompute_hw_output_stencil_read_ready_pt__U925"
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_pt__U926"
          },
          "op_hcompute_hw_output_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_control_vars_pt__U927"
          },
          "op_hcompute_hw_output_stencil_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_pt__U930"
          },
          "op_hcompute_hw_output_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_control_vars_pt__U931"
          }
        },
        "connections":[
          ["self.flush","conv_stencil.flush"],
          ["op_hcompute_conv_stencil_10.conv_stencil_op_hcompute_conv_stencil_10_read","conv_stencil.op_hcompute_conv_stencil_10_read"],
          ["op_hcompute_conv_stencil_10_port_controller.d","conv_stencil.op_hcompute_conv_stencil_10_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_10.conv_stencil_op_hcompute_conv_stencil_10_read_ready","conv_stencil.op_hcompute_conv_stencil_10_read_data_ready"],
          ["op_hcompute_conv_stencil_10.conv_stencil_op_hcompute_conv_stencil_10_read_valid","conv_stencil.op_hcompute_conv_stencil_10_read_data_valid"],
          ["op_hcompute_conv_stencil_10_read_start.out","conv_stencil.op_hcompute_conv_stencil_10_read_ren"],
          ["op_hcompute_conv_stencil_10_ready_join.ready_in_conv_stencil","conv_stencil.op_hcompute_conv_stencil_10_read_rready"],
          ["op_hcompute_conv_stencil_10.conv_stencil_op_hcompute_conv_stencil_10_write","conv_stencil.op_hcompute_conv_stencil_10_write"],
          ["op_hcompute_conv_stencil_10_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_10_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_10.conv_stencil_op_hcompute_conv_stencil_10_write_ready","conv_stencil.op_hcompute_conv_stencil_10_write_data_ready"],
          ["op_hcompute_conv_stencil_10.conv_stencil_op_hcompute_conv_stencil_10_write_valid","conv_stencil.op_hcompute_conv_stencil_10_write_data_valid"],
          ["op_hcompute_conv_stencil_10_write_start.out","conv_stencil.op_hcompute_conv_stencil_10_write_wen"],
          ["op_hcompute_conv_stencil_11.conv_stencil_op_hcompute_conv_stencil_11_read","conv_stencil.op_hcompute_conv_stencil_11_read"],
          ["op_hcompute_conv_stencil_11_port_controller.d","conv_stencil.op_hcompute_conv_stencil_11_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_11.conv_stencil_op_hcompute_conv_stencil_11_read_ready","conv_stencil.op_hcompute_conv_stencil_11_read_data_ready"],
          ["op_hcompute_conv_stencil_11.conv_stencil_op_hcompute_conv_stencil_11_read_valid","conv_stencil.op_hcompute_conv_stencil_11_read_data_valid"],
          ["op_hcompute_conv_stencil_11_read_start.out","conv_stencil.op_hcompute_conv_stencil_11_read_ren"],
          ["op_hcompute_conv_stencil_11_ready_join.ready_in_conv_stencil","conv_stencil.op_hcompute_conv_stencil_11_read_rready"],
          ["op_hcompute_conv_stencil_11.conv_stencil_op_hcompute_conv_stencil_11_write","conv_stencil.op_hcompute_conv_stencil_11_write"],
          ["op_hcompute_conv_stencil_11_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_11_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_11.conv_stencil_op_hcompute_conv_stencil_11_write_ready","conv_stencil.op_hcompute_conv_stencil_11_write_data_ready"],
          ["op_hcompute_conv_stencil_11.conv_stencil_op_hcompute_conv_stencil_11_write_valid","conv_stencil.op_hcompute_conv_stencil_11_write_data_valid"],
          ["op_hcompute_conv_stencil_11_write_start.out","conv_stencil.op_hcompute_conv_stencil_11_write_wen"],
          ["op_hcompute_conv_stencil_12.conv_stencil_op_hcompute_conv_stencil_12_read","conv_stencil.op_hcompute_conv_stencil_12_read"],
          ["op_hcompute_conv_stencil_12_port_controller.d","conv_stencil.op_hcompute_conv_stencil_12_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_12.conv_stencil_op_hcompute_conv_stencil_12_read_ready","conv_stencil.op_hcompute_conv_stencil_12_read_data_ready"],
          ["op_hcompute_conv_stencil_12.conv_stencil_op_hcompute_conv_stencil_12_read_valid","conv_stencil.op_hcompute_conv_stencil_12_read_data_valid"],
          ["op_hcompute_conv_stencil_12_read_start.out","conv_stencil.op_hcompute_conv_stencil_12_read_ren"],
          ["op_hcompute_conv_stencil_12_ready_join.ready_in_conv_stencil","conv_stencil.op_hcompute_conv_stencil_12_read_rready"],
          ["op_hcompute_conv_stencil_12.conv_stencil_op_hcompute_conv_stencil_12_write","conv_stencil.op_hcompute_conv_stencil_12_write"],
          ["op_hcompute_conv_stencil_12_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_12_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_12.conv_stencil_op_hcompute_conv_stencil_12_write_ready","conv_stencil.op_hcompute_conv_stencil_12_write_data_ready"],
          ["op_hcompute_conv_stencil_12.conv_stencil_op_hcompute_conv_stencil_12_write_valid","conv_stencil.op_hcompute_conv_stencil_12_write_data_valid"],
          ["op_hcompute_conv_stencil_12_write_start.out","conv_stencil.op_hcompute_conv_stencil_12_write_wen"],
          ["op_hcompute_conv_stencil_13.conv_stencil_op_hcompute_conv_stencil_13_read","conv_stencil.op_hcompute_conv_stencil_13_read"],
          ["op_hcompute_conv_stencil_13_port_controller.d","conv_stencil.op_hcompute_conv_stencil_13_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_13.conv_stencil_op_hcompute_conv_stencil_13_read_ready","conv_stencil.op_hcompute_conv_stencil_13_read_data_ready"],
          ["op_hcompute_conv_stencil_13.conv_stencil_op_hcompute_conv_stencil_13_read_valid","conv_stencil.op_hcompute_conv_stencil_13_read_data_valid"],
          ["op_hcompute_conv_stencil_13_read_start.out","conv_stencil.op_hcompute_conv_stencil_13_read_ren"],
          ["op_hcompute_conv_stencil_13_ready_join.ready_in_conv_stencil","conv_stencil.op_hcompute_conv_stencil_13_read_rready"],
          ["op_hcompute_conv_stencil_13.conv_stencil_op_hcompute_conv_stencil_13_write","conv_stencil.op_hcompute_conv_stencil_13_write"],
          ["op_hcompute_conv_stencil_13_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_13_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_13.conv_stencil_op_hcompute_conv_stencil_13_write_ready","conv_stencil.op_hcompute_conv_stencil_13_write_data_ready"],
          ["op_hcompute_conv_stencil_13.conv_stencil_op_hcompute_conv_stencil_13_write_valid","conv_stencil.op_hcompute_conv_stencil_13_write_data_valid"],
          ["op_hcompute_conv_stencil_13_write_start.out","conv_stencil.op_hcompute_conv_stencil_13_write_wen"],
          ["op_hcompute_conv_stencil_14.conv_stencil_op_hcompute_conv_stencil_14_read","conv_stencil.op_hcompute_conv_stencil_14_read"],
          ["op_hcompute_conv_stencil_14_port_controller.d","conv_stencil.op_hcompute_conv_stencil_14_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_14.conv_stencil_op_hcompute_conv_stencil_14_read_ready","conv_stencil.op_hcompute_conv_stencil_14_read_data_ready"],
          ["op_hcompute_conv_stencil_14.conv_stencil_op_hcompute_conv_stencil_14_read_valid","conv_stencil.op_hcompute_conv_stencil_14_read_data_valid"],
          ["op_hcompute_conv_stencil_14_read_start.out","conv_stencil.op_hcompute_conv_stencil_14_read_ren"],
          ["op_hcompute_conv_stencil_14_ready_join.ready_in_conv_stencil","conv_stencil.op_hcompute_conv_stencil_14_read_rready"],
          ["op_hcompute_conv_stencil_14.conv_stencil_op_hcompute_conv_stencil_14_write","conv_stencil.op_hcompute_conv_stencil_14_write"],
          ["op_hcompute_conv_stencil_14_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_14_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_14.conv_stencil_op_hcompute_conv_stencil_14_write_ready","conv_stencil.op_hcompute_conv_stencil_14_write_data_ready"],
          ["op_hcompute_conv_stencil_14.conv_stencil_op_hcompute_conv_stencil_14_write_valid","conv_stencil.op_hcompute_conv_stencil_14_write_data_valid"],
          ["op_hcompute_conv_stencil_14_write_start.out","conv_stencil.op_hcompute_conv_stencil_14_write_wen"],
          ["op_hcompute_conv_stencil_15.conv_stencil_op_hcompute_conv_stencil_15_read","conv_stencil.op_hcompute_conv_stencil_15_read"],
          ["op_hcompute_conv_stencil_15_port_controller.d","conv_stencil.op_hcompute_conv_stencil_15_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_15.conv_stencil_op_hcompute_conv_stencil_15_read_ready","conv_stencil.op_hcompute_conv_stencil_15_read_data_ready"],
          ["op_hcompute_conv_stencil_15.conv_stencil_op_hcompute_conv_stencil_15_read_valid","conv_stencil.op_hcompute_conv_stencil_15_read_data_valid"],
          ["op_hcompute_conv_stencil_15_read_start.out","conv_stencil.op_hcompute_conv_stencil_15_read_ren"],
          ["op_hcompute_conv_stencil_15_ready_join.ready_in_conv_stencil","conv_stencil.op_hcompute_conv_stencil_15_read_rready"],
          ["op_hcompute_conv_stencil_15.conv_stencil_op_hcompute_conv_stencil_15_write","conv_stencil.op_hcompute_conv_stencil_15_write"],
          ["op_hcompute_conv_stencil_15_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_15_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_15.conv_stencil_op_hcompute_conv_stencil_15_write_ready","conv_stencil.op_hcompute_conv_stencil_15_write_data_ready"],
          ["op_hcompute_conv_stencil_15.conv_stencil_op_hcompute_conv_stencil_15_write_valid","conv_stencil.op_hcompute_conv_stencil_15_write_data_valid"],
          ["op_hcompute_conv_stencil_15_write_start.out","conv_stencil.op_hcompute_conv_stencil_15_write_wen"],
          ["op_hcompute_conv_stencil_1.conv_stencil_op_hcompute_conv_stencil_1_write","conv_stencil.op_hcompute_conv_stencil_1_write"],
          ["op_hcompute_conv_stencil_1_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_1_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_1.conv_stencil_op_hcompute_conv_stencil_1_write_ready","conv_stencil.op_hcompute_conv_stencil_1_write_data_ready"],
          ["op_hcompute_conv_stencil_1.conv_stencil_op_hcompute_conv_stencil_1_write_valid","conv_stencil.op_hcompute_conv_stencil_1_write_data_valid"],
          ["op_hcompute_conv_stencil_1_write_start.out","conv_stencil.op_hcompute_conv_stencil_1_write_wen"],
          ["op_hcompute_conv_stencil_2.conv_stencil_op_hcompute_conv_stencil_2_write","conv_stencil.op_hcompute_conv_stencil_2_write"],
          ["op_hcompute_conv_stencil_2_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_2_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_2.conv_stencil_op_hcompute_conv_stencil_2_write_ready","conv_stencil.op_hcompute_conv_stencil_2_write_data_ready"],
          ["op_hcompute_conv_stencil_2.conv_stencil_op_hcompute_conv_stencil_2_write_valid","conv_stencil.op_hcompute_conv_stencil_2_write_data_valid"],
          ["op_hcompute_conv_stencil_2_write_start.out","conv_stencil.op_hcompute_conv_stencil_2_write_wen"],
          ["op_hcompute_conv_stencil_3.conv_stencil_op_hcompute_conv_stencil_3_write","conv_stencil.op_hcompute_conv_stencil_3_write"],
          ["op_hcompute_conv_stencil_3_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_3_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_3.conv_stencil_op_hcompute_conv_stencil_3_write_ready","conv_stencil.op_hcompute_conv_stencil_3_write_data_ready"],
          ["op_hcompute_conv_stencil_3.conv_stencil_op_hcompute_conv_stencil_3_write_valid","conv_stencil.op_hcompute_conv_stencil_3_write_data_valid"],
          ["op_hcompute_conv_stencil_3_write_start.out","conv_stencil.op_hcompute_conv_stencil_3_write_wen"],
          ["op_hcompute_conv_stencil_4.conv_stencil_op_hcompute_conv_stencil_4_write","conv_stencil.op_hcompute_conv_stencil_4_write"],
          ["op_hcompute_conv_stencil_4_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_4_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_4.conv_stencil_op_hcompute_conv_stencil_4_write_ready","conv_stencil.op_hcompute_conv_stencil_4_write_data_ready"],
          ["op_hcompute_conv_stencil_4.conv_stencil_op_hcompute_conv_stencil_4_write_valid","conv_stencil.op_hcompute_conv_stencil_4_write_data_valid"],
          ["op_hcompute_conv_stencil_4_write_start.out","conv_stencil.op_hcompute_conv_stencil_4_write_wen"],
          ["op_hcompute_conv_stencil_5.conv_stencil_op_hcompute_conv_stencil_5_write","conv_stencil.op_hcompute_conv_stencil_5_write"],
          ["op_hcompute_conv_stencil_5_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_5_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_5.conv_stencil_op_hcompute_conv_stencil_5_write_ready","conv_stencil.op_hcompute_conv_stencil_5_write_data_ready"],
          ["op_hcompute_conv_stencil_5.conv_stencil_op_hcompute_conv_stencil_5_write_valid","conv_stencil.op_hcompute_conv_stencil_5_write_data_valid"],
          ["op_hcompute_conv_stencil_5_write_start.out","conv_stencil.op_hcompute_conv_stencil_5_write_wen"],
          ["op_hcompute_conv_stencil_6.conv_stencil_op_hcompute_conv_stencil_6_write","conv_stencil.op_hcompute_conv_stencil_6_write"],
          ["op_hcompute_conv_stencil_6_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_6_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_6.conv_stencil_op_hcompute_conv_stencil_6_write_ready","conv_stencil.op_hcompute_conv_stencil_6_write_data_ready"],
          ["op_hcompute_conv_stencil_6.conv_stencil_op_hcompute_conv_stencil_6_write_valid","conv_stencil.op_hcompute_conv_stencil_6_write_data_valid"],
          ["op_hcompute_conv_stencil_6_write_start.out","conv_stencil.op_hcompute_conv_stencil_6_write_wen"],
          ["op_hcompute_conv_stencil_7.conv_stencil_op_hcompute_conv_stencil_7_write","conv_stencil.op_hcompute_conv_stencil_7_write"],
          ["op_hcompute_conv_stencil_7_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_7_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_7.conv_stencil_op_hcompute_conv_stencil_7_write_ready","conv_stencil.op_hcompute_conv_stencil_7_write_data_ready"],
          ["op_hcompute_conv_stencil_7.conv_stencil_op_hcompute_conv_stencil_7_write_valid","conv_stencil.op_hcompute_conv_stencil_7_write_data_valid"],
          ["op_hcompute_conv_stencil_7_write_start.out","conv_stencil.op_hcompute_conv_stencil_7_write_wen"],
          ["op_hcompute_conv_stencil_8.conv_stencil_op_hcompute_conv_stencil_8_read","conv_stencil.op_hcompute_conv_stencil_8_read"],
          ["op_hcompute_conv_stencil_8_port_controller.d","conv_stencil.op_hcompute_conv_stencil_8_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_8.conv_stencil_op_hcompute_conv_stencil_8_read_ready","conv_stencil.op_hcompute_conv_stencil_8_read_data_ready"],
          ["op_hcompute_conv_stencil_8.conv_stencil_op_hcompute_conv_stencil_8_read_valid","conv_stencil.op_hcompute_conv_stencil_8_read_data_valid"],
          ["op_hcompute_conv_stencil_8_read_start.out","conv_stencil.op_hcompute_conv_stencil_8_read_ren"],
          ["op_hcompute_conv_stencil_8_ready_join.ready_in_conv_stencil","conv_stencil.op_hcompute_conv_stencil_8_read_rready"],
          ["op_hcompute_conv_stencil_8.conv_stencil_op_hcompute_conv_stencil_8_write","conv_stencil.op_hcompute_conv_stencil_8_write"],
          ["op_hcompute_conv_stencil_8_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_8_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_8.conv_stencil_op_hcompute_conv_stencil_8_write_ready","conv_stencil.op_hcompute_conv_stencil_8_write_data_ready"],
          ["op_hcompute_conv_stencil_8.conv_stencil_op_hcompute_conv_stencil_8_write_valid","conv_stencil.op_hcompute_conv_stencil_8_write_data_valid"],
          ["op_hcompute_conv_stencil_8_write_start.out","conv_stencil.op_hcompute_conv_stencil_8_write_wen"],
          ["op_hcompute_conv_stencil_9.conv_stencil_op_hcompute_conv_stencil_9_read","conv_stencil.op_hcompute_conv_stencil_9_read"],
          ["op_hcompute_conv_stencil_9_port_controller.d","conv_stencil.op_hcompute_conv_stencil_9_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_9.conv_stencil_op_hcompute_conv_stencil_9_read_ready","conv_stencil.op_hcompute_conv_stencil_9_read_data_ready"],
          ["op_hcompute_conv_stencil_9.conv_stencil_op_hcompute_conv_stencil_9_read_valid","conv_stencil.op_hcompute_conv_stencil_9_read_data_valid"],
          ["op_hcompute_conv_stencil_9_read_start.out","conv_stencil.op_hcompute_conv_stencil_9_read_ren"],
          ["op_hcompute_conv_stencil_9_ready_join.ready_in_conv_stencil","conv_stencil.op_hcompute_conv_stencil_9_read_rready"],
          ["op_hcompute_conv_stencil_9.conv_stencil_op_hcompute_conv_stencil_9_write","conv_stencil.op_hcompute_conv_stencil_9_write"],
          ["op_hcompute_conv_stencil_9_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_9_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_9.conv_stencil_op_hcompute_conv_stencil_9_write_ready","conv_stencil.op_hcompute_conv_stencil_9_write_data_ready"],
          ["op_hcompute_conv_stencil_9.conv_stencil_op_hcompute_conv_stencil_9_write_valid","conv_stencil.op_hcompute_conv_stencil_9_write_data_valid"],
          ["op_hcompute_conv_stencil_9_write_start.out","conv_stencil.op_hcompute_conv_stencil_9_write_wen"],
          ["op_hcompute_conv_stencil.conv_stencil_op_hcompute_conv_stencil_write","conv_stencil.op_hcompute_conv_stencil_write"],
          ["op_hcompute_conv_stencil_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_write_ctrl_vars"],
          ["op_hcompute_conv_stencil.conv_stencil_op_hcompute_conv_stencil_write_ready","conv_stencil.op_hcompute_conv_stencil_write_data_ready"],
          ["op_hcompute_conv_stencil.conv_stencil_op_hcompute_conv_stencil_write_valid","conv_stencil.op_hcompute_conv_stencil_write_data_valid"],
          ["op_hcompute_conv_stencil_write_start.out","conv_stencil.op_hcompute_conv_stencil_write_wen"],
          ["op_hcompute_hw_output_stencil_1.conv_stencil_op_hcompute_hw_output_stencil_1_read","conv_stencil.op_hcompute_hw_output_stencil_1_read"],
          ["op_hcompute_hw_output_stencil_1_port_controller.d","conv_stencil.op_hcompute_hw_output_stencil_1_read_ctrl_vars"],
          ["op_hcompute_hw_output_stencil_1.conv_stencil_op_hcompute_hw_output_stencil_1_read_ready","conv_stencil.op_hcompute_hw_output_stencil_1_read_data_ready"],
          ["op_hcompute_hw_output_stencil_1.conv_stencil_op_hcompute_hw_output_stencil_1_read_valid","conv_stencil.op_hcompute_hw_output_stencil_1_read_data_valid"],
          ["op_hcompute_hw_output_stencil_1_read_start.out","conv_stencil.op_hcompute_hw_output_stencil_1_read_ren"],
          ["op_hcompute_hw_output_stencil_1_ready_join.ready_in_conv_stencil","conv_stencil.op_hcompute_hw_output_stencil_1_read_rready"],
          ["op_hcompute_hw_output_stencil_2.conv_stencil_op_hcompute_hw_output_stencil_2_read","conv_stencil.op_hcompute_hw_output_stencil_2_read"],
          ["op_hcompute_hw_output_stencil_2_port_controller.d","conv_stencil.op_hcompute_hw_output_stencil_2_read_ctrl_vars"],
          ["op_hcompute_hw_output_stencil_2.conv_stencil_op_hcompute_hw_output_stencil_2_read_ready","conv_stencil.op_hcompute_hw_output_stencil_2_read_data_ready"],
          ["op_hcompute_hw_output_stencil_2.conv_stencil_op_hcompute_hw_output_stencil_2_read_valid","conv_stencil.op_hcompute_hw_output_stencil_2_read_data_valid"],
          ["op_hcompute_hw_output_stencil_2_read_start.out","conv_stencil.op_hcompute_hw_output_stencil_2_read_ren"],
          ["op_hcompute_hw_output_stencil_2_ready_join.ready_in_conv_stencil","conv_stencil.op_hcompute_hw_output_stencil_2_read_rready"],
          ["op_hcompute_hw_output_stencil_3.conv_stencil_op_hcompute_hw_output_stencil_3_read","conv_stencil.op_hcompute_hw_output_stencil_3_read"],
          ["op_hcompute_hw_output_stencil_3_port_controller.d","conv_stencil.op_hcompute_hw_output_stencil_3_read_ctrl_vars"],
          ["op_hcompute_hw_output_stencil_3.conv_stencil_op_hcompute_hw_output_stencil_3_read_ready","conv_stencil.op_hcompute_hw_output_stencil_3_read_data_ready"],
          ["op_hcompute_hw_output_stencil_3.conv_stencil_op_hcompute_hw_output_stencil_3_read_valid","conv_stencil.op_hcompute_hw_output_stencil_3_read_data_valid"],
          ["op_hcompute_hw_output_stencil_3_read_start.out","conv_stencil.op_hcompute_hw_output_stencil_3_read_ren"],
          ["op_hcompute_hw_output_stencil_3_ready_join.ready_in_conv_stencil","conv_stencil.op_hcompute_hw_output_stencil_3_read_rready"],
          ["op_hcompute_hw_output_stencil_4.conv_stencil_op_hcompute_hw_output_stencil_4_read","conv_stencil.op_hcompute_hw_output_stencil_4_read"],
          ["op_hcompute_hw_output_stencil_4_port_controller.d","conv_stencil.op_hcompute_hw_output_stencil_4_read_ctrl_vars"],
          ["op_hcompute_hw_output_stencil_4.conv_stencil_op_hcompute_hw_output_stencil_4_read_ready","conv_stencil.op_hcompute_hw_output_stencil_4_read_data_ready"],
          ["op_hcompute_hw_output_stencil_4.conv_stencil_op_hcompute_hw_output_stencil_4_read_valid","conv_stencil.op_hcompute_hw_output_stencil_4_read_data_valid"],
          ["op_hcompute_hw_output_stencil_4_read_start.out","conv_stencil.op_hcompute_hw_output_stencil_4_read_ren"],
          ["op_hcompute_hw_output_stencil_4_ready_join.ready_in_conv_stencil","conv_stencil.op_hcompute_hw_output_stencil_4_read_rready"],
          ["op_hcompute_hw_output_stencil_5.conv_stencil_op_hcompute_hw_output_stencil_5_read","conv_stencil.op_hcompute_hw_output_stencil_5_read"],
          ["op_hcompute_hw_output_stencil_5_port_controller.d","conv_stencil.op_hcompute_hw_output_stencil_5_read_ctrl_vars"],
          ["op_hcompute_hw_output_stencil_5.conv_stencil_op_hcompute_hw_output_stencil_5_read_ready","conv_stencil.op_hcompute_hw_output_stencil_5_read_data_ready"],
          ["op_hcompute_hw_output_stencil_5.conv_stencil_op_hcompute_hw_output_stencil_5_read_valid","conv_stencil.op_hcompute_hw_output_stencil_5_read_data_valid"],
          ["op_hcompute_hw_output_stencil_5_read_start.out","conv_stencil.op_hcompute_hw_output_stencil_5_read_ren"],
          ["op_hcompute_hw_output_stencil_5_ready_join.ready_in_conv_stencil","conv_stencil.op_hcompute_hw_output_stencil_5_read_rready"],
          ["op_hcompute_hw_output_stencil_6.conv_stencil_op_hcompute_hw_output_stencil_6_read","conv_stencil.op_hcompute_hw_output_stencil_6_read"],
          ["op_hcompute_hw_output_stencil_6_port_controller.d","conv_stencil.op_hcompute_hw_output_stencil_6_read_ctrl_vars"],
          ["op_hcompute_hw_output_stencil_6.conv_stencil_op_hcompute_hw_output_stencil_6_read_ready","conv_stencil.op_hcompute_hw_output_stencil_6_read_data_ready"],
          ["op_hcompute_hw_output_stencil_6.conv_stencil_op_hcompute_hw_output_stencil_6_read_valid","conv_stencil.op_hcompute_hw_output_stencil_6_read_data_valid"],
          ["op_hcompute_hw_output_stencil_6_read_start.out","conv_stencil.op_hcompute_hw_output_stencil_6_read_ren"],
          ["op_hcompute_hw_output_stencil_6_ready_join.ready_in_conv_stencil","conv_stencil.op_hcompute_hw_output_stencil_6_read_rready"],
          ["op_hcompute_hw_output_stencil_7.conv_stencil_op_hcompute_hw_output_stencil_7_read","conv_stencil.op_hcompute_hw_output_stencil_7_read"],
          ["op_hcompute_hw_output_stencil_7_port_controller.d","conv_stencil.op_hcompute_hw_output_stencil_7_read_ctrl_vars"],
          ["op_hcompute_hw_output_stencil_7.conv_stencil_op_hcompute_hw_output_stencil_7_read_ready","conv_stencil.op_hcompute_hw_output_stencil_7_read_data_ready"],
          ["op_hcompute_hw_output_stencil_7.conv_stencil_op_hcompute_hw_output_stencil_7_read_valid","conv_stencil.op_hcompute_hw_output_stencil_7_read_data_valid"],
          ["op_hcompute_hw_output_stencil_7_read_start.out","conv_stencil.op_hcompute_hw_output_stencil_7_read_ren"],
          ["op_hcompute_hw_output_stencil_7_ready_join.ready_in_conv_stencil","conv_stencil.op_hcompute_hw_output_stencil_7_read_rready"],
          ["op_hcompute_hw_output_stencil.conv_stencil_op_hcompute_hw_output_stencil_read","conv_stencil.op_hcompute_hw_output_stencil_read"],
          ["op_hcompute_hw_output_stencil_port_controller.d","conv_stencil.op_hcompute_hw_output_stencil_read_ctrl_vars"],
          ["op_hcompute_hw_output_stencil.conv_stencil_op_hcompute_hw_output_stencil_read_ready","conv_stencil.op_hcompute_hw_output_stencil_read_data_ready"],
          ["op_hcompute_hw_output_stencil.conv_stencil_op_hcompute_hw_output_stencil_read_valid","conv_stencil.op_hcompute_hw_output_stencil_read_data_valid"],
          ["op_hcompute_hw_output_stencil_read_start.out","conv_stencil.op_hcompute_hw_output_stencil_read_ren"],
          ["op_hcompute_hw_output_stencil_ready_join.ready_in_conv_stencil","conv_stencil.op_hcompute_hw_output_stencil_read_rready"],
          ["self.rst_n","conv_stencil.rst_n"],
          ["self.flush","hw_input_global_wrapper_stencil.flush"],
          ["op_hcompute_conv_stencil_10.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_10_read"],
          ["op_hcompute_conv_stencil_10_port_controller.d","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_10_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_10.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read_ready","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_10_read_data_ready"],
          ["op_hcompute_conv_stencil_10.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read_valid","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_10_read_data_valid"],
          ["op_hcompute_conv_stencil_10_read_start.out","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_10_read_ren"],
          ["op_hcompute_conv_stencil_10_ready_join.ready_in_hw_input_global_wrapper_stencil","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_10_read_rready"],
          ["op_hcompute_conv_stencil_11.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_11_read"],
          ["op_hcompute_conv_stencil_11_port_controller.d","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_11_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_11.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read_ready","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_11_read_data_ready"],
          ["op_hcompute_conv_stencil_11.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read_valid","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_11_read_data_valid"],
          ["op_hcompute_conv_stencil_11_read_start.out","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_11_read_ren"],
          ["op_hcompute_conv_stencil_11_ready_join.ready_in_hw_input_global_wrapper_stencil","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_11_read_rready"],
          ["op_hcompute_conv_stencil_12.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_12_read"],
          ["op_hcompute_conv_stencil_12_port_controller.d","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_12_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_12.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read_ready","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_12_read_data_ready"],
          ["op_hcompute_conv_stencil_12.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read_valid","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_12_read_data_valid"],
          ["op_hcompute_conv_stencil_12_read_start.out","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_12_read_ren"],
          ["op_hcompute_conv_stencil_12_ready_join.ready_in_hw_input_global_wrapper_stencil","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_12_read_rready"],
          ["op_hcompute_conv_stencil_13.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_13_read"],
          ["op_hcompute_conv_stencil_13_port_controller.d","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_13_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_13.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read_ready","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_13_read_data_ready"],
          ["op_hcompute_conv_stencil_13.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read_valid","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_13_read_data_valid"],
          ["op_hcompute_conv_stencil_13_read_start.out","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_13_read_ren"],
          ["op_hcompute_conv_stencil_13_ready_join.ready_in_hw_input_global_wrapper_stencil","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_13_read_rready"],
          ["op_hcompute_conv_stencil_14.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_14_read"],
          ["op_hcompute_conv_stencil_14_port_controller.d","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_14_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_14.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read_ready","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_14_read_data_ready"],
          ["op_hcompute_conv_stencil_14.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read_valid","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_14_read_data_valid"],
          ["op_hcompute_conv_stencil_14_read_start.out","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_14_read_ren"],
          ["op_hcompute_conv_stencil_14_ready_join.ready_in_hw_input_global_wrapper_stencil","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_14_read_rready"],
          ["op_hcompute_conv_stencil_15.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_15_read"],
          ["op_hcompute_conv_stencil_15_port_controller.d","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_15_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_15.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read_ready","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_15_read_data_ready"],
          ["op_hcompute_conv_stencil_15.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read_valid","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_15_read_data_valid"],
          ["op_hcompute_conv_stencil_15_read_start.out","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_15_read_ren"],
          ["op_hcompute_conv_stencil_15_ready_join.ready_in_hw_input_global_wrapper_stencil","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_15_read_rready"],
          ["op_hcompute_conv_stencil_8.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_8_read"],
          ["op_hcompute_conv_stencil_8_port_controller.d","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_8_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_8.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read_ready","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_8_read_data_ready"],
          ["op_hcompute_conv_stencil_8.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read_valid","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_8_read_data_valid"],
          ["op_hcompute_conv_stencil_8_read_start.out","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_8_read_ren"],
          ["op_hcompute_conv_stencil_8_ready_join.ready_in_hw_input_global_wrapper_stencil","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_8_read_rready"],
          ["op_hcompute_conv_stencil_9.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_9_read"],
          ["op_hcompute_conv_stencil_9_port_controller.d","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_9_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_9.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read_ready","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_9_read_data_ready"],
          ["op_hcompute_conv_stencil_9.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read_valid","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_9_read_data_valid"],
          ["op_hcompute_conv_stencil_9_read_start.out","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_9_read_ren"],
          ["op_hcompute_conv_stencil_9_ready_join.ready_in_hw_input_global_wrapper_stencil","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_9_read_rready"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_1_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_write_start_control_vars.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_1_write_ctrl_vars"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write_ready","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_1_write_data_ready"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write_valid","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_1_write_data_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_write_start.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_1_write_wen"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_2_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_write_start_control_vars.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_2_write_ctrl_vars"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write_ready","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_2_write_data_ready"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write_valid","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_2_write_data_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_write_start.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_2_write_wen"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_3_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_write_start_control_vars.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_3_write_ctrl_vars"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_write_ready","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_3_write_data_ready"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_write_valid","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_3_write_data_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_write_start.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_3_write_wen"],
          ["op_hcompute_hw_input_global_wrapper_stencil_4.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_4_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil_4_write_start_control_vars.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_4_write_ctrl_vars"],
          ["op_hcompute_hw_input_global_wrapper_stencil_4.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write_ready","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_4_write_data_ready"],
          ["op_hcompute_hw_input_global_wrapper_stencil_4.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write_valid","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_4_write_data_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_4_write_start.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_4_write_wen"],
          ["op_hcompute_hw_input_global_wrapper_stencil_5.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_5_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil_5_write_start_control_vars.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_5_write_ctrl_vars"],
          ["op_hcompute_hw_input_global_wrapper_stencil_5.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_write_ready","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_5_write_data_ready"],
          ["op_hcompute_hw_input_global_wrapper_stencil_5.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_write_valid","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_5_write_data_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_5_write_start.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_5_write_wen"],
          ["op_hcompute_hw_input_global_wrapper_stencil_6.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_6_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_6_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil_6_write_start_control_vars.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_6_write_ctrl_vars"],
          ["op_hcompute_hw_input_global_wrapper_stencil_6.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_6_write_ready","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_6_write_data_ready"],
          ["op_hcompute_hw_input_global_wrapper_stencil_6.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_6_write_valid","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_6_write_data_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_6_write_start.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_6_write_wen"],
          ["op_hcompute_hw_input_global_wrapper_stencil_7.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_7_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_7_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil_7_write_start_control_vars.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_7_write_ctrl_vars"],
          ["op_hcompute_hw_input_global_wrapper_stencil_7.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_7_write_ready","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_7_write_data_ready"],
          ["op_hcompute_hw_input_global_wrapper_stencil_7.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_7_write_valid","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_7_write_data_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_7_write_start.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_7_write_wen"],
          ["op_hcompute_hw_input_global_wrapper_stencil.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars"],
          ["op_hcompute_hw_input_global_wrapper_stencil.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_ready","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write_data_ready"],
          ["op_hcompute_hw_input_global_wrapper_stencil.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_valid","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write_data_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write_wen"],
          ["self.rst_n","hw_input_global_wrapper_stencil.rst_n"],
          ["self.flush","hw_kernel_global_wrapper_stencil.flush"],
          ["op_hcompute_conv_stencil_10.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_10_read"],
          ["op_hcompute_conv_stencil_10_port_controller.d","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_10_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_10.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read_ready","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_10_read_data_ready"],
          ["op_hcompute_conv_stencil_10.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read_valid","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_10_read_data_valid"],
          ["op_hcompute_conv_stencil_10_read_start.out","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_10_read_ren"],
          ["op_hcompute_conv_stencil_10_ready_join.ready_in_hw_kernel_global_wrapper_stencil","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_10_read_rready"],
          ["op_hcompute_conv_stencil_11.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_11_read"],
          ["op_hcompute_conv_stencil_11_port_controller.d","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_11_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_11.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read_ready","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_11_read_data_ready"],
          ["op_hcompute_conv_stencil_11.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read_valid","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_11_read_data_valid"],
          ["op_hcompute_conv_stencil_11_read_start.out","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_11_read_ren"],
          ["op_hcompute_conv_stencil_11_ready_join.ready_in_hw_kernel_global_wrapper_stencil","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_11_read_rready"],
          ["op_hcompute_conv_stencil_12.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_12_read"],
          ["op_hcompute_conv_stencil_12_port_controller.d","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_12_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_12.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read_ready","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_12_read_data_ready"],
          ["op_hcompute_conv_stencil_12.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read_valid","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_12_read_data_valid"],
          ["op_hcompute_conv_stencil_12_read_start.out","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_12_read_ren"],
          ["op_hcompute_conv_stencil_12_ready_join.ready_in_hw_kernel_global_wrapper_stencil","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_12_read_rready"],
          ["op_hcompute_conv_stencil_13.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_13_read"],
          ["op_hcompute_conv_stencil_13_port_controller.d","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_13_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_13.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read_ready","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_13_read_data_ready"],
          ["op_hcompute_conv_stencil_13.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read_valid","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_13_read_data_valid"],
          ["op_hcompute_conv_stencil_13_read_start.out","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_13_read_ren"],
          ["op_hcompute_conv_stencil_13_ready_join.ready_in_hw_kernel_global_wrapper_stencil","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_13_read_rready"],
          ["op_hcompute_conv_stencil_14.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_14_read"],
          ["op_hcompute_conv_stencil_14_port_controller.d","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_14_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_14.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read_ready","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_14_read_data_ready"],
          ["op_hcompute_conv_stencil_14.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read_valid","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_14_read_data_valid"],
          ["op_hcompute_conv_stencil_14_read_start.out","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_14_read_ren"],
          ["op_hcompute_conv_stencil_14_ready_join.ready_in_hw_kernel_global_wrapper_stencil","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_14_read_rready"],
          ["op_hcompute_conv_stencil_15.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_15_read"],
          ["op_hcompute_conv_stencil_15_port_controller.d","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_15_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_15.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read_ready","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_15_read_data_ready"],
          ["op_hcompute_conv_stencil_15.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read_valid","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_15_read_data_valid"],
          ["op_hcompute_conv_stencil_15_read_start.out","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_15_read_ren"],
          ["op_hcompute_conv_stencil_15_ready_join.ready_in_hw_kernel_global_wrapper_stencil","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_15_read_rready"],
          ["op_hcompute_conv_stencil_8.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_8_read"],
          ["op_hcompute_conv_stencil_8_port_controller.d","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_8_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_8.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read_ready","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_8_read_data_ready"],
          ["op_hcompute_conv_stencil_8.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read_valid","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_8_read_data_valid"],
          ["op_hcompute_conv_stencil_8_read_start.out","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_8_read_ren"],
          ["op_hcompute_conv_stencil_8_ready_join.ready_in_hw_kernel_global_wrapper_stencil","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_8_read_rready"],
          ["op_hcompute_conv_stencil_9.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_9_read"],
          ["op_hcompute_conv_stencil_9_port_controller.d","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_9_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_9.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read_ready","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_9_read_data_ready"],
          ["op_hcompute_conv_stencil_9.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read_valid","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_9_read_data_valid"],
          ["op_hcompute_conv_stencil_9_read_start.out","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_9_read_ren"],
          ["op_hcompute_conv_stencil_9_ready_join.ready_in_hw_kernel_global_wrapper_stencil","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_9_read_rready"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil.hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write","hw_kernel_global_wrapper_stencil.op_hcompute_hw_kernel_global_wrapper_stencil_write"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars.out","hw_kernel_global_wrapper_stencil.op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil.hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write_ready","hw_kernel_global_wrapper_stencil.op_hcompute_hw_kernel_global_wrapper_stencil_write_data_ready"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil.hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write_valid","hw_kernel_global_wrapper_stencil.op_hcompute_hw_kernel_global_wrapper_stencil_write_data_valid"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_start.out","hw_kernel_global_wrapper_stencil.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil.rst_n"],
          ["op_hcompute_conv_stencil_10_port_controller.valid","op_hcompute_conv_stencil_10_exe_start.in"],
          ["op_hcompute_conv_stencil_10_port_controller.d","op_hcompute_conv_stencil_10_exe_start_control_vars.in"],
          ["op_hcompute_conv_stencil_10_read_start_control_vars.in","op_hcompute_conv_stencil_10_port_controller.d"],
          ["op_hcompute_conv_stencil_10_write_start_control_vars.in","op_hcompute_conv_stencil_10_port_controller.d"],
          ["op_hcompute_conv_stencil_10_read_ready.in","op_hcompute_conv_stencil_10_port_controller.ready"],
          ["op_hcompute_conv_stencil_10_read_start.in","op_hcompute_conv_stencil_10_port_controller.valid"],
          ["op_hcompute_conv_stencil_10_write_start.in","op_hcompute_conv_stencil_10_port_controller.valid"],
          ["op_hcompute_conv_stencil_10_ready_join.ready_out","op_hcompute_conv_stencil_10_read_ready.out"],
          ["op_hcompute_conv_stencil_11_port_controller.valid","op_hcompute_conv_stencil_11_exe_start.in"],
          ["op_hcompute_conv_stencil_11_port_controller.d","op_hcompute_conv_stencil_11_exe_start_control_vars.in"],
          ["op_hcompute_conv_stencil_11_read_start_control_vars.in","op_hcompute_conv_stencil_11_port_controller.d"],
          ["op_hcompute_conv_stencil_11_write_start_control_vars.in","op_hcompute_conv_stencil_11_port_controller.d"],
          ["op_hcompute_conv_stencil_11_read_ready.in","op_hcompute_conv_stencil_11_port_controller.ready"],
          ["op_hcompute_conv_stencil_11_read_start.in","op_hcompute_conv_stencil_11_port_controller.valid"],
          ["op_hcompute_conv_stencil_11_write_start.in","op_hcompute_conv_stencil_11_port_controller.valid"],
          ["op_hcompute_conv_stencil_11_ready_join.ready_out","op_hcompute_conv_stencil_11_read_ready.out"],
          ["op_hcompute_conv_stencil_12_port_controller.valid","op_hcompute_conv_stencil_12_exe_start.in"],
          ["op_hcompute_conv_stencil_12_port_controller.d","op_hcompute_conv_stencil_12_exe_start_control_vars.in"],
          ["op_hcompute_conv_stencil_12_read_start_control_vars.in","op_hcompute_conv_stencil_12_port_controller.d"],
          ["op_hcompute_conv_stencil_12_write_start_control_vars.in","op_hcompute_conv_stencil_12_port_controller.d"],
          ["op_hcompute_conv_stencil_12_read_ready.in","op_hcompute_conv_stencil_12_port_controller.ready"],
          ["op_hcompute_conv_stencil_12_read_start.in","op_hcompute_conv_stencil_12_port_controller.valid"],
          ["op_hcompute_conv_stencil_12_write_start.in","op_hcompute_conv_stencil_12_port_controller.valid"],
          ["op_hcompute_conv_stencil_12_ready_join.ready_out","op_hcompute_conv_stencil_12_read_ready.out"],
          ["op_hcompute_conv_stencil_13_port_controller.valid","op_hcompute_conv_stencil_13_exe_start.in"],
          ["op_hcompute_conv_stencil_13_port_controller.d","op_hcompute_conv_stencil_13_exe_start_control_vars.in"],
          ["op_hcompute_conv_stencil_13_read_start_control_vars.in","op_hcompute_conv_stencil_13_port_controller.d"],
          ["op_hcompute_conv_stencil_13_write_start_control_vars.in","op_hcompute_conv_stencil_13_port_controller.d"],
          ["op_hcompute_conv_stencil_13_read_ready.in","op_hcompute_conv_stencil_13_port_controller.ready"],
          ["op_hcompute_conv_stencil_13_read_start.in","op_hcompute_conv_stencil_13_port_controller.valid"],
          ["op_hcompute_conv_stencil_13_write_start.in","op_hcompute_conv_stencil_13_port_controller.valid"],
          ["op_hcompute_conv_stencil_13_ready_join.ready_out","op_hcompute_conv_stencil_13_read_ready.out"],
          ["op_hcompute_conv_stencil_14_port_controller.valid","op_hcompute_conv_stencil_14_exe_start.in"],
          ["op_hcompute_conv_stencil_14_port_controller.d","op_hcompute_conv_stencil_14_exe_start_control_vars.in"],
          ["op_hcompute_conv_stencil_14_read_start_control_vars.in","op_hcompute_conv_stencil_14_port_controller.d"],
          ["op_hcompute_conv_stencil_14_write_start_control_vars.in","op_hcompute_conv_stencil_14_port_controller.d"],
          ["op_hcompute_conv_stencil_14_read_ready.in","op_hcompute_conv_stencil_14_port_controller.ready"],
          ["op_hcompute_conv_stencil_14_read_start.in","op_hcompute_conv_stencil_14_port_controller.valid"],
          ["op_hcompute_conv_stencil_14_write_start.in","op_hcompute_conv_stencil_14_port_controller.valid"],
          ["op_hcompute_conv_stencil_14_ready_join.ready_out","op_hcompute_conv_stencil_14_read_ready.out"],
          ["op_hcompute_conv_stencil_15_port_controller.valid","op_hcompute_conv_stencil_15_exe_start.in"],
          ["op_hcompute_conv_stencil_15_port_controller.d","op_hcompute_conv_stencil_15_exe_start_control_vars.in"],
          ["op_hcompute_conv_stencil_15_read_start_control_vars.in","op_hcompute_conv_stencil_15_port_controller.d"],
          ["op_hcompute_conv_stencil_15_write_start_control_vars.in","op_hcompute_conv_stencil_15_port_controller.d"],
          ["op_hcompute_conv_stencil_15_read_ready.in","op_hcompute_conv_stencil_15_port_controller.ready"],
          ["op_hcompute_conv_stencil_15_read_start.in","op_hcompute_conv_stencil_15_port_controller.valid"],
          ["op_hcompute_conv_stencil_15_write_start.in","op_hcompute_conv_stencil_15_port_controller.valid"],
          ["op_hcompute_conv_stencil_15_ready_join.ready_out","op_hcompute_conv_stencil_15_read_ready.out"],
          ["op_hcompute_conv_stencil_1_port_controller.valid","op_hcompute_conv_stencil_1_exe_start.in"],
          ["op_hcompute_conv_stencil_1_port_controller.d","op_hcompute_conv_stencil_1_exe_start_control_vars.in"],
          ["op_hcompute_conv_stencil_1_read_start_control_vars.in","op_hcompute_conv_stencil_1_port_controller.d"],
          ["op_hcompute_conv_stencil_1_write_start_control_vars.in","op_hcompute_conv_stencil_1_port_controller.d"],
          ["op_hcompute_conv_stencil_1_read_ready.in","op_hcompute_conv_stencil_1_port_controller.ready"],
          ["op_hcompute_conv_stencil_1_read_start.in","op_hcompute_conv_stencil_1_port_controller.valid"],
          ["op_hcompute_conv_stencil_1_write_start.in","op_hcompute_conv_stencil_1_port_controller.valid"],
          ["op_hcompute_conv_stencil_1_ready_join.ready_out","op_hcompute_conv_stencil_1_read_ready.out"],
          ["op_hcompute_conv_stencil_2_port_controller.valid","op_hcompute_conv_stencil_2_exe_start.in"],
          ["op_hcompute_conv_stencil_2_port_controller.d","op_hcompute_conv_stencil_2_exe_start_control_vars.in"],
          ["op_hcompute_conv_stencil_2_read_start_control_vars.in","op_hcompute_conv_stencil_2_port_controller.d"],
          ["op_hcompute_conv_stencil_2_write_start_control_vars.in","op_hcompute_conv_stencil_2_port_controller.d"],
          ["op_hcompute_conv_stencil_2_read_ready.in","op_hcompute_conv_stencil_2_port_controller.ready"],
          ["op_hcompute_conv_stencil_2_read_start.in","op_hcompute_conv_stencil_2_port_controller.valid"],
          ["op_hcompute_conv_stencil_2_write_start.in","op_hcompute_conv_stencil_2_port_controller.valid"],
          ["op_hcompute_conv_stencil_2_ready_join.ready_out","op_hcompute_conv_stencil_2_read_ready.out"],
          ["op_hcompute_conv_stencil_3_port_controller.valid","op_hcompute_conv_stencil_3_exe_start.in"],
          ["op_hcompute_conv_stencil_3_port_controller.d","op_hcompute_conv_stencil_3_exe_start_control_vars.in"],
          ["op_hcompute_conv_stencil_3_read_start_control_vars.in","op_hcompute_conv_stencil_3_port_controller.d"],
          ["op_hcompute_conv_stencil_3_write_start_control_vars.in","op_hcompute_conv_stencil_3_port_controller.d"],
          ["op_hcompute_conv_stencil_3_read_ready.in","op_hcompute_conv_stencil_3_port_controller.ready"],
          ["op_hcompute_conv_stencil_3_read_start.in","op_hcompute_conv_stencil_3_port_controller.valid"],
          ["op_hcompute_conv_stencil_3_write_start.in","op_hcompute_conv_stencil_3_port_controller.valid"],
          ["op_hcompute_conv_stencil_3_ready_join.ready_out","op_hcompute_conv_stencil_3_read_ready.out"],
          ["op_hcompute_conv_stencil_4_port_controller.valid","op_hcompute_conv_stencil_4_exe_start.in"],
          ["op_hcompute_conv_stencil_4_port_controller.d","op_hcompute_conv_stencil_4_exe_start_control_vars.in"],
          ["op_hcompute_conv_stencil_4_read_start_control_vars.in","op_hcompute_conv_stencil_4_port_controller.d"],
          ["op_hcompute_conv_stencil_4_write_start_control_vars.in","op_hcompute_conv_stencil_4_port_controller.d"],
          ["op_hcompute_conv_stencil_4_read_ready.in","op_hcompute_conv_stencil_4_port_controller.ready"],
          ["op_hcompute_conv_stencil_4_read_start.in","op_hcompute_conv_stencil_4_port_controller.valid"],
          ["op_hcompute_conv_stencil_4_write_start.in","op_hcompute_conv_stencil_4_port_controller.valid"],
          ["op_hcompute_conv_stencil_4_ready_join.ready_out","op_hcompute_conv_stencil_4_read_ready.out"],
          ["op_hcompute_conv_stencil_5_port_controller.valid","op_hcompute_conv_stencil_5_exe_start.in"],
          ["op_hcompute_conv_stencil_5_port_controller.d","op_hcompute_conv_stencil_5_exe_start_control_vars.in"],
          ["op_hcompute_conv_stencil_5_read_start_control_vars.in","op_hcompute_conv_stencil_5_port_controller.d"],
          ["op_hcompute_conv_stencil_5_write_start_control_vars.in","op_hcompute_conv_stencil_5_port_controller.d"],
          ["op_hcompute_conv_stencil_5_read_ready.in","op_hcompute_conv_stencil_5_port_controller.ready"],
          ["op_hcompute_conv_stencil_5_read_start.in","op_hcompute_conv_stencil_5_port_controller.valid"],
          ["op_hcompute_conv_stencil_5_write_start.in","op_hcompute_conv_stencil_5_port_controller.valid"],
          ["op_hcompute_conv_stencil_5_ready_join.ready_out","op_hcompute_conv_stencil_5_read_ready.out"],
          ["op_hcompute_conv_stencil_6_port_controller.valid","op_hcompute_conv_stencil_6_exe_start.in"],
          ["op_hcompute_conv_stencil_6_port_controller.d","op_hcompute_conv_stencil_6_exe_start_control_vars.in"],
          ["op_hcompute_conv_stencil_6_read_start_control_vars.in","op_hcompute_conv_stencil_6_port_controller.d"],
          ["op_hcompute_conv_stencil_6_write_start_control_vars.in","op_hcompute_conv_stencil_6_port_controller.d"],
          ["op_hcompute_conv_stencil_6_read_ready.in","op_hcompute_conv_stencil_6_port_controller.ready"],
          ["op_hcompute_conv_stencil_6_read_start.in","op_hcompute_conv_stencil_6_port_controller.valid"],
          ["op_hcompute_conv_stencil_6_write_start.in","op_hcompute_conv_stencil_6_port_controller.valid"],
          ["op_hcompute_conv_stencil_6_ready_join.ready_out","op_hcompute_conv_stencil_6_read_ready.out"],
          ["op_hcompute_conv_stencil_7_port_controller.valid","op_hcompute_conv_stencil_7_exe_start.in"],
          ["op_hcompute_conv_stencil_7_port_controller.d","op_hcompute_conv_stencil_7_exe_start_control_vars.in"],
          ["op_hcompute_conv_stencil_7_read_start_control_vars.in","op_hcompute_conv_stencil_7_port_controller.d"],
          ["op_hcompute_conv_stencil_7_write_start_control_vars.in","op_hcompute_conv_stencil_7_port_controller.d"],
          ["op_hcompute_conv_stencil_7_read_ready.in","op_hcompute_conv_stencil_7_port_controller.ready"],
          ["op_hcompute_conv_stencil_7_read_start.in","op_hcompute_conv_stencil_7_port_controller.valid"],
          ["op_hcompute_conv_stencil_7_write_start.in","op_hcompute_conv_stencil_7_port_controller.valid"],
          ["op_hcompute_conv_stencil_7_ready_join.ready_out","op_hcompute_conv_stencil_7_read_ready.out"],
          ["op_hcompute_conv_stencil_8_port_controller.valid","op_hcompute_conv_stencil_8_exe_start.in"],
          ["op_hcompute_conv_stencil_8_port_controller.d","op_hcompute_conv_stencil_8_exe_start_control_vars.in"],
          ["op_hcompute_conv_stencil_8_read_start_control_vars.in","op_hcompute_conv_stencil_8_port_controller.d"],
          ["op_hcompute_conv_stencil_8_write_start_control_vars.in","op_hcompute_conv_stencil_8_port_controller.d"],
          ["op_hcompute_conv_stencil_8_read_ready.in","op_hcompute_conv_stencil_8_port_controller.ready"],
          ["op_hcompute_conv_stencil_8_read_start.in","op_hcompute_conv_stencil_8_port_controller.valid"],
          ["op_hcompute_conv_stencil_8_write_start.in","op_hcompute_conv_stencil_8_port_controller.valid"],
          ["op_hcompute_conv_stencil_8_ready_join.ready_out","op_hcompute_conv_stencil_8_read_ready.out"],
          ["op_hcompute_conv_stencil_9_port_controller.valid","op_hcompute_conv_stencil_9_exe_start.in"],
          ["op_hcompute_conv_stencil_9_port_controller.d","op_hcompute_conv_stencil_9_exe_start_control_vars.in"],
          ["op_hcompute_conv_stencil_9_read_start_control_vars.in","op_hcompute_conv_stencil_9_port_controller.d"],
          ["op_hcompute_conv_stencil_9_write_start_control_vars.in","op_hcompute_conv_stencil_9_port_controller.d"],
          ["op_hcompute_conv_stencil_9_read_ready.in","op_hcompute_conv_stencil_9_port_controller.ready"],
          ["op_hcompute_conv_stencil_9_read_start.in","op_hcompute_conv_stencil_9_port_controller.valid"],
          ["op_hcompute_conv_stencil_9_write_start.in","op_hcompute_conv_stencil_9_port_controller.valid"],
          ["op_hcompute_conv_stencil_9_ready_join.ready_out","op_hcompute_conv_stencil_9_read_ready.out"],
          ["op_hcompute_conv_stencil_port_controller.valid","op_hcompute_conv_stencil_exe_start.in"],
          ["op_hcompute_conv_stencil_port_controller.d","op_hcompute_conv_stencil_exe_start_control_vars.in"],
          ["op_hcompute_conv_stencil_read_start_control_vars.in","op_hcompute_conv_stencil_port_controller.d"],
          ["op_hcompute_conv_stencil_write_start_control_vars.in","op_hcompute_conv_stencil_port_controller.d"],
          ["op_hcompute_conv_stencil_read_ready.in","op_hcompute_conv_stencil_port_controller.ready"],
          ["op_hcompute_conv_stencil_read_start.in","op_hcompute_conv_stencil_port_controller.valid"],
          ["op_hcompute_conv_stencil_write_start.in","op_hcompute_conv_stencil_port_controller.valid"],
          ["op_hcompute_conv_stencil_ready_join.ready_out","op_hcompute_conv_stencil_read_ready.out"],
          ["self.hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read","op_hcompute_hw_input_global_wrapper_stencil.hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read"],
          ["self.hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_ready","op_hcompute_hw_input_global_wrapper_stencil.hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_ready"],
          ["self.hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_valid","op_hcompute_hw_input_global_wrapper_stencil.hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_valid"],
          ["self.hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read","op_hcompute_hw_input_global_wrapper_stencil_1.hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read"],
          ["self.hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_ready","op_hcompute_hw_input_global_wrapper_stencil_1.hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_ready"],
          ["self.hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_valid","op_hcompute_hw_input_global_wrapper_stencil_1.hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.valid","op_hcompute_hw_input_global_wrapper_stencil_1_exe_start.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.d","op_hcompute_hw_input_global_wrapper_stencil_1_exe_start_control_vars.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_read_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_write_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_read_ready.in","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.ready"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_ready_join.ready_out","op_hcompute_hw_input_global_wrapper_stencil_1_read_ready.out"],
          ["self.hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_en","op_hcompute_hw_input_global_wrapper_stencil_1_read_start.out"],
          ["self.hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_en_ready","op_hcompute_hw_input_global_wrapper_stencil_1_ready_join.ready_in_hw_input_stencil_clkwrk_1"],
          ["self.hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read","op_hcompute_hw_input_global_wrapper_stencil_2.hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read"],
          ["self.hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_ready","op_hcompute_hw_input_global_wrapper_stencil_2.hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_ready"],
          ["self.hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_valid","op_hcompute_hw_input_global_wrapper_stencil_2.hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.valid","op_hcompute_hw_input_global_wrapper_stencil_2_exe_start.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.d","op_hcompute_hw_input_global_wrapper_stencil_2_exe_start_control_vars.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_read_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_write_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_read_ready.in","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.ready"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_ready_join.ready_out","op_hcompute_hw_input_global_wrapper_stencil_2_read_ready.out"],
          ["self.hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_en","op_hcompute_hw_input_global_wrapper_stencil_2_read_start.out"],
          ["self.hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_en_ready","op_hcompute_hw_input_global_wrapper_stencil_2_ready_join.ready_in_hw_input_stencil_clkwrk_2"],
          ["self.hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read","op_hcompute_hw_input_global_wrapper_stencil_3.hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read"],
          ["self.hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read_ready","op_hcompute_hw_input_global_wrapper_stencil_3.hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read_ready"],
          ["self.hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read_valid","op_hcompute_hw_input_global_wrapper_stencil_3.hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_port_controller.valid","op_hcompute_hw_input_global_wrapper_stencil_3_exe_start.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_port_controller.d","op_hcompute_hw_input_global_wrapper_stencil_3_exe_start_control_vars.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_read_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_3_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_write_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_3_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_read_ready.in","op_hcompute_hw_input_global_wrapper_stencil_3_port_controller.ready"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_3_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_3_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_ready_join.ready_out","op_hcompute_hw_input_global_wrapper_stencil_3_read_ready.out"],
          ["self.hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read_en","op_hcompute_hw_input_global_wrapper_stencil_3_read_start.out"],
          ["self.hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read_en_ready","op_hcompute_hw_input_global_wrapper_stencil_3_ready_join.ready_in_hw_input_stencil_clkwrk_3"],
          ["self.hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read","op_hcompute_hw_input_global_wrapper_stencil_4.hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read"],
          ["self.hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read_ready","op_hcompute_hw_input_global_wrapper_stencil_4.hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read_ready"],
          ["self.hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read_valid","op_hcompute_hw_input_global_wrapper_stencil_4.hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_4_port_controller.valid","op_hcompute_hw_input_global_wrapper_stencil_4_exe_start.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_4_port_controller.d","op_hcompute_hw_input_global_wrapper_stencil_4_exe_start_control_vars.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_4_read_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_4_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_4_write_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_4_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_4_read_ready.in","op_hcompute_hw_input_global_wrapper_stencil_4_port_controller.ready"],
          ["op_hcompute_hw_input_global_wrapper_stencil_4_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_4_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_4_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_4_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_4_ready_join.ready_out","op_hcompute_hw_input_global_wrapper_stencil_4_read_ready.out"],
          ["self.hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read_en","op_hcompute_hw_input_global_wrapper_stencil_4_read_start.out"],
          ["self.hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read_en_ready","op_hcompute_hw_input_global_wrapper_stencil_4_ready_join.ready_in_hw_input_stencil_clkwrk_4"],
          ["self.hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read","op_hcompute_hw_input_global_wrapper_stencil_5.hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read"],
          ["self.hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read_ready","op_hcompute_hw_input_global_wrapper_stencil_5.hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read_ready"],
          ["self.hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read_valid","op_hcompute_hw_input_global_wrapper_stencil_5.hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_5_port_controller.valid","op_hcompute_hw_input_global_wrapper_stencil_5_exe_start.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_5_port_controller.d","op_hcompute_hw_input_global_wrapper_stencil_5_exe_start_control_vars.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_5_read_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_5_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_5_write_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_5_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_5_read_ready.in","op_hcompute_hw_input_global_wrapper_stencil_5_port_controller.ready"],
          ["op_hcompute_hw_input_global_wrapper_stencil_5_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_5_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_5_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_5_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_5_ready_join.ready_out","op_hcompute_hw_input_global_wrapper_stencil_5_read_ready.out"],
          ["self.hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read_en","op_hcompute_hw_input_global_wrapper_stencil_5_read_start.out"],
          ["self.hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read_en_ready","op_hcompute_hw_input_global_wrapper_stencil_5_ready_join.ready_in_hw_input_stencil_clkwrk_5"],
          ["self.hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read","op_hcompute_hw_input_global_wrapper_stencil_6.hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read"],
          ["self.hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read_ready","op_hcompute_hw_input_global_wrapper_stencil_6.hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read_ready"],
          ["self.hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read_valid","op_hcompute_hw_input_global_wrapper_stencil_6.hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_6_port_controller.valid","op_hcompute_hw_input_global_wrapper_stencil_6_exe_start.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_6_port_controller.d","op_hcompute_hw_input_global_wrapper_stencil_6_exe_start_control_vars.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_6_read_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_6_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_6_write_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_6_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_6_read_ready.in","op_hcompute_hw_input_global_wrapper_stencil_6_port_controller.ready"],
          ["op_hcompute_hw_input_global_wrapper_stencil_6_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_6_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_6_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_6_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_6_ready_join.ready_out","op_hcompute_hw_input_global_wrapper_stencil_6_read_ready.out"],
          ["self.hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read_en","op_hcompute_hw_input_global_wrapper_stencil_6_read_start.out"],
          ["self.hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read_en_ready","op_hcompute_hw_input_global_wrapper_stencil_6_ready_join.ready_in_hw_input_stencil_clkwrk_6"],
          ["self.hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read","op_hcompute_hw_input_global_wrapper_stencil_7.hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read"],
          ["self.hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read_ready","op_hcompute_hw_input_global_wrapper_stencil_7.hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read_ready"],
          ["self.hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read_valid","op_hcompute_hw_input_global_wrapper_stencil_7.hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_7_port_controller.valid","op_hcompute_hw_input_global_wrapper_stencil_7_exe_start.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_7_port_controller.d","op_hcompute_hw_input_global_wrapper_stencil_7_exe_start_control_vars.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_7_read_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_7_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_7_write_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_7_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_7_read_ready.in","op_hcompute_hw_input_global_wrapper_stencil_7_port_controller.ready"],
          ["op_hcompute_hw_input_global_wrapper_stencil_7_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_7_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_7_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_7_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_7_ready_join.ready_out","op_hcompute_hw_input_global_wrapper_stencil_7_read_ready.out"],
          ["self.hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read_en","op_hcompute_hw_input_global_wrapper_stencil_7_read_start.out"],
          ["self.hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read_en_ready","op_hcompute_hw_input_global_wrapper_stencil_7_ready_join.ready_in_hw_input_stencil_clkwrk_7"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller.valid","op_hcompute_hw_input_global_wrapper_stencil_exe_start.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller.d","op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_ready.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.ready"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_ready_join.ready_out","op_hcompute_hw_input_global_wrapper_stencil_read_ready.out"],
          ["self.hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_en","op_hcompute_hw_input_global_wrapper_stencil_read_start.out"],
          ["self.hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_en_ready","op_hcompute_hw_input_global_wrapper_stencil_ready_join.ready_in_hw_input_stencil_clkwrk_0"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read","op_hcompute_hw_kernel_global_wrapper_stencil.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_ready","op_hcompute_hw_kernel_global_wrapper_stencil.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_ready"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_valid","op_hcompute_hw_kernel_global_wrapper_stencil.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_valid"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.valid","op_hcompute_hw_kernel_global_wrapper_stencil_exe_start.in"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.d","op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars.in"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars.in","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.d"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars.in","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.d"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_read_ready.in","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.ready"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_read_start.in","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.valid"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_start.in","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.valid"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_ready_join.ready_out","op_hcompute_hw_kernel_global_wrapper_stencil_read_ready.out"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_en","op_hcompute_hw_kernel_global_wrapper_stencil_read_start.out"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_en_ready","op_hcompute_hw_kernel_global_wrapper_stencil_ready_join.ready_in_hw_kernel_stencil"],
          ["self.hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write"],
          ["self.hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write_ready","op_hcompute_hw_output_stencil.hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write_ready"],
          ["self.hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil.hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write_valid"],
          ["self.hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write","op_hcompute_hw_output_stencil_1.hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write"],
          ["self.hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write_ready","op_hcompute_hw_output_stencil_1.hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write_ready"],
          ["self.hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write_valid","op_hcompute_hw_output_stencil_1.hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write_valid"],
          ["op_hcompute_hw_output_stencil_1_port_controller.valid","op_hcompute_hw_output_stencil_1_exe_start.in"],
          ["op_hcompute_hw_output_stencil_1_port_controller.d","op_hcompute_hw_output_stencil_1_exe_start_control_vars.in"],
          ["op_hcompute_hw_output_stencil_1_read_start_control_vars.in","op_hcompute_hw_output_stencil_1_port_controller.d"],
          ["op_hcompute_hw_output_stencil_1_write_start_control_vars.in","op_hcompute_hw_output_stencil_1_port_controller.d"],
          ["op_hcompute_hw_output_stencil_1_read_ready.in","op_hcompute_hw_output_stencil_1_port_controller.ready"],
          ["op_hcompute_hw_output_stencil_1_read_start.in","op_hcompute_hw_output_stencil_1_port_controller.valid"],
          ["op_hcompute_hw_output_stencil_1_write_start.in","op_hcompute_hw_output_stencil_1_port_controller.valid"],
          ["op_hcompute_hw_output_stencil_1_ready_join.ready_out","op_hcompute_hw_output_stencil_1_read_ready.out"],
          ["self.hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write","op_hcompute_hw_output_stencil_2.hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write"],
          ["self.hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write_ready","op_hcompute_hw_output_stencil_2.hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write_ready"],
          ["self.hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write_valid","op_hcompute_hw_output_stencil_2.hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write_valid"],
          ["op_hcompute_hw_output_stencil_2_port_controller.valid","op_hcompute_hw_output_stencil_2_exe_start.in"],
          ["op_hcompute_hw_output_stencil_2_port_controller.d","op_hcompute_hw_output_stencil_2_exe_start_control_vars.in"],
          ["op_hcompute_hw_output_stencil_2_read_start_control_vars.in","op_hcompute_hw_output_stencil_2_port_controller.d"],
          ["op_hcompute_hw_output_stencil_2_write_start_control_vars.in","op_hcompute_hw_output_stencil_2_port_controller.d"],
          ["op_hcompute_hw_output_stencil_2_read_ready.in","op_hcompute_hw_output_stencil_2_port_controller.ready"],
          ["op_hcompute_hw_output_stencil_2_read_start.in","op_hcompute_hw_output_stencil_2_port_controller.valid"],
          ["op_hcompute_hw_output_stencil_2_write_start.in","op_hcompute_hw_output_stencil_2_port_controller.valid"],
          ["op_hcompute_hw_output_stencil_2_ready_join.ready_out","op_hcompute_hw_output_stencil_2_read_ready.out"],
          ["self.hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write","op_hcompute_hw_output_stencil_3.hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write"],
          ["self.hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write_ready","op_hcompute_hw_output_stencil_3.hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write_ready"],
          ["self.hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write_valid","op_hcompute_hw_output_stencil_3.hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write_valid"],
          ["op_hcompute_hw_output_stencil_3_port_controller.valid","op_hcompute_hw_output_stencil_3_exe_start.in"],
          ["op_hcompute_hw_output_stencil_3_port_controller.d","op_hcompute_hw_output_stencil_3_exe_start_control_vars.in"],
          ["op_hcompute_hw_output_stencil_3_read_start_control_vars.in","op_hcompute_hw_output_stencil_3_port_controller.d"],
          ["op_hcompute_hw_output_stencil_3_write_start_control_vars.in","op_hcompute_hw_output_stencil_3_port_controller.d"],
          ["op_hcompute_hw_output_stencil_3_read_ready.in","op_hcompute_hw_output_stencil_3_port_controller.ready"],
          ["op_hcompute_hw_output_stencil_3_read_start.in","op_hcompute_hw_output_stencil_3_port_controller.valid"],
          ["op_hcompute_hw_output_stencil_3_write_start.in","op_hcompute_hw_output_stencil_3_port_controller.valid"],
          ["op_hcompute_hw_output_stencil_3_ready_join.ready_out","op_hcompute_hw_output_stencil_3_read_ready.out"],
          ["self.hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write","op_hcompute_hw_output_stencil_4.hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write"],
          ["self.hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write_ready","op_hcompute_hw_output_stencil_4.hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write_ready"],
          ["self.hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write_valid","op_hcompute_hw_output_stencil_4.hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write_valid"],
          ["op_hcompute_hw_output_stencil_4_port_controller.valid","op_hcompute_hw_output_stencil_4_exe_start.in"],
          ["op_hcompute_hw_output_stencil_4_port_controller.d","op_hcompute_hw_output_stencil_4_exe_start_control_vars.in"],
          ["op_hcompute_hw_output_stencil_4_read_start_control_vars.in","op_hcompute_hw_output_stencil_4_port_controller.d"],
          ["op_hcompute_hw_output_stencil_4_write_start_control_vars.in","op_hcompute_hw_output_stencil_4_port_controller.d"],
          ["op_hcompute_hw_output_stencil_4_read_ready.in","op_hcompute_hw_output_stencil_4_port_controller.ready"],
          ["op_hcompute_hw_output_stencil_4_read_start.in","op_hcompute_hw_output_stencil_4_port_controller.valid"],
          ["op_hcompute_hw_output_stencil_4_write_start.in","op_hcompute_hw_output_stencil_4_port_controller.valid"],
          ["op_hcompute_hw_output_stencil_4_ready_join.ready_out","op_hcompute_hw_output_stencil_4_read_ready.out"],
          ["self.hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write","op_hcompute_hw_output_stencil_5.hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write"],
          ["self.hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write_ready","op_hcompute_hw_output_stencil_5.hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write_ready"],
          ["self.hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write_valid","op_hcompute_hw_output_stencil_5.hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write_valid"],
          ["op_hcompute_hw_output_stencil_5_port_controller.valid","op_hcompute_hw_output_stencil_5_exe_start.in"],
          ["op_hcompute_hw_output_stencil_5_port_controller.d","op_hcompute_hw_output_stencil_5_exe_start_control_vars.in"],
          ["op_hcompute_hw_output_stencil_5_read_start_control_vars.in","op_hcompute_hw_output_stencil_5_port_controller.d"],
          ["op_hcompute_hw_output_stencil_5_write_start_control_vars.in","op_hcompute_hw_output_stencil_5_port_controller.d"],
          ["op_hcompute_hw_output_stencil_5_read_ready.in","op_hcompute_hw_output_stencil_5_port_controller.ready"],
          ["op_hcompute_hw_output_stencil_5_read_start.in","op_hcompute_hw_output_stencil_5_port_controller.valid"],
          ["op_hcompute_hw_output_stencil_5_write_start.in","op_hcompute_hw_output_stencil_5_port_controller.valid"],
          ["op_hcompute_hw_output_stencil_5_ready_join.ready_out","op_hcompute_hw_output_stencil_5_read_ready.out"],
          ["self.hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write","op_hcompute_hw_output_stencil_6.hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write"],
          ["self.hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write_ready","op_hcompute_hw_output_stencil_6.hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write_ready"],
          ["self.hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write_valid","op_hcompute_hw_output_stencil_6.hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write_valid"],
          ["op_hcompute_hw_output_stencil_6_port_controller.valid","op_hcompute_hw_output_stencil_6_exe_start.in"],
          ["op_hcompute_hw_output_stencil_6_port_controller.d","op_hcompute_hw_output_stencil_6_exe_start_control_vars.in"],
          ["op_hcompute_hw_output_stencil_6_read_start_control_vars.in","op_hcompute_hw_output_stencil_6_port_controller.d"],
          ["op_hcompute_hw_output_stencil_6_write_start_control_vars.in","op_hcompute_hw_output_stencil_6_port_controller.d"],
          ["op_hcompute_hw_output_stencil_6_read_ready.in","op_hcompute_hw_output_stencil_6_port_controller.ready"],
          ["op_hcompute_hw_output_stencil_6_read_start.in","op_hcompute_hw_output_stencil_6_port_controller.valid"],
          ["op_hcompute_hw_output_stencil_6_write_start.in","op_hcompute_hw_output_stencil_6_port_controller.valid"],
          ["op_hcompute_hw_output_stencil_6_ready_join.ready_out","op_hcompute_hw_output_stencil_6_read_ready.out"],
          ["self.hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write","op_hcompute_hw_output_stencil_7.hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write"],
          ["self.hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write_ready","op_hcompute_hw_output_stencil_7.hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write_ready"],
          ["self.hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write_valid","op_hcompute_hw_output_stencil_7.hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write_valid"],
          ["op_hcompute_hw_output_stencil_7_port_controller.valid","op_hcompute_hw_output_stencil_7_exe_start.in"],
          ["op_hcompute_hw_output_stencil_7_port_controller.d","op_hcompute_hw_output_stencil_7_exe_start_control_vars.in"],
          ["op_hcompute_hw_output_stencil_7_read_start_control_vars.in","op_hcompute_hw_output_stencil_7_port_controller.d"],
          ["op_hcompute_hw_output_stencil_7_write_start_control_vars.in","op_hcompute_hw_output_stencil_7_port_controller.d"],
          ["op_hcompute_hw_output_stencil_7_read_ready.in","op_hcompute_hw_output_stencil_7_port_controller.ready"],
          ["op_hcompute_hw_output_stencil_7_read_start.in","op_hcompute_hw_output_stencil_7_port_controller.valid"],
          ["op_hcompute_hw_output_stencil_7_write_start.in","op_hcompute_hw_output_stencil_7_port_controller.valid"],
          ["op_hcompute_hw_output_stencil_7_ready_join.ready_out","op_hcompute_hw_output_stencil_7_read_ready.out"],
          ["op_hcompute_hw_output_stencil_port_controller.valid","op_hcompute_hw_output_stencil_exe_start.in"],
          ["op_hcompute_hw_output_stencil_port_controller.d","op_hcompute_hw_output_stencil_exe_start_control_vars.in"],
          ["op_hcompute_hw_output_stencil_read_start_control_vars.in","op_hcompute_hw_output_stencil_port_controller.d"],
          ["op_hcompute_hw_output_stencil_write_start_control_vars.in","op_hcompute_hw_output_stencil_port_controller.d"],
          ["op_hcompute_hw_output_stencil_read_ready.in","op_hcompute_hw_output_stencil_port_controller.ready"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.valid"],
          ["op_hcompute_hw_output_stencil_write_start.in","op_hcompute_hw_output_stencil_port_controller.valid"],
          ["op_hcompute_hw_output_stencil_ready_join.ready_out","op_hcompute_hw_output_stencil_read_ready.out"]
        ]
      },
      "update_drain_fork_mod_conv_stencil_BANK_0":{
        "type":["Record",[
          ["ready_in_conv_stencil_op_hcompute_hw_output_stencil_15","BitIn"],
          ["valid_out_conv_stencil_op_hcompute_hw_output_stencil_15","Bit"],
          ["ready_in_conv_stencil_op_hcompute_conv_stencil_8_53","BitIn"],
          ["valid_out_conv_stencil_op_hcompute_conv_stencil_8_53","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "Invert":{
            "modref":"corebit.not"
          },
          "Invert_rst":{
            "modref":"corebit.not"
          },
          "_U1548":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1b90"]}
          },
          "and0":{
            "modref":"corebit.and"
          },
          "and1":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.uge",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",7840], "min":["Int",0], "width":["Int",16]}
          },
          "ready_mux":{
            "modref":"corebit.mux"
          }
        },
        "connections":[
          ["cmp_time.out","Invert.in"],
          ["and1.in1","Invert.out"],
          ["self.rst_n","Invert_rst.in"],
          ["cycle_time.reset","Invert_rst.out"],
          ["cmp_time.in1","_U1548.out"],
          ["self.valid_in","and0.in0"],
          ["cmp_time.out","and0.in1"],
          ["self.valid_out_conv_stencil_op_hcompute_hw_output_stencil_15","and0.out"],
          ["self.valid_in","and1.in0"],
          ["self.valid_out_conv_stencil_op_hcompute_conv_stencil_8_53","and1.out"],
          ["cycle_time.out","cmp_time.in0"],
          ["ready_mux.sel","cmp_time.out"],
          ["self.valid_in","cycle_time.en"],
          ["self.ready_in_conv_stencil_op_hcompute_conv_stencil_8_53","ready_mux.in0"],
          ["self.ready_in_conv_stencil_op_hcompute_hw_output_stencil_15","ready_mux.in1"],
          ["self.ready_out","ready_mux.out"]
        ]
      },
      "update_drain_fork_mod_conv_stencil_BANK_1":{
        "type":["Record",[
          ["ready_in_conv_stencil_op_hcompute_hw_output_stencil_1_13","BitIn"],
          ["valid_out_conv_stencil_op_hcompute_hw_output_stencil_1_13","Bit"],
          ["ready_in_conv_stencil_op_hcompute_conv_stencil_9_35","BitIn"],
          ["valid_out_conv_stencil_op_hcompute_conv_stencil_9_35","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "Invert":{
            "modref":"corebit.not"
          },
          "Invert_rst":{
            "modref":"corebit.not"
          },
          "_U1551":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1b90"]}
          },
          "and0":{
            "modref":"corebit.and"
          },
          "and1":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.uge",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",7840], "min":["Int",0], "width":["Int",16]}
          },
          "ready_mux":{
            "modref":"corebit.mux"
          }
        },
        "connections":[
          ["cmp_time.out","Invert.in"],
          ["and1.in1","Invert.out"],
          ["self.rst_n","Invert_rst.in"],
          ["cycle_time.reset","Invert_rst.out"],
          ["cmp_time.in1","_U1551.out"],
          ["self.valid_in","and0.in0"],
          ["cmp_time.out","and0.in1"],
          ["self.valid_out_conv_stencil_op_hcompute_hw_output_stencil_1_13","and0.out"],
          ["self.valid_in","and1.in0"],
          ["self.valid_out_conv_stencil_op_hcompute_conv_stencil_9_35","and1.out"],
          ["cycle_time.out","cmp_time.in0"],
          ["ready_mux.sel","cmp_time.out"],
          ["self.valid_in","cycle_time.en"],
          ["self.ready_in_conv_stencil_op_hcompute_conv_stencil_9_35","ready_mux.in0"],
          ["self.ready_in_conv_stencil_op_hcompute_hw_output_stencil_1_13","ready_mux.in1"],
          ["self.ready_out","ready_mux.out"]
        ]
      },
      "update_drain_fork_mod_conv_stencil_BANK_2":{
        "type":["Record",[
          ["ready_in_conv_stencil_op_hcompute_hw_output_stencil_2_11","BitIn"],
          ["valid_out_conv_stencil_op_hcompute_hw_output_stencil_2_11","Bit"],
          ["ready_in_conv_stencil_op_hcompute_conv_stencil_10_167","BitIn"],
          ["valid_out_conv_stencil_op_hcompute_conv_stencil_10_167","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "Invert":{
            "modref":"corebit.not"
          },
          "Invert_rst":{
            "modref":"corebit.not"
          },
          "_U1554":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1b90"]}
          },
          "and0":{
            "modref":"corebit.and"
          },
          "and1":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.uge",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",7840], "min":["Int",0], "width":["Int",16]}
          },
          "ready_mux":{
            "modref":"corebit.mux"
          }
        },
        "connections":[
          ["cmp_time.out","Invert.in"],
          ["and1.in1","Invert.out"],
          ["self.rst_n","Invert_rst.in"],
          ["cycle_time.reset","Invert_rst.out"],
          ["cmp_time.in1","_U1554.out"],
          ["self.valid_in","and0.in0"],
          ["cmp_time.out","and0.in1"],
          ["self.valid_out_conv_stencil_op_hcompute_hw_output_stencil_2_11","and0.out"],
          ["self.valid_in","and1.in0"],
          ["self.valid_out_conv_stencil_op_hcompute_conv_stencil_10_167","and1.out"],
          ["cycle_time.out","cmp_time.in0"],
          ["ready_mux.sel","cmp_time.out"],
          ["self.valid_in","cycle_time.en"],
          ["self.ready_in_conv_stencil_op_hcompute_conv_stencil_10_167","ready_mux.in0"],
          ["self.ready_in_conv_stencil_op_hcompute_hw_output_stencil_2_11","ready_mux.in1"],
          ["self.ready_out","ready_mux.out"]
        ]
      },
      "update_drain_fork_mod_conv_stencil_BANK_3":{
        "type":["Record",[
          ["ready_in_conv_stencil_op_hcompute_hw_output_stencil_3_9","BitIn"],
          ["valid_out_conv_stencil_op_hcompute_hw_output_stencil_3_9","Bit"],
          ["ready_in_conv_stencil_op_hcompute_conv_stencil_11_149","BitIn"],
          ["valid_out_conv_stencil_op_hcompute_conv_stencil_11_149","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "Invert":{
            "modref":"corebit.not"
          },
          "Invert_rst":{
            "modref":"corebit.not"
          },
          "_U1557":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1b90"]}
          },
          "and0":{
            "modref":"corebit.and"
          },
          "and1":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.uge",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",7840], "min":["Int",0], "width":["Int",16]}
          },
          "ready_mux":{
            "modref":"corebit.mux"
          }
        },
        "connections":[
          ["cmp_time.out","Invert.in"],
          ["and1.in1","Invert.out"],
          ["self.rst_n","Invert_rst.in"],
          ["cycle_time.reset","Invert_rst.out"],
          ["cmp_time.in1","_U1557.out"],
          ["self.valid_in","and0.in0"],
          ["cmp_time.out","and0.in1"],
          ["self.valid_out_conv_stencil_op_hcompute_hw_output_stencil_3_9","and0.out"],
          ["self.valid_in","and1.in0"],
          ["self.valid_out_conv_stencil_op_hcompute_conv_stencil_11_149","and1.out"],
          ["cycle_time.out","cmp_time.in0"],
          ["ready_mux.sel","cmp_time.out"],
          ["self.valid_in","cycle_time.en"],
          ["self.ready_in_conv_stencil_op_hcompute_conv_stencil_11_149","ready_mux.in0"],
          ["self.ready_in_conv_stencil_op_hcompute_hw_output_stencil_3_9","ready_mux.in1"],
          ["self.ready_out","ready_mux.out"]
        ]
      },
      "update_drain_fork_mod_conv_stencil_BANK_4":{
        "type":["Record",[
          ["ready_in_conv_stencil_op_hcompute_hw_output_stencil_4_7","BitIn"],
          ["valid_out_conv_stencil_op_hcompute_hw_output_stencil_4_7","Bit"],
          ["ready_in_conv_stencil_op_hcompute_conv_stencil_12_131","BitIn"],
          ["valid_out_conv_stencil_op_hcompute_conv_stencil_12_131","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "Invert":{
            "modref":"corebit.not"
          },
          "Invert_rst":{
            "modref":"corebit.not"
          },
          "_U1560":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1b90"]}
          },
          "and0":{
            "modref":"corebit.and"
          },
          "and1":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.uge",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",7840], "min":["Int",0], "width":["Int",16]}
          },
          "ready_mux":{
            "modref":"corebit.mux"
          }
        },
        "connections":[
          ["cmp_time.out","Invert.in"],
          ["and1.in1","Invert.out"],
          ["self.rst_n","Invert_rst.in"],
          ["cycle_time.reset","Invert_rst.out"],
          ["cmp_time.in1","_U1560.out"],
          ["self.valid_in","and0.in0"],
          ["cmp_time.out","and0.in1"],
          ["self.valid_out_conv_stencil_op_hcompute_hw_output_stencil_4_7","and0.out"],
          ["self.valid_in","and1.in0"],
          ["self.valid_out_conv_stencil_op_hcompute_conv_stencil_12_131","and1.out"],
          ["cycle_time.out","cmp_time.in0"],
          ["ready_mux.sel","cmp_time.out"],
          ["self.valid_in","cycle_time.en"],
          ["self.ready_in_conv_stencil_op_hcompute_conv_stencil_12_131","ready_mux.in0"],
          ["self.ready_in_conv_stencil_op_hcompute_hw_output_stencil_4_7","ready_mux.in1"],
          ["self.ready_out","ready_mux.out"]
        ]
      },
      "update_drain_fork_mod_conv_stencil_BANK_5":{
        "type":["Record",[
          ["ready_in_conv_stencil_op_hcompute_hw_output_stencil_5_5","BitIn"],
          ["valid_out_conv_stencil_op_hcompute_hw_output_stencil_5_5","Bit"],
          ["ready_in_conv_stencil_op_hcompute_conv_stencil_13_113","BitIn"],
          ["valid_out_conv_stencil_op_hcompute_conv_stencil_13_113","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "Invert":{
            "modref":"corebit.not"
          },
          "Invert_rst":{
            "modref":"corebit.not"
          },
          "_U1563":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1b90"]}
          },
          "and0":{
            "modref":"corebit.and"
          },
          "and1":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.uge",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",7840], "min":["Int",0], "width":["Int",16]}
          },
          "ready_mux":{
            "modref":"corebit.mux"
          }
        },
        "connections":[
          ["cmp_time.out","Invert.in"],
          ["and1.in1","Invert.out"],
          ["self.rst_n","Invert_rst.in"],
          ["cycle_time.reset","Invert_rst.out"],
          ["cmp_time.in1","_U1563.out"],
          ["self.valid_in","and0.in0"],
          ["cmp_time.out","and0.in1"],
          ["self.valid_out_conv_stencil_op_hcompute_hw_output_stencil_5_5","and0.out"],
          ["self.valid_in","and1.in0"],
          ["self.valid_out_conv_stencil_op_hcompute_conv_stencil_13_113","and1.out"],
          ["cycle_time.out","cmp_time.in0"],
          ["ready_mux.sel","cmp_time.out"],
          ["self.valid_in","cycle_time.en"],
          ["self.ready_in_conv_stencil_op_hcompute_conv_stencil_13_113","ready_mux.in0"],
          ["self.ready_in_conv_stencil_op_hcompute_hw_output_stencil_5_5","ready_mux.in1"],
          ["self.ready_out","ready_mux.out"]
        ]
      },
      "update_drain_fork_mod_conv_stencil_BANK_6":{
        "type":["Record",[
          ["ready_in_conv_stencil_op_hcompute_hw_output_stencil_6_3","BitIn"],
          ["valid_out_conv_stencil_op_hcompute_hw_output_stencil_6_3","Bit"],
          ["ready_in_conv_stencil_op_hcompute_conv_stencil_14_95","BitIn"],
          ["valid_out_conv_stencil_op_hcompute_conv_stencil_14_95","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "Invert":{
            "modref":"corebit.not"
          },
          "Invert_rst":{
            "modref":"corebit.not"
          },
          "_U1566":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1b90"]}
          },
          "and0":{
            "modref":"corebit.and"
          },
          "and1":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.uge",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",7840], "min":["Int",0], "width":["Int",16]}
          },
          "ready_mux":{
            "modref":"corebit.mux"
          }
        },
        "connections":[
          ["cmp_time.out","Invert.in"],
          ["and1.in1","Invert.out"],
          ["self.rst_n","Invert_rst.in"],
          ["cycle_time.reset","Invert_rst.out"],
          ["cmp_time.in1","_U1566.out"],
          ["self.valid_in","and0.in0"],
          ["cmp_time.out","and0.in1"],
          ["self.valid_out_conv_stencil_op_hcompute_hw_output_stencil_6_3","and0.out"],
          ["self.valid_in","and1.in0"],
          ["self.valid_out_conv_stencil_op_hcompute_conv_stencil_14_95","and1.out"],
          ["cycle_time.out","cmp_time.in0"],
          ["ready_mux.sel","cmp_time.out"],
          ["self.valid_in","cycle_time.en"],
          ["self.ready_in_conv_stencil_op_hcompute_conv_stencil_14_95","ready_mux.in0"],
          ["self.ready_in_conv_stencil_op_hcompute_hw_output_stencil_6_3","ready_mux.in1"],
          ["self.ready_out","ready_mux.out"]
        ]
      },
      "update_drain_fork_mod_conv_stencil_BANK_7":{
        "type":["Record",[
          ["ready_in_conv_stencil_op_hcompute_hw_output_stencil_7_1","BitIn"],
          ["valid_out_conv_stencil_op_hcompute_hw_output_stencil_7_1","Bit"],
          ["ready_in_conv_stencil_op_hcompute_conv_stencil_15_77","BitIn"],
          ["valid_out_conv_stencil_op_hcompute_conv_stencil_15_77","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "Invert":{
            "modref":"corebit.not"
          },
          "Invert_rst":{
            "modref":"corebit.not"
          },
          "_U1569":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1b90"]}
          },
          "and0":{
            "modref":"corebit.and"
          },
          "and1":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.uge",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",7840], "min":["Int",0], "width":["Int",16]}
          },
          "ready_mux":{
            "modref":"corebit.mux"
          }
        },
        "connections":[
          ["cmp_time.out","Invert.in"],
          ["and1.in1","Invert.out"],
          ["self.rst_n","Invert_rst.in"],
          ["cycle_time.reset","Invert_rst.out"],
          ["cmp_time.in1","_U1569.out"],
          ["self.valid_in","and0.in0"],
          ["cmp_time.out","and0.in1"],
          ["self.valid_out_conv_stencil_op_hcompute_hw_output_stencil_7_1","and0.out"],
          ["self.valid_in","and1.in0"],
          ["self.valid_out_conv_stencil_op_hcompute_conv_stencil_15_77","and1.out"],
          ["cycle_time.out","cmp_time.in0"],
          ["ready_mux.sel","cmp_time.out"],
          ["self.valid_in","cycle_time.en"],
          ["self.ready_in_conv_stencil_op_hcompute_conv_stencil_15_77","ready_mux.in0"],
          ["self.ready_in_conv_stencil_op_hcompute_hw_output_stencil_7_1","ready_mux.in1"],
          ["self.ready_out","ready_mux.out"]
        ]
      },
      "update_drain_fork_mod_hw_input_global_wrapper_stencil_BANK_0":{
        "type":["Record",[
          ["ready_in_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168","BitIn"],
          ["valid_out_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168"],
          ["self.valid_out_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_input_global_wrapper_stencil_BANK_1":{
        "type":["Record",[
          ["ready_in_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169","BitIn"],
          ["valid_out_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169"],
          ["self.valid_out_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_input_global_wrapper_stencil_BANK_2":{
        "type":["Record",[
          ["ready_in_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170","BitIn"],
          ["valid_out_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170"],
          ["self.valid_out_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_input_global_wrapper_stencil_BANK_3":{
        "type":["Record",[
          ["ready_in_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171","BitIn"],
          ["valid_out_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171"],
          ["self.valid_out_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_input_global_wrapper_stencil_BANK_4":{
        "type":["Record",[
          ["ready_in_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172","BitIn"],
          ["valid_out_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172"],
          ["self.valid_out_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_input_global_wrapper_stencil_BANK_5":{
        "type":["Record",[
          ["ready_in_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173","BitIn"],
          ["valid_out_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173"],
          ["self.valid_out_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_input_global_wrapper_stencil_BANK_6":{
        "type":["Record",[
          ["ready_in_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175","BitIn"],
          ["valid_out_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175"],
          ["self.valid_out_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_input_global_wrapper_stencil_BANK_7":{
        "type":["Record",[
          ["ready_in_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174","BitIn"],
          ["valid_out_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174"],
          ["self.valid_out_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_0":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_1":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_10":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_11":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_12":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_13":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_14":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_15":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_16":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_17":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_18":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_19":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_2":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_20":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_21":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_22":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_23":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_24":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_25":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_26":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_27":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_28":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_29":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_3":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_30":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_31":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_32":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_33":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_34":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_35":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_36":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_37":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_38":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_39":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_4":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_40":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_41":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_42":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_43":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_44":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_45":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_46":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_47":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_48":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_49":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_5":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_50":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_51":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_52":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_53":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_54":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_55":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_56":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_57":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_58":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_59":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_6":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_60":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_61":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_62":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_63":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_7":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_8":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_9":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44","self.valid_in"]
        ]
      },
      "valid_bc_U2492_pt__U2493":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2496_pt__U2497":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2500_pt__U2501":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2504_pt__U2505":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2508_pt__U2509":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2512_pt__U2513":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2516_pt__U2517":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2520_pt__U2521":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2524_pt__U2525":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2528_pt__U2529":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2532_pt__U2533":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2536_pt__U2537":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2540_pt__U2541":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2544_pt__U2545":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2548_pt__U2549":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2552_pt__U2553":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2556_pt__U2557":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2560_pt__U2561":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2564_pt__U2565":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2568_pt__U2569":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2572_pt__U2573":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2576_pt__U2577":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2580_pt__U2581":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2584_pt__U2585":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2588_pt__U2589":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2592_pt__U2593":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2596_pt__U2597":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2600_pt__U2601":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2604_pt__U2605":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2608_pt__U2609":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2612_pt__U2613":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2616_pt__U2617":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2620_pt__U2621":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2624_pt__U2625":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2628_pt__U2629":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2632_pt__U2633":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2636_pt__U2637":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2640_pt__U2641":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2644_pt__U2645":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2648_pt__U2649":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2652_pt__U2653":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2656_pt__U2657":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2660_pt__U2661":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2664_pt__U2665":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2668_pt__U2669":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2672_pt__U2673":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2676_pt__U2677":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2680_pt__U2681":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2684_pt__U2685":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2688_pt__U2689":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2692_pt__U2693":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2696_pt__U2697":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2700_pt__U2701":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2704_pt__U2705":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2708_pt__U2709":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "valid_bc_U2712_pt__U2713":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
