Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/roboy/BikeToRikshaw/multilateral_triangulation/Quartus/soc_system.qsys --block-symbol-file --output-directory=/home/roboy/BikeToRikshaw/multilateral_triangulation/Quartus/soc_system --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading Quartus/soc_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Adding clock_divider_0 [clock_divider 1.0]
Progress: Parameterizing module clock_divider_0
Progress: Adding fpga_key [altera_avalon_pio 18.0]
Progress: Parameterizing module fpga_key
Progress: Adding fpga_led [altera_avalon_pio 18.0]
Progress: Parameterizing module fpga_led
Progress: Adding hps_0 [altera_hps 18.0]
Progress: Parameterizing module hps_0
Progress: Adding piezo_controller_0 [piezo_controller 1.0]
Progress: Parameterizing module piezo_controller_0
Progress: Adding realtime_clock_controll_0 [realtime_clock_controll 1.0]
Progress: Parameterizing module realtime_clock_controll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.fpga_key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/roboy/BikeToRikshaw/multilateral_triangulation/Quartus/soc_system.qsys --synthesis=VERILOG --output-directory=/home/roboy/BikeToRikshaw/multilateral_triangulation/Quartus/soc_system/synthesis --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading Quartus/soc_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Adding clock_divider_0 [clock_divider 1.0]
Progress: Parameterizing module clock_divider_0
Progress: Adding fpga_key [altera_avalon_pio 18.0]
Progress: Parameterizing module fpga_key
Progress: Adding fpga_led [altera_avalon_pio 18.0]
Progress: Parameterizing module fpga_led
Progress: Adding hps_0 [altera_hps 18.0]
Progress: Parameterizing module hps_0
Progress: Adding piezo_controller_0 [piezo_controller 1.0]
Progress: Parameterizing module piezo_controller_0
Progress: Adding realtime_clock_controll_0 [realtime_clock_controll 1.0]
Progress: Parameterizing module realtime_clock_controll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.fpga_key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: clock_divider_0: "soc_system" instantiated clock_divider "clock_divider_0"
Info: fpga_key: Starting RTL generation for module 'soc_system_fpga_key'
Info: fpga_key:   Generation command is [exec /home/roboy/intelFPGA/18.0/quartus/linux64/perl/bin/perl -I /home/roboy/intelFPGA/18.0/quartus/linux64/perl/lib -I /home/roboy/intelFPGA/18.0/quartus/sopc_builder/bin/europa -I /home/roboy/intelFPGA/18.0/quartus/sopc_builder/bin/perl_lib -I /home/roboy/intelFPGA/18.0/quartus/sopc_builder/bin -I /home/roboy/intelFPGA/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/roboy/intelFPGA/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/roboy/intelFPGA/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_fpga_key --dir=/tmp/alt7987_1796423341853675412.dir/0029_fpga_key_gen/ --quartus_dir=/home/roboy/intelFPGA/18.0/quartus --verilog --config=/tmp/alt7987_1796423341853675412.dir/0029_fpga_key_gen//soc_system_fpga_key_component_configuration.pl  --do_build_sim=0  ]
Info: fpga_key: Done RTL generation for module 'soc_system_fpga_key'
Info: fpga_key: "soc_system" instantiated altera_avalon_pio "fpga_key"
Info: fpga_led: Starting RTL generation for module 'soc_system_fpga_led'
Info: fpga_led:   Generation command is [exec /home/roboy/intelFPGA/18.0/quartus/linux64/perl/bin/perl -I /home/roboy/intelFPGA/18.0/quartus/linux64/perl/lib -I /home/roboy/intelFPGA/18.0/quartus/sopc_builder/bin/europa -I /home/roboy/intelFPGA/18.0/quartus/sopc_builder/bin/perl_lib -I /home/roboy/intelFPGA/18.0/quartus/sopc_builder/bin -I /home/roboy/intelFPGA/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/roboy/intelFPGA/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/roboy/intelFPGA/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_fpga_led --dir=/tmp/alt7987_1796423341853675412.dir/0030_fpga_led_gen/ --quartus_dir=/home/roboy/intelFPGA/18.0/quartus --verilog --config=/tmp/alt7987_1796423341853675412.dir/0030_fpga_led_gen//soc_system_fpga_led_component_configuration.pl  --do_build_sim=0  ]
Info: fpga_led: Done RTL generation for module 'soc_system_fpga_led'
Info: fpga_led: "soc_system" instantiated altera_avalon_pio "fpga_led"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: piezo_controller_0: "soc_system" instantiated piezo_controller "piezo_controller_0"
Info: realtime_clock_controll_0: "soc_system" instantiated realtime_clock_controll "realtime_clock_controll_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "soc_system" instantiated altera_irq_mapper "irq_mapper_001"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: realtime_clock_controll_0_avalon_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "realtime_clock_controll_0_avalon_slave_translator"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: realtime_clock_controll_0_avalon_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "realtime_clock_controll_0_avalon_slave_agent"
Info: realtime_clock_controll_0_avalon_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "realtime_clock_controll_0_avalon_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: hps_0_h2f_lw_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_lw_axi_master_wr_limiter"
Info: Reusing file /home/roboy/BikeToRikshaw/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: realtime_clock_controll_0_avalon_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "realtime_clock_controll_0_avalon_slave_burst_adapter"
Info: Reusing file /home/roboy/BikeToRikshaw/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/roboy/BikeToRikshaw/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/roboy/BikeToRikshaw/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: piezo_controller_0_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "piezo_controller_0_s1_rsp_width_adapter"
Info: Reusing file /home/roboy/BikeToRikshaw/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/roboy/BikeToRikshaw/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_003: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_003"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_003" instantiated error_adapter "error_adapter_0"
Info: soc_system: Done "soc_system" with 32 modules, 90 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
