
*** Running vivado
    with args -log CIA.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CIA.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source CIA.tcl -notrace
Command: synth_design -top CIA -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4288 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 836.535 ; gain = 233.324
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CIA' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/main.v:2]
INFO: [Synth 8-6157] synthesizing module 'TOD' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:24]
WARNING: [Synth 8-6090] variable 'tod_tick_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:76]
WARNING: [Synth 8-6090] variable 'tod_tick_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:78]
INFO: [Synth 8-155] case statement is not full and has no default [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:126]
INFO: [Synth 8-155] case statement is not full and has no default [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:144]
INFO: [Synth 8-6155] done synthesizing module 'TOD' (1#1) [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:24]
INFO: [Synth 8-6155] done synthesizing module 'CIA' (2#1) [F:/6526 CIA/6526 CIA.srcs/sources_1/new/main.v:2]
WARNING: [Synth 8-3331] design TOD has unconnected port phi2
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 909.262 ; gain = 306.051
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 909.262 ; gain = 306.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 909.262 ; gain = 306.051
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 909.262 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/6526 CIA/6526 CIA.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [F:/6526 CIA/6526 CIA.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/6526 CIA/6526 CIA.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CIA_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CIA_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1007.813 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1007.813 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1007.813 ; gain = 404.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1007.813 ; gain = 404.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1007.813 ; gain = 404.602
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "tod" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1007.813 ; gain = 404.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input     31 Bit        Muxes := 1     
	   6 Input     29 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 6     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 3     
	  11 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CIA 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 7     
+---Muxes : 
	  11 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 6     
Module TOD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input     31 Bit        Muxes := 1     
	   6 Input     29 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 6     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'tod1/tod_latch_reg[29]' (FDRE_1) to 'tod1/tod_latch_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tod1/tod_latch_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tod1/tod_latch_reg[28] )
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'tod1/tod_reg[28]__0/Q' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:49]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:49]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:49]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'tod1/tod_run_reg__0/Q' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:64]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'VCC' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:64]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:64]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1007.813 ; gain = 404.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1007.813 ; gain = 404.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1007.813 ; gain = 404.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1009.359 ; gain = 406.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 1016.137 ; gain = 412.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 1016.137 ; gain = 412.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tod1/tod[27] with 1st driver pin 'tod1/tod_reg[27]__0/Q' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:49]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tod1/tod[27] with 2nd driver pin 'tod1/tod_reg[27]/Q' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:129]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tod1/tod[26] with 1st driver pin 'tod1/tod_reg[26]__0/Q' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:49]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tod1/tod[26] with 2nd driver pin 'tod1/tod_reg[26]/Q' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:129]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tod1/tod[25] with 1st driver pin 'tod1/tod_reg[25]__0/Q' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:49]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tod1/tod[25] with 2nd driver pin 'tod1/tod_reg[25]/Q' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:129]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tod1/tod[24] with 1st driver pin 'tod1/tod_reg[24]__0/Q' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:49]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tod1/tod[24] with 2nd driver pin 'tod1/tod_reg[24]/Q' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:129]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tod1/tod[23] with 1st driver pin 'tod1/tod_reg[23]__0/Q' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:49]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tod1/tod[23] with 2nd driver pin 'tod1/tod_reg[23]/Q' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:129]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tod1/tod[22] with 1st driver pin 'tod1/tod_reg[22]__0/Q' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:49]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tod1/tod[22] with 2nd driver pin 'tod1/tod_reg[22]/Q' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:129]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tod1/tod[21] with 1st driver pin 'tod1/tod_reg[21]__0/Q' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:49]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tod1/tod[21] with 2nd driver pin 'tod1/tod_reg[21]/Q' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:129]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tod1/tod[20] with 1st driver pin 'tod1/tod_reg[20]__0/Q' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:49]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tod1/tod[20] with 2nd driver pin 'tod1/tod_reg[20]/Q' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:129]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tod1/tod[19] with 1st driver pin 'tod1/tod_reg[19]__0/Q' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:49]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tod1/tod[19] with 2nd driver pin 'tod1/tod_reg[19]/Q' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:129]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tod1/tod[18] with 1st driver pin 'tod1/tod_reg[18]__0/Q' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:49]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tod1/tod[18] with 2nd driver pin 'tod1/tod_reg[18]/Q' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:129]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tod1/tod[17] with 1st driver pin 'tod1/tod_reg[17]__0/Q' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:49]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tod1/tod[17] with 2nd driver pin 'tod1/tod_reg[17]/Q' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:129]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tod1/tod[16] with 1st driver pin 'tod1/tod_reg[16]__0/Q' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:49]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tod1/tod[16] with 2nd driver pin 'tod1/tod_reg[16]/Q' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:129]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tod1/tod[15] with 1st driver pin 'tod1/tod_reg[15]__0/Q' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:49]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tod1/tod[15] with 2nd driver pin 'tod1/tod_reg[15]/Q' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:129]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tod1/tod[14] with 1st driver pin 'tod1/tod_reg[14]__0/Q' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:49]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tod1/tod[14] with 2nd driver pin 'tod1/tod_reg[14]/Q' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:129]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tod1/tod[13] with 1st driver pin 'tod1/tod_reg[13]__0/Q' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:49]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tod1/tod[13] with 2nd driver pin 'tod1/tod_reg[13]/Q' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:129]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tod1/tod[12] with 1st driver pin 'tod1/tod_reg[12]__0/Q' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:49]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tod1/tod[12] with 2nd driver pin 'tod1/tod_reg[12]/Q' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:129]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tod1/tod[11] with 1st driver pin 'tod1/tod_reg[11]__0/Q' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:49]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tod1/tod[11] with 2nd driver pin 'tod1/tod_reg[11]/Q' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:129]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tod1/tod[10] with 1st driver pin 'tod1/tod_reg[10]__0/Q' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:49]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tod1/tod[10] with 2nd driver pin 'tod1/tod_reg[10]/Q' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:129]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tod1/tod[9] with 1st driver pin 'tod1/tod_reg[9]__0/Q' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:49]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tod1/tod[9] with 2nd driver pin 'tod1/tod_reg[9]/Q' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:129]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tod1/tod[8] with 1st driver pin 'tod1/tod_reg[8]__0/Q' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:49]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tod1/tod[8] with 2nd driver pin 'tod1/tod_reg[8]/Q' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:129]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tod1/tod[7] with 1st driver pin 'tod1/tod_reg[7]__0/Q' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:49]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tod1/tod[7] with 2nd driver pin 'tod1/tod_reg[7]/Q' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:129]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tod1/tod[6] with 1st driver pin 'tod1/tod_reg[6]__0/Q' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:49]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tod1/tod[6] with 2nd driver pin 'tod1/tod_reg[6]/Q' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:129]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tod1/tod[5] with 1st driver pin 'tod1/tod_reg[5]__0/Q' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:49]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tod1/tod[5] with 2nd driver pin 'tod1/tod_reg[5]/Q' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:129]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tod1/tod[4] with 1st driver pin 'tod1/tod_reg[4]__0/Q' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:49]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tod1/tod[4] with 2nd driver pin 'tod1/tod_reg[4]/Q' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:129]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tod1/tod[3] with 1st driver pin 'tod1/tod_reg[3]__0/Q' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:49]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tod1/tod[3] with 2nd driver pin 'tod1/tod_reg[3]/Q' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:129]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tod1/tod[2] with 1st driver pin 'tod1/tod_reg[2]__0/Q' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:49]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tod1/tod[2] with 2nd driver pin 'tod1/tod_reg[2]/Q' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:129]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tod1/tod[1] with 1st driver pin 'tod1/tod_reg[1]__0/Q' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:49]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tod1/tod[1] with 2nd driver pin 'tod1/tod_reg[1]/Q' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:129]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tod1/tod[0] with 1st driver pin 'tod1/tod_reg[0]__0/Q' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:49]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tod1/tod[0] with 2nd driver pin 'tod1/tod_reg[0]/Q' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:129]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tod1/pm with 1st driver pin 'tod1/pm_reg__0/Q' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:67]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tod1/pm with 2nd driver pin 'tod1/pm_reg/Q' [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:137]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|       29|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 1016.137 ; gain = 412.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 1016.137 ; gain = 412.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 1016.137 ; gain = 412.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 1016.137 ; gain = 412.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     3|
|2     |LUT1 |     2|
|3     |LUT2 |     2|
|4     |LUT3 |     2|
|5     |LUT4 |    16|
|6     |LUT5 |    23|
|7     |LUT6 |    34|
|8     |FDRE |   146|
|9     |IBUF |    33|
|10    |OBUF |    40|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   301|
|2     |  tod1   |TOD    |   153|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 1016.137 ; gain = 412.926
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 64 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 1016.137 ; gain = 314.375
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 1016.137 ; gain = 412.926
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1026.469 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1028.324 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 3 Warnings, 64 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1028.324 ; gain = 721.426
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1028.324 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/6526 CIA/6526 CIA.runs/synth_1/CIA.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CIA_utilization_synth.rpt -pb CIA_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb 10 05:28:31 2020...
