vendor_name = ModelSim
source_file = 1, /home/geek-at-work/Desktop/EE-309-Project-2-Final/DataMemory.vhd
source_file = 1, /home/geek-at-work/Desktop/EE-309-Project-2-Final/ZeroHazardRR.vhd
source_file = 1, /home/geek-at-work/Desktop/EE-309-Project-2-Final/WriteBack.vhd
source_file = 1, /home/geek-at-work/Desktop/EE-309-Project-2-Final/UpdatePC.vhd
source_file = 1, /home/geek-at-work/Desktop/EE-309-Project-2-Final/threeBitRegister.vhd
source_file = 1, /home/geek-at-work/Desktop/EE-309-Project-2-Final/sixteenBitRegister.vhd
source_file = 1, /home/geek-at-work/Desktop/EE-309-Project-2-Final/SignExtended9spl.vhd
source_file = 1, /home/geek-at-work/Desktop/EE-309-Project-2-Final/SignExtended9.vhd
source_file = 1, /home/geek-at-work/Desktop/EE-309-Project-2-Final/SignExtended6.vhd
source_file = 1, /home/geek-at-work/Desktop/EE-309-Project-2-Final/SignalsCheckWB.vhd
source_file = 1, /home/geek-at-work/Desktop/EE-309-Project-2-Final/SignalsCheckRR.vhd
source_file = 1, /home/geek-at-work/Desktop/EE-309-Project-2-Final/SignalsCheckMA.vhd
source_file = 1, /home/geek-at-work/Desktop/EE-309-Project-2-Final/SignalsCheckEX.vhd
source_file = 1, /home/geek-at-work/Desktop/EE-309-Project-2-Final/registerFileAccess.vhd
source_file = 1, /home/geek-at-work/Desktop/EE-309-Project-2-Final/oneBitRegister.vhd
source_file = 1, /home/geek-at-work/Desktop/EE-309-Project-2-Final/oneBitModifiedRegister.vhd
source_file = 1, /home/geek-at-work/Desktop/EE-309-Project-2-Final/MemoryAccess.vhd
source_file = 1, /home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd
source_file = 1, /home/geek-at-work/Desktop/EE-309-Project-2-Final/InstructionFetch.vhd
source_file = 1, /home/geek-at-work/Desktop/EE-309-Project-2-Final/InstructionDecode.vhd
source_file = 1, /home/geek-at-work/Desktop/EE-309-Project-2-Final/getcarry.vhd
source_file = 1, /home/geek-at-work/Desktop/EE-309-Project-2-Final/DataSelector.vhd
source_file = 1, /home/geek-at-work/Desktop/EE-309-Project-2-Final/DataHazardRR.vhd
source_file = 1, /home/geek-at-work/Desktop/EE-309-Project-2-Final/DataHazardEX.vhd
source_file = 1, /home/geek-at-work/Desktop/EE-309-Project-2-Final/conditionalSixteenBitRegister.vhd
source_file = 1, /home/geek-at-work/Desktop/EE-309-Project-2-Final/CodeMemory.vhd
source_file = 1, /home/geek-at-work/Desktop/EE-309-Project-2-Final/CheckStall.vhd
source_file = 1, /home/geek-at-work/Desktop/EE-309-Project-2-Final/ALU.vhd
source_file = 1, /home/geek-at-work/intelFPGA_lite/17.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/geek-at-work/intelFPGA_lite/17.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/geek-at-work/intelFPGA_lite/17.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/geek-at-work/intelFPGA_lite/17.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/geek-at-work/Desktop/EE-309-Project-2-Final/GetMAZero.vhd
design_name = hard_block
design_name = Pipelined_IITB_RISC
instance = comp, \clock~input\, clock~input, Pipelined_IITB_RISC, 1
instance = comp, \clear~input\, clear~input, Pipelined_IITB_RISC, 1
