a) No. of transistors to double    b) No. of transistors to drop    c) No. of processors to double    d) No. of processors to drop    e) The future
a) DeMoore    b) Von Neuman    c) Turing Architecture    d) Charles Architecture    e) ENIAC Architecture
a) inputs    b) saving data    c) cpu instructions    d) memory instructions    e) the operations over data
a) adds numbers    b)operations    c) handles instructions    d) seperates physical memory and instructions    e) seperates data
a) Harvard    b) Hybrid Harvard    c) Von Neuman    d) Hybrid Von Neuman    e) Turing Architecture
a) Intel Premium series    b) IBM PowerPC    c) Sun SPARC    d) MIPS R5000    e) AMD Intel 80386
a) CPU    b) Memory    c) Compiler    d) Cooler    e) Inputs
a) Instruction    b) Low level language    c) More Virtual memory    d) More physical memory    e) More processors per chip
a) Input Set Application    b) Intro set Application    c) Input Set Architecture    d) Instruction Set Architecture    e) Instruction Save Architecture
a) 21    b) 32    c) 64    d) 128    e) 15
