
heralink-devkit-g070.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a1fc  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001f0  0800a2bc  0800a2bc  0001a2bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a4ac  0800a4ac  0002006c  2**0
                  CONTENTS
  4 .ARM          00000000  0800a4ac  0800a4ac  0002006c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a4ac  0800a4ac  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a4ac  0800a4ac  0001a4ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a4b0  0800a4b0  0001a4b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  0800a4b4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001fd4  20000070  0800a520  00020070  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20002044  0800a520  00022044  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002464f  00000000  00000000  000200d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005914  00000000  00000000  00044726  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001de8  00000000  00000000  0004a040  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001701  00000000  00000000  0004be28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001c478  00000000  00000000  0004d529  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00026f98  00000000  00000000  000699a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a7347  00000000  00000000  00090939  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006d8c  00000000  00000000  00137c80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  0013ea0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800a2a4 	.word	0x0800a2a4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	0800a2a4 	.word	0x0800a2a4

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	; 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	; 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			; (mov r8, r8)

080003f4 <__aeabi_f2uiz>:
 80003f4:	219e      	movs	r1, #158	; 0x9e
 80003f6:	b510      	push	{r4, lr}
 80003f8:	05c9      	lsls	r1, r1, #23
 80003fa:	1c04      	adds	r4, r0, #0
 80003fc:	f000 fcbc 	bl	8000d78 <__aeabi_fcmpge>
 8000400:	2800      	cmp	r0, #0
 8000402:	d103      	bne.n	800040c <__aeabi_f2uiz+0x18>
 8000404:	1c20      	adds	r0, r4, #0
 8000406:	f000 fc15 	bl	8000c34 <__aeabi_f2iz>
 800040a:	bd10      	pop	{r4, pc}
 800040c:	219e      	movs	r1, #158	; 0x9e
 800040e:	1c20      	adds	r0, r4, #0
 8000410:	05c9      	lsls	r1, r1, #23
 8000412:	f000 fa6f 	bl	80008f4 <__aeabi_fsub>
 8000416:	f000 fc0d 	bl	8000c34 <__aeabi_f2iz>
 800041a:	2380      	movs	r3, #128	; 0x80
 800041c:	061b      	lsls	r3, r3, #24
 800041e:	469c      	mov	ip, r3
 8000420:	4460      	add	r0, ip
 8000422:	e7f2      	b.n	800040a <__aeabi_f2uiz+0x16>

08000424 <__aeabi_fdiv>:
 8000424:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000426:	464f      	mov	r7, r9
 8000428:	4646      	mov	r6, r8
 800042a:	46d6      	mov	lr, sl
 800042c:	0245      	lsls	r5, r0, #9
 800042e:	b5c0      	push	{r6, r7, lr}
 8000430:	0047      	lsls	r7, r0, #1
 8000432:	1c0c      	adds	r4, r1, #0
 8000434:	0a6d      	lsrs	r5, r5, #9
 8000436:	0e3f      	lsrs	r7, r7, #24
 8000438:	0fc6      	lsrs	r6, r0, #31
 800043a:	2f00      	cmp	r7, #0
 800043c:	d100      	bne.n	8000440 <__aeabi_fdiv+0x1c>
 800043e:	e06f      	b.n	8000520 <__aeabi_fdiv+0xfc>
 8000440:	2fff      	cmp	r7, #255	; 0xff
 8000442:	d100      	bne.n	8000446 <__aeabi_fdiv+0x22>
 8000444:	e074      	b.n	8000530 <__aeabi_fdiv+0x10c>
 8000446:	2300      	movs	r3, #0
 8000448:	2280      	movs	r2, #128	; 0x80
 800044a:	4699      	mov	r9, r3
 800044c:	469a      	mov	sl, r3
 800044e:	00ed      	lsls	r5, r5, #3
 8000450:	04d2      	lsls	r2, r2, #19
 8000452:	4315      	orrs	r5, r2
 8000454:	3f7f      	subs	r7, #127	; 0x7f
 8000456:	0263      	lsls	r3, r4, #9
 8000458:	0a5b      	lsrs	r3, r3, #9
 800045a:	4698      	mov	r8, r3
 800045c:	0063      	lsls	r3, r4, #1
 800045e:	0e1b      	lsrs	r3, r3, #24
 8000460:	0fe4      	lsrs	r4, r4, #31
 8000462:	2b00      	cmp	r3, #0
 8000464:	d04d      	beq.n	8000502 <__aeabi_fdiv+0xde>
 8000466:	2bff      	cmp	r3, #255	; 0xff
 8000468:	d045      	beq.n	80004f6 <__aeabi_fdiv+0xd2>
 800046a:	4642      	mov	r2, r8
 800046c:	2180      	movs	r1, #128	; 0x80
 800046e:	00d2      	lsls	r2, r2, #3
 8000470:	04c9      	lsls	r1, r1, #19
 8000472:	4311      	orrs	r1, r2
 8000474:	4688      	mov	r8, r1
 8000476:	2200      	movs	r2, #0
 8000478:	3b7f      	subs	r3, #127	; 0x7f
 800047a:	0031      	movs	r1, r6
 800047c:	1aff      	subs	r7, r7, r3
 800047e:	464b      	mov	r3, r9
 8000480:	4061      	eors	r1, r4
 8000482:	b2c9      	uxtb	r1, r1
 8000484:	2b0f      	cmp	r3, #15
 8000486:	d900      	bls.n	800048a <__aeabi_fdiv+0x66>
 8000488:	e0b8      	b.n	80005fc <__aeabi_fdiv+0x1d8>
 800048a:	4870      	ldr	r0, [pc, #448]	; (800064c <__aeabi_fdiv+0x228>)
 800048c:	009b      	lsls	r3, r3, #2
 800048e:	58c3      	ldr	r3, [r0, r3]
 8000490:	469f      	mov	pc, r3
 8000492:	2300      	movs	r3, #0
 8000494:	4698      	mov	r8, r3
 8000496:	0026      	movs	r6, r4
 8000498:	4645      	mov	r5, r8
 800049a:	4692      	mov	sl, r2
 800049c:	4653      	mov	r3, sl
 800049e:	2b02      	cmp	r3, #2
 80004a0:	d100      	bne.n	80004a4 <__aeabi_fdiv+0x80>
 80004a2:	e08d      	b.n	80005c0 <__aeabi_fdiv+0x19c>
 80004a4:	2b03      	cmp	r3, #3
 80004a6:	d100      	bne.n	80004aa <__aeabi_fdiv+0x86>
 80004a8:	e0a1      	b.n	80005ee <__aeabi_fdiv+0x1ca>
 80004aa:	2b01      	cmp	r3, #1
 80004ac:	d018      	beq.n	80004e0 <__aeabi_fdiv+0xbc>
 80004ae:	003b      	movs	r3, r7
 80004b0:	337f      	adds	r3, #127	; 0x7f
 80004b2:	2b00      	cmp	r3, #0
 80004b4:	dd6d      	ble.n	8000592 <__aeabi_fdiv+0x16e>
 80004b6:	076a      	lsls	r2, r5, #29
 80004b8:	d004      	beq.n	80004c4 <__aeabi_fdiv+0xa0>
 80004ba:	220f      	movs	r2, #15
 80004bc:	402a      	ands	r2, r5
 80004be:	2a04      	cmp	r2, #4
 80004c0:	d000      	beq.n	80004c4 <__aeabi_fdiv+0xa0>
 80004c2:	3504      	adds	r5, #4
 80004c4:	012a      	lsls	r2, r5, #4
 80004c6:	d503      	bpl.n	80004d0 <__aeabi_fdiv+0xac>
 80004c8:	4b61      	ldr	r3, [pc, #388]	; (8000650 <__aeabi_fdiv+0x22c>)
 80004ca:	401d      	ands	r5, r3
 80004cc:	003b      	movs	r3, r7
 80004ce:	3380      	adds	r3, #128	; 0x80
 80004d0:	2bfe      	cmp	r3, #254	; 0xfe
 80004d2:	dd00      	ble.n	80004d6 <__aeabi_fdiv+0xb2>
 80004d4:	e074      	b.n	80005c0 <__aeabi_fdiv+0x19c>
 80004d6:	01aa      	lsls	r2, r5, #6
 80004d8:	0a52      	lsrs	r2, r2, #9
 80004da:	b2d8      	uxtb	r0, r3
 80004dc:	e002      	b.n	80004e4 <__aeabi_fdiv+0xc0>
 80004de:	000e      	movs	r6, r1
 80004e0:	2000      	movs	r0, #0
 80004e2:	2200      	movs	r2, #0
 80004e4:	05c0      	lsls	r0, r0, #23
 80004e6:	07f6      	lsls	r6, r6, #31
 80004e8:	4310      	orrs	r0, r2
 80004ea:	4330      	orrs	r0, r6
 80004ec:	bce0      	pop	{r5, r6, r7}
 80004ee:	46ba      	mov	sl, r7
 80004f0:	46b1      	mov	r9, r6
 80004f2:	46a8      	mov	r8, r5
 80004f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004f6:	4643      	mov	r3, r8
 80004f8:	2b00      	cmp	r3, #0
 80004fa:	d13f      	bne.n	800057c <__aeabi_fdiv+0x158>
 80004fc:	2202      	movs	r2, #2
 80004fe:	3fff      	subs	r7, #255	; 0xff
 8000500:	e003      	b.n	800050a <__aeabi_fdiv+0xe6>
 8000502:	4643      	mov	r3, r8
 8000504:	2b00      	cmp	r3, #0
 8000506:	d12d      	bne.n	8000564 <__aeabi_fdiv+0x140>
 8000508:	2201      	movs	r2, #1
 800050a:	0031      	movs	r1, r6
 800050c:	464b      	mov	r3, r9
 800050e:	4061      	eors	r1, r4
 8000510:	b2c9      	uxtb	r1, r1
 8000512:	4313      	orrs	r3, r2
 8000514:	2b0f      	cmp	r3, #15
 8000516:	d838      	bhi.n	800058a <__aeabi_fdiv+0x166>
 8000518:	484e      	ldr	r0, [pc, #312]	; (8000654 <__aeabi_fdiv+0x230>)
 800051a:	009b      	lsls	r3, r3, #2
 800051c:	58c3      	ldr	r3, [r0, r3]
 800051e:	469f      	mov	pc, r3
 8000520:	2d00      	cmp	r5, #0
 8000522:	d113      	bne.n	800054c <__aeabi_fdiv+0x128>
 8000524:	2304      	movs	r3, #4
 8000526:	4699      	mov	r9, r3
 8000528:	3b03      	subs	r3, #3
 800052a:	2700      	movs	r7, #0
 800052c:	469a      	mov	sl, r3
 800052e:	e792      	b.n	8000456 <__aeabi_fdiv+0x32>
 8000530:	2d00      	cmp	r5, #0
 8000532:	d105      	bne.n	8000540 <__aeabi_fdiv+0x11c>
 8000534:	2308      	movs	r3, #8
 8000536:	4699      	mov	r9, r3
 8000538:	3b06      	subs	r3, #6
 800053a:	27ff      	movs	r7, #255	; 0xff
 800053c:	469a      	mov	sl, r3
 800053e:	e78a      	b.n	8000456 <__aeabi_fdiv+0x32>
 8000540:	230c      	movs	r3, #12
 8000542:	4699      	mov	r9, r3
 8000544:	3b09      	subs	r3, #9
 8000546:	27ff      	movs	r7, #255	; 0xff
 8000548:	469a      	mov	sl, r3
 800054a:	e784      	b.n	8000456 <__aeabi_fdiv+0x32>
 800054c:	0028      	movs	r0, r5
 800054e:	f000 fc1d 	bl	8000d8c <__clzsi2>
 8000552:	2776      	movs	r7, #118	; 0x76
 8000554:	1f43      	subs	r3, r0, #5
 8000556:	409d      	lsls	r5, r3
 8000558:	2300      	movs	r3, #0
 800055a:	427f      	negs	r7, r7
 800055c:	4699      	mov	r9, r3
 800055e:	469a      	mov	sl, r3
 8000560:	1a3f      	subs	r7, r7, r0
 8000562:	e778      	b.n	8000456 <__aeabi_fdiv+0x32>
 8000564:	4640      	mov	r0, r8
 8000566:	f000 fc11 	bl	8000d8c <__clzsi2>
 800056a:	4642      	mov	r2, r8
 800056c:	1f43      	subs	r3, r0, #5
 800056e:	409a      	lsls	r2, r3
 8000570:	2376      	movs	r3, #118	; 0x76
 8000572:	425b      	negs	r3, r3
 8000574:	4690      	mov	r8, r2
 8000576:	1a1b      	subs	r3, r3, r0
 8000578:	2200      	movs	r2, #0
 800057a:	e77e      	b.n	800047a <__aeabi_fdiv+0x56>
 800057c:	2303      	movs	r3, #3
 800057e:	464a      	mov	r2, r9
 8000580:	431a      	orrs	r2, r3
 8000582:	4691      	mov	r9, r2
 8000584:	33fc      	adds	r3, #252	; 0xfc
 8000586:	2203      	movs	r2, #3
 8000588:	e777      	b.n	800047a <__aeabi_fdiv+0x56>
 800058a:	000e      	movs	r6, r1
 800058c:	20ff      	movs	r0, #255	; 0xff
 800058e:	2200      	movs	r2, #0
 8000590:	e7a8      	b.n	80004e4 <__aeabi_fdiv+0xc0>
 8000592:	2201      	movs	r2, #1
 8000594:	1ad3      	subs	r3, r2, r3
 8000596:	2b1b      	cmp	r3, #27
 8000598:	dca2      	bgt.n	80004e0 <__aeabi_fdiv+0xbc>
 800059a:	379e      	adds	r7, #158	; 0x9e
 800059c:	002a      	movs	r2, r5
 800059e:	40bd      	lsls	r5, r7
 80005a0:	40da      	lsrs	r2, r3
 80005a2:	1e6b      	subs	r3, r5, #1
 80005a4:	419d      	sbcs	r5, r3
 80005a6:	4315      	orrs	r5, r2
 80005a8:	076a      	lsls	r2, r5, #29
 80005aa:	d004      	beq.n	80005b6 <__aeabi_fdiv+0x192>
 80005ac:	220f      	movs	r2, #15
 80005ae:	402a      	ands	r2, r5
 80005b0:	2a04      	cmp	r2, #4
 80005b2:	d000      	beq.n	80005b6 <__aeabi_fdiv+0x192>
 80005b4:	3504      	adds	r5, #4
 80005b6:	016a      	lsls	r2, r5, #5
 80005b8:	d544      	bpl.n	8000644 <__aeabi_fdiv+0x220>
 80005ba:	2001      	movs	r0, #1
 80005bc:	2200      	movs	r2, #0
 80005be:	e791      	b.n	80004e4 <__aeabi_fdiv+0xc0>
 80005c0:	20ff      	movs	r0, #255	; 0xff
 80005c2:	2200      	movs	r2, #0
 80005c4:	e78e      	b.n	80004e4 <__aeabi_fdiv+0xc0>
 80005c6:	2280      	movs	r2, #128	; 0x80
 80005c8:	2600      	movs	r6, #0
 80005ca:	20ff      	movs	r0, #255	; 0xff
 80005cc:	03d2      	lsls	r2, r2, #15
 80005ce:	e789      	b.n	80004e4 <__aeabi_fdiv+0xc0>
 80005d0:	2300      	movs	r3, #0
 80005d2:	4698      	mov	r8, r3
 80005d4:	2280      	movs	r2, #128	; 0x80
 80005d6:	03d2      	lsls	r2, r2, #15
 80005d8:	4215      	tst	r5, r2
 80005da:	d008      	beq.n	80005ee <__aeabi_fdiv+0x1ca>
 80005dc:	4643      	mov	r3, r8
 80005de:	4213      	tst	r3, r2
 80005e0:	d105      	bne.n	80005ee <__aeabi_fdiv+0x1ca>
 80005e2:	431a      	orrs	r2, r3
 80005e4:	0252      	lsls	r2, r2, #9
 80005e6:	0026      	movs	r6, r4
 80005e8:	20ff      	movs	r0, #255	; 0xff
 80005ea:	0a52      	lsrs	r2, r2, #9
 80005ec:	e77a      	b.n	80004e4 <__aeabi_fdiv+0xc0>
 80005ee:	2280      	movs	r2, #128	; 0x80
 80005f0:	03d2      	lsls	r2, r2, #15
 80005f2:	432a      	orrs	r2, r5
 80005f4:	0252      	lsls	r2, r2, #9
 80005f6:	20ff      	movs	r0, #255	; 0xff
 80005f8:	0a52      	lsrs	r2, r2, #9
 80005fa:	e773      	b.n	80004e4 <__aeabi_fdiv+0xc0>
 80005fc:	4642      	mov	r2, r8
 80005fe:	016b      	lsls	r3, r5, #5
 8000600:	0155      	lsls	r5, r2, #5
 8000602:	42ab      	cmp	r3, r5
 8000604:	d21a      	bcs.n	800063c <__aeabi_fdiv+0x218>
 8000606:	201b      	movs	r0, #27
 8000608:	2200      	movs	r2, #0
 800060a:	3f01      	subs	r7, #1
 800060c:	2601      	movs	r6, #1
 800060e:	001c      	movs	r4, r3
 8000610:	0052      	lsls	r2, r2, #1
 8000612:	005b      	lsls	r3, r3, #1
 8000614:	2c00      	cmp	r4, #0
 8000616:	db01      	blt.n	800061c <__aeabi_fdiv+0x1f8>
 8000618:	429d      	cmp	r5, r3
 800061a:	d801      	bhi.n	8000620 <__aeabi_fdiv+0x1fc>
 800061c:	1b5b      	subs	r3, r3, r5
 800061e:	4332      	orrs	r2, r6
 8000620:	3801      	subs	r0, #1
 8000622:	2800      	cmp	r0, #0
 8000624:	d1f3      	bne.n	800060e <__aeabi_fdiv+0x1ea>
 8000626:	1e58      	subs	r0, r3, #1
 8000628:	4183      	sbcs	r3, r0
 800062a:	4313      	orrs	r3, r2
 800062c:	001d      	movs	r5, r3
 800062e:	003b      	movs	r3, r7
 8000630:	337f      	adds	r3, #127	; 0x7f
 8000632:	000e      	movs	r6, r1
 8000634:	2b00      	cmp	r3, #0
 8000636:	dd00      	ble.n	800063a <__aeabi_fdiv+0x216>
 8000638:	e73d      	b.n	80004b6 <__aeabi_fdiv+0x92>
 800063a:	e7aa      	b.n	8000592 <__aeabi_fdiv+0x16e>
 800063c:	201a      	movs	r0, #26
 800063e:	2201      	movs	r2, #1
 8000640:	1b5b      	subs	r3, r3, r5
 8000642:	e7e3      	b.n	800060c <__aeabi_fdiv+0x1e8>
 8000644:	01aa      	lsls	r2, r5, #6
 8000646:	2000      	movs	r0, #0
 8000648:	0a52      	lsrs	r2, r2, #9
 800064a:	e74b      	b.n	80004e4 <__aeabi_fdiv+0xc0>
 800064c:	0800a304 	.word	0x0800a304
 8000650:	f7ffffff 	.word	0xf7ffffff
 8000654:	0800a344 	.word	0x0800a344

08000658 <__aeabi_fmul>:
 8000658:	0243      	lsls	r3, r0, #9
 800065a:	0a5b      	lsrs	r3, r3, #9
 800065c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800065e:	464f      	mov	r7, r9
 8000660:	4646      	mov	r6, r8
 8000662:	4699      	mov	r9, r3
 8000664:	46d6      	mov	lr, sl
 8000666:	0fc3      	lsrs	r3, r0, #31
 8000668:	0045      	lsls	r5, r0, #1
 800066a:	4698      	mov	r8, r3
 800066c:	b5c0      	push	{r6, r7, lr}
 800066e:	464b      	mov	r3, r9
 8000670:	1c0f      	adds	r7, r1, #0
 8000672:	0e2d      	lsrs	r5, r5, #24
 8000674:	d100      	bne.n	8000678 <__aeabi_fmul+0x20>
 8000676:	e0cb      	b.n	8000810 <__aeabi_fmul+0x1b8>
 8000678:	2dff      	cmp	r5, #255	; 0xff
 800067a:	d100      	bne.n	800067e <__aeabi_fmul+0x26>
 800067c:	e0cf      	b.n	800081e <__aeabi_fmul+0x1c6>
 800067e:	2280      	movs	r2, #128	; 0x80
 8000680:	00db      	lsls	r3, r3, #3
 8000682:	04d2      	lsls	r2, r2, #19
 8000684:	431a      	orrs	r2, r3
 8000686:	2300      	movs	r3, #0
 8000688:	4691      	mov	r9, r2
 800068a:	2600      	movs	r6, #0
 800068c:	469a      	mov	sl, r3
 800068e:	3d7f      	subs	r5, #127	; 0x7f
 8000690:	027c      	lsls	r4, r7, #9
 8000692:	007b      	lsls	r3, r7, #1
 8000694:	0a64      	lsrs	r4, r4, #9
 8000696:	0e1b      	lsrs	r3, r3, #24
 8000698:	0fff      	lsrs	r7, r7, #31
 800069a:	2b00      	cmp	r3, #0
 800069c:	d100      	bne.n	80006a0 <__aeabi_fmul+0x48>
 800069e:	e0a9      	b.n	80007f4 <__aeabi_fmul+0x19c>
 80006a0:	2bff      	cmp	r3, #255	; 0xff
 80006a2:	d011      	beq.n	80006c8 <__aeabi_fmul+0x70>
 80006a4:	2280      	movs	r2, #128	; 0x80
 80006a6:	00e4      	lsls	r4, r4, #3
 80006a8:	04d2      	lsls	r2, r2, #19
 80006aa:	4314      	orrs	r4, r2
 80006ac:	4642      	mov	r2, r8
 80006ae:	3b7f      	subs	r3, #127	; 0x7f
 80006b0:	195b      	adds	r3, r3, r5
 80006b2:	407a      	eors	r2, r7
 80006b4:	2000      	movs	r0, #0
 80006b6:	b2d2      	uxtb	r2, r2
 80006b8:	1c5d      	adds	r5, r3, #1
 80006ba:	2e0a      	cmp	r6, #10
 80006bc:	dd13      	ble.n	80006e6 <__aeabi_fmul+0x8e>
 80006be:	003a      	movs	r2, r7
 80006c0:	2e0b      	cmp	r6, #11
 80006c2:	d047      	beq.n	8000754 <__aeabi_fmul+0xfc>
 80006c4:	4647      	mov	r7, r8
 80006c6:	e03f      	b.n	8000748 <__aeabi_fmul+0xf0>
 80006c8:	002b      	movs	r3, r5
 80006ca:	33ff      	adds	r3, #255	; 0xff
 80006cc:	2c00      	cmp	r4, #0
 80006ce:	d11e      	bne.n	800070e <__aeabi_fmul+0xb6>
 80006d0:	2202      	movs	r2, #2
 80006d2:	4316      	orrs	r6, r2
 80006d4:	4642      	mov	r2, r8
 80006d6:	3501      	adds	r5, #1
 80006d8:	407a      	eors	r2, r7
 80006da:	b2d2      	uxtb	r2, r2
 80006dc:	35ff      	adds	r5, #255	; 0xff
 80006de:	2e0a      	cmp	r6, #10
 80006e0:	dd00      	ble.n	80006e4 <__aeabi_fmul+0x8c>
 80006e2:	e0e4      	b.n	80008ae <__aeabi_fmul+0x256>
 80006e4:	2002      	movs	r0, #2
 80006e6:	2e02      	cmp	r6, #2
 80006e8:	dc1c      	bgt.n	8000724 <__aeabi_fmul+0xcc>
 80006ea:	3e01      	subs	r6, #1
 80006ec:	2e01      	cmp	r6, #1
 80006ee:	d842      	bhi.n	8000776 <__aeabi_fmul+0x11e>
 80006f0:	2802      	cmp	r0, #2
 80006f2:	d03d      	beq.n	8000770 <__aeabi_fmul+0x118>
 80006f4:	2801      	cmp	r0, #1
 80006f6:	d166      	bne.n	80007c6 <__aeabi_fmul+0x16e>
 80006f8:	2000      	movs	r0, #0
 80006fa:	2100      	movs	r1, #0
 80006fc:	05c0      	lsls	r0, r0, #23
 80006fe:	4308      	orrs	r0, r1
 8000700:	07d2      	lsls	r2, r2, #31
 8000702:	4310      	orrs	r0, r2
 8000704:	bce0      	pop	{r5, r6, r7}
 8000706:	46ba      	mov	sl, r7
 8000708:	46b1      	mov	r9, r6
 800070a:	46a8      	mov	r8, r5
 800070c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800070e:	2203      	movs	r2, #3
 8000710:	4316      	orrs	r6, r2
 8000712:	4642      	mov	r2, r8
 8000714:	3501      	adds	r5, #1
 8000716:	407a      	eors	r2, r7
 8000718:	b2d2      	uxtb	r2, r2
 800071a:	35ff      	adds	r5, #255	; 0xff
 800071c:	2e0a      	cmp	r6, #10
 800071e:	dd00      	ble.n	8000722 <__aeabi_fmul+0xca>
 8000720:	e0e4      	b.n	80008ec <__aeabi_fmul+0x294>
 8000722:	2003      	movs	r0, #3
 8000724:	2101      	movs	r1, #1
 8000726:	40b1      	lsls	r1, r6
 8000728:	26a6      	movs	r6, #166	; 0xa6
 800072a:	00f6      	lsls	r6, r6, #3
 800072c:	4231      	tst	r1, r6
 800072e:	d10a      	bne.n	8000746 <__aeabi_fmul+0xee>
 8000730:	2690      	movs	r6, #144	; 0x90
 8000732:	00b6      	lsls	r6, r6, #2
 8000734:	4231      	tst	r1, r6
 8000736:	d116      	bne.n	8000766 <__aeabi_fmul+0x10e>
 8000738:	3eb9      	subs	r6, #185	; 0xb9
 800073a:	3eff      	subs	r6, #255	; 0xff
 800073c:	420e      	tst	r6, r1
 800073e:	d01a      	beq.n	8000776 <__aeabi_fmul+0x11e>
 8000740:	46a1      	mov	r9, r4
 8000742:	4682      	mov	sl, r0
 8000744:	e000      	b.n	8000748 <__aeabi_fmul+0xf0>
 8000746:	0017      	movs	r7, r2
 8000748:	4653      	mov	r3, sl
 800074a:	003a      	movs	r2, r7
 800074c:	2b02      	cmp	r3, #2
 800074e:	d00f      	beq.n	8000770 <__aeabi_fmul+0x118>
 8000750:	464c      	mov	r4, r9
 8000752:	4650      	mov	r0, sl
 8000754:	2803      	cmp	r0, #3
 8000756:	d1cd      	bne.n	80006f4 <__aeabi_fmul+0x9c>
 8000758:	2180      	movs	r1, #128	; 0x80
 800075a:	03c9      	lsls	r1, r1, #15
 800075c:	4321      	orrs	r1, r4
 800075e:	0249      	lsls	r1, r1, #9
 8000760:	20ff      	movs	r0, #255	; 0xff
 8000762:	0a49      	lsrs	r1, r1, #9
 8000764:	e7ca      	b.n	80006fc <__aeabi_fmul+0xa4>
 8000766:	2180      	movs	r1, #128	; 0x80
 8000768:	2200      	movs	r2, #0
 800076a:	20ff      	movs	r0, #255	; 0xff
 800076c:	03c9      	lsls	r1, r1, #15
 800076e:	e7c5      	b.n	80006fc <__aeabi_fmul+0xa4>
 8000770:	20ff      	movs	r0, #255	; 0xff
 8000772:	2100      	movs	r1, #0
 8000774:	e7c2      	b.n	80006fc <__aeabi_fmul+0xa4>
 8000776:	0c20      	lsrs	r0, r4, #16
 8000778:	4649      	mov	r1, r9
 800077a:	0424      	lsls	r4, r4, #16
 800077c:	0c24      	lsrs	r4, r4, #16
 800077e:	0027      	movs	r7, r4
 8000780:	0c0e      	lsrs	r6, r1, #16
 8000782:	0409      	lsls	r1, r1, #16
 8000784:	0c09      	lsrs	r1, r1, #16
 8000786:	4374      	muls	r4, r6
 8000788:	434f      	muls	r7, r1
 800078a:	4346      	muls	r6, r0
 800078c:	4348      	muls	r0, r1
 800078e:	0c39      	lsrs	r1, r7, #16
 8000790:	1900      	adds	r0, r0, r4
 8000792:	1809      	adds	r1, r1, r0
 8000794:	428c      	cmp	r4, r1
 8000796:	d903      	bls.n	80007a0 <__aeabi_fmul+0x148>
 8000798:	2080      	movs	r0, #128	; 0x80
 800079a:	0240      	lsls	r0, r0, #9
 800079c:	4684      	mov	ip, r0
 800079e:	4466      	add	r6, ip
 80007a0:	043f      	lsls	r7, r7, #16
 80007a2:	0408      	lsls	r0, r1, #16
 80007a4:	0c3f      	lsrs	r7, r7, #16
 80007a6:	19c0      	adds	r0, r0, r7
 80007a8:	0184      	lsls	r4, r0, #6
 80007aa:	1e67      	subs	r7, r4, #1
 80007ac:	41bc      	sbcs	r4, r7
 80007ae:	0c09      	lsrs	r1, r1, #16
 80007b0:	0e80      	lsrs	r0, r0, #26
 80007b2:	1989      	adds	r1, r1, r6
 80007b4:	4304      	orrs	r4, r0
 80007b6:	0189      	lsls	r1, r1, #6
 80007b8:	430c      	orrs	r4, r1
 80007ba:	0109      	lsls	r1, r1, #4
 80007bc:	d571      	bpl.n	80008a2 <__aeabi_fmul+0x24a>
 80007be:	2301      	movs	r3, #1
 80007c0:	0861      	lsrs	r1, r4, #1
 80007c2:	401c      	ands	r4, r3
 80007c4:	430c      	orrs	r4, r1
 80007c6:	002b      	movs	r3, r5
 80007c8:	337f      	adds	r3, #127	; 0x7f
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	dd51      	ble.n	8000872 <__aeabi_fmul+0x21a>
 80007ce:	0761      	lsls	r1, r4, #29
 80007d0:	d004      	beq.n	80007dc <__aeabi_fmul+0x184>
 80007d2:	210f      	movs	r1, #15
 80007d4:	4021      	ands	r1, r4
 80007d6:	2904      	cmp	r1, #4
 80007d8:	d000      	beq.n	80007dc <__aeabi_fmul+0x184>
 80007da:	3404      	adds	r4, #4
 80007dc:	0121      	lsls	r1, r4, #4
 80007de:	d503      	bpl.n	80007e8 <__aeabi_fmul+0x190>
 80007e0:	4b43      	ldr	r3, [pc, #268]	; (80008f0 <__aeabi_fmul+0x298>)
 80007e2:	401c      	ands	r4, r3
 80007e4:	002b      	movs	r3, r5
 80007e6:	3380      	adds	r3, #128	; 0x80
 80007e8:	2bfe      	cmp	r3, #254	; 0xfe
 80007ea:	dcc1      	bgt.n	8000770 <__aeabi_fmul+0x118>
 80007ec:	01a1      	lsls	r1, r4, #6
 80007ee:	0a49      	lsrs	r1, r1, #9
 80007f0:	b2d8      	uxtb	r0, r3
 80007f2:	e783      	b.n	80006fc <__aeabi_fmul+0xa4>
 80007f4:	2c00      	cmp	r4, #0
 80007f6:	d12c      	bne.n	8000852 <__aeabi_fmul+0x1fa>
 80007f8:	2301      	movs	r3, #1
 80007fa:	4642      	mov	r2, r8
 80007fc:	431e      	orrs	r6, r3
 80007fe:	002b      	movs	r3, r5
 8000800:	407a      	eors	r2, r7
 8000802:	2001      	movs	r0, #1
 8000804:	b2d2      	uxtb	r2, r2
 8000806:	1c5d      	adds	r5, r3, #1
 8000808:	2e0a      	cmp	r6, #10
 800080a:	dd00      	ble.n	800080e <__aeabi_fmul+0x1b6>
 800080c:	e757      	b.n	80006be <__aeabi_fmul+0x66>
 800080e:	e76a      	b.n	80006e6 <__aeabi_fmul+0x8e>
 8000810:	2b00      	cmp	r3, #0
 8000812:	d110      	bne.n	8000836 <__aeabi_fmul+0x1de>
 8000814:	2301      	movs	r3, #1
 8000816:	2604      	movs	r6, #4
 8000818:	2500      	movs	r5, #0
 800081a:	469a      	mov	sl, r3
 800081c:	e738      	b.n	8000690 <__aeabi_fmul+0x38>
 800081e:	2b00      	cmp	r3, #0
 8000820:	d104      	bne.n	800082c <__aeabi_fmul+0x1d4>
 8000822:	2302      	movs	r3, #2
 8000824:	2608      	movs	r6, #8
 8000826:	25ff      	movs	r5, #255	; 0xff
 8000828:	469a      	mov	sl, r3
 800082a:	e731      	b.n	8000690 <__aeabi_fmul+0x38>
 800082c:	2303      	movs	r3, #3
 800082e:	260c      	movs	r6, #12
 8000830:	25ff      	movs	r5, #255	; 0xff
 8000832:	469a      	mov	sl, r3
 8000834:	e72c      	b.n	8000690 <__aeabi_fmul+0x38>
 8000836:	4648      	mov	r0, r9
 8000838:	f000 faa8 	bl	8000d8c <__clzsi2>
 800083c:	464a      	mov	r2, r9
 800083e:	1f43      	subs	r3, r0, #5
 8000840:	2576      	movs	r5, #118	; 0x76
 8000842:	409a      	lsls	r2, r3
 8000844:	2300      	movs	r3, #0
 8000846:	426d      	negs	r5, r5
 8000848:	4691      	mov	r9, r2
 800084a:	2600      	movs	r6, #0
 800084c:	469a      	mov	sl, r3
 800084e:	1a2d      	subs	r5, r5, r0
 8000850:	e71e      	b.n	8000690 <__aeabi_fmul+0x38>
 8000852:	0020      	movs	r0, r4
 8000854:	f000 fa9a 	bl	8000d8c <__clzsi2>
 8000858:	4642      	mov	r2, r8
 800085a:	1f43      	subs	r3, r0, #5
 800085c:	409c      	lsls	r4, r3
 800085e:	1a2b      	subs	r3, r5, r0
 8000860:	3b76      	subs	r3, #118	; 0x76
 8000862:	407a      	eors	r2, r7
 8000864:	2000      	movs	r0, #0
 8000866:	b2d2      	uxtb	r2, r2
 8000868:	1c5d      	adds	r5, r3, #1
 800086a:	2e0a      	cmp	r6, #10
 800086c:	dd00      	ble.n	8000870 <__aeabi_fmul+0x218>
 800086e:	e726      	b.n	80006be <__aeabi_fmul+0x66>
 8000870:	e739      	b.n	80006e6 <__aeabi_fmul+0x8e>
 8000872:	2101      	movs	r1, #1
 8000874:	1acb      	subs	r3, r1, r3
 8000876:	2b1b      	cmp	r3, #27
 8000878:	dd00      	ble.n	800087c <__aeabi_fmul+0x224>
 800087a:	e73d      	b.n	80006f8 <__aeabi_fmul+0xa0>
 800087c:	359e      	adds	r5, #158	; 0x9e
 800087e:	0021      	movs	r1, r4
 8000880:	40ac      	lsls	r4, r5
 8000882:	40d9      	lsrs	r1, r3
 8000884:	1e63      	subs	r3, r4, #1
 8000886:	419c      	sbcs	r4, r3
 8000888:	4321      	orrs	r1, r4
 800088a:	074b      	lsls	r3, r1, #29
 800088c:	d004      	beq.n	8000898 <__aeabi_fmul+0x240>
 800088e:	230f      	movs	r3, #15
 8000890:	400b      	ands	r3, r1
 8000892:	2b04      	cmp	r3, #4
 8000894:	d000      	beq.n	8000898 <__aeabi_fmul+0x240>
 8000896:	3104      	adds	r1, #4
 8000898:	014b      	lsls	r3, r1, #5
 800089a:	d504      	bpl.n	80008a6 <__aeabi_fmul+0x24e>
 800089c:	2001      	movs	r0, #1
 800089e:	2100      	movs	r1, #0
 80008a0:	e72c      	b.n	80006fc <__aeabi_fmul+0xa4>
 80008a2:	001d      	movs	r5, r3
 80008a4:	e78f      	b.n	80007c6 <__aeabi_fmul+0x16e>
 80008a6:	0189      	lsls	r1, r1, #6
 80008a8:	2000      	movs	r0, #0
 80008aa:	0a49      	lsrs	r1, r1, #9
 80008ac:	e726      	b.n	80006fc <__aeabi_fmul+0xa4>
 80008ae:	2302      	movs	r3, #2
 80008b0:	2e0f      	cmp	r6, #15
 80008b2:	d10c      	bne.n	80008ce <__aeabi_fmul+0x276>
 80008b4:	2180      	movs	r1, #128	; 0x80
 80008b6:	464b      	mov	r3, r9
 80008b8:	03c9      	lsls	r1, r1, #15
 80008ba:	420b      	tst	r3, r1
 80008bc:	d00d      	beq.n	80008da <__aeabi_fmul+0x282>
 80008be:	420c      	tst	r4, r1
 80008c0:	d10b      	bne.n	80008da <__aeabi_fmul+0x282>
 80008c2:	4321      	orrs	r1, r4
 80008c4:	0249      	lsls	r1, r1, #9
 80008c6:	003a      	movs	r2, r7
 80008c8:	20ff      	movs	r0, #255	; 0xff
 80008ca:	0a49      	lsrs	r1, r1, #9
 80008cc:	e716      	b.n	80006fc <__aeabi_fmul+0xa4>
 80008ce:	2e0b      	cmp	r6, #11
 80008d0:	d000      	beq.n	80008d4 <__aeabi_fmul+0x27c>
 80008d2:	e6f7      	b.n	80006c4 <__aeabi_fmul+0x6c>
 80008d4:	46a1      	mov	r9, r4
 80008d6:	469a      	mov	sl, r3
 80008d8:	e736      	b.n	8000748 <__aeabi_fmul+0xf0>
 80008da:	2180      	movs	r1, #128	; 0x80
 80008dc:	464b      	mov	r3, r9
 80008de:	03c9      	lsls	r1, r1, #15
 80008e0:	4319      	orrs	r1, r3
 80008e2:	0249      	lsls	r1, r1, #9
 80008e4:	4642      	mov	r2, r8
 80008e6:	20ff      	movs	r0, #255	; 0xff
 80008e8:	0a49      	lsrs	r1, r1, #9
 80008ea:	e707      	b.n	80006fc <__aeabi_fmul+0xa4>
 80008ec:	2303      	movs	r3, #3
 80008ee:	e7df      	b.n	80008b0 <__aeabi_fmul+0x258>
 80008f0:	f7ffffff 	.word	0xf7ffffff

080008f4 <__aeabi_fsub>:
 80008f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008f6:	46c6      	mov	lr, r8
 80008f8:	0243      	lsls	r3, r0, #9
 80008fa:	0a5b      	lsrs	r3, r3, #9
 80008fc:	0045      	lsls	r5, r0, #1
 80008fe:	00da      	lsls	r2, r3, #3
 8000900:	0fc4      	lsrs	r4, r0, #31
 8000902:	0248      	lsls	r0, r1, #9
 8000904:	004f      	lsls	r7, r1, #1
 8000906:	4694      	mov	ip, r2
 8000908:	0a42      	lsrs	r2, r0, #9
 800090a:	001e      	movs	r6, r3
 800090c:	4690      	mov	r8, r2
 800090e:	b500      	push	{lr}
 8000910:	0e2d      	lsrs	r5, r5, #24
 8000912:	0e3f      	lsrs	r7, r7, #24
 8000914:	0fc9      	lsrs	r1, r1, #31
 8000916:	0980      	lsrs	r0, r0, #6
 8000918:	2fff      	cmp	r7, #255	; 0xff
 800091a:	d059      	beq.n	80009d0 <__aeabi_fsub+0xdc>
 800091c:	2201      	movs	r2, #1
 800091e:	4051      	eors	r1, r2
 8000920:	428c      	cmp	r4, r1
 8000922:	d039      	beq.n	8000998 <__aeabi_fsub+0xa4>
 8000924:	1bea      	subs	r2, r5, r7
 8000926:	2a00      	cmp	r2, #0
 8000928:	dd58      	ble.n	80009dc <__aeabi_fsub+0xe8>
 800092a:	2f00      	cmp	r7, #0
 800092c:	d068      	beq.n	8000a00 <__aeabi_fsub+0x10c>
 800092e:	2dff      	cmp	r5, #255	; 0xff
 8000930:	d100      	bne.n	8000934 <__aeabi_fsub+0x40>
 8000932:	e0d1      	b.n	8000ad8 <__aeabi_fsub+0x1e4>
 8000934:	2380      	movs	r3, #128	; 0x80
 8000936:	04db      	lsls	r3, r3, #19
 8000938:	4318      	orrs	r0, r3
 800093a:	2a1b      	cmp	r2, #27
 800093c:	dc00      	bgt.n	8000940 <__aeabi_fsub+0x4c>
 800093e:	e0e3      	b.n	8000b08 <__aeabi_fsub+0x214>
 8000940:	2301      	movs	r3, #1
 8000942:	4662      	mov	r2, ip
 8000944:	1ad3      	subs	r3, r2, r3
 8000946:	015a      	lsls	r2, r3, #5
 8000948:	d400      	bmi.n	800094c <__aeabi_fsub+0x58>
 800094a:	e0ac      	b.n	8000aa6 <__aeabi_fsub+0x1b2>
 800094c:	019b      	lsls	r3, r3, #6
 800094e:	099e      	lsrs	r6, r3, #6
 8000950:	0030      	movs	r0, r6
 8000952:	f000 fa1b 	bl	8000d8c <__clzsi2>
 8000956:	0033      	movs	r3, r6
 8000958:	3805      	subs	r0, #5
 800095a:	4083      	lsls	r3, r0
 800095c:	4285      	cmp	r5, r0
 800095e:	dc00      	bgt.n	8000962 <__aeabi_fsub+0x6e>
 8000960:	e0c6      	b.n	8000af0 <__aeabi_fsub+0x1fc>
 8000962:	4ab2      	ldr	r2, [pc, #712]	; (8000c2c <__aeabi_fsub+0x338>)
 8000964:	1a2d      	subs	r5, r5, r0
 8000966:	4013      	ands	r3, r2
 8000968:	075a      	lsls	r2, r3, #29
 800096a:	d004      	beq.n	8000976 <__aeabi_fsub+0x82>
 800096c:	220f      	movs	r2, #15
 800096e:	401a      	ands	r2, r3
 8000970:	2a04      	cmp	r2, #4
 8000972:	d000      	beq.n	8000976 <__aeabi_fsub+0x82>
 8000974:	3304      	adds	r3, #4
 8000976:	015a      	lsls	r2, r3, #5
 8000978:	d400      	bmi.n	800097c <__aeabi_fsub+0x88>
 800097a:	e097      	b.n	8000aac <__aeabi_fsub+0x1b8>
 800097c:	1c6a      	adds	r2, r5, #1
 800097e:	2dfe      	cmp	r5, #254	; 0xfe
 8000980:	d100      	bne.n	8000984 <__aeabi_fsub+0x90>
 8000982:	e084      	b.n	8000a8e <__aeabi_fsub+0x19a>
 8000984:	019b      	lsls	r3, r3, #6
 8000986:	0a5e      	lsrs	r6, r3, #9
 8000988:	b2d2      	uxtb	r2, r2
 800098a:	05d0      	lsls	r0, r2, #23
 800098c:	4330      	orrs	r0, r6
 800098e:	07e4      	lsls	r4, r4, #31
 8000990:	4320      	orrs	r0, r4
 8000992:	bc80      	pop	{r7}
 8000994:	46b8      	mov	r8, r7
 8000996:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000998:	1bea      	subs	r2, r5, r7
 800099a:	2a00      	cmp	r2, #0
 800099c:	dd41      	ble.n	8000a22 <__aeabi_fsub+0x12e>
 800099e:	2f00      	cmp	r7, #0
 80009a0:	d06b      	beq.n	8000a7a <__aeabi_fsub+0x186>
 80009a2:	2dff      	cmp	r5, #255	; 0xff
 80009a4:	d100      	bne.n	80009a8 <__aeabi_fsub+0xb4>
 80009a6:	e097      	b.n	8000ad8 <__aeabi_fsub+0x1e4>
 80009a8:	2380      	movs	r3, #128	; 0x80
 80009aa:	04db      	lsls	r3, r3, #19
 80009ac:	4318      	orrs	r0, r3
 80009ae:	2a1b      	cmp	r2, #27
 80009b0:	dc00      	bgt.n	80009b4 <__aeabi_fsub+0xc0>
 80009b2:	e0cc      	b.n	8000b4e <__aeabi_fsub+0x25a>
 80009b4:	2301      	movs	r3, #1
 80009b6:	4463      	add	r3, ip
 80009b8:	015a      	lsls	r2, r3, #5
 80009ba:	d574      	bpl.n	8000aa6 <__aeabi_fsub+0x1b2>
 80009bc:	3501      	adds	r5, #1
 80009be:	2dff      	cmp	r5, #255	; 0xff
 80009c0:	d065      	beq.n	8000a8e <__aeabi_fsub+0x19a>
 80009c2:	2201      	movs	r2, #1
 80009c4:	499a      	ldr	r1, [pc, #616]	; (8000c30 <__aeabi_fsub+0x33c>)
 80009c6:	401a      	ands	r2, r3
 80009c8:	085b      	lsrs	r3, r3, #1
 80009ca:	400b      	ands	r3, r1
 80009cc:	4313      	orrs	r3, r2
 80009ce:	e7cb      	b.n	8000968 <__aeabi_fsub+0x74>
 80009d0:	2800      	cmp	r0, #0
 80009d2:	d01f      	beq.n	8000a14 <__aeabi_fsub+0x120>
 80009d4:	428c      	cmp	r4, r1
 80009d6:	d022      	beq.n	8000a1e <__aeabi_fsub+0x12a>
 80009d8:	002a      	movs	r2, r5
 80009da:	3aff      	subs	r2, #255	; 0xff
 80009dc:	2a00      	cmp	r2, #0
 80009de:	d035      	beq.n	8000a4c <__aeabi_fsub+0x158>
 80009e0:	1b7a      	subs	r2, r7, r5
 80009e2:	2d00      	cmp	r5, #0
 80009e4:	d000      	beq.n	80009e8 <__aeabi_fsub+0xf4>
 80009e6:	e099      	b.n	8000b1c <__aeabi_fsub+0x228>
 80009e8:	4663      	mov	r3, ip
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d100      	bne.n	80009f0 <__aeabi_fsub+0xfc>
 80009ee:	e0dd      	b.n	8000bac <__aeabi_fsub+0x2b8>
 80009f0:	1e53      	subs	r3, r2, #1
 80009f2:	2a01      	cmp	r2, #1
 80009f4:	d100      	bne.n	80009f8 <__aeabi_fsub+0x104>
 80009f6:	e105      	b.n	8000c04 <__aeabi_fsub+0x310>
 80009f8:	2aff      	cmp	r2, #255	; 0xff
 80009fa:	d06b      	beq.n	8000ad4 <__aeabi_fsub+0x1e0>
 80009fc:	001a      	movs	r2, r3
 80009fe:	e094      	b.n	8000b2a <__aeabi_fsub+0x236>
 8000a00:	2800      	cmp	r0, #0
 8000a02:	d073      	beq.n	8000aec <__aeabi_fsub+0x1f8>
 8000a04:	1e51      	subs	r1, r2, #1
 8000a06:	2a01      	cmp	r2, #1
 8000a08:	d100      	bne.n	8000a0c <__aeabi_fsub+0x118>
 8000a0a:	e0df      	b.n	8000bcc <__aeabi_fsub+0x2d8>
 8000a0c:	2aff      	cmp	r2, #255	; 0xff
 8000a0e:	d063      	beq.n	8000ad8 <__aeabi_fsub+0x1e4>
 8000a10:	000a      	movs	r2, r1
 8000a12:	e792      	b.n	800093a <__aeabi_fsub+0x46>
 8000a14:	2201      	movs	r2, #1
 8000a16:	4051      	eors	r1, r2
 8000a18:	42a1      	cmp	r1, r4
 8000a1a:	d000      	beq.n	8000a1e <__aeabi_fsub+0x12a>
 8000a1c:	e782      	b.n	8000924 <__aeabi_fsub+0x30>
 8000a1e:	002a      	movs	r2, r5
 8000a20:	3aff      	subs	r2, #255	; 0xff
 8000a22:	2a00      	cmp	r2, #0
 8000a24:	d036      	beq.n	8000a94 <__aeabi_fsub+0x1a0>
 8000a26:	1b7a      	subs	r2, r7, r5
 8000a28:	2d00      	cmp	r5, #0
 8000a2a:	d100      	bne.n	8000a2e <__aeabi_fsub+0x13a>
 8000a2c:	e0aa      	b.n	8000b84 <__aeabi_fsub+0x290>
 8000a2e:	2fff      	cmp	r7, #255	; 0xff
 8000a30:	d100      	bne.n	8000a34 <__aeabi_fsub+0x140>
 8000a32:	e0da      	b.n	8000bea <__aeabi_fsub+0x2f6>
 8000a34:	2380      	movs	r3, #128	; 0x80
 8000a36:	4661      	mov	r1, ip
 8000a38:	04db      	lsls	r3, r3, #19
 8000a3a:	4319      	orrs	r1, r3
 8000a3c:	468c      	mov	ip, r1
 8000a3e:	2a1b      	cmp	r2, #27
 8000a40:	dc00      	bgt.n	8000a44 <__aeabi_fsub+0x150>
 8000a42:	e0d4      	b.n	8000bee <__aeabi_fsub+0x2fa>
 8000a44:	2301      	movs	r3, #1
 8000a46:	003d      	movs	r5, r7
 8000a48:	181b      	adds	r3, r3, r0
 8000a4a:	e7b5      	b.n	80009b8 <__aeabi_fsub+0xc4>
 8000a4c:	27fe      	movs	r7, #254	; 0xfe
 8000a4e:	1c6a      	adds	r2, r5, #1
 8000a50:	4217      	tst	r7, r2
 8000a52:	d171      	bne.n	8000b38 <__aeabi_fsub+0x244>
 8000a54:	2d00      	cmp	r5, #0
 8000a56:	d000      	beq.n	8000a5a <__aeabi_fsub+0x166>
 8000a58:	e09e      	b.n	8000b98 <__aeabi_fsub+0x2a4>
 8000a5a:	4663      	mov	r3, ip
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d100      	bne.n	8000a62 <__aeabi_fsub+0x16e>
 8000a60:	e0d5      	b.n	8000c0e <__aeabi_fsub+0x31a>
 8000a62:	2200      	movs	r2, #0
 8000a64:	2800      	cmp	r0, #0
 8000a66:	d100      	bne.n	8000a6a <__aeabi_fsub+0x176>
 8000a68:	e78f      	b.n	800098a <__aeabi_fsub+0x96>
 8000a6a:	1a1b      	subs	r3, r3, r0
 8000a6c:	015e      	lsls	r6, r3, #5
 8000a6e:	d400      	bmi.n	8000a72 <__aeabi_fsub+0x17e>
 8000a70:	e0d6      	b.n	8000c20 <__aeabi_fsub+0x32c>
 8000a72:	4663      	mov	r3, ip
 8000a74:	000c      	movs	r4, r1
 8000a76:	1ac3      	subs	r3, r0, r3
 8000a78:	e776      	b.n	8000968 <__aeabi_fsub+0x74>
 8000a7a:	2800      	cmp	r0, #0
 8000a7c:	d036      	beq.n	8000aec <__aeabi_fsub+0x1f8>
 8000a7e:	1e51      	subs	r1, r2, #1
 8000a80:	2a01      	cmp	r2, #1
 8000a82:	d100      	bne.n	8000a86 <__aeabi_fsub+0x192>
 8000a84:	e09a      	b.n	8000bbc <__aeabi_fsub+0x2c8>
 8000a86:	2aff      	cmp	r2, #255	; 0xff
 8000a88:	d026      	beq.n	8000ad8 <__aeabi_fsub+0x1e4>
 8000a8a:	000a      	movs	r2, r1
 8000a8c:	e78f      	b.n	80009ae <__aeabi_fsub+0xba>
 8000a8e:	22ff      	movs	r2, #255	; 0xff
 8000a90:	2600      	movs	r6, #0
 8000a92:	e77a      	b.n	800098a <__aeabi_fsub+0x96>
 8000a94:	27fe      	movs	r7, #254	; 0xfe
 8000a96:	1c6a      	adds	r2, r5, #1
 8000a98:	4217      	tst	r7, r2
 8000a9a:	d062      	beq.n	8000b62 <__aeabi_fsub+0x26e>
 8000a9c:	2aff      	cmp	r2, #255	; 0xff
 8000a9e:	d0f6      	beq.n	8000a8e <__aeabi_fsub+0x19a>
 8000aa0:	0015      	movs	r5, r2
 8000aa2:	4460      	add	r0, ip
 8000aa4:	0843      	lsrs	r3, r0, #1
 8000aa6:	075a      	lsls	r2, r3, #29
 8000aa8:	d000      	beq.n	8000aac <__aeabi_fsub+0x1b8>
 8000aaa:	e75f      	b.n	800096c <__aeabi_fsub+0x78>
 8000aac:	08db      	lsrs	r3, r3, #3
 8000aae:	2dff      	cmp	r5, #255	; 0xff
 8000ab0:	d012      	beq.n	8000ad8 <__aeabi_fsub+0x1e4>
 8000ab2:	025b      	lsls	r3, r3, #9
 8000ab4:	0a5e      	lsrs	r6, r3, #9
 8000ab6:	b2ea      	uxtb	r2, r5
 8000ab8:	e767      	b.n	800098a <__aeabi_fsub+0x96>
 8000aba:	4662      	mov	r2, ip
 8000abc:	2a00      	cmp	r2, #0
 8000abe:	d100      	bne.n	8000ac2 <__aeabi_fsub+0x1ce>
 8000ac0:	e093      	b.n	8000bea <__aeabi_fsub+0x2f6>
 8000ac2:	2800      	cmp	r0, #0
 8000ac4:	d008      	beq.n	8000ad8 <__aeabi_fsub+0x1e4>
 8000ac6:	2280      	movs	r2, #128	; 0x80
 8000ac8:	03d2      	lsls	r2, r2, #15
 8000aca:	4213      	tst	r3, r2
 8000acc:	d004      	beq.n	8000ad8 <__aeabi_fsub+0x1e4>
 8000ace:	4640      	mov	r0, r8
 8000ad0:	4210      	tst	r0, r2
 8000ad2:	d101      	bne.n	8000ad8 <__aeabi_fsub+0x1e4>
 8000ad4:	000c      	movs	r4, r1
 8000ad6:	4643      	mov	r3, r8
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d0d8      	beq.n	8000a8e <__aeabi_fsub+0x19a>
 8000adc:	2680      	movs	r6, #128	; 0x80
 8000ade:	03f6      	lsls	r6, r6, #15
 8000ae0:	431e      	orrs	r6, r3
 8000ae2:	0276      	lsls	r6, r6, #9
 8000ae4:	22ff      	movs	r2, #255	; 0xff
 8000ae6:	0a76      	lsrs	r6, r6, #9
 8000ae8:	e74f      	b.n	800098a <__aeabi_fsub+0x96>
 8000aea:	4643      	mov	r3, r8
 8000aec:	0015      	movs	r5, r2
 8000aee:	e7de      	b.n	8000aae <__aeabi_fsub+0x1ba>
 8000af0:	2220      	movs	r2, #32
 8000af2:	1b40      	subs	r0, r0, r5
 8000af4:	3001      	adds	r0, #1
 8000af6:	1a12      	subs	r2, r2, r0
 8000af8:	0019      	movs	r1, r3
 8000afa:	4093      	lsls	r3, r2
 8000afc:	40c1      	lsrs	r1, r0
 8000afe:	1e5a      	subs	r2, r3, #1
 8000b00:	4193      	sbcs	r3, r2
 8000b02:	2500      	movs	r5, #0
 8000b04:	430b      	orrs	r3, r1
 8000b06:	e72f      	b.n	8000968 <__aeabi_fsub+0x74>
 8000b08:	2320      	movs	r3, #32
 8000b0a:	1a9b      	subs	r3, r3, r2
 8000b0c:	0001      	movs	r1, r0
 8000b0e:	4098      	lsls	r0, r3
 8000b10:	0003      	movs	r3, r0
 8000b12:	40d1      	lsrs	r1, r2
 8000b14:	1e5a      	subs	r2, r3, #1
 8000b16:	4193      	sbcs	r3, r2
 8000b18:	430b      	orrs	r3, r1
 8000b1a:	e712      	b.n	8000942 <__aeabi_fsub+0x4e>
 8000b1c:	2fff      	cmp	r7, #255	; 0xff
 8000b1e:	d0d9      	beq.n	8000ad4 <__aeabi_fsub+0x1e0>
 8000b20:	2380      	movs	r3, #128	; 0x80
 8000b22:	4664      	mov	r4, ip
 8000b24:	04db      	lsls	r3, r3, #19
 8000b26:	431c      	orrs	r4, r3
 8000b28:	46a4      	mov	ip, r4
 8000b2a:	2a1b      	cmp	r2, #27
 8000b2c:	dd52      	ble.n	8000bd4 <__aeabi_fsub+0x2e0>
 8000b2e:	2301      	movs	r3, #1
 8000b30:	000c      	movs	r4, r1
 8000b32:	003d      	movs	r5, r7
 8000b34:	1ac3      	subs	r3, r0, r3
 8000b36:	e706      	b.n	8000946 <__aeabi_fsub+0x52>
 8000b38:	4663      	mov	r3, ip
 8000b3a:	1a1e      	subs	r6, r3, r0
 8000b3c:	0173      	lsls	r3, r6, #5
 8000b3e:	d439      	bmi.n	8000bb4 <__aeabi_fsub+0x2c0>
 8000b40:	2e00      	cmp	r6, #0
 8000b42:	d000      	beq.n	8000b46 <__aeabi_fsub+0x252>
 8000b44:	e704      	b.n	8000950 <__aeabi_fsub+0x5c>
 8000b46:	2400      	movs	r4, #0
 8000b48:	2200      	movs	r2, #0
 8000b4a:	2600      	movs	r6, #0
 8000b4c:	e71d      	b.n	800098a <__aeabi_fsub+0x96>
 8000b4e:	2320      	movs	r3, #32
 8000b50:	1a9b      	subs	r3, r3, r2
 8000b52:	0001      	movs	r1, r0
 8000b54:	4098      	lsls	r0, r3
 8000b56:	0003      	movs	r3, r0
 8000b58:	40d1      	lsrs	r1, r2
 8000b5a:	1e5a      	subs	r2, r3, #1
 8000b5c:	4193      	sbcs	r3, r2
 8000b5e:	430b      	orrs	r3, r1
 8000b60:	e729      	b.n	80009b6 <__aeabi_fsub+0xc2>
 8000b62:	2d00      	cmp	r5, #0
 8000b64:	d1a9      	bne.n	8000aba <__aeabi_fsub+0x1c6>
 8000b66:	4663      	mov	r3, ip
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d056      	beq.n	8000c1a <__aeabi_fsub+0x326>
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	2800      	cmp	r0, #0
 8000b70:	d100      	bne.n	8000b74 <__aeabi_fsub+0x280>
 8000b72:	e70a      	b.n	800098a <__aeabi_fsub+0x96>
 8000b74:	0003      	movs	r3, r0
 8000b76:	4463      	add	r3, ip
 8000b78:	015a      	lsls	r2, r3, #5
 8000b7a:	d594      	bpl.n	8000aa6 <__aeabi_fsub+0x1b2>
 8000b7c:	4a2b      	ldr	r2, [pc, #172]	; (8000c2c <__aeabi_fsub+0x338>)
 8000b7e:	3501      	adds	r5, #1
 8000b80:	4013      	ands	r3, r2
 8000b82:	e790      	b.n	8000aa6 <__aeabi_fsub+0x1b2>
 8000b84:	4663      	mov	r3, ip
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d0af      	beq.n	8000aea <__aeabi_fsub+0x1f6>
 8000b8a:	1e53      	subs	r3, r2, #1
 8000b8c:	2a01      	cmp	r2, #1
 8000b8e:	d015      	beq.n	8000bbc <__aeabi_fsub+0x2c8>
 8000b90:	2aff      	cmp	r2, #255	; 0xff
 8000b92:	d02a      	beq.n	8000bea <__aeabi_fsub+0x2f6>
 8000b94:	001a      	movs	r2, r3
 8000b96:	e752      	b.n	8000a3e <__aeabi_fsub+0x14a>
 8000b98:	4662      	mov	r2, ip
 8000b9a:	2a00      	cmp	r2, #0
 8000b9c:	d191      	bne.n	8000ac2 <__aeabi_fsub+0x1ce>
 8000b9e:	2800      	cmp	r0, #0
 8000ba0:	d198      	bne.n	8000ad4 <__aeabi_fsub+0x1e0>
 8000ba2:	2680      	movs	r6, #128	; 0x80
 8000ba4:	2400      	movs	r4, #0
 8000ba6:	22ff      	movs	r2, #255	; 0xff
 8000ba8:	03f6      	lsls	r6, r6, #15
 8000baa:	e6ee      	b.n	800098a <__aeabi_fsub+0x96>
 8000bac:	000c      	movs	r4, r1
 8000bae:	4643      	mov	r3, r8
 8000bb0:	0015      	movs	r5, r2
 8000bb2:	e77c      	b.n	8000aae <__aeabi_fsub+0x1ba>
 8000bb4:	4663      	mov	r3, ip
 8000bb6:	000c      	movs	r4, r1
 8000bb8:	1ac6      	subs	r6, r0, r3
 8000bba:	e6c9      	b.n	8000950 <__aeabi_fsub+0x5c>
 8000bbc:	0003      	movs	r3, r0
 8000bbe:	4463      	add	r3, ip
 8000bc0:	2501      	movs	r5, #1
 8000bc2:	015a      	lsls	r2, r3, #5
 8000bc4:	d400      	bmi.n	8000bc8 <__aeabi_fsub+0x2d4>
 8000bc6:	e76e      	b.n	8000aa6 <__aeabi_fsub+0x1b2>
 8000bc8:	2502      	movs	r5, #2
 8000bca:	e6fa      	b.n	80009c2 <__aeabi_fsub+0xce>
 8000bcc:	4663      	mov	r3, ip
 8000bce:	2501      	movs	r5, #1
 8000bd0:	1a1b      	subs	r3, r3, r0
 8000bd2:	e6b8      	b.n	8000946 <__aeabi_fsub+0x52>
 8000bd4:	4664      	mov	r4, ip
 8000bd6:	2320      	movs	r3, #32
 8000bd8:	40d4      	lsrs	r4, r2
 8000bda:	1a9b      	subs	r3, r3, r2
 8000bdc:	4662      	mov	r2, ip
 8000bde:	409a      	lsls	r2, r3
 8000be0:	0013      	movs	r3, r2
 8000be2:	1e5a      	subs	r2, r3, #1
 8000be4:	4193      	sbcs	r3, r2
 8000be6:	4323      	orrs	r3, r4
 8000be8:	e7a2      	b.n	8000b30 <__aeabi_fsub+0x23c>
 8000bea:	4643      	mov	r3, r8
 8000bec:	e774      	b.n	8000ad8 <__aeabi_fsub+0x1e4>
 8000bee:	4661      	mov	r1, ip
 8000bf0:	2320      	movs	r3, #32
 8000bf2:	40d1      	lsrs	r1, r2
 8000bf4:	1a9b      	subs	r3, r3, r2
 8000bf6:	4662      	mov	r2, ip
 8000bf8:	409a      	lsls	r2, r3
 8000bfa:	0013      	movs	r3, r2
 8000bfc:	1e5a      	subs	r2, r3, #1
 8000bfe:	4193      	sbcs	r3, r2
 8000c00:	430b      	orrs	r3, r1
 8000c02:	e720      	b.n	8000a46 <__aeabi_fsub+0x152>
 8000c04:	4663      	mov	r3, ip
 8000c06:	000c      	movs	r4, r1
 8000c08:	2501      	movs	r5, #1
 8000c0a:	1ac3      	subs	r3, r0, r3
 8000c0c:	e69b      	b.n	8000946 <__aeabi_fsub+0x52>
 8000c0e:	2800      	cmp	r0, #0
 8000c10:	d099      	beq.n	8000b46 <__aeabi_fsub+0x252>
 8000c12:	000c      	movs	r4, r1
 8000c14:	4646      	mov	r6, r8
 8000c16:	2200      	movs	r2, #0
 8000c18:	e6b7      	b.n	800098a <__aeabi_fsub+0x96>
 8000c1a:	4646      	mov	r6, r8
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	e6b4      	b.n	800098a <__aeabi_fsub+0x96>
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d000      	beq.n	8000c26 <__aeabi_fsub+0x332>
 8000c24:	e73f      	b.n	8000aa6 <__aeabi_fsub+0x1b2>
 8000c26:	2400      	movs	r4, #0
 8000c28:	2600      	movs	r6, #0
 8000c2a:	e6ae      	b.n	800098a <__aeabi_fsub+0x96>
 8000c2c:	fbffffff 	.word	0xfbffffff
 8000c30:	7dffffff 	.word	0x7dffffff

08000c34 <__aeabi_f2iz>:
 8000c34:	0241      	lsls	r1, r0, #9
 8000c36:	0042      	lsls	r2, r0, #1
 8000c38:	0fc3      	lsrs	r3, r0, #31
 8000c3a:	0a49      	lsrs	r1, r1, #9
 8000c3c:	2000      	movs	r0, #0
 8000c3e:	0e12      	lsrs	r2, r2, #24
 8000c40:	2a7e      	cmp	r2, #126	; 0x7e
 8000c42:	dd03      	ble.n	8000c4c <__aeabi_f2iz+0x18>
 8000c44:	2a9d      	cmp	r2, #157	; 0x9d
 8000c46:	dd02      	ble.n	8000c4e <__aeabi_f2iz+0x1a>
 8000c48:	4a09      	ldr	r2, [pc, #36]	; (8000c70 <__aeabi_f2iz+0x3c>)
 8000c4a:	1898      	adds	r0, r3, r2
 8000c4c:	4770      	bx	lr
 8000c4e:	2080      	movs	r0, #128	; 0x80
 8000c50:	0400      	lsls	r0, r0, #16
 8000c52:	4301      	orrs	r1, r0
 8000c54:	2a95      	cmp	r2, #149	; 0x95
 8000c56:	dc07      	bgt.n	8000c68 <__aeabi_f2iz+0x34>
 8000c58:	2096      	movs	r0, #150	; 0x96
 8000c5a:	1a82      	subs	r2, r0, r2
 8000c5c:	40d1      	lsrs	r1, r2
 8000c5e:	4248      	negs	r0, r1
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d1f3      	bne.n	8000c4c <__aeabi_f2iz+0x18>
 8000c64:	0008      	movs	r0, r1
 8000c66:	e7f1      	b.n	8000c4c <__aeabi_f2iz+0x18>
 8000c68:	3a96      	subs	r2, #150	; 0x96
 8000c6a:	4091      	lsls	r1, r2
 8000c6c:	e7f7      	b.n	8000c5e <__aeabi_f2iz+0x2a>
 8000c6e:	46c0      	nop			; (mov r8, r8)
 8000c70:	7fffffff 	.word	0x7fffffff

08000c74 <__aeabi_i2f>:
 8000c74:	b570      	push	{r4, r5, r6, lr}
 8000c76:	2800      	cmp	r0, #0
 8000c78:	d013      	beq.n	8000ca2 <__aeabi_i2f+0x2e>
 8000c7a:	17c3      	asrs	r3, r0, #31
 8000c7c:	18c5      	adds	r5, r0, r3
 8000c7e:	405d      	eors	r5, r3
 8000c80:	0fc4      	lsrs	r4, r0, #31
 8000c82:	0028      	movs	r0, r5
 8000c84:	f000 f882 	bl	8000d8c <__clzsi2>
 8000c88:	239e      	movs	r3, #158	; 0x9e
 8000c8a:	0001      	movs	r1, r0
 8000c8c:	1a1b      	subs	r3, r3, r0
 8000c8e:	2b96      	cmp	r3, #150	; 0x96
 8000c90:	dc0f      	bgt.n	8000cb2 <__aeabi_i2f+0x3e>
 8000c92:	2808      	cmp	r0, #8
 8000c94:	d031      	beq.n	8000cfa <__aeabi_i2f+0x86>
 8000c96:	3908      	subs	r1, #8
 8000c98:	408d      	lsls	r5, r1
 8000c9a:	026d      	lsls	r5, r5, #9
 8000c9c:	0a6d      	lsrs	r5, r5, #9
 8000c9e:	b2d8      	uxtb	r0, r3
 8000ca0:	e002      	b.n	8000ca8 <__aeabi_i2f+0x34>
 8000ca2:	2400      	movs	r4, #0
 8000ca4:	2000      	movs	r0, #0
 8000ca6:	2500      	movs	r5, #0
 8000ca8:	05c0      	lsls	r0, r0, #23
 8000caa:	4328      	orrs	r0, r5
 8000cac:	07e4      	lsls	r4, r4, #31
 8000cae:	4320      	orrs	r0, r4
 8000cb0:	bd70      	pop	{r4, r5, r6, pc}
 8000cb2:	2b99      	cmp	r3, #153	; 0x99
 8000cb4:	dd0c      	ble.n	8000cd0 <__aeabi_i2f+0x5c>
 8000cb6:	2205      	movs	r2, #5
 8000cb8:	1a12      	subs	r2, r2, r0
 8000cba:	0028      	movs	r0, r5
 8000cbc:	40d0      	lsrs	r0, r2
 8000cbe:	0002      	movs	r2, r0
 8000cc0:	0008      	movs	r0, r1
 8000cc2:	301b      	adds	r0, #27
 8000cc4:	4085      	lsls	r5, r0
 8000cc6:	0028      	movs	r0, r5
 8000cc8:	1e45      	subs	r5, r0, #1
 8000cca:	41a8      	sbcs	r0, r5
 8000ccc:	4302      	orrs	r2, r0
 8000cce:	0015      	movs	r5, r2
 8000cd0:	2905      	cmp	r1, #5
 8000cd2:	dc16      	bgt.n	8000d02 <__aeabi_i2f+0x8e>
 8000cd4:	002a      	movs	r2, r5
 8000cd6:	480f      	ldr	r0, [pc, #60]	; (8000d14 <__aeabi_i2f+0xa0>)
 8000cd8:	4002      	ands	r2, r0
 8000cda:	076e      	lsls	r6, r5, #29
 8000cdc:	d009      	beq.n	8000cf2 <__aeabi_i2f+0x7e>
 8000cde:	260f      	movs	r6, #15
 8000ce0:	4035      	ands	r5, r6
 8000ce2:	2d04      	cmp	r5, #4
 8000ce4:	d005      	beq.n	8000cf2 <__aeabi_i2f+0x7e>
 8000ce6:	3204      	adds	r2, #4
 8000ce8:	0155      	lsls	r5, r2, #5
 8000cea:	d502      	bpl.n	8000cf2 <__aeabi_i2f+0x7e>
 8000cec:	239f      	movs	r3, #159	; 0x9f
 8000cee:	4002      	ands	r2, r0
 8000cf0:	1a5b      	subs	r3, r3, r1
 8000cf2:	0192      	lsls	r2, r2, #6
 8000cf4:	0a55      	lsrs	r5, r2, #9
 8000cf6:	b2d8      	uxtb	r0, r3
 8000cf8:	e7d6      	b.n	8000ca8 <__aeabi_i2f+0x34>
 8000cfa:	026d      	lsls	r5, r5, #9
 8000cfc:	2096      	movs	r0, #150	; 0x96
 8000cfe:	0a6d      	lsrs	r5, r5, #9
 8000d00:	e7d2      	b.n	8000ca8 <__aeabi_i2f+0x34>
 8000d02:	1f4a      	subs	r2, r1, #5
 8000d04:	4095      	lsls	r5, r2
 8000d06:	002a      	movs	r2, r5
 8000d08:	4802      	ldr	r0, [pc, #8]	; (8000d14 <__aeabi_i2f+0xa0>)
 8000d0a:	4002      	ands	r2, r0
 8000d0c:	076e      	lsls	r6, r5, #29
 8000d0e:	d0f0      	beq.n	8000cf2 <__aeabi_i2f+0x7e>
 8000d10:	e7e5      	b.n	8000cde <__aeabi_i2f+0x6a>
 8000d12:	46c0      	nop			; (mov r8, r8)
 8000d14:	fbffffff 	.word	0xfbffffff

08000d18 <__aeabi_cfrcmple>:
 8000d18:	4684      	mov	ip, r0
 8000d1a:	0008      	movs	r0, r1
 8000d1c:	4661      	mov	r1, ip
 8000d1e:	e7ff      	b.n	8000d20 <__aeabi_cfcmpeq>

08000d20 <__aeabi_cfcmpeq>:
 8000d20:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000d22:	f000 f8bd 	bl	8000ea0 <__lesf2>
 8000d26:	2800      	cmp	r0, #0
 8000d28:	d401      	bmi.n	8000d2e <__aeabi_cfcmpeq+0xe>
 8000d2a:	2100      	movs	r1, #0
 8000d2c:	42c8      	cmn	r0, r1
 8000d2e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000d30 <__aeabi_fcmpeq>:
 8000d30:	b510      	push	{r4, lr}
 8000d32:	f000 f849 	bl	8000dc8 <__eqsf2>
 8000d36:	4240      	negs	r0, r0
 8000d38:	3001      	adds	r0, #1
 8000d3a:	bd10      	pop	{r4, pc}

08000d3c <__aeabi_fcmplt>:
 8000d3c:	b510      	push	{r4, lr}
 8000d3e:	f000 f8af 	bl	8000ea0 <__lesf2>
 8000d42:	2800      	cmp	r0, #0
 8000d44:	db01      	blt.n	8000d4a <__aeabi_fcmplt+0xe>
 8000d46:	2000      	movs	r0, #0
 8000d48:	bd10      	pop	{r4, pc}
 8000d4a:	2001      	movs	r0, #1
 8000d4c:	bd10      	pop	{r4, pc}
 8000d4e:	46c0      	nop			; (mov r8, r8)

08000d50 <__aeabi_fcmple>:
 8000d50:	b510      	push	{r4, lr}
 8000d52:	f000 f8a5 	bl	8000ea0 <__lesf2>
 8000d56:	2800      	cmp	r0, #0
 8000d58:	dd01      	ble.n	8000d5e <__aeabi_fcmple+0xe>
 8000d5a:	2000      	movs	r0, #0
 8000d5c:	bd10      	pop	{r4, pc}
 8000d5e:	2001      	movs	r0, #1
 8000d60:	bd10      	pop	{r4, pc}
 8000d62:	46c0      	nop			; (mov r8, r8)

08000d64 <__aeabi_fcmpgt>:
 8000d64:	b510      	push	{r4, lr}
 8000d66:	f000 f855 	bl	8000e14 <__gesf2>
 8000d6a:	2800      	cmp	r0, #0
 8000d6c:	dc01      	bgt.n	8000d72 <__aeabi_fcmpgt+0xe>
 8000d6e:	2000      	movs	r0, #0
 8000d70:	bd10      	pop	{r4, pc}
 8000d72:	2001      	movs	r0, #1
 8000d74:	bd10      	pop	{r4, pc}
 8000d76:	46c0      	nop			; (mov r8, r8)

08000d78 <__aeabi_fcmpge>:
 8000d78:	b510      	push	{r4, lr}
 8000d7a:	f000 f84b 	bl	8000e14 <__gesf2>
 8000d7e:	2800      	cmp	r0, #0
 8000d80:	da01      	bge.n	8000d86 <__aeabi_fcmpge+0xe>
 8000d82:	2000      	movs	r0, #0
 8000d84:	bd10      	pop	{r4, pc}
 8000d86:	2001      	movs	r0, #1
 8000d88:	bd10      	pop	{r4, pc}
 8000d8a:	46c0      	nop			; (mov r8, r8)

08000d8c <__clzsi2>:
 8000d8c:	211c      	movs	r1, #28
 8000d8e:	2301      	movs	r3, #1
 8000d90:	041b      	lsls	r3, r3, #16
 8000d92:	4298      	cmp	r0, r3
 8000d94:	d301      	bcc.n	8000d9a <__clzsi2+0xe>
 8000d96:	0c00      	lsrs	r0, r0, #16
 8000d98:	3910      	subs	r1, #16
 8000d9a:	0a1b      	lsrs	r3, r3, #8
 8000d9c:	4298      	cmp	r0, r3
 8000d9e:	d301      	bcc.n	8000da4 <__clzsi2+0x18>
 8000da0:	0a00      	lsrs	r0, r0, #8
 8000da2:	3908      	subs	r1, #8
 8000da4:	091b      	lsrs	r3, r3, #4
 8000da6:	4298      	cmp	r0, r3
 8000da8:	d301      	bcc.n	8000dae <__clzsi2+0x22>
 8000daa:	0900      	lsrs	r0, r0, #4
 8000dac:	3904      	subs	r1, #4
 8000dae:	a202      	add	r2, pc, #8	; (adr r2, 8000db8 <__clzsi2+0x2c>)
 8000db0:	5c10      	ldrb	r0, [r2, r0]
 8000db2:	1840      	adds	r0, r0, r1
 8000db4:	4770      	bx	lr
 8000db6:	46c0      	nop			; (mov r8, r8)
 8000db8:	02020304 	.word	0x02020304
 8000dbc:	01010101 	.word	0x01010101
	...

08000dc8 <__eqsf2>:
 8000dc8:	b570      	push	{r4, r5, r6, lr}
 8000dca:	0042      	lsls	r2, r0, #1
 8000dcc:	0245      	lsls	r5, r0, #9
 8000dce:	024e      	lsls	r6, r1, #9
 8000dd0:	004c      	lsls	r4, r1, #1
 8000dd2:	0fc3      	lsrs	r3, r0, #31
 8000dd4:	0a6d      	lsrs	r5, r5, #9
 8000dd6:	2001      	movs	r0, #1
 8000dd8:	0e12      	lsrs	r2, r2, #24
 8000dda:	0a76      	lsrs	r6, r6, #9
 8000ddc:	0e24      	lsrs	r4, r4, #24
 8000dde:	0fc9      	lsrs	r1, r1, #31
 8000de0:	2aff      	cmp	r2, #255	; 0xff
 8000de2:	d006      	beq.n	8000df2 <__eqsf2+0x2a>
 8000de4:	2cff      	cmp	r4, #255	; 0xff
 8000de6:	d003      	beq.n	8000df0 <__eqsf2+0x28>
 8000de8:	42a2      	cmp	r2, r4
 8000dea:	d101      	bne.n	8000df0 <__eqsf2+0x28>
 8000dec:	42b5      	cmp	r5, r6
 8000dee:	d006      	beq.n	8000dfe <__eqsf2+0x36>
 8000df0:	bd70      	pop	{r4, r5, r6, pc}
 8000df2:	2d00      	cmp	r5, #0
 8000df4:	d1fc      	bne.n	8000df0 <__eqsf2+0x28>
 8000df6:	2cff      	cmp	r4, #255	; 0xff
 8000df8:	d1fa      	bne.n	8000df0 <__eqsf2+0x28>
 8000dfa:	2e00      	cmp	r6, #0
 8000dfc:	d1f8      	bne.n	8000df0 <__eqsf2+0x28>
 8000dfe:	428b      	cmp	r3, r1
 8000e00:	d006      	beq.n	8000e10 <__eqsf2+0x48>
 8000e02:	2001      	movs	r0, #1
 8000e04:	2a00      	cmp	r2, #0
 8000e06:	d1f3      	bne.n	8000df0 <__eqsf2+0x28>
 8000e08:	0028      	movs	r0, r5
 8000e0a:	1e43      	subs	r3, r0, #1
 8000e0c:	4198      	sbcs	r0, r3
 8000e0e:	e7ef      	b.n	8000df0 <__eqsf2+0x28>
 8000e10:	2000      	movs	r0, #0
 8000e12:	e7ed      	b.n	8000df0 <__eqsf2+0x28>

08000e14 <__gesf2>:
 8000e14:	b570      	push	{r4, r5, r6, lr}
 8000e16:	0042      	lsls	r2, r0, #1
 8000e18:	0245      	lsls	r5, r0, #9
 8000e1a:	024e      	lsls	r6, r1, #9
 8000e1c:	004c      	lsls	r4, r1, #1
 8000e1e:	0fc3      	lsrs	r3, r0, #31
 8000e20:	0a6d      	lsrs	r5, r5, #9
 8000e22:	0e12      	lsrs	r2, r2, #24
 8000e24:	0a76      	lsrs	r6, r6, #9
 8000e26:	0e24      	lsrs	r4, r4, #24
 8000e28:	0fc8      	lsrs	r0, r1, #31
 8000e2a:	2aff      	cmp	r2, #255	; 0xff
 8000e2c:	d01b      	beq.n	8000e66 <__gesf2+0x52>
 8000e2e:	2cff      	cmp	r4, #255	; 0xff
 8000e30:	d00e      	beq.n	8000e50 <__gesf2+0x3c>
 8000e32:	2a00      	cmp	r2, #0
 8000e34:	d11b      	bne.n	8000e6e <__gesf2+0x5a>
 8000e36:	2c00      	cmp	r4, #0
 8000e38:	d101      	bne.n	8000e3e <__gesf2+0x2a>
 8000e3a:	2e00      	cmp	r6, #0
 8000e3c:	d01c      	beq.n	8000e78 <__gesf2+0x64>
 8000e3e:	2d00      	cmp	r5, #0
 8000e40:	d00c      	beq.n	8000e5c <__gesf2+0x48>
 8000e42:	4283      	cmp	r3, r0
 8000e44:	d01c      	beq.n	8000e80 <__gesf2+0x6c>
 8000e46:	2102      	movs	r1, #2
 8000e48:	1e58      	subs	r0, r3, #1
 8000e4a:	4008      	ands	r0, r1
 8000e4c:	3801      	subs	r0, #1
 8000e4e:	bd70      	pop	{r4, r5, r6, pc}
 8000e50:	2e00      	cmp	r6, #0
 8000e52:	d122      	bne.n	8000e9a <__gesf2+0x86>
 8000e54:	2a00      	cmp	r2, #0
 8000e56:	d1f4      	bne.n	8000e42 <__gesf2+0x2e>
 8000e58:	2d00      	cmp	r5, #0
 8000e5a:	d1f2      	bne.n	8000e42 <__gesf2+0x2e>
 8000e5c:	2800      	cmp	r0, #0
 8000e5e:	d1f6      	bne.n	8000e4e <__gesf2+0x3a>
 8000e60:	2001      	movs	r0, #1
 8000e62:	4240      	negs	r0, r0
 8000e64:	e7f3      	b.n	8000e4e <__gesf2+0x3a>
 8000e66:	2d00      	cmp	r5, #0
 8000e68:	d117      	bne.n	8000e9a <__gesf2+0x86>
 8000e6a:	2cff      	cmp	r4, #255	; 0xff
 8000e6c:	d0f0      	beq.n	8000e50 <__gesf2+0x3c>
 8000e6e:	2c00      	cmp	r4, #0
 8000e70:	d1e7      	bne.n	8000e42 <__gesf2+0x2e>
 8000e72:	2e00      	cmp	r6, #0
 8000e74:	d1e5      	bne.n	8000e42 <__gesf2+0x2e>
 8000e76:	e7e6      	b.n	8000e46 <__gesf2+0x32>
 8000e78:	2000      	movs	r0, #0
 8000e7a:	2d00      	cmp	r5, #0
 8000e7c:	d0e7      	beq.n	8000e4e <__gesf2+0x3a>
 8000e7e:	e7e2      	b.n	8000e46 <__gesf2+0x32>
 8000e80:	42a2      	cmp	r2, r4
 8000e82:	dc05      	bgt.n	8000e90 <__gesf2+0x7c>
 8000e84:	dbea      	blt.n	8000e5c <__gesf2+0x48>
 8000e86:	42b5      	cmp	r5, r6
 8000e88:	d802      	bhi.n	8000e90 <__gesf2+0x7c>
 8000e8a:	d3e7      	bcc.n	8000e5c <__gesf2+0x48>
 8000e8c:	2000      	movs	r0, #0
 8000e8e:	e7de      	b.n	8000e4e <__gesf2+0x3a>
 8000e90:	4243      	negs	r3, r0
 8000e92:	4158      	adcs	r0, r3
 8000e94:	0040      	lsls	r0, r0, #1
 8000e96:	3801      	subs	r0, #1
 8000e98:	e7d9      	b.n	8000e4e <__gesf2+0x3a>
 8000e9a:	2002      	movs	r0, #2
 8000e9c:	4240      	negs	r0, r0
 8000e9e:	e7d6      	b.n	8000e4e <__gesf2+0x3a>

08000ea0 <__lesf2>:
 8000ea0:	b570      	push	{r4, r5, r6, lr}
 8000ea2:	0042      	lsls	r2, r0, #1
 8000ea4:	0245      	lsls	r5, r0, #9
 8000ea6:	024e      	lsls	r6, r1, #9
 8000ea8:	004c      	lsls	r4, r1, #1
 8000eaa:	0fc3      	lsrs	r3, r0, #31
 8000eac:	0a6d      	lsrs	r5, r5, #9
 8000eae:	0e12      	lsrs	r2, r2, #24
 8000eb0:	0a76      	lsrs	r6, r6, #9
 8000eb2:	0e24      	lsrs	r4, r4, #24
 8000eb4:	0fc8      	lsrs	r0, r1, #31
 8000eb6:	2aff      	cmp	r2, #255	; 0xff
 8000eb8:	d00b      	beq.n	8000ed2 <__lesf2+0x32>
 8000eba:	2cff      	cmp	r4, #255	; 0xff
 8000ebc:	d00d      	beq.n	8000eda <__lesf2+0x3a>
 8000ebe:	2a00      	cmp	r2, #0
 8000ec0:	d11f      	bne.n	8000f02 <__lesf2+0x62>
 8000ec2:	2c00      	cmp	r4, #0
 8000ec4:	d116      	bne.n	8000ef4 <__lesf2+0x54>
 8000ec6:	2e00      	cmp	r6, #0
 8000ec8:	d114      	bne.n	8000ef4 <__lesf2+0x54>
 8000eca:	2000      	movs	r0, #0
 8000ecc:	2d00      	cmp	r5, #0
 8000ece:	d010      	beq.n	8000ef2 <__lesf2+0x52>
 8000ed0:	e009      	b.n	8000ee6 <__lesf2+0x46>
 8000ed2:	2d00      	cmp	r5, #0
 8000ed4:	d10c      	bne.n	8000ef0 <__lesf2+0x50>
 8000ed6:	2cff      	cmp	r4, #255	; 0xff
 8000ed8:	d113      	bne.n	8000f02 <__lesf2+0x62>
 8000eda:	2e00      	cmp	r6, #0
 8000edc:	d108      	bne.n	8000ef0 <__lesf2+0x50>
 8000ede:	2a00      	cmp	r2, #0
 8000ee0:	d008      	beq.n	8000ef4 <__lesf2+0x54>
 8000ee2:	4283      	cmp	r3, r0
 8000ee4:	d012      	beq.n	8000f0c <__lesf2+0x6c>
 8000ee6:	2102      	movs	r1, #2
 8000ee8:	1e58      	subs	r0, r3, #1
 8000eea:	4008      	ands	r0, r1
 8000eec:	3801      	subs	r0, #1
 8000eee:	e000      	b.n	8000ef2 <__lesf2+0x52>
 8000ef0:	2002      	movs	r0, #2
 8000ef2:	bd70      	pop	{r4, r5, r6, pc}
 8000ef4:	2d00      	cmp	r5, #0
 8000ef6:	d1f4      	bne.n	8000ee2 <__lesf2+0x42>
 8000ef8:	2800      	cmp	r0, #0
 8000efa:	d1fa      	bne.n	8000ef2 <__lesf2+0x52>
 8000efc:	2001      	movs	r0, #1
 8000efe:	4240      	negs	r0, r0
 8000f00:	e7f7      	b.n	8000ef2 <__lesf2+0x52>
 8000f02:	2c00      	cmp	r4, #0
 8000f04:	d1ed      	bne.n	8000ee2 <__lesf2+0x42>
 8000f06:	2e00      	cmp	r6, #0
 8000f08:	d1eb      	bne.n	8000ee2 <__lesf2+0x42>
 8000f0a:	e7ec      	b.n	8000ee6 <__lesf2+0x46>
 8000f0c:	42a2      	cmp	r2, r4
 8000f0e:	dc05      	bgt.n	8000f1c <__lesf2+0x7c>
 8000f10:	dbf2      	blt.n	8000ef8 <__lesf2+0x58>
 8000f12:	42b5      	cmp	r5, r6
 8000f14:	d802      	bhi.n	8000f1c <__lesf2+0x7c>
 8000f16:	d3ef      	bcc.n	8000ef8 <__lesf2+0x58>
 8000f18:	2000      	movs	r0, #0
 8000f1a:	e7ea      	b.n	8000ef2 <__lesf2+0x52>
 8000f1c:	4243      	negs	r3, r0
 8000f1e:	4158      	adcs	r0, r3
 8000f20:	0040      	lsls	r0, r0, #1
 8000f22:	3801      	subs	r0, #1
 8000f24:	e7e5      	b.n	8000ef2 <__lesf2+0x52>
 8000f26:	46c0      	nop			; (mov r8, r8)

08000f28 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b084      	sub	sp, #16
 8000f2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000f2e:	1d3b      	adds	r3, r7, #4
 8000f30:	0018      	movs	r0, r3
 8000f32:	230c      	movs	r3, #12
 8000f34:	001a      	movs	r2, r3
 8000f36:	2100      	movs	r1, #0
 8000f38:	f009 f8d6 	bl	800a0e8 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000f3c:	4b50      	ldr	r3, [pc, #320]	; (8001080 <MX_ADC1_Init+0x158>)
 8000f3e:	4a51      	ldr	r2, [pc, #324]	; (8001084 <MX_ADC1_Init+0x15c>)
 8000f40:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000f42:	4b4f      	ldr	r3, [pc, #316]	; (8001080 <MX_ADC1_Init+0x158>)
 8000f44:	2280      	movs	r2, #128	; 0x80
 8000f46:	05d2      	lsls	r2, r2, #23
 8000f48:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f4a:	4b4d      	ldr	r3, [pc, #308]	; (8001080 <MX_ADC1_Init+0x158>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f50:	4b4b      	ldr	r3, [pc, #300]	; (8001080 <MX_ADC1_Init+0x158>)
 8000f52:	2200      	movs	r2, #0
 8000f54:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000f56:	4b4a      	ldr	r3, [pc, #296]	; (8001080 <MX_ADC1_Init+0x158>)
 8000f58:	2280      	movs	r2, #128	; 0x80
 8000f5a:	0392      	lsls	r2, r2, #14
 8000f5c:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f5e:	4b48      	ldr	r3, [pc, #288]	; (8001080 <MX_ADC1_Init+0x158>)
 8000f60:	2204      	movs	r2, #4
 8000f62:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000f64:	4b46      	ldr	r3, [pc, #280]	; (8001080 <MX_ADC1_Init+0x158>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8000f6a:	4b45      	ldr	r3, [pc, #276]	; (8001080 <MX_ADC1_Init+0x158>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000f70:	4b43      	ldr	r3, [pc, #268]	; (8001080 <MX_ADC1_Init+0x158>)
 8000f72:	2201      	movs	r2, #1
 8000f74:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 5;
 8000f76:	4b42      	ldr	r3, [pc, #264]	; (8001080 <MX_ADC1_Init+0x158>)
 8000f78:	2205      	movs	r2, #5
 8000f7a:	61da      	str	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f7c:	4b40      	ldr	r3, [pc, #256]	; (8001080 <MX_ADC1_Init+0x158>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f82:	4b3f      	ldr	r3, [pc, #252]	; (8001080 <MX_ADC1_Init+0x158>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000f88:	4b3d      	ldr	r3, [pc, #244]	; (8001080 <MX_ADC1_Init+0x158>)
 8000f8a:	222c      	movs	r2, #44	; 0x2c
 8000f8c:	2101      	movs	r1, #1
 8000f8e:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000f90:	4b3b      	ldr	r3, [pc, #236]	; (8001080 <MX_ADC1_Init+0x158>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_39CYCLES_5;
 8000f96:	4b3a      	ldr	r3, [pc, #232]	; (8001080 <MX_ADC1_Init+0x158>)
 8000f98:	2205      	movs	r2, #5
 8000f9a:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 8000f9c:	4b38      	ldr	r3, [pc, #224]	; (8001080 <MX_ADC1_Init+0x158>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	639a      	str	r2, [r3, #56]	; 0x38
  hadc1.Init.OversamplingMode = ENABLE;
 8000fa2:	4b37      	ldr	r3, [pc, #220]	; (8001080 <MX_ADC1_Init+0x158>)
 8000fa4:	223c      	movs	r2, #60	; 0x3c
 8000fa6:	2101      	movs	r1, #1
 8000fa8:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_16;
 8000faa:	4b35      	ldr	r3, [pc, #212]	; (8001080 <MX_ADC1_Init+0x158>)
 8000fac:	220c      	movs	r2, #12
 8000fae:	641a      	str	r2, [r3, #64]	; 0x40
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_4;
 8000fb0:	4b33      	ldr	r3, [pc, #204]	; (8001080 <MX_ADC1_Init+0x158>)
 8000fb2:	2280      	movs	r2, #128	; 0x80
 8000fb4:	645a      	str	r2, [r3, #68]	; 0x44
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 8000fb6:	4b32      	ldr	r3, [pc, #200]	; (8001080 <MX_ADC1_Init+0x158>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	649a      	str	r2, [r3, #72]	; 0x48
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8000fbc:	4b30      	ldr	r3, [pc, #192]	; (8001080 <MX_ADC1_Init+0x158>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000fc2:	4b2f      	ldr	r3, [pc, #188]	; (8001080 <MX_ADC1_Init+0x158>)
 8000fc4:	0018      	movs	r0, r3
 8000fc6:	f001 f8a1 	bl	800210c <HAL_ADC_Init>
 8000fca:	1e03      	subs	r3, r0, #0
 8000fcc:	d001      	beq.n	8000fd2 <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8000fce:	f000 fa7f 	bl	80014d0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000fd2:	1d3b      	adds	r3, r7, #4
 8000fd4:	2201      	movs	r2, #1
 8000fd6:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000fd8:	1d3b      	adds	r3, r7, #4
 8000fda:	2200      	movs	r2, #0
 8000fdc:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8000fde:	1d3b      	adds	r3, r7, #4
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fe4:	1d3a      	adds	r2, r7, #4
 8000fe6:	4b26      	ldr	r3, [pc, #152]	; (8001080 <MX_ADC1_Init+0x158>)
 8000fe8:	0011      	movs	r1, r2
 8000fea:	0018      	movs	r0, r3
 8000fec:	f001 fadc 	bl	80025a8 <HAL_ADC_ConfigChannel>
 8000ff0:	1e03      	subs	r3, r0, #0
 8000ff2:	d001      	beq.n	8000ff8 <MX_ADC1_Init+0xd0>
  {
    Error_Handler();
 8000ff4:	f000 fa6c 	bl	80014d0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000ff8:	1d3b      	adds	r3, r7, #4
 8000ffa:	4a23      	ldr	r2, [pc, #140]	; (8001088 <MX_ADC1_Init+0x160>)
 8000ffc:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000ffe:	1d3b      	adds	r3, r7, #4
 8001000:	2204      	movs	r2, #4
 8001002:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001004:	1d3a      	adds	r2, r7, #4
 8001006:	4b1e      	ldr	r3, [pc, #120]	; (8001080 <MX_ADC1_Init+0x158>)
 8001008:	0011      	movs	r1, r2
 800100a:	0018      	movs	r0, r3
 800100c:	f001 facc 	bl	80025a8 <HAL_ADC_ConfigChannel>
 8001010:	1e03      	subs	r3, r0, #0
 8001012:	d001      	beq.n	8001018 <MX_ADC1_Init+0xf0>
  {
    Error_Handler();
 8001014:	f000 fa5c 	bl	80014d0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001018:	1d3b      	adds	r3, r7, #4
 800101a:	4a1c      	ldr	r2, [pc, #112]	; (800108c <MX_ADC1_Init+0x164>)
 800101c:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800101e:	1d3b      	adds	r3, r7, #4
 8001020:	2208      	movs	r2, #8
 8001022:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001024:	1d3a      	adds	r2, r7, #4
 8001026:	4b16      	ldr	r3, [pc, #88]	; (8001080 <MX_ADC1_Init+0x158>)
 8001028:	0011      	movs	r1, r2
 800102a:	0018      	movs	r0, r3
 800102c:	f001 fabc 	bl	80025a8 <HAL_ADC_ConfigChannel>
 8001030:	1e03      	subs	r3, r0, #0
 8001032:	d001      	beq.n	8001038 <MX_ADC1_Init+0x110>
  {
    Error_Handler();
 8001034:	f000 fa4c 	bl	80014d0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001038:	1d3b      	adds	r3, r7, #4
 800103a:	4a15      	ldr	r2, [pc, #84]	; (8001090 <MX_ADC1_Init+0x168>)
 800103c:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800103e:	1d3b      	adds	r3, r7, #4
 8001040:	220c      	movs	r2, #12
 8001042:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001044:	1d3a      	adds	r2, r7, #4
 8001046:	4b0e      	ldr	r3, [pc, #56]	; (8001080 <MX_ADC1_Init+0x158>)
 8001048:	0011      	movs	r1, r2
 800104a:	0018      	movs	r0, r3
 800104c:	f001 faac 	bl	80025a8 <HAL_ADC_ConfigChannel>
 8001050:	1e03      	subs	r3, r0, #0
 8001052:	d001      	beq.n	8001058 <MX_ADC1_Init+0x130>
  {
    Error_Handler();
 8001054:	f000 fa3c 	bl	80014d0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8001058:	1d3b      	adds	r3, r7, #4
 800105a:	4a0e      	ldr	r2, [pc, #56]	; (8001094 <MX_ADC1_Init+0x16c>)
 800105c:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 800105e:	1d3b      	adds	r3, r7, #4
 8001060:	2210      	movs	r2, #16
 8001062:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001064:	1d3a      	adds	r2, r7, #4
 8001066:	4b06      	ldr	r3, [pc, #24]	; (8001080 <MX_ADC1_Init+0x158>)
 8001068:	0011      	movs	r1, r2
 800106a:	0018      	movs	r0, r3
 800106c:	f001 fa9c 	bl	80025a8 <HAL_ADC_ConfigChannel>
 8001070:	1e03      	subs	r3, r0, #0
 8001072:	d001      	beq.n	8001078 <MX_ADC1_Init+0x150>
  {
    Error_Handler();
 8001074:	f000 fa2c 	bl	80014d0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001078:	46c0      	nop			; (mov r8, r8)
 800107a:	46bd      	mov	sp, r7
 800107c:	b004      	add	sp, #16
 800107e:	bd80      	pop	{r7, pc}
 8001080:	2000008c 	.word	0x2000008c
 8001084:	40012400 	.word	0x40012400
 8001088:	04000002 	.word	0x04000002
 800108c:	08000004 	.word	0x08000004
 8001090:	18000040 	.word	0x18000040
 8001094:	b4002000 	.word	0xb4002000

08001098 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001098:	b590      	push	{r4, r7, lr}
 800109a:	b08b      	sub	sp, #44	; 0x2c
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010a0:	2414      	movs	r4, #20
 80010a2:	193b      	adds	r3, r7, r4
 80010a4:	0018      	movs	r0, r3
 80010a6:	2314      	movs	r3, #20
 80010a8:	001a      	movs	r2, r3
 80010aa:	2100      	movs	r1, #0
 80010ac:	f009 f81c 	bl	800a0e8 <memset>
  if(adcHandle->Instance==ADC1)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	4a3b      	ldr	r2, [pc, #236]	; (80011a4 <HAL_ADC_MspInit+0x10c>)
 80010b6:	4293      	cmp	r3, r2
 80010b8:	d16f      	bne.n	800119a <HAL_ADC_MspInit+0x102>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80010ba:	4b3b      	ldr	r3, [pc, #236]	; (80011a8 <HAL_ADC_MspInit+0x110>)
 80010bc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80010be:	4b3a      	ldr	r3, [pc, #232]	; (80011a8 <HAL_ADC_MspInit+0x110>)
 80010c0:	2180      	movs	r1, #128	; 0x80
 80010c2:	0349      	lsls	r1, r1, #13
 80010c4:	430a      	orrs	r2, r1
 80010c6:	641a      	str	r2, [r3, #64]	; 0x40
 80010c8:	4b37      	ldr	r3, [pc, #220]	; (80011a8 <HAL_ADC_MspInit+0x110>)
 80010ca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80010cc:	2380      	movs	r3, #128	; 0x80
 80010ce:	035b      	lsls	r3, r3, #13
 80010d0:	4013      	ands	r3, r2
 80010d2:	613b      	str	r3, [r7, #16]
 80010d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010d6:	4b34      	ldr	r3, [pc, #208]	; (80011a8 <HAL_ADC_MspInit+0x110>)
 80010d8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80010da:	4b33      	ldr	r3, [pc, #204]	; (80011a8 <HAL_ADC_MspInit+0x110>)
 80010dc:	2101      	movs	r1, #1
 80010de:	430a      	orrs	r2, r1
 80010e0:	635a      	str	r2, [r3, #52]	; 0x34
 80010e2:	4b31      	ldr	r3, [pc, #196]	; (80011a8 <HAL_ADC_MspInit+0x110>)
 80010e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010e6:	2201      	movs	r2, #1
 80010e8:	4013      	ands	r3, r2
 80010ea:	60fb      	str	r3, [r7, #12]
 80010ec:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010ee:	4b2e      	ldr	r3, [pc, #184]	; (80011a8 <HAL_ADC_MspInit+0x110>)
 80010f0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80010f2:	4b2d      	ldr	r3, [pc, #180]	; (80011a8 <HAL_ADC_MspInit+0x110>)
 80010f4:	2102      	movs	r1, #2
 80010f6:	430a      	orrs	r2, r1
 80010f8:	635a      	str	r2, [r3, #52]	; 0x34
 80010fa:	4b2b      	ldr	r3, [pc, #172]	; (80011a8 <HAL_ADC_MspInit+0x110>)
 80010fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010fe:	2202      	movs	r2, #2
 8001100:	4013      	ands	r3, r2
 8001102:	60bb      	str	r3, [r7, #8]
 8001104:	68bb      	ldr	r3, [r7, #8]
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    PB2     ------> ADC1_IN10
    PB10     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = BAT1_VOL_Pin|BAT2_VOL_Pin|SYS_VOL_Pin|SYS_CUR_Pin
 8001106:	193b      	adds	r3, r7, r4
 8001108:	22d7      	movs	r2, #215	; 0xd7
 800110a:	601a      	str	r2, [r3, #0]
                          |ADT_VOL_Pin|AIR_TEMP_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800110c:	193b      	adds	r3, r7, r4
 800110e:	2203      	movs	r2, #3
 8001110:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001112:	193b      	adds	r3, r7, r4
 8001114:	2200      	movs	r2, #0
 8001116:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001118:	193a      	adds	r2, r7, r4
 800111a:	23a0      	movs	r3, #160	; 0xa0
 800111c:	05db      	lsls	r3, r3, #23
 800111e:	0011      	movs	r1, r2
 8001120:	0018      	movs	r0, r3
 8001122:	f002 fa43 	bl	80035ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BAT2_TEMP_Pin|BAT1_TEMP_Pin|RF2_TEMP_Pin|RF1_TEMP_Pin;
 8001126:	193b      	adds	r3, r7, r4
 8001128:	4a20      	ldr	r2, [pc, #128]	; (80011ac <HAL_ADC_MspInit+0x114>)
 800112a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800112c:	193b      	adds	r3, r7, r4
 800112e:	2203      	movs	r2, #3
 8001130:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001132:	193b      	adds	r3, r7, r4
 8001134:	2200      	movs	r2, #0
 8001136:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001138:	193b      	adds	r3, r7, r4
 800113a:	4a1d      	ldr	r2, [pc, #116]	; (80011b0 <HAL_ADC_MspInit+0x118>)
 800113c:	0019      	movs	r1, r3
 800113e:	0010      	movs	r0, r2
 8001140:	f002 fa34 	bl	80035ac <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001144:	4b1b      	ldr	r3, [pc, #108]	; (80011b4 <HAL_ADC_MspInit+0x11c>)
 8001146:	4a1c      	ldr	r2, [pc, #112]	; (80011b8 <HAL_ADC_MspInit+0x120>)
 8001148:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 800114a:	4b1a      	ldr	r3, [pc, #104]	; (80011b4 <HAL_ADC_MspInit+0x11c>)
 800114c:	2205      	movs	r2, #5
 800114e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001150:	4b18      	ldr	r3, [pc, #96]	; (80011b4 <HAL_ADC_MspInit+0x11c>)
 8001152:	2200      	movs	r2, #0
 8001154:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001156:	4b17      	ldr	r3, [pc, #92]	; (80011b4 <HAL_ADC_MspInit+0x11c>)
 8001158:	2200      	movs	r2, #0
 800115a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800115c:	4b15      	ldr	r3, [pc, #84]	; (80011b4 <HAL_ADC_MspInit+0x11c>)
 800115e:	2280      	movs	r2, #128	; 0x80
 8001160:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001162:	4b14      	ldr	r3, [pc, #80]	; (80011b4 <HAL_ADC_MspInit+0x11c>)
 8001164:	2280      	movs	r2, #128	; 0x80
 8001166:	0052      	lsls	r2, r2, #1
 8001168:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800116a:	4b12      	ldr	r3, [pc, #72]	; (80011b4 <HAL_ADC_MspInit+0x11c>)
 800116c:	2280      	movs	r2, #128	; 0x80
 800116e:	00d2      	lsls	r2, r2, #3
 8001170:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001172:	4b10      	ldr	r3, [pc, #64]	; (80011b4 <HAL_ADC_MspInit+0x11c>)
 8001174:	2220      	movs	r2, #32
 8001176:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001178:	4b0e      	ldr	r3, [pc, #56]	; (80011b4 <HAL_ADC_MspInit+0x11c>)
 800117a:	2200      	movs	r2, #0
 800117c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800117e:	4b0d      	ldr	r3, [pc, #52]	; (80011b4 <HAL_ADC_MspInit+0x11c>)
 8001180:	0018      	movs	r0, r3
 8001182:	f001 ff5f 	bl	8003044 <HAL_DMA_Init>
 8001186:	1e03      	subs	r3, r0, #0
 8001188:	d001      	beq.n	800118e <HAL_ADC_MspInit+0xf6>
    {
      Error_Handler();
 800118a:	f000 f9a1 	bl	80014d0 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	4a08      	ldr	r2, [pc, #32]	; (80011b4 <HAL_ADC_MspInit+0x11c>)
 8001192:	651a      	str	r2, [r3, #80]	; 0x50
 8001194:	4b07      	ldr	r3, [pc, #28]	; (80011b4 <HAL_ADC_MspInit+0x11c>)
 8001196:	687a      	ldr	r2, [r7, #4]
 8001198:	629a      	str	r2, [r3, #40]	; 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800119a:	46c0      	nop			; (mov r8, r8)
 800119c:	46bd      	mov	sp, r7
 800119e:	b00b      	add	sp, #44	; 0x2c
 80011a0:	bd90      	pop	{r4, r7, pc}
 80011a2:	46c0      	nop			; (mov r8, r8)
 80011a4:	40012400 	.word	0x40012400
 80011a8:	40021000 	.word	0x40021000
 80011ac:	00000407 	.word	0x00000407
 80011b0:	50000400 	.word	0x50000400
 80011b4:	200000f0 	.word	0x200000f0
 80011b8:	40020008 	.word	0x40020008

080011bc <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80011bc:	b580      	push	{r7, lr}
 80011be:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80011c0:	4a05      	ldr	r2, [pc, #20]	; (80011d8 <MX_FREERTOS_Init+0x1c>)
 80011c2:	4b06      	ldr	r3, [pc, #24]	; (80011dc <MX_FREERTOS_Init+0x20>)
 80011c4:	2100      	movs	r1, #0
 80011c6:	0018      	movs	r0, r3
 80011c8:	f005 fe66 	bl	8006e98 <osThreadNew>
 80011cc:	0002      	movs	r2, r0
 80011ce:	4b04      	ldr	r3, [pc, #16]	; (80011e0 <MX_FREERTOS_Init+0x24>)
 80011d0:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80011d2:	46c0      	nop			; (mov r8, r8)
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bd80      	pop	{r7, pc}
 80011d8:	0800a384 	.word	0x0800a384
 80011dc:	080011e5 	.word	0x080011e5
 80011e0:	2000014c 	.word	0x2000014c

080011e4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b082      	sub	sp, #8
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
//		  ADC_FUCK = HAL_ADCEx_Calibration_GetValue(&hadc1);
//		  HAL_ADCEx_Calibration_SetValue(&hadc1, ADC_FUCK);
  /* Infinite loop */
  for(;;)
  {
	  osDelay(1);
 80011ec:	2001      	movs	r0, #1
 80011ee:	f005 fee9 	bl	8006fc4 <osDelay>
 80011f2:	e7fb      	b.n	80011ec <StartDefaultTask+0x8>

080011f4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b082      	sub	sp, #8
 80011f8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80011fa:	4b10      	ldr	r3, [pc, #64]	; (800123c <MX_DMA_Init+0x48>)
 80011fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80011fe:	4b0f      	ldr	r3, [pc, #60]	; (800123c <MX_DMA_Init+0x48>)
 8001200:	2101      	movs	r1, #1
 8001202:	430a      	orrs	r2, r1
 8001204:	639a      	str	r2, [r3, #56]	; 0x38
 8001206:	4b0d      	ldr	r3, [pc, #52]	; (800123c <MX_DMA_Init+0x48>)
 8001208:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800120a:	2201      	movs	r2, #1
 800120c:	4013      	ands	r3, r2
 800120e:	607b      	str	r3, [r7, #4]
 8001210:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 3, 0);
 8001212:	2200      	movs	r2, #0
 8001214:	2103      	movs	r1, #3
 8001216:	2009      	movs	r0, #9
 8001218:	f001 feee 	bl	8002ff8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800121c:	2009      	movs	r0, #9
 800121e:	f001 ff00 	bl	8003022 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 3, 0);
 8001222:	2200      	movs	r2, #0
 8001224:	2103      	movs	r1, #3
 8001226:	200a      	movs	r0, #10
 8001228:	f001 fee6 	bl	8002ff8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 800122c:	200a      	movs	r0, #10
 800122e:	f001 fef8 	bl	8003022 <HAL_NVIC_EnableIRQ>

}
 8001232:	46c0      	nop			; (mov r8, r8)
 8001234:	46bd      	mov	sp, r7
 8001236:	b002      	add	sp, #8
 8001238:	bd80      	pop	{r7, pc}
 800123a:	46c0      	nop			; (mov r8, r8)
 800123c:	40021000 	.word	0x40021000

08001240 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001240:	b590      	push	{r4, r7, lr}
 8001242:	b08b      	sub	sp, #44	; 0x2c
 8001244:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001246:	2414      	movs	r4, #20
 8001248:	193b      	adds	r3, r7, r4
 800124a:	0018      	movs	r0, r3
 800124c:	2314      	movs	r3, #20
 800124e:	001a      	movs	r2, r3
 8001250:	2100      	movs	r1, #0
 8001252:	f008 ff49 	bl	800a0e8 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001256:	4b57      	ldr	r3, [pc, #348]	; (80013b4 <MX_GPIO_Init+0x174>)
 8001258:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800125a:	4b56      	ldr	r3, [pc, #344]	; (80013b4 <MX_GPIO_Init+0x174>)
 800125c:	2104      	movs	r1, #4
 800125e:	430a      	orrs	r2, r1
 8001260:	635a      	str	r2, [r3, #52]	; 0x34
 8001262:	4b54      	ldr	r3, [pc, #336]	; (80013b4 <MX_GPIO_Init+0x174>)
 8001264:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001266:	2204      	movs	r2, #4
 8001268:	4013      	ands	r3, r2
 800126a:	613b      	str	r3, [r7, #16]
 800126c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800126e:	4b51      	ldr	r3, [pc, #324]	; (80013b4 <MX_GPIO_Init+0x174>)
 8001270:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001272:	4b50      	ldr	r3, [pc, #320]	; (80013b4 <MX_GPIO_Init+0x174>)
 8001274:	2120      	movs	r1, #32
 8001276:	430a      	orrs	r2, r1
 8001278:	635a      	str	r2, [r3, #52]	; 0x34
 800127a:	4b4e      	ldr	r3, [pc, #312]	; (80013b4 <MX_GPIO_Init+0x174>)
 800127c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800127e:	2220      	movs	r2, #32
 8001280:	4013      	ands	r3, r2
 8001282:	60fb      	str	r3, [r7, #12]
 8001284:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001286:	4b4b      	ldr	r3, [pc, #300]	; (80013b4 <MX_GPIO_Init+0x174>)
 8001288:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800128a:	4b4a      	ldr	r3, [pc, #296]	; (80013b4 <MX_GPIO_Init+0x174>)
 800128c:	2101      	movs	r1, #1
 800128e:	430a      	orrs	r2, r1
 8001290:	635a      	str	r2, [r3, #52]	; 0x34
 8001292:	4b48      	ldr	r3, [pc, #288]	; (80013b4 <MX_GPIO_Init+0x174>)
 8001294:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001296:	2201      	movs	r2, #1
 8001298:	4013      	ands	r3, r2
 800129a:	60bb      	str	r3, [r7, #8]
 800129c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800129e:	4b45      	ldr	r3, [pc, #276]	; (80013b4 <MX_GPIO_Init+0x174>)
 80012a0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80012a2:	4b44      	ldr	r3, [pc, #272]	; (80013b4 <MX_GPIO_Init+0x174>)
 80012a4:	2102      	movs	r1, #2
 80012a6:	430a      	orrs	r2, r1
 80012a8:	635a      	str	r2, [r3, #52]	; 0x34
 80012aa:	4b42      	ldr	r3, [pc, #264]	; (80013b4 <MX_GPIO_Init+0x174>)
 80012ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80012ae:	2202      	movs	r2, #2
 80012b0:	4013      	ands	r3, r2
 80012b2:	607b      	str	r3, [r7, #4]
 80012b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80012b6:	4b3f      	ldr	r3, [pc, #252]	; (80013b4 <MX_GPIO_Init+0x174>)
 80012b8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80012ba:	4b3e      	ldr	r3, [pc, #248]	; (80013b4 <MX_GPIO_Init+0x174>)
 80012bc:	2108      	movs	r1, #8
 80012be:	430a      	orrs	r2, r1
 80012c0:	635a      	str	r2, [r3, #52]	; 0x34
 80012c2:	4b3c      	ldr	r3, [pc, #240]	; (80013b4 <MX_GPIO_Init+0x174>)
 80012c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80012c6:	2208      	movs	r2, #8
 80012c8:	4013      	ands	r3, r2
 80012ca:	603b      	str	r3, [r7, #0]
 80012cc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 80012ce:	23a0      	movs	r3, #160	; 0xa0
 80012d0:	05db      	lsls	r3, r3, #23
 80012d2:	2200      	movs	r2, #0
 80012d4:	2120      	movs	r1, #32
 80012d6:	0018      	movs	r0, r3
 80012d8:	f002 facc 	bl	8003874 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, MAX_BATSEL_Pin|MAX_RELEARN_Pin|MAX_CHG_Pin, GPIO_PIN_RESET);
 80012dc:	4b36      	ldr	r3, [pc, #216]	; (80013b8 <MX_GPIO_Init+0x178>)
 80012de:	2200      	movs	r2, #0
 80012e0:	2107      	movs	r1, #7
 80012e2:	0018      	movs	r0, r3
 80012e4:	f002 fac6 	bl	8003874 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 80012e8:	193b      	adds	r3, r7, r4
 80012ea:	2220      	movs	r2, #32
 80012ec:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012ee:	193b      	adds	r3, r7, r4
 80012f0:	2201      	movs	r2, #1
 80012f2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f4:	193b      	adds	r3, r7, r4
 80012f6:	2200      	movs	r2, #0
 80012f8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012fa:	193b      	adds	r3, r7, r4
 80012fc:	2202      	movs	r2, #2
 80012fe:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8001300:	193a      	adds	r2, r7, r4
 8001302:	23a0      	movs	r3, #160	; 0xa0
 8001304:	05db      	lsls	r3, r3, #23
 8001306:	0011      	movs	r1, r2
 8001308:	0018      	movs	r0, r3
 800130a:	f002 f94f 	bl	80035ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = MAX_OUT0_Pin|MAX_OUT1_Pin|MAX_OUT2_Pin;
 800130e:	0021      	movs	r1, r4
 8001310:	187b      	adds	r3, r7, r1
 8001312:	22e0      	movs	r2, #224	; 0xe0
 8001314:	0212      	lsls	r2, r2, #8
 8001316:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001318:	000c      	movs	r4, r1
 800131a:	193b      	adds	r3, r7, r4
 800131c:	2200      	movs	r2, #0
 800131e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001320:	193b      	adds	r3, r7, r4
 8001322:	2202      	movs	r2, #2
 8001324:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001326:	193b      	adds	r3, r7, r4
 8001328:	4a24      	ldr	r2, [pc, #144]	; (80013bc <MX_GPIO_Init+0x17c>)
 800132a:	0019      	movs	r1, r3
 800132c:	0010      	movs	r0, r2
 800132e:	f002 f93d 	bl	80035ac <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI1_NSS_Pin;
 8001332:	0021      	movs	r1, r4
 8001334:	187b      	adds	r3, r7, r1
 8001336:	2280      	movs	r2, #128	; 0x80
 8001338:	0092      	lsls	r2, r2, #2
 800133a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800133c:	187b      	adds	r3, r7, r1
 800133e:	22c4      	movs	r2, #196	; 0xc4
 8001340:	0392      	lsls	r2, r2, #14
 8001342:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001344:	000c      	movs	r4, r1
 8001346:	193b      	adds	r3, r7, r4
 8001348:	2201      	movs	r2, #1
 800134a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(SPI1_NSS_GPIO_Port, &GPIO_InitStruct);
 800134c:	193b      	adds	r3, r7, r4
 800134e:	4a1a      	ldr	r2, [pc, #104]	; (80013b8 <MX_GPIO_Init+0x178>)
 8001350:	0019      	movs	r1, r3
 8001352:	0010      	movs	r0, r2
 8001354:	f002 f92a 	bl	80035ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = MAX_BATSEL_Pin|MAX_RELEARN_Pin|MAX_CHG_Pin;
 8001358:	193b      	adds	r3, r7, r4
 800135a:	2207      	movs	r2, #7
 800135c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800135e:	193b      	adds	r3, r7, r4
 8001360:	2201      	movs	r2, #1
 8001362:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001364:	193b      	adds	r3, r7, r4
 8001366:	2202      	movs	r2, #2
 8001368:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800136a:	193b      	adds	r3, r7, r4
 800136c:	2200      	movs	r2, #0
 800136e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001370:	193b      	adds	r3, r7, r4
 8001372:	4a11      	ldr	r2, [pc, #68]	; (80013b8 <MX_GPIO_Init+0x178>)
 8001374:	0019      	movs	r1, r3
 8001376:	0010      	movs	r0, r2
 8001378:	f002 f918 	bl	80035ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = BATSEL1_BT_Pin|BATSEL2_BT_Pin;
 800137c:	0021      	movs	r1, r4
 800137e:	187b      	adds	r3, r7, r1
 8001380:	2218      	movs	r2, #24
 8001382:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001384:	187b      	adds	r3, r7, r1
 8001386:	2200      	movs	r2, #0
 8001388:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800138a:	187b      	adds	r3, r7, r1
 800138c:	2202      	movs	r2, #2
 800138e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001390:	187b      	adds	r3, r7, r1
 8001392:	4a09      	ldr	r2, [pc, #36]	; (80013b8 <MX_GPIO_Init+0x178>)
 8001394:	0019      	movs	r1, r3
 8001396:	0010      	movs	r0, r2
 8001398:	f002 f908 	bl	80035ac <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 1, 0);
 800139c:	2200      	movs	r2, #0
 800139e:	2101      	movs	r1, #1
 80013a0:	2007      	movs	r0, #7
 80013a2:	f001 fe29 	bl	8002ff8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80013a6:	2007      	movs	r0, #7
 80013a8:	f001 fe3b 	bl	8003022 <HAL_NVIC_EnableIRQ>

}
 80013ac:	46c0      	nop			; (mov r8, r8)
 80013ae:	46bd      	mov	sp, r7
 80013b0:	b00b      	add	sp, #44	; 0x2c
 80013b2:	bd90      	pop	{r4, r7, pc}
 80013b4:	40021000 	.word	0x40021000
 80013b8:	50000c00 	.word	0x50000c00
 80013bc:	50000400 	.word	0x50000400

080013c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013c4:	f000 fd0e 	bl	8001de4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013c8:	f000 f815 	bl	80013f6 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013cc:	f7ff ff38 	bl	8001240 <MX_GPIO_Init>
  MX_DMA_Init();
 80013d0:	f7ff ff10 	bl	80011f4 <MX_DMA_Init>
  MX_USART1_UART_Init();
 80013d4:	f000 fbb6 	bl	8001b44 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 80013d8:	f7ff fda6 	bl	8000f28 <MX_ADC1_Init>
  MX_SPI1_Init();
 80013dc:	f000 f87e 	bl	80014dc <MX_SPI1_Init>
  MX_TIM1_Init();
 80013e0:	f000 fa70 	bl	80018c4 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  heralink_main_init();
 80013e4:	f008 fc20 	bl	8009c28 <heralink_main_init>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 80013e8:	f005 fd0e 	bl	8006e08 <osKernelInitialize>
  MX_FREERTOS_Init();
 80013ec:	f7ff fee6 	bl	80011bc <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80013f0:	f005 fd2c 	bl	8006e4c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80013f4:	e7fe      	b.n	80013f4 <main+0x34>

080013f6 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013f6:	b590      	push	{r4, r7, lr}
 80013f8:	b093      	sub	sp, #76	; 0x4c
 80013fa:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013fc:	2414      	movs	r4, #20
 80013fe:	193b      	adds	r3, r7, r4
 8001400:	0018      	movs	r0, r3
 8001402:	2334      	movs	r3, #52	; 0x34
 8001404:	001a      	movs	r2, r3
 8001406:	2100      	movs	r1, #0
 8001408:	f008 fe6e 	bl	800a0e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800140c:	1d3b      	adds	r3, r7, #4
 800140e:	0018      	movs	r0, r3
 8001410:	2310      	movs	r3, #16
 8001412:	001a      	movs	r2, r3
 8001414:	2100      	movs	r1, #0
 8001416:	f008 fe67 	bl	800a0e8 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800141a:	2380      	movs	r3, #128	; 0x80
 800141c:	009b      	lsls	r3, r3, #2
 800141e:	0018      	movs	r0, r3
 8001420:	f002 fa70 	bl	8003904 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001424:	193b      	adds	r3, r7, r4
 8001426:	2202      	movs	r2, #2
 8001428:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800142a:	193b      	adds	r3, r7, r4
 800142c:	2280      	movs	r2, #128	; 0x80
 800142e:	0052      	lsls	r2, r2, #1
 8001430:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8001432:	0021      	movs	r1, r4
 8001434:	187b      	adds	r3, r7, r1
 8001436:	2200      	movs	r2, #0
 8001438:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800143a:	187b      	adds	r3, r7, r1
 800143c:	2240      	movs	r2, #64	; 0x40
 800143e:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001440:	187b      	adds	r3, r7, r1
 8001442:	2202      	movs	r2, #2
 8001444:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001446:	187b      	adds	r3, r7, r1
 8001448:	2202      	movs	r2, #2
 800144a:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800144c:	187b      	adds	r3, r7, r1
 800144e:	2200      	movs	r2, #0
 8001450:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 8001452:	187b      	adds	r3, r7, r1
 8001454:	2208      	movs	r2, #8
 8001456:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001458:	187b      	adds	r3, r7, r1
 800145a:	2280      	movs	r2, #128	; 0x80
 800145c:	0292      	lsls	r2, r2, #10
 800145e:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001460:	187b      	adds	r3, r7, r1
 8001462:	2280      	movs	r2, #128	; 0x80
 8001464:	0592      	lsls	r2, r2, #22
 8001466:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001468:	187b      	adds	r3, r7, r1
 800146a:	0018      	movs	r0, r3
 800146c:	f002 fa96 	bl	800399c <HAL_RCC_OscConfig>
 8001470:	1e03      	subs	r3, r0, #0
 8001472:	d001      	beq.n	8001478 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001474:	f000 f82c 	bl	80014d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001478:	1d3b      	adds	r3, r7, #4
 800147a:	2207      	movs	r2, #7
 800147c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800147e:	1d3b      	adds	r3, r7, #4
 8001480:	2202      	movs	r2, #2
 8001482:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001484:	1d3b      	adds	r3, r7, #4
 8001486:	2200      	movs	r2, #0
 8001488:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800148a:	1d3b      	adds	r3, r7, #4
 800148c:	2280      	movs	r2, #128	; 0x80
 800148e:	01d2      	lsls	r2, r2, #7
 8001490:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001492:	1d3b      	adds	r3, r7, #4
 8001494:	2102      	movs	r1, #2
 8001496:	0018      	movs	r0, r3
 8001498:	f002 fd90 	bl	8003fbc <HAL_RCC_ClockConfig>
 800149c:	1e03      	subs	r3, r0, #0
 800149e:	d001      	beq.n	80014a4 <SystemClock_Config+0xae>
  {
    Error_Handler();
 80014a0:	f000 f816 	bl	80014d0 <Error_Handler>
  }
}
 80014a4:	46c0      	nop			; (mov r8, r8)
 80014a6:	46bd      	mov	sp, r7
 80014a8:	b013      	add	sp, #76	; 0x4c
 80014aa:	bd90      	pop	{r4, r7, pc}

080014ac <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b082      	sub	sp, #8
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3) {
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	4a04      	ldr	r2, [pc, #16]	; (80014cc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80014ba:	4293      	cmp	r3, r2
 80014bc:	d101      	bne.n	80014c2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80014be:	f000 fcb1 	bl	8001e24 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80014c2:	46c0      	nop			; (mov r8, r8)
 80014c4:	46bd      	mov	sp, r7
 80014c6:	b002      	add	sp, #8
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	46c0      	nop			; (mov r8, r8)
 80014cc:	40000400 	.word	0x40000400

080014d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014d4:	b672      	cpsid	i
}
 80014d6:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014d8:	e7fe      	b.n	80014d8 <Error_Handler+0x8>
	...

080014dc <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_rx;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80014e0:	4b19      	ldr	r3, [pc, #100]	; (8001548 <MX_SPI1_Init+0x6c>)
 80014e2:	4a1a      	ldr	r2, [pc, #104]	; (800154c <MX_SPI1_Init+0x70>)
 80014e4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 80014e6:	4b18      	ldr	r3, [pc, #96]	; (8001548 <MX_SPI1_Init+0x6c>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80014ec:	4b16      	ldr	r3, [pc, #88]	; (8001548 <MX_SPI1_Init+0x6c>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80014f2:	4b15      	ldr	r3, [pc, #84]	; (8001548 <MX_SPI1_Init+0x6c>)
 80014f4:	22e0      	movs	r2, #224	; 0xe0
 80014f6:	00d2      	lsls	r2, r2, #3
 80014f8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80014fa:	4b13      	ldr	r3, [pc, #76]	; (8001548 <MX_SPI1_Init+0x6c>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001500:	4b11      	ldr	r3, [pc, #68]	; (8001548 <MX_SPI1_Init+0x6c>)
 8001502:	2200      	movs	r2, #0
 8001504:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001506:	4b10      	ldr	r3, [pc, #64]	; (8001548 <MX_SPI1_Init+0x6c>)
 8001508:	2280      	movs	r2, #128	; 0x80
 800150a:	0092      	lsls	r2, r2, #2
 800150c:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800150e:	4b0e      	ldr	r3, [pc, #56]	; (8001548 <MX_SPI1_Init+0x6c>)
 8001510:	2200      	movs	r2, #0
 8001512:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001514:	4b0c      	ldr	r3, [pc, #48]	; (8001548 <MX_SPI1_Init+0x6c>)
 8001516:	2200      	movs	r2, #0
 8001518:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800151a:	4b0b      	ldr	r3, [pc, #44]	; (8001548 <MX_SPI1_Init+0x6c>)
 800151c:	2200      	movs	r2, #0
 800151e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001520:	4b09      	ldr	r3, [pc, #36]	; (8001548 <MX_SPI1_Init+0x6c>)
 8001522:	2207      	movs	r2, #7
 8001524:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001526:	4b08      	ldr	r3, [pc, #32]	; (8001548 <MX_SPI1_Init+0x6c>)
 8001528:	2200      	movs	r2, #0
 800152a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800152c:	4b06      	ldr	r3, [pc, #24]	; (8001548 <MX_SPI1_Init+0x6c>)
 800152e:	2200      	movs	r2, #0
 8001530:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001532:	4b05      	ldr	r3, [pc, #20]	; (8001548 <MX_SPI1_Init+0x6c>)
 8001534:	0018      	movs	r0, r3
 8001536:	f003 f849 	bl	80045cc <HAL_SPI_Init>
 800153a:	1e03      	subs	r3, r0, #0
 800153c:	d001      	beq.n	8001542 <MX_SPI1_Init+0x66>
  {
    Error_Handler();
 800153e:	f7ff ffc7 	bl	80014d0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001542:	46c0      	nop			; (mov r8, r8)
 8001544:	46bd      	mov	sp, r7
 8001546:	bd80      	pop	{r7, pc}
 8001548:	20000150 	.word	0x20000150
 800154c:	40013000 	.word	0x40013000

08001550 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001550:	b590      	push	{r4, r7, lr}
 8001552:	b08b      	sub	sp, #44	; 0x2c
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001558:	2414      	movs	r4, #20
 800155a:	193b      	adds	r3, r7, r4
 800155c:	0018      	movs	r0, r3
 800155e:	2314      	movs	r3, #20
 8001560:	001a      	movs	r2, r3
 8001562:	2100      	movs	r1, #0
 8001564:	f008 fdc0 	bl	800a0e8 <memset>
  if(spiHandle->Instance==SPI1)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	4a57      	ldr	r2, [pc, #348]	; (80016cc <HAL_SPI_MspInit+0x17c>)
 800156e:	4293      	cmp	r3, r2
 8001570:	d000      	beq.n	8001574 <HAL_SPI_MspInit+0x24>
 8001572:	e0a7      	b.n	80016c4 <HAL_SPI_MspInit+0x174>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001574:	4b56      	ldr	r3, [pc, #344]	; (80016d0 <HAL_SPI_MspInit+0x180>)
 8001576:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001578:	4b55      	ldr	r3, [pc, #340]	; (80016d0 <HAL_SPI_MspInit+0x180>)
 800157a:	2180      	movs	r1, #128	; 0x80
 800157c:	0149      	lsls	r1, r1, #5
 800157e:	430a      	orrs	r2, r1
 8001580:	641a      	str	r2, [r3, #64]	; 0x40
 8001582:	4b53      	ldr	r3, [pc, #332]	; (80016d0 <HAL_SPI_MspInit+0x180>)
 8001584:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001586:	2380      	movs	r3, #128	; 0x80
 8001588:	015b      	lsls	r3, r3, #5
 800158a:	4013      	ands	r3, r2
 800158c:	613b      	str	r3, [r7, #16]
 800158e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001590:	4b4f      	ldr	r3, [pc, #316]	; (80016d0 <HAL_SPI_MspInit+0x180>)
 8001592:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001594:	4b4e      	ldr	r3, [pc, #312]	; (80016d0 <HAL_SPI_MspInit+0x180>)
 8001596:	2108      	movs	r1, #8
 8001598:	430a      	orrs	r2, r1
 800159a:	635a      	str	r2, [r3, #52]	; 0x34
 800159c:	4b4c      	ldr	r3, [pc, #304]	; (80016d0 <HAL_SPI_MspInit+0x180>)
 800159e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80015a0:	2208      	movs	r2, #8
 80015a2:	4013      	ands	r3, r2
 80015a4:	60fb      	str	r3, [r7, #12]
 80015a6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015a8:	4b49      	ldr	r3, [pc, #292]	; (80016d0 <HAL_SPI_MspInit+0x180>)
 80015aa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80015ac:	4b48      	ldr	r3, [pc, #288]	; (80016d0 <HAL_SPI_MspInit+0x180>)
 80015ae:	2101      	movs	r1, #1
 80015b0:	430a      	orrs	r2, r1
 80015b2:	635a      	str	r2, [r3, #52]	; 0x34
 80015b4:	4b46      	ldr	r3, [pc, #280]	; (80016d0 <HAL_SPI_MspInit+0x180>)
 80015b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80015b8:	2201      	movs	r2, #1
 80015ba:	4013      	ands	r3, r2
 80015bc:	60bb      	str	r3, [r7, #8]
 80015be:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PD8     ------> SPI1_SCK
    PA11 [PA9]     ------> SPI1_MISO
    PA12 [PA10]     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80015c0:	193b      	adds	r3, r7, r4
 80015c2:	2280      	movs	r2, #128	; 0x80
 80015c4:	0052      	lsls	r2, r2, #1
 80015c6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015c8:	193b      	adds	r3, r7, r4
 80015ca:	2202      	movs	r2, #2
 80015cc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015ce:	193b      	adds	r3, r7, r4
 80015d0:	2201      	movs	r2, #1
 80015d2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015d4:	193b      	adds	r3, r7, r4
 80015d6:	2203      	movs	r2, #3
 80015d8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI1;
 80015da:	193b      	adds	r3, r7, r4
 80015dc:	2201      	movs	r2, #1
 80015de:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015e0:	193b      	adds	r3, r7, r4
 80015e2:	4a3c      	ldr	r2, [pc, #240]	; (80016d4 <HAL_SPI_MspInit+0x184>)
 80015e4:	0019      	movs	r1, r3
 80015e6:	0010      	movs	r0, r2
 80015e8:	f001 ffe0 	bl	80035ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80015ec:	0021      	movs	r1, r4
 80015ee:	187b      	adds	r3, r7, r1
 80015f0:	22c0      	movs	r2, #192	; 0xc0
 80015f2:	0152      	lsls	r2, r2, #5
 80015f4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015f6:	187b      	adds	r3, r7, r1
 80015f8:	2202      	movs	r2, #2
 80015fa:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015fc:	187b      	adds	r3, r7, r1
 80015fe:	2201      	movs	r2, #1
 8001600:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001602:	187b      	adds	r3, r7, r1
 8001604:	2203      	movs	r2, #3
 8001606:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8001608:	187b      	adds	r3, r7, r1
 800160a:	2200      	movs	r2, #0
 800160c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800160e:	187a      	adds	r2, r7, r1
 8001610:	23a0      	movs	r3, #160	; 0xa0
 8001612:	05db      	lsls	r3, r3, #23
 8001614:	0011      	movs	r1, r2
 8001616:	0018      	movs	r0, r3
 8001618:	f001 ffc8 	bl	80035ac <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 800161c:	4b2e      	ldr	r3, [pc, #184]	; (80016d8 <HAL_SPI_MspInit+0x188>)
 800161e:	4a2f      	ldr	r2, [pc, #188]	; (80016dc <HAL_SPI_MspInit+0x18c>)
 8001620:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 8001622:	4b2d      	ldr	r3, [pc, #180]	; (80016d8 <HAL_SPI_MspInit+0x188>)
 8001624:	2210      	movs	r2, #16
 8001626:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001628:	4b2b      	ldr	r3, [pc, #172]	; (80016d8 <HAL_SPI_MspInit+0x188>)
 800162a:	2200      	movs	r2, #0
 800162c:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800162e:	4b2a      	ldr	r3, [pc, #168]	; (80016d8 <HAL_SPI_MspInit+0x188>)
 8001630:	2200      	movs	r2, #0
 8001632:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001634:	4b28      	ldr	r3, [pc, #160]	; (80016d8 <HAL_SPI_MspInit+0x188>)
 8001636:	2280      	movs	r2, #128	; 0x80
 8001638:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800163a:	4b27      	ldr	r3, [pc, #156]	; (80016d8 <HAL_SPI_MspInit+0x188>)
 800163c:	2200      	movs	r2, #0
 800163e:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001640:	4b25      	ldr	r3, [pc, #148]	; (80016d8 <HAL_SPI_MspInit+0x188>)
 8001642:	2200      	movs	r2, #0
 8001644:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8001646:	4b24      	ldr	r3, [pc, #144]	; (80016d8 <HAL_SPI_MspInit+0x188>)
 8001648:	2200      	movs	r2, #0
 800164a:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800164c:	4b22      	ldr	r3, [pc, #136]	; (80016d8 <HAL_SPI_MspInit+0x188>)
 800164e:	2280      	movs	r2, #128	; 0x80
 8001650:	0152      	lsls	r2, r2, #5
 8001652:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8001654:	4b20      	ldr	r3, [pc, #128]	; (80016d8 <HAL_SPI_MspInit+0x188>)
 8001656:	0018      	movs	r0, r3
 8001658:	f001 fcf4 	bl	8003044 <HAL_DMA_Init>
 800165c:	1e03      	subs	r3, r0, #0
 800165e:	d001      	beq.n	8001664 <HAL_SPI_MspInit+0x114>
    {
      Error_Handler();
 8001660:	f7ff ff36 	bl	80014d0 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	4a1c      	ldr	r2, [pc, #112]	; (80016d8 <HAL_SPI_MspInit+0x188>)
 8001668:	659a      	str	r2, [r3, #88]	; 0x58
 800166a:	4b1b      	ldr	r3, [pc, #108]	; (80016d8 <HAL_SPI_MspInit+0x188>)
 800166c:	687a      	ldr	r2, [r7, #4]
 800166e:	629a      	str	r2, [r3, #40]	; 0x28

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8001670:	4b1b      	ldr	r3, [pc, #108]	; (80016e0 <HAL_SPI_MspInit+0x190>)
 8001672:	4a1c      	ldr	r2, [pc, #112]	; (80016e4 <HAL_SPI_MspInit+0x194>)
 8001674:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8001676:	4b1a      	ldr	r3, [pc, #104]	; (80016e0 <HAL_SPI_MspInit+0x190>)
 8001678:	2211      	movs	r2, #17
 800167a:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800167c:	4b18      	ldr	r3, [pc, #96]	; (80016e0 <HAL_SPI_MspInit+0x190>)
 800167e:	2210      	movs	r2, #16
 8001680:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001682:	4b17      	ldr	r3, [pc, #92]	; (80016e0 <HAL_SPI_MspInit+0x190>)
 8001684:	2200      	movs	r2, #0
 8001686:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001688:	4b15      	ldr	r3, [pc, #84]	; (80016e0 <HAL_SPI_MspInit+0x190>)
 800168a:	2280      	movs	r2, #128	; 0x80
 800168c:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800168e:	4b14      	ldr	r3, [pc, #80]	; (80016e0 <HAL_SPI_MspInit+0x190>)
 8001690:	2200      	movs	r2, #0
 8001692:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001694:	4b12      	ldr	r3, [pc, #72]	; (80016e0 <HAL_SPI_MspInit+0x190>)
 8001696:	2200      	movs	r2, #0
 8001698:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 800169a:	4b11      	ldr	r3, [pc, #68]	; (80016e0 <HAL_SPI_MspInit+0x190>)
 800169c:	2200      	movs	r2, #0
 800169e:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80016a0:	4b0f      	ldr	r3, [pc, #60]	; (80016e0 <HAL_SPI_MspInit+0x190>)
 80016a2:	2280      	movs	r2, #128	; 0x80
 80016a4:	0152      	lsls	r2, r2, #5
 80016a6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80016a8:	4b0d      	ldr	r3, [pc, #52]	; (80016e0 <HAL_SPI_MspInit+0x190>)
 80016aa:	0018      	movs	r0, r3
 80016ac:	f001 fcca 	bl	8003044 <HAL_DMA_Init>
 80016b0:	1e03      	subs	r3, r0, #0
 80016b2:	d001      	beq.n	80016b8 <HAL_SPI_MspInit+0x168>
    {
      Error_Handler();
 80016b4:	f7ff ff0c 	bl	80014d0 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	4a09      	ldr	r2, [pc, #36]	; (80016e0 <HAL_SPI_MspInit+0x190>)
 80016bc:	655a      	str	r2, [r3, #84]	; 0x54
 80016be:	4b08      	ldr	r3, [pc, #32]	; (80016e0 <HAL_SPI_MspInit+0x190>)
 80016c0:	687a      	ldr	r2, [r7, #4]
 80016c2:	629a      	str	r2, [r3, #40]	; 0x28

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80016c4:	46c0      	nop			; (mov r8, r8)
 80016c6:	46bd      	mov	sp, r7
 80016c8:	b00b      	add	sp, #44	; 0x2c
 80016ca:	bd90      	pop	{r4, r7, pc}
 80016cc:	40013000 	.word	0x40013000
 80016d0:	40021000 	.word	0x40021000
 80016d4:	50000c00 	.word	0x50000c00
 80016d8:	200001b4 	.word	0x200001b4
 80016dc:	4002001c 	.word	0x4002001c
 80016e0:	20000210 	.word	0x20000210
 80016e4:	40020030 	.word	0x40020030

080016e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b082      	sub	sp, #8
 80016ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016ee:	4b12      	ldr	r3, [pc, #72]	; (8001738 <HAL_MspInit+0x50>)
 80016f0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80016f2:	4b11      	ldr	r3, [pc, #68]	; (8001738 <HAL_MspInit+0x50>)
 80016f4:	2101      	movs	r1, #1
 80016f6:	430a      	orrs	r2, r1
 80016f8:	641a      	str	r2, [r3, #64]	; 0x40
 80016fa:	4b0f      	ldr	r3, [pc, #60]	; (8001738 <HAL_MspInit+0x50>)
 80016fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016fe:	2201      	movs	r2, #1
 8001700:	4013      	ands	r3, r2
 8001702:	607b      	str	r3, [r7, #4]
 8001704:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001706:	4b0c      	ldr	r3, [pc, #48]	; (8001738 <HAL_MspInit+0x50>)
 8001708:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800170a:	4b0b      	ldr	r3, [pc, #44]	; (8001738 <HAL_MspInit+0x50>)
 800170c:	2180      	movs	r1, #128	; 0x80
 800170e:	0549      	lsls	r1, r1, #21
 8001710:	430a      	orrs	r2, r1
 8001712:	63da      	str	r2, [r3, #60]	; 0x3c
 8001714:	4b08      	ldr	r3, [pc, #32]	; (8001738 <HAL_MspInit+0x50>)
 8001716:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001718:	2380      	movs	r3, #128	; 0x80
 800171a:	055b      	lsls	r3, r3, #21
 800171c:	4013      	ands	r3, r2
 800171e:	603b      	str	r3, [r7, #0]
 8001720:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8001722:	2302      	movs	r3, #2
 8001724:	425b      	negs	r3, r3
 8001726:	2200      	movs	r2, #0
 8001728:	2103      	movs	r1, #3
 800172a:	0018      	movs	r0, r3
 800172c:	f001 fc64 	bl	8002ff8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001730:	46c0      	nop			; (mov r8, r8)
 8001732:	46bd      	mov	sp, r7
 8001734:	b002      	add	sp, #8
 8001736:	bd80      	pop	{r7, pc}
 8001738:	40021000 	.word	0x40021000

0800173c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800173c:	b5b0      	push	{r4, r5, r7, lr}
 800173e:	b08c      	sub	sp, #48	; 0x30
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8001744:	232b      	movs	r3, #43	; 0x2b
 8001746:	18fb      	adds	r3, r7, r3
 8001748:	2200      	movs	r2, #0
 800174a:	701a      	strb	r2, [r3, #0]

  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 800174c:	4b37      	ldr	r3, [pc, #220]	; (800182c <HAL_InitTick+0xf0>)
 800174e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001750:	4b36      	ldr	r3, [pc, #216]	; (800182c <HAL_InitTick+0xf0>)
 8001752:	2102      	movs	r1, #2
 8001754:	430a      	orrs	r2, r1
 8001756:	63da      	str	r2, [r3, #60]	; 0x3c
 8001758:	4b34      	ldr	r3, [pc, #208]	; (800182c <HAL_InitTick+0xf0>)
 800175a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800175c:	2202      	movs	r2, #2
 800175e:	4013      	ands	r3, r2
 8001760:	60bb      	str	r3, [r7, #8]
 8001762:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001764:	230c      	movs	r3, #12
 8001766:	18fa      	adds	r2, r7, r3
 8001768:	2410      	movs	r4, #16
 800176a:	193b      	adds	r3, r7, r4
 800176c:	0011      	movs	r1, r2
 800176e:	0018      	movs	r0, r3
 8001770:	f002 fdce 	bl	8004310 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001774:	193b      	adds	r3, r7, r4
 8001776:	68db      	ldr	r3, [r3, #12]
 8001778:	627b      	str	r3, [r7, #36]	; 0x24
  /* Compute TIM3 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800177a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800177c:	2b00      	cmp	r3, #0
 800177e:	d104      	bne.n	800178a <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001780:	f002 fdb0 	bl	80042e4 <HAL_RCC_GetPCLK1Freq>
 8001784:	0003      	movs	r3, r0
 8001786:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001788:	e004      	b.n	8001794 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800178a:	f002 fdab 	bl	80042e4 <HAL_RCC_GetPCLK1Freq>
 800178e:	0003      	movs	r3, r0
 8001790:	005b      	lsls	r3, r3, #1
 8001792:	62fb      	str	r3, [r7, #44]	; 0x2c
  }

  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001794:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001796:	4926      	ldr	r1, [pc, #152]	; (8001830 <HAL_InitTick+0xf4>)
 8001798:	0018      	movs	r0, r3
 800179a:	f7fe fcb5 	bl	8000108 <__udivsi3>
 800179e:	0003      	movs	r3, r0
 80017a0:	3b01      	subs	r3, #1
 80017a2:	623b      	str	r3, [r7, #32]

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 80017a4:	4b23      	ldr	r3, [pc, #140]	; (8001834 <HAL_InitTick+0xf8>)
 80017a6:	4a24      	ldr	r2, [pc, #144]	; (8001838 <HAL_InitTick+0xfc>)
 80017a8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 80017aa:	4b22      	ldr	r3, [pc, #136]	; (8001834 <HAL_InitTick+0xf8>)
 80017ac:	4a23      	ldr	r2, [pc, #140]	; (800183c <HAL_InitTick+0x100>)
 80017ae:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 80017b0:	4b20      	ldr	r3, [pc, #128]	; (8001834 <HAL_InitTick+0xf8>)
 80017b2:	6a3a      	ldr	r2, [r7, #32]
 80017b4:	605a      	str	r2, [r3, #4]
  htim3.Init.ClockDivision = 0;
 80017b6:	4b1f      	ldr	r3, [pc, #124]	; (8001834 <HAL_InitTick+0xf8>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017bc:	4b1d      	ldr	r3, [pc, #116]	; (8001834 <HAL_InitTick+0xf8>)
 80017be:	2200      	movs	r2, #0
 80017c0:	609a      	str	r2, [r3, #8]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017c2:	4b1c      	ldr	r3, [pc, #112]	; (8001834 <HAL_InitTick+0xf8>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim3);
 80017c8:	252b      	movs	r5, #43	; 0x2b
 80017ca:	197c      	adds	r4, r7, r5
 80017cc:	4b19      	ldr	r3, [pc, #100]	; (8001834 <HAL_InitTick+0xf8>)
 80017ce:	0018      	movs	r0, r3
 80017d0:	f003 fc80 	bl	80050d4 <HAL_TIM_Base_Init>
 80017d4:	0003      	movs	r3, r0
 80017d6:	7023      	strb	r3, [r4, #0]
  if (status == HAL_OK)
 80017d8:	197b      	adds	r3, r7, r5
 80017da:	781b      	ldrb	r3, [r3, #0]
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d11e      	bne.n	800181e <HAL_InitTick+0xe2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim3);
 80017e0:	197c      	adds	r4, r7, r5
 80017e2:	4b14      	ldr	r3, [pc, #80]	; (8001834 <HAL_InitTick+0xf8>)
 80017e4:	0018      	movs	r0, r3
 80017e6:	f003 fccd 	bl	8005184 <HAL_TIM_Base_Start_IT>
 80017ea:	0003      	movs	r3, r0
 80017ec:	7023      	strb	r3, [r4, #0]
    if (status == HAL_OK)
 80017ee:	197b      	adds	r3, r7, r5
 80017f0:	781b      	ldrb	r3, [r3, #0]
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d113      	bne.n	800181e <HAL_InitTick+0xe2>
    {
    /* Enable the TIM3 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80017f6:	2010      	movs	r0, #16
 80017f8:	f001 fc13 	bl	8003022 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	2b03      	cmp	r3, #3
 8001800:	d809      	bhi.n	8001816 <HAL_InitTick+0xda>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority, 0U);
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	2200      	movs	r2, #0
 8001806:	0019      	movs	r1, r3
 8001808:	2010      	movs	r0, #16
 800180a:	f001 fbf5 	bl	8002ff8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800180e:	4b0c      	ldr	r3, [pc, #48]	; (8001840 <HAL_InitTick+0x104>)
 8001810:	687a      	ldr	r2, [r7, #4]
 8001812:	601a      	str	r2, [r3, #0]
 8001814:	e003      	b.n	800181e <HAL_InitTick+0xe2>
      }
      else
      {
        status = HAL_ERROR;
 8001816:	232b      	movs	r3, #43	; 0x2b
 8001818:	18fb      	adds	r3, r7, r3
 800181a:	2201      	movs	r2, #1
 800181c:	701a      	strb	r2, [r3, #0]
      }
    }
  }

 /* Return function status */
  return status;
 800181e:	232b      	movs	r3, #43	; 0x2b
 8001820:	18fb      	adds	r3, r7, r3
 8001822:	781b      	ldrb	r3, [r3, #0]
}
 8001824:	0018      	movs	r0, r3
 8001826:	46bd      	mov	sp, r7
 8001828:	b00c      	add	sp, #48	; 0x30
 800182a:	bdb0      	pop	{r4, r5, r7, pc}
 800182c:	40021000 	.word	0x40021000
 8001830:	000f4240 	.word	0x000f4240
 8001834:	2000026c 	.word	0x2000026c
 8001838:	40000400 	.word	0x40000400
 800183c:	000003e7 	.word	0x000003e7
 8001840:	20000004 	.word	0x20000004

08001844 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001848:	e7fe      	b.n	8001848 <NMI_Handler+0x4>

0800184a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800184a:	b580      	push	{r7, lr}
 800184c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800184e:	e7fe      	b.n	800184e <HardFault_Handler+0x4>

08001850 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPI1_NSS_Pin);
 8001854:	2380      	movs	r3, #128	; 0x80
 8001856:	009b      	lsls	r3, r3, #2
 8001858:	0018      	movs	r0, r3
 800185a:	f002 f829 	bl	80038b0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 800185e:	46c0      	nop			; (mov r8, r8)
 8001860:	46bd      	mov	sp, r7
 8001862:	bd80      	pop	{r7, pc}

08001864 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001868:	4b03      	ldr	r3, [pc, #12]	; (8001878 <DMA1_Channel1_IRQHandler+0x14>)
 800186a:	0018      	movs	r0, r3
 800186c:	f001 fd5c 	bl	8003328 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001870:	46c0      	nop			; (mov r8, r8)
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}
 8001876:	46c0      	nop			; (mov r8, r8)
 8001878:	200000f0 	.word	0x200000f0

0800187c <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8001880:	4b05      	ldr	r3, [pc, #20]	; (8001898 <DMA1_Channel2_3_IRQHandler+0x1c>)
 8001882:	0018      	movs	r0, r3
 8001884:	f001 fd50 	bl	8003328 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001888:	4b04      	ldr	r3, [pc, #16]	; (800189c <DMA1_Channel2_3_IRQHandler+0x20>)
 800188a:	0018      	movs	r0, r3
 800188c:	f001 fd4c 	bl	8003328 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8001890:	46c0      	nop			; (mov r8, r8)
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}
 8001896:	46c0      	nop			; (mov r8, r8)
 8001898:	200001b4 	.word	0x200001b4
 800189c:	20000210 	.word	0x20000210

080018a0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80018a4:	4b03      	ldr	r3, [pc, #12]	; (80018b4 <TIM3_IRQHandler+0x14>)
 80018a6:	0018      	movs	r0, r3
 80018a8:	f003 fd22 	bl	80052f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80018ac:	46c0      	nop			; (mov r8, r8)
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bd80      	pop	{r7, pc}
 80018b2:	46c0      	nop			; (mov r8, r8)
 80018b4:	2000026c 	.word	0x2000026c

080018b8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018bc:	46c0      	nop			; (mov r8, r8)
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}
	...

080018c4 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b09c      	sub	sp, #112	; 0x70
 80018c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018ca:	2360      	movs	r3, #96	; 0x60
 80018cc:	18fb      	adds	r3, r7, r3
 80018ce:	0018      	movs	r0, r3
 80018d0:	2310      	movs	r3, #16
 80018d2:	001a      	movs	r2, r3
 80018d4:	2100      	movs	r1, #0
 80018d6:	f008 fc07 	bl	800a0e8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018da:	2354      	movs	r3, #84	; 0x54
 80018dc:	18fb      	adds	r3, r7, r3
 80018de:	0018      	movs	r0, r3
 80018e0:	230c      	movs	r3, #12
 80018e2:	001a      	movs	r2, r3
 80018e4:	2100      	movs	r1, #0
 80018e6:	f008 fbff 	bl	800a0e8 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80018ea:	2338      	movs	r3, #56	; 0x38
 80018ec:	18fb      	adds	r3, r7, r3
 80018ee:	0018      	movs	r0, r3
 80018f0:	231c      	movs	r3, #28
 80018f2:	001a      	movs	r2, r3
 80018f4:	2100      	movs	r1, #0
 80018f6:	f008 fbf7 	bl	800a0e8 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80018fa:	1d3b      	adds	r3, r7, #4
 80018fc:	0018      	movs	r0, r3
 80018fe:	2334      	movs	r3, #52	; 0x34
 8001900:	001a      	movs	r2, r3
 8001902:	2100      	movs	r1, #0
 8001904:	f008 fbf0 	bl	800a0e8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001908:	4b5c      	ldr	r3, [pc, #368]	; (8001a7c <MX_TIM1_Init+0x1b8>)
 800190a:	4a5d      	ldr	r2, [pc, #372]	; (8001a80 <MX_TIM1_Init+0x1bc>)
 800190c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800190e:	4b5b      	ldr	r3, [pc, #364]	; (8001a7c <MX_TIM1_Init+0x1b8>)
 8001910:	2200      	movs	r2, #0
 8001912:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001914:	4b59      	ldr	r3, [pc, #356]	; (8001a7c <MX_TIM1_Init+0x1b8>)
 8001916:	2200      	movs	r2, #0
 8001918:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800191a:	4b58      	ldr	r3, [pc, #352]	; (8001a7c <MX_TIM1_Init+0x1b8>)
 800191c:	4a59      	ldr	r2, [pc, #356]	; (8001a84 <MX_TIM1_Init+0x1c0>)
 800191e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001920:	4b56      	ldr	r3, [pc, #344]	; (8001a7c <MX_TIM1_Init+0x1b8>)
 8001922:	2200      	movs	r2, #0
 8001924:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001926:	4b55      	ldr	r3, [pc, #340]	; (8001a7c <MX_TIM1_Init+0x1b8>)
 8001928:	2200      	movs	r2, #0
 800192a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800192c:	4b53      	ldr	r3, [pc, #332]	; (8001a7c <MX_TIM1_Init+0x1b8>)
 800192e:	2200      	movs	r2, #0
 8001930:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001932:	4b52      	ldr	r3, [pc, #328]	; (8001a7c <MX_TIM1_Init+0x1b8>)
 8001934:	0018      	movs	r0, r3
 8001936:	f003 fbcd 	bl	80050d4 <HAL_TIM_Base_Init>
 800193a:	1e03      	subs	r3, r0, #0
 800193c:	d001      	beq.n	8001942 <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 800193e:	f7ff fdc7 	bl	80014d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001942:	2160      	movs	r1, #96	; 0x60
 8001944:	187b      	adds	r3, r7, r1
 8001946:	2280      	movs	r2, #128	; 0x80
 8001948:	0152      	lsls	r2, r2, #5
 800194a:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800194c:	187a      	adds	r2, r7, r1
 800194e:	4b4b      	ldr	r3, [pc, #300]	; (8001a7c <MX_TIM1_Init+0x1b8>)
 8001950:	0011      	movs	r1, r2
 8001952:	0018      	movs	r0, r3
 8001954:	f003 fefe 	bl	8005754 <HAL_TIM_ConfigClockSource>
 8001958:	1e03      	subs	r3, r0, #0
 800195a:	d001      	beq.n	8001960 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 800195c:	f7ff fdb8 	bl	80014d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001960:	4b46      	ldr	r3, [pc, #280]	; (8001a7c <MX_TIM1_Init+0x1b8>)
 8001962:	0018      	movs	r0, r3
 8001964:	f003 fc64 	bl	8005230 <HAL_TIM_PWM_Init>
 8001968:	1e03      	subs	r3, r0, #0
 800196a:	d001      	beq.n	8001970 <MX_TIM1_Init+0xac>
  {
    Error_Handler();
 800196c:	f7ff fdb0 	bl	80014d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001970:	2154      	movs	r1, #84	; 0x54
 8001972:	187b      	adds	r3, r7, r1
 8001974:	2200      	movs	r2, #0
 8001976:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001978:	187b      	adds	r3, r7, r1
 800197a:	2200      	movs	r2, #0
 800197c:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800197e:	187b      	adds	r3, r7, r1
 8001980:	2200      	movs	r2, #0
 8001982:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001984:	187a      	adds	r2, r7, r1
 8001986:	4b3d      	ldr	r3, [pc, #244]	; (8001a7c <MX_TIM1_Init+0x1b8>)
 8001988:	0011      	movs	r1, r2
 800198a:	0018      	movs	r0, r3
 800198c:	f004 fbae 	bl	80060ec <HAL_TIMEx_MasterConfigSynchronization>
 8001990:	1e03      	subs	r3, r0, #0
 8001992:	d001      	beq.n	8001998 <MX_TIM1_Init+0xd4>
  {
    Error_Handler();
 8001994:	f7ff fd9c 	bl	80014d0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001998:	2138      	movs	r1, #56	; 0x38
 800199a:	187b      	adds	r3, r7, r1
 800199c:	2260      	movs	r2, #96	; 0x60
 800199e:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80019a0:	187b      	adds	r3, r7, r1
 80019a2:	2200      	movs	r2, #0
 80019a4:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019a6:	187b      	adds	r3, r7, r1
 80019a8:	2200      	movs	r2, #0
 80019aa:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80019ac:	187b      	adds	r3, r7, r1
 80019ae:	2200      	movs	r2, #0
 80019b0:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019b2:	187b      	adds	r3, r7, r1
 80019b4:	2200      	movs	r2, #0
 80019b6:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80019b8:	187b      	adds	r3, r7, r1
 80019ba:	2200      	movs	r2, #0
 80019bc:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80019be:	187b      	adds	r3, r7, r1
 80019c0:	2200      	movs	r2, #0
 80019c2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80019c4:	1879      	adds	r1, r7, r1
 80019c6:	4b2d      	ldr	r3, [pc, #180]	; (8001a7c <MX_TIM1_Init+0x1b8>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	0018      	movs	r0, r3
 80019cc:	f003 fdc2 	bl	8005554 <HAL_TIM_PWM_ConfigChannel>
 80019d0:	1e03      	subs	r3, r0, #0
 80019d2:	d001      	beq.n	80019d8 <MX_TIM1_Init+0x114>
  {
    Error_Handler();
 80019d4:	f7ff fd7c 	bl	80014d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80019d8:	2338      	movs	r3, #56	; 0x38
 80019da:	18f9      	adds	r1, r7, r3
 80019dc:	4b27      	ldr	r3, [pc, #156]	; (8001a7c <MX_TIM1_Init+0x1b8>)
 80019de:	2204      	movs	r2, #4
 80019e0:	0018      	movs	r0, r3
 80019e2:	f003 fdb7 	bl	8005554 <HAL_TIM_PWM_ConfigChannel>
 80019e6:	1e03      	subs	r3, r0, #0
 80019e8:	d001      	beq.n	80019ee <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 80019ea:	f7ff fd71 	bl	80014d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80019ee:	2338      	movs	r3, #56	; 0x38
 80019f0:	18f9      	adds	r1, r7, r3
 80019f2:	4b22      	ldr	r3, [pc, #136]	; (8001a7c <MX_TIM1_Init+0x1b8>)
 80019f4:	2208      	movs	r2, #8
 80019f6:	0018      	movs	r0, r3
 80019f8:	f003 fdac 	bl	8005554 <HAL_TIM_PWM_ConfigChannel>
 80019fc:	1e03      	subs	r3, r0, #0
 80019fe:	d001      	beq.n	8001a04 <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 8001a00:	f7ff fd66 	bl	80014d0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001a04:	1d3b      	adds	r3, r7, #4
 8001a06:	2200      	movs	r2, #0
 8001a08:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001a0a:	1d3b      	adds	r3, r7, #4
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001a10:	1d3b      	adds	r3, r7, #4
 8001a12:	2200      	movs	r2, #0
 8001a14:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001a16:	1d3b      	adds	r3, r7, #4
 8001a18:	2200      	movs	r2, #0
 8001a1a:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001a1c:	1d3b      	adds	r3, r7, #4
 8001a1e:	2200      	movs	r2, #0
 8001a20:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001a22:	1d3b      	adds	r3, r7, #4
 8001a24:	2280      	movs	r2, #128	; 0x80
 8001a26:	0192      	lsls	r2, r2, #6
 8001a28:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001a2a:	1d3b      	adds	r3, r7, #4
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001a30:	1d3b      	adds	r3, r7, #4
 8001a32:	2200      	movs	r2, #0
 8001a34:	61da      	str	r2, [r3, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001a36:	1d3b      	adds	r3, r7, #4
 8001a38:	2200      	movs	r2, #0
 8001a3a:	621a      	str	r2, [r3, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001a3c:	1d3b      	adds	r3, r7, #4
 8001a3e:	2280      	movs	r2, #128	; 0x80
 8001a40:	0492      	lsls	r2, r2, #18
 8001a42:	625a      	str	r2, [r3, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001a44:	1d3b      	adds	r3, r7, #4
 8001a46:	2200      	movs	r2, #0
 8001a48:	629a      	str	r2, [r3, #40]	; 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001a4a:	1d3b      	adds	r3, r7, #4
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	62da      	str	r2, [r3, #44]	; 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001a50:	1d3b      	adds	r3, r7, #4
 8001a52:	2200      	movs	r2, #0
 8001a54:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001a56:	1d3a      	adds	r2, r7, #4
 8001a58:	4b08      	ldr	r3, [pc, #32]	; (8001a7c <MX_TIM1_Init+0x1b8>)
 8001a5a:	0011      	movs	r1, r2
 8001a5c:	0018      	movs	r0, r3
 8001a5e:	f004 fbad 	bl	80061bc <HAL_TIMEx_ConfigBreakDeadTime>
 8001a62:	1e03      	subs	r3, r0, #0
 8001a64:	d001      	beq.n	8001a6a <MX_TIM1_Init+0x1a6>
  {
    Error_Handler();
 8001a66:	f7ff fd33 	bl	80014d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001a6a:	4b04      	ldr	r3, [pc, #16]	; (8001a7c <MX_TIM1_Init+0x1b8>)
 8001a6c:	0018      	movs	r0, r3
 8001a6e:	f000 f82b 	bl	8001ac8 <HAL_TIM_MspPostInit>

}
 8001a72:	46c0      	nop			; (mov r8, r8)
 8001a74:	46bd      	mov	sp, r7
 8001a76:	b01c      	add	sp, #112	; 0x70
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	46c0      	nop			; (mov r8, r8)
 8001a7c:	200002b8 	.word	0x200002b8
 8001a80:	40012c00 	.word	0x40012c00
 8001a84:	0000ffff 	.word	0x0000ffff

08001a88 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b084      	sub	sp, #16
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4a0a      	ldr	r2, [pc, #40]	; (8001ac0 <HAL_TIM_Base_MspInit+0x38>)
 8001a96:	4293      	cmp	r3, r2
 8001a98:	d10d      	bne.n	8001ab6 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001a9a:	4b0a      	ldr	r3, [pc, #40]	; (8001ac4 <HAL_TIM_Base_MspInit+0x3c>)
 8001a9c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a9e:	4b09      	ldr	r3, [pc, #36]	; (8001ac4 <HAL_TIM_Base_MspInit+0x3c>)
 8001aa0:	2180      	movs	r1, #128	; 0x80
 8001aa2:	0109      	lsls	r1, r1, #4
 8001aa4:	430a      	orrs	r2, r1
 8001aa6:	641a      	str	r2, [r3, #64]	; 0x40
 8001aa8:	4b06      	ldr	r3, [pc, #24]	; (8001ac4 <HAL_TIM_Base_MspInit+0x3c>)
 8001aaa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001aac:	2380      	movs	r3, #128	; 0x80
 8001aae:	011b      	lsls	r3, r3, #4
 8001ab0:	4013      	ands	r3, r2
 8001ab2:	60fb      	str	r3, [r7, #12]
 8001ab4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001ab6:	46c0      	nop			; (mov r8, r8)
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	b004      	add	sp, #16
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	46c0      	nop			; (mov r8, r8)
 8001ac0:	40012c00 	.word	0x40012c00
 8001ac4:	40021000 	.word	0x40021000

08001ac8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001ac8:	b590      	push	{r4, r7, lr}
 8001aca:	b089      	sub	sp, #36	; 0x24
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ad0:	240c      	movs	r4, #12
 8001ad2:	193b      	adds	r3, r7, r4
 8001ad4:	0018      	movs	r0, r3
 8001ad6:	2314      	movs	r3, #20
 8001ad8:	001a      	movs	r2, r3
 8001ada:	2100      	movs	r1, #0
 8001adc:	f008 fb04 	bl	800a0e8 <memset>
  if(timHandle->Instance==TIM1)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	4a15      	ldr	r2, [pc, #84]	; (8001b3c <HAL_TIM_MspPostInit+0x74>)
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	d123      	bne.n	8001b32 <HAL_TIM_MspPostInit+0x6a>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aea:	4b15      	ldr	r3, [pc, #84]	; (8001b40 <HAL_TIM_MspPostInit+0x78>)
 8001aec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001aee:	4b14      	ldr	r3, [pc, #80]	; (8001b40 <HAL_TIM_MspPostInit+0x78>)
 8001af0:	2101      	movs	r1, #1
 8001af2:	430a      	orrs	r2, r1
 8001af4:	635a      	str	r2, [r3, #52]	; 0x34
 8001af6:	4b12      	ldr	r3, [pc, #72]	; (8001b40 <HAL_TIM_MspPostInit+0x78>)
 8001af8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001afa:	2201      	movs	r2, #1
 8001afc:	4013      	ands	r3, r2
 8001afe:	60bb      	str	r3, [r7, #8]
 8001b00:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = BUZZER_PWM_Pin|FAN1_PWM_Pin|FAN2_PWM_Pin;
 8001b02:	193b      	adds	r3, r7, r4
 8001b04:	22e0      	movs	r2, #224	; 0xe0
 8001b06:	00d2      	lsls	r2, r2, #3
 8001b08:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b0a:	0021      	movs	r1, r4
 8001b0c:	187b      	adds	r3, r7, r1
 8001b0e:	2202      	movs	r2, #2
 8001b10:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b12:	187b      	adds	r3, r7, r1
 8001b14:	2200      	movs	r2, #0
 8001b16:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b18:	187b      	adds	r3, r7, r1
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8001b1e:	187b      	adds	r3, r7, r1
 8001b20:	2202      	movs	r2, #2
 8001b22:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b24:	187a      	adds	r2, r7, r1
 8001b26:	23a0      	movs	r3, #160	; 0xa0
 8001b28:	05db      	lsls	r3, r3, #23
 8001b2a:	0011      	movs	r1, r2
 8001b2c:	0018      	movs	r0, r3
 8001b2e:	f001 fd3d 	bl	80035ac <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001b32:	46c0      	nop			; (mov r8, r8)
 8001b34:	46bd      	mov	sp, r7
 8001b36:	b009      	add	sp, #36	; 0x24
 8001b38:	bd90      	pop	{r4, r7, pc}
 8001b3a:	46c0      	nop			; (mov r8, r8)
 8001b3c:	40012c00 	.word	0x40012c00
 8001b40:	40021000 	.word	0x40021000

08001b44 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001b48:	4b23      	ldr	r3, [pc, #140]	; (8001bd8 <MX_USART1_UART_Init+0x94>)
 8001b4a:	4a24      	ldr	r2, [pc, #144]	; (8001bdc <MX_USART1_UART_Init+0x98>)
 8001b4c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001b4e:	4b22      	ldr	r3, [pc, #136]	; (8001bd8 <MX_USART1_UART_Init+0x94>)
 8001b50:	22e1      	movs	r2, #225	; 0xe1
 8001b52:	0252      	lsls	r2, r2, #9
 8001b54:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001b56:	4b20      	ldr	r3, [pc, #128]	; (8001bd8 <MX_USART1_UART_Init+0x94>)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001b5c:	4b1e      	ldr	r3, [pc, #120]	; (8001bd8 <MX_USART1_UART_Init+0x94>)
 8001b5e:	2200      	movs	r2, #0
 8001b60:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001b62:	4b1d      	ldr	r3, [pc, #116]	; (8001bd8 <MX_USART1_UART_Init+0x94>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001b68:	4b1b      	ldr	r3, [pc, #108]	; (8001bd8 <MX_USART1_UART_Init+0x94>)
 8001b6a:	220c      	movs	r2, #12
 8001b6c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b6e:	4b1a      	ldr	r3, [pc, #104]	; (8001bd8 <MX_USART1_UART_Init+0x94>)
 8001b70:	2200      	movs	r2, #0
 8001b72:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b74:	4b18      	ldr	r3, [pc, #96]	; (8001bd8 <MX_USART1_UART_Init+0x94>)
 8001b76:	2200      	movs	r2, #0
 8001b78:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001b7a:	4b17      	ldr	r3, [pc, #92]	; (8001bd8 <MX_USART1_UART_Init+0x94>)
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001b80:	4b15      	ldr	r3, [pc, #84]	; (8001bd8 <MX_USART1_UART_Init+0x94>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001b86:	4b14      	ldr	r3, [pc, #80]	; (8001bd8 <MX_USART1_UART_Init+0x94>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001b8c:	4b12      	ldr	r3, [pc, #72]	; (8001bd8 <MX_USART1_UART_Init+0x94>)
 8001b8e:	0018      	movs	r0, r3
 8001b90:	f004 fbd2 	bl	8006338 <HAL_UART_Init>
 8001b94:	1e03      	subs	r3, r0, #0
 8001b96:	d001      	beq.n	8001b9c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001b98:	f7ff fc9a 	bl	80014d0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001b9c:	4b0e      	ldr	r3, [pc, #56]	; (8001bd8 <MX_USART1_UART_Init+0x94>)
 8001b9e:	2100      	movs	r1, #0
 8001ba0:	0018      	movs	r0, r3
 8001ba2:	f004 ffc7 	bl	8006b34 <HAL_UARTEx_SetTxFifoThreshold>
 8001ba6:	1e03      	subs	r3, r0, #0
 8001ba8:	d001      	beq.n	8001bae <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001baa:	f7ff fc91 	bl	80014d0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001bae:	4b0a      	ldr	r3, [pc, #40]	; (8001bd8 <MX_USART1_UART_Init+0x94>)
 8001bb0:	2100      	movs	r1, #0
 8001bb2:	0018      	movs	r0, r3
 8001bb4:	f004 fffe 	bl	8006bb4 <HAL_UARTEx_SetRxFifoThreshold>
 8001bb8:	1e03      	subs	r3, r0, #0
 8001bba:	d001      	beq.n	8001bc0 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001bbc:	f7ff fc88 	bl	80014d0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001bc0:	4b05      	ldr	r3, [pc, #20]	; (8001bd8 <MX_USART1_UART_Init+0x94>)
 8001bc2:	0018      	movs	r0, r3
 8001bc4:	f004 ff7c 	bl	8006ac0 <HAL_UARTEx_DisableFifoMode>
 8001bc8:	1e03      	subs	r3, r0, #0
 8001bca:	d001      	beq.n	8001bd0 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001bcc:	f7ff fc80 	bl	80014d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001bd0:	46c0      	nop			; (mov r8, r8)
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd80      	pop	{r7, pc}
 8001bd6:	46c0      	nop			; (mov r8, r8)
 8001bd8:	20000304 	.word	0x20000304
 8001bdc:	40013800 	.word	0x40013800

08001be0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001be0:	b590      	push	{r4, r7, lr}
 8001be2:	b091      	sub	sp, #68	; 0x44
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001be8:	232c      	movs	r3, #44	; 0x2c
 8001bea:	18fb      	adds	r3, r7, r3
 8001bec:	0018      	movs	r0, r3
 8001bee:	2314      	movs	r3, #20
 8001bf0:	001a      	movs	r2, r3
 8001bf2:	2100      	movs	r1, #0
 8001bf4:	f008 fa78 	bl	800a0e8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001bf8:	2410      	movs	r4, #16
 8001bfa:	193b      	adds	r3, r7, r4
 8001bfc:	0018      	movs	r0, r3
 8001bfe:	231c      	movs	r3, #28
 8001c00:	001a      	movs	r2, r3
 8001c02:	2100      	movs	r1, #0
 8001c04:	f008 fa70 	bl	800a0e8 <memset>
  if(uartHandle->Instance==USART1)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	4a22      	ldr	r2, [pc, #136]	; (8001c98 <HAL_UART_MspInit+0xb8>)
 8001c0e:	4293      	cmp	r3, r2
 8001c10:	d13d      	bne.n	8001c8e <HAL_UART_MspInit+0xae>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001c12:	193b      	adds	r3, r7, r4
 8001c14:	2201      	movs	r2, #1
 8001c16:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8001c18:	193b      	adds	r3, r7, r4
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c1e:	193b      	adds	r3, r7, r4
 8001c20:	0018      	movs	r0, r3
 8001c22:	f002 fb9f 	bl	8004364 <HAL_RCCEx_PeriphCLKConfig>
 8001c26:	1e03      	subs	r3, r0, #0
 8001c28:	d001      	beq.n	8001c2e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001c2a:	f7ff fc51 	bl	80014d0 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001c2e:	4b1b      	ldr	r3, [pc, #108]	; (8001c9c <HAL_UART_MspInit+0xbc>)
 8001c30:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001c32:	4b1a      	ldr	r3, [pc, #104]	; (8001c9c <HAL_UART_MspInit+0xbc>)
 8001c34:	2180      	movs	r1, #128	; 0x80
 8001c36:	01c9      	lsls	r1, r1, #7
 8001c38:	430a      	orrs	r2, r1
 8001c3a:	641a      	str	r2, [r3, #64]	; 0x40
 8001c3c:	4b17      	ldr	r3, [pc, #92]	; (8001c9c <HAL_UART_MspInit+0xbc>)
 8001c3e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001c40:	2380      	movs	r3, #128	; 0x80
 8001c42:	01db      	lsls	r3, r3, #7
 8001c44:	4013      	ands	r3, r2
 8001c46:	60fb      	str	r3, [r7, #12]
 8001c48:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c4a:	4b14      	ldr	r3, [pc, #80]	; (8001c9c <HAL_UART_MspInit+0xbc>)
 8001c4c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001c4e:	4b13      	ldr	r3, [pc, #76]	; (8001c9c <HAL_UART_MspInit+0xbc>)
 8001c50:	2104      	movs	r1, #4
 8001c52:	430a      	orrs	r2, r1
 8001c54:	635a      	str	r2, [r3, #52]	; 0x34
 8001c56:	4b11      	ldr	r3, [pc, #68]	; (8001c9c <HAL_UART_MspInit+0xbc>)
 8001c58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c5a:	2204      	movs	r2, #4
 8001c5c:	4013      	ands	r3, r2
 8001c5e:	60bb      	str	r3, [r7, #8]
 8001c60:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001c62:	212c      	movs	r1, #44	; 0x2c
 8001c64:	187b      	adds	r3, r7, r1
 8001c66:	2230      	movs	r2, #48	; 0x30
 8001c68:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c6a:	187b      	adds	r3, r7, r1
 8001c6c:	2202      	movs	r2, #2
 8001c6e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c70:	187b      	adds	r3, r7, r1
 8001c72:	2200      	movs	r2, #0
 8001c74:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c76:	187b      	adds	r3, r7, r1
 8001c78:	2200      	movs	r2, #0
 8001c7a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8001c7c:	187b      	adds	r3, r7, r1
 8001c7e:	2201      	movs	r2, #1
 8001c80:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c82:	187b      	adds	r3, r7, r1
 8001c84:	4a06      	ldr	r2, [pc, #24]	; (8001ca0 <HAL_UART_MspInit+0xc0>)
 8001c86:	0019      	movs	r1, r3
 8001c88:	0010      	movs	r0, r2
 8001c8a:	f001 fc8f 	bl	80035ac <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001c8e:	46c0      	nop			; (mov r8, r8)
 8001c90:	46bd      	mov	sp, r7
 8001c92:	b011      	add	sp, #68	; 0x44
 8001c94:	bd90      	pop	{r4, r7, pc}
 8001c96:	46c0      	nop			; (mov r8, r8)
 8001c98:	40013800 	.word	0x40013800
 8001c9c:	40021000 	.word	0x40021000
 8001ca0:	50000800 	.word	0x50000800

08001ca4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001ca4:	480d      	ldr	r0, [pc, #52]	; (8001cdc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001ca6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001ca8:	f7ff fe06 	bl	80018b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001cac:	480c      	ldr	r0, [pc, #48]	; (8001ce0 <LoopForever+0x6>)
  ldr r1, =_edata
 8001cae:	490d      	ldr	r1, [pc, #52]	; (8001ce4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001cb0:	4a0d      	ldr	r2, [pc, #52]	; (8001ce8 <LoopForever+0xe>)
  movs r3, #0
 8001cb2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001cb4:	e002      	b.n	8001cbc <LoopCopyDataInit>

08001cb6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001cb6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001cb8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001cba:	3304      	adds	r3, #4

08001cbc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001cbc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cbe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001cc0:	d3f9      	bcc.n	8001cb6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cc2:	4a0a      	ldr	r2, [pc, #40]	; (8001cec <LoopForever+0x12>)
  ldr r4, =_ebss
 8001cc4:	4c0a      	ldr	r4, [pc, #40]	; (8001cf0 <LoopForever+0x16>)
  movs r3, #0
 8001cc6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001cc8:	e001      	b.n	8001cce <LoopFillZerobss>

08001cca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001cca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ccc:	3204      	adds	r2, #4

08001cce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001cce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001cd0:	d3fb      	bcc.n	8001cca <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001cd2:	f008 fa6f 	bl	800a1b4 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8001cd6:	f7ff fb73 	bl	80013c0 <main>

08001cda <LoopForever>:

LoopForever:
  b LoopForever
 8001cda:	e7fe      	b.n	8001cda <LoopForever>
  ldr   r0, =_estack
 8001cdc:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8001ce0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ce4:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001ce8:	0800a4b4 	.word	0x0800a4b4
  ldr r2, =_sbss
 8001cec:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001cf0:	20002044 	.word	0x20002044

08001cf4 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001cf4:	e7fe      	b.n	8001cf4 <ADC1_IRQHandler>

08001cf6 <stm32_lock_acquire>:
/**
  * @brief Acquire STM32 lock
  * @param lock The lock to acquire
  */
static inline void stm32_lock_acquire(LockingData_t *lock)
{
 8001cf6:	b590      	push	{r4, r7, lr}
 8001cf8:	b083      	sub	sp, #12
 8001cfa:	af00      	add	r7, sp, #0
 8001cfc:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d104      	bne.n	8001d0e <stm32_lock_acquire+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8001d04:	b672      	cpsid	i
}
 8001d06:	46c0      	nop			; (mov r8, r8)
 8001d08:	f7ff fbe2 	bl	80014d0 <Error_Handler>
 8001d0c:	e7fe      	b.n	8001d0c <stm32_lock_acquire+0x16>
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	7a1b      	ldrb	r3, [r3, #8]
 8001d12:	2b01      	cmp	r3, #1
 8001d14:	d904      	bls.n	8001d20 <stm32_lock_acquire+0x2a>
  __ASM volatile ("cpsid i" : : : "memory");
 8001d16:	b672      	cpsid	i
}
 8001d18:	46c0      	nop			; (mov r8, r8)
 8001d1a:	f7ff fbd9 	bl	80014d0 <Error_Handler>
 8001d1e:	e7fe      	b.n	8001d1e <stm32_lock_acquire+0x28>
  lock->basepri[lock->nesting_level++] = taskENTER_CRITICAL_FROM_ISR();
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	7a1b      	ldrb	r3, [r3, #8]
 8001d24:	1c5a      	adds	r2, r3, #1
 8001d26:	b2d1      	uxtb	r1, r2
 8001d28:	687a      	ldr	r2, [r7, #4]
 8001d2a:	7211      	strb	r1, [r2, #8]
 8001d2c:	001c      	movs	r4, r3
 8001d2e:	f007 fbf9 	bl	8009524 <ulSetInterruptMaskFromISR>
 8001d32:	0001      	movs	r1, r0
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	00a2      	lsls	r2, r4, #2
 8001d38:	50d1      	str	r1, [r2, r3]
}
 8001d3a:	46c0      	nop			; (mov r8, r8)
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	b003      	add	sp, #12
 8001d40:	bd90      	pop	{r4, r7, pc}

08001d42 <stm32_lock_release>:
/**
  * @brief Release STM32 lock
  * @param lock The lock to release
  */
static inline void stm32_lock_release(LockingData_t *lock)
{
 8001d42:	b580      	push	{r7, lr}
 8001d44:	b082      	sub	sp, #8
 8001d46:	af00      	add	r7, sp, #0
 8001d48:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d104      	bne.n	8001d5a <stm32_lock_release+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8001d50:	b672      	cpsid	i
}
 8001d52:	46c0      	nop			; (mov r8, r8)
 8001d54:	f7ff fbbc 	bl	80014d0 <Error_Handler>
 8001d58:	e7fe      	b.n	8001d58 <stm32_lock_release+0x16>
  lock->nesting_level--;
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	7a1b      	ldrb	r3, [r3, #8]
 8001d5e:	3b01      	subs	r3, #1
 8001d60:	b2da      	uxtb	r2, r3
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	721a      	strb	r2, [r3, #8]
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	7a1b      	ldrb	r3, [r3, #8]
 8001d6a:	2b01      	cmp	r3, #1
 8001d6c:	d904      	bls.n	8001d78 <stm32_lock_release+0x36>
  __ASM volatile ("cpsid i" : : : "memory");
 8001d6e:	b672      	cpsid	i
}
 8001d70:	46c0      	nop			; (mov r8, r8)
 8001d72:	f7ff fbad 	bl	80014d0 <Error_Handler>
 8001d76:	e7fe      	b.n	8001d76 <stm32_lock_release+0x34>
  taskEXIT_CRITICAL_FROM_ISR(lock->basepri[lock->nesting_level]);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	7a1b      	ldrb	r3, [r3, #8]
 8001d7c:	001a      	movs	r2, r3
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	0092      	lsls	r2, r2, #2
 8001d82:	58d3      	ldr	r3, [r2, r3]
 8001d84:	0018      	movs	r0, r3
 8001d86:	f007 fbd3 	bl	8009530 <vClearInterruptMaskFromISR>
}
 8001d8a:	46c0      	nop			; (mov r8, r8)
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	b002      	add	sp, #8
 8001d90:	bd80      	pop	{r7, pc}

08001d92 <__retarget_lock_acquire_recursive>:
/**
  * @brief Acquire recursive lock
  * @param lock The lock
  */
void __retarget_lock_acquire_recursive(_LOCK_T lock)
{
 8001d92:	b580      	push	{r7, lr}
 8001d94:	b082      	sub	sp, #8
 8001d96:	af00      	add	r7, sp, #0
 8001d98:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d104      	bne.n	8001daa <__retarget_lock_acquire_recursive+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8001da0:	b672      	cpsid	i
}
 8001da2:	46c0      	nop			; (mov r8, r8)
 8001da4:	f7ff fb94 	bl	80014d0 <Error_Handler>
 8001da8:	e7fe      	b.n	8001da8 <__retarget_lock_acquire_recursive+0x16>
  stm32_lock_acquire(STM32_LOCK_PARAMETER(lock));
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	0018      	movs	r0, r3
 8001dae:	f7ff ffa2 	bl	8001cf6 <stm32_lock_acquire>
}
 8001db2:	46c0      	nop			; (mov r8, r8)
 8001db4:	46bd      	mov	sp, r7
 8001db6:	b002      	add	sp, #8
 8001db8:	bd80      	pop	{r7, pc}

08001dba <__retarget_lock_release_recursive>:
/**
  * @brief Release recursive lock
  * @param lock The lock
  */
void __retarget_lock_release_recursive(_LOCK_T lock)
{
 8001dba:	b580      	push	{r7, lr}
 8001dbc:	b082      	sub	sp, #8
 8001dbe:	af00      	add	r7, sp, #0
 8001dc0:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d104      	bne.n	8001dd2 <__retarget_lock_release_recursive+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8001dc8:	b672      	cpsid	i
}
 8001dca:	46c0      	nop			; (mov r8, r8)
 8001dcc:	f7ff fb80 	bl	80014d0 <Error_Handler>
 8001dd0:	e7fe      	b.n	8001dd0 <__retarget_lock_release_recursive+0x16>
  stm32_lock_release(STM32_LOCK_PARAMETER(lock));
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	0018      	movs	r0, r3
 8001dd6:	f7ff ffb4 	bl	8001d42 <stm32_lock_release>
}
 8001dda:	46c0      	nop			; (mov r8, r8)
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	b002      	add	sp, #8
 8001de0:	bd80      	pop	{r7, pc}
	...

08001de4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b082      	sub	sp, #8
 8001de8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001dea:	1dfb      	adds	r3, r7, #7
 8001dec:	2200      	movs	r2, #0
 8001dee:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001df0:	4b0b      	ldr	r3, [pc, #44]	; (8001e20 <HAL_Init+0x3c>)
 8001df2:	681a      	ldr	r2, [r3, #0]
 8001df4:	4b0a      	ldr	r3, [pc, #40]	; (8001e20 <HAL_Init+0x3c>)
 8001df6:	2180      	movs	r1, #128	; 0x80
 8001df8:	0049      	lsls	r1, r1, #1
 8001dfa:	430a      	orrs	r2, r1
 8001dfc:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001dfe:	2003      	movs	r0, #3
 8001e00:	f7ff fc9c 	bl	800173c <HAL_InitTick>
 8001e04:	1e03      	subs	r3, r0, #0
 8001e06:	d003      	beq.n	8001e10 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001e08:	1dfb      	adds	r3, r7, #7
 8001e0a:	2201      	movs	r2, #1
 8001e0c:	701a      	strb	r2, [r3, #0]
 8001e0e:	e001      	b.n	8001e14 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8001e10:	f7ff fc6a 	bl	80016e8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001e14:	1dfb      	adds	r3, r7, #7
 8001e16:	781b      	ldrb	r3, [r3, #0]
}
 8001e18:	0018      	movs	r0, r3
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	b002      	add	sp, #8
 8001e1e:	bd80      	pop	{r7, pc}
 8001e20:	40022000 	.word	0x40022000

08001e24 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001e28:	4b05      	ldr	r3, [pc, #20]	; (8001e40 <HAL_IncTick+0x1c>)
 8001e2a:	781b      	ldrb	r3, [r3, #0]
 8001e2c:	001a      	movs	r2, r3
 8001e2e:	4b05      	ldr	r3, [pc, #20]	; (8001e44 <HAL_IncTick+0x20>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	18d2      	adds	r2, r2, r3
 8001e34:	4b03      	ldr	r3, [pc, #12]	; (8001e44 <HAL_IncTick+0x20>)
 8001e36:	601a      	str	r2, [r3, #0]
}
 8001e38:	46c0      	nop			; (mov r8, r8)
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	46c0      	nop			; (mov r8, r8)
 8001e40:	20000008 	.word	0x20000008
 8001e44:	200003a4 	.word	0x200003a4

08001e48 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	af00      	add	r7, sp, #0
  return uwTick;
 8001e4c:	4b02      	ldr	r3, [pc, #8]	; (8001e58 <HAL_GetTick+0x10>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
}
 8001e50:	0018      	movs	r0, r3
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bd80      	pop	{r7, pc}
 8001e56:	46c0      	nop			; (mov r8, r8)
 8001e58:	200003a4 	.word	0x200003a4

08001e5c <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b082      	sub	sp, #8
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
 8001e64:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	4a05      	ldr	r2, [pc, #20]	; (8001e80 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8001e6c:	401a      	ands	r2, r3
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	431a      	orrs	r2, r3
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	601a      	str	r2, [r3, #0]
}
 8001e76:	46c0      	nop			; (mov r8, r8)
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	b002      	add	sp, #8
 8001e7c:	bd80      	pop	{r7, pc}
 8001e7e:	46c0      	nop			; (mov r8, r8)
 8001e80:	fe3fffff 	.word	0xfe3fffff

08001e84 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b082      	sub	sp, #8
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681a      	ldr	r2, [r3, #0]
 8001e90:	23e0      	movs	r3, #224	; 0xe0
 8001e92:	045b      	lsls	r3, r3, #17
 8001e94:	4013      	ands	r3, r2
}
 8001e96:	0018      	movs	r0, r3
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	b002      	add	sp, #8
 8001e9c:	bd80      	pop	{r7, pc}

08001e9e <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8001e9e:	b580      	push	{r7, lr}
 8001ea0:	b084      	sub	sp, #16
 8001ea2:	af00      	add	r7, sp, #0
 8001ea4:	60f8      	str	r0, [r7, #12]
 8001ea6:	60b9      	str	r1, [r7, #8]
 8001ea8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	695b      	ldr	r3, [r3, #20]
 8001eae:	68ba      	ldr	r2, [r7, #8]
 8001eb0:	2104      	movs	r1, #4
 8001eb2:	400a      	ands	r2, r1
 8001eb4:	2107      	movs	r1, #7
 8001eb6:	4091      	lsls	r1, r2
 8001eb8:	000a      	movs	r2, r1
 8001eba:	43d2      	mvns	r2, r2
 8001ebc:	401a      	ands	r2, r3
 8001ebe:	68bb      	ldr	r3, [r7, #8]
 8001ec0:	2104      	movs	r1, #4
 8001ec2:	400b      	ands	r3, r1
 8001ec4:	6879      	ldr	r1, [r7, #4]
 8001ec6:	4099      	lsls	r1, r3
 8001ec8:	000b      	movs	r3, r1
 8001eca:	431a      	orrs	r2, r3
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8001ed0:	46c0      	nop			; (mov r8, r8)
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	b004      	add	sp, #16
 8001ed6:	bd80      	pop	{r7, pc}

08001ed8 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b082      	sub	sp, #8
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
 8001ee0:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	695b      	ldr	r3, [r3, #20]
 8001ee6:	683a      	ldr	r2, [r7, #0]
 8001ee8:	2104      	movs	r1, #4
 8001eea:	400a      	ands	r2, r1
 8001eec:	2107      	movs	r1, #7
 8001eee:	4091      	lsls	r1, r2
 8001ef0:	000a      	movs	r2, r1
 8001ef2:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	2104      	movs	r1, #4
 8001ef8:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8001efa:	40da      	lsrs	r2, r3
 8001efc:	0013      	movs	r3, r2
}
 8001efe:	0018      	movs	r0, r3
 8001f00:	46bd      	mov	sp, r7
 8001f02:	b002      	add	sp, #8
 8001f04:	bd80      	pop	{r7, pc}

08001f06 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8001f06:	b580      	push	{r7, lr}
 8001f08:	b082      	sub	sp, #8
 8001f0a:	af00      	add	r7, sp, #0
 8001f0c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	68da      	ldr	r2, [r3, #12]
 8001f12:	23c0      	movs	r3, #192	; 0xc0
 8001f14:	011b      	lsls	r3, r3, #4
 8001f16:	4013      	ands	r3, r2
 8001f18:	d101      	bne.n	8001f1e <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	e000      	b.n	8001f20 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001f1e:	2300      	movs	r3, #0
}
 8001f20:	0018      	movs	r0, r3
 8001f22:	46bd      	mov	sp, r7
 8001f24:	b002      	add	sp, #8
 8001f26:	bd80      	pop	{r7, pc}

08001f28 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b084      	sub	sp, #16
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	60f8      	str	r0, [r7, #12]
 8001f30:	60b9      	str	r1, [r7, #8]
 8001f32:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f38:	68ba      	ldr	r2, [r7, #8]
 8001f3a:	211f      	movs	r1, #31
 8001f3c:	400a      	ands	r2, r1
 8001f3e:	210f      	movs	r1, #15
 8001f40:	4091      	lsls	r1, r2
 8001f42:	000a      	movs	r2, r1
 8001f44:	43d2      	mvns	r2, r2
 8001f46:	401a      	ands	r2, r3
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	0e9b      	lsrs	r3, r3, #26
 8001f4c:	210f      	movs	r1, #15
 8001f4e:	4019      	ands	r1, r3
 8001f50:	68bb      	ldr	r3, [r7, #8]
 8001f52:	201f      	movs	r0, #31
 8001f54:	4003      	ands	r3, r0
 8001f56:	4099      	lsls	r1, r3
 8001f58:	000b      	movs	r3, r1
 8001f5a:	431a      	orrs	r2, r3
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
              << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001f60:	46c0      	nop			; (mov r8, r8)
 8001f62:	46bd      	mov	sp, r7
 8001f64:	b004      	add	sp, #16
 8001f66:	bd80      	pop	{r7, pc}

08001f68 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b082      	sub	sp, #8
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
 8001f70:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	035b      	lsls	r3, r3, #13
 8001f7a:	0b5b      	lsrs	r3, r3, #13
 8001f7c:	431a      	orrs	r2, r3
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001f82:	46c0      	nop			; (mov r8, r8)
 8001f84:	46bd      	mov	sp, r7
 8001f86:	b002      	add	sp, #8
 8001f88:	bd80      	pop	{r7, pc}

08001f8a <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001f8a:	b580      	push	{r7, lr}
 8001f8c:	b082      	sub	sp, #8
 8001f8e:	af00      	add	r7, sp, #0
 8001f90:	6078      	str	r0, [r7, #4]
 8001f92:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f98:	683a      	ldr	r2, [r7, #0]
 8001f9a:	0352      	lsls	r2, r2, #13
 8001f9c:	0b52      	lsrs	r2, r2, #13
 8001f9e:	43d2      	mvns	r2, r2
 8001fa0:	401a      	ands	r2, r3
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001fa6:	46c0      	nop			; (mov r8, r8)
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	b002      	add	sp, #8
 8001fac:	bd80      	pop	{r7, pc}
	...

08001fb0 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b084      	sub	sp, #16
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	60f8      	str	r0, [r7, #12]
 8001fb8:	60b9      	str	r1, [r7, #8]
 8001fba:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	695b      	ldr	r3, [r3, #20]
 8001fc0:	68ba      	ldr	r2, [r7, #8]
 8001fc2:	0212      	lsls	r2, r2, #8
 8001fc4:	43d2      	mvns	r2, r2
 8001fc6:	401a      	ands	r2, r3
 8001fc8:	68bb      	ldr	r3, [r7, #8]
 8001fca:	021b      	lsls	r3, r3, #8
 8001fcc:	6879      	ldr	r1, [r7, #4]
 8001fce:	400b      	ands	r3, r1
 8001fd0:	4904      	ldr	r1, [pc, #16]	; (8001fe4 <LL_ADC_SetChannelSamplingTime+0x34>)
 8001fd2:	400b      	ands	r3, r1
 8001fd4:	431a      	orrs	r2, r3
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8001fda:	46c0      	nop			; (mov r8, r8)
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	b004      	add	sp, #16
 8001fe0:	bd80      	pop	{r7, pc}
 8001fe2:	46c0      	nop			; (mov r8, r8)
 8001fe4:	07ffff00 	.word	0x07ffff00

08001fe8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b082      	sub	sp, #8
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	689b      	ldr	r3, [r3, #8]
 8001ff4:	4a05      	ldr	r2, [pc, #20]	; (800200c <LL_ADC_EnableInternalRegulator+0x24>)
 8001ff6:	4013      	ands	r3, r2
 8001ff8:	2280      	movs	r2, #128	; 0x80
 8001ffa:	0552      	lsls	r2, r2, #21
 8001ffc:	431a      	orrs	r2, r3
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002002:	46c0      	nop			; (mov r8, r8)
 8002004:	46bd      	mov	sp, r7
 8002006:	b002      	add	sp, #8
 8002008:	bd80      	pop	{r7, pc}
 800200a:	46c0      	nop			; (mov r8, r8)
 800200c:	6fffffe8 	.word	0x6fffffe8

08002010 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b082      	sub	sp, #8
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	689a      	ldr	r2, [r3, #8]
 800201c:	2380      	movs	r3, #128	; 0x80
 800201e:	055b      	lsls	r3, r3, #21
 8002020:	401a      	ands	r2, r3
 8002022:	2380      	movs	r3, #128	; 0x80
 8002024:	055b      	lsls	r3, r3, #21
 8002026:	429a      	cmp	r2, r3
 8002028:	d101      	bne.n	800202e <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 800202a:	2301      	movs	r3, #1
 800202c:	e000      	b.n	8002030 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 800202e:	2300      	movs	r3, #0
}
 8002030:	0018      	movs	r0, r3
 8002032:	46bd      	mov	sp, r7
 8002034:	b002      	add	sp, #8
 8002036:	bd80      	pop	{r7, pc}

08002038 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b082      	sub	sp, #8
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	689b      	ldr	r3, [r3, #8]
 8002044:	4a04      	ldr	r2, [pc, #16]	; (8002058 <LL_ADC_Enable+0x20>)
 8002046:	4013      	ands	r3, r2
 8002048:	2201      	movs	r2, #1
 800204a:	431a      	orrs	r2, r3
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002050:	46c0      	nop			; (mov r8, r8)
 8002052:	46bd      	mov	sp, r7
 8002054:	b002      	add	sp, #8
 8002056:	bd80      	pop	{r7, pc}
 8002058:	7fffffe8 	.word	0x7fffffe8

0800205c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b082      	sub	sp, #8
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	689b      	ldr	r3, [r3, #8]
 8002068:	4a04      	ldr	r2, [pc, #16]	; (800207c <LL_ADC_Disable+0x20>)
 800206a:	4013      	ands	r3, r2
 800206c:	2202      	movs	r2, #2
 800206e:	431a      	orrs	r2, r3
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002074:	46c0      	nop			; (mov r8, r8)
 8002076:	46bd      	mov	sp, r7
 8002078:	b002      	add	sp, #8
 800207a:	bd80      	pop	{r7, pc}
 800207c:	7fffffe8 	.word	0x7fffffe8

08002080 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b082      	sub	sp, #8
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	689b      	ldr	r3, [r3, #8]
 800208c:	2201      	movs	r2, #1
 800208e:	4013      	ands	r3, r2
 8002090:	2b01      	cmp	r3, #1
 8002092:	d101      	bne.n	8002098 <LL_ADC_IsEnabled+0x18>
 8002094:	2301      	movs	r3, #1
 8002096:	e000      	b.n	800209a <LL_ADC_IsEnabled+0x1a>
 8002098:	2300      	movs	r3, #0
}
 800209a:	0018      	movs	r0, r3
 800209c:	46bd      	mov	sp, r7
 800209e:	b002      	add	sp, #8
 80020a0:	bd80      	pop	{r7, pc}

080020a2 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 80020a2:	b580      	push	{r7, lr}
 80020a4:	b082      	sub	sp, #8
 80020a6:	af00      	add	r7, sp, #0
 80020a8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	689b      	ldr	r3, [r3, #8]
 80020ae:	2202      	movs	r2, #2
 80020b0:	4013      	ands	r3, r2
 80020b2:	2b02      	cmp	r3, #2
 80020b4:	d101      	bne.n	80020ba <LL_ADC_IsDisableOngoing+0x18>
 80020b6:	2301      	movs	r3, #1
 80020b8:	e000      	b.n	80020bc <LL_ADC_IsDisableOngoing+0x1a>
 80020ba:	2300      	movs	r3, #0
}
 80020bc:	0018      	movs	r0, r3
 80020be:	46bd      	mov	sp, r7
 80020c0:	b002      	add	sp, #8
 80020c2:	bd80      	pop	{r7, pc}

080020c4 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b082      	sub	sp, #8
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	689b      	ldr	r3, [r3, #8]
 80020d0:	4a04      	ldr	r2, [pc, #16]	; (80020e4 <LL_ADC_REG_StartConversion+0x20>)
 80020d2:	4013      	ands	r3, r2
 80020d4:	2204      	movs	r2, #4
 80020d6:	431a      	orrs	r2, r3
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80020dc:	46c0      	nop			; (mov r8, r8)
 80020de:	46bd      	mov	sp, r7
 80020e0:	b002      	add	sp, #8
 80020e2:	bd80      	pop	{r7, pc}
 80020e4:	7fffffe8 	.word	0x7fffffe8

080020e8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b082      	sub	sp, #8
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	689b      	ldr	r3, [r3, #8]
 80020f4:	2204      	movs	r2, #4
 80020f6:	4013      	ands	r3, r2
 80020f8:	2b04      	cmp	r3, #4
 80020fa:	d101      	bne.n	8002100 <LL_ADC_REG_IsConversionOngoing+0x18>
 80020fc:	2301      	movs	r3, #1
 80020fe:	e000      	b.n	8002102 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002100:	2300      	movs	r3, #0
}
 8002102:	0018      	movs	r0, r3
 8002104:	46bd      	mov	sp, r7
 8002106:	b002      	add	sp, #8
 8002108:	bd80      	pop	{r7, pc}
	...

0800210c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b088      	sub	sp, #32
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002114:	231f      	movs	r3, #31
 8002116:	18fb      	adds	r3, r7, r3
 8002118:	2200      	movs	r2, #0
 800211a:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 800211c:	2300      	movs	r3, #0
 800211e:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8002120:	2300      	movs	r3, #0
 8002122:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002124:	2300      	movs	r3, #0
 8002126:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	2b00      	cmp	r3, #0
 800212c:	d101      	bne.n	8002132 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 800212e:	2301      	movs	r3, #1
 8002130:	e17f      	b.n	8002432 <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002136:	2b00      	cmp	r3, #0
 8002138:	d10a      	bne.n	8002150 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	0018      	movs	r0, r3
 800213e:	f7fe ffab 	bl	8001098 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	2200      	movs	r2, #0
 8002146:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2254      	movs	r2, #84	; 0x54
 800214c:	2100      	movs	r1, #0
 800214e:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	0018      	movs	r0, r3
 8002156:	f7ff ff5b 	bl	8002010 <LL_ADC_IsInternalRegulatorEnabled>
 800215a:	1e03      	subs	r3, r0, #0
 800215c:	d115      	bne.n	800218a <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	0018      	movs	r0, r3
 8002164:	f7ff ff40 	bl	8001fe8 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002168:	4bb4      	ldr	r3, [pc, #720]	; (800243c <HAL_ADC_Init+0x330>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	49b4      	ldr	r1, [pc, #720]	; (8002440 <HAL_ADC_Init+0x334>)
 800216e:	0018      	movs	r0, r3
 8002170:	f7fd ffca 	bl	8000108 <__udivsi3>
 8002174:	0003      	movs	r3, r0
 8002176:	3301      	adds	r3, #1
 8002178:	005b      	lsls	r3, r3, #1
 800217a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800217c:	e002      	b.n	8002184 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	3b01      	subs	r3, #1
 8002182:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	2b00      	cmp	r3, #0
 8002188:	d1f9      	bne.n	800217e <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	0018      	movs	r0, r3
 8002190:	f7ff ff3e 	bl	8002010 <LL_ADC_IsInternalRegulatorEnabled>
 8002194:	1e03      	subs	r3, r0, #0
 8002196:	d10f      	bne.n	80021b8 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800219c:	2210      	movs	r2, #16
 800219e:	431a      	orrs	r2, r3
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021a8:	2201      	movs	r2, #1
 80021aa:	431a      	orrs	r2, r3
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80021b0:	231f      	movs	r3, #31
 80021b2:	18fb      	adds	r3, r7, r3
 80021b4:	2201      	movs	r2, #1
 80021b6:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	0018      	movs	r0, r3
 80021be:	f7ff ff93 	bl	80020e8 <LL_ADC_REG_IsConversionOngoing>
 80021c2:	0003      	movs	r3, r0
 80021c4:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021ca:	2210      	movs	r2, #16
 80021cc:	4013      	ands	r3, r2
 80021ce:	d000      	beq.n	80021d2 <HAL_ADC_Init+0xc6>
 80021d0:	e122      	b.n	8002418 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80021d2:	693b      	ldr	r3, [r7, #16]
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d000      	beq.n	80021da <HAL_ADC_Init+0xce>
 80021d8:	e11e      	b.n	8002418 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021de:	4a99      	ldr	r2, [pc, #612]	; (8002444 <HAL_ADC_Init+0x338>)
 80021e0:	4013      	ands	r3, r2
 80021e2:	2202      	movs	r2, #2
 80021e4:	431a      	orrs	r2, r3
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	0018      	movs	r0, r3
 80021f0:	f7ff ff46 	bl	8002080 <LL_ADC_IsEnabled>
 80021f4:	1e03      	subs	r3, r0, #0
 80021f6:	d000      	beq.n	80021fa <HAL_ADC_Init+0xee>
 80021f8:	e0ad      	b.n	8002356 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	7e1b      	ldrb	r3, [r3, #24]
 8002202:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8002204:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	7e5b      	ldrb	r3, [r3, #25]
 800220a:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800220c:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	7e9b      	ldrb	r3, [r3, #26]
 8002212:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8002214:	431a      	orrs	r2, r3
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800221a:	2b00      	cmp	r3, #0
 800221c:	d002      	beq.n	8002224 <HAL_ADC_Init+0x118>
 800221e:	2380      	movs	r3, #128	; 0x80
 8002220:	015b      	lsls	r3, r3, #5
 8002222:	e000      	b.n	8002226 <HAL_ADC_Init+0x11a>
 8002224:	2300      	movs	r3, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8002226:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800222c:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	691b      	ldr	r3, [r3, #16]
 8002232:	2b00      	cmp	r3, #0
 8002234:	da04      	bge.n	8002240 <HAL_ADC_Init+0x134>
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	691b      	ldr	r3, [r3, #16]
 800223a:	005b      	lsls	r3, r3, #1
 800223c:	085b      	lsrs	r3, r3, #1
 800223e:	e001      	b.n	8002244 <HAL_ADC_Init+0x138>
 8002240:	2380      	movs	r3, #128	; 0x80
 8002242:	039b      	lsls	r3, r3, #14
                   hadc->Init.DataAlign                                           |
 8002244:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	212c      	movs	r1, #44	; 0x2c
 800224a:	5c5b      	ldrb	r3, [r3, r1]
 800224c:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800224e:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8002250:	69ba      	ldr	r2, [r7, #24]
 8002252:	4313      	orrs	r3, r2
 8002254:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	2220      	movs	r2, #32
 800225a:	5c9b      	ldrb	r3, [r3, r2]
 800225c:	2b01      	cmp	r3, #1
 800225e:	d115      	bne.n	800228c <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	7e9b      	ldrb	r3, [r3, #26]
 8002264:	2b00      	cmp	r3, #0
 8002266:	d105      	bne.n	8002274 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8002268:	69bb      	ldr	r3, [r7, #24]
 800226a:	2280      	movs	r2, #128	; 0x80
 800226c:	0252      	lsls	r2, r2, #9
 800226e:	4313      	orrs	r3, r2
 8002270:	61bb      	str	r3, [r7, #24]
 8002272:	e00b      	b.n	800228c <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002278:	2220      	movs	r2, #32
 800227a:	431a      	orrs	r2, r3
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002284:	2201      	movs	r2, #1
 8002286:	431a      	orrs	r2, r3
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002290:	2b00      	cmp	r3, #0
 8002292:	d00a      	beq.n	80022aa <HAL_ADC_Init+0x19e>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002298:	23e0      	movs	r3, #224	; 0xe0
 800229a:	005b      	lsls	r3, r3, #1
 800229c:	401a      	ands	r2, r3
                     hadc->Init.ExternalTrigConvEdge);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80022a2:	4313      	orrs	r3, r2
 80022a4:	69ba      	ldr	r2, [r7, #24]
 80022a6:	4313      	orrs	r3, r2
 80022a8:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	68db      	ldr	r3, [r3, #12]
 80022b0:	4a65      	ldr	r2, [pc, #404]	; (8002448 <HAL_ADC_Init+0x33c>)
 80022b2:	4013      	ands	r3, r2
 80022b4:	0019      	movs	r1, r3
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	69ba      	ldr	r2, [r7, #24]
 80022bc:	430a      	orrs	r2, r1
 80022be:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	685b      	ldr	r3, [r3, #4]
 80022c4:	0f9b      	lsrs	r3, r3, #30
 80022c6:	079a      	lsls	r2, r3, #30
                   hadc->Init.TriggerFrequencyMode
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80022cc:	4313      	orrs	r3, r2
 80022ce:	697a      	ldr	r2, [r7, #20]
 80022d0:	4313      	orrs	r3, r2
 80022d2:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	223c      	movs	r2, #60	; 0x3c
 80022d8:	5c9b      	ldrb	r3, [r3, r2]
 80022da:	2b01      	cmp	r3, #1
 80022dc:	d111      	bne.n	8002302 <HAL_ADC_Init+0x1f6>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	685b      	ldr	r3, [r3, #4]
 80022e2:	0f9b      	lsrs	r3, r3, #30
 80022e4:	079a      	lsls	r2, r3, #30
                     hadc->Init.Oversampling.Ratio         |
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80022ea:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                     hadc->Init.Oversampling.Ratio         |
 80022f0:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                     hadc->Init.Oversampling.RightBitShift |
 80022f6:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 80022f8:	697b      	ldr	r3, [r7, #20]
 80022fa:	4313      	orrs	r3, r2
 80022fc:	2201      	movs	r2, #1
 80022fe:	4313      	orrs	r3, r2
 8002300:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	691b      	ldr	r3, [r3, #16]
 8002308:	4a50      	ldr	r2, [pc, #320]	; (800244c <HAL_ADC_Init+0x340>)
 800230a:	4013      	ands	r3, r2
 800230c:	0019      	movs	r1, r3
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	697a      	ldr	r2, [r7, #20]
 8002314:	430a      	orrs	r2, r1
 8002316:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	685a      	ldr	r2, [r3, #4]
 800231c:	23c0      	movs	r3, #192	; 0xc0
 800231e:	061b      	lsls	r3, r3, #24
 8002320:	429a      	cmp	r2, r3
 8002322:	d018      	beq.n	8002356 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8002328:	2380      	movs	r3, #128	; 0x80
 800232a:	05db      	lsls	r3, r3, #23
 800232c:	429a      	cmp	r2, r3
 800232e:	d012      	beq.n	8002356 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8002334:	2380      	movs	r3, #128	; 0x80
 8002336:	061b      	lsls	r3, r3, #24
 8002338:	429a      	cmp	r2, r3
 800233a:	d00c      	beq.n	8002356 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 800233c:	4b44      	ldr	r3, [pc, #272]	; (8002450 <HAL_ADC_Init+0x344>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	4a44      	ldr	r2, [pc, #272]	; (8002454 <HAL_ADC_Init+0x348>)
 8002342:	4013      	ands	r3, r2
 8002344:	0019      	movs	r1, r3
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	685a      	ldr	r2, [r3, #4]
 800234a:	23f0      	movs	r3, #240	; 0xf0
 800234c:	039b      	lsls	r3, r3, #14
 800234e:	401a      	ands	r2, r3
 8002350:	4b3f      	ldr	r3, [pc, #252]	; (8002450 <HAL_ADC_Init+0x344>)
 8002352:	430a      	orrs	r2, r1
 8002354:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6818      	ldr	r0, [r3, #0]
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800235e:	001a      	movs	r2, r3
 8002360:	2100      	movs	r1, #0
 8002362:	f7ff fd9c 	bl	8001e9e <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6818      	ldr	r0, [r3, #0]
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800236e:	493a      	ldr	r1, [pc, #232]	; (8002458 <HAL_ADC_Init+0x34c>)
 8002370:	001a      	movs	r2, r3
 8002372:	f7ff fd94 	bl	8001e9e <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	691b      	ldr	r3, [r3, #16]
 800237a:	2b00      	cmp	r3, #0
 800237c:	d109      	bne.n	8002392 <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	2110      	movs	r1, #16
 800238a:	4249      	negs	r1, r1
 800238c:	430a      	orrs	r2, r1
 800238e:	629a      	str	r2, [r3, #40]	; 0x28
 8002390:	e018      	b.n	80023c4 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	691a      	ldr	r2, [r3, #16]
 8002396:	2380      	movs	r3, #128	; 0x80
 8002398:	039b      	lsls	r3, r3, #14
 800239a:	429a      	cmp	r2, r3
 800239c:	d112      	bne.n	80023c4 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	69db      	ldr	r3, [r3, #28]
 80023a8:	3b01      	subs	r3, #1
 80023aa:	009b      	lsls	r3, r3, #2
 80023ac:	221c      	movs	r2, #28
 80023ae:	4013      	ands	r3, r2
 80023b0:	2210      	movs	r2, #16
 80023b2:	4252      	negs	r2, r2
 80023b4:	409a      	lsls	r2, r3
 80023b6:	0011      	movs	r1, r2
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	430a      	orrs	r2, r1
 80023c2:	629a      	str	r2, [r3, #40]	; 0x28
                );
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	2100      	movs	r1, #0
 80023ca:	0018      	movs	r0, r3
 80023cc:	f7ff fd84 	bl	8001ed8 <LL_ADC_GetSamplingTimeCommonChannels>
 80023d0:	0002      	movs	r2, r0
      == hadc->Init.SamplingTimeCommon1)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80023d6:	429a      	cmp	r2, r3
 80023d8:	d10b      	bne.n	80023f2 <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	2200      	movs	r2, #0
 80023de:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023e4:	2203      	movs	r2, #3
 80023e6:	4393      	bics	r3, r2
 80023e8:	2201      	movs	r2, #1
 80023ea:	431a      	orrs	r2, r3
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	659a      	str	r2, [r3, #88]	; 0x58
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80023f0:	e01c      	b.n	800242c <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023f6:	2212      	movs	r2, #18
 80023f8:	4393      	bics	r3, r2
 80023fa:	2210      	movs	r2, #16
 80023fc:	431a      	orrs	r2, r3
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002406:	2201      	movs	r2, #1
 8002408:	431a      	orrs	r2, r3
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 800240e:	231f      	movs	r3, #31
 8002410:	18fb      	adds	r3, r7, r3
 8002412:	2201      	movs	r2, #1
 8002414:	701a      	strb	r2, [r3, #0]
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8002416:	e009      	b.n	800242c <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800241c:	2210      	movs	r2, #16
 800241e:	431a      	orrs	r2, r3
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002424:	231f      	movs	r3, #31
 8002426:	18fb      	adds	r3, r7, r3
 8002428:	2201      	movs	r2, #1
 800242a:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 800242c:	231f      	movs	r3, #31
 800242e:	18fb      	adds	r3, r7, r3
 8002430:	781b      	ldrb	r3, [r3, #0]
}
 8002432:	0018      	movs	r0, r3
 8002434:	46bd      	mov	sp, r7
 8002436:	b008      	add	sp, #32
 8002438:	bd80      	pop	{r7, pc}
 800243a:	46c0      	nop			; (mov r8, r8)
 800243c:	20000000 	.word	0x20000000
 8002440:	00030d40 	.word	0x00030d40
 8002444:	fffffefd 	.word	0xfffffefd
 8002448:	fffe0201 	.word	0xfffe0201
 800244c:	1ffffc02 	.word	0x1ffffc02
 8002450:	40012708 	.word	0x40012708
 8002454:	ffc3ffff 	.word	0xffc3ffff
 8002458:	07ffff04 	.word	0x07ffff04

0800245c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800245c:	b5b0      	push	{r4, r5, r7, lr}
 800245e:	b086      	sub	sp, #24
 8002460:	af00      	add	r7, sp, #0
 8002462:	60f8      	str	r0, [r7, #12]
 8002464:	60b9      	str	r1, [r7, #8]
 8002466:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	0018      	movs	r0, r3
 800246e:	f7ff fe3b 	bl	80020e8 <LL_ADC_REG_IsConversionOngoing>
 8002472:	1e03      	subs	r3, r0, #0
 8002474:	d16c      	bne.n	8002550 <HAL_ADC_Start_DMA+0xf4>
  {
    __HAL_LOCK(hadc);
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	2254      	movs	r2, #84	; 0x54
 800247a:	5c9b      	ldrb	r3, [r3, r2]
 800247c:	2b01      	cmp	r3, #1
 800247e:	d101      	bne.n	8002484 <HAL_ADC_Start_DMA+0x28>
 8002480:	2302      	movs	r3, #2
 8002482:	e06c      	b.n	800255e <HAL_ADC_Start_DMA+0x102>
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	2254      	movs	r2, #84	; 0x54
 8002488:	2101      	movs	r1, #1
 800248a:	5499      	strb	r1, [r3, r2]

    /* Specific case for first call occurrence of this function (DMA transfer */
    /* not activated and ADC disabled), DMA transfer must be activated        */
    /* with ADC disabled.                                                     */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) == 0UL)
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	68db      	ldr	r3, [r3, #12]
 8002492:	2201      	movs	r2, #1
 8002494:	4013      	ands	r3, r2
 8002496:	d113      	bne.n	80024c0 <HAL_ADC_Start_DMA+0x64>
    {
      if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	0018      	movs	r0, r3
 800249e:	f7ff fdef 	bl	8002080 <LL_ADC_IsEnabled>
 80024a2:	1e03      	subs	r3, r0, #0
 80024a4:	d004      	beq.n	80024b0 <HAL_ADC_Start_DMA+0x54>
      {
        /* Disable ADC */
        LL_ADC_Disable(hadc->Instance);
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	0018      	movs	r0, r3
 80024ac:	f7ff fdd6 	bl	800205c <LL_ADC_Disable>
      }

      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	68da      	ldr	r2, [r3, #12]
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	2101      	movs	r1, #1
 80024bc:	430a      	orrs	r2, r1
 80024be:	60da      	str	r2, [r3, #12]
    }

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80024c0:	2517      	movs	r5, #23
 80024c2:	197c      	adds	r4, r7, r5
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	0018      	movs	r0, r3
 80024c8:	f000 fa46 	bl	8002958 <ADC_Enable>
 80024cc:	0003      	movs	r3, r0
 80024ce:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80024d0:	002c      	movs	r4, r5
 80024d2:	193b      	adds	r3, r7, r4
 80024d4:	781b      	ldrb	r3, [r3, #0]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d13e      	bne.n	8002558 <HAL_ADC_Start_DMA+0xfc>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024de:	4a22      	ldr	r2, [pc, #136]	; (8002568 <HAL_ADC_Start_DMA+0x10c>)
 80024e0:	4013      	ands	r3, r2
 80024e2:	2280      	movs	r2, #128	; 0x80
 80024e4:	0052      	lsls	r2, r2, #1
 80024e6:	431a      	orrs	r2, r3
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	2200      	movs	r2, #0
 80024f0:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80024f6:	4a1d      	ldr	r2, [pc, #116]	; (800256c <HAL_ADC_Start_DMA+0x110>)
 80024f8:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80024fe:	4a1c      	ldr	r2, [pc, #112]	; (8002570 <HAL_ADC_Start_DMA+0x114>)
 8002500:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002506:	4a1b      	ldr	r2, [pc, #108]	; (8002574 <HAL_ADC_Start_DMA+0x118>)
 8002508:	635a      	str	r2, [r3, #52]	; 0x34
      /* start (in case of SW start):                                         */

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	221c      	movs	r2, #28
 8002510:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	2254      	movs	r2, #84	; 0x54
 8002516:	2100      	movs	r1, #0
 8002518:	5499      	strb	r1, [r3, r2]

      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	685a      	ldr	r2, [r3, #4]
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	2110      	movs	r1, #16
 8002526:	430a      	orrs	r2, r1
 8002528:	605a      	str	r2, [r3, #4]

      /* Start the DMA channel */
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	6d18      	ldr	r0, [r3, #80]	; 0x50
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	3340      	adds	r3, #64	; 0x40
 8002534:	0019      	movs	r1, r3
 8002536:	68ba      	ldr	r2, [r7, #8]
 8002538:	193c      	adds	r4, r7, r4
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	f000 fe0c 	bl	8003158 <HAL_DMA_Start_IT>
 8002540:	0003      	movs	r3, r0
 8002542:	7023      	strb	r3, [r4, #0]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	0018      	movs	r0, r3
 800254a:	f7ff fdbb 	bl	80020c4 <LL_ADC_REG_StartConversion>
 800254e:	e003      	b.n	8002558 <HAL_ADC_Start_DMA+0xfc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002550:	2317      	movs	r3, #23
 8002552:	18fb      	adds	r3, r7, r3
 8002554:	2202      	movs	r2, #2
 8002556:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8002558:	2317      	movs	r3, #23
 800255a:	18fb      	adds	r3, r7, r3
 800255c:	781b      	ldrb	r3, [r3, #0]
}
 800255e:	0018      	movs	r0, r3
 8002560:	46bd      	mov	sp, r7
 8002562:	b006      	add	sp, #24
 8002564:	bdb0      	pop	{r4, r5, r7, pc}
 8002566:	46c0      	nop			; (mov r8, r8)
 8002568:	fffff0fe 	.word	0xfffff0fe
 800256c:	08002b21 	.word	0x08002b21
 8002570:	08002be9 	.word	0x08002be9
 8002574:	08002c07 	.word	0x08002c07

08002578 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b082      	sub	sp, #8
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002580:	46c0      	nop			; (mov r8, r8)
 8002582:	46bd      	mov	sp, r7
 8002584:	b002      	add	sp, #8
 8002586:	bd80      	pop	{r7, pc}

08002588 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b082      	sub	sp, #8
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002590:	46c0      	nop			; (mov r8, r8)
 8002592:	46bd      	mov	sp, r7
 8002594:	b002      	add	sp, #8
 8002596:	bd80      	pop	{r7, pc}

08002598 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b082      	sub	sp, #8
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80025a0:	46c0      	nop			; (mov r8, r8)
 80025a2:	46bd      	mov	sp, r7
 80025a4:	b002      	add	sp, #8
 80025a6:	bd80      	pop	{r7, pc}

080025a8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b086      	sub	sp, #24
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
 80025b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80025b2:	2317      	movs	r3, #23
 80025b4:	18fb      	adds	r3, r7, r3
 80025b6:	2200      	movs	r2, #0
 80025b8:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80025ba:	2300      	movs	r3, #0
 80025bc:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	2254      	movs	r2, #84	; 0x54
 80025c2:	5c9b      	ldrb	r3, [r3, r2]
 80025c4:	2b01      	cmp	r3, #1
 80025c6:	d101      	bne.n	80025cc <HAL_ADC_ConfigChannel+0x24>
 80025c8:	2302      	movs	r3, #2
 80025ca:	e1c0      	b.n	800294e <HAL_ADC_ConfigChannel+0x3a6>
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2254      	movs	r2, #84	; 0x54
 80025d0:	2101      	movs	r1, #1
 80025d2:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	0018      	movs	r0, r3
 80025da:	f7ff fd85 	bl	80020e8 <LL_ADC_REG_IsConversionOngoing>
 80025de:	1e03      	subs	r3, r0, #0
 80025e0:	d000      	beq.n	80025e4 <HAL_ADC_ConfigChannel+0x3c>
 80025e2:	e1a3      	b.n	800292c <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	2b02      	cmp	r3, #2
 80025ea:	d100      	bne.n	80025ee <HAL_ADC_ConfigChannel+0x46>
 80025ec:	e143      	b.n	8002876 <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	691a      	ldr	r2, [r3, #16]
 80025f2:	2380      	movs	r3, #128	; 0x80
 80025f4:	061b      	lsls	r3, r3, #24
 80025f6:	429a      	cmp	r2, r3
 80025f8:	d004      	beq.n	8002604 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80025fe:	4ac1      	ldr	r2, [pc, #772]	; (8002904 <HAL_ADC_ConfigChannel+0x35c>)
 8002600:	4293      	cmp	r3, r2
 8002602:	d108      	bne.n	8002616 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681a      	ldr	r2, [r3, #0]
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	0019      	movs	r1, r3
 800260e:	0010      	movs	r0, r2
 8002610:	f7ff fcaa 	bl	8001f68 <LL_ADC_REG_SetSequencerChAdd>
 8002614:	e0c9      	b.n	80027aa <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	685b      	ldr	r3, [r3, #4]
 800261e:	211f      	movs	r1, #31
 8002620:	400b      	ands	r3, r1
 8002622:	210f      	movs	r1, #15
 8002624:	4099      	lsls	r1, r3
 8002626:	000b      	movs	r3, r1
 8002628:	43db      	mvns	r3, r3
 800262a:	4013      	ands	r3, r2
 800262c:	0019      	movs	r1, r3
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	035b      	lsls	r3, r3, #13
 8002634:	0b5b      	lsrs	r3, r3, #13
 8002636:	d105      	bne.n	8002644 <HAL_ADC_ConfigChannel+0x9c>
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	0e9b      	lsrs	r3, r3, #26
 800263e:	221f      	movs	r2, #31
 8002640:	4013      	ands	r3, r2
 8002642:	e098      	b.n	8002776 <HAL_ADC_ConfigChannel+0x1ce>
 8002644:	683b      	ldr	r3, [r7, #0]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	2201      	movs	r2, #1
 800264a:	4013      	ands	r3, r2
 800264c:	d000      	beq.n	8002650 <HAL_ADC_ConfigChannel+0xa8>
 800264e:	e091      	b.n	8002774 <HAL_ADC_ConfigChannel+0x1cc>
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	2202      	movs	r2, #2
 8002656:	4013      	ands	r3, r2
 8002658:	d000      	beq.n	800265c <HAL_ADC_ConfigChannel+0xb4>
 800265a:	e089      	b.n	8002770 <HAL_ADC_ConfigChannel+0x1c8>
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	2204      	movs	r2, #4
 8002662:	4013      	ands	r3, r2
 8002664:	d000      	beq.n	8002668 <HAL_ADC_ConfigChannel+0xc0>
 8002666:	e081      	b.n	800276c <HAL_ADC_ConfigChannel+0x1c4>
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	2208      	movs	r2, #8
 800266e:	4013      	ands	r3, r2
 8002670:	d000      	beq.n	8002674 <HAL_ADC_ConfigChannel+0xcc>
 8002672:	e079      	b.n	8002768 <HAL_ADC_ConfigChannel+0x1c0>
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	2210      	movs	r2, #16
 800267a:	4013      	ands	r3, r2
 800267c:	d000      	beq.n	8002680 <HAL_ADC_ConfigChannel+0xd8>
 800267e:	e071      	b.n	8002764 <HAL_ADC_ConfigChannel+0x1bc>
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	2220      	movs	r2, #32
 8002686:	4013      	ands	r3, r2
 8002688:	d000      	beq.n	800268c <HAL_ADC_ConfigChannel+0xe4>
 800268a:	e069      	b.n	8002760 <HAL_ADC_ConfigChannel+0x1b8>
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	2240      	movs	r2, #64	; 0x40
 8002692:	4013      	ands	r3, r2
 8002694:	d000      	beq.n	8002698 <HAL_ADC_ConfigChannel+0xf0>
 8002696:	e061      	b.n	800275c <HAL_ADC_ConfigChannel+0x1b4>
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	2280      	movs	r2, #128	; 0x80
 800269e:	4013      	ands	r3, r2
 80026a0:	d000      	beq.n	80026a4 <HAL_ADC_ConfigChannel+0xfc>
 80026a2:	e059      	b.n	8002758 <HAL_ADC_ConfigChannel+0x1b0>
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	681a      	ldr	r2, [r3, #0]
 80026a8:	2380      	movs	r3, #128	; 0x80
 80026aa:	005b      	lsls	r3, r3, #1
 80026ac:	4013      	ands	r3, r2
 80026ae:	d151      	bne.n	8002754 <HAL_ADC_ConfigChannel+0x1ac>
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	681a      	ldr	r2, [r3, #0]
 80026b4:	2380      	movs	r3, #128	; 0x80
 80026b6:	009b      	lsls	r3, r3, #2
 80026b8:	4013      	ands	r3, r2
 80026ba:	d149      	bne.n	8002750 <HAL_ADC_ConfigChannel+0x1a8>
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	681a      	ldr	r2, [r3, #0]
 80026c0:	2380      	movs	r3, #128	; 0x80
 80026c2:	00db      	lsls	r3, r3, #3
 80026c4:	4013      	ands	r3, r2
 80026c6:	d141      	bne.n	800274c <HAL_ADC_ConfigChannel+0x1a4>
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	681a      	ldr	r2, [r3, #0]
 80026cc:	2380      	movs	r3, #128	; 0x80
 80026ce:	011b      	lsls	r3, r3, #4
 80026d0:	4013      	ands	r3, r2
 80026d2:	d139      	bne.n	8002748 <HAL_ADC_ConfigChannel+0x1a0>
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	681a      	ldr	r2, [r3, #0]
 80026d8:	2380      	movs	r3, #128	; 0x80
 80026da:	015b      	lsls	r3, r3, #5
 80026dc:	4013      	ands	r3, r2
 80026de:	d131      	bne.n	8002744 <HAL_ADC_ConfigChannel+0x19c>
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	681a      	ldr	r2, [r3, #0]
 80026e4:	2380      	movs	r3, #128	; 0x80
 80026e6:	019b      	lsls	r3, r3, #6
 80026e8:	4013      	ands	r3, r2
 80026ea:	d129      	bne.n	8002740 <HAL_ADC_ConfigChannel+0x198>
 80026ec:	683b      	ldr	r3, [r7, #0]
 80026ee:	681a      	ldr	r2, [r3, #0]
 80026f0:	2380      	movs	r3, #128	; 0x80
 80026f2:	01db      	lsls	r3, r3, #7
 80026f4:	4013      	ands	r3, r2
 80026f6:	d121      	bne.n	800273c <HAL_ADC_ConfigChannel+0x194>
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	681a      	ldr	r2, [r3, #0]
 80026fc:	2380      	movs	r3, #128	; 0x80
 80026fe:	021b      	lsls	r3, r3, #8
 8002700:	4013      	ands	r3, r2
 8002702:	d119      	bne.n	8002738 <HAL_ADC_ConfigChannel+0x190>
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	681a      	ldr	r2, [r3, #0]
 8002708:	2380      	movs	r3, #128	; 0x80
 800270a:	025b      	lsls	r3, r3, #9
 800270c:	4013      	ands	r3, r2
 800270e:	d111      	bne.n	8002734 <HAL_ADC_ConfigChannel+0x18c>
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	681a      	ldr	r2, [r3, #0]
 8002714:	2380      	movs	r3, #128	; 0x80
 8002716:	029b      	lsls	r3, r3, #10
 8002718:	4013      	ands	r3, r2
 800271a:	d109      	bne.n	8002730 <HAL_ADC_ConfigChannel+0x188>
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	681a      	ldr	r2, [r3, #0]
 8002720:	2380      	movs	r3, #128	; 0x80
 8002722:	02db      	lsls	r3, r3, #11
 8002724:	4013      	ands	r3, r2
 8002726:	d001      	beq.n	800272c <HAL_ADC_ConfigChannel+0x184>
 8002728:	2312      	movs	r3, #18
 800272a:	e024      	b.n	8002776 <HAL_ADC_ConfigChannel+0x1ce>
 800272c:	2300      	movs	r3, #0
 800272e:	e022      	b.n	8002776 <HAL_ADC_ConfigChannel+0x1ce>
 8002730:	2311      	movs	r3, #17
 8002732:	e020      	b.n	8002776 <HAL_ADC_ConfigChannel+0x1ce>
 8002734:	2310      	movs	r3, #16
 8002736:	e01e      	b.n	8002776 <HAL_ADC_ConfigChannel+0x1ce>
 8002738:	230f      	movs	r3, #15
 800273a:	e01c      	b.n	8002776 <HAL_ADC_ConfigChannel+0x1ce>
 800273c:	230e      	movs	r3, #14
 800273e:	e01a      	b.n	8002776 <HAL_ADC_ConfigChannel+0x1ce>
 8002740:	230d      	movs	r3, #13
 8002742:	e018      	b.n	8002776 <HAL_ADC_ConfigChannel+0x1ce>
 8002744:	230c      	movs	r3, #12
 8002746:	e016      	b.n	8002776 <HAL_ADC_ConfigChannel+0x1ce>
 8002748:	230b      	movs	r3, #11
 800274a:	e014      	b.n	8002776 <HAL_ADC_ConfigChannel+0x1ce>
 800274c:	230a      	movs	r3, #10
 800274e:	e012      	b.n	8002776 <HAL_ADC_ConfigChannel+0x1ce>
 8002750:	2309      	movs	r3, #9
 8002752:	e010      	b.n	8002776 <HAL_ADC_ConfigChannel+0x1ce>
 8002754:	2308      	movs	r3, #8
 8002756:	e00e      	b.n	8002776 <HAL_ADC_ConfigChannel+0x1ce>
 8002758:	2307      	movs	r3, #7
 800275a:	e00c      	b.n	8002776 <HAL_ADC_ConfigChannel+0x1ce>
 800275c:	2306      	movs	r3, #6
 800275e:	e00a      	b.n	8002776 <HAL_ADC_ConfigChannel+0x1ce>
 8002760:	2305      	movs	r3, #5
 8002762:	e008      	b.n	8002776 <HAL_ADC_ConfigChannel+0x1ce>
 8002764:	2304      	movs	r3, #4
 8002766:	e006      	b.n	8002776 <HAL_ADC_ConfigChannel+0x1ce>
 8002768:	2303      	movs	r3, #3
 800276a:	e004      	b.n	8002776 <HAL_ADC_ConfigChannel+0x1ce>
 800276c:	2302      	movs	r3, #2
 800276e:	e002      	b.n	8002776 <HAL_ADC_ConfigChannel+0x1ce>
 8002770:	2301      	movs	r3, #1
 8002772:	e000      	b.n	8002776 <HAL_ADC_ConfigChannel+0x1ce>
 8002774:	2300      	movs	r3, #0
 8002776:	683a      	ldr	r2, [r7, #0]
 8002778:	6852      	ldr	r2, [r2, #4]
 800277a:	201f      	movs	r0, #31
 800277c:	4002      	ands	r2, r0
 800277e:	4093      	lsls	r3, r2
 8002780:	000a      	movs	r2, r1
 8002782:	431a      	orrs	r2, r3
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	685b      	ldr	r3, [r3, #4]
 800278c:	089b      	lsrs	r3, r3, #2
 800278e:	1c5a      	adds	r2, r3, #1
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	69db      	ldr	r3, [r3, #28]
 8002794:	429a      	cmp	r2, r3
 8002796:	d808      	bhi.n	80027aa <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	6818      	ldr	r0, [r3, #0]
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	6859      	ldr	r1, [r3, #4]
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	001a      	movs	r2, r3
 80027a6:	f7ff fbbf 	bl	8001f28 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6818      	ldr	r0, [r3, #0]
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	6819      	ldr	r1, [r3, #0]
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	689b      	ldr	r3, [r3, #8]
 80027b6:	001a      	movs	r2, r3
 80027b8:	f7ff fbfa 	bl	8001fb0 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	db00      	blt.n	80027c6 <HAL_ADC_ConfigChannel+0x21e>
 80027c4:	e0bc      	b.n	8002940 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80027c6:	4b50      	ldr	r3, [pc, #320]	; (8002908 <HAL_ADC_ConfigChannel+0x360>)
 80027c8:	0018      	movs	r0, r3
 80027ca:	f7ff fb5b 	bl	8001e84 <LL_ADC_GetCommonPathInternalCh>
 80027ce:	0003      	movs	r3, r0
 80027d0:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	4a4d      	ldr	r2, [pc, #308]	; (800290c <HAL_ADC_ConfigChannel+0x364>)
 80027d8:	4293      	cmp	r3, r2
 80027da:	d122      	bne.n	8002822 <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80027dc:	693a      	ldr	r2, [r7, #16]
 80027de:	2380      	movs	r3, #128	; 0x80
 80027e0:	041b      	lsls	r3, r3, #16
 80027e2:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80027e4:	d11d      	bne.n	8002822 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80027e6:	693b      	ldr	r3, [r7, #16]
 80027e8:	2280      	movs	r2, #128	; 0x80
 80027ea:	0412      	lsls	r2, r2, #16
 80027ec:	4313      	orrs	r3, r2
 80027ee:	4a46      	ldr	r2, [pc, #280]	; (8002908 <HAL_ADC_ConfigChannel+0x360>)
 80027f0:	0019      	movs	r1, r3
 80027f2:	0010      	movs	r0, r2
 80027f4:	f7ff fb32 	bl	8001e5c <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80027f8:	4b45      	ldr	r3, [pc, #276]	; (8002910 <HAL_ADC_ConfigChannel+0x368>)
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	4945      	ldr	r1, [pc, #276]	; (8002914 <HAL_ADC_ConfigChannel+0x36c>)
 80027fe:	0018      	movs	r0, r3
 8002800:	f7fd fc82 	bl	8000108 <__udivsi3>
 8002804:	0003      	movs	r3, r0
 8002806:	1c5a      	adds	r2, r3, #1
 8002808:	0013      	movs	r3, r2
 800280a:	005b      	lsls	r3, r3, #1
 800280c:	189b      	adds	r3, r3, r2
 800280e:	009b      	lsls	r3, r3, #2
 8002810:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002812:	e002      	b.n	800281a <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	3b01      	subs	r3, #1
 8002818:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	2b00      	cmp	r3, #0
 800281e:	d1f9      	bne.n	8002814 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002820:	e08e      	b.n	8002940 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	4a3c      	ldr	r2, [pc, #240]	; (8002918 <HAL_ADC_ConfigChannel+0x370>)
 8002828:	4293      	cmp	r3, r2
 800282a:	d10e      	bne.n	800284a <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800282c:	693a      	ldr	r2, [r7, #16]
 800282e:	2380      	movs	r3, #128	; 0x80
 8002830:	045b      	lsls	r3, r3, #17
 8002832:	4013      	ands	r3, r2
 8002834:	d109      	bne.n	800284a <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002836:	693b      	ldr	r3, [r7, #16]
 8002838:	2280      	movs	r2, #128	; 0x80
 800283a:	0452      	lsls	r2, r2, #17
 800283c:	4313      	orrs	r3, r2
 800283e:	4a32      	ldr	r2, [pc, #200]	; (8002908 <HAL_ADC_ConfigChannel+0x360>)
 8002840:	0019      	movs	r1, r3
 8002842:	0010      	movs	r0, r2
 8002844:	f7ff fb0a 	bl	8001e5c <LL_ADC_SetCommonPathInternalCh>
 8002848:	e07a      	b.n	8002940 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	4a33      	ldr	r2, [pc, #204]	; (800291c <HAL_ADC_ConfigChannel+0x374>)
 8002850:	4293      	cmp	r3, r2
 8002852:	d000      	beq.n	8002856 <HAL_ADC_ConfigChannel+0x2ae>
 8002854:	e074      	b.n	8002940 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002856:	693a      	ldr	r2, [r7, #16]
 8002858:	2380      	movs	r3, #128	; 0x80
 800285a:	03db      	lsls	r3, r3, #15
 800285c:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800285e:	d000      	beq.n	8002862 <HAL_ADC_ConfigChannel+0x2ba>
 8002860:	e06e      	b.n	8002940 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002862:	693b      	ldr	r3, [r7, #16]
 8002864:	2280      	movs	r2, #128	; 0x80
 8002866:	03d2      	lsls	r2, r2, #15
 8002868:	4313      	orrs	r3, r2
 800286a:	4a27      	ldr	r2, [pc, #156]	; (8002908 <HAL_ADC_ConfigChannel+0x360>)
 800286c:	0019      	movs	r1, r3
 800286e:	0010      	movs	r0, r2
 8002870:	f7ff faf4 	bl	8001e5c <LL_ADC_SetCommonPathInternalCh>
 8002874:	e064      	b.n	8002940 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	691a      	ldr	r2, [r3, #16]
 800287a:	2380      	movs	r3, #128	; 0x80
 800287c:	061b      	lsls	r3, r3, #24
 800287e:	429a      	cmp	r2, r3
 8002880:	d004      	beq.n	800288c <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002886:	4a1f      	ldr	r2, [pc, #124]	; (8002904 <HAL_ADC_ConfigChannel+0x35c>)
 8002888:	4293      	cmp	r3, r2
 800288a:	d107      	bne.n	800289c <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681a      	ldr	r2, [r3, #0]
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	0019      	movs	r1, r3
 8002896:	0010      	movs	r0, r2
 8002898:	f7ff fb77 	bl	8001f8a <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800289c:	683b      	ldr	r3, [r7, #0]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	da4d      	bge.n	8002940 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80028a4:	4b18      	ldr	r3, [pc, #96]	; (8002908 <HAL_ADC_ConfigChannel+0x360>)
 80028a6:	0018      	movs	r0, r3
 80028a8:	f7ff faec 	bl	8001e84 <LL_ADC_GetCommonPathInternalCh>
 80028ac:	0003      	movs	r3, r0
 80028ae:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4a15      	ldr	r2, [pc, #84]	; (800290c <HAL_ADC_ConfigChannel+0x364>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d108      	bne.n	80028cc <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80028ba:	693b      	ldr	r3, [r7, #16]
 80028bc:	4a18      	ldr	r2, [pc, #96]	; (8002920 <HAL_ADC_ConfigChannel+0x378>)
 80028be:	4013      	ands	r3, r2
 80028c0:	4a11      	ldr	r2, [pc, #68]	; (8002908 <HAL_ADC_ConfigChannel+0x360>)
 80028c2:	0019      	movs	r1, r3
 80028c4:	0010      	movs	r0, r2
 80028c6:	f7ff fac9 	bl	8001e5c <LL_ADC_SetCommonPathInternalCh>
 80028ca:	e039      	b.n	8002940 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4a11      	ldr	r2, [pc, #68]	; (8002918 <HAL_ADC_ConfigChannel+0x370>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d108      	bne.n	80028e8 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80028d6:	693b      	ldr	r3, [r7, #16]
 80028d8:	4a12      	ldr	r2, [pc, #72]	; (8002924 <HAL_ADC_ConfigChannel+0x37c>)
 80028da:	4013      	ands	r3, r2
 80028dc:	4a0a      	ldr	r2, [pc, #40]	; (8002908 <HAL_ADC_ConfigChannel+0x360>)
 80028de:	0019      	movs	r1, r3
 80028e0:	0010      	movs	r0, r2
 80028e2:	f7ff fabb 	bl	8001e5c <LL_ADC_SetCommonPathInternalCh>
 80028e6:	e02b      	b.n	8002940 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4a0b      	ldr	r2, [pc, #44]	; (800291c <HAL_ADC_ConfigChannel+0x374>)
 80028ee:	4293      	cmp	r3, r2
 80028f0:	d126      	bne.n	8002940 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80028f2:	693b      	ldr	r3, [r7, #16]
 80028f4:	4a0c      	ldr	r2, [pc, #48]	; (8002928 <HAL_ADC_ConfigChannel+0x380>)
 80028f6:	4013      	ands	r3, r2
 80028f8:	4a03      	ldr	r2, [pc, #12]	; (8002908 <HAL_ADC_ConfigChannel+0x360>)
 80028fa:	0019      	movs	r1, r3
 80028fc:	0010      	movs	r0, r2
 80028fe:	f7ff faad 	bl	8001e5c <LL_ADC_SetCommonPathInternalCh>
 8002902:	e01d      	b.n	8002940 <HAL_ADC_ConfigChannel+0x398>
 8002904:	80000004 	.word	0x80000004
 8002908:	40012708 	.word	0x40012708
 800290c:	b0001000 	.word	0xb0001000
 8002910:	20000000 	.word	0x20000000
 8002914:	00030d40 	.word	0x00030d40
 8002918:	b8004000 	.word	0xb8004000
 800291c:	b4002000 	.word	0xb4002000
 8002920:	ff7fffff 	.word	0xff7fffff
 8002924:	feffffff 	.word	0xfeffffff
 8002928:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002930:	2220      	movs	r2, #32
 8002932:	431a      	orrs	r2, r3
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002938:	2317      	movs	r3, #23
 800293a:	18fb      	adds	r3, r7, r3
 800293c:	2201      	movs	r2, #1
 800293e:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	2254      	movs	r2, #84	; 0x54
 8002944:	2100      	movs	r1, #0
 8002946:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8002948:	2317      	movs	r3, #23
 800294a:	18fb      	adds	r3, r7, r3
 800294c:	781b      	ldrb	r3, [r3, #0]
}
 800294e:	0018      	movs	r0, r3
 8002950:	46bd      	mov	sp, r7
 8002952:	b006      	add	sp, #24
 8002954:	bd80      	pop	{r7, pc}
 8002956:	46c0      	nop			; (mov r8, r8)

08002958 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	b084      	sub	sp, #16
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002960:	2300      	movs	r3, #0
 8002962:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	0018      	movs	r0, r3
 800296a:	f7ff fb89 	bl	8002080 <LL_ADC_IsEnabled>
 800296e:	1e03      	subs	r3, r0, #0
 8002970:	d000      	beq.n	8002974 <ADC_Enable+0x1c>
 8002972:	e069      	b.n	8002a48 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	689b      	ldr	r3, [r3, #8]
 800297a:	4a36      	ldr	r2, [pc, #216]	; (8002a54 <ADC_Enable+0xfc>)
 800297c:	4013      	ands	r3, r2
 800297e:	d00d      	beq.n	800299c <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002984:	2210      	movs	r2, #16
 8002986:	431a      	orrs	r2, r3
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002990:	2201      	movs	r2, #1
 8002992:	431a      	orrs	r2, r3
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8002998:	2301      	movs	r3, #1
 800299a:	e056      	b.n	8002a4a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	0018      	movs	r0, r3
 80029a2:	f7ff fb49 	bl	8002038 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) 
 80029a6:	4b2c      	ldr	r3, [pc, #176]	; (8002a58 <ADC_Enable+0x100>)
 80029a8:	0018      	movs	r0, r3
 80029aa:	f7ff fa6b 	bl	8001e84 <LL_ADC_GetCommonPathInternalCh>
 80029ae:	0002      	movs	r2, r0
 80029b0:	2380      	movs	r3, #128	; 0x80
 80029b2:	041b      	lsls	r3, r3, #16
 80029b4:	4013      	ands	r3, r2
 80029b6:	d00f      	beq.n	80029d8 <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80029b8:	4b28      	ldr	r3, [pc, #160]	; (8002a5c <ADC_Enable+0x104>)
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	4928      	ldr	r1, [pc, #160]	; (8002a60 <ADC_Enable+0x108>)
 80029be:	0018      	movs	r0, r3
 80029c0:	f7fd fba2 	bl	8000108 <__udivsi3>
 80029c4:	0003      	movs	r3, r0
 80029c6:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
 80029c8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80029ca:	e002      	b.n	80029d2 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 80029cc:	68bb      	ldr	r3, [r7, #8]
 80029ce:	3b01      	subs	r3, #1
 80029d0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80029d2:	68bb      	ldr	r3, [r7, #8]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d1f9      	bne.n	80029cc <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	7e5b      	ldrb	r3, [r3, #25]
 80029dc:	2b01      	cmp	r3, #1
 80029de:	d033      	beq.n	8002a48 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 80029e0:	f7ff fa32 	bl	8001e48 <HAL_GetTick>
 80029e4:	0003      	movs	r3, r0
 80029e6:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80029e8:	e027      	b.n	8002a3a <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	0018      	movs	r0, r3
 80029f0:	f7ff fb46 	bl	8002080 <LL_ADC_IsEnabled>
 80029f4:	1e03      	subs	r3, r0, #0
 80029f6:	d104      	bne.n	8002a02 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	0018      	movs	r0, r3
 80029fe:	f7ff fb1b 	bl	8002038 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002a02:	f7ff fa21 	bl	8001e48 <HAL_GetTick>
 8002a06:	0002      	movs	r2, r0
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	1ad3      	subs	r3, r2, r3
 8002a0c:	2b02      	cmp	r3, #2
 8002a0e:	d914      	bls.n	8002a3a <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	2201      	movs	r2, #1
 8002a18:	4013      	ands	r3, r2
 8002a1a:	2b01      	cmp	r3, #1
 8002a1c:	d00d      	beq.n	8002a3a <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a22:	2210      	movs	r2, #16
 8002a24:	431a      	orrs	r2, r3
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	659a      	str	r2, [r3, #88]	; 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a2e:	2201      	movs	r2, #1
 8002a30:	431a      	orrs	r2, r3
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	65da      	str	r2, [r3, #92]	; 0x5c

            return HAL_ERROR;
 8002a36:	2301      	movs	r3, #1
 8002a38:	e007      	b.n	8002a4a <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	2201      	movs	r2, #1
 8002a42:	4013      	ands	r3, r2
 8002a44:	2b01      	cmp	r3, #1
 8002a46:	d1d0      	bne.n	80029ea <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002a48:	2300      	movs	r3, #0
}
 8002a4a:	0018      	movs	r0, r3
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	b004      	add	sp, #16
 8002a50:	bd80      	pop	{r7, pc}
 8002a52:	46c0      	nop			; (mov r8, r8)
 8002a54:	80000017 	.word	0x80000017
 8002a58:	40012708 	.word	0x40012708
 8002a5c:	20000000 	.word	0x20000000
 8002a60:	00030d40 	.word	0x00030d40

08002a64 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b084      	sub	sp, #16
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	0018      	movs	r0, r3
 8002a72:	f7ff fb16 	bl	80020a2 <LL_ADC_IsDisableOngoing>
 8002a76:	0003      	movs	r3, r0
 8002a78:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	0018      	movs	r0, r3
 8002a80:	f7ff fafe 	bl	8002080 <LL_ADC_IsEnabled>
 8002a84:	1e03      	subs	r3, r0, #0
 8002a86:	d046      	beq.n	8002b16 <ADC_Disable+0xb2>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d143      	bne.n	8002b16 <ADC_Disable+0xb2>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	689b      	ldr	r3, [r3, #8]
 8002a94:	2205      	movs	r2, #5
 8002a96:	4013      	ands	r3, r2
 8002a98:	2b01      	cmp	r3, #1
 8002a9a:	d10d      	bne.n	8002ab8 <ADC_Disable+0x54>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	0018      	movs	r0, r3
 8002aa2:	f7ff fadb 	bl	800205c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	2203      	movs	r2, #3
 8002aac:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002aae:	f7ff f9cb 	bl	8001e48 <HAL_GetTick>
 8002ab2:	0003      	movs	r3, r0
 8002ab4:	60bb      	str	r3, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002ab6:	e028      	b.n	8002b0a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002abc:	2210      	movs	r2, #16
 8002abe:	431a      	orrs	r2, r3
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ac8:	2201      	movs	r2, #1
 8002aca:	431a      	orrs	r2, r3
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 8002ad0:	2301      	movs	r3, #1
 8002ad2:	e021      	b.n	8002b18 <ADC_Disable+0xb4>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002ad4:	f7ff f9b8 	bl	8001e48 <HAL_GetTick>
 8002ad8:	0002      	movs	r2, r0
 8002ada:	68bb      	ldr	r3, [r7, #8]
 8002adc:	1ad3      	subs	r3, r2, r3
 8002ade:	2b02      	cmp	r3, #2
 8002ae0:	d913      	bls.n	8002b0a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	689b      	ldr	r3, [r3, #8]
 8002ae8:	2201      	movs	r2, #1
 8002aea:	4013      	ands	r3, r2
 8002aec:	d00d      	beq.n	8002b0a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002af2:	2210      	movs	r2, #16
 8002af4:	431a      	orrs	r2, r3
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002afe:	2201      	movs	r2, #1
 8002b00:	431a      	orrs	r2, r3
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8002b06:	2301      	movs	r3, #1
 8002b08:	e006      	b.n	8002b18 <ADC_Disable+0xb4>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	689b      	ldr	r3, [r3, #8]
 8002b10:	2201      	movs	r2, #1
 8002b12:	4013      	ands	r3, r2
 8002b14:	d1de      	bne.n	8002ad4 <ADC_Disable+0x70>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002b16:	2300      	movs	r3, #0
}
 8002b18:	0018      	movs	r0, r3
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	b004      	add	sp, #16
 8002b1e:	bd80      	pop	{r7, pc}

08002b20 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b084      	sub	sp, #16
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b2c:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b32:	2250      	movs	r2, #80	; 0x50
 8002b34:	4013      	ands	r3, r2
 8002b36:	d141      	bne.n	8002bbc <ADC_DMAConvCplt+0x9c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b3c:	2280      	movs	r2, #128	; 0x80
 8002b3e:	0092      	lsls	r2, r2, #2
 8002b40:	431a      	orrs	r2, r3
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	659a      	str	r2, [r3, #88]	; 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	0018      	movs	r0, r3
 8002b4c:	f7ff f9db 	bl	8001f06 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002b50:	1e03      	subs	r3, r0, #0
 8002b52:	d02e      	beq.n	8002bb2 <ADC_DMAConvCplt+0x92>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	7e9b      	ldrb	r3, [r3, #26]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d12a      	bne.n	8002bb2 <ADC_DMAConvCplt+0x92>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	2208      	movs	r2, #8
 8002b64:	4013      	ands	r3, r2
 8002b66:	2b08      	cmp	r3, #8
 8002b68:	d123      	bne.n	8002bb2 <ADC_DMAConvCplt+0x92>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	0018      	movs	r0, r3
 8002b70:	f7ff faba 	bl	80020e8 <LL_ADC_REG_IsConversionOngoing>
 8002b74:	1e03      	subs	r3, r0, #0
 8002b76:	d110      	bne.n	8002b9a <ADC_DMAConvCplt+0x7a>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	685a      	ldr	r2, [r3, #4]
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	210c      	movs	r1, #12
 8002b84:	438a      	bics	r2, r1
 8002b86:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b8c:	4a15      	ldr	r2, [pc, #84]	; (8002be4 <ADC_DMAConvCplt+0xc4>)
 8002b8e:	4013      	ands	r3, r2
 8002b90:	2201      	movs	r2, #1
 8002b92:	431a      	orrs	r2, r3
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	659a      	str	r2, [r3, #88]	; 0x58
 8002b98:	e00b      	b.n	8002bb2 <ADC_DMAConvCplt+0x92>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b9e:	2220      	movs	r2, #32
 8002ba0:	431a      	orrs	r2, r3
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002baa:	2201      	movs	r2, #1
 8002bac:	431a      	orrs	r2, r3
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	0018      	movs	r0, r3
 8002bb6:	f7ff fcdf 	bl	8002578 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002bba:	e00f      	b.n	8002bdc <ADC_DMAConvCplt+0xbc>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bc0:	2210      	movs	r2, #16
 8002bc2:	4013      	ands	r3, r2
 8002bc4:	d004      	beq.n	8002bd0 <ADC_DMAConvCplt+0xb0>
      HAL_ADC_ErrorCallback(hadc);
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	0018      	movs	r0, r3
 8002bca:	f7ff fce5 	bl	8002598 <HAL_ADC_ErrorCallback>
}
 8002bce:	e005      	b.n	8002bdc <ADC_DMAConvCplt+0xbc>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002bd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bd6:	687a      	ldr	r2, [r7, #4]
 8002bd8:	0010      	movs	r0, r2
 8002bda:	4798      	blx	r3
}
 8002bdc:	46c0      	nop			; (mov r8, r8)
 8002bde:	46bd      	mov	sp, r7
 8002be0:	b004      	add	sp, #16
 8002be2:	bd80      	pop	{r7, pc}
 8002be4:	fffffefe 	.word	0xfffffefe

08002be8 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b084      	sub	sp, #16
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bf4:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	0018      	movs	r0, r3
 8002bfa:	f7ff fcc5 	bl	8002588 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002bfe:	46c0      	nop			; (mov r8, r8)
 8002c00:	46bd      	mov	sp, r7
 8002c02:	b004      	add	sp, #16
 8002c04:	bd80      	pop	{r7, pc}

08002c06 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002c06:	b580      	push	{r7, lr}
 8002c08:	b084      	sub	sp, #16
 8002c0a:	af00      	add	r7, sp, #0
 8002c0c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c12:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c18:	2240      	movs	r2, #64	; 0x40
 8002c1a:	431a      	orrs	r2, r3
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c24:	2204      	movs	r2, #4
 8002c26:	431a      	orrs	r2, r3
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	0018      	movs	r0, r3
 8002c30:	f7ff fcb2 	bl	8002598 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002c34:	46c0      	nop			; (mov r8, r8)
 8002c36:	46bd      	mov	sp, r7
 8002c38:	b004      	add	sp, #16
 8002c3a:	bd80      	pop	{r7, pc}

08002c3c <LL_ADC_SetCalibrationFactor>:
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b082      	sub	sp, #8
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
 8002c44:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CALFACT,
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	22b4      	movs	r2, #180	; 0xb4
 8002c4a:	589b      	ldr	r3, [r3, r2]
 8002c4c:	227f      	movs	r2, #127	; 0x7f
 8002c4e:	4393      	bics	r3, r2
 8002c50:	001a      	movs	r2, r3
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	431a      	orrs	r2, r3
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	21b4      	movs	r1, #180	; 0xb4
 8002c5a:	505a      	str	r2, [r3, r1]
}
 8002c5c:	46c0      	nop			; (mov r8, r8)
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	b002      	add	sp, #8
 8002c62:	bd80      	pop	{r7, pc}

08002c64 <LL_ADC_GetCalibrationFactor>:
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b082      	sub	sp, #8
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	22b4      	movs	r2, #180	; 0xb4
 8002c70:	589b      	ldr	r3, [r3, r2]
 8002c72:	227f      	movs	r2, #127	; 0x7f
 8002c74:	4013      	ands	r3, r2
}
 8002c76:	0018      	movs	r0, r3
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	b002      	add	sp, #8
 8002c7c:	bd80      	pop	{r7, pc}
	...

08002c80 <LL_ADC_Enable>:
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b082      	sub	sp, #8
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	689b      	ldr	r3, [r3, #8]
 8002c8c:	4a04      	ldr	r2, [pc, #16]	; (8002ca0 <LL_ADC_Enable+0x20>)
 8002c8e:	4013      	ands	r3, r2
 8002c90:	2201      	movs	r2, #1
 8002c92:	431a      	orrs	r2, r3
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	609a      	str	r2, [r3, #8]
}
 8002c98:	46c0      	nop			; (mov r8, r8)
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	b002      	add	sp, #8
 8002c9e:	bd80      	pop	{r7, pc}
 8002ca0:	7fffffe8 	.word	0x7fffffe8

08002ca4 <LL_ADC_Disable>:
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b082      	sub	sp, #8
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	689b      	ldr	r3, [r3, #8]
 8002cb0:	4a04      	ldr	r2, [pc, #16]	; (8002cc4 <LL_ADC_Disable+0x20>)
 8002cb2:	4013      	ands	r3, r2
 8002cb4:	2202      	movs	r2, #2
 8002cb6:	431a      	orrs	r2, r3
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	609a      	str	r2, [r3, #8]
}
 8002cbc:	46c0      	nop			; (mov r8, r8)
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	b002      	add	sp, #8
 8002cc2:	bd80      	pop	{r7, pc}
 8002cc4:	7fffffe8 	.word	0x7fffffe8

08002cc8 <LL_ADC_IsEnabled>:
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b082      	sub	sp, #8
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	689b      	ldr	r3, [r3, #8]
 8002cd4:	2201      	movs	r2, #1
 8002cd6:	4013      	ands	r3, r2
 8002cd8:	2b01      	cmp	r3, #1
 8002cda:	d101      	bne.n	8002ce0 <LL_ADC_IsEnabled+0x18>
 8002cdc:	2301      	movs	r3, #1
 8002cde:	e000      	b.n	8002ce2 <LL_ADC_IsEnabled+0x1a>
 8002ce0:	2300      	movs	r3, #0
}
 8002ce2:	0018      	movs	r0, r3
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	b002      	add	sp, #8
 8002ce8:	bd80      	pop	{r7, pc}
	...

08002cec <LL_ADC_StartCalibration>:
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b082      	sub	sp, #8
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	689b      	ldr	r3, [r3, #8]
 8002cf8:	4a05      	ldr	r2, [pc, #20]	; (8002d10 <LL_ADC_StartCalibration+0x24>)
 8002cfa:	4013      	ands	r3, r2
 8002cfc:	2280      	movs	r2, #128	; 0x80
 8002cfe:	0612      	lsls	r2, r2, #24
 8002d00:	431a      	orrs	r2, r3
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	609a      	str	r2, [r3, #8]
}
 8002d06:	46c0      	nop			; (mov r8, r8)
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	b002      	add	sp, #8
 8002d0c:	bd80      	pop	{r7, pc}
 8002d0e:	46c0      	nop			; (mov r8, r8)
 8002d10:	7fffffe8 	.word	0x7fffffe8

08002d14 <LL_ADC_IsCalibrationOnGoing>:
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b082      	sub	sp, #8
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	689b      	ldr	r3, [r3, #8]
 8002d20:	0fdb      	lsrs	r3, r3, #31
 8002d22:	07da      	lsls	r2, r3, #31
 8002d24:	2380      	movs	r3, #128	; 0x80
 8002d26:	061b      	lsls	r3, r3, #24
 8002d28:	429a      	cmp	r2, r3
 8002d2a:	d101      	bne.n	8002d30 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8002d2c:	2301      	movs	r3, #1
 8002d2e:	e000      	b.n	8002d32 <LL_ADC_IsCalibrationOnGoing+0x1e>
 8002d30:	2300      	movs	r3, #0
}
 8002d32:	0018      	movs	r0, r3
 8002d34:	46bd      	mov	sp, r7
 8002d36:	b002      	add	sp, #8
 8002d38:	bd80      	pop	{r7, pc}
	...

08002d3c <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 8002d3c:	b590      	push	{r4, r7, lr}
 8002d3e:	b089      	sub	sp, #36	; 0x24
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8002d44:	2300      	movs	r3, #0
 8002d46:	60bb      	str	r3, [r7, #8]
  uint32_t backup_setting_cfgr1;
  uint32_t calibration_index;
  uint32_t calibration_factor_accumulated = 0;
 8002d48:	2300      	movs	r3, #0
 8002d4a:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2254      	movs	r2, #84	; 0x54
 8002d50:	5c9b      	ldrb	r3, [r3, r2]
 8002d52:	2b01      	cmp	r3, #1
 8002d54:	d101      	bne.n	8002d5a <HAL_ADCEx_Calibration_Start+0x1e>
 8002d56:	2302      	movs	r3, #2
 8002d58:	e0ba      	b.n	8002ed0 <HAL_ADCEx_Calibration_Start+0x194>
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	2254      	movs	r2, #84	; 0x54
 8002d5e:	2101      	movs	r1, #1
 8002d60:	5499      	strb	r1, [r3, r2]

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002d62:	2317      	movs	r3, #23
 8002d64:	18fc      	adds	r4, r7, r3
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	0018      	movs	r0, r3
 8002d6a:	f7ff fe7b 	bl	8002a64 <ADC_Disable>
 8002d6e:	0003      	movs	r3, r0
 8002d70:	7023      	strb	r3, [r4, #0]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	0018      	movs	r0, r3
 8002d78:	f7ff ffa6 	bl	8002cc8 <LL_ADC_IsEnabled>
 8002d7c:	1e03      	subs	r3, r0, #0
 8002d7e:	d000      	beq.n	8002d82 <HAL_ADCEx_Calibration_Start+0x46>
 8002d80:	e099      	b.n	8002eb6 <HAL_ADCEx_Calibration_Start+0x17a>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d86:	4a54      	ldr	r2, [pc, #336]	; (8002ed8 <HAL_ADCEx_Calibration_Start+0x19c>)
 8002d88:	4013      	ands	r3, r2
 8002d8a:	2202      	movs	r2, #2
 8002d8c:	431a      	orrs	r2, r3
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	68db      	ldr	r3, [r3, #12]
 8002d98:	4a50      	ldr	r2, [pc, #320]	; (8002edc <HAL_ADCEx_Calibration_Start+0x1a0>)
 8002d9a:	4013      	ands	r3, r2
 8002d9c:	613b      	str	r3, [r7, #16]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	68da      	ldr	r2, [r3, #12]
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	494d      	ldr	r1, [pc, #308]	; (8002ee0 <HAL_ADCEx_Calibration_Start+0x1a4>)
 8002daa:	400a      	ands	r2, r1
 8002dac:	60da      	str	r2, [r3, #12]

    /* ADC calibration procedure */
    /* Note: Perform an averaging of 8 calibrations for optimized accuracy */
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8002dae:	2300      	movs	r3, #0
 8002db0:	61fb      	str	r3, [r7, #28]
 8002db2:	e02d      	b.n	8002e10 <HAL_ADCEx_Calibration_Start+0xd4>
    {
      /* Start ADC calibration */
      LL_ADC_StartCalibration(hadc->Instance);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	0018      	movs	r0, r3
 8002dba:	f7ff ff97 	bl	8002cec <LL_ADC_StartCalibration>

      /* Wait for calibration completion */
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002dbe:	e014      	b.n	8002dea <HAL_ADCEx_Calibration_Start+0xae>
      {
        wait_loop_index++;
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	3301      	adds	r3, #1
 8002dc4:	60bb      	str	r3, [r7, #8]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8002dc6:	68bb      	ldr	r3, [r7, #8]
 8002dc8:	4a46      	ldr	r2, [pc, #280]	; (8002ee4 <HAL_ADCEx_Calibration_Start+0x1a8>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d90d      	bls.n	8002dea <HAL_ADCEx_Calibration_Start+0xae>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002dd2:	2212      	movs	r2, #18
 8002dd4:	4393      	bics	r3, r2
 8002dd6:	2210      	movs	r2, #16
 8002dd8:	431a      	orrs	r2, r3
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	659a      	str	r2, [r3, #88]	; 0x58
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          __HAL_UNLOCK(hadc);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2254      	movs	r2, #84	; 0x54
 8002de2:	2100      	movs	r1, #0
 8002de4:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8002de6:	2301      	movs	r3, #1
 8002de8:	e072      	b.n	8002ed0 <HAL_ADCEx_Calibration_Start+0x194>
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	0018      	movs	r0, r3
 8002df0:	f7ff ff90 	bl	8002d14 <LL_ADC_IsCalibrationOnGoing>
 8002df4:	1e03      	subs	r3, r0, #0
 8002df6:	d1e3      	bne.n	8002dc0 <HAL_ADCEx_Calibration_Start+0x84>
        }
      }

      calibration_factor_accumulated += LL_ADC_GetCalibrationFactor(hadc->Instance);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	0018      	movs	r0, r3
 8002dfe:	f7ff ff31 	bl	8002c64 <LL_ADC_GetCalibrationFactor>
 8002e02:	0002      	movs	r2, r0
 8002e04:	69bb      	ldr	r3, [r7, #24]
 8002e06:	189b      	adds	r3, r3, r2
 8002e08:	61bb      	str	r3, [r7, #24]
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8002e0a:	69fb      	ldr	r3, [r7, #28]
 8002e0c:	3301      	adds	r3, #1
 8002e0e:	61fb      	str	r3, [r7, #28]
 8002e10:	69fb      	ldr	r3, [r7, #28]
 8002e12:	2b07      	cmp	r3, #7
 8002e14:	d9ce      	bls.n	8002db4 <HAL_ADCEx_Calibration_Start+0x78>
    }
    /* Compute average */
    calibration_factor_accumulated /= calibration_index;
 8002e16:	69f9      	ldr	r1, [r7, #28]
 8002e18:	69b8      	ldr	r0, [r7, #24]
 8002e1a:	f7fd f975 	bl	8000108 <__udivsi3>
 8002e1e:	0003      	movs	r3, r0
 8002e20:	61bb      	str	r3, [r7, #24]
    /* Apply calibration factor */
    LL_ADC_Enable(hadc->Instance);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	0018      	movs	r0, r3
 8002e28:	f7ff ff2a 	bl	8002c80 <LL_ADC_Enable>
    LL_ADC_SetCalibrationFactor(hadc->Instance, calibration_factor_accumulated);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	69ba      	ldr	r2, [r7, #24]
 8002e32:	0011      	movs	r1, r2
 8002e34:	0018      	movs	r0, r3
 8002e36:	f7ff ff01 	bl	8002c3c <LL_ADC_SetCalibrationFactor>
    LL_ADC_Disable(hadc->Instance);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	0018      	movs	r0, r3
 8002e40:	f7ff ff30 	bl	8002ca4 <LL_ADC_Disable>

    /* Wait for ADC effectively disabled before changing configuration */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002e44:	f7ff f800 	bl	8001e48 <HAL_GetTick>
 8002e48:	0003      	movs	r3, r0
 8002e4a:	60fb      	str	r3, [r7, #12]

    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002e4c:	e01b      	b.n	8002e86 <HAL_ADCEx_Calibration_Start+0x14a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002e4e:	f7fe fffb 	bl	8001e48 <HAL_GetTick>
 8002e52:	0002      	movs	r2, r0
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	1ad3      	subs	r3, r2, r3
 8002e58:	2b02      	cmp	r3, #2
 8002e5a:	d914      	bls.n	8002e86 <HAL_ADCEx_Calibration_Start+0x14a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	0018      	movs	r0, r3
 8002e62:	f7ff ff31 	bl	8002cc8 <LL_ADC_IsEnabled>
 8002e66:	1e03      	subs	r3, r0, #0
 8002e68:	d00d      	beq.n	8002e86 <HAL_ADCEx_Calibration_Start+0x14a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e6e:	2210      	movs	r2, #16
 8002e70:	431a      	orrs	r2, r3
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e7a:	2201      	movs	r2, #1
 8002e7c:	431a      	orrs	r2, r3
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8002e82:	2301      	movs	r3, #1
 8002e84:	e024      	b.n	8002ed0 <HAL_ADCEx_Calibration_Start+0x194>
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	0018      	movs	r0, r3
 8002e8c:	f7ff ff1c 	bl	8002cc8 <LL_ADC_IsEnabled>
 8002e90:	1e03      	subs	r3, r0, #0
 8002e92:	d1dc      	bne.n	8002e4e <HAL_ADCEx_Calibration_Start+0x112>
        }
      }
    }

    /* Restore configuration after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	68d9      	ldr	r1, [r3, #12]
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	693a      	ldr	r2, [r7, #16]
 8002ea0:	430a      	orrs	r2, r1
 8002ea2:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ea8:	2203      	movs	r2, #3
 8002eaa:	4393      	bics	r3, r2
 8002eac:	2201      	movs	r2, #1
 8002eae:	431a      	orrs	r2, r3
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	659a      	str	r2, [r3, #88]	; 0x58
 8002eb4:	e005      	b.n	8002ec2 <HAL_ADCEx_Calibration_Start+0x186>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002eba:	2210      	movs	r2, #16
 8002ebc:	431a      	orrs	r2, r3
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	659a      	str	r2, [r3, #88]	; 0x58

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	2254      	movs	r2, #84	; 0x54
 8002ec6:	2100      	movs	r1, #0
 8002ec8:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8002eca:	2317      	movs	r3, #23
 8002ecc:	18fb      	adds	r3, r7, r3
 8002ece:	781b      	ldrb	r3, [r3, #0]
}
 8002ed0:	0018      	movs	r0, r3
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	b009      	add	sp, #36	; 0x24
 8002ed6:	bd90      	pop	{r4, r7, pc}
 8002ed8:	fffffefd 	.word	0xfffffefd
 8002edc:	00008003 	.word	0x00008003
 8002ee0:	ffff7ffc 	.word	0xffff7ffc
 8002ee4:	0002f1ff 	.word	0x0002f1ff

08002ee8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b082      	sub	sp, #8
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	0002      	movs	r2, r0
 8002ef0:	1dfb      	adds	r3, r7, #7
 8002ef2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002ef4:	1dfb      	adds	r3, r7, #7
 8002ef6:	781b      	ldrb	r3, [r3, #0]
 8002ef8:	2b7f      	cmp	r3, #127	; 0x7f
 8002efa:	d809      	bhi.n	8002f10 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002efc:	1dfb      	adds	r3, r7, #7
 8002efe:	781b      	ldrb	r3, [r3, #0]
 8002f00:	001a      	movs	r2, r3
 8002f02:	231f      	movs	r3, #31
 8002f04:	401a      	ands	r2, r3
 8002f06:	4b04      	ldr	r3, [pc, #16]	; (8002f18 <__NVIC_EnableIRQ+0x30>)
 8002f08:	2101      	movs	r1, #1
 8002f0a:	4091      	lsls	r1, r2
 8002f0c:	000a      	movs	r2, r1
 8002f0e:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8002f10:	46c0      	nop			; (mov r8, r8)
 8002f12:	46bd      	mov	sp, r7
 8002f14:	b002      	add	sp, #8
 8002f16:	bd80      	pop	{r7, pc}
 8002f18:	e000e100 	.word	0xe000e100

08002f1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f1c:	b590      	push	{r4, r7, lr}
 8002f1e:	b083      	sub	sp, #12
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	0002      	movs	r2, r0
 8002f24:	6039      	str	r1, [r7, #0]
 8002f26:	1dfb      	adds	r3, r7, #7
 8002f28:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002f2a:	1dfb      	adds	r3, r7, #7
 8002f2c:	781b      	ldrb	r3, [r3, #0]
 8002f2e:	2b7f      	cmp	r3, #127	; 0x7f
 8002f30:	d828      	bhi.n	8002f84 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002f32:	4a2f      	ldr	r2, [pc, #188]	; (8002ff0 <__NVIC_SetPriority+0xd4>)
 8002f34:	1dfb      	adds	r3, r7, #7
 8002f36:	781b      	ldrb	r3, [r3, #0]
 8002f38:	b25b      	sxtb	r3, r3
 8002f3a:	089b      	lsrs	r3, r3, #2
 8002f3c:	33c0      	adds	r3, #192	; 0xc0
 8002f3e:	009b      	lsls	r3, r3, #2
 8002f40:	589b      	ldr	r3, [r3, r2]
 8002f42:	1dfa      	adds	r2, r7, #7
 8002f44:	7812      	ldrb	r2, [r2, #0]
 8002f46:	0011      	movs	r1, r2
 8002f48:	2203      	movs	r2, #3
 8002f4a:	400a      	ands	r2, r1
 8002f4c:	00d2      	lsls	r2, r2, #3
 8002f4e:	21ff      	movs	r1, #255	; 0xff
 8002f50:	4091      	lsls	r1, r2
 8002f52:	000a      	movs	r2, r1
 8002f54:	43d2      	mvns	r2, r2
 8002f56:	401a      	ands	r2, r3
 8002f58:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002f5a:	683b      	ldr	r3, [r7, #0]
 8002f5c:	019b      	lsls	r3, r3, #6
 8002f5e:	22ff      	movs	r2, #255	; 0xff
 8002f60:	401a      	ands	r2, r3
 8002f62:	1dfb      	adds	r3, r7, #7
 8002f64:	781b      	ldrb	r3, [r3, #0]
 8002f66:	0018      	movs	r0, r3
 8002f68:	2303      	movs	r3, #3
 8002f6a:	4003      	ands	r3, r0
 8002f6c:	00db      	lsls	r3, r3, #3
 8002f6e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002f70:	481f      	ldr	r0, [pc, #124]	; (8002ff0 <__NVIC_SetPriority+0xd4>)
 8002f72:	1dfb      	adds	r3, r7, #7
 8002f74:	781b      	ldrb	r3, [r3, #0]
 8002f76:	b25b      	sxtb	r3, r3
 8002f78:	089b      	lsrs	r3, r3, #2
 8002f7a:	430a      	orrs	r2, r1
 8002f7c:	33c0      	adds	r3, #192	; 0xc0
 8002f7e:	009b      	lsls	r3, r3, #2
 8002f80:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002f82:	e031      	b.n	8002fe8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002f84:	4a1b      	ldr	r2, [pc, #108]	; (8002ff4 <__NVIC_SetPriority+0xd8>)
 8002f86:	1dfb      	adds	r3, r7, #7
 8002f88:	781b      	ldrb	r3, [r3, #0]
 8002f8a:	0019      	movs	r1, r3
 8002f8c:	230f      	movs	r3, #15
 8002f8e:	400b      	ands	r3, r1
 8002f90:	3b08      	subs	r3, #8
 8002f92:	089b      	lsrs	r3, r3, #2
 8002f94:	3306      	adds	r3, #6
 8002f96:	009b      	lsls	r3, r3, #2
 8002f98:	18d3      	adds	r3, r2, r3
 8002f9a:	3304      	adds	r3, #4
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	1dfa      	adds	r2, r7, #7
 8002fa0:	7812      	ldrb	r2, [r2, #0]
 8002fa2:	0011      	movs	r1, r2
 8002fa4:	2203      	movs	r2, #3
 8002fa6:	400a      	ands	r2, r1
 8002fa8:	00d2      	lsls	r2, r2, #3
 8002faa:	21ff      	movs	r1, #255	; 0xff
 8002fac:	4091      	lsls	r1, r2
 8002fae:	000a      	movs	r2, r1
 8002fb0:	43d2      	mvns	r2, r2
 8002fb2:	401a      	ands	r2, r3
 8002fb4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	019b      	lsls	r3, r3, #6
 8002fba:	22ff      	movs	r2, #255	; 0xff
 8002fbc:	401a      	ands	r2, r3
 8002fbe:	1dfb      	adds	r3, r7, #7
 8002fc0:	781b      	ldrb	r3, [r3, #0]
 8002fc2:	0018      	movs	r0, r3
 8002fc4:	2303      	movs	r3, #3
 8002fc6:	4003      	ands	r3, r0
 8002fc8:	00db      	lsls	r3, r3, #3
 8002fca:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002fcc:	4809      	ldr	r0, [pc, #36]	; (8002ff4 <__NVIC_SetPriority+0xd8>)
 8002fce:	1dfb      	adds	r3, r7, #7
 8002fd0:	781b      	ldrb	r3, [r3, #0]
 8002fd2:	001c      	movs	r4, r3
 8002fd4:	230f      	movs	r3, #15
 8002fd6:	4023      	ands	r3, r4
 8002fd8:	3b08      	subs	r3, #8
 8002fda:	089b      	lsrs	r3, r3, #2
 8002fdc:	430a      	orrs	r2, r1
 8002fde:	3306      	adds	r3, #6
 8002fe0:	009b      	lsls	r3, r3, #2
 8002fe2:	18c3      	adds	r3, r0, r3
 8002fe4:	3304      	adds	r3, #4
 8002fe6:	601a      	str	r2, [r3, #0]
}
 8002fe8:	46c0      	nop			; (mov r8, r8)
 8002fea:	46bd      	mov	sp, r7
 8002fec:	b003      	add	sp, #12
 8002fee:	bd90      	pop	{r4, r7, pc}
 8002ff0:	e000e100 	.word	0xe000e100
 8002ff4:	e000ed00 	.word	0xe000ed00

08002ff8 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b084      	sub	sp, #16
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	60b9      	str	r1, [r7, #8]
 8003000:	607a      	str	r2, [r7, #4]
 8003002:	210f      	movs	r1, #15
 8003004:	187b      	adds	r3, r7, r1
 8003006:	1c02      	adds	r2, r0, #0
 8003008:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800300a:	68ba      	ldr	r2, [r7, #8]
 800300c:	187b      	adds	r3, r7, r1
 800300e:	781b      	ldrb	r3, [r3, #0]
 8003010:	b25b      	sxtb	r3, r3
 8003012:	0011      	movs	r1, r2
 8003014:	0018      	movs	r0, r3
 8003016:	f7ff ff81 	bl	8002f1c <__NVIC_SetPriority>
}
 800301a:	46c0      	nop			; (mov r8, r8)
 800301c:	46bd      	mov	sp, r7
 800301e:	b004      	add	sp, #16
 8003020:	bd80      	pop	{r7, pc}

08003022 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003022:	b580      	push	{r7, lr}
 8003024:	b082      	sub	sp, #8
 8003026:	af00      	add	r7, sp, #0
 8003028:	0002      	movs	r2, r0
 800302a:	1dfb      	adds	r3, r7, #7
 800302c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800302e:	1dfb      	adds	r3, r7, #7
 8003030:	781b      	ldrb	r3, [r3, #0]
 8003032:	b25b      	sxtb	r3, r3
 8003034:	0018      	movs	r0, r3
 8003036:	f7ff ff57 	bl	8002ee8 <__NVIC_EnableIRQ>
}
 800303a:	46c0      	nop			; (mov r8, r8)
 800303c:	46bd      	mov	sp, r7
 800303e:	b002      	add	sp, #8
 8003040:	bd80      	pop	{r7, pc}
	...

08003044 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b082      	sub	sp, #8
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2b00      	cmp	r3, #0
 8003050:	d101      	bne.n	8003056 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003052:	2301      	movs	r3, #1
 8003054:	e077      	b.n	8003146 <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	4a3d      	ldr	r2, [pc, #244]	; (8003150 <HAL_DMA_Init+0x10c>)
 800305c:	4694      	mov	ip, r2
 800305e:	4463      	add	r3, ip
 8003060:	2114      	movs	r1, #20
 8003062:	0018      	movs	r0, r3
 8003064:	f7fd f850 	bl	8000108 <__udivsi3>
 8003068:	0003      	movs	r3, r0
 800306a:	009a      	lsls	r2, r3, #2
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	641a      	str	r2, [r3, #64]	; 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	2225      	movs	r2, #37	; 0x25
 8003074:	2102      	movs	r1, #2
 8003076:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	681a      	ldr	r2, [r3, #0]
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	4934      	ldr	r1, [pc, #208]	; (8003154 <HAL_DMA_Init+0x110>)
 8003084:	400a      	ands	r2, r1
 8003086:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	6819      	ldr	r1, [r3, #0]
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	689a      	ldr	r2, [r3, #8]
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	68db      	ldr	r3, [r3, #12]
 8003096:	431a      	orrs	r2, r3
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	691b      	ldr	r3, [r3, #16]
 800309c:	431a      	orrs	r2, r3
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	695b      	ldr	r3, [r3, #20]
 80030a2:	431a      	orrs	r2, r3
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	699b      	ldr	r3, [r3, #24]
 80030a8:	431a      	orrs	r2, r3
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	69db      	ldr	r3, [r3, #28]
 80030ae:	431a      	orrs	r2, r3
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6a1b      	ldr	r3, [r3, #32]
 80030b4:	431a      	orrs	r2, r3
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	430a      	orrs	r2, r1
 80030bc:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	0018      	movs	r0, r3
 80030c2:	f000 fa23 	bl	800350c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	689a      	ldr	r2, [r3, #8]
 80030ca:	2380      	movs	r3, #128	; 0x80
 80030cc:	01db      	lsls	r3, r3, #7
 80030ce:	429a      	cmp	r2, r3
 80030d0:	d102      	bne.n	80030d8 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	2200      	movs	r2, #0
 80030d6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	685a      	ldr	r2, [r3, #4]
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030e0:	213f      	movs	r1, #63	; 0x3f
 80030e2:	400a      	ands	r2, r1
 80030e4:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80030ea:	687a      	ldr	r2, [r7, #4]
 80030ec:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80030ee:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	685b      	ldr	r3, [r3, #4]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d011      	beq.n	800311c <HAL_DMA_Init+0xd8>
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	685b      	ldr	r3, [r3, #4]
 80030fc:	2b04      	cmp	r3, #4
 80030fe:	d80d      	bhi.n	800311c <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	0018      	movs	r0, r3
 8003104:	f000 fa2e 	bl	8003564 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800310c:	2200      	movs	r2, #0
 800310e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003114:	687a      	ldr	r2, [r7, #4]
 8003116:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8003118:	605a      	str	r2, [r3, #4]
 800311a:	e008      	b.n	800312e <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2200      	movs	r2, #0
 8003120:	651a      	str	r2, [r3, #80]	; 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	2200      	movs	r2, #0
 8003126:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2200      	movs	r2, #0
 800312c:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	2200      	movs	r2, #0
 8003132:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2225      	movs	r2, #37	; 0x25
 8003138:	2101      	movs	r1, #1
 800313a:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2224      	movs	r2, #36	; 0x24
 8003140:	2100      	movs	r1, #0
 8003142:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003144:	2300      	movs	r3, #0
}
 8003146:	0018      	movs	r0, r3
 8003148:	46bd      	mov	sp, r7
 800314a:	b002      	add	sp, #8
 800314c:	bd80      	pop	{r7, pc}
 800314e:	46c0      	nop			; (mov r8, r8)
 8003150:	bffdfff8 	.word	0xbffdfff8
 8003154:	ffff800f 	.word	0xffff800f

08003158 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	b086      	sub	sp, #24
 800315c:	af00      	add	r7, sp, #0
 800315e:	60f8      	str	r0, [r7, #12]
 8003160:	60b9      	str	r1, [r7, #8]
 8003162:	607a      	str	r2, [r7, #4]
 8003164:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003166:	2317      	movs	r3, #23
 8003168:	18fb      	adds	r3, r7, r3
 800316a:	2200      	movs	r2, #0
 800316c:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	2224      	movs	r2, #36	; 0x24
 8003172:	5c9b      	ldrb	r3, [r3, r2]
 8003174:	2b01      	cmp	r3, #1
 8003176:	d101      	bne.n	800317c <HAL_DMA_Start_IT+0x24>
 8003178:	2302      	movs	r3, #2
 800317a:	e06f      	b.n	800325c <HAL_DMA_Start_IT+0x104>
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	2224      	movs	r2, #36	; 0x24
 8003180:	2101      	movs	r1, #1
 8003182:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	2225      	movs	r2, #37	; 0x25
 8003188:	5c9b      	ldrb	r3, [r3, r2]
 800318a:	b2db      	uxtb	r3, r3
 800318c:	2b01      	cmp	r3, #1
 800318e:	d157      	bne.n	8003240 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	2225      	movs	r2, #37	; 0x25
 8003194:	2102      	movs	r1, #2
 8003196:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	2200      	movs	r2, #0
 800319c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	681a      	ldr	r2, [r3, #0]
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	2101      	movs	r1, #1
 80031aa:	438a      	bics	r2, r1
 80031ac:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80031ae:	683b      	ldr	r3, [r7, #0]
 80031b0:	687a      	ldr	r2, [r7, #4]
 80031b2:	68b9      	ldr	r1, [r7, #8]
 80031b4:	68f8      	ldr	r0, [r7, #12]
 80031b6:	f000 f969 	bl	800348c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d008      	beq.n	80031d4 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	681a      	ldr	r2, [r3, #0]
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	210e      	movs	r1, #14
 80031ce:	430a      	orrs	r2, r1
 80031d0:	601a      	str	r2, [r3, #0]
 80031d2:	e00f      	b.n	80031f4 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	681a      	ldr	r2, [r3, #0]
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	2104      	movs	r1, #4
 80031e0:	438a      	bics	r2, r1
 80031e2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	681a      	ldr	r2, [r3, #0]
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	210a      	movs	r1, #10
 80031f0:	430a      	orrs	r2, r1
 80031f2:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031f8:	681a      	ldr	r2, [r3, #0]
 80031fa:	2380      	movs	r3, #128	; 0x80
 80031fc:	025b      	lsls	r3, r3, #9
 80031fe:	4013      	ands	r3, r2
 8003200:	d008      	beq.n	8003214 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003206:	681a      	ldr	r2, [r3, #0]
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800320c:	2180      	movs	r1, #128	; 0x80
 800320e:	0049      	lsls	r1, r1, #1
 8003210:	430a      	orrs	r2, r1
 8003212:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003218:	2b00      	cmp	r3, #0
 800321a:	d008      	beq.n	800322e <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003220:	681a      	ldr	r2, [r3, #0]
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003226:	2180      	movs	r1, #128	; 0x80
 8003228:	0049      	lsls	r1, r1, #1
 800322a:	430a      	orrs	r2, r1
 800322c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	681a      	ldr	r2, [r3, #0]
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	2101      	movs	r1, #1
 800323a:	430a      	orrs	r2, r1
 800323c:	601a      	str	r2, [r3, #0]
 800323e:	e00a      	b.n	8003256 <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	2280      	movs	r2, #128	; 0x80
 8003244:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	2224      	movs	r2, #36	; 0x24
 800324a:	2100      	movs	r1, #0
 800324c:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 800324e:	2317      	movs	r3, #23
 8003250:	18fb      	adds	r3, r7, r3
 8003252:	2201      	movs	r2, #1
 8003254:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8003256:	2317      	movs	r3, #23
 8003258:	18fb      	adds	r3, r7, r3
 800325a:	781b      	ldrb	r3, [r3, #0]
}
 800325c:	0018      	movs	r0, r3
 800325e:	46bd      	mov	sp, r7
 8003260:	b006      	add	sp, #24
 8003262:	bd80      	pop	{r7, pc}

08003264 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b082      	sub	sp, #8
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d101      	bne.n	8003276 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8003272:	2301      	movs	r3, #1
 8003274:	e050      	b.n	8003318 <HAL_DMA_Abort+0xb4>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	2225      	movs	r2, #37	; 0x25
 800327a:	5c9b      	ldrb	r3, [r3, r2]
 800327c:	b2db      	uxtb	r3, r3
 800327e:	2b02      	cmp	r3, #2
 8003280:	d008      	beq.n	8003294 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	2204      	movs	r2, #4
 8003286:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	2224      	movs	r2, #36	; 0x24
 800328c:	2100      	movs	r1, #0
 800328e:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8003290:	2301      	movs	r3, #1
 8003292:	e041      	b.n	8003318 <HAL_DMA_Abort+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	681a      	ldr	r2, [r3, #0]
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	210e      	movs	r1, #14
 80032a0:	438a      	bics	r2, r1
 80032a2:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032a8:	681a      	ldr	r2, [r3, #0]
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032ae:	491c      	ldr	r1, [pc, #112]	; (8003320 <HAL_DMA_Abort+0xbc>)
 80032b0:	400a      	ands	r2, r1
 80032b2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	681a      	ldr	r2, [r3, #0]
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	2101      	movs	r1, #1
 80032c0:	438a      	bics	r2, r1
 80032c2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 80032c4:	4b17      	ldr	r3, [pc, #92]	; (8003324 <HAL_DMA_Abort+0xc0>)
 80032c6:	6859      	ldr	r1, [r3, #4]
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032cc:	221c      	movs	r2, #28
 80032ce:	4013      	ands	r3, r2
 80032d0:	2201      	movs	r2, #1
 80032d2:	409a      	lsls	r2, r3
 80032d4:	4b13      	ldr	r3, [pc, #76]	; (8003324 <HAL_DMA_Abort+0xc0>)
 80032d6:	430a      	orrs	r2, r1
 80032d8:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80032de:	687a      	ldr	r2, [r7, #4]
 80032e0:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80032e2:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d00c      	beq.n	8003306 <HAL_DMA_Abort+0xa2>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80032f0:	681a      	ldr	r2, [r3, #0]
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80032f6:	490a      	ldr	r1, [pc, #40]	; (8003320 <HAL_DMA_Abort+0xbc>)
 80032f8:	400a      	ands	r2, r1
 80032fa:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003300:	687a      	ldr	r2, [r7, #4]
 8003302:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8003304:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2225      	movs	r2, #37	; 0x25
 800330a:	2101      	movs	r1, #1
 800330c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	2224      	movs	r2, #36	; 0x24
 8003312:	2100      	movs	r1, #0
 8003314:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8003316:	2300      	movs	r3, #0
}
 8003318:	0018      	movs	r0, r3
 800331a:	46bd      	mov	sp, r7
 800331c:	b002      	add	sp, #8
 800331e:	bd80      	pop	{r7, pc}
 8003320:	fffffeff 	.word	0xfffffeff
 8003324:	40020000 	.word	0x40020000

08003328 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b084      	sub	sp, #16
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 8003330:	4b55      	ldr	r3, [pc, #340]	; (8003488 <HAL_DMA_IRQHandler+0x160>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003342:	221c      	movs	r2, #28
 8003344:	4013      	ands	r3, r2
 8003346:	2204      	movs	r2, #4
 8003348:	409a      	lsls	r2, r3
 800334a:	0013      	movs	r3, r2
 800334c:	68fa      	ldr	r2, [r7, #12]
 800334e:	4013      	ands	r3, r2
 8003350:	d027      	beq.n	80033a2 <HAL_DMA_IRQHandler+0x7a>
 8003352:	68bb      	ldr	r3, [r7, #8]
 8003354:	2204      	movs	r2, #4
 8003356:	4013      	ands	r3, r2
 8003358:	d023      	beq.n	80033a2 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	2220      	movs	r2, #32
 8003362:	4013      	ands	r3, r2
 8003364:	d107      	bne.n	8003376 <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	681a      	ldr	r2, [r3, #0]
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	2104      	movs	r1, #4
 8003372:	438a      	bics	r2, r1
 8003374:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8003376:	4b44      	ldr	r3, [pc, #272]	; (8003488 <HAL_DMA_IRQHandler+0x160>)
 8003378:	6859      	ldr	r1, [r3, #4]
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800337e:	221c      	movs	r2, #28
 8003380:	4013      	ands	r3, r2
 8003382:	2204      	movs	r2, #4
 8003384:	409a      	lsls	r2, r3
 8003386:	4b40      	ldr	r3, [pc, #256]	; (8003488 <HAL_DMA_IRQHandler+0x160>)
 8003388:	430a      	orrs	r2, r1
 800338a:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003390:	2b00      	cmp	r3, #0
 8003392:	d100      	bne.n	8003396 <HAL_DMA_IRQHandler+0x6e>
 8003394:	e073      	b.n	800347e <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800339a:	687a      	ldr	r2, [r7, #4]
 800339c:	0010      	movs	r0, r2
 800339e:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 80033a0:	e06d      	b.n	800347e <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033a6:	221c      	movs	r2, #28
 80033a8:	4013      	ands	r3, r2
 80033aa:	2202      	movs	r2, #2
 80033ac:	409a      	lsls	r2, r3
 80033ae:	0013      	movs	r3, r2
 80033b0:	68fa      	ldr	r2, [r7, #12]
 80033b2:	4013      	ands	r3, r2
 80033b4:	d02e      	beq.n	8003414 <HAL_DMA_IRQHandler+0xec>
 80033b6:	68bb      	ldr	r3, [r7, #8]
 80033b8:	2202      	movs	r2, #2
 80033ba:	4013      	ands	r3, r2
 80033bc:	d02a      	beq.n	8003414 <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	2220      	movs	r2, #32
 80033c6:	4013      	ands	r3, r2
 80033c8:	d10b      	bne.n	80033e2 <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	681a      	ldr	r2, [r3, #0]
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	210a      	movs	r1, #10
 80033d6:	438a      	bics	r2, r1
 80033d8:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2225      	movs	r2, #37	; 0x25
 80033de:	2101      	movs	r1, #1
 80033e0:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 80033e2:	4b29      	ldr	r3, [pc, #164]	; (8003488 <HAL_DMA_IRQHandler+0x160>)
 80033e4:	6859      	ldr	r1, [r3, #4]
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ea:	221c      	movs	r2, #28
 80033ec:	4013      	ands	r3, r2
 80033ee:	2202      	movs	r2, #2
 80033f0:	409a      	lsls	r2, r3
 80033f2:	4b25      	ldr	r3, [pc, #148]	; (8003488 <HAL_DMA_IRQHandler+0x160>)
 80033f4:	430a      	orrs	r2, r1
 80033f6:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2224      	movs	r2, #36	; 0x24
 80033fc:	2100      	movs	r1, #0
 80033fe:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003404:	2b00      	cmp	r3, #0
 8003406:	d03a      	beq.n	800347e <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800340c:	687a      	ldr	r2, [r7, #4]
 800340e:	0010      	movs	r0, r2
 8003410:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8003412:	e034      	b.n	800347e <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003418:	221c      	movs	r2, #28
 800341a:	4013      	ands	r3, r2
 800341c:	2208      	movs	r2, #8
 800341e:	409a      	lsls	r2, r3
 8003420:	0013      	movs	r3, r2
 8003422:	68fa      	ldr	r2, [r7, #12]
 8003424:	4013      	ands	r3, r2
 8003426:	d02b      	beq.n	8003480 <HAL_DMA_IRQHandler+0x158>
 8003428:	68bb      	ldr	r3, [r7, #8]
 800342a:	2208      	movs	r2, #8
 800342c:	4013      	ands	r3, r2
 800342e:	d027      	beq.n	8003480 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	681a      	ldr	r2, [r3, #0]
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	210e      	movs	r1, #14
 800343c:	438a      	bics	r2, r1
 800343e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8003440:	4b11      	ldr	r3, [pc, #68]	; (8003488 <HAL_DMA_IRQHandler+0x160>)
 8003442:	6859      	ldr	r1, [r3, #4]
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003448:	221c      	movs	r2, #28
 800344a:	4013      	ands	r3, r2
 800344c:	2201      	movs	r2, #1
 800344e:	409a      	lsls	r2, r3
 8003450:	4b0d      	ldr	r3, [pc, #52]	; (8003488 <HAL_DMA_IRQHandler+0x160>)
 8003452:	430a      	orrs	r2, r1
 8003454:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	2201      	movs	r2, #1
 800345a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2225      	movs	r2, #37	; 0x25
 8003460:	2101      	movs	r1, #1
 8003462:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2224      	movs	r2, #36	; 0x24
 8003468:	2100      	movs	r1, #0
 800346a:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003470:	2b00      	cmp	r3, #0
 8003472:	d005      	beq.n	8003480 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003478:	687a      	ldr	r2, [r7, #4]
 800347a:	0010      	movs	r0, r2
 800347c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800347e:	46c0      	nop			; (mov r8, r8)
 8003480:	46c0      	nop			; (mov r8, r8)
}
 8003482:	46bd      	mov	sp, r7
 8003484:	b004      	add	sp, #16
 8003486:	bd80      	pop	{r7, pc}
 8003488:	40020000 	.word	0x40020000

0800348c <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800348c:	b580      	push	{r7, lr}
 800348e:	b084      	sub	sp, #16
 8003490:	af00      	add	r7, sp, #0
 8003492:	60f8      	str	r0, [r7, #12]
 8003494:	60b9      	str	r1, [r7, #8]
 8003496:	607a      	str	r2, [r7, #4]
 8003498:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800349e:	68fa      	ldr	r2, [r7, #12]
 80034a0:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80034a2:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d004      	beq.n	80034b6 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034b0:	68fa      	ldr	r2, [r7, #12]
 80034b2:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80034b4:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 80034b6:	4b14      	ldr	r3, [pc, #80]	; (8003508 <DMA_SetConfig+0x7c>)
 80034b8:	6859      	ldr	r1, [r3, #4]
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034be:	221c      	movs	r2, #28
 80034c0:	4013      	ands	r3, r2
 80034c2:	2201      	movs	r2, #1
 80034c4:	409a      	lsls	r2, r3
 80034c6:	4b10      	ldr	r3, [pc, #64]	; (8003508 <DMA_SetConfig+0x7c>)
 80034c8:	430a      	orrs	r2, r1
 80034ca:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	683a      	ldr	r2, [r7, #0]
 80034d2:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	689b      	ldr	r3, [r3, #8]
 80034d8:	2b10      	cmp	r3, #16
 80034da:	d108      	bne.n	80034ee <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	687a      	ldr	r2, [r7, #4]
 80034e2:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	68ba      	ldr	r2, [r7, #8]
 80034ea:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80034ec:	e007      	b.n	80034fe <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	68ba      	ldr	r2, [r7, #8]
 80034f4:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	687a      	ldr	r2, [r7, #4]
 80034fc:	60da      	str	r2, [r3, #12]
}
 80034fe:	46c0      	nop			; (mov r8, r8)
 8003500:	46bd      	mov	sp, r7
 8003502:	b004      	add	sp, #16
 8003504:	bd80      	pop	{r7, pc}
 8003506:	46c0      	nop			; (mov r8, r8)
 8003508:	40020000 	.word	0x40020000

0800350c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b084      	sub	sp, #16
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003518:	089b      	lsrs	r3, r3, #2
 800351a:	4a10      	ldr	r2, [pc, #64]	; (800355c <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 800351c:	4694      	mov	ip, r2
 800351e:	4463      	add	r3, ip
 8003520:	009b      	lsls	r3, r3, #2
 8003522:	001a      	movs	r2, r3
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	645a      	str	r2, [r3, #68]	; 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	001a      	movs	r2, r3
 800352e:	23ff      	movs	r3, #255	; 0xff
 8003530:	4013      	ands	r3, r2
 8003532:	3b08      	subs	r3, #8
 8003534:	2114      	movs	r1, #20
 8003536:	0018      	movs	r0, r3
 8003538:	f7fc fde6 	bl	8000108 <__udivsi3>
 800353c:	0003      	movs	r3, r0
 800353e:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	4a07      	ldr	r2, [pc, #28]	; (8003560 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8003544:	649a      	str	r2, [r3, #72]	; 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	221f      	movs	r2, #31
 800354a:	4013      	ands	r3, r2
 800354c:	2201      	movs	r2, #1
 800354e:	409a      	lsls	r2, r3
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8003554:	46c0      	nop			; (mov r8, r8)
 8003556:	46bd      	mov	sp, r7
 8003558:	b004      	add	sp, #16
 800355a:	bd80      	pop	{r7, pc}
 800355c:	10008200 	.word	0x10008200
 8003560:	40020880 	.word	0x40020880

08003564 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b084      	sub	sp, #16
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	685b      	ldr	r3, [r3, #4]
 8003570:	223f      	movs	r2, #63	; 0x3f
 8003572:	4013      	ands	r3, r2
 8003574:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	4a0a      	ldr	r2, [pc, #40]	; (80035a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800357a:	4694      	mov	ip, r2
 800357c:	4463      	add	r3, ip
 800357e:	009b      	lsls	r3, r3, #2
 8003580:	001a      	movs	r2, r3
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	651a      	str	r2, [r3, #80]	; 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	4a07      	ldr	r2, [pc, #28]	; (80035a8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800358a:	655a      	str	r2, [r3, #84]	; 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	3b01      	subs	r3, #1
 8003590:	2203      	movs	r2, #3
 8003592:	4013      	ands	r3, r2
 8003594:	2201      	movs	r2, #1
 8003596:	409a      	lsls	r2, r3
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	659a      	str	r2, [r3, #88]	; 0x58
}
 800359c:	46c0      	nop			; (mov r8, r8)
 800359e:	46bd      	mov	sp, r7
 80035a0:	b004      	add	sp, #16
 80035a2:	bd80      	pop	{r7, pc}
 80035a4:	1000823f 	.word	0x1000823f
 80035a8:	40020940 	.word	0x40020940

080035ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b086      	sub	sp, #24
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
 80035b4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80035b6:	2300      	movs	r3, #0
 80035b8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80035ba:	e147      	b.n	800384c <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	2101      	movs	r1, #1
 80035c2:	697a      	ldr	r2, [r7, #20]
 80035c4:	4091      	lsls	r1, r2
 80035c6:	000a      	movs	r2, r1
 80035c8:	4013      	ands	r3, r2
 80035ca:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d100      	bne.n	80035d4 <HAL_GPIO_Init+0x28>
 80035d2:	e138      	b.n	8003846 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	685b      	ldr	r3, [r3, #4]
 80035d8:	2203      	movs	r2, #3
 80035da:	4013      	ands	r3, r2
 80035dc:	2b01      	cmp	r3, #1
 80035de:	d005      	beq.n	80035ec <HAL_GPIO_Init+0x40>
 80035e0:	683b      	ldr	r3, [r7, #0]
 80035e2:	685b      	ldr	r3, [r3, #4]
 80035e4:	2203      	movs	r2, #3
 80035e6:	4013      	ands	r3, r2
 80035e8:	2b02      	cmp	r3, #2
 80035ea:	d130      	bne.n	800364e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	689b      	ldr	r3, [r3, #8]
 80035f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80035f2:	697b      	ldr	r3, [r7, #20]
 80035f4:	005b      	lsls	r3, r3, #1
 80035f6:	2203      	movs	r2, #3
 80035f8:	409a      	lsls	r2, r3
 80035fa:	0013      	movs	r3, r2
 80035fc:	43da      	mvns	r2, r3
 80035fe:	693b      	ldr	r3, [r7, #16]
 8003600:	4013      	ands	r3, r2
 8003602:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	68da      	ldr	r2, [r3, #12]
 8003608:	697b      	ldr	r3, [r7, #20]
 800360a:	005b      	lsls	r3, r3, #1
 800360c:	409a      	lsls	r2, r3
 800360e:	0013      	movs	r3, r2
 8003610:	693a      	ldr	r2, [r7, #16]
 8003612:	4313      	orrs	r3, r2
 8003614:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	693a      	ldr	r2, [r7, #16]
 800361a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	685b      	ldr	r3, [r3, #4]
 8003620:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003622:	2201      	movs	r2, #1
 8003624:	697b      	ldr	r3, [r7, #20]
 8003626:	409a      	lsls	r2, r3
 8003628:	0013      	movs	r3, r2
 800362a:	43da      	mvns	r2, r3
 800362c:	693b      	ldr	r3, [r7, #16]
 800362e:	4013      	ands	r3, r2
 8003630:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003632:	683b      	ldr	r3, [r7, #0]
 8003634:	685b      	ldr	r3, [r3, #4]
 8003636:	091b      	lsrs	r3, r3, #4
 8003638:	2201      	movs	r2, #1
 800363a:	401a      	ands	r2, r3
 800363c:	697b      	ldr	r3, [r7, #20]
 800363e:	409a      	lsls	r2, r3
 8003640:	0013      	movs	r3, r2
 8003642:	693a      	ldr	r2, [r7, #16]
 8003644:	4313      	orrs	r3, r2
 8003646:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	693a      	ldr	r2, [r7, #16]
 800364c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800364e:	683b      	ldr	r3, [r7, #0]
 8003650:	685b      	ldr	r3, [r3, #4]
 8003652:	2203      	movs	r2, #3
 8003654:	4013      	ands	r3, r2
 8003656:	2b03      	cmp	r3, #3
 8003658:	d017      	beq.n	800368a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	68db      	ldr	r3, [r3, #12]
 800365e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003660:	697b      	ldr	r3, [r7, #20]
 8003662:	005b      	lsls	r3, r3, #1
 8003664:	2203      	movs	r2, #3
 8003666:	409a      	lsls	r2, r3
 8003668:	0013      	movs	r3, r2
 800366a:	43da      	mvns	r2, r3
 800366c:	693b      	ldr	r3, [r7, #16]
 800366e:	4013      	ands	r3, r2
 8003670:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	689a      	ldr	r2, [r3, #8]
 8003676:	697b      	ldr	r3, [r7, #20]
 8003678:	005b      	lsls	r3, r3, #1
 800367a:	409a      	lsls	r2, r3
 800367c:	0013      	movs	r3, r2
 800367e:	693a      	ldr	r2, [r7, #16]
 8003680:	4313      	orrs	r3, r2
 8003682:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	693a      	ldr	r2, [r7, #16]
 8003688:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	685b      	ldr	r3, [r3, #4]
 800368e:	2203      	movs	r2, #3
 8003690:	4013      	ands	r3, r2
 8003692:	2b02      	cmp	r3, #2
 8003694:	d123      	bne.n	80036de <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003696:	697b      	ldr	r3, [r7, #20]
 8003698:	08da      	lsrs	r2, r3, #3
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	3208      	adds	r2, #8
 800369e:	0092      	lsls	r2, r2, #2
 80036a0:	58d3      	ldr	r3, [r2, r3]
 80036a2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80036a4:	697b      	ldr	r3, [r7, #20]
 80036a6:	2207      	movs	r2, #7
 80036a8:	4013      	ands	r3, r2
 80036aa:	009b      	lsls	r3, r3, #2
 80036ac:	220f      	movs	r2, #15
 80036ae:	409a      	lsls	r2, r3
 80036b0:	0013      	movs	r3, r2
 80036b2:	43da      	mvns	r2, r3
 80036b4:	693b      	ldr	r3, [r7, #16]
 80036b6:	4013      	ands	r3, r2
 80036b8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	691a      	ldr	r2, [r3, #16]
 80036be:	697b      	ldr	r3, [r7, #20]
 80036c0:	2107      	movs	r1, #7
 80036c2:	400b      	ands	r3, r1
 80036c4:	009b      	lsls	r3, r3, #2
 80036c6:	409a      	lsls	r2, r3
 80036c8:	0013      	movs	r3, r2
 80036ca:	693a      	ldr	r2, [r7, #16]
 80036cc:	4313      	orrs	r3, r2
 80036ce:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80036d0:	697b      	ldr	r3, [r7, #20]
 80036d2:	08da      	lsrs	r2, r3, #3
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	3208      	adds	r2, #8
 80036d8:	0092      	lsls	r2, r2, #2
 80036da:	6939      	ldr	r1, [r7, #16]
 80036dc:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80036e4:	697b      	ldr	r3, [r7, #20]
 80036e6:	005b      	lsls	r3, r3, #1
 80036e8:	2203      	movs	r2, #3
 80036ea:	409a      	lsls	r2, r3
 80036ec:	0013      	movs	r3, r2
 80036ee:	43da      	mvns	r2, r3
 80036f0:	693b      	ldr	r3, [r7, #16]
 80036f2:	4013      	ands	r3, r2
 80036f4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	685b      	ldr	r3, [r3, #4]
 80036fa:	2203      	movs	r2, #3
 80036fc:	401a      	ands	r2, r3
 80036fe:	697b      	ldr	r3, [r7, #20]
 8003700:	005b      	lsls	r3, r3, #1
 8003702:	409a      	lsls	r2, r3
 8003704:	0013      	movs	r3, r2
 8003706:	693a      	ldr	r2, [r7, #16]
 8003708:	4313      	orrs	r3, r2
 800370a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	693a      	ldr	r2, [r7, #16]
 8003710:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	685a      	ldr	r2, [r3, #4]
 8003716:	23c0      	movs	r3, #192	; 0xc0
 8003718:	029b      	lsls	r3, r3, #10
 800371a:	4013      	ands	r3, r2
 800371c:	d100      	bne.n	8003720 <HAL_GPIO_Init+0x174>
 800371e:	e092      	b.n	8003846 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8003720:	4a50      	ldr	r2, [pc, #320]	; (8003864 <HAL_GPIO_Init+0x2b8>)
 8003722:	697b      	ldr	r3, [r7, #20]
 8003724:	089b      	lsrs	r3, r3, #2
 8003726:	3318      	adds	r3, #24
 8003728:	009b      	lsls	r3, r3, #2
 800372a:	589b      	ldr	r3, [r3, r2]
 800372c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800372e:	697b      	ldr	r3, [r7, #20]
 8003730:	2203      	movs	r2, #3
 8003732:	4013      	ands	r3, r2
 8003734:	00db      	lsls	r3, r3, #3
 8003736:	220f      	movs	r2, #15
 8003738:	409a      	lsls	r2, r3
 800373a:	0013      	movs	r3, r2
 800373c:	43da      	mvns	r2, r3
 800373e:	693b      	ldr	r3, [r7, #16]
 8003740:	4013      	ands	r3, r2
 8003742:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8003744:	687a      	ldr	r2, [r7, #4]
 8003746:	23a0      	movs	r3, #160	; 0xa0
 8003748:	05db      	lsls	r3, r3, #23
 800374a:	429a      	cmp	r2, r3
 800374c:	d013      	beq.n	8003776 <HAL_GPIO_Init+0x1ca>
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	4a45      	ldr	r2, [pc, #276]	; (8003868 <HAL_GPIO_Init+0x2bc>)
 8003752:	4293      	cmp	r3, r2
 8003754:	d00d      	beq.n	8003772 <HAL_GPIO_Init+0x1c6>
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	4a44      	ldr	r2, [pc, #272]	; (800386c <HAL_GPIO_Init+0x2c0>)
 800375a:	4293      	cmp	r3, r2
 800375c:	d007      	beq.n	800376e <HAL_GPIO_Init+0x1c2>
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	4a43      	ldr	r2, [pc, #268]	; (8003870 <HAL_GPIO_Init+0x2c4>)
 8003762:	4293      	cmp	r3, r2
 8003764:	d101      	bne.n	800376a <HAL_GPIO_Init+0x1be>
 8003766:	2303      	movs	r3, #3
 8003768:	e006      	b.n	8003778 <HAL_GPIO_Init+0x1cc>
 800376a:	2305      	movs	r3, #5
 800376c:	e004      	b.n	8003778 <HAL_GPIO_Init+0x1cc>
 800376e:	2302      	movs	r3, #2
 8003770:	e002      	b.n	8003778 <HAL_GPIO_Init+0x1cc>
 8003772:	2301      	movs	r3, #1
 8003774:	e000      	b.n	8003778 <HAL_GPIO_Init+0x1cc>
 8003776:	2300      	movs	r3, #0
 8003778:	697a      	ldr	r2, [r7, #20]
 800377a:	2103      	movs	r1, #3
 800377c:	400a      	ands	r2, r1
 800377e:	00d2      	lsls	r2, r2, #3
 8003780:	4093      	lsls	r3, r2
 8003782:	693a      	ldr	r2, [r7, #16]
 8003784:	4313      	orrs	r3, r2
 8003786:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8003788:	4936      	ldr	r1, [pc, #216]	; (8003864 <HAL_GPIO_Init+0x2b8>)
 800378a:	697b      	ldr	r3, [r7, #20]
 800378c:	089b      	lsrs	r3, r3, #2
 800378e:	3318      	adds	r3, #24
 8003790:	009b      	lsls	r3, r3, #2
 8003792:	693a      	ldr	r2, [r7, #16]
 8003794:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003796:	4b33      	ldr	r3, [pc, #204]	; (8003864 <HAL_GPIO_Init+0x2b8>)
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	43da      	mvns	r2, r3
 80037a0:	693b      	ldr	r3, [r7, #16]
 80037a2:	4013      	ands	r3, r2
 80037a4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	685a      	ldr	r2, [r3, #4]
 80037aa:	2380      	movs	r3, #128	; 0x80
 80037ac:	035b      	lsls	r3, r3, #13
 80037ae:	4013      	ands	r3, r2
 80037b0:	d003      	beq.n	80037ba <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 80037b2:	693a      	ldr	r2, [r7, #16]
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	4313      	orrs	r3, r2
 80037b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80037ba:	4b2a      	ldr	r3, [pc, #168]	; (8003864 <HAL_GPIO_Init+0x2b8>)
 80037bc:	693a      	ldr	r2, [r7, #16]
 80037be:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80037c0:	4b28      	ldr	r3, [pc, #160]	; (8003864 <HAL_GPIO_Init+0x2b8>)
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	43da      	mvns	r2, r3
 80037ca:	693b      	ldr	r3, [r7, #16]
 80037cc:	4013      	ands	r3, r2
 80037ce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	685a      	ldr	r2, [r3, #4]
 80037d4:	2380      	movs	r3, #128	; 0x80
 80037d6:	039b      	lsls	r3, r3, #14
 80037d8:	4013      	ands	r3, r2
 80037da:	d003      	beq.n	80037e4 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80037dc:	693a      	ldr	r2, [r7, #16]
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	4313      	orrs	r3, r2
 80037e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80037e4:	4b1f      	ldr	r3, [pc, #124]	; (8003864 <HAL_GPIO_Init+0x2b8>)
 80037e6:	693a      	ldr	r2, [r7, #16]
 80037e8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80037ea:	4a1e      	ldr	r2, [pc, #120]	; (8003864 <HAL_GPIO_Init+0x2b8>)
 80037ec:	2384      	movs	r3, #132	; 0x84
 80037ee:	58d3      	ldr	r3, [r2, r3]
 80037f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	43da      	mvns	r2, r3
 80037f6:	693b      	ldr	r3, [r7, #16]
 80037f8:	4013      	ands	r3, r2
 80037fa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	685a      	ldr	r2, [r3, #4]
 8003800:	2380      	movs	r3, #128	; 0x80
 8003802:	029b      	lsls	r3, r3, #10
 8003804:	4013      	ands	r3, r2
 8003806:	d003      	beq.n	8003810 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8003808:	693a      	ldr	r2, [r7, #16]
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	4313      	orrs	r3, r2
 800380e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003810:	4914      	ldr	r1, [pc, #80]	; (8003864 <HAL_GPIO_Init+0x2b8>)
 8003812:	2284      	movs	r2, #132	; 0x84
 8003814:	693b      	ldr	r3, [r7, #16]
 8003816:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8003818:	4a12      	ldr	r2, [pc, #72]	; (8003864 <HAL_GPIO_Init+0x2b8>)
 800381a:	2380      	movs	r3, #128	; 0x80
 800381c:	58d3      	ldr	r3, [r2, r3]
 800381e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	43da      	mvns	r2, r3
 8003824:	693b      	ldr	r3, [r7, #16]
 8003826:	4013      	ands	r3, r2
 8003828:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800382a:	683b      	ldr	r3, [r7, #0]
 800382c:	685a      	ldr	r2, [r3, #4]
 800382e:	2380      	movs	r3, #128	; 0x80
 8003830:	025b      	lsls	r3, r3, #9
 8003832:	4013      	ands	r3, r2
 8003834:	d003      	beq.n	800383e <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8003836:	693a      	ldr	r2, [r7, #16]
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	4313      	orrs	r3, r2
 800383c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800383e:	4909      	ldr	r1, [pc, #36]	; (8003864 <HAL_GPIO_Init+0x2b8>)
 8003840:	2280      	movs	r2, #128	; 0x80
 8003842:	693b      	ldr	r3, [r7, #16]
 8003844:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8003846:	697b      	ldr	r3, [r7, #20]
 8003848:	3301      	adds	r3, #1
 800384a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800384c:	683b      	ldr	r3, [r7, #0]
 800384e:	681a      	ldr	r2, [r3, #0]
 8003850:	697b      	ldr	r3, [r7, #20]
 8003852:	40da      	lsrs	r2, r3
 8003854:	1e13      	subs	r3, r2, #0
 8003856:	d000      	beq.n	800385a <HAL_GPIO_Init+0x2ae>
 8003858:	e6b0      	b.n	80035bc <HAL_GPIO_Init+0x10>
  }
}
 800385a:	46c0      	nop			; (mov r8, r8)
 800385c:	46c0      	nop			; (mov r8, r8)
 800385e:	46bd      	mov	sp, r7
 8003860:	b006      	add	sp, #24
 8003862:	bd80      	pop	{r7, pc}
 8003864:	40021800 	.word	0x40021800
 8003868:	50000400 	.word	0x50000400
 800386c:	50000800 	.word	0x50000800
 8003870:	50000c00 	.word	0x50000c00

08003874 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003874:	b580      	push	{r7, lr}
 8003876:	b082      	sub	sp, #8
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
 800387c:	0008      	movs	r0, r1
 800387e:	0011      	movs	r1, r2
 8003880:	1cbb      	adds	r3, r7, #2
 8003882:	1c02      	adds	r2, r0, #0
 8003884:	801a      	strh	r2, [r3, #0]
 8003886:	1c7b      	adds	r3, r7, #1
 8003888:	1c0a      	adds	r2, r1, #0
 800388a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800388c:	1c7b      	adds	r3, r7, #1
 800388e:	781b      	ldrb	r3, [r3, #0]
 8003890:	2b00      	cmp	r3, #0
 8003892:	d004      	beq.n	800389e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003894:	1cbb      	adds	r3, r7, #2
 8003896:	881a      	ldrh	r2, [r3, #0]
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800389c:	e003      	b.n	80038a6 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800389e:	1cbb      	adds	r3, r7, #2
 80038a0:	881a      	ldrh	r2, [r3, #0]
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	629a      	str	r2, [r3, #40]	; 0x28
}
 80038a6:	46c0      	nop			; (mov r8, r8)
 80038a8:	46bd      	mov	sp, r7
 80038aa:	b002      	add	sp, #8
 80038ac:	bd80      	pop	{r7, pc}
	...

080038b0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b082      	sub	sp, #8
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	0002      	movs	r2, r0
 80038b8:	1dbb      	adds	r3, r7, #6
 80038ba:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 80038bc:	4b10      	ldr	r3, [pc, #64]	; (8003900 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80038be:	68db      	ldr	r3, [r3, #12]
 80038c0:	1dba      	adds	r2, r7, #6
 80038c2:	8812      	ldrh	r2, [r2, #0]
 80038c4:	4013      	ands	r3, r2
 80038c6:	d008      	beq.n	80038da <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 80038c8:	4b0d      	ldr	r3, [pc, #52]	; (8003900 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80038ca:	1dba      	adds	r2, r7, #6
 80038cc:	8812      	ldrh	r2, [r2, #0]
 80038ce:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 80038d0:	1dbb      	adds	r3, r7, #6
 80038d2:	881b      	ldrh	r3, [r3, #0]
 80038d4:	0018      	movs	r0, r3
 80038d6:	f006 fb6f 	bl	8009fb8 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 80038da:	4b09      	ldr	r3, [pc, #36]	; (8003900 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80038dc:	691b      	ldr	r3, [r3, #16]
 80038de:	1dba      	adds	r2, r7, #6
 80038e0:	8812      	ldrh	r2, [r2, #0]
 80038e2:	4013      	ands	r3, r2
 80038e4:	d008      	beq.n	80038f8 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 80038e6:	4b06      	ldr	r3, [pc, #24]	; (8003900 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80038e8:	1dba      	adds	r2, r7, #6
 80038ea:	8812      	ldrh	r2, [r2, #0]
 80038ec:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 80038ee:	1dbb      	adds	r3, r7, #6
 80038f0:	881b      	ldrh	r3, [r3, #0]
 80038f2:	0018      	movs	r0, r3
 80038f4:	f006 fb90 	bl	800a018 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 80038f8:	46c0      	nop			; (mov r8, r8)
 80038fa:	46bd      	mov	sp, r7
 80038fc:	b002      	add	sp, #8
 80038fe:	bd80      	pop	{r7, pc}
 8003900:	40021800 	.word	0x40021800

08003904 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b084      	sub	sp, #16
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 800390c:	4b19      	ldr	r3, [pc, #100]	; (8003974 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4a19      	ldr	r2, [pc, #100]	; (8003978 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8003912:	4013      	ands	r3, r2
 8003914:	0019      	movs	r1, r3
 8003916:	4b17      	ldr	r3, [pc, #92]	; (8003974 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003918:	687a      	ldr	r2, [r7, #4]
 800391a:	430a      	orrs	r2, r1
 800391c:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800391e:	687a      	ldr	r2, [r7, #4]
 8003920:	2380      	movs	r3, #128	; 0x80
 8003922:	009b      	lsls	r3, r3, #2
 8003924:	429a      	cmp	r2, r3
 8003926:	d11f      	bne.n	8003968 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8003928:	4b14      	ldr	r3, [pc, #80]	; (800397c <HAL_PWREx_ControlVoltageScaling+0x78>)
 800392a:	681a      	ldr	r2, [r3, #0]
 800392c:	0013      	movs	r3, r2
 800392e:	005b      	lsls	r3, r3, #1
 8003930:	189b      	adds	r3, r3, r2
 8003932:	005b      	lsls	r3, r3, #1
 8003934:	4912      	ldr	r1, [pc, #72]	; (8003980 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8003936:	0018      	movs	r0, r3
 8003938:	f7fc fbe6 	bl	8000108 <__udivsi3>
 800393c:	0003      	movs	r3, r0
 800393e:	3301      	adds	r3, #1
 8003940:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003942:	e008      	b.n	8003956 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d003      	beq.n	8003952 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	3b01      	subs	r3, #1
 800394e:	60fb      	str	r3, [r7, #12]
 8003950:	e001      	b.n	8003956 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8003952:	2303      	movs	r3, #3
 8003954:	e009      	b.n	800396a <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003956:	4b07      	ldr	r3, [pc, #28]	; (8003974 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003958:	695a      	ldr	r2, [r3, #20]
 800395a:	2380      	movs	r3, #128	; 0x80
 800395c:	00db      	lsls	r3, r3, #3
 800395e:	401a      	ands	r2, r3
 8003960:	2380      	movs	r3, #128	; 0x80
 8003962:	00db      	lsls	r3, r3, #3
 8003964:	429a      	cmp	r2, r3
 8003966:	d0ed      	beq.n	8003944 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8003968:	2300      	movs	r3, #0
}
 800396a:	0018      	movs	r0, r3
 800396c:	46bd      	mov	sp, r7
 800396e:	b004      	add	sp, #16
 8003970:	bd80      	pop	{r7, pc}
 8003972:	46c0      	nop			; (mov r8, r8)
 8003974:	40007000 	.word	0x40007000
 8003978:	fffff9ff 	.word	0xfffff9ff
 800397c:	20000000 	.word	0x20000000
 8003980:	000f4240 	.word	0x000f4240

08003984 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8003988:	4b03      	ldr	r3, [pc, #12]	; (8003998 <LL_RCC_GetAPB1Prescaler+0x14>)
 800398a:	689a      	ldr	r2, [r3, #8]
 800398c:	23e0      	movs	r3, #224	; 0xe0
 800398e:	01db      	lsls	r3, r3, #7
 8003990:	4013      	ands	r3, r2
}
 8003992:	0018      	movs	r0, r3
 8003994:	46bd      	mov	sp, r7
 8003996:	bd80      	pop	{r7, pc}
 8003998:	40021000 	.word	0x40021000

0800399c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	b088      	sub	sp, #32
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d101      	bne.n	80039ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80039aa:	2301      	movs	r3, #1
 80039ac:	e2f3      	b.n	8003f96 <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	2201      	movs	r2, #1
 80039b4:	4013      	ands	r3, r2
 80039b6:	d100      	bne.n	80039ba <HAL_RCC_OscConfig+0x1e>
 80039b8:	e07c      	b.n	8003ab4 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80039ba:	4bc3      	ldr	r3, [pc, #780]	; (8003cc8 <HAL_RCC_OscConfig+0x32c>)
 80039bc:	689b      	ldr	r3, [r3, #8]
 80039be:	2238      	movs	r2, #56	; 0x38
 80039c0:	4013      	ands	r3, r2
 80039c2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80039c4:	4bc0      	ldr	r3, [pc, #768]	; (8003cc8 <HAL_RCC_OscConfig+0x32c>)
 80039c6:	68db      	ldr	r3, [r3, #12]
 80039c8:	2203      	movs	r2, #3
 80039ca:	4013      	ands	r3, r2
 80039cc:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80039ce:	69bb      	ldr	r3, [r7, #24]
 80039d0:	2b10      	cmp	r3, #16
 80039d2:	d102      	bne.n	80039da <HAL_RCC_OscConfig+0x3e>
 80039d4:	697b      	ldr	r3, [r7, #20]
 80039d6:	2b03      	cmp	r3, #3
 80039d8:	d002      	beq.n	80039e0 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80039da:	69bb      	ldr	r3, [r7, #24]
 80039dc:	2b08      	cmp	r3, #8
 80039de:	d10b      	bne.n	80039f8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039e0:	4bb9      	ldr	r3, [pc, #740]	; (8003cc8 <HAL_RCC_OscConfig+0x32c>)
 80039e2:	681a      	ldr	r2, [r3, #0]
 80039e4:	2380      	movs	r3, #128	; 0x80
 80039e6:	029b      	lsls	r3, r3, #10
 80039e8:	4013      	ands	r3, r2
 80039ea:	d062      	beq.n	8003ab2 <HAL_RCC_OscConfig+0x116>
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	685b      	ldr	r3, [r3, #4]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d15e      	bne.n	8003ab2 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80039f4:	2301      	movs	r3, #1
 80039f6:	e2ce      	b.n	8003f96 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	685a      	ldr	r2, [r3, #4]
 80039fc:	2380      	movs	r3, #128	; 0x80
 80039fe:	025b      	lsls	r3, r3, #9
 8003a00:	429a      	cmp	r2, r3
 8003a02:	d107      	bne.n	8003a14 <HAL_RCC_OscConfig+0x78>
 8003a04:	4bb0      	ldr	r3, [pc, #704]	; (8003cc8 <HAL_RCC_OscConfig+0x32c>)
 8003a06:	681a      	ldr	r2, [r3, #0]
 8003a08:	4baf      	ldr	r3, [pc, #700]	; (8003cc8 <HAL_RCC_OscConfig+0x32c>)
 8003a0a:	2180      	movs	r1, #128	; 0x80
 8003a0c:	0249      	lsls	r1, r1, #9
 8003a0e:	430a      	orrs	r2, r1
 8003a10:	601a      	str	r2, [r3, #0]
 8003a12:	e020      	b.n	8003a56 <HAL_RCC_OscConfig+0xba>
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	685a      	ldr	r2, [r3, #4]
 8003a18:	23a0      	movs	r3, #160	; 0xa0
 8003a1a:	02db      	lsls	r3, r3, #11
 8003a1c:	429a      	cmp	r2, r3
 8003a1e:	d10e      	bne.n	8003a3e <HAL_RCC_OscConfig+0xa2>
 8003a20:	4ba9      	ldr	r3, [pc, #676]	; (8003cc8 <HAL_RCC_OscConfig+0x32c>)
 8003a22:	681a      	ldr	r2, [r3, #0]
 8003a24:	4ba8      	ldr	r3, [pc, #672]	; (8003cc8 <HAL_RCC_OscConfig+0x32c>)
 8003a26:	2180      	movs	r1, #128	; 0x80
 8003a28:	02c9      	lsls	r1, r1, #11
 8003a2a:	430a      	orrs	r2, r1
 8003a2c:	601a      	str	r2, [r3, #0]
 8003a2e:	4ba6      	ldr	r3, [pc, #664]	; (8003cc8 <HAL_RCC_OscConfig+0x32c>)
 8003a30:	681a      	ldr	r2, [r3, #0]
 8003a32:	4ba5      	ldr	r3, [pc, #660]	; (8003cc8 <HAL_RCC_OscConfig+0x32c>)
 8003a34:	2180      	movs	r1, #128	; 0x80
 8003a36:	0249      	lsls	r1, r1, #9
 8003a38:	430a      	orrs	r2, r1
 8003a3a:	601a      	str	r2, [r3, #0]
 8003a3c:	e00b      	b.n	8003a56 <HAL_RCC_OscConfig+0xba>
 8003a3e:	4ba2      	ldr	r3, [pc, #648]	; (8003cc8 <HAL_RCC_OscConfig+0x32c>)
 8003a40:	681a      	ldr	r2, [r3, #0]
 8003a42:	4ba1      	ldr	r3, [pc, #644]	; (8003cc8 <HAL_RCC_OscConfig+0x32c>)
 8003a44:	49a1      	ldr	r1, [pc, #644]	; (8003ccc <HAL_RCC_OscConfig+0x330>)
 8003a46:	400a      	ands	r2, r1
 8003a48:	601a      	str	r2, [r3, #0]
 8003a4a:	4b9f      	ldr	r3, [pc, #636]	; (8003cc8 <HAL_RCC_OscConfig+0x32c>)
 8003a4c:	681a      	ldr	r2, [r3, #0]
 8003a4e:	4b9e      	ldr	r3, [pc, #632]	; (8003cc8 <HAL_RCC_OscConfig+0x32c>)
 8003a50:	499f      	ldr	r1, [pc, #636]	; (8003cd0 <HAL_RCC_OscConfig+0x334>)
 8003a52:	400a      	ands	r2, r1
 8003a54:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	685b      	ldr	r3, [r3, #4]
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d014      	beq.n	8003a88 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a5e:	f7fe f9f3 	bl	8001e48 <HAL_GetTick>
 8003a62:	0003      	movs	r3, r0
 8003a64:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003a66:	e008      	b.n	8003a7a <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a68:	f7fe f9ee 	bl	8001e48 <HAL_GetTick>
 8003a6c:	0002      	movs	r2, r0
 8003a6e:	693b      	ldr	r3, [r7, #16]
 8003a70:	1ad3      	subs	r3, r2, r3
 8003a72:	2b64      	cmp	r3, #100	; 0x64
 8003a74:	d901      	bls.n	8003a7a <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8003a76:	2303      	movs	r3, #3
 8003a78:	e28d      	b.n	8003f96 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003a7a:	4b93      	ldr	r3, [pc, #588]	; (8003cc8 <HAL_RCC_OscConfig+0x32c>)
 8003a7c:	681a      	ldr	r2, [r3, #0]
 8003a7e:	2380      	movs	r3, #128	; 0x80
 8003a80:	029b      	lsls	r3, r3, #10
 8003a82:	4013      	ands	r3, r2
 8003a84:	d0f0      	beq.n	8003a68 <HAL_RCC_OscConfig+0xcc>
 8003a86:	e015      	b.n	8003ab4 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a88:	f7fe f9de 	bl	8001e48 <HAL_GetTick>
 8003a8c:	0003      	movs	r3, r0
 8003a8e:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003a90:	e008      	b.n	8003aa4 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a92:	f7fe f9d9 	bl	8001e48 <HAL_GetTick>
 8003a96:	0002      	movs	r2, r0
 8003a98:	693b      	ldr	r3, [r7, #16]
 8003a9a:	1ad3      	subs	r3, r2, r3
 8003a9c:	2b64      	cmp	r3, #100	; 0x64
 8003a9e:	d901      	bls.n	8003aa4 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8003aa0:	2303      	movs	r3, #3
 8003aa2:	e278      	b.n	8003f96 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003aa4:	4b88      	ldr	r3, [pc, #544]	; (8003cc8 <HAL_RCC_OscConfig+0x32c>)
 8003aa6:	681a      	ldr	r2, [r3, #0]
 8003aa8:	2380      	movs	r3, #128	; 0x80
 8003aaa:	029b      	lsls	r3, r3, #10
 8003aac:	4013      	ands	r3, r2
 8003aae:	d1f0      	bne.n	8003a92 <HAL_RCC_OscConfig+0xf6>
 8003ab0:	e000      	b.n	8003ab4 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ab2:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	2202      	movs	r2, #2
 8003aba:	4013      	ands	r3, r2
 8003abc:	d100      	bne.n	8003ac0 <HAL_RCC_OscConfig+0x124>
 8003abe:	e099      	b.n	8003bf4 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003ac0:	4b81      	ldr	r3, [pc, #516]	; (8003cc8 <HAL_RCC_OscConfig+0x32c>)
 8003ac2:	689b      	ldr	r3, [r3, #8]
 8003ac4:	2238      	movs	r2, #56	; 0x38
 8003ac6:	4013      	ands	r3, r2
 8003ac8:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003aca:	4b7f      	ldr	r3, [pc, #508]	; (8003cc8 <HAL_RCC_OscConfig+0x32c>)
 8003acc:	68db      	ldr	r3, [r3, #12]
 8003ace:	2203      	movs	r2, #3
 8003ad0:	4013      	ands	r3, r2
 8003ad2:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8003ad4:	69bb      	ldr	r3, [r7, #24]
 8003ad6:	2b10      	cmp	r3, #16
 8003ad8:	d102      	bne.n	8003ae0 <HAL_RCC_OscConfig+0x144>
 8003ada:	697b      	ldr	r3, [r7, #20]
 8003adc:	2b02      	cmp	r3, #2
 8003ade:	d002      	beq.n	8003ae6 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8003ae0:	69bb      	ldr	r3, [r7, #24]
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d135      	bne.n	8003b52 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003ae6:	4b78      	ldr	r3, [pc, #480]	; (8003cc8 <HAL_RCC_OscConfig+0x32c>)
 8003ae8:	681a      	ldr	r2, [r3, #0]
 8003aea:	2380      	movs	r3, #128	; 0x80
 8003aec:	00db      	lsls	r3, r3, #3
 8003aee:	4013      	ands	r3, r2
 8003af0:	d005      	beq.n	8003afe <HAL_RCC_OscConfig+0x162>
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	68db      	ldr	r3, [r3, #12]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d101      	bne.n	8003afe <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8003afa:	2301      	movs	r3, #1
 8003afc:	e24b      	b.n	8003f96 <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003afe:	4b72      	ldr	r3, [pc, #456]	; (8003cc8 <HAL_RCC_OscConfig+0x32c>)
 8003b00:	685b      	ldr	r3, [r3, #4]
 8003b02:	4a74      	ldr	r2, [pc, #464]	; (8003cd4 <HAL_RCC_OscConfig+0x338>)
 8003b04:	4013      	ands	r3, r2
 8003b06:	0019      	movs	r1, r3
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	695b      	ldr	r3, [r3, #20]
 8003b0c:	021a      	lsls	r2, r3, #8
 8003b0e:	4b6e      	ldr	r3, [pc, #440]	; (8003cc8 <HAL_RCC_OscConfig+0x32c>)
 8003b10:	430a      	orrs	r2, r1
 8003b12:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003b14:	69bb      	ldr	r3, [r7, #24]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d112      	bne.n	8003b40 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003b1a:	4b6b      	ldr	r3, [pc, #428]	; (8003cc8 <HAL_RCC_OscConfig+0x32c>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	4a6e      	ldr	r2, [pc, #440]	; (8003cd8 <HAL_RCC_OscConfig+0x33c>)
 8003b20:	4013      	ands	r3, r2
 8003b22:	0019      	movs	r1, r3
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	691a      	ldr	r2, [r3, #16]
 8003b28:	4b67      	ldr	r3, [pc, #412]	; (8003cc8 <HAL_RCC_OscConfig+0x32c>)
 8003b2a:	430a      	orrs	r2, r1
 8003b2c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8003b2e:	4b66      	ldr	r3, [pc, #408]	; (8003cc8 <HAL_RCC_OscConfig+0x32c>)
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	0adb      	lsrs	r3, r3, #11
 8003b34:	2207      	movs	r2, #7
 8003b36:	4013      	ands	r3, r2
 8003b38:	4a68      	ldr	r2, [pc, #416]	; (8003cdc <HAL_RCC_OscConfig+0x340>)
 8003b3a:	40da      	lsrs	r2, r3
 8003b3c:	4b68      	ldr	r3, [pc, #416]	; (8003ce0 <HAL_RCC_OscConfig+0x344>)
 8003b3e:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003b40:	4b68      	ldr	r3, [pc, #416]	; (8003ce4 <HAL_RCC_OscConfig+0x348>)
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	0018      	movs	r0, r3
 8003b46:	f7fd fdf9 	bl	800173c <HAL_InitTick>
 8003b4a:	1e03      	subs	r3, r0, #0
 8003b4c:	d051      	beq.n	8003bf2 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	e221      	b.n	8003f96 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	68db      	ldr	r3, [r3, #12]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d030      	beq.n	8003bbc <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003b5a:	4b5b      	ldr	r3, [pc, #364]	; (8003cc8 <HAL_RCC_OscConfig+0x32c>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	4a5e      	ldr	r2, [pc, #376]	; (8003cd8 <HAL_RCC_OscConfig+0x33c>)
 8003b60:	4013      	ands	r3, r2
 8003b62:	0019      	movs	r1, r3
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	691a      	ldr	r2, [r3, #16]
 8003b68:	4b57      	ldr	r3, [pc, #348]	; (8003cc8 <HAL_RCC_OscConfig+0x32c>)
 8003b6a:	430a      	orrs	r2, r1
 8003b6c:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8003b6e:	4b56      	ldr	r3, [pc, #344]	; (8003cc8 <HAL_RCC_OscConfig+0x32c>)
 8003b70:	681a      	ldr	r2, [r3, #0]
 8003b72:	4b55      	ldr	r3, [pc, #340]	; (8003cc8 <HAL_RCC_OscConfig+0x32c>)
 8003b74:	2180      	movs	r1, #128	; 0x80
 8003b76:	0049      	lsls	r1, r1, #1
 8003b78:	430a      	orrs	r2, r1
 8003b7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b7c:	f7fe f964 	bl	8001e48 <HAL_GetTick>
 8003b80:	0003      	movs	r3, r0
 8003b82:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003b84:	e008      	b.n	8003b98 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b86:	f7fe f95f 	bl	8001e48 <HAL_GetTick>
 8003b8a:	0002      	movs	r2, r0
 8003b8c:	693b      	ldr	r3, [r7, #16]
 8003b8e:	1ad3      	subs	r3, r2, r3
 8003b90:	2b02      	cmp	r3, #2
 8003b92:	d901      	bls.n	8003b98 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8003b94:	2303      	movs	r3, #3
 8003b96:	e1fe      	b.n	8003f96 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003b98:	4b4b      	ldr	r3, [pc, #300]	; (8003cc8 <HAL_RCC_OscConfig+0x32c>)
 8003b9a:	681a      	ldr	r2, [r3, #0]
 8003b9c:	2380      	movs	r3, #128	; 0x80
 8003b9e:	00db      	lsls	r3, r3, #3
 8003ba0:	4013      	ands	r3, r2
 8003ba2:	d0f0      	beq.n	8003b86 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ba4:	4b48      	ldr	r3, [pc, #288]	; (8003cc8 <HAL_RCC_OscConfig+0x32c>)
 8003ba6:	685b      	ldr	r3, [r3, #4]
 8003ba8:	4a4a      	ldr	r2, [pc, #296]	; (8003cd4 <HAL_RCC_OscConfig+0x338>)
 8003baa:	4013      	ands	r3, r2
 8003bac:	0019      	movs	r1, r3
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	695b      	ldr	r3, [r3, #20]
 8003bb2:	021a      	lsls	r2, r3, #8
 8003bb4:	4b44      	ldr	r3, [pc, #272]	; (8003cc8 <HAL_RCC_OscConfig+0x32c>)
 8003bb6:	430a      	orrs	r2, r1
 8003bb8:	605a      	str	r2, [r3, #4]
 8003bba:	e01b      	b.n	8003bf4 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8003bbc:	4b42      	ldr	r3, [pc, #264]	; (8003cc8 <HAL_RCC_OscConfig+0x32c>)
 8003bbe:	681a      	ldr	r2, [r3, #0]
 8003bc0:	4b41      	ldr	r3, [pc, #260]	; (8003cc8 <HAL_RCC_OscConfig+0x32c>)
 8003bc2:	4949      	ldr	r1, [pc, #292]	; (8003ce8 <HAL_RCC_OscConfig+0x34c>)
 8003bc4:	400a      	ands	r2, r1
 8003bc6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bc8:	f7fe f93e 	bl	8001e48 <HAL_GetTick>
 8003bcc:	0003      	movs	r3, r0
 8003bce:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003bd0:	e008      	b.n	8003be4 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003bd2:	f7fe f939 	bl	8001e48 <HAL_GetTick>
 8003bd6:	0002      	movs	r2, r0
 8003bd8:	693b      	ldr	r3, [r7, #16]
 8003bda:	1ad3      	subs	r3, r2, r3
 8003bdc:	2b02      	cmp	r3, #2
 8003bde:	d901      	bls.n	8003be4 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8003be0:	2303      	movs	r3, #3
 8003be2:	e1d8      	b.n	8003f96 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003be4:	4b38      	ldr	r3, [pc, #224]	; (8003cc8 <HAL_RCC_OscConfig+0x32c>)
 8003be6:	681a      	ldr	r2, [r3, #0]
 8003be8:	2380      	movs	r3, #128	; 0x80
 8003bea:	00db      	lsls	r3, r3, #3
 8003bec:	4013      	ands	r3, r2
 8003bee:	d1f0      	bne.n	8003bd2 <HAL_RCC_OscConfig+0x236>
 8003bf0:	e000      	b.n	8003bf4 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003bf2:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	2208      	movs	r2, #8
 8003bfa:	4013      	ands	r3, r2
 8003bfc:	d047      	beq.n	8003c8e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003bfe:	4b32      	ldr	r3, [pc, #200]	; (8003cc8 <HAL_RCC_OscConfig+0x32c>)
 8003c00:	689b      	ldr	r3, [r3, #8]
 8003c02:	2238      	movs	r2, #56	; 0x38
 8003c04:	4013      	ands	r3, r2
 8003c06:	2b18      	cmp	r3, #24
 8003c08:	d10a      	bne.n	8003c20 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8003c0a:	4b2f      	ldr	r3, [pc, #188]	; (8003cc8 <HAL_RCC_OscConfig+0x32c>)
 8003c0c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c0e:	2202      	movs	r2, #2
 8003c10:	4013      	ands	r3, r2
 8003c12:	d03c      	beq.n	8003c8e <HAL_RCC_OscConfig+0x2f2>
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	699b      	ldr	r3, [r3, #24]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d138      	bne.n	8003c8e <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8003c1c:	2301      	movs	r3, #1
 8003c1e:	e1ba      	b.n	8003f96 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	699b      	ldr	r3, [r3, #24]
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d019      	beq.n	8003c5c <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8003c28:	4b27      	ldr	r3, [pc, #156]	; (8003cc8 <HAL_RCC_OscConfig+0x32c>)
 8003c2a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003c2c:	4b26      	ldr	r3, [pc, #152]	; (8003cc8 <HAL_RCC_OscConfig+0x32c>)
 8003c2e:	2101      	movs	r1, #1
 8003c30:	430a      	orrs	r2, r1
 8003c32:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c34:	f7fe f908 	bl	8001e48 <HAL_GetTick>
 8003c38:	0003      	movs	r3, r0
 8003c3a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003c3c:	e008      	b.n	8003c50 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c3e:	f7fe f903 	bl	8001e48 <HAL_GetTick>
 8003c42:	0002      	movs	r2, r0
 8003c44:	693b      	ldr	r3, [r7, #16]
 8003c46:	1ad3      	subs	r3, r2, r3
 8003c48:	2b02      	cmp	r3, #2
 8003c4a:	d901      	bls.n	8003c50 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8003c4c:	2303      	movs	r3, #3
 8003c4e:	e1a2      	b.n	8003f96 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003c50:	4b1d      	ldr	r3, [pc, #116]	; (8003cc8 <HAL_RCC_OscConfig+0x32c>)
 8003c52:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c54:	2202      	movs	r2, #2
 8003c56:	4013      	ands	r3, r2
 8003c58:	d0f1      	beq.n	8003c3e <HAL_RCC_OscConfig+0x2a2>
 8003c5a:	e018      	b.n	8003c8e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8003c5c:	4b1a      	ldr	r3, [pc, #104]	; (8003cc8 <HAL_RCC_OscConfig+0x32c>)
 8003c5e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003c60:	4b19      	ldr	r3, [pc, #100]	; (8003cc8 <HAL_RCC_OscConfig+0x32c>)
 8003c62:	2101      	movs	r1, #1
 8003c64:	438a      	bics	r2, r1
 8003c66:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c68:	f7fe f8ee 	bl	8001e48 <HAL_GetTick>
 8003c6c:	0003      	movs	r3, r0
 8003c6e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003c70:	e008      	b.n	8003c84 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c72:	f7fe f8e9 	bl	8001e48 <HAL_GetTick>
 8003c76:	0002      	movs	r2, r0
 8003c78:	693b      	ldr	r3, [r7, #16]
 8003c7a:	1ad3      	subs	r3, r2, r3
 8003c7c:	2b02      	cmp	r3, #2
 8003c7e:	d901      	bls.n	8003c84 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8003c80:	2303      	movs	r3, #3
 8003c82:	e188      	b.n	8003f96 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003c84:	4b10      	ldr	r3, [pc, #64]	; (8003cc8 <HAL_RCC_OscConfig+0x32c>)
 8003c86:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c88:	2202      	movs	r2, #2
 8003c8a:	4013      	ands	r3, r2
 8003c8c:	d1f1      	bne.n	8003c72 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	2204      	movs	r2, #4
 8003c94:	4013      	ands	r3, r2
 8003c96:	d100      	bne.n	8003c9a <HAL_RCC_OscConfig+0x2fe>
 8003c98:	e0c6      	b.n	8003e28 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c9a:	231f      	movs	r3, #31
 8003c9c:	18fb      	adds	r3, r7, r3
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003ca2:	4b09      	ldr	r3, [pc, #36]	; (8003cc8 <HAL_RCC_OscConfig+0x32c>)
 8003ca4:	689b      	ldr	r3, [r3, #8]
 8003ca6:	2238      	movs	r2, #56	; 0x38
 8003ca8:	4013      	ands	r3, r2
 8003caa:	2b20      	cmp	r3, #32
 8003cac:	d11e      	bne.n	8003cec <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8003cae:	4b06      	ldr	r3, [pc, #24]	; (8003cc8 <HAL_RCC_OscConfig+0x32c>)
 8003cb0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cb2:	2202      	movs	r2, #2
 8003cb4:	4013      	ands	r3, r2
 8003cb6:	d100      	bne.n	8003cba <HAL_RCC_OscConfig+0x31e>
 8003cb8:	e0b6      	b.n	8003e28 <HAL_RCC_OscConfig+0x48c>
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	689b      	ldr	r3, [r3, #8]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d000      	beq.n	8003cc4 <HAL_RCC_OscConfig+0x328>
 8003cc2:	e0b1      	b.n	8003e28 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8003cc4:	2301      	movs	r3, #1
 8003cc6:	e166      	b.n	8003f96 <HAL_RCC_OscConfig+0x5fa>
 8003cc8:	40021000 	.word	0x40021000
 8003ccc:	fffeffff 	.word	0xfffeffff
 8003cd0:	fffbffff 	.word	0xfffbffff
 8003cd4:	ffff80ff 	.word	0xffff80ff
 8003cd8:	ffffc7ff 	.word	0xffffc7ff
 8003cdc:	00f42400 	.word	0x00f42400
 8003ce0:	20000000 	.word	0x20000000
 8003ce4:	20000004 	.word	0x20000004
 8003ce8:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003cec:	4bac      	ldr	r3, [pc, #688]	; (8003fa0 <HAL_RCC_OscConfig+0x604>)
 8003cee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003cf0:	2380      	movs	r3, #128	; 0x80
 8003cf2:	055b      	lsls	r3, r3, #21
 8003cf4:	4013      	ands	r3, r2
 8003cf6:	d101      	bne.n	8003cfc <HAL_RCC_OscConfig+0x360>
 8003cf8:	2301      	movs	r3, #1
 8003cfa:	e000      	b.n	8003cfe <HAL_RCC_OscConfig+0x362>
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d011      	beq.n	8003d26 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8003d02:	4ba7      	ldr	r3, [pc, #668]	; (8003fa0 <HAL_RCC_OscConfig+0x604>)
 8003d04:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003d06:	4ba6      	ldr	r3, [pc, #664]	; (8003fa0 <HAL_RCC_OscConfig+0x604>)
 8003d08:	2180      	movs	r1, #128	; 0x80
 8003d0a:	0549      	lsls	r1, r1, #21
 8003d0c:	430a      	orrs	r2, r1
 8003d0e:	63da      	str	r2, [r3, #60]	; 0x3c
 8003d10:	4ba3      	ldr	r3, [pc, #652]	; (8003fa0 <HAL_RCC_OscConfig+0x604>)
 8003d12:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003d14:	2380      	movs	r3, #128	; 0x80
 8003d16:	055b      	lsls	r3, r3, #21
 8003d18:	4013      	ands	r3, r2
 8003d1a:	60fb      	str	r3, [r7, #12]
 8003d1c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8003d1e:	231f      	movs	r3, #31
 8003d20:	18fb      	adds	r3, r7, r3
 8003d22:	2201      	movs	r2, #1
 8003d24:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003d26:	4b9f      	ldr	r3, [pc, #636]	; (8003fa4 <HAL_RCC_OscConfig+0x608>)
 8003d28:	681a      	ldr	r2, [r3, #0]
 8003d2a:	2380      	movs	r3, #128	; 0x80
 8003d2c:	005b      	lsls	r3, r3, #1
 8003d2e:	4013      	ands	r3, r2
 8003d30:	d11a      	bne.n	8003d68 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003d32:	4b9c      	ldr	r3, [pc, #624]	; (8003fa4 <HAL_RCC_OscConfig+0x608>)
 8003d34:	681a      	ldr	r2, [r3, #0]
 8003d36:	4b9b      	ldr	r3, [pc, #620]	; (8003fa4 <HAL_RCC_OscConfig+0x608>)
 8003d38:	2180      	movs	r1, #128	; 0x80
 8003d3a:	0049      	lsls	r1, r1, #1
 8003d3c:	430a      	orrs	r2, r1
 8003d3e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8003d40:	f7fe f882 	bl	8001e48 <HAL_GetTick>
 8003d44:	0003      	movs	r3, r0
 8003d46:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003d48:	e008      	b.n	8003d5c <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d4a:	f7fe f87d 	bl	8001e48 <HAL_GetTick>
 8003d4e:	0002      	movs	r2, r0
 8003d50:	693b      	ldr	r3, [r7, #16]
 8003d52:	1ad3      	subs	r3, r2, r3
 8003d54:	2b02      	cmp	r3, #2
 8003d56:	d901      	bls.n	8003d5c <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8003d58:	2303      	movs	r3, #3
 8003d5a:	e11c      	b.n	8003f96 <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003d5c:	4b91      	ldr	r3, [pc, #580]	; (8003fa4 <HAL_RCC_OscConfig+0x608>)
 8003d5e:	681a      	ldr	r2, [r3, #0]
 8003d60:	2380      	movs	r3, #128	; 0x80
 8003d62:	005b      	lsls	r3, r3, #1
 8003d64:	4013      	ands	r3, r2
 8003d66:	d0f0      	beq.n	8003d4a <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	689b      	ldr	r3, [r3, #8]
 8003d6c:	2b01      	cmp	r3, #1
 8003d6e:	d106      	bne.n	8003d7e <HAL_RCC_OscConfig+0x3e2>
 8003d70:	4b8b      	ldr	r3, [pc, #556]	; (8003fa0 <HAL_RCC_OscConfig+0x604>)
 8003d72:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003d74:	4b8a      	ldr	r3, [pc, #552]	; (8003fa0 <HAL_RCC_OscConfig+0x604>)
 8003d76:	2101      	movs	r1, #1
 8003d78:	430a      	orrs	r2, r1
 8003d7a:	65da      	str	r2, [r3, #92]	; 0x5c
 8003d7c:	e01c      	b.n	8003db8 <HAL_RCC_OscConfig+0x41c>
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	689b      	ldr	r3, [r3, #8]
 8003d82:	2b05      	cmp	r3, #5
 8003d84:	d10c      	bne.n	8003da0 <HAL_RCC_OscConfig+0x404>
 8003d86:	4b86      	ldr	r3, [pc, #536]	; (8003fa0 <HAL_RCC_OscConfig+0x604>)
 8003d88:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003d8a:	4b85      	ldr	r3, [pc, #532]	; (8003fa0 <HAL_RCC_OscConfig+0x604>)
 8003d8c:	2104      	movs	r1, #4
 8003d8e:	430a      	orrs	r2, r1
 8003d90:	65da      	str	r2, [r3, #92]	; 0x5c
 8003d92:	4b83      	ldr	r3, [pc, #524]	; (8003fa0 <HAL_RCC_OscConfig+0x604>)
 8003d94:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003d96:	4b82      	ldr	r3, [pc, #520]	; (8003fa0 <HAL_RCC_OscConfig+0x604>)
 8003d98:	2101      	movs	r1, #1
 8003d9a:	430a      	orrs	r2, r1
 8003d9c:	65da      	str	r2, [r3, #92]	; 0x5c
 8003d9e:	e00b      	b.n	8003db8 <HAL_RCC_OscConfig+0x41c>
 8003da0:	4b7f      	ldr	r3, [pc, #508]	; (8003fa0 <HAL_RCC_OscConfig+0x604>)
 8003da2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003da4:	4b7e      	ldr	r3, [pc, #504]	; (8003fa0 <HAL_RCC_OscConfig+0x604>)
 8003da6:	2101      	movs	r1, #1
 8003da8:	438a      	bics	r2, r1
 8003daa:	65da      	str	r2, [r3, #92]	; 0x5c
 8003dac:	4b7c      	ldr	r3, [pc, #496]	; (8003fa0 <HAL_RCC_OscConfig+0x604>)
 8003dae:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003db0:	4b7b      	ldr	r3, [pc, #492]	; (8003fa0 <HAL_RCC_OscConfig+0x604>)
 8003db2:	2104      	movs	r1, #4
 8003db4:	438a      	bics	r2, r1
 8003db6:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	689b      	ldr	r3, [r3, #8]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d014      	beq.n	8003dea <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dc0:	f7fe f842 	bl	8001e48 <HAL_GetTick>
 8003dc4:	0003      	movs	r3, r0
 8003dc6:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003dc8:	e009      	b.n	8003dde <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003dca:	f7fe f83d 	bl	8001e48 <HAL_GetTick>
 8003dce:	0002      	movs	r2, r0
 8003dd0:	693b      	ldr	r3, [r7, #16]
 8003dd2:	1ad3      	subs	r3, r2, r3
 8003dd4:	4a74      	ldr	r2, [pc, #464]	; (8003fa8 <HAL_RCC_OscConfig+0x60c>)
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	d901      	bls.n	8003dde <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8003dda:	2303      	movs	r3, #3
 8003ddc:	e0db      	b.n	8003f96 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003dde:	4b70      	ldr	r3, [pc, #448]	; (8003fa0 <HAL_RCC_OscConfig+0x604>)
 8003de0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003de2:	2202      	movs	r2, #2
 8003de4:	4013      	ands	r3, r2
 8003de6:	d0f0      	beq.n	8003dca <HAL_RCC_OscConfig+0x42e>
 8003de8:	e013      	b.n	8003e12 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dea:	f7fe f82d 	bl	8001e48 <HAL_GetTick>
 8003dee:	0003      	movs	r3, r0
 8003df0:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003df2:	e009      	b.n	8003e08 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003df4:	f7fe f828 	bl	8001e48 <HAL_GetTick>
 8003df8:	0002      	movs	r2, r0
 8003dfa:	693b      	ldr	r3, [r7, #16]
 8003dfc:	1ad3      	subs	r3, r2, r3
 8003dfe:	4a6a      	ldr	r2, [pc, #424]	; (8003fa8 <HAL_RCC_OscConfig+0x60c>)
 8003e00:	4293      	cmp	r3, r2
 8003e02:	d901      	bls.n	8003e08 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8003e04:	2303      	movs	r3, #3
 8003e06:	e0c6      	b.n	8003f96 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003e08:	4b65      	ldr	r3, [pc, #404]	; (8003fa0 <HAL_RCC_OscConfig+0x604>)
 8003e0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e0c:	2202      	movs	r2, #2
 8003e0e:	4013      	ands	r3, r2
 8003e10:	d1f0      	bne.n	8003df4 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8003e12:	231f      	movs	r3, #31
 8003e14:	18fb      	adds	r3, r7, r3
 8003e16:	781b      	ldrb	r3, [r3, #0]
 8003e18:	2b01      	cmp	r3, #1
 8003e1a:	d105      	bne.n	8003e28 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8003e1c:	4b60      	ldr	r3, [pc, #384]	; (8003fa0 <HAL_RCC_OscConfig+0x604>)
 8003e1e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003e20:	4b5f      	ldr	r3, [pc, #380]	; (8003fa0 <HAL_RCC_OscConfig+0x604>)
 8003e22:	4962      	ldr	r1, [pc, #392]	; (8003fac <HAL_RCC_OscConfig+0x610>)
 8003e24:	400a      	ands	r2, r1
 8003e26:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	69db      	ldr	r3, [r3, #28]
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d100      	bne.n	8003e32 <HAL_RCC_OscConfig+0x496>
 8003e30:	e0b0      	b.n	8003f94 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003e32:	4b5b      	ldr	r3, [pc, #364]	; (8003fa0 <HAL_RCC_OscConfig+0x604>)
 8003e34:	689b      	ldr	r3, [r3, #8]
 8003e36:	2238      	movs	r2, #56	; 0x38
 8003e38:	4013      	ands	r3, r2
 8003e3a:	2b10      	cmp	r3, #16
 8003e3c:	d100      	bne.n	8003e40 <HAL_RCC_OscConfig+0x4a4>
 8003e3e:	e078      	b.n	8003f32 <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	69db      	ldr	r3, [r3, #28]
 8003e44:	2b02      	cmp	r3, #2
 8003e46:	d153      	bne.n	8003ef0 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e48:	4b55      	ldr	r3, [pc, #340]	; (8003fa0 <HAL_RCC_OscConfig+0x604>)
 8003e4a:	681a      	ldr	r2, [r3, #0]
 8003e4c:	4b54      	ldr	r3, [pc, #336]	; (8003fa0 <HAL_RCC_OscConfig+0x604>)
 8003e4e:	4958      	ldr	r1, [pc, #352]	; (8003fb0 <HAL_RCC_OscConfig+0x614>)
 8003e50:	400a      	ands	r2, r1
 8003e52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e54:	f7fd fff8 	bl	8001e48 <HAL_GetTick>
 8003e58:	0003      	movs	r3, r0
 8003e5a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e5c:	e008      	b.n	8003e70 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e5e:	f7fd fff3 	bl	8001e48 <HAL_GetTick>
 8003e62:	0002      	movs	r2, r0
 8003e64:	693b      	ldr	r3, [r7, #16]
 8003e66:	1ad3      	subs	r3, r2, r3
 8003e68:	2b02      	cmp	r3, #2
 8003e6a:	d901      	bls.n	8003e70 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8003e6c:	2303      	movs	r3, #3
 8003e6e:	e092      	b.n	8003f96 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e70:	4b4b      	ldr	r3, [pc, #300]	; (8003fa0 <HAL_RCC_OscConfig+0x604>)
 8003e72:	681a      	ldr	r2, [r3, #0]
 8003e74:	2380      	movs	r3, #128	; 0x80
 8003e76:	049b      	lsls	r3, r3, #18
 8003e78:	4013      	ands	r3, r2
 8003e7a:	d1f0      	bne.n	8003e5e <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003e7c:	4b48      	ldr	r3, [pc, #288]	; (8003fa0 <HAL_RCC_OscConfig+0x604>)
 8003e7e:	68db      	ldr	r3, [r3, #12]
 8003e80:	4a4c      	ldr	r2, [pc, #304]	; (8003fb4 <HAL_RCC_OscConfig+0x618>)
 8003e82:	4013      	ands	r3, r2
 8003e84:	0019      	movs	r1, r3
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6a1a      	ldr	r2, [r3, #32]
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e8e:	431a      	orrs	r2, r3
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e94:	021b      	lsls	r3, r3, #8
 8003e96:	431a      	orrs	r2, r3
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e9c:	431a      	orrs	r2, r3
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ea2:	431a      	orrs	r2, r3
 8003ea4:	4b3e      	ldr	r3, [pc, #248]	; (8003fa0 <HAL_RCC_OscConfig+0x604>)
 8003ea6:	430a      	orrs	r2, r1
 8003ea8:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003eaa:	4b3d      	ldr	r3, [pc, #244]	; (8003fa0 <HAL_RCC_OscConfig+0x604>)
 8003eac:	681a      	ldr	r2, [r3, #0]
 8003eae:	4b3c      	ldr	r3, [pc, #240]	; (8003fa0 <HAL_RCC_OscConfig+0x604>)
 8003eb0:	2180      	movs	r1, #128	; 0x80
 8003eb2:	0449      	lsls	r1, r1, #17
 8003eb4:	430a      	orrs	r2, r1
 8003eb6:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8003eb8:	4b39      	ldr	r3, [pc, #228]	; (8003fa0 <HAL_RCC_OscConfig+0x604>)
 8003eba:	68da      	ldr	r2, [r3, #12]
 8003ebc:	4b38      	ldr	r3, [pc, #224]	; (8003fa0 <HAL_RCC_OscConfig+0x604>)
 8003ebe:	2180      	movs	r1, #128	; 0x80
 8003ec0:	0549      	lsls	r1, r1, #21
 8003ec2:	430a      	orrs	r2, r1
 8003ec4:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ec6:	f7fd ffbf 	bl	8001e48 <HAL_GetTick>
 8003eca:	0003      	movs	r3, r0
 8003ecc:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ece:	e008      	b.n	8003ee2 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ed0:	f7fd ffba 	bl	8001e48 <HAL_GetTick>
 8003ed4:	0002      	movs	r2, r0
 8003ed6:	693b      	ldr	r3, [r7, #16]
 8003ed8:	1ad3      	subs	r3, r2, r3
 8003eda:	2b02      	cmp	r3, #2
 8003edc:	d901      	bls.n	8003ee2 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8003ede:	2303      	movs	r3, #3
 8003ee0:	e059      	b.n	8003f96 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ee2:	4b2f      	ldr	r3, [pc, #188]	; (8003fa0 <HAL_RCC_OscConfig+0x604>)
 8003ee4:	681a      	ldr	r2, [r3, #0]
 8003ee6:	2380      	movs	r3, #128	; 0x80
 8003ee8:	049b      	lsls	r3, r3, #18
 8003eea:	4013      	ands	r3, r2
 8003eec:	d0f0      	beq.n	8003ed0 <HAL_RCC_OscConfig+0x534>
 8003eee:	e051      	b.n	8003f94 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ef0:	4b2b      	ldr	r3, [pc, #172]	; (8003fa0 <HAL_RCC_OscConfig+0x604>)
 8003ef2:	681a      	ldr	r2, [r3, #0]
 8003ef4:	4b2a      	ldr	r3, [pc, #168]	; (8003fa0 <HAL_RCC_OscConfig+0x604>)
 8003ef6:	492e      	ldr	r1, [pc, #184]	; (8003fb0 <HAL_RCC_OscConfig+0x614>)
 8003ef8:	400a      	ands	r2, r1
 8003efa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003efc:	f7fd ffa4 	bl	8001e48 <HAL_GetTick>
 8003f00:	0003      	movs	r3, r0
 8003f02:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003f04:	e008      	b.n	8003f18 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f06:	f7fd ff9f 	bl	8001e48 <HAL_GetTick>
 8003f0a:	0002      	movs	r2, r0
 8003f0c:	693b      	ldr	r3, [r7, #16]
 8003f0e:	1ad3      	subs	r3, r2, r3
 8003f10:	2b02      	cmp	r3, #2
 8003f12:	d901      	bls.n	8003f18 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8003f14:	2303      	movs	r3, #3
 8003f16:	e03e      	b.n	8003f96 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003f18:	4b21      	ldr	r3, [pc, #132]	; (8003fa0 <HAL_RCC_OscConfig+0x604>)
 8003f1a:	681a      	ldr	r2, [r3, #0]
 8003f1c:	2380      	movs	r3, #128	; 0x80
 8003f1e:	049b      	lsls	r3, r3, #18
 8003f20:	4013      	ands	r3, r2
 8003f22:	d1f0      	bne.n	8003f06 <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8003f24:	4b1e      	ldr	r3, [pc, #120]	; (8003fa0 <HAL_RCC_OscConfig+0x604>)
 8003f26:	68da      	ldr	r2, [r3, #12]
 8003f28:	4b1d      	ldr	r3, [pc, #116]	; (8003fa0 <HAL_RCC_OscConfig+0x604>)
 8003f2a:	4923      	ldr	r1, [pc, #140]	; (8003fb8 <HAL_RCC_OscConfig+0x61c>)
 8003f2c:	400a      	ands	r2, r1
 8003f2e:	60da      	str	r2, [r3, #12]
 8003f30:	e030      	b.n	8003f94 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	69db      	ldr	r3, [r3, #28]
 8003f36:	2b01      	cmp	r3, #1
 8003f38:	d101      	bne.n	8003f3e <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 8003f3a:	2301      	movs	r3, #1
 8003f3c:	e02b      	b.n	8003f96 <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8003f3e:	4b18      	ldr	r3, [pc, #96]	; (8003fa0 <HAL_RCC_OscConfig+0x604>)
 8003f40:	68db      	ldr	r3, [r3, #12]
 8003f42:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f44:	697b      	ldr	r3, [r7, #20]
 8003f46:	2203      	movs	r2, #3
 8003f48:	401a      	ands	r2, r3
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6a1b      	ldr	r3, [r3, #32]
 8003f4e:	429a      	cmp	r2, r3
 8003f50:	d11e      	bne.n	8003f90 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003f52:	697b      	ldr	r3, [r7, #20]
 8003f54:	2270      	movs	r2, #112	; 0x70
 8003f56:	401a      	ands	r2, r3
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f5c:	429a      	cmp	r2, r3
 8003f5e:	d117      	bne.n	8003f90 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003f60:	697a      	ldr	r2, [r7, #20]
 8003f62:	23fe      	movs	r3, #254	; 0xfe
 8003f64:	01db      	lsls	r3, r3, #7
 8003f66:	401a      	ands	r2, r3
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f6c:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003f6e:	429a      	cmp	r2, r3
 8003f70:	d10e      	bne.n	8003f90 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003f72:	697a      	ldr	r2, [r7, #20]
 8003f74:	23f8      	movs	r3, #248	; 0xf8
 8003f76:	039b      	lsls	r3, r3, #14
 8003f78:	401a      	ands	r2, r3
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003f7e:	429a      	cmp	r2, r3
 8003f80:	d106      	bne.n	8003f90 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8003f82:	697b      	ldr	r3, [r7, #20]
 8003f84:	0f5b      	lsrs	r3, r3, #29
 8003f86:	075a      	lsls	r2, r3, #29
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003f8c:	429a      	cmp	r2, r3
 8003f8e:	d001      	beq.n	8003f94 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 8003f90:	2301      	movs	r3, #1
 8003f92:	e000      	b.n	8003f96 <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8003f94:	2300      	movs	r3, #0
}
 8003f96:	0018      	movs	r0, r3
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	b008      	add	sp, #32
 8003f9c:	bd80      	pop	{r7, pc}
 8003f9e:	46c0      	nop			; (mov r8, r8)
 8003fa0:	40021000 	.word	0x40021000
 8003fa4:	40007000 	.word	0x40007000
 8003fa8:	00001388 	.word	0x00001388
 8003fac:	efffffff 	.word	0xefffffff
 8003fb0:	feffffff 	.word	0xfeffffff
 8003fb4:	1fc1808c 	.word	0x1fc1808c
 8003fb8:	effefffc 	.word	0xeffefffc

08003fbc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b084      	sub	sp, #16
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
 8003fc4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d101      	bne.n	8003fd0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003fcc:	2301      	movs	r3, #1
 8003fce:	e0e9      	b.n	80041a4 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003fd0:	4b76      	ldr	r3, [pc, #472]	; (80041ac <HAL_RCC_ClockConfig+0x1f0>)
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	2207      	movs	r2, #7
 8003fd6:	4013      	ands	r3, r2
 8003fd8:	683a      	ldr	r2, [r7, #0]
 8003fda:	429a      	cmp	r2, r3
 8003fdc:	d91e      	bls.n	800401c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fde:	4b73      	ldr	r3, [pc, #460]	; (80041ac <HAL_RCC_ClockConfig+0x1f0>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	2207      	movs	r2, #7
 8003fe4:	4393      	bics	r3, r2
 8003fe6:	0019      	movs	r1, r3
 8003fe8:	4b70      	ldr	r3, [pc, #448]	; (80041ac <HAL_RCC_ClockConfig+0x1f0>)
 8003fea:	683a      	ldr	r2, [r7, #0]
 8003fec:	430a      	orrs	r2, r1
 8003fee:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003ff0:	f7fd ff2a 	bl	8001e48 <HAL_GetTick>
 8003ff4:	0003      	movs	r3, r0
 8003ff6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003ff8:	e009      	b.n	800400e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ffa:	f7fd ff25 	bl	8001e48 <HAL_GetTick>
 8003ffe:	0002      	movs	r2, r0
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	1ad3      	subs	r3, r2, r3
 8004004:	4a6a      	ldr	r2, [pc, #424]	; (80041b0 <HAL_RCC_ClockConfig+0x1f4>)
 8004006:	4293      	cmp	r3, r2
 8004008:	d901      	bls.n	800400e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800400a:	2303      	movs	r3, #3
 800400c:	e0ca      	b.n	80041a4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800400e:	4b67      	ldr	r3, [pc, #412]	; (80041ac <HAL_RCC_ClockConfig+0x1f0>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	2207      	movs	r2, #7
 8004014:	4013      	ands	r3, r2
 8004016:	683a      	ldr	r2, [r7, #0]
 8004018:	429a      	cmp	r2, r3
 800401a:	d1ee      	bne.n	8003ffa <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	2202      	movs	r2, #2
 8004022:	4013      	ands	r3, r2
 8004024:	d015      	beq.n	8004052 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	2204      	movs	r2, #4
 800402c:	4013      	ands	r3, r2
 800402e:	d006      	beq.n	800403e <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8004030:	4b60      	ldr	r3, [pc, #384]	; (80041b4 <HAL_RCC_ClockConfig+0x1f8>)
 8004032:	689a      	ldr	r2, [r3, #8]
 8004034:	4b5f      	ldr	r3, [pc, #380]	; (80041b4 <HAL_RCC_ClockConfig+0x1f8>)
 8004036:	21e0      	movs	r1, #224	; 0xe0
 8004038:	01c9      	lsls	r1, r1, #7
 800403a:	430a      	orrs	r2, r1
 800403c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800403e:	4b5d      	ldr	r3, [pc, #372]	; (80041b4 <HAL_RCC_ClockConfig+0x1f8>)
 8004040:	689b      	ldr	r3, [r3, #8]
 8004042:	4a5d      	ldr	r2, [pc, #372]	; (80041b8 <HAL_RCC_ClockConfig+0x1fc>)
 8004044:	4013      	ands	r3, r2
 8004046:	0019      	movs	r1, r3
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	689a      	ldr	r2, [r3, #8]
 800404c:	4b59      	ldr	r3, [pc, #356]	; (80041b4 <HAL_RCC_ClockConfig+0x1f8>)
 800404e:	430a      	orrs	r2, r1
 8004050:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	2201      	movs	r2, #1
 8004058:	4013      	ands	r3, r2
 800405a:	d057      	beq.n	800410c <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	685b      	ldr	r3, [r3, #4]
 8004060:	2b01      	cmp	r3, #1
 8004062:	d107      	bne.n	8004074 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004064:	4b53      	ldr	r3, [pc, #332]	; (80041b4 <HAL_RCC_ClockConfig+0x1f8>)
 8004066:	681a      	ldr	r2, [r3, #0]
 8004068:	2380      	movs	r3, #128	; 0x80
 800406a:	029b      	lsls	r3, r3, #10
 800406c:	4013      	ands	r3, r2
 800406e:	d12b      	bne.n	80040c8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004070:	2301      	movs	r3, #1
 8004072:	e097      	b.n	80041a4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	685b      	ldr	r3, [r3, #4]
 8004078:	2b02      	cmp	r3, #2
 800407a:	d107      	bne.n	800408c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800407c:	4b4d      	ldr	r3, [pc, #308]	; (80041b4 <HAL_RCC_ClockConfig+0x1f8>)
 800407e:	681a      	ldr	r2, [r3, #0]
 8004080:	2380      	movs	r3, #128	; 0x80
 8004082:	049b      	lsls	r3, r3, #18
 8004084:	4013      	ands	r3, r2
 8004086:	d11f      	bne.n	80040c8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004088:	2301      	movs	r3, #1
 800408a:	e08b      	b.n	80041a4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	685b      	ldr	r3, [r3, #4]
 8004090:	2b00      	cmp	r3, #0
 8004092:	d107      	bne.n	80040a4 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004094:	4b47      	ldr	r3, [pc, #284]	; (80041b4 <HAL_RCC_ClockConfig+0x1f8>)
 8004096:	681a      	ldr	r2, [r3, #0]
 8004098:	2380      	movs	r3, #128	; 0x80
 800409a:	00db      	lsls	r3, r3, #3
 800409c:	4013      	ands	r3, r2
 800409e:	d113      	bne.n	80040c8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80040a0:	2301      	movs	r3, #1
 80040a2:	e07f      	b.n	80041a4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	2b03      	cmp	r3, #3
 80040aa:	d106      	bne.n	80040ba <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80040ac:	4b41      	ldr	r3, [pc, #260]	; (80041b4 <HAL_RCC_ClockConfig+0x1f8>)
 80040ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80040b0:	2202      	movs	r2, #2
 80040b2:	4013      	ands	r3, r2
 80040b4:	d108      	bne.n	80040c8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80040b6:	2301      	movs	r3, #1
 80040b8:	e074      	b.n	80041a4 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80040ba:	4b3e      	ldr	r3, [pc, #248]	; (80041b4 <HAL_RCC_ClockConfig+0x1f8>)
 80040bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040be:	2202      	movs	r2, #2
 80040c0:	4013      	ands	r3, r2
 80040c2:	d101      	bne.n	80040c8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80040c4:	2301      	movs	r3, #1
 80040c6:	e06d      	b.n	80041a4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80040c8:	4b3a      	ldr	r3, [pc, #232]	; (80041b4 <HAL_RCC_ClockConfig+0x1f8>)
 80040ca:	689b      	ldr	r3, [r3, #8]
 80040cc:	2207      	movs	r2, #7
 80040ce:	4393      	bics	r3, r2
 80040d0:	0019      	movs	r1, r3
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	685a      	ldr	r2, [r3, #4]
 80040d6:	4b37      	ldr	r3, [pc, #220]	; (80041b4 <HAL_RCC_ClockConfig+0x1f8>)
 80040d8:	430a      	orrs	r2, r1
 80040da:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80040dc:	f7fd feb4 	bl	8001e48 <HAL_GetTick>
 80040e0:	0003      	movs	r3, r0
 80040e2:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040e4:	e009      	b.n	80040fa <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80040e6:	f7fd feaf 	bl	8001e48 <HAL_GetTick>
 80040ea:	0002      	movs	r2, r0
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	1ad3      	subs	r3, r2, r3
 80040f0:	4a2f      	ldr	r2, [pc, #188]	; (80041b0 <HAL_RCC_ClockConfig+0x1f4>)
 80040f2:	4293      	cmp	r3, r2
 80040f4:	d901      	bls.n	80040fa <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80040f6:	2303      	movs	r3, #3
 80040f8:	e054      	b.n	80041a4 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040fa:	4b2e      	ldr	r3, [pc, #184]	; (80041b4 <HAL_RCC_ClockConfig+0x1f8>)
 80040fc:	689b      	ldr	r3, [r3, #8]
 80040fe:	2238      	movs	r2, #56	; 0x38
 8004100:	401a      	ands	r2, r3
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	685b      	ldr	r3, [r3, #4]
 8004106:	00db      	lsls	r3, r3, #3
 8004108:	429a      	cmp	r2, r3
 800410a:	d1ec      	bne.n	80040e6 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800410c:	4b27      	ldr	r3, [pc, #156]	; (80041ac <HAL_RCC_ClockConfig+0x1f0>)
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	2207      	movs	r2, #7
 8004112:	4013      	ands	r3, r2
 8004114:	683a      	ldr	r2, [r7, #0]
 8004116:	429a      	cmp	r2, r3
 8004118:	d21e      	bcs.n	8004158 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800411a:	4b24      	ldr	r3, [pc, #144]	; (80041ac <HAL_RCC_ClockConfig+0x1f0>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	2207      	movs	r2, #7
 8004120:	4393      	bics	r3, r2
 8004122:	0019      	movs	r1, r3
 8004124:	4b21      	ldr	r3, [pc, #132]	; (80041ac <HAL_RCC_ClockConfig+0x1f0>)
 8004126:	683a      	ldr	r2, [r7, #0]
 8004128:	430a      	orrs	r2, r1
 800412a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800412c:	f7fd fe8c 	bl	8001e48 <HAL_GetTick>
 8004130:	0003      	movs	r3, r0
 8004132:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004134:	e009      	b.n	800414a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004136:	f7fd fe87 	bl	8001e48 <HAL_GetTick>
 800413a:	0002      	movs	r2, r0
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	1ad3      	subs	r3, r2, r3
 8004140:	4a1b      	ldr	r2, [pc, #108]	; (80041b0 <HAL_RCC_ClockConfig+0x1f4>)
 8004142:	4293      	cmp	r3, r2
 8004144:	d901      	bls.n	800414a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8004146:	2303      	movs	r3, #3
 8004148:	e02c      	b.n	80041a4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800414a:	4b18      	ldr	r3, [pc, #96]	; (80041ac <HAL_RCC_ClockConfig+0x1f0>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	2207      	movs	r2, #7
 8004150:	4013      	ands	r3, r2
 8004152:	683a      	ldr	r2, [r7, #0]
 8004154:	429a      	cmp	r2, r3
 8004156:	d1ee      	bne.n	8004136 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	2204      	movs	r2, #4
 800415e:	4013      	ands	r3, r2
 8004160:	d009      	beq.n	8004176 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8004162:	4b14      	ldr	r3, [pc, #80]	; (80041b4 <HAL_RCC_ClockConfig+0x1f8>)
 8004164:	689b      	ldr	r3, [r3, #8]
 8004166:	4a15      	ldr	r2, [pc, #84]	; (80041bc <HAL_RCC_ClockConfig+0x200>)
 8004168:	4013      	ands	r3, r2
 800416a:	0019      	movs	r1, r3
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	68da      	ldr	r2, [r3, #12]
 8004170:	4b10      	ldr	r3, [pc, #64]	; (80041b4 <HAL_RCC_ClockConfig+0x1f8>)
 8004172:	430a      	orrs	r2, r1
 8004174:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8004176:	f000 f829 	bl	80041cc <HAL_RCC_GetSysClockFreq>
 800417a:	0001      	movs	r1, r0
 800417c:	4b0d      	ldr	r3, [pc, #52]	; (80041b4 <HAL_RCC_ClockConfig+0x1f8>)
 800417e:	689b      	ldr	r3, [r3, #8]
 8004180:	0a1b      	lsrs	r3, r3, #8
 8004182:	220f      	movs	r2, #15
 8004184:	401a      	ands	r2, r3
 8004186:	4b0e      	ldr	r3, [pc, #56]	; (80041c0 <HAL_RCC_ClockConfig+0x204>)
 8004188:	0092      	lsls	r2, r2, #2
 800418a:	58d3      	ldr	r3, [r2, r3]
 800418c:	221f      	movs	r2, #31
 800418e:	4013      	ands	r3, r2
 8004190:	000a      	movs	r2, r1
 8004192:	40da      	lsrs	r2, r3
 8004194:	4b0b      	ldr	r3, [pc, #44]	; (80041c4 <HAL_RCC_ClockConfig+0x208>)
 8004196:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004198:	4b0b      	ldr	r3, [pc, #44]	; (80041c8 <HAL_RCC_ClockConfig+0x20c>)
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	0018      	movs	r0, r3
 800419e:	f7fd facd 	bl	800173c <HAL_InitTick>
 80041a2:	0003      	movs	r3, r0
}
 80041a4:	0018      	movs	r0, r3
 80041a6:	46bd      	mov	sp, r7
 80041a8:	b004      	add	sp, #16
 80041aa:	bd80      	pop	{r7, pc}
 80041ac:	40022000 	.word	0x40022000
 80041b0:	00001388 	.word	0x00001388
 80041b4:	40021000 	.word	0x40021000
 80041b8:	fffff0ff 	.word	0xfffff0ff
 80041bc:	ffff8fff 	.word	0xffff8fff
 80041c0:	0800a3a8 	.word	0x0800a3a8
 80041c4:	20000000 	.word	0x20000000
 80041c8:	20000004 	.word	0x20000004

080041cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80041cc:	b580      	push	{r7, lr}
 80041ce:	b086      	sub	sp, #24
 80041d0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80041d2:	4b3c      	ldr	r3, [pc, #240]	; (80042c4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80041d4:	689b      	ldr	r3, [r3, #8]
 80041d6:	2238      	movs	r2, #56	; 0x38
 80041d8:	4013      	ands	r3, r2
 80041da:	d10f      	bne.n	80041fc <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80041dc:	4b39      	ldr	r3, [pc, #228]	; (80042c4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	0adb      	lsrs	r3, r3, #11
 80041e2:	2207      	movs	r2, #7
 80041e4:	4013      	ands	r3, r2
 80041e6:	2201      	movs	r2, #1
 80041e8:	409a      	lsls	r2, r3
 80041ea:	0013      	movs	r3, r2
 80041ec:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80041ee:	6839      	ldr	r1, [r7, #0]
 80041f0:	4835      	ldr	r0, [pc, #212]	; (80042c8 <HAL_RCC_GetSysClockFreq+0xfc>)
 80041f2:	f7fb ff89 	bl	8000108 <__udivsi3>
 80041f6:	0003      	movs	r3, r0
 80041f8:	613b      	str	r3, [r7, #16]
 80041fa:	e05d      	b.n	80042b8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80041fc:	4b31      	ldr	r3, [pc, #196]	; (80042c4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80041fe:	689b      	ldr	r3, [r3, #8]
 8004200:	2238      	movs	r2, #56	; 0x38
 8004202:	4013      	ands	r3, r2
 8004204:	2b08      	cmp	r3, #8
 8004206:	d102      	bne.n	800420e <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004208:	4b30      	ldr	r3, [pc, #192]	; (80042cc <HAL_RCC_GetSysClockFreq+0x100>)
 800420a:	613b      	str	r3, [r7, #16]
 800420c:	e054      	b.n	80042b8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800420e:	4b2d      	ldr	r3, [pc, #180]	; (80042c4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004210:	689b      	ldr	r3, [r3, #8]
 8004212:	2238      	movs	r2, #56	; 0x38
 8004214:	4013      	ands	r3, r2
 8004216:	2b10      	cmp	r3, #16
 8004218:	d138      	bne.n	800428c <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800421a:	4b2a      	ldr	r3, [pc, #168]	; (80042c4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800421c:	68db      	ldr	r3, [r3, #12]
 800421e:	2203      	movs	r2, #3
 8004220:	4013      	ands	r3, r2
 8004222:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004224:	4b27      	ldr	r3, [pc, #156]	; (80042c4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004226:	68db      	ldr	r3, [r3, #12]
 8004228:	091b      	lsrs	r3, r3, #4
 800422a:	2207      	movs	r2, #7
 800422c:	4013      	ands	r3, r2
 800422e:	3301      	adds	r3, #1
 8004230:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	2b03      	cmp	r3, #3
 8004236:	d10d      	bne.n	8004254 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004238:	68b9      	ldr	r1, [r7, #8]
 800423a:	4824      	ldr	r0, [pc, #144]	; (80042cc <HAL_RCC_GetSysClockFreq+0x100>)
 800423c:	f7fb ff64 	bl	8000108 <__udivsi3>
 8004240:	0003      	movs	r3, r0
 8004242:	0019      	movs	r1, r3
 8004244:	4b1f      	ldr	r3, [pc, #124]	; (80042c4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004246:	68db      	ldr	r3, [r3, #12]
 8004248:	0a1b      	lsrs	r3, r3, #8
 800424a:	227f      	movs	r2, #127	; 0x7f
 800424c:	4013      	ands	r3, r2
 800424e:	434b      	muls	r3, r1
 8004250:	617b      	str	r3, [r7, #20]
        break;
 8004252:	e00d      	b.n	8004270 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8004254:	68b9      	ldr	r1, [r7, #8]
 8004256:	481c      	ldr	r0, [pc, #112]	; (80042c8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8004258:	f7fb ff56 	bl	8000108 <__udivsi3>
 800425c:	0003      	movs	r3, r0
 800425e:	0019      	movs	r1, r3
 8004260:	4b18      	ldr	r3, [pc, #96]	; (80042c4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004262:	68db      	ldr	r3, [r3, #12]
 8004264:	0a1b      	lsrs	r3, r3, #8
 8004266:	227f      	movs	r2, #127	; 0x7f
 8004268:	4013      	ands	r3, r2
 800426a:	434b      	muls	r3, r1
 800426c:	617b      	str	r3, [r7, #20]
        break;
 800426e:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8004270:	4b14      	ldr	r3, [pc, #80]	; (80042c4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004272:	68db      	ldr	r3, [r3, #12]
 8004274:	0f5b      	lsrs	r3, r3, #29
 8004276:	2207      	movs	r2, #7
 8004278:	4013      	ands	r3, r2
 800427a:	3301      	adds	r3, #1
 800427c:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800427e:	6879      	ldr	r1, [r7, #4]
 8004280:	6978      	ldr	r0, [r7, #20]
 8004282:	f7fb ff41 	bl	8000108 <__udivsi3>
 8004286:	0003      	movs	r3, r0
 8004288:	613b      	str	r3, [r7, #16]
 800428a:	e015      	b.n	80042b8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800428c:	4b0d      	ldr	r3, [pc, #52]	; (80042c4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800428e:	689b      	ldr	r3, [r3, #8]
 8004290:	2238      	movs	r2, #56	; 0x38
 8004292:	4013      	ands	r3, r2
 8004294:	2b20      	cmp	r3, #32
 8004296:	d103      	bne.n	80042a0 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8004298:	2380      	movs	r3, #128	; 0x80
 800429a:	021b      	lsls	r3, r3, #8
 800429c:	613b      	str	r3, [r7, #16]
 800429e:	e00b      	b.n	80042b8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80042a0:	4b08      	ldr	r3, [pc, #32]	; (80042c4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80042a2:	689b      	ldr	r3, [r3, #8]
 80042a4:	2238      	movs	r2, #56	; 0x38
 80042a6:	4013      	ands	r3, r2
 80042a8:	2b18      	cmp	r3, #24
 80042aa:	d103      	bne.n	80042b4 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80042ac:	23fa      	movs	r3, #250	; 0xfa
 80042ae:	01db      	lsls	r3, r3, #7
 80042b0:	613b      	str	r3, [r7, #16]
 80042b2:	e001      	b.n	80042b8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80042b4:	2300      	movs	r3, #0
 80042b6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80042b8:	693b      	ldr	r3, [r7, #16]
}
 80042ba:	0018      	movs	r0, r3
 80042bc:	46bd      	mov	sp, r7
 80042be:	b006      	add	sp, #24
 80042c0:	bd80      	pop	{r7, pc}
 80042c2:	46c0      	nop			; (mov r8, r8)
 80042c4:	40021000 	.word	0x40021000
 80042c8:	00f42400 	.word	0x00f42400
 80042cc:	007a1200 	.word	0x007a1200

080042d0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80042d4:	4b02      	ldr	r3, [pc, #8]	; (80042e0 <HAL_RCC_GetHCLKFreq+0x10>)
 80042d6:	681b      	ldr	r3, [r3, #0]
}
 80042d8:	0018      	movs	r0, r3
 80042da:	46bd      	mov	sp, r7
 80042dc:	bd80      	pop	{r7, pc}
 80042de:	46c0      	nop			; (mov r8, r8)
 80042e0:	20000000 	.word	0x20000000

080042e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80042e4:	b5b0      	push	{r4, r5, r7, lr}
 80042e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80042e8:	f7ff fff2 	bl	80042d0 <HAL_RCC_GetHCLKFreq>
 80042ec:	0004      	movs	r4, r0
 80042ee:	f7ff fb49 	bl	8003984 <LL_RCC_GetAPB1Prescaler>
 80042f2:	0003      	movs	r3, r0
 80042f4:	0b1a      	lsrs	r2, r3, #12
 80042f6:	4b05      	ldr	r3, [pc, #20]	; (800430c <HAL_RCC_GetPCLK1Freq+0x28>)
 80042f8:	0092      	lsls	r2, r2, #2
 80042fa:	58d3      	ldr	r3, [r2, r3]
 80042fc:	221f      	movs	r2, #31
 80042fe:	4013      	ands	r3, r2
 8004300:	40dc      	lsrs	r4, r3
 8004302:	0023      	movs	r3, r4
}
 8004304:	0018      	movs	r0, r3
 8004306:	46bd      	mov	sp, r7
 8004308:	bdb0      	pop	{r4, r5, r7, pc}
 800430a:	46c0      	nop			; (mov r8, r8)
 800430c:	0800a3e8 	.word	0x0800a3e8

08004310 <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	b082      	sub	sp, #8
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
 8004318:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	2207      	movs	r2, #7
 800431e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004320:	4b0e      	ldr	r3, [pc, #56]	; (800435c <HAL_RCC_GetClockConfig+0x4c>)
 8004322:	689b      	ldr	r3, [r3, #8]
 8004324:	2207      	movs	r2, #7
 8004326:	401a      	ands	r2, r3
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800432c:	4b0b      	ldr	r3, [pc, #44]	; (800435c <HAL_RCC_GetClockConfig+0x4c>)
 800432e:	689a      	ldr	r2, [r3, #8]
 8004330:	23f0      	movs	r3, #240	; 0xf0
 8004332:	011b      	lsls	r3, r3, #4
 8004334:	401a      	ands	r2, r3
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);
 800433a:	4b08      	ldr	r3, [pc, #32]	; (800435c <HAL_RCC_GetClockConfig+0x4c>)
 800433c:	689a      	ldr	r2, [r3, #8]
 800433e:	23e0      	movs	r3, #224	; 0xe0
 8004340:	01db      	lsls	r3, r3, #7
 8004342:	401a      	ands	r2, r3
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	60da      	str	r2, [r3, #12]


  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004348:	4b05      	ldr	r3, [pc, #20]	; (8004360 <HAL_RCC_GetClockConfig+0x50>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	2207      	movs	r2, #7
 800434e:	401a      	ands	r2, r3
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	601a      	str	r2, [r3, #0]
}
 8004354:	46c0      	nop			; (mov r8, r8)
 8004356:	46bd      	mov	sp, r7
 8004358:	b002      	add	sp, #8
 800435a:	bd80      	pop	{r7, pc}
 800435c:	40021000 	.word	0x40021000
 8004360:	40022000 	.word	0x40022000

08004364 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004364:	b580      	push	{r7, lr}
 8004366:	b086      	sub	sp, #24
 8004368:	af00      	add	r7, sp, #0
 800436a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800436c:	2313      	movs	r3, #19
 800436e:	18fb      	adds	r3, r7, r3
 8004370:	2200      	movs	r2, #0
 8004372:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004374:	2312      	movs	r3, #18
 8004376:	18fb      	adds	r3, r7, r3
 8004378:	2200      	movs	r2, #0
 800437a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681a      	ldr	r2, [r3, #0]
 8004380:	2380      	movs	r3, #128	; 0x80
 8004382:	029b      	lsls	r3, r3, #10
 8004384:	4013      	ands	r3, r2
 8004386:	d100      	bne.n	800438a <HAL_RCCEx_PeriphCLKConfig+0x26>
 8004388:	e0a3      	b.n	80044d2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800438a:	2011      	movs	r0, #17
 800438c:	183b      	adds	r3, r7, r0
 800438e:	2200      	movs	r2, #0
 8004390:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004392:	4b86      	ldr	r3, [pc, #536]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8004394:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004396:	2380      	movs	r3, #128	; 0x80
 8004398:	055b      	lsls	r3, r3, #21
 800439a:	4013      	ands	r3, r2
 800439c:	d110      	bne.n	80043c0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800439e:	4b83      	ldr	r3, [pc, #524]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80043a0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80043a2:	4b82      	ldr	r3, [pc, #520]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80043a4:	2180      	movs	r1, #128	; 0x80
 80043a6:	0549      	lsls	r1, r1, #21
 80043a8:	430a      	orrs	r2, r1
 80043aa:	63da      	str	r2, [r3, #60]	; 0x3c
 80043ac:	4b7f      	ldr	r3, [pc, #508]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80043ae:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80043b0:	2380      	movs	r3, #128	; 0x80
 80043b2:	055b      	lsls	r3, r3, #21
 80043b4:	4013      	ands	r3, r2
 80043b6:	60bb      	str	r3, [r7, #8]
 80043b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80043ba:	183b      	adds	r3, r7, r0
 80043bc:	2201      	movs	r2, #1
 80043be:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80043c0:	4b7b      	ldr	r3, [pc, #492]	; (80045b0 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80043c2:	681a      	ldr	r2, [r3, #0]
 80043c4:	4b7a      	ldr	r3, [pc, #488]	; (80045b0 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80043c6:	2180      	movs	r1, #128	; 0x80
 80043c8:	0049      	lsls	r1, r1, #1
 80043ca:	430a      	orrs	r2, r1
 80043cc:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80043ce:	f7fd fd3b 	bl	8001e48 <HAL_GetTick>
 80043d2:	0003      	movs	r3, r0
 80043d4:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80043d6:	e00b      	b.n	80043f0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043d8:	f7fd fd36 	bl	8001e48 <HAL_GetTick>
 80043dc:	0002      	movs	r2, r0
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	1ad3      	subs	r3, r2, r3
 80043e2:	2b02      	cmp	r3, #2
 80043e4:	d904      	bls.n	80043f0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80043e6:	2313      	movs	r3, #19
 80043e8:	18fb      	adds	r3, r7, r3
 80043ea:	2203      	movs	r2, #3
 80043ec:	701a      	strb	r2, [r3, #0]
        break;
 80043ee:	e005      	b.n	80043fc <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80043f0:	4b6f      	ldr	r3, [pc, #444]	; (80045b0 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80043f2:	681a      	ldr	r2, [r3, #0]
 80043f4:	2380      	movs	r3, #128	; 0x80
 80043f6:	005b      	lsls	r3, r3, #1
 80043f8:	4013      	ands	r3, r2
 80043fa:	d0ed      	beq.n	80043d8 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80043fc:	2313      	movs	r3, #19
 80043fe:	18fb      	adds	r3, r7, r3
 8004400:	781b      	ldrb	r3, [r3, #0]
 8004402:	2b00      	cmp	r3, #0
 8004404:	d154      	bne.n	80044b0 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004406:	4b69      	ldr	r3, [pc, #420]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8004408:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800440a:	23c0      	movs	r3, #192	; 0xc0
 800440c:	009b      	lsls	r3, r3, #2
 800440e:	4013      	ands	r3, r2
 8004410:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004412:	697b      	ldr	r3, [r7, #20]
 8004414:	2b00      	cmp	r3, #0
 8004416:	d019      	beq.n	800444c <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	699b      	ldr	r3, [r3, #24]
 800441c:	697a      	ldr	r2, [r7, #20]
 800441e:	429a      	cmp	r2, r3
 8004420:	d014      	beq.n	800444c <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004422:	4b62      	ldr	r3, [pc, #392]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8004424:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004426:	4a63      	ldr	r2, [pc, #396]	; (80045b4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004428:	4013      	ands	r3, r2
 800442a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800442c:	4b5f      	ldr	r3, [pc, #380]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800442e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004430:	4b5e      	ldr	r3, [pc, #376]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8004432:	2180      	movs	r1, #128	; 0x80
 8004434:	0249      	lsls	r1, r1, #9
 8004436:	430a      	orrs	r2, r1
 8004438:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800443a:	4b5c      	ldr	r3, [pc, #368]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800443c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800443e:	4b5b      	ldr	r3, [pc, #364]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8004440:	495d      	ldr	r1, [pc, #372]	; (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004442:	400a      	ands	r2, r1
 8004444:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004446:	4b59      	ldr	r3, [pc, #356]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8004448:	697a      	ldr	r2, [r7, #20]
 800444a:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800444c:	697b      	ldr	r3, [r7, #20]
 800444e:	2201      	movs	r2, #1
 8004450:	4013      	ands	r3, r2
 8004452:	d016      	beq.n	8004482 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004454:	f7fd fcf8 	bl	8001e48 <HAL_GetTick>
 8004458:	0003      	movs	r3, r0
 800445a:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800445c:	e00c      	b.n	8004478 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800445e:	f7fd fcf3 	bl	8001e48 <HAL_GetTick>
 8004462:	0002      	movs	r2, r0
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	1ad3      	subs	r3, r2, r3
 8004468:	4a54      	ldr	r2, [pc, #336]	; (80045bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800446a:	4293      	cmp	r3, r2
 800446c:	d904      	bls.n	8004478 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800446e:	2313      	movs	r3, #19
 8004470:	18fb      	adds	r3, r7, r3
 8004472:	2203      	movs	r2, #3
 8004474:	701a      	strb	r2, [r3, #0]
            break;
 8004476:	e004      	b.n	8004482 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004478:	4b4c      	ldr	r3, [pc, #304]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800447a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800447c:	2202      	movs	r2, #2
 800447e:	4013      	ands	r3, r2
 8004480:	d0ed      	beq.n	800445e <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8004482:	2313      	movs	r3, #19
 8004484:	18fb      	adds	r3, r7, r3
 8004486:	781b      	ldrb	r3, [r3, #0]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d10a      	bne.n	80044a2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800448c:	4b47      	ldr	r3, [pc, #284]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800448e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004490:	4a48      	ldr	r2, [pc, #288]	; (80045b4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004492:	4013      	ands	r3, r2
 8004494:	0019      	movs	r1, r3
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	699a      	ldr	r2, [r3, #24]
 800449a:	4b44      	ldr	r3, [pc, #272]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800449c:	430a      	orrs	r2, r1
 800449e:	65da      	str	r2, [r3, #92]	; 0x5c
 80044a0:	e00c      	b.n	80044bc <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80044a2:	2312      	movs	r3, #18
 80044a4:	18fb      	adds	r3, r7, r3
 80044a6:	2213      	movs	r2, #19
 80044a8:	18ba      	adds	r2, r7, r2
 80044aa:	7812      	ldrb	r2, [r2, #0]
 80044ac:	701a      	strb	r2, [r3, #0]
 80044ae:	e005      	b.n	80044bc <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044b0:	2312      	movs	r3, #18
 80044b2:	18fb      	adds	r3, r7, r3
 80044b4:	2213      	movs	r2, #19
 80044b6:	18ba      	adds	r2, r7, r2
 80044b8:	7812      	ldrb	r2, [r2, #0]
 80044ba:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80044bc:	2311      	movs	r3, #17
 80044be:	18fb      	adds	r3, r7, r3
 80044c0:	781b      	ldrb	r3, [r3, #0]
 80044c2:	2b01      	cmp	r3, #1
 80044c4:	d105      	bne.n	80044d2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80044c6:	4b39      	ldr	r3, [pc, #228]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80044c8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80044ca:	4b38      	ldr	r3, [pc, #224]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80044cc:	493c      	ldr	r1, [pc, #240]	; (80045c0 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80044ce:	400a      	ands	r2, r1
 80044d0:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	2201      	movs	r2, #1
 80044d8:	4013      	ands	r3, r2
 80044da:	d009      	beq.n	80044f0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80044dc:	4b33      	ldr	r3, [pc, #204]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80044de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044e0:	2203      	movs	r2, #3
 80044e2:	4393      	bics	r3, r2
 80044e4:	0019      	movs	r1, r3
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	685a      	ldr	r2, [r3, #4]
 80044ea:	4b30      	ldr	r3, [pc, #192]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80044ec:	430a      	orrs	r2, r1
 80044ee:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	2202      	movs	r2, #2
 80044f6:	4013      	ands	r3, r2
 80044f8:	d009      	beq.n	800450e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80044fa:	4b2c      	ldr	r3, [pc, #176]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80044fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044fe:	220c      	movs	r2, #12
 8004500:	4393      	bics	r3, r2
 8004502:	0019      	movs	r1, r3
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	689a      	ldr	r2, [r3, #8]
 8004508:	4b28      	ldr	r3, [pc, #160]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800450a:	430a      	orrs	r2, r1
 800450c:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	2220      	movs	r2, #32
 8004514:	4013      	ands	r3, r2
 8004516:	d009      	beq.n	800452c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004518:	4b24      	ldr	r3, [pc, #144]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800451a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800451c:	4a29      	ldr	r2, [pc, #164]	; (80045c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800451e:	4013      	ands	r3, r2
 8004520:	0019      	movs	r1, r3
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	68da      	ldr	r2, [r3, #12]
 8004526:	4b21      	ldr	r3, [pc, #132]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8004528:	430a      	orrs	r2, r1
 800452a:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681a      	ldr	r2, [r3, #0]
 8004530:	2380      	movs	r3, #128	; 0x80
 8004532:	01db      	lsls	r3, r3, #7
 8004534:	4013      	ands	r3, r2
 8004536:	d015      	beq.n	8004564 <HAL_RCCEx_PeriphCLKConfig+0x200>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004538:	4b1c      	ldr	r3, [pc, #112]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800453a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800453c:	009b      	lsls	r3, r3, #2
 800453e:	0899      	lsrs	r1, r3, #2
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	695a      	ldr	r2, [r3, #20]
 8004544:	4b19      	ldr	r3, [pc, #100]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8004546:	430a      	orrs	r2, r1
 8004548:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	695a      	ldr	r2, [r3, #20]
 800454e:	2380      	movs	r3, #128	; 0x80
 8004550:	05db      	lsls	r3, r3, #23
 8004552:	429a      	cmp	r2, r3
 8004554:	d106      	bne.n	8004564 <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004556:	4b15      	ldr	r3, [pc, #84]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8004558:	68da      	ldr	r2, [r3, #12]
 800455a:	4b14      	ldr	r3, [pc, #80]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800455c:	2180      	movs	r1, #128	; 0x80
 800455e:	0249      	lsls	r1, r1, #9
 8004560:	430a      	orrs	r2, r1
 8004562:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681a      	ldr	r2, [r3, #0]
 8004568:	2380      	movs	r3, #128	; 0x80
 800456a:	011b      	lsls	r3, r3, #4
 800456c:	4013      	ands	r3, r2
 800456e:	d016      	beq.n	800459e <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8004570:	4b0e      	ldr	r3, [pc, #56]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8004572:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004574:	4a14      	ldr	r2, [pc, #80]	; (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004576:	4013      	ands	r3, r2
 8004578:	0019      	movs	r1, r3
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	691a      	ldr	r2, [r3, #16]
 800457e:	4b0b      	ldr	r3, [pc, #44]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8004580:	430a      	orrs	r2, r1
 8004582:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	691a      	ldr	r2, [r3, #16]
 8004588:	2380      	movs	r3, #128	; 0x80
 800458a:	01db      	lsls	r3, r3, #7
 800458c:	429a      	cmp	r2, r3
 800458e:	d106      	bne.n	800459e <HAL_RCCEx_PeriphCLKConfig+0x23a>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004590:	4b06      	ldr	r3, [pc, #24]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8004592:	68da      	ldr	r2, [r3, #12]
 8004594:	4b05      	ldr	r3, [pc, #20]	; (80045ac <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8004596:	2180      	movs	r1, #128	; 0x80
 8004598:	0249      	lsls	r1, r1, #9
 800459a:	430a      	orrs	r2, r1
 800459c:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 800459e:	2312      	movs	r3, #18
 80045a0:	18fb      	adds	r3, r7, r3
 80045a2:	781b      	ldrb	r3, [r3, #0]
}
 80045a4:	0018      	movs	r0, r3
 80045a6:	46bd      	mov	sp, r7
 80045a8:	b006      	add	sp, #24
 80045aa:	bd80      	pop	{r7, pc}
 80045ac:	40021000 	.word	0x40021000
 80045b0:	40007000 	.word	0x40007000
 80045b4:	fffffcff 	.word	0xfffffcff
 80045b8:	fffeffff 	.word	0xfffeffff
 80045bc:	00001388 	.word	0x00001388
 80045c0:	efffffff 	.word	0xefffffff
 80045c4:	ffffcfff 	.word	0xffffcfff
 80045c8:	ffff3fff 	.word	0xffff3fff

080045cc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	b084      	sub	sp, #16
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d101      	bne.n	80045de <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80045da:	2301      	movs	r3, #1
 80045dc:	e0a8      	b.n	8004730 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d109      	bne.n	80045fa <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	685a      	ldr	r2, [r3, #4]
 80045ea:	2382      	movs	r3, #130	; 0x82
 80045ec:	005b      	lsls	r3, r3, #1
 80045ee:	429a      	cmp	r2, r3
 80045f0:	d009      	beq.n	8004606 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2200      	movs	r2, #0
 80045f6:	61da      	str	r2, [r3, #28]
 80045f8:	e005      	b.n	8004606 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	2200      	movs	r2, #0
 80045fe:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2200      	movs	r2, #0
 8004604:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2200      	movs	r2, #0
 800460a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	225d      	movs	r2, #93	; 0x5d
 8004610:	5c9b      	ldrb	r3, [r3, r2]
 8004612:	b2db      	uxtb	r3, r3
 8004614:	2b00      	cmp	r3, #0
 8004616:	d107      	bne.n	8004628 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	225c      	movs	r2, #92	; 0x5c
 800461c:	2100      	movs	r1, #0
 800461e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	0018      	movs	r0, r3
 8004624:	f7fc ff94 	bl	8001550 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	225d      	movs	r2, #93	; 0x5d
 800462c:	2102      	movs	r1, #2
 800462e:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	681a      	ldr	r2, [r3, #0]
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	2140      	movs	r1, #64	; 0x40
 800463c:	438a      	bics	r2, r1
 800463e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	68da      	ldr	r2, [r3, #12]
 8004644:	23e0      	movs	r3, #224	; 0xe0
 8004646:	00db      	lsls	r3, r3, #3
 8004648:	429a      	cmp	r2, r3
 800464a:	d902      	bls.n	8004652 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800464c:	2300      	movs	r3, #0
 800464e:	60fb      	str	r3, [r7, #12]
 8004650:	e002      	b.n	8004658 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004652:	2380      	movs	r3, #128	; 0x80
 8004654:	015b      	lsls	r3, r3, #5
 8004656:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	68da      	ldr	r2, [r3, #12]
 800465c:	23f0      	movs	r3, #240	; 0xf0
 800465e:	011b      	lsls	r3, r3, #4
 8004660:	429a      	cmp	r2, r3
 8004662:	d008      	beq.n	8004676 <HAL_SPI_Init+0xaa>
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	68da      	ldr	r2, [r3, #12]
 8004668:	23e0      	movs	r3, #224	; 0xe0
 800466a:	00db      	lsls	r3, r3, #3
 800466c:	429a      	cmp	r2, r3
 800466e:	d002      	beq.n	8004676 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2200      	movs	r2, #0
 8004674:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	685a      	ldr	r2, [r3, #4]
 800467a:	2382      	movs	r3, #130	; 0x82
 800467c:	005b      	lsls	r3, r3, #1
 800467e:	401a      	ands	r2, r3
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	6899      	ldr	r1, [r3, #8]
 8004684:	2384      	movs	r3, #132	; 0x84
 8004686:	021b      	lsls	r3, r3, #8
 8004688:	400b      	ands	r3, r1
 800468a:	431a      	orrs	r2, r3
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	691b      	ldr	r3, [r3, #16]
 8004690:	2102      	movs	r1, #2
 8004692:	400b      	ands	r3, r1
 8004694:	431a      	orrs	r2, r3
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	695b      	ldr	r3, [r3, #20]
 800469a:	2101      	movs	r1, #1
 800469c:	400b      	ands	r3, r1
 800469e:	431a      	orrs	r2, r3
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6999      	ldr	r1, [r3, #24]
 80046a4:	2380      	movs	r3, #128	; 0x80
 80046a6:	009b      	lsls	r3, r3, #2
 80046a8:	400b      	ands	r3, r1
 80046aa:	431a      	orrs	r2, r3
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	69db      	ldr	r3, [r3, #28]
 80046b0:	2138      	movs	r1, #56	; 0x38
 80046b2:	400b      	ands	r3, r1
 80046b4:	431a      	orrs	r2, r3
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6a1b      	ldr	r3, [r3, #32]
 80046ba:	2180      	movs	r1, #128	; 0x80
 80046bc:	400b      	ands	r3, r1
 80046be:	431a      	orrs	r2, r3
 80046c0:	0011      	movs	r1, r2
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80046c6:	2380      	movs	r3, #128	; 0x80
 80046c8:	019b      	lsls	r3, r3, #6
 80046ca:	401a      	ands	r2, r3
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	430a      	orrs	r2, r1
 80046d2:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	699b      	ldr	r3, [r3, #24]
 80046d8:	0c1b      	lsrs	r3, r3, #16
 80046da:	2204      	movs	r2, #4
 80046dc:	401a      	ands	r2, r3
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046e2:	2110      	movs	r1, #16
 80046e4:	400b      	ands	r3, r1
 80046e6:	431a      	orrs	r2, r3
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046ec:	2108      	movs	r1, #8
 80046ee:	400b      	ands	r3, r1
 80046f0:	431a      	orrs	r2, r3
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	68d9      	ldr	r1, [r3, #12]
 80046f6:	23f0      	movs	r3, #240	; 0xf0
 80046f8:	011b      	lsls	r3, r3, #4
 80046fa:	400b      	ands	r3, r1
 80046fc:	431a      	orrs	r2, r3
 80046fe:	0011      	movs	r1, r2
 8004700:	68fa      	ldr	r2, [r7, #12]
 8004702:	2380      	movs	r3, #128	; 0x80
 8004704:	015b      	lsls	r3, r3, #5
 8004706:	401a      	ands	r2, r3
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	430a      	orrs	r2, r1
 800470e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	69da      	ldr	r2, [r3, #28]
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	4907      	ldr	r1, [pc, #28]	; (8004738 <HAL_SPI_Init+0x16c>)
 800471c:	400a      	ands	r2, r1
 800471e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2200      	movs	r2, #0
 8004724:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	225d      	movs	r2, #93	; 0x5d
 800472a:	2101      	movs	r1, #1
 800472c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800472e:	2300      	movs	r3, #0
}
 8004730:	0018      	movs	r0, r3
 8004732:	46bd      	mov	sp, r7
 8004734:	b004      	add	sp, #16
 8004736:	bd80      	pop	{r7, pc}
 8004738:	fffff7ff 	.word	0xfffff7ff

0800473c <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 800473c:	b590      	push	{r4, r7, lr}
 800473e:	b087      	sub	sp, #28
 8004740:	af00      	add	r7, sp, #0
 8004742:	60f8      	str	r0, [r7, #12]
 8004744:	60b9      	str	r1, [r7, #8]
 8004746:	607a      	str	r2, [r7, #4]
 8004748:	001a      	movs	r2, r3
 800474a:	1cbb      	adds	r3, r7, #2
 800474c:	801a      	strh	r2, [r3, #0]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800474e:	2317      	movs	r3, #23
 8004750:	18fb      	adds	r3, r7, r3
 8004752:	2200      	movs	r2, #0
 8004754:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	225c      	movs	r2, #92	; 0x5c
 800475a:	5c9b      	ldrb	r3, [r3, r2]
 800475c:	2b01      	cmp	r3, #1
 800475e:	d101      	bne.n	8004764 <HAL_SPI_TransmitReceive_DMA+0x28>
 8004760:	2302      	movs	r3, #2
 8004762:	e186      	b.n	8004a72 <HAL_SPI_TransmitReceive_DMA+0x336>
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	225c      	movs	r2, #92	; 0x5c
 8004768:	2101      	movs	r1, #1
 800476a:	5499      	strb	r1, [r3, r2]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800476c:	2016      	movs	r0, #22
 800476e:	183b      	adds	r3, r7, r0
 8004770:	68fa      	ldr	r2, [r7, #12]
 8004772:	215d      	movs	r1, #93	; 0x5d
 8004774:	5c52      	ldrb	r2, [r2, r1]
 8004776:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	685b      	ldr	r3, [r3, #4]
 800477c:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 800477e:	0001      	movs	r1, r0
 8004780:	187b      	adds	r3, r7, r1
 8004782:	781b      	ldrb	r3, [r3, #0]
 8004784:	2b01      	cmp	r3, #1
 8004786:	d011      	beq.n	80047ac <HAL_SPI_TransmitReceive_DMA+0x70>
 8004788:	693a      	ldr	r2, [r7, #16]
 800478a:	2382      	movs	r3, #130	; 0x82
 800478c:	005b      	lsls	r3, r3, #1
 800478e:	429a      	cmp	r2, r3
 8004790:	d107      	bne.n	80047a2 <HAL_SPI_TransmitReceive_DMA+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	689b      	ldr	r3, [r3, #8]
 8004796:	2b00      	cmp	r3, #0
 8004798:	d103      	bne.n	80047a2 <HAL_SPI_TransmitReceive_DMA+0x66>
 800479a:	187b      	adds	r3, r7, r1
 800479c:	781b      	ldrb	r3, [r3, #0]
 800479e:	2b04      	cmp	r3, #4
 80047a0:	d004      	beq.n	80047ac <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_BUSY;
 80047a2:	2317      	movs	r3, #23
 80047a4:	18fb      	adds	r3, r7, r3
 80047a6:	2202      	movs	r2, #2
 80047a8:	701a      	strb	r2, [r3, #0]
    goto error;
 80047aa:	e15b      	b.n	8004a64 <HAL_SPI_TransmitReceive_DMA+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80047ac:	68bb      	ldr	r3, [r7, #8]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d006      	beq.n	80047c0 <HAL_SPI_TransmitReceive_DMA+0x84>
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d003      	beq.n	80047c0 <HAL_SPI_TransmitReceive_DMA+0x84>
 80047b8:	1cbb      	adds	r3, r7, #2
 80047ba:	881b      	ldrh	r3, [r3, #0]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d104      	bne.n	80047ca <HAL_SPI_TransmitReceive_DMA+0x8e>
  {
    errorcode = HAL_ERROR;
 80047c0:	2317      	movs	r3, #23
 80047c2:	18fb      	adds	r3, r7, r3
 80047c4:	2201      	movs	r2, #1
 80047c6:	701a      	strb	r2, [r3, #0]
    goto error;
 80047c8:	e14c      	b.n	8004a64 <HAL_SPI_TransmitReceive_DMA+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	225d      	movs	r2, #93	; 0x5d
 80047ce:	5c9b      	ldrb	r3, [r3, r2]
 80047d0:	b2db      	uxtb	r3, r3
 80047d2:	2b04      	cmp	r3, #4
 80047d4:	d003      	beq.n	80047de <HAL_SPI_TransmitReceive_DMA+0xa2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	225d      	movs	r2, #93	; 0x5d
 80047da:	2105      	movs	r1, #5
 80047dc:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	2200      	movs	r2, #0
 80047e2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	68ba      	ldr	r2, [r7, #8]
 80047e8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	1cba      	adds	r2, r7, #2
 80047ee:	8812      	ldrh	r2, [r2, #0]
 80047f0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	1cba      	adds	r2, r7, #2
 80047f6:	8812      	ldrh	r2, [r2, #0]
 80047f8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	687a      	ldr	r2, [r7, #4]
 80047fe:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	1cba      	adds	r2, r7, #2
 8004804:	2144      	movs	r1, #68	; 0x44
 8004806:	8812      	ldrh	r2, [r2, #0]
 8004808:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	1cba      	adds	r2, r7, #2
 800480e:	2146      	movs	r1, #70	; 0x46
 8004810:	8812      	ldrh	r2, [r2, #0]
 8004812:	525a      	strh	r2, [r3, r1]

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	2200      	movs	r2, #0
 8004818:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	2200      	movs	r2, #0
 800481e:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	685a      	ldr	r2, [r3, #4]
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	4994      	ldr	r1, [pc, #592]	; (8004a7c <HAL_SPI_TransmitReceive_DMA+0x340>)
 800482c:	400a      	ands	r2, r1
 800482e:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	68da      	ldr	r2, [r3, #12]
 8004834:	23e0      	movs	r3, #224	; 0xe0
 8004836:	00db      	lsls	r3, r3, #3
 8004838:	429a      	cmp	r2, r3
 800483a:	d908      	bls.n	800484e <HAL_SPI_TransmitReceive_DMA+0x112>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	685a      	ldr	r2, [r3, #4]
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	498e      	ldr	r1, [pc, #568]	; (8004a80 <HAL_SPI_TransmitReceive_DMA+0x344>)
 8004848:	400a      	ands	r2, r1
 800484a:	605a      	str	r2, [r3, #4]
 800484c:	e074      	b.n	8004938 <HAL_SPI_TransmitReceive_DMA+0x1fc>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	685a      	ldr	r2, [r3, #4]
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	2180      	movs	r1, #128	; 0x80
 800485a:	0149      	lsls	r1, r1, #5
 800485c:	430a      	orrs	r2, r1
 800485e:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004864:	699a      	ldr	r2, [r3, #24]
 8004866:	2380      	movs	r3, #128	; 0x80
 8004868:	00db      	lsls	r3, r3, #3
 800486a:	429a      	cmp	r2, r3
 800486c:	d127      	bne.n	80048be <HAL_SPI_TransmitReceive_DMA+0x182>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8004872:	001a      	movs	r2, r3
 8004874:	2301      	movs	r3, #1
 8004876:	4013      	ands	r3, r2
 8004878:	d10f      	bne.n	800489a <HAL_SPI_TransmitReceive_DMA+0x15e>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	685a      	ldr	r2, [r3, #4]
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	497f      	ldr	r1, [pc, #508]	; (8004a84 <HAL_SPI_TransmitReceive_DMA+0x348>)
 8004886:	400a      	ands	r2, r1
 8004888:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800488e:	b29b      	uxth	r3, r3
 8004890:	085b      	lsrs	r3, r3, #1
 8004892:	b29a      	uxth	r2, r3
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004898:	e011      	b.n	80048be <HAL_SPI_TransmitReceive_DMA+0x182>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	685a      	ldr	r2, [r3, #4]
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	2180      	movs	r1, #128	; 0x80
 80048a6:	01c9      	lsls	r1, r1, #7
 80048a8:	430a      	orrs	r2, r1
 80048aa:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80048b0:	b29b      	uxth	r3, r3
 80048b2:	085b      	lsrs	r3, r3, #1
 80048b4:	b29b      	uxth	r3, r3
 80048b6:	3301      	adds	r3, #1
 80048b8:	b29a      	uxth	r2, r3
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048c2:	699a      	ldr	r2, [r3, #24]
 80048c4:	2380      	movs	r3, #128	; 0x80
 80048c6:	00db      	lsls	r3, r3, #3
 80048c8:	429a      	cmp	r2, r3
 80048ca:	d135      	bne.n	8004938 <HAL_SPI_TransmitReceive_DMA+0x1fc>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	685a      	ldr	r2, [r3, #4]
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	496a      	ldr	r1, [pc, #424]	; (8004a80 <HAL_SPI_TransmitReceive_DMA+0x344>)
 80048d8:	400a      	ands	r2, r1
 80048da:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	2246      	movs	r2, #70	; 0x46
 80048e0:	5a9b      	ldrh	r3, [r3, r2]
 80048e2:	b29b      	uxth	r3, r3
 80048e4:	001a      	movs	r2, r3
 80048e6:	2301      	movs	r3, #1
 80048e8:	4013      	ands	r3, r2
 80048ea:	d111      	bne.n	8004910 <HAL_SPI_TransmitReceive_DMA+0x1d4>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	685a      	ldr	r2, [r3, #4]
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	4964      	ldr	r1, [pc, #400]	; (8004a88 <HAL_SPI_TransmitReceive_DMA+0x34c>)
 80048f8:	400a      	ands	r2, r1
 80048fa:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	2246      	movs	r2, #70	; 0x46
 8004900:	5a9b      	ldrh	r3, [r3, r2]
 8004902:	b29b      	uxth	r3, r3
 8004904:	085b      	lsrs	r3, r3, #1
 8004906:	b299      	uxth	r1, r3
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	2246      	movs	r2, #70	; 0x46
 800490c:	5299      	strh	r1, [r3, r2]
 800490e:	e013      	b.n	8004938 <HAL_SPI_TransmitReceive_DMA+0x1fc>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	685a      	ldr	r2, [r3, #4]
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	2180      	movs	r1, #128	; 0x80
 800491c:	0189      	lsls	r1, r1, #6
 800491e:	430a      	orrs	r2, r1
 8004920:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	2246      	movs	r2, #70	; 0x46
 8004926:	5a9b      	ldrh	r3, [r3, r2]
 8004928:	b29b      	uxth	r3, r3
 800492a:	085b      	lsrs	r3, r3, #1
 800492c:	b29b      	uxth	r3, r3
 800492e:	3301      	adds	r3, #1
 8004930:	b299      	uxth	r1, r3
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	2246      	movs	r2, #70	; 0x46
 8004936:	5299      	strh	r1, [r3, r2]
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	225d      	movs	r2, #93	; 0x5d
 800493c:	5c9b      	ldrb	r3, [r3, r2]
 800493e:	b2db      	uxtb	r3, r3
 8004940:	2b04      	cmp	r3, #4
 8004942:	d108      	bne.n	8004956 <HAL_SPI_TransmitReceive_DMA+0x21a>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004948:	4a50      	ldr	r2, [pc, #320]	; (8004a8c <HAL_SPI_TransmitReceive_DMA+0x350>)
 800494a:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004950:	4a4f      	ldr	r2, [pc, #316]	; (8004a90 <HAL_SPI_TransmitReceive_DMA+0x354>)
 8004952:	62da      	str	r2, [r3, #44]	; 0x2c
 8004954:	e007      	b.n	8004966 <HAL_SPI_TransmitReceive_DMA+0x22a>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800495a:	4a4e      	ldr	r2, [pc, #312]	; (8004a94 <HAL_SPI_TransmitReceive_DMA+0x358>)
 800495c:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004962:	4a4d      	ldr	r2, [pc, #308]	; (8004a98 <HAL_SPI_TransmitReceive_DMA+0x35c>)
 8004964:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800496a:	4a4c      	ldr	r2, [pc, #304]	; (8004a9c <HAL_SPI_TransmitReceive_DMA+0x360>)
 800496c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004972:	2200      	movs	r2, #0
 8004974:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	6d98      	ldr	r0, [r3, #88]	; 0x58
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	330c      	adds	r3, #12
 8004980:	0019      	movs	r1, r3
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004986:	001c      	movs	r4, r3
                                 hspi->RxXferCount))
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	2246      	movs	r2, #70	; 0x46
 800498c:	5a9b      	ldrh	r3, [r3, r2]
 800498e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8004990:	0022      	movs	r2, r4
 8004992:	f7fe fbe1 	bl	8003158 <HAL_DMA_Start_IT>
 8004996:	1e03      	subs	r3, r0, #0
 8004998:	d00e      	beq.n	80049b8 <HAL_SPI_TransmitReceive_DMA+0x27c>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800499e:	2210      	movs	r2, #16
 80049a0:	431a      	orrs	r2, r3
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 80049a6:	2317      	movs	r3, #23
 80049a8:	18fb      	adds	r3, r7, r3
 80049aa:	2201      	movs	r2, #1
 80049ac:	701a      	strb	r2, [r3, #0]

    hspi->State = HAL_SPI_STATE_READY;
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	225d      	movs	r2, #93	; 0x5d
 80049b2:	2101      	movs	r1, #1
 80049b4:	5499      	strb	r1, [r3, r2]
    goto error;
 80049b6:	e055      	b.n	8004a64 <HAL_SPI_TransmitReceive_DMA+0x328>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	685a      	ldr	r2, [r3, #4]
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	2101      	movs	r1, #1
 80049c4:	430a      	orrs	r2, r1
 80049c6:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049cc:	2200      	movs	r2, #0
 80049ce:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049d4:	2200      	movs	r2, #0
 80049d6:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049dc:	2200      	movs	r2, #0
 80049de:	635a      	str	r2, [r3, #52]	; 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049e4:	2200      	movs	r2, #0
 80049e6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	6d58      	ldr	r0, [r3, #84]	; 0x54
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049f0:	0019      	movs	r1, r3
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	330c      	adds	r3, #12
 80049f8:	001a      	movs	r2, r3
                                 hspi->TxXferCount))
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80049fe:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8004a00:	f7fe fbaa 	bl	8003158 <HAL_DMA_Start_IT>
 8004a04:	1e03      	subs	r3, r0, #0
 8004a06:	d00e      	beq.n	8004a26 <HAL_SPI_TransmitReceive_DMA+0x2ea>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a0c:	2210      	movs	r2, #16
 8004a0e:	431a      	orrs	r2, r3
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8004a14:	2317      	movs	r3, #23
 8004a16:	18fb      	adds	r3, r7, r3
 8004a18:	2201      	movs	r2, #1
 8004a1a:	701a      	strb	r2, [r3, #0]

    hspi->State = HAL_SPI_STATE_READY;
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	225d      	movs	r2, #93	; 0x5d
 8004a20:	2101      	movs	r1, #1
 8004a22:	5499      	strb	r1, [r3, r2]
    goto error;
 8004a24:	e01e      	b.n	8004a64 <HAL_SPI_TransmitReceive_DMA+0x328>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	2240      	movs	r2, #64	; 0x40
 8004a2e:	4013      	ands	r3, r2
 8004a30:	2b40      	cmp	r3, #64	; 0x40
 8004a32:	d007      	beq.n	8004a44 <HAL_SPI_TransmitReceive_DMA+0x308>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	681a      	ldr	r2, [r3, #0]
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	2140      	movs	r1, #64	; 0x40
 8004a40:	430a      	orrs	r2, r1
 8004a42:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	685a      	ldr	r2, [r3, #4]
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	2120      	movs	r1, #32
 8004a50:	430a      	orrs	r2, r1
 8004a52:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	685a      	ldr	r2, [r3, #4]
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	2102      	movs	r1, #2
 8004a60:	430a      	orrs	r2, r1
 8004a62:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	225c      	movs	r2, #92	; 0x5c
 8004a68:	2100      	movs	r1, #0
 8004a6a:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8004a6c:	2317      	movs	r3, #23
 8004a6e:	18fb      	adds	r3, r7, r3
 8004a70:	781b      	ldrb	r3, [r3, #0]
}
 8004a72:	0018      	movs	r0, r3
 8004a74:	46bd      	mov	sp, r7
 8004a76:	b007      	add	sp, #28
 8004a78:	bd90      	pop	{r4, r7, pc}
 8004a7a:	46c0      	nop			; (mov r8, r8)
 8004a7c:	ffff9fff 	.word	0xffff9fff
 8004a80:	ffffefff 	.word	0xffffefff
 8004a84:	ffffbfff 	.word	0xffffbfff
 8004a88:	ffffdfff 	.word	0xffffdfff
 8004a8c:	08004caf 	.word	0x08004caf
 8004a90:	08004b69 	.word	0x08004b69
 8004a94:	08004ccd 	.word	0x08004ccd
 8004a98:	08004c19 	.word	0x08004c19
 8004a9c:	08004ceb 	.word	0x08004ceb

08004aa0 <HAL_SPI_DMAStop>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DMAStop(SPI_HandleTypeDef *hspi)
{
 8004aa0:	b590      	push	{r4, r7, lr}
 8004aa2:	b085      	sub	sp, #20
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004aa8:	240f      	movs	r4, #15
 8004aaa:	193b      	adds	r3, r7, r4
 8004aac:	2200      	movs	r2, #0
 8004aae:	701a      	strb	r2, [r3, #0]
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_SPI_TxCpltCallback() or HAL_SPI_RxCpltCallback() or HAL_SPI_TxRxCpltCallback()
     */

  /* Abort the SPI DMA tx Stream/Channel  */
  if (hspi->hdmatx != NULL)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d00f      	beq.n	8004ad8 <HAL_SPI_DMAStop+0x38>
  {
    if (HAL_OK != HAL_DMA_Abort(hspi->hdmatx))
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004abc:	0018      	movs	r0, r3
 8004abe:	f7fe fbd1 	bl	8003264 <HAL_DMA_Abort>
 8004ac2:	1e03      	subs	r3, r0, #0
 8004ac4:	d008      	beq.n	8004ad8 <HAL_SPI_DMAStop+0x38>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004aca:	2210      	movs	r2, #16
 8004acc:	431a      	orrs	r2, r3
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	661a      	str	r2, [r3, #96]	; 0x60
      errorcode = HAL_ERROR;
 8004ad2:	193b      	adds	r3, r7, r4
 8004ad4:	2201      	movs	r2, #1
 8004ad6:	701a      	strb	r2, [r3, #0]
    }
  }
  /* Abort the SPI DMA rx Stream/Channel  */
  if (hspi->hdmarx != NULL)
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d010      	beq.n	8004b02 <HAL_SPI_DMAStop+0x62>
  {
    if (HAL_OK != HAL_DMA_Abort(hspi->hdmarx))
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ae4:	0018      	movs	r0, r3
 8004ae6:	f7fe fbbd 	bl	8003264 <HAL_DMA_Abort>
 8004aea:	1e03      	subs	r3, r0, #0
 8004aec:	d009      	beq.n	8004b02 <HAL_SPI_DMAStop+0x62>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004af2:	2210      	movs	r2, #16
 8004af4:	431a      	orrs	r2, r3
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	661a      	str	r2, [r3, #96]	; 0x60
      errorcode = HAL_ERROR;
 8004afa:	230f      	movs	r3, #15
 8004afc:	18fb      	adds	r3, r7, r3
 8004afe:	2201      	movs	r2, #1
 8004b00:	701a      	strb	r2, [r3, #0]
    }
  }

  /* Disable the SPI DMA Tx & Rx requests */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	685a      	ldr	r2, [r3, #4]
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	2103      	movs	r1, #3
 8004b0e:	438a      	bics	r2, r1
 8004b10:	605a      	str	r2, [r3, #4]
  hspi->State = HAL_SPI_STATE_READY;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	225d      	movs	r2, #93	; 0x5d
 8004b16:	2101      	movs	r1, #1
 8004b18:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8004b1a:	230f      	movs	r3, #15
 8004b1c:	18fb      	adds	r3, r7, r3
 8004b1e:	781b      	ldrb	r3, [r3, #0]
}
 8004b20:	0018      	movs	r0, r3
 8004b22:	46bd      	mov	sp, r7
 8004b24:	b005      	add	sp, #20
 8004b26:	bd90      	pop	{r4, r7, pc}

08004b28 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b082      	sub	sp, #8
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8004b30:	46c0      	nop			; (mov r8, r8)
 8004b32:	46bd      	mov	sp, r7
 8004b34:	b002      	add	sp, #8
 8004b36:	bd80      	pop	{r7, pc}

08004b38 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b082      	sub	sp, #8
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8004b40:	46c0      	nop			; (mov r8, r8)
 8004b42:	46bd      	mov	sp, r7
 8004b44:	b002      	add	sp, #8
 8004b46:	bd80      	pop	{r7, pc}

08004b48 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b082      	sub	sp, #8
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8004b50:	46c0      	nop			; (mov r8, r8)
 8004b52:	46bd      	mov	sp, r7
 8004b54:	b002      	add	sp, #8
 8004b56:	bd80      	pop	{r7, pc}

08004b58 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b082      	sub	sp, #8
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8004b60:	46c0      	nop			; (mov r8, r8)
 8004b62:	46bd      	mov	sp, r7
 8004b64:	b002      	add	sp, #8
 8004b66:	bd80      	pop	{r7, pc}

08004b68 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	b084      	sub	sp, #16
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b74:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004b76:	f7fd f967 	bl	8001e48 <HAL_GetTick>
 8004b7a:	0003      	movs	r3, r0
 8004b7c:	60bb      	str	r3, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	2220      	movs	r2, #32
 8004b86:	4013      	ands	r3, r2
 8004b88:	2b20      	cmp	r3, #32
 8004b8a:	d03e      	beq.n	8004c0a <SPI_DMAReceiveCplt+0xa2>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	685a      	ldr	r2, [r3, #4]
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	2120      	movs	r1, #32
 8004b98:	438a      	bics	r2, r1
 8004b9a:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	689b      	ldr	r3, [r3, #8]
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d10e      	bne.n	8004bc2 <SPI_DMAReceiveCplt+0x5a>
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	685a      	ldr	r2, [r3, #4]
 8004ba8:	2382      	movs	r3, #130	; 0x82
 8004baa:	005b      	lsls	r3, r3, #1
 8004bac:	429a      	cmp	r2, r3
 8004bae:	d108      	bne.n	8004bc2 <SPI_DMAReceiveCplt+0x5a>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	685a      	ldr	r2, [r3, #4]
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	2103      	movs	r1, #3
 8004bbc:	438a      	bics	r2, r1
 8004bbe:	605a      	str	r2, [r3, #4]
 8004bc0:	e007      	b.n	8004bd2 <SPI_DMAReceiveCplt+0x6a>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	685a      	ldr	r2, [r3, #4]
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	2101      	movs	r1, #1
 8004bce:	438a      	bics	r2, r1
 8004bd0:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004bd2:	68ba      	ldr	r2, [r7, #8]
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	2164      	movs	r1, #100	; 0x64
 8004bd8:	0018      	movs	r0, r3
 8004bda:	f000 f9d7 	bl	8004f8c <SPI_EndRxTransaction>
 8004bde:	1e03      	subs	r3, r0, #0
 8004be0:	d002      	beq.n	8004be8 <SPI_DMAReceiveCplt+0x80>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	2220      	movs	r2, #32
 8004be6:	661a      	str	r2, [r3, #96]	; 0x60
    }

    hspi->RxXferCount = 0U;
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	2246      	movs	r2, #70	; 0x46
 8004bec:	2100      	movs	r1, #0
 8004bee:	5299      	strh	r1, [r3, r2]
    hspi->State = HAL_SPI_STATE_READY;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	225d      	movs	r2, #93	; 0x5d
 8004bf4:	2101      	movs	r1, #1
 8004bf6:	5499      	strb	r1, [r3, r2]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d004      	beq.n	8004c0a <SPI_DMAReceiveCplt+0xa2>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	0018      	movs	r0, r3
 8004c04:	f005 f9c4 	bl	8009f90 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8004c08:	e003      	b.n	8004c12 <SPI_DMAReceiveCplt+0xaa>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	0018      	movs	r0, r3
 8004c0e:	f7ff ff8b 	bl	8004b28 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004c12:	46bd      	mov	sp, r7
 8004c14:	b004      	add	sp, #16
 8004c16:	bd80      	pop	{r7, pc}

08004c18 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b084      	sub	sp, #16
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c24:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004c26:	f7fd f90f 	bl	8001e48 <HAL_GetTick>
 8004c2a:	0003      	movs	r3, r0
 8004c2c:	60bb      	str	r3, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	2220      	movs	r2, #32
 8004c36:	4013      	ands	r3, r2
 8004c38:	2b20      	cmp	r3, #32
 8004c3a:	d031      	beq.n	8004ca0 <SPI_DMATransmitReceiveCplt+0x88>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	685a      	ldr	r2, [r3, #4]
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	2120      	movs	r1, #32
 8004c48:	438a      	bics	r2, r1
 8004c4a:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004c4c:	68ba      	ldr	r2, [r7, #8]
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	2164      	movs	r1, #100	; 0x64
 8004c52:	0018      	movs	r0, r3
 8004c54:	f000 f9f8 	bl	8005048 <SPI_EndRxTxTransaction>
 8004c58:	1e03      	subs	r3, r0, #0
 8004c5a:	d005      	beq.n	8004c68 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c60:	2220      	movs	r2, #32
 8004c62:	431a      	orrs	r2, r3
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	685a      	ldr	r2, [r3, #4]
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	2103      	movs	r1, #3
 8004c74:	438a      	bics	r2, r1
 8004c76:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->RxXferCount = 0U;
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	2246      	movs	r2, #70	; 0x46
 8004c82:	2100      	movs	r1, #0
 8004c84:	5299      	strh	r1, [r3, r2]
    hspi->State = HAL_SPI_STATE_READY;
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	225d      	movs	r2, #93	; 0x5d
 8004c8a:	2101      	movs	r1, #1
 8004c8c:	5499      	strb	r1, [r3, r2]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d004      	beq.n	8004ca0 <SPI_DMATransmitReceiveCplt+0x88>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	0018      	movs	r0, r3
 8004c9a:	f005 f979 	bl	8009f90 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8004c9e:	e003      	b.n	8004ca8 <SPI_DMATransmitReceiveCplt+0x90>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	0018      	movs	r0, r3
 8004ca4:	f7ff ff48 	bl	8004b38 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004ca8:	46bd      	mov	sp, r7
 8004caa:	b004      	add	sp, #16
 8004cac:	bd80      	pop	{r7, pc}

08004cae <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004cae:	b580      	push	{r7, lr}
 8004cb0:	b084      	sub	sp, #16
 8004cb2:	af00      	add	r7, sp, #0
 8004cb4:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cba:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	0018      	movs	r0, r3
 8004cc0:	f7ff ff42 	bl	8004b48 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004cc4:	46c0      	nop			; (mov r8, r8)
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	b004      	add	sp, #16
 8004cca:	bd80      	pop	{r7, pc}

08004ccc <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004ccc:	b580      	push	{r7, lr}
 8004cce:	b084      	sub	sp, #16
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cd8:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	0018      	movs	r0, r3
 8004cde:	f7ff ff3b 	bl	8004b58 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004ce2:	46c0      	nop			; (mov r8, r8)
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	b004      	add	sp, #16
 8004ce8:	bd80      	pop	{r7, pc}

08004cea <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8004cea:	b580      	push	{r7, lr}
 8004cec:	b084      	sub	sp, #16
 8004cee:	af00      	add	r7, sp, #0
 8004cf0:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cf6:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	685a      	ldr	r2, [r3, #4]
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	2103      	movs	r1, #3
 8004d04:	438a      	bics	r2, r1
 8004d06:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d0c:	2210      	movs	r2, #16
 8004d0e:	431a      	orrs	r2, r3
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	225d      	movs	r2, #93	; 0x5d
 8004d18:	2101      	movs	r1, #1
 8004d1a:	5499      	strb	r1, [r3, r2]
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	0018      	movs	r0, r3
 8004d20:	f005 f936 	bl	8009f90 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004d24:	46c0      	nop			; (mov r8, r8)
 8004d26:	46bd      	mov	sp, r7
 8004d28:	b004      	add	sp, #16
 8004d2a:	bd80      	pop	{r7, pc}

08004d2c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	b088      	sub	sp, #32
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	60f8      	str	r0, [r7, #12]
 8004d34:	60b9      	str	r1, [r7, #8]
 8004d36:	603b      	str	r3, [r7, #0]
 8004d38:	1dfb      	adds	r3, r7, #7
 8004d3a:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004d3c:	f7fd f884 	bl	8001e48 <HAL_GetTick>
 8004d40:	0002      	movs	r2, r0
 8004d42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d44:	1a9b      	subs	r3, r3, r2
 8004d46:	683a      	ldr	r2, [r7, #0]
 8004d48:	18d3      	adds	r3, r2, r3
 8004d4a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004d4c:	f7fd f87c 	bl	8001e48 <HAL_GetTick>
 8004d50:	0003      	movs	r3, r0
 8004d52:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004d54:	4b3a      	ldr	r3, [pc, #232]	; (8004e40 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	015b      	lsls	r3, r3, #5
 8004d5a:	0d1b      	lsrs	r3, r3, #20
 8004d5c:	69fa      	ldr	r2, [r7, #28]
 8004d5e:	4353      	muls	r3, r2
 8004d60:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004d62:	e058      	b.n	8004e16 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	3301      	adds	r3, #1
 8004d68:	d055      	beq.n	8004e16 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004d6a:	f7fd f86d 	bl	8001e48 <HAL_GetTick>
 8004d6e:	0002      	movs	r2, r0
 8004d70:	69bb      	ldr	r3, [r7, #24]
 8004d72:	1ad3      	subs	r3, r2, r3
 8004d74:	69fa      	ldr	r2, [r7, #28]
 8004d76:	429a      	cmp	r2, r3
 8004d78:	d902      	bls.n	8004d80 <SPI_WaitFlagStateUntilTimeout+0x54>
 8004d7a:	69fb      	ldr	r3, [r7, #28]
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d142      	bne.n	8004e06 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	685a      	ldr	r2, [r3, #4]
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	21e0      	movs	r1, #224	; 0xe0
 8004d8c:	438a      	bics	r2, r1
 8004d8e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	685a      	ldr	r2, [r3, #4]
 8004d94:	2382      	movs	r3, #130	; 0x82
 8004d96:	005b      	lsls	r3, r3, #1
 8004d98:	429a      	cmp	r2, r3
 8004d9a:	d113      	bne.n	8004dc4 <SPI_WaitFlagStateUntilTimeout+0x98>
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	689a      	ldr	r2, [r3, #8]
 8004da0:	2380      	movs	r3, #128	; 0x80
 8004da2:	021b      	lsls	r3, r3, #8
 8004da4:	429a      	cmp	r2, r3
 8004da6:	d005      	beq.n	8004db4 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	689a      	ldr	r2, [r3, #8]
 8004dac:	2380      	movs	r3, #128	; 0x80
 8004dae:	00db      	lsls	r3, r3, #3
 8004db0:	429a      	cmp	r2, r3
 8004db2:	d107      	bne.n	8004dc4 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	681a      	ldr	r2, [r3, #0]
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	2140      	movs	r1, #64	; 0x40
 8004dc0:	438a      	bics	r2, r1
 8004dc2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004dc8:	2380      	movs	r3, #128	; 0x80
 8004dca:	019b      	lsls	r3, r3, #6
 8004dcc:	429a      	cmp	r2, r3
 8004dce:	d110      	bne.n	8004df2 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	681a      	ldr	r2, [r3, #0]
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	491a      	ldr	r1, [pc, #104]	; (8004e44 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8004ddc:	400a      	ands	r2, r1
 8004dde:	601a      	str	r2, [r3, #0]
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	681a      	ldr	r2, [r3, #0]
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	2180      	movs	r1, #128	; 0x80
 8004dec:	0189      	lsls	r1, r1, #6
 8004dee:	430a      	orrs	r2, r1
 8004df0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	225d      	movs	r2, #93	; 0x5d
 8004df6:	2101      	movs	r1, #1
 8004df8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	225c      	movs	r2, #92	; 0x5c
 8004dfe:	2100      	movs	r1, #0
 8004e00:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004e02:	2303      	movs	r3, #3
 8004e04:	e017      	b.n	8004e36 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004e06:	697b      	ldr	r3, [r7, #20]
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d101      	bne.n	8004e10 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8004e0c:	2300      	movs	r3, #0
 8004e0e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004e10:	697b      	ldr	r3, [r7, #20]
 8004e12:	3b01      	subs	r3, #1
 8004e14:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	689b      	ldr	r3, [r3, #8]
 8004e1c:	68ba      	ldr	r2, [r7, #8]
 8004e1e:	4013      	ands	r3, r2
 8004e20:	68ba      	ldr	r2, [r7, #8]
 8004e22:	1ad3      	subs	r3, r2, r3
 8004e24:	425a      	negs	r2, r3
 8004e26:	4153      	adcs	r3, r2
 8004e28:	b2db      	uxtb	r3, r3
 8004e2a:	001a      	movs	r2, r3
 8004e2c:	1dfb      	adds	r3, r7, #7
 8004e2e:	781b      	ldrb	r3, [r3, #0]
 8004e30:	429a      	cmp	r2, r3
 8004e32:	d197      	bne.n	8004d64 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004e34:	2300      	movs	r3, #0
}
 8004e36:	0018      	movs	r0, r3
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	b008      	add	sp, #32
 8004e3c:	bd80      	pop	{r7, pc}
 8004e3e:	46c0      	nop			; (mov r8, r8)
 8004e40:	20000000 	.word	0x20000000
 8004e44:	ffffdfff 	.word	0xffffdfff

08004e48 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	b08a      	sub	sp, #40	; 0x28
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	60f8      	str	r0, [r7, #12]
 8004e50:	60b9      	str	r1, [r7, #8]
 8004e52:	607a      	str	r2, [r7, #4]
 8004e54:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004e56:	2317      	movs	r3, #23
 8004e58:	18fb      	adds	r3, r7, r3
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004e5e:	f7fc fff3 	bl	8001e48 <HAL_GetTick>
 8004e62:	0002      	movs	r2, r0
 8004e64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e66:	1a9b      	subs	r3, r3, r2
 8004e68:	683a      	ldr	r2, [r7, #0]
 8004e6a:	18d3      	adds	r3, r2, r3
 8004e6c:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8004e6e:	f7fc ffeb 	bl	8001e48 <HAL_GetTick>
 8004e72:	0003      	movs	r3, r0
 8004e74:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	330c      	adds	r3, #12
 8004e7c:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004e7e:	4b41      	ldr	r3, [pc, #260]	; (8004f84 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8004e80:	681a      	ldr	r2, [r3, #0]
 8004e82:	0013      	movs	r3, r2
 8004e84:	009b      	lsls	r3, r3, #2
 8004e86:	189b      	adds	r3, r3, r2
 8004e88:	00da      	lsls	r2, r3, #3
 8004e8a:	1ad3      	subs	r3, r2, r3
 8004e8c:	0d1b      	lsrs	r3, r3, #20
 8004e8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e90:	4353      	muls	r3, r2
 8004e92:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004e94:	e068      	b.n	8004f68 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004e96:	68ba      	ldr	r2, [r7, #8]
 8004e98:	23c0      	movs	r3, #192	; 0xc0
 8004e9a:	00db      	lsls	r3, r3, #3
 8004e9c:	429a      	cmp	r2, r3
 8004e9e:	d10a      	bne.n	8004eb6 <SPI_WaitFifoStateUntilTimeout+0x6e>
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d107      	bne.n	8004eb6 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004ea6:	69fb      	ldr	r3, [r7, #28]
 8004ea8:	781b      	ldrb	r3, [r3, #0]
 8004eaa:	b2da      	uxtb	r2, r3
 8004eac:	2117      	movs	r1, #23
 8004eae:	187b      	adds	r3, r7, r1
 8004eb0:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004eb2:	187b      	adds	r3, r7, r1
 8004eb4:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004eb6:	683b      	ldr	r3, [r7, #0]
 8004eb8:	3301      	adds	r3, #1
 8004eba:	d055      	beq.n	8004f68 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004ebc:	f7fc ffc4 	bl	8001e48 <HAL_GetTick>
 8004ec0:	0002      	movs	r2, r0
 8004ec2:	6a3b      	ldr	r3, [r7, #32]
 8004ec4:	1ad3      	subs	r3, r2, r3
 8004ec6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ec8:	429a      	cmp	r2, r3
 8004eca:	d902      	bls.n	8004ed2 <SPI_WaitFifoStateUntilTimeout+0x8a>
 8004ecc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d142      	bne.n	8004f58 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	685a      	ldr	r2, [r3, #4]
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	21e0      	movs	r1, #224	; 0xe0
 8004ede:	438a      	bics	r2, r1
 8004ee0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	685a      	ldr	r2, [r3, #4]
 8004ee6:	2382      	movs	r3, #130	; 0x82
 8004ee8:	005b      	lsls	r3, r3, #1
 8004eea:	429a      	cmp	r2, r3
 8004eec:	d113      	bne.n	8004f16 <SPI_WaitFifoStateUntilTimeout+0xce>
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	689a      	ldr	r2, [r3, #8]
 8004ef2:	2380      	movs	r3, #128	; 0x80
 8004ef4:	021b      	lsls	r3, r3, #8
 8004ef6:	429a      	cmp	r2, r3
 8004ef8:	d005      	beq.n	8004f06 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	689a      	ldr	r2, [r3, #8]
 8004efe:	2380      	movs	r3, #128	; 0x80
 8004f00:	00db      	lsls	r3, r3, #3
 8004f02:	429a      	cmp	r2, r3
 8004f04:	d107      	bne.n	8004f16 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	681a      	ldr	r2, [r3, #0]
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	2140      	movs	r1, #64	; 0x40
 8004f12:	438a      	bics	r2, r1
 8004f14:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004f1a:	2380      	movs	r3, #128	; 0x80
 8004f1c:	019b      	lsls	r3, r3, #6
 8004f1e:	429a      	cmp	r2, r3
 8004f20:	d110      	bne.n	8004f44 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	681a      	ldr	r2, [r3, #0]
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	4916      	ldr	r1, [pc, #88]	; (8004f88 <SPI_WaitFifoStateUntilTimeout+0x140>)
 8004f2e:	400a      	ands	r2, r1
 8004f30:	601a      	str	r2, [r3, #0]
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	681a      	ldr	r2, [r3, #0]
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	2180      	movs	r1, #128	; 0x80
 8004f3e:	0189      	lsls	r1, r1, #6
 8004f40:	430a      	orrs	r2, r1
 8004f42:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	225d      	movs	r2, #93	; 0x5d
 8004f48:	2101      	movs	r1, #1
 8004f4a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	225c      	movs	r2, #92	; 0x5c
 8004f50:	2100      	movs	r1, #0
 8004f52:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004f54:	2303      	movs	r3, #3
 8004f56:	e010      	b.n	8004f7a <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004f58:	69bb      	ldr	r3, [r7, #24]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d101      	bne.n	8004f62 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8004f5e:	2300      	movs	r3, #0
 8004f60:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8004f62:	69bb      	ldr	r3, [r7, #24]
 8004f64:	3b01      	subs	r3, #1
 8004f66:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	689b      	ldr	r3, [r3, #8]
 8004f6e:	68ba      	ldr	r2, [r7, #8]
 8004f70:	4013      	ands	r3, r2
 8004f72:	687a      	ldr	r2, [r7, #4]
 8004f74:	429a      	cmp	r2, r3
 8004f76:	d18e      	bne.n	8004e96 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8004f78:	2300      	movs	r3, #0
}
 8004f7a:	0018      	movs	r0, r3
 8004f7c:	46bd      	mov	sp, r7
 8004f7e:	b00a      	add	sp, #40	; 0x28
 8004f80:	bd80      	pop	{r7, pc}
 8004f82:	46c0      	nop			; (mov r8, r8)
 8004f84:	20000000 	.word	0x20000000
 8004f88:	ffffdfff 	.word	0xffffdfff

08004f8c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	b086      	sub	sp, #24
 8004f90:	af02      	add	r7, sp, #8
 8004f92:	60f8      	str	r0, [r7, #12]
 8004f94:	60b9      	str	r1, [r7, #8]
 8004f96:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	685a      	ldr	r2, [r3, #4]
 8004f9c:	2382      	movs	r3, #130	; 0x82
 8004f9e:	005b      	lsls	r3, r3, #1
 8004fa0:	429a      	cmp	r2, r3
 8004fa2:	d113      	bne.n	8004fcc <SPI_EndRxTransaction+0x40>
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	689a      	ldr	r2, [r3, #8]
 8004fa8:	2380      	movs	r3, #128	; 0x80
 8004faa:	021b      	lsls	r3, r3, #8
 8004fac:	429a      	cmp	r2, r3
 8004fae:	d005      	beq.n	8004fbc <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	689a      	ldr	r2, [r3, #8]
 8004fb4:	2380      	movs	r3, #128	; 0x80
 8004fb6:	00db      	lsls	r3, r3, #3
 8004fb8:	429a      	cmp	r2, r3
 8004fba:	d107      	bne.n	8004fcc <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	681a      	ldr	r2, [r3, #0]
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	2140      	movs	r1, #64	; 0x40
 8004fc8:	438a      	bics	r2, r1
 8004fca:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004fcc:	68ba      	ldr	r2, [r7, #8]
 8004fce:	68f8      	ldr	r0, [r7, #12]
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	9300      	str	r3, [sp, #0]
 8004fd4:	0013      	movs	r3, r2
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	2180      	movs	r1, #128	; 0x80
 8004fda:	f7ff fea7 	bl	8004d2c <SPI_WaitFlagStateUntilTimeout>
 8004fde:	1e03      	subs	r3, r0, #0
 8004fe0:	d007      	beq.n	8004ff2 <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004fe6:	2220      	movs	r2, #32
 8004fe8:	431a      	orrs	r2, r3
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004fee:	2303      	movs	r3, #3
 8004ff0:	e026      	b.n	8005040 <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	685a      	ldr	r2, [r3, #4]
 8004ff6:	2382      	movs	r3, #130	; 0x82
 8004ff8:	005b      	lsls	r3, r3, #1
 8004ffa:	429a      	cmp	r2, r3
 8004ffc:	d11f      	bne.n	800503e <SPI_EndRxTransaction+0xb2>
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	689a      	ldr	r2, [r3, #8]
 8005002:	2380      	movs	r3, #128	; 0x80
 8005004:	021b      	lsls	r3, r3, #8
 8005006:	429a      	cmp	r2, r3
 8005008:	d005      	beq.n	8005016 <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	689a      	ldr	r2, [r3, #8]
 800500e:	2380      	movs	r3, #128	; 0x80
 8005010:	00db      	lsls	r3, r3, #3
 8005012:	429a      	cmp	r2, r3
 8005014:	d113      	bne.n	800503e <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005016:	68ba      	ldr	r2, [r7, #8]
 8005018:	23c0      	movs	r3, #192	; 0xc0
 800501a:	00d9      	lsls	r1, r3, #3
 800501c:	68f8      	ldr	r0, [r7, #12]
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	9300      	str	r3, [sp, #0]
 8005022:	0013      	movs	r3, r2
 8005024:	2200      	movs	r2, #0
 8005026:	f7ff ff0f 	bl	8004e48 <SPI_WaitFifoStateUntilTimeout>
 800502a:	1e03      	subs	r3, r0, #0
 800502c:	d007      	beq.n	800503e <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005032:	2220      	movs	r2, #32
 8005034:	431a      	orrs	r2, r3
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800503a:	2303      	movs	r3, #3
 800503c:	e000      	b.n	8005040 <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 800503e:	2300      	movs	r3, #0
}
 8005040:	0018      	movs	r0, r3
 8005042:	46bd      	mov	sp, r7
 8005044:	b004      	add	sp, #16
 8005046:	bd80      	pop	{r7, pc}

08005048 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b086      	sub	sp, #24
 800504c:	af02      	add	r7, sp, #8
 800504e:	60f8      	str	r0, [r7, #12]
 8005050:	60b9      	str	r1, [r7, #8]
 8005052:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005054:	68ba      	ldr	r2, [r7, #8]
 8005056:	23c0      	movs	r3, #192	; 0xc0
 8005058:	0159      	lsls	r1, r3, #5
 800505a:	68f8      	ldr	r0, [r7, #12]
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	9300      	str	r3, [sp, #0]
 8005060:	0013      	movs	r3, r2
 8005062:	2200      	movs	r2, #0
 8005064:	f7ff fef0 	bl	8004e48 <SPI_WaitFifoStateUntilTimeout>
 8005068:	1e03      	subs	r3, r0, #0
 800506a:	d007      	beq.n	800507c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005070:	2220      	movs	r2, #32
 8005072:	431a      	orrs	r2, r3
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005078:	2303      	movs	r3, #3
 800507a:	e027      	b.n	80050cc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800507c:	68ba      	ldr	r2, [r7, #8]
 800507e:	68f8      	ldr	r0, [r7, #12]
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	9300      	str	r3, [sp, #0]
 8005084:	0013      	movs	r3, r2
 8005086:	2200      	movs	r2, #0
 8005088:	2180      	movs	r1, #128	; 0x80
 800508a:	f7ff fe4f 	bl	8004d2c <SPI_WaitFlagStateUntilTimeout>
 800508e:	1e03      	subs	r3, r0, #0
 8005090:	d007      	beq.n	80050a2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005096:	2220      	movs	r2, #32
 8005098:	431a      	orrs	r2, r3
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800509e:	2303      	movs	r3, #3
 80050a0:	e014      	b.n	80050cc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80050a2:	68ba      	ldr	r2, [r7, #8]
 80050a4:	23c0      	movs	r3, #192	; 0xc0
 80050a6:	00d9      	lsls	r1, r3, #3
 80050a8:	68f8      	ldr	r0, [r7, #12]
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	9300      	str	r3, [sp, #0]
 80050ae:	0013      	movs	r3, r2
 80050b0:	2200      	movs	r2, #0
 80050b2:	f7ff fec9 	bl	8004e48 <SPI_WaitFifoStateUntilTimeout>
 80050b6:	1e03      	subs	r3, r0, #0
 80050b8:	d007      	beq.n	80050ca <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80050be:	2220      	movs	r2, #32
 80050c0:	431a      	orrs	r2, r3
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80050c6:	2303      	movs	r3, #3
 80050c8:	e000      	b.n	80050cc <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80050ca:	2300      	movs	r3, #0
}
 80050cc:	0018      	movs	r0, r3
 80050ce:	46bd      	mov	sp, r7
 80050d0:	b004      	add	sp, #16
 80050d2:	bd80      	pop	{r7, pc}

080050d4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80050d4:	b580      	push	{r7, lr}
 80050d6:	b082      	sub	sp, #8
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d101      	bne.n	80050e6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80050e2:	2301      	movs	r3, #1
 80050e4:	e04a      	b.n	800517c <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	223d      	movs	r2, #61	; 0x3d
 80050ea:	5c9b      	ldrb	r3, [r3, r2]
 80050ec:	b2db      	uxtb	r3, r3
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d107      	bne.n	8005102 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	223c      	movs	r2, #60	; 0x3c
 80050f6:	2100      	movs	r1, #0
 80050f8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	0018      	movs	r0, r3
 80050fe:	f7fc fcc3 	bl	8001a88 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	223d      	movs	r2, #61	; 0x3d
 8005106:	2102      	movs	r1, #2
 8005108:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681a      	ldr	r2, [r3, #0]
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	3304      	adds	r3, #4
 8005112:	0019      	movs	r1, r3
 8005114:	0010      	movs	r0, r2
 8005116:	f000 fc13 	bl	8005940 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	2248      	movs	r2, #72	; 0x48
 800511e:	2101      	movs	r1, #1
 8005120:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	223e      	movs	r2, #62	; 0x3e
 8005126:	2101      	movs	r1, #1
 8005128:	5499      	strb	r1, [r3, r2]
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	223f      	movs	r2, #63	; 0x3f
 800512e:	2101      	movs	r1, #1
 8005130:	5499      	strb	r1, [r3, r2]
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	2240      	movs	r2, #64	; 0x40
 8005136:	2101      	movs	r1, #1
 8005138:	5499      	strb	r1, [r3, r2]
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	2241      	movs	r2, #65	; 0x41
 800513e:	2101      	movs	r1, #1
 8005140:	5499      	strb	r1, [r3, r2]
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	2242      	movs	r2, #66	; 0x42
 8005146:	2101      	movs	r1, #1
 8005148:	5499      	strb	r1, [r3, r2]
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	2243      	movs	r2, #67	; 0x43
 800514e:	2101      	movs	r1, #1
 8005150:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	2244      	movs	r2, #68	; 0x44
 8005156:	2101      	movs	r1, #1
 8005158:	5499      	strb	r1, [r3, r2]
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2245      	movs	r2, #69	; 0x45
 800515e:	2101      	movs	r1, #1
 8005160:	5499      	strb	r1, [r3, r2]
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2246      	movs	r2, #70	; 0x46
 8005166:	2101      	movs	r1, #1
 8005168:	5499      	strb	r1, [r3, r2]
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2247      	movs	r2, #71	; 0x47
 800516e:	2101      	movs	r1, #1
 8005170:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	223d      	movs	r2, #61	; 0x3d
 8005176:	2101      	movs	r1, #1
 8005178:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800517a:	2300      	movs	r3, #0
}
 800517c:	0018      	movs	r0, r3
 800517e:	46bd      	mov	sp, r7
 8005180:	b002      	add	sp, #8
 8005182:	bd80      	pop	{r7, pc}

08005184 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005184:	b580      	push	{r7, lr}
 8005186:	b084      	sub	sp, #16
 8005188:	af00      	add	r7, sp, #0
 800518a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	223d      	movs	r2, #61	; 0x3d
 8005190:	5c9b      	ldrb	r3, [r3, r2]
 8005192:	b2db      	uxtb	r3, r3
 8005194:	2b01      	cmp	r3, #1
 8005196:	d001      	beq.n	800519c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005198:	2301      	movs	r3, #1
 800519a:	e03c      	b.n	8005216 <HAL_TIM_Base_Start_IT+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	223d      	movs	r2, #61	; 0x3d
 80051a0:	2102      	movs	r1, #2
 80051a2:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	68da      	ldr	r2, [r3, #12]
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	2101      	movs	r1, #1
 80051b0:	430a      	orrs	r2, r1
 80051b2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	4a19      	ldr	r2, [pc, #100]	; (8005220 <HAL_TIM_Base_Start_IT+0x9c>)
 80051ba:	4293      	cmp	r3, r2
 80051bc:	d009      	beq.n	80051d2 <HAL_TIM_Base_Start_IT+0x4e>
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	4a18      	ldr	r2, [pc, #96]	; (8005224 <HAL_TIM_Base_Start_IT+0xa0>)
 80051c4:	4293      	cmp	r3, r2
 80051c6:	d004      	beq.n	80051d2 <HAL_TIM_Base_Start_IT+0x4e>
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	4a16      	ldr	r2, [pc, #88]	; (8005228 <HAL_TIM_Base_Start_IT+0xa4>)
 80051ce:	4293      	cmp	r3, r2
 80051d0:	d116      	bne.n	8005200 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	689b      	ldr	r3, [r3, #8]
 80051d8:	4a14      	ldr	r2, [pc, #80]	; (800522c <HAL_TIM_Base_Start_IT+0xa8>)
 80051da:	4013      	ands	r3, r2
 80051dc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	2b06      	cmp	r3, #6
 80051e2:	d016      	beq.n	8005212 <HAL_TIM_Base_Start_IT+0x8e>
 80051e4:	68fa      	ldr	r2, [r7, #12]
 80051e6:	2380      	movs	r3, #128	; 0x80
 80051e8:	025b      	lsls	r3, r3, #9
 80051ea:	429a      	cmp	r2, r3
 80051ec:	d011      	beq.n	8005212 <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	681a      	ldr	r2, [r3, #0]
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	2101      	movs	r1, #1
 80051fa:	430a      	orrs	r2, r1
 80051fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051fe:	e008      	b.n	8005212 <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	681a      	ldr	r2, [r3, #0]
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	2101      	movs	r1, #1
 800520c:	430a      	orrs	r2, r1
 800520e:	601a      	str	r2, [r3, #0]
 8005210:	e000      	b.n	8005214 <HAL_TIM_Base_Start_IT+0x90>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005212:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8005214:	2300      	movs	r3, #0
}
 8005216:	0018      	movs	r0, r3
 8005218:	46bd      	mov	sp, r7
 800521a:	b004      	add	sp, #16
 800521c:	bd80      	pop	{r7, pc}
 800521e:	46c0      	nop			; (mov r8, r8)
 8005220:	40012c00 	.word	0x40012c00
 8005224:	40000400 	.word	0x40000400
 8005228:	40014000 	.word	0x40014000
 800522c:	00010007 	.word	0x00010007

08005230 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005230:	b580      	push	{r7, lr}
 8005232:	b082      	sub	sp, #8
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2b00      	cmp	r3, #0
 800523c:	d101      	bne.n	8005242 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800523e:	2301      	movs	r3, #1
 8005240:	e04a      	b.n	80052d8 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	223d      	movs	r2, #61	; 0x3d
 8005246:	5c9b      	ldrb	r3, [r3, r2]
 8005248:	b2db      	uxtb	r3, r3
 800524a:	2b00      	cmp	r3, #0
 800524c:	d107      	bne.n	800525e <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	223c      	movs	r2, #60	; 0x3c
 8005252:	2100      	movs	r1, #0
 8005254:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	0018      	movs	r0, r3
 800525a:	f000 f841 	bl	80052e0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	223d      	movs	r2, #61	; 0x3d
 8005262:	2102      	movs	r1, #2
 8005264:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681a      	ldr	r2, [r3, #0]
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	3304      	adds	r3, #4
 800526e:	0019      	movs	r1, r3
 8005270:	0010      	movs	r0, r2
 8005272:	f000 fb65 	bl	8005940 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	2248      	movs	r2, #72	; 0x48
 800527a:	2101      	movs	r1, #1
 800527c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	223e      	movs	r2, #62	; 0x3e
 8005282:	2101      	movs	r1, #1
 8005284:	5499      	strb	r1, [r3, r2]
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	223f      	movs	r2, #63	; 0x3f
 800528a:	2101      	movs	r1, #1
 800528c:	5499      	strb	r1, [r3, r2]
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	2240      	movs	r2, #64	; 0x40
 8005292:	2101      	movs	r1, #1
 8005294:	5499      	strb	r1, [r3, r2]
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	2241      	movs	r2, #65	; 0x41
 800529a:	2101      	movs	r1, #1
 800529c:	5499      	strb	r1, [r3, r2]
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	2242      	movs	r2, #66	; 0x42
 80052a2:	2101      	movs	r1, #1
 80052a4:	5499      	strb	r1, [r3, r2]
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	2243      	movs	r2, #67	; 0x43
 80052aa:	2101      	movs	r1, #1
 80052ac:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	2244      	movs	r2, #68	; 0x44
 80052b2:	2101      	movs	r1, #1
 80052b4:	5499      	strb	r1, [r3, r2]
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	2245      	movs	r2, #69	; 0x45
 80052ba:	2101      	movs	r1, #1
 80052bc:	5499      	strb	r1, [r3, r2]
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	2246      	movs	r2, #70	; 0x46
 80052c2:	2101      	movs	r1, #1
 80052c4:	5499      	strb	r1, [r3, r2]
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	2247      	movs	r2, #71	; 0x47
 80052ca:	2101      	movs	r1, #1
 80052cc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	223d      	movs	r2, #61	; 0x3d
 80052d2:	2101      	movs	r1, #1
 80052d4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80052d6:	2300      	movs	r3, #0
}
 80052d8:	0018      	movs	r0, r3
 80052da:	46bd      	mov	sp, r7
 80052dc:	b002      	add	sp, #8
 80052de:	bd80      	pop	{r7, pc}

080052e0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80052e0:	b580      	push	{r7, lr}
 80052e2:	b082      	sub	sp, #8
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80052e8:	46c0      	nop			; (mov r8, r8)
 80052ea:	46bd      	mov	sp, r7
 80052ec:	b002      	add	sp, #8
 80052ee:	bd80      	pop	{r7, pc}

080052f0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80052f0:	b580      	push	{r7, lr}
 80052f2:	b082      	sub	sp, #8
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	691b      	ldr	r3, [r3, #16]
 80052fe:	2202      	movs	r2, #2
 8005300:	4013      	ands	r3, r2
 8005302:	2b02      	cmp	r3, #2
 8005304:	d124      	bne.n	8005350 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	68db      	ldr	r3, [r3, #12]
 800530c:	2202      	movs	r2, #2
 800530e:	4013      	ands	r3, r2
 8005310:	2b02      	cmp	r3, #2
 8005312:	d11d      	bne.n	8005350 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	2203      	movs	r2, #3
 800531a:	4252      	negs	r2, r2
 800531c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2201      	movs	r2, #1
 8005322:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	699b      	ldr	r3, [r3, #24]
 800532a:	2203      	movs	r2, #3
 800532c:	4013      	ands	r3, r2
 800532e:	d004      	beq.n	800533a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	0018      	movs	r0, r3
 8005334:	f000 faec 	bl	8005910 <HAL_TIM_IC_CaptureCallback>
 8005338:	e007      	b.n	800534a <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	0018      	movs	r0, r3
 800533e:	f000 fadf 	bl	8005900 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	0018      	movs	r0, r3
 8005346:	f000 faeb 	bl	8005920 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	2200      	movs	r2, #0
 800534e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	691b      	ldr	r3, [r3, #16]
 8005356:	2204      	movs	r2, #4
 8005358:	4013      	ands	r3, r2
 800535a:	2b04      	cmp	r3, #4
 800535c:	d125      	bne.n	80053aa <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	68db      	ldr	r3, [r3, #12]
 8005364:	2204      	movs	r2, #4
 8005366:	4013      	ands	r3, r2
 8005368:	2b04      	cmp	r3, #4
 800536a:	d11e      	bne.n	80053aa <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	2205      	movs	r2, #5
 8005372:	4252      	negs	r2, r2
 8005374:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	2202      	movs	r2, #2
 800537a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	699a      	ldr	r2, [r3, #24]
 8005382:	23c0      	movs	r3, #192	; 0xc0
 8005384:	009b      	lsls	r3, r3, #2
 8005386:	4013      	ands	r3, r2
 8005388:	d004      	beq.n	8005394 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	0018      	movs	r0, r3
 800538e:	f000 fabf 	bl	8005910 <HAL_TIM_IC_CaptureCallback>
 8005392:	e007      	b.n	80053a4 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	0018      	movs	r0, r3
 8005398:	f000 fab2 	bl	8005900 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	0018      	movs	r0, r3
 80053a0:	f000 fabe 	bl	8005920 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	2200      	movs	r2, #0
 80053a8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	691b      	ldr	r3, [r3, #16]
 80053b0:	2208      	movs	r2, #8
 80053b2:	4013      	ands	r3, r2
 80053b4:	2b08      	cmp	r3, #8
 80053b6:	d124      	bne.n	8005402 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	68db      	ldr	r3, [r3, #12]
 80053be:	2208      	movs	r2, #8
 80053c0:	4013      	ands	r3, r2
 80053c2:	2b08      	cmp	r3, #8
 80053c4:	d11d      	bne.n	8005402 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	2209      	movs	r2, #9
 80053cc:	4252      	negs	r2, r2
 80053ce:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2204      	movs	r2, #4
 80053d4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	69db      	ldr	r3, [r3, #28]
 80053dc:	2203      	movs	r2, #3
 80053de:	4013      	ands	r3, r2
 80053e0:	d004      	beq.n	80053ec <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	0018      	movs	r0, r3
 80053e6:	f000 fa93 	bl	8005910 <HAL_TIM_IC_CaptureCallback>
 80053ea:	e007      	b.n	80053fc <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	0018      	movs	r0, r3
 80053f0:	f000 fa86 	bl	8005900 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	0018      	movs	r0, r3
 80053f8:	f000 fa92 	bl	8005920 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2200      	movs	r2, #0
 8005400:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	691b      	ldr	r3, [r3, #16]
 8005408:	2210      	movs	r2, #16
 800540a:	4013      	ands	r3, r2
 800540c:	2b10      	cmp	r3, #16
 800540e:	d125      	bne.n	800545c <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	68db      	ldr	r3, [r3, #12]
 8005416:	2210      	movs	r2, #16
 8005418:	4013      	ands	r3, r2
 800541a:	2b10      	cmp	r3, #16
 800541c:	d11e      	bne.n	800545c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	2211      	movs	r2, #17
 8005424:	4252      	negs	r2, r2
 8005426:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2208      	movs	r2, #8
 800542c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	69da      	ldr	r2, [r3, #28]
 8005434:	23c0      	movs	r3, #192	; 0xc0
 8005436:	009b      	lsls	r3, r3, #2
 8005438:	4013      	ands	r3, r2
 800543a:	d004      	beq.n	8005446 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	0018      	movs	r0, r3
 8005440:	f000 fa66 	bl	8005910 <HAL_TIM_IC_CaptureCallback>
 8005444:	e007      	b.n	8005456 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	0018      	movs	r0, r3
 800544a:	f000 fa59 	bl	8005900 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	0018      	movs	r0, r3
 8005452:	f000 fa65 	bl	8005920 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	2200      	movs	r2, #0
 800545a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	691b      	ldr	r3, [r3, #16]
 8005462:	2201      	movs	r2, #1
 8005464:	4013      	ands	r3, r2
 8005466:	2b01      	cmp	r3, #1
 8005468:	d10f      	bne.n	800548a <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	68db      	ldr	r3, [r3, #12]
 8005470:	2201      	movs	r2, #1
 8005472:	4013      	ands	r3, r2
 8005474:	2b01      	cmp	r3, #1
 8005476:	d108      	bne.n	800548a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	2202      	movs	r2, #2
 800547e:	4252      	negs	r2, r2
 8005480:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	0018      	movs	r0, r3
 8005486:	f7fc f811 	bl	80014ac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	691b      	ldr	r3, [r3, #16]
 8005490:	2280      	movs	r2, #128	; 0x80
 8005492:	4013      	ands	r3, r2
 8005494:	2b80      	cmp	r3, #128	; 0x80
 8005496:	d10f      	bne.n	80054b8 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	68db      	ldr	r3, [r3, #12]
 800549e:	2280      	movs	r2, #128	; 0x80
 80054a0:	4013      	ands	r3, r2
 80054a2:	2b80      	cmp	r3, #128	; 0x80
 80054a4:	d108      	bne.n	80054b8 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	2281      	movs	r2, #129	; 0x81
 80054ac:	4252      	negs	r2, r2
 80054ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	0018      	movs	r0, r3
 80054b4:	f000 ff30 	bl	8006318 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	691a      	ldr	r2, [r3, #16]
 80054be:	2380      	movs	r3, #128	; 0x80
 80054c0:	005b      	lsls	r3, r3, #1
 80054c2:	401a      	ands	r2, r3
 80054c4:	2380      	movs	r3, #128	; 0x80
 80054c6:	005b      	lsls	r3, r3, #1
 80054c8:	429a      	cmp	r2, r3
 80054ca:	d10e      	bne.n	80054ea <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	68db      	ldr	r3, [r3, #12]
 80054d2:	2280      	movs	r2, #128	; 0x80
 80054d4:	4013      	ands	r3, r2
 80054d6:	2b80      	cmp	r3, #128	; 0x80
 80054d8:	d107      	bne.n	80054ea <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	4a1c      	ldr	r2, [pc, #112]	; (8005550 <HAL_TIM_IRQHandler+0x260>)
 80054e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	0018      	movs	r0, r3
 80054e6:	f000 ff1f 	bl	8006328 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	691b      	ldr	r3, [r3, #16]
 80054f0:	2240      	movs	r2, #64	; 0x40
 80054f2:	4013      	ands	r3, r2
 80054f4:	2b40      	cmp	r3, #64	; 0x40
 80054f6:	d10f      	bne.n	8005518 <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	68db      	ldr	r3, [r3, #12]
 80054fe:	2240      	movs	r2, #64	; 0x40
 8005500:	4013      	ands	r3, r2
 8005502:	2b40      	cmp	r3, #64	; 0x40
 8005504:	d108      	bne.n	8005518 <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	2241      	movs	r2, #65	; 0x41
 800550c:	4252      	negs	r2, r2
 800550e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	0018      	movs	r0, r3
 8005514:	f000 fa0c 	bl	8005930 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	691b      	ldr	r3, [r3, #16]
 800551e:	2220      	movs	r2, #32
 8005520:	4013      	ands	r3, r2
 8005522:	2b20      	cmp	r3, #32
 8005524:	d10f      	bne.n	8005546 <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	68db      	ldr	r3, [r3, #12]
 800552c:	2220      	movs	r2, #32
 800552e:	4013      	ands	r3, r2
 8005530:	2b20      	cmp	r3, #32
 8005532:	d108      	bne.n	8005546 <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	2221      	movs	r2, #33	; 0x21
 800553a:	4252      	negs	r2, r2
 800553c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	0018      	movs	r0, r3
 8005542:	f000 fee1 	bl	8006308 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005546:	46c0      	nop			; (mov r8, r8)
 8005548:	46bd      	mov	sp, r7
 800554a:	b002      	add	sp, #8
 800554c:	bd80      	pop	{r7, pc}
 800554e:	46c0      	nop			; (mov r8, r8)
 8005550:	fffffeff 	.word	0xfffffeff

08005554 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005554:	b580      	push	{r7, lr}
 8005556:	b086      	sub	sp, #24
 8005558:	af00      	add	r7, sp, #0
 800555a:	60f8      	str	r0, [r7, #12]
 800555c:	60b9      	str	r1, [r7, #8]
 800555e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005560:	2317      	movs	r3, #23
 8005562:	18fb      	adds	r3, r7, r3
 8005564:	2200      	movs	r2, #0
 8005566:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	223c      	movs	r2, #60	; 0x3c
 800556c:	5c9b      	ldrb	r3, [r3, r2]
 800556e:	2b01      	cmp	r3, #1
 8005570:	d101      	bne.n	8005576 <HAL_TIM_PWM_ConfigChannel+0x22>
 8005572:	2302      	movs	r3, #2
 8005574:	e0e5      	b.n	8005742 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	223c      	movs	r2, #60	; 0x3c
 800557a:	2101      	movs	r1, #1
 800557c:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	2b14      	cmp	r3, #20
 8005582:	d900      	bls.n	8005586 <HAL_TIM_PWM_ConfigChannel+0x32>
 8005584:	e0d1      	b.n	800572a <HAL_TIM_PWM_ConfigChannel+0x1d6>
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	009a      	lsls	r2, r3, #2
 800558a:	4b70      	ldr	r3, [pc, #448]	; (800574c <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 800558c:	18d3      	adds	r3, r2, r3
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	68ba      	ldr	r2, [r7, #8]
 8005598:	0011      	movs	r1, r2
 800559a:	0018      	movs	r0, r3
 800559c:	f000 fa46 	bl	8005a2c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	699a      	ldr	r2, [r3, #24]
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	2108      	movs	r1, #8
 80055ac:	430a      	orrs	r2, r1
 80055ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	699a      	ldr	r2, [r3, #24]
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	2104      	movs	r1, #4
 80055bc:	438a      	bics	r2, r1
 80055be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	6999      	ldr	r1, [r3, #24]
 80055c6:	68bb      	ldr	r3, [r7, #8]
 80055c8:	691a      	ldr	r2, [r3, #16]
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	430a      	orrs	r2, r1
 80055d0:	619a      	str	r2, [r3, #24]
      break;
 80055d2:	e0af      	b.n	8005734 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	68ba      	ldr	r2, [r7, #8]
 80055da:	0011      	movs	r1, r2
 80055dc:	0018      	movs	r0, r3
 80055de:	f000 faaf 	bl	8005b40 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	699a      	ldr	r2, [r3, #24]
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	2180      	movs	r1, #128	; 0x80
 80055ee:	0109      	lsls	r1, r1, #4
 80055f0:	430a      	orrs	r2, r1
 80055f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	699a      	ldr	r2, [r3, #24]
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	4954      	ldr	r1, [pc, #336]	; (8005750 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8005600:	400a      	ands	r2, r1
 8005602:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	6999      	ldr	r1, [r3, #24]
 800560a:	68bb      	ldr	r3, [r7, #8]
 800560c:	691b      	ldr	r3, [r3, #16]
 800560e:	021a      	lsls	r2, r3, #8
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	430a      	orrs	r2, r1
 8005616:	619a      	str	r2, [r3, #24]
      break;
 8005618:	e08c      	b.n	8005734 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	68ba      	ldr	r2, [r7, #8]
 8005620:	0011      	movs	r1, r2
 8005622:	0018      	movs	r0, r3
 8005624:	f000 fb10 	bl	8005c48 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	69da      	ldr	r2, [r3, #28]
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	2108      	movs	r1, #8
 8005634:	430a      	orrs	r2, r1
 8005636:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	69da      	ldr	r2, [r3, #28]
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	2104      	movs	r1, #4
 8005644:	438a      	bics	r2, r1
 8005646:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	69d9      	ldr	r1, [r3, #28]
 800564e:	68bb      	ldr	r3, [r7, #8]
 8005650:	691a      	ldr	r2, [r3, #16]
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	430a      	orrs	r2, r1
 8005658:	61da      	str	r2, [r3, #28]
      break;
 800565a:	e06b      	b.n	8005734 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	68ba      	ldr	r2, [r7, #8]
 8005662:	0011      	movs	r1, r2
 8005664:	0018      	movs	r0, r3
 8005666:	f000 fb77 	bl	8005d58 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	69da      	ldr	r2, [r3, #28]
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	2180      	movs	r1, #128	; 0x80
 8005676:	0109      	lsls	r1, r1, #4
 8005678:	430a      	orrs	r2, r1
 800567a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	69da      	ldr	r2, [r3, #28]
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	4932      	ldr	r1, [pc, #200]	; (8005750 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8005688:	400a      	ands	r2, r1
 800568a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	69d9      	ldr	r1, [r3, #28]
 8005692:	68bb      	ldr	r3, [r7, #8]
 8005694:	691b      	ldr	r3, [r3, #16]
 8005696:	021a      	lsls	r2, r3, #8
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	430a      	orrs	r2, r1
 800569e:	61da      	str	r2, [r3, #28]
      break;
 80056a0:	e048      	b.n	8005734 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	68ba      	ldr	r2, [r7, #8]
 80056a8:	0011      	movs	r1, r2
 80056aa:	0018      	movs	r0, r3
 80056ac:	f000 fbbe 	bl	8005e2c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	2108      	movs	r1, #8
 80056bc:	430a      	orrs	r2, r1
 80056be:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	2104      	movs	r1, #4
 80056cc:	438a      	bics	r2, r1
 80056ce:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80056d6:	68bb      	ldr	r3, [r7, #8]
 80056d8:	691a      	ldr	r2, [r3, #16]
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	430a      	orrs	r2, r1
 80056e0:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80056e2:	e027      	b.n	8005734 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	68ba      	ldr	r2, [r7, #8]
 80056ea:	0011      	movs	r1, r2
 80056ec:	0018      	movs	r0, r3
 80056ee:	f000 fbfd 	bl	8005eec <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	2180      	movs	r1, #128	; 0x80
 80056fe:	0109      	lsls	r1, r1, #4
 8005700:	430a      	orrs	r2, r1
 8005702:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	4910      	ldr	r1, [pc, #64]	; (8005750 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8005710:	400a      	ands	r2, r1
 8005712:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800571a:	68bb      	ldr	r3, [r7, #8]
 800571c:	691b      	ldr	r3, [r3, #16]
 800571e:	021a      	lsls	r2, r3, #8
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	430a      	orrs	r2, r1
 8005726:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005728:	e004      	b.n	8005734 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 800572a:	2317      	movs	r3, #23
 800572c:	18fb      	adds	r3, r7, r3
 800572e:	2201      	movs	r2, #1
 8005730:	701a      	strb	r2, [r3, #0]
      break;
 8005732:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	223c      	movs	r2, #60	; 0x3c
 8005738:	2100      	movs	r1, #0
 800573a:	5499      	strb	r1, [r3, r2]

  return status;
 800573c:	2317      	movs	r3, #23
 800573e:	18fb      	adds	r3, r7, r3
 8005740:	781b      	ldrb	r3, [r3, #0]
}
 8005742:	0018      	movs	r0, r3
 8005744:	46bd      	mov	sp, r7
 8005746:	b006      	add	sp, #24
 8005748:	bd80      	pop	{r7, pc}
 800574a:	46c0      	nop			; (mov r8, r8)
 800574c:	0800a408 	.word	0x0800a408
 8005750:	fffffbff 	.word	0xfffffbff

08005754 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005754:	b580      	push	{r7, lr}
 8005756:	b084      	sub	sp, #16
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
 800575c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800575e:	230f      	movs	r3, #15
 8005760:	18fb      	adds	r3, r7, r3
 8005762:	2200      	movs	r2, #0
 8005764:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	223c      	movs	r2, #60	; 0x3c
 800576a:	5c9b      	ldrb	r3, [r3, r2]
 800576c:	2b01      	cmp	r3, #1
 800576e:	d101      	bne.n	8005774 <HAL_TIM_ConfigClockSource+0x20>
 8005770:	2302      	movs	r3, #2
 8005772:	e0bc      	b.n	80058ee <HAL_TIM_ConfigClockSource+0x19a>
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	223c      	movs	r2, #60	; 0x3c
 8005778:	2101      	movs	r1, #1
 800577a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	223d      	movs	r2, #61	; 0x3d
 8005780:	2102      	movs	r1, #2
 8005782:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	689b      	ldr	r3, [r3, #8]
 800578a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800578c:	68bb      	ldr	r3, [r7, #8]
 800578e:	4a5a      	ldr	r2, [pc, #360]	; (80058f8 <HAL_TIM_ConfigClockSource+0x1a4>)
 8005790:	4013      	ands	r3, r2
 8005792:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005794:	68bb      	ldr	r3, [r7, #8]
 8005796:	4a59      	ldr	r2, [pc, #356]	; (80058fc <HAL_TIM_ConfigClockSource+0x1a8>)
 8005798:	4013      	ands	r3, r2
 800579a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	68ba      	ldr	r2, [r7, #8]
 80057a2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80057a4:	683b      	ldr	r3, [r7, #0]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	2280      	movs	r2, #128	; 0x80
 80057aa:	0192      	lsls	r2, r2, #6
 80057ac:	4293      	cmp	r3, r2
 80057ae:	d040      	beq.n	8005832 <HAL_TIM_ConfigClockSource+0xde>
 80057b0:	2280      	movs	r2, #128	; 0x80
 80057b2:	0192      	lsls	r2, r2, #6
 80057b4:	4293      	cmp	r3, r2
 80057b6:	d900      	bls.n	80057ba <HAL_TIM_ConfigClockSource+0x66>
 80057b8:	e088      	b.n	80058cc <HAL_TIM_ConfigClockSource+0x178>
 80057ba:	2280      	movs	r2, #128	; 0x80
 80057bc:	0152      	lsls	r2, r2, #5
 80057be:	4293      	cmp	r3, r2
 80057c0:	d100      	bne.n	80057c4 <HAL_TIM_ConfigClockSource+0x70>
 80057c2:	e088      	b.n	80058d6 <HAL_TIM_ConfigClockSource+0x182>
 80057c4:	2280      	movs	r2, #128	; 0x80
 80057c6:	0152      	lsls	r2, r2, #5
 80057c8:	4293      	cmp	r3, r2
 80057ca:	d900      	bls.n	80057ce <HAL_TIM_ConfigClockSource+0x7a>
 80057cc:	e07e      	b.n	80058cc <HAL_TIM_ConfigClockSource+0x178>
 80057ce:	2b70      	cmp	r3, #112	; 0x70
 80057d0:	d018      	beq.n	8005804 <HAL_TIM_ConfigClockSource+0xb0>
 80057d2:	d900      	bls.n	80057d6 <HAL_TIM_ConfigClockSource+0x82>
 80057d4:	e07a      	b.n	80058cc <HAL_TIM_ConfigClockSource+0x178>
 80057d6:	2b60      	cmp	r3, #96	; 0x60
 80057d8:	d04f      	beq.n	800587a <HAL_TIM_ConfigClockSource+0x126>
 80057da:	d900      	bls.n	80057de <HAL_TIM_ConfigClockSource+0x8a>
 80057dc:	e076      	b.n	80058cc <HAL_TIM_ConfigClockSource+0x178>
 80057de:	2b50      	cmp	r3, #80	; 0x50
 80057e0:	d03b      	beq.n	800585a <HAL_TIM_ConfigClockSource+0x106>
 80057e2:	d900      	bls.n	80057e6 <HAL_TIM_ConfigClockSource+0x92>
 80057e4:	e072      	b.n	80058cc <HAL_TIM_ConfigClockSource+0x178>
 80057e6:	2b40      	cmp	r3, #64	; 0x40
 80057e8:	d057      	beq.n	800589a <HAL_TIM_ConfigClockSource+0x146>
 80057ea:	d900      	bls.n	80057ee <HAL_TIM_ConfigClockSource+0x9a>
 80057ec:	e06e      	b.n	80058cc <HAL_TIM_ConfigClockSource+0x178>
 80057ee:	2b30      	cmp	r3, #48	; 0x30
 80057f0:	d063      	beq.n	80058ba <HAL_TIM_ConfigClockSource+0x166>
 80057f2:	d86b      	bhi.n	80058cc <HAL_TIM_ConfigClockSource+0x178>
 80057f4:	2b20      	cmp	r3, #32
 80057f6:	d060      	beq.n	80058ba <HAL_TIM_ConfigClockSource+0x166>
 80057f8:	d868      	bhi.n	80058cc <HAL_TIM_ConfigClockSource+0x178>
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d05d      	beq.n	80058ba <HAL_TIM_ConfigClockSource+0x166>
 80057fe:	2b10      	cmp	r3, #16
 8005800:	d05b      	beq.n	80058ba <HAL_TIM_ConfigClockSource+0x166>
 8005802:	e063      	b.n	80058cc <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005808:	683b      	ldr	r3, [r7, #0]
 800580a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800580c:	683b      	ldr	r3, [r7, #0]
 800580e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005814:	f000 fc4a 	bl	80060ac <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	689b      	ldr	r3, [r3, #8]
 800581e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005820:	68bb      	ldr	r3, [r7, #8]
 8005822:	2277      	movs	r2, #119	; 0x77
 8005824:	4313      	orrs	r3, r2
 8005826:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	68ba      	ldr	r2, [r7, #8]
 800582e:	609a      	str	r2, [r3, #8]
      break;
 8005830:	e052      	b.n	80058d8 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005836:	683b      	ldr	r3, [r7, #0]
 8005838:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800583a:	683b      	ldr	r3, [r7, #0]
 800583c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800583e:	683b      	ldr	r3, [r7, #0]
 8005840:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005842:	f000 fc33 	bl	80060ac <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	689a      	ldr	r2, [r3, #8]
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	2180      	movs	r1, #128	; 0x80
 8005852:	01c9      	lsls	r1, r1, #7
 8005854:	430a      	orrs	r2, r1
 8005856:	609a      	str	r2, [r3, #8]
      break;
 8005858:	e03e      	b.n	80058d8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800585e:	683b      	ldr	r3, [r7, #0]
 8005860:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005866:	001a      	movs	r2, r3
 8005868:	f000 fba4 	bl	8005fb4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	2150      	movs	r1, #80	; 0x50
 8005872:	0018      	movs	r0, r3
 8005874:	f000 fbfe 	bl	8006074 <TIM_ITRx_SetConfig>
      break;
 8005878:	e02e      	b.n	80058d8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800587e:	683b      	ldr	r3, [r7, #0]
 8005880:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005886:	001a      	movs	r2, r3
 8005888:	f000 fbc2 	bl	8006010 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	2160      	movs	r1, #96	; 0x60
 8005892:	0018      	movs	r0, r3
 8005894:	f000 fbee 	bl	8006074 <TIM_ITRx_SetConfig>
      break;
 8005898:	e01e      	b.n	80058d8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800589e:	683b      	ldr	r3, [r7, #0]
 80058a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80058a2:	683b      	ldr	r3, [r7, #0]
 80058a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80058a6:	001a      	movs	r2, r3
 80058a8:	f000 fb84 	bl	8005fb4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	2140      	movs	r1, #64	; 0x40
 80058b2:	0018      	movs	r0, r3
 80058b4:	f000 fbde 	bl	8006074 <TIM_ITRx_SetConfig>
      break;
 80058b8:	e00e      	b.n	80058d8 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681a      	ldr	r2, [r3, #0]
 80058be:	683b      	ldr	r3, [r7, #0]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	0019      	movs	r1, r3
 80058c4:	0010      	movs	r0, r2
 80058c6:	f000 fbd5 	bl	8006074 <TIM_ITRx_SetConfig>
      break;
 80058ca:	e005      	b.n	80058d8 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 80058cc:	230f      	movs	r3, #15
 80058ce:	18fb      	adds	r3, r7, r3
 80058d0:	2201      	movs	r2, #1
 80058d2:	701a      	strb	r2, [r3, #0]
      break;
 80058d4:	e000      	b.n	80058d8 <HAL_TIM_ConfigClockSource+0x184>
      break;
 80058d6:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	223d      	movs	r2, #61	; 0x3d
 80058dc:	2101      	movs	r1, #1
 80058de:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	223c      	movs	r2, #60	; 0x3c
 80058e4:	2100      	movs	r1, #0
 80058e6:	5499      	strb	r1, [r3, r2]

  return status;
 80058e8:	230f      	movs	r3, #15
 80058ea:	18fb      	adds	r3, r7, r3
 80058ec:	781b      	ldrb	r3, [r3, #0]
}
 80058ee:	0018      	movs	r0, r3
 80058f0:	46bd      	mov	sp, r7
 80058f2:	b004      	add	sp, #16
 80058f4:	bd80      	pop	{r7, pc}
 80058f6:	46c0      	nop			; (mov r8, r8)
 80058f8:	ffceff88 	.word	0xffceff88
 80058fc:	ffff00ff 	.word	0xffff00ff

08005900 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005900:	b580      	push	{r7, lr}
 8005902:	b082      	sub	sp, #8
 8005904:	af00      	add	r7, sp, #0
 8005906:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005908:	46c0      	nop			; (mov r8, r8)
 800590a:	46bd      	mov	sp, r7
 800590c:	b002      	add	sp, #8
 800590e:	bd80      	pop	{r7, pc}

08005910 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005910:	b580      	push	{r7, lr}
 8005912:	b082      	sub	sp, #8
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005918:	46c0      	nop			; (mov r8, r8)
 800591a:	46bd      	mov	sp, r7
 800591c:	b002      	add	sp, #8
 800591e:	bd80      	pop	{r7, pc}

08005920 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005920:	b580      	push	{r7, lr}
 8005922:	b082      	sub	sp, #8
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005928:	46c0      	nop			; (mov r8, r8)
 800592a:	46bd      	mov	sp, r7
 800592c:	b002      	add	sp, #8
 800592e:	bd80      	pop	{r7, pc}

08005930 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005930:	b580      	push	{r7, lr}
 8005932:	b082      	sub	sp, #8
 8005934:	af00      	add	r7, sp, #0
 8005936:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005938:	46c0      	nop			; (mov r8, r8)
 800593a:	46bd      	mov	sp, r7
 800593c:	b002      	add	sp, #8
 800593e:	bd80      	pop	{r7, pc}

08005940 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005940:	b580      	push	{r7, lr}
 8005942:	b084      	sub	sp, #16
 8005944:	af00      	add	r7, sp, #0
 8005946:	6078      	str	r0, [r7, #4]
 8005948:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	4a2f      	ldr	r2, [pc, #188]	; (8005a10 <TIM_Base_SetConfig+0xd0>)
 8005954:	4293      	cmp	r3, r2
 8005956:	d003      	beq.n	8005960 <TIM_Base_SetConfig+0x20>
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	4a2e      	ldr	r2, [pc, #184]	; (8005a14 <TIM_Base_SetConfig+0xd4>)
 800595c:	4293      	cmp	r3, r2
 800595e:	d108      	bne.n	8005972 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	2270      	movs	r2, #112	; 0x70
 8005964:	4393      	bics	r3, r2
 8005966:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005968:	683b      	ldr	r3, [r7, #0]
 800596a:	685b      	ldr	r3, [r3, #4]
 800596c:	68fa      	ldr	r2, [r7, #12]
 800596e:	4313      	orrs	r3, r2
 8005970:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	4a26      	ldr	r2, [pc, #152]	; (8005a10 <TIM_Base_SetConfig+0xd0>)
 8005976:	4293      	cmp	r3, r2
 8005978:	d013      	beq.n	80059a2 <TIM_Base_SetConfig+0x62>
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	4a25      	ldr	r2, [pc, #148]	; (8005a14 <TIM_Base_SetConfig+0xd4>)
 800597e:	4293      	cmp	r3, r2
 8005980:	d00f      	beq.n	80059a2 <TIM_Base_SetConfig+0x62>
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	4a24      	ldr	r2, [pc, #144]	; (8005a18 <TIM_Base_SetConfig+0xd8>)
 8005986:	4293      	cmp	r3, r2
 8005988:	d00b      	beq.n	80059a2 <TIM_Base_SetConfig+0x62>
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	4a23      	ldr	r2, [pc, #140]	; (8005a1c <TIM_Base_SetConfig+0xdc>)
 800598e:	4293      	cmp	r3, r2
 8005990:	d007      	beq.n	80059a2 <TIM_Base_SetConfig+0x62>
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	4a22      	ldr	r2, [pc, #136]	; (8005a20 <TIM_Base_SetConfig+0xe0>)
 8005996:	4293      	cmp	r3, r2
 8005998:	d003      	beq.n	80059a2 <TIM_Base_SetConfig+0x62>
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	4a21      	ldr	r2, [pc, #132]	; (8005a24 <TIM_Base_SetConfig+0xe4>)
 800599e:	4293      	cmp	r3, r2
 80059a0:	d108      	bne.n	80059b4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	4a20      	ldr	r2, [pc, #128]	; (8005a28 <TIM_Base_SetConfig+0xe8>)
 80059a6:	4013      	ands	r3, r2
 80059a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80059aa:	683b      	ldr	r3, [r7, #0]
 80059ac:	68db      	ldr	r3, [r3, #12]
 80059ae:	68fa      	ldr	r2, [r7, #12]
 80059b0:	4313      	orrs	r3, r2
 80059b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	2280      	movs	r2, #128	; 0x80
 80059b8:	4393      	bics	r3, r2
 80059ba:	001a      	movs	r2, r3
 80059bc:	683b      	ldr	r3, [r7, #0]
 80059be:	695b      	ldr	r3, [r3, #20]
 80059c0:	4313      	orrs	r3, r2
 80059c2:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	68fa      	ldr	r2, [r7, #12]
 80059c8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80059ca:	683b      	ldr	r3, [r7, #0]
 80059cc:	689a      	ldr	r2, [r3, #8]
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	681a      	ldr	r2, [r3, #0]
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	4a0c      	ldr	r2, [pc, #48]	; (8005a10 <TIM_Base_SetConfig+0xd0>)
 80059de:	4293      	cmp	r3, r2
 80059e0:	d00b      	beq.n	80059fa <TIM_Base_SetConfig+0xba>
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	4a0d      	ldr	r2, [pc, #52]	; (8005a1c <TIM_Base_SetConfig+0xdc>)
 80059e6:	4293      	cmp	r3, r2
 80059e8:	d007      	beq.n	80059fa <TIM_Base_SetConfig+0xba>
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	4a0c      	ldr	r2, [pc, #48]	; (8005a20 <TIM_Base_SetConfig+0xe0>)
 80059ee:	4293      	cmp	r3, r2
 80059f0:	d003      	beq.n	80059fa <TIM_Base_SetConfig+0xba>
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	4a0b      	ldr	r2, [pc, #44]	; (8005a24 <TIM_Base_SetConfig+0xe4>)
 80059f6:	4293      	cmp	r3, r2
 80059f8:	d103      	bne.n	8005a02 <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80059fa:	683b      	ldr	r3, [r7, #0]
 80059fc:	691a      	ldr	r2, [r3, #16]
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	2201      	movs	r2, #1
 8005a06:	615a      	str	r2, [r3, #20]
}
 8005a08:	46c0      	nop			; (mov r8, r8)
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	b004      	add	sp, #16
 8005a0e:	bd80      	pop	{r7, pc}
 8005a10:	40012c00 	.word	0x40012c00
 8005a14:	40000400 	.word	0x40000400
 8005a18:	40002000 	.word	0x40002000
 8005a1c:	40014000 	.word	0x40014000
 8005a20:	40014400 	.word	0x40014400
 8005a24:	40014800 	.word	0x40014800
 8005a28:	fffffcff 	.word	0xfffffcff

08005a2c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005a2c:	b580      	push	{r7, lr}
 8005a2e:	b086      	sub	sp, #24
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
 8005a34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6a1b      	ldr	r3, [r3, #32]
 8005a3a:	2201      	movs	r2, #1
 8005a3c:	4393      	bics	r3, r2
 8005a3e:	001a      	movs	r2, r3
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	6a1b      	ldr	r3, [r3, #32]
 8005a48:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	685b      	ldr	r3, [r3, #4]
 8005a4e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	699b      	ldr	r3, [r3, #24]
 8005a54:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	4a32      	ldr	r2, [pc, #200]	; (8005b24 <TIM_OC1_SetConfig+0xf8>)
 8005a5a:	4013      	ands	r3, r2
 8005a5c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	2203      	movs	r2, #3
 8005a62:	4393      	bics	r3, r2
 8005a64:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005a66:	683b      	ldr	r3, [r7, #0]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	68fa      	ldr	r2, [r7, #12]
 8005a6c:	4313      	orrs	r3, r2
 8005a6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005a70:	697b      	ldr	r3, [r7, #20]
 8005a72:	2202      	movs	r2, #2
 8005a74:	4393      	bics	r3, r2
 8005a76:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005a78:	683b      	ldr	r3, [r7, #0]
 8005a7a:	689b      	ldr	r3, [r3, #8]
 8005a7c:	697a      	ldr	r2, [r7, #20]
 8005a7e:	4313      	orrs	r3, r2
 8005a80:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	4a28      	ldr	r2, [pc, #160]	; (8005b28 <TIM_OC1_SetConfig+0xfc>)
 8005a86:	4293      	cmp	r3, r2
 8005a88:	d00b      	beq.n	8005aa2 <TIM_OC1_SetConfig+0x76>
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	4a27      	ldr	r2, [pc, #156]	; (8005b2c <TIM_OC1_SetConfig+0x100>)
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d007      	beq.n	8005aa2 <TIM_OC1_SetConfig+0x76>
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	4a26      	ldr	r2, [pc, #152]	; (8005b30 <TIM_OC1_SetConfig+0x104>)
 8005a96:	4293      	cmp	r3, r2
 8005a98:	d003      	beq.n	8005aa2 <TIM_OC1_SetConfig+0x76>
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	4a25      	ldr	r2, [pc, #148]	; (8005b34 <TIM_OC1_SetConfig+0x108>)
 8005a9e:	4293      	cmp	r3, r2
 8005aa0:	d10c      	bne.n	8005abc <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005aa2:	697b      	ldr	r3, [r7, #20]
 8005aa4:	2208      	movs	r2, #8
 8005aa6:	4393      	bics	r3, r2
 8005aa8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005aaa:	683b      	ldr	r3, [r7, #0]
 8005aac:	68db      	ldr	r3, [r3, #12]
 8005aae:	697a      	ldr	r2, [r7, #20]
 8005ab0:	4313      	orrs	r3, r2
 8005ab2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005ab4:	697b      	ldr	r3, [r7, #20]
 8005ab6:	2204      	movs	r2, #4
 8005ab8:	4393      	bics	r3, r2
 8005aba:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	4a1a      	ldr	r2, [pc, #104]	; (8005b28 <TIM_OC1_SetConfig+0xfc>)
 8005ac0:	4293      	cmp	r3, r2
 8005ac2:	d00b      	beq.n	8005adc <TIM_OC1_SetConfig+0xb0>
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	4a19      	ldr	r2, [pc, #100]	; (8005b2c <TIM_OC1_SetConfig+0x100>)
 8005ac8:	4293      	cmp	r3, r2
 8005aca:	d007      	beq.n	8005adc <TIM_OC1_SetConfig+0xb0>
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	4a18      	ldr	r2, [pc, #96]	; (8005b30 <TIM_OC1_SetConfig+0x104>)
 8005ad0:	4293      	cmp	r3, r2
 8005ad2:	d003      	beq.n	8005adc <TIM_OC1_SetConfig+0xb0>
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	4a17      	ldr	r2, [pc, #92]	; (8005b34 <TIM_OC1_SetConfig+0x108>)
 8005ad8:	4293      	cmp	r3, r2
 8005ada:	d111      	bne.n	8005b00 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005adc:	693b      	ldr	r3, [r7, #16]
 8005ade:	4a16      	ldr	r2, [pc, #88]	; (8005b38 <TIM_OC1_SetConfig+0x10c>)
 8005ae0:	4013      	ands	r3, r2
 8005ae2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005ae4:	693b      	ldr	r3, [r7, #16]
 8005ae6:	4a15      	ldr	r2, [pc, #84]	; (8005b3c <TIM_OC1_SetConfig+0x110>)
 8005ae8:	4013      	ands	r3, r2
 8005aea:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	695b      	ldr	r3, [r3, #20]
 8005af0:	693a      	ldr	r2, [r7, #16]
 8005af2:	4313      	orrs	r3, r2
 8005af4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005af6:	683b      	ldr	r3, [r7, #0]
 8005af8:	699b      	ldr	r3, [r3, #24]
 8005afa:	693a      	ldr	r2, [r7, #16]
 8005afc:	4313      	orrs	r3, r2
 8005afe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	693a      	ldr	r2, [r7, #16]
 8005b04:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	68fa      	ldr	r2, [r7, #12]
 8005b0a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	685a      	ldr	r2, [r3, #4]
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	697a      	ldr	r2, [r7, #20]
 8005b18:	621a      	str	r2, [r3, #32]
}
 8005b1a:	46c0      	nop			; (mov r8, r8)
 8005b1c:	46bd      	mov	sp, r7
 8005b1e:	b006      	add	sp, #24
 8005b20:	bd80      	pop	{r7, pc}
 8005b22:	46c0      	nop			; (mov r8, r8)
 8005b24:	fffeff8f 	.word	0xfffeff8f
 8005b28:	40012c00 	.word	0x40012c00
 8005b2c:	40014000 	.word	0x40014000
 8005b30:	40014400 	.word	0x40014400
 8005b34:	40014800 	.word	0x40014800
 8005b38:	fffffeff 	.word	0xfffffeff
 8005b3c:	fffffdff 	.word	0xfffffdff

08005b40 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005b40:	b580      	push	{r7, lr}
 8005b42:	b086      	sub	sp, #24
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
 8005b48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	6a1b      	ldr	r3, [r3, #32]
 8005b4e:	2210      	movs	r2, #16
 8005b50:	4393      	bics	r3, r2
 8005b52:	001a      	movs	r2, r3
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	6a1b      	ldr	r3, [r3, #32]
 8005b5c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	685b      	ldr	r3, [r3, #4]
 8005b62:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	699b      	ldr	r3, [r3, #24]
 8005b68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	4a2e      	ldr	r2, [pc, #184]	; (8005c28 <TIM_OC2_SetConfig+0xe8>)
 8005b6e:	4013      	ands	r3, r2
 8005b70:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	4a2d      	ldr	r2, [pc, #180]	; (8005c2c <TIM_OC2_SetConfig+0xec>)
 8005b76:	4013      	ands	r3, r2
 8005b78:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	021b      	lsls	r3, r3, #8
 8005b80:	68fa      	ldr	r2, [r7, #12]
 8005b82:	4313      	orrs	r3, r2
 8005b84:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005b86:	697b      	ldr	r3, [r7, #20]
 8005b88:	2220      	movs	r2, #32
 8005b8a:	4393      	bics	r3, r2
 8005b8c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005b8e:	683b      	ldr	r3, [r7, #0]
 8005b90:	689b      	ldr	r3, [r3, #8]
 8005b92:	011b      	lsls	r3, r3, #4
 8005b94:	697a      	ldr	r2, [r7, #20]
 8005b96:	4313      	orrs	r3, r2
 8005b98:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	4a24      	ldr	r2, [pc, #144]	; (8005c30 <TIM_OC2_SetConfig+0xf0>)
 8005b9e:	4293      	cmp	r3, r2
 8005ba0:	d10d      	bne.n	8005bbe <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005ba2:	697b      	ldr	r3, [r7, #20]
 8005ba4:	2280      	movs	r2, #128	; 0x80
 8005ba6:	4393      	bics	r3, r2
 8005ba8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005baa:	683b      	ldr	r3, [r7, #0]
 8005bac:	68db      	ldr	r3, [r3, #12]
 8005bae:	011b      	lsls	r3, r3, #4
 8005bb0:	697a      	ldr	r2, [r7, #20]
 8005bb2:	4313      	orrs	r3, r2
 8005bb4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005bb6:	697b      	ldr	r3, [r7, #20]
 8005bb8:	2240      	movs	r2, #64	; 0x40
 8005bba:	4393      	bics	r3, r2
 8005bbc:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	4a1b      	ldr	r2, [pc, #108]	; (8005c30 <TIM_OC2_SetConfig+0xf0>)
 8005bc2:	4293      	cmp	r3, r2
 8005bc4:	d00b      	beq.n	8005bde <TIM_OC2_SetConfig+0x9e>
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	4a1a      	ldr	r2, [pc, #104]	; (8005c34 <TIM_OC2_SetConfig+0xf4>)
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d007      	beq.n	8005bde <TIM_OC2_SetConfig+0x9e>
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	4a19      	ldr	r2, [pc, #100]	; (8005c38 <TIM_OC2_SetConfig+0xf8>)
 8005bd2:	4293      	cmp	r3, r2
 8005bd4:	d003      	beq.n	8005bde <TIM_OC2_SetConfig+0x9e>
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	4a18      	ldr	r2, [pc, #96]	; (8005c3c <TIM_OC2_SetConfig+0xfc>)
 8005bda:	4293      	cmp	r3, r2
 8005bdc:	d113      	bne.n	8005c06 <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005bde:	693b      	ldr	r3, [r7, #16]
 8005be0:	4a17      	ldr	r2, [pc, #92]	; (8005c40 <TIM_OC2_SetConfig+0x100>)
 8005be2:	4013      	ands	r3, r2
 8005be4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005be6:	693b      	ldr	r3, [r7, #16]
 8005be8:	4a16      	ldr	r2, [pc, #88]	; (8005c44 <TIM_OC2_SetConfig+0x104>)
 8005bea:	4013      	ands	r3, r2
 8005bec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005bee:	683b      	ldr	r3, [r7, #0]
 8005bf0:	695b      	ldr	r3, [r3, #20]
 8005bf2:	009b      	lsls	r3, r3, #2
 8005bf4:	693a      	ldr	r2, [r7, #16]
 8005bf6:	4313      	orrs	r3, r2
 8005bf8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005bfa:	683b      	ldr	r3, [r7, #0]
 8005bfc:	699b      	ldr	r3, [r3, #24]
 8005bfe:	009b      	lsls	r3, r3, #2
 8005c00:	693a      	ldr	r2, [r7, #16]
 8005c02:	4313      	orrs	r3, r2
 8005c04:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	693a      	ldr	r2, [r7, #16]
 8005c0a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	68fa      	ldr	r2, [r7, #12]
 8005c10:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005c12:	683b      	ldr	r3, [r7, #0]
 8005c14:	685a      	ldr	r2, [r3, #4]
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	697a      	ldr	r2, [r7, #20]
 8005c1e:	621a      	str	r2, [r3, #32]
}
 8005c20:	46c0      	nop			; (mov r8, r8)
 8005c22:	46bd      	mov	sp, r7
 8005c24:	b006      	add	sp, #24
 8005c26:	bd80      	pop	{r7, pc}
 8005c28:	feff8fff 	.word	0xfeff8fff
 8005c2c:	fffffcff 	.word	0xfffffcff
 8005c30:	40012c00 	.word	0x40012c00
 8005c34:	40014000 	.word	0x40014000
 8005c38:	40014400 	.word	0x40014400
 8005c3c:	40014800 	.word	0x40014800
 8005c40:	fffffbff 	.word	0xfffffbff
 8005c44:	fffff7ff 	.word	0xfffff7ff

08005c48 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005c48:	b580      	push	{r7, lr}
 8005c4a:	b086      	sub	sp, #24
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	6078      	str	r0, [r7, #4]
 8005c50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6a1b      	ldr	r3, [r3, #32]
 8005c56:	4a35      	ldr	r2, [pc, #212]	; (8005d2c <TIM_OC3_SetConfig+0xe4>)
 8005c58:	401a      	ands	r2, r3
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6a1b      	ldr	r3, [r3, #32]
 8005c62:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	685b      	ldr	r3, [r3, #4]
 8005c68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	69db      	ldr	r3, [r3, #28]
 8005c6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	4a2f      	ldr	r2, [pc, #188]	; (8005d30 <TIM_OC3_SetConfig+0xe8>)
 8005c74:	4013      	ands	r3, r2
 8005c76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	2203      	movs	r2, #3
 8005c7c:	4393      	bics	r3, r2
 8005c7e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005c80:	683b      	ldr	r3, [r7, #0]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	68fa      	ldr	r2, [r7, #12]
 8005c86:	4313      	orrs	r3, r2
 8005c88:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005c8a:	697b      	ldr	r3, [r7, #20]
 8005c8c:	4a29      	ldr	r2, [pc, #164]	; (8005d34 <TIM_OC3_SetConfig+0xec>)
 8005c8e:	4013      	ands	r3, r2
 8005c90:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005c92:	683b      	ldr	r3, [r7, #0]
 8005c94:	689b      	ldr	r3, [r3, #8]
 8005c96:	021b      	lsls	r3, r3, #8
 8005c98:	697a      	ldr	r2, [r7, #20]
 8005c9a:	4313      	orrs	r3, r2
 8005c9c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	4a25      	ldr	r2, [pc, #148]	; (8005d38 <TIM_OC3_SetConfig+0xf0>)
 8005ca2:	4293      	cmp	r3, r2
 8005ca4:	d10d      	bne.n	8005cc2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005ca6:	697b      	ldr	r3, [r7, #20]
 8005ca8:	4a24      	ldr	r2, [pc, #144]	; (8005d3c <TIM_OC3_SetConfig+0xf4>)
 8005caa:	4013      	ands	r3, r2
 8005cac:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005cae:	683b      	ldr	r3, [r7, #0]
 8005cb0:	68db      	ldr	r3, [r3, #12]
 8005cb2:	021b      	lsls	r3, r3, #8
 8005cb4:	697a      	ldr	r2, [r7, #20]
 8005cb6:	4313      	orrs	r3, r2
 8005cb8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005cba:	697b      	ldr	r3, [r7, #20]
 8005cbc:	4a20      	ldr	r2, [pc, #128]	; (8005d40 <TIM_OC3_SetConfig+0xf8>)
 8005cbe:	4013      	ands	r3, r2
 8005cc0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	4a1c      	ldr	r2, [pc, #112]	; (8005d38 <TIM_OC3_SetConfig+0xf0>)
 8005cc6:	4293      	cmp	r3, r2
 8005cc8:	d00b      	beq.n	8005ce2 <TIM_OC3_SetConfig+0x9a>
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	4a1d      	ldr	r2, [pc, #116]	; (8005d44 <TIM_OC3_SetConfig+0xfc>)
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d007      	beq.n	8005ce2 <TIM_OC3_SetConfig+0x9a>
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	4a1c      	ldr	r2, [pc, #112]	; (8005d48 <TIM_OC3_SetConfig+0x100>)
 8005cd6:	4293      	cmp	r3, r2
 8005cd8:	d003      	beq.n	8005ce2 <TIM_OC3_SetConfig+0x9a>
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	4a1b      	ldr	r2, [pc, #108]	; (8005d4c <TIM_OC3_SetConfig+0x104>)
 8005cde:	4293      	cmp	r3, r2
 8005ce0:	d113      	bne.n	8005d0a <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005ce2:	693b      	ldr	r3, [r7, #16]
 8005ce4:	4a1a      	ldr	r2, [pc, #104]	; (8005d50 <TIM_OC3_SetConfig+0x108>)
 8005ce6:	4013      	ands	r3, r2
 8005ce8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005cea:	693b      	ldr	r3, [r7, #16]
 8005cec:	4a19      	ldr	r2, [pc, #100]	; (8005d54 <TIM_OC3_SetConfig+0x10c>)
 8005cee:	4013      	ands	r3, r2
 8005cf0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005cf2:	683b      	ldr	r3, [r7, #0]
 8005cf4:	695b      	ldr	r3, [r3, #20]
 8005cf6:	011b      	lsls	r3, r3, #4
 8005cf8:	693a      	ldr	r2, [r7, #16]
 8005cfa:	4313      	orrs	r3, r2
 8005cfc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005cfe:	683b      	ldr	r3, [r7, #0]
 8005d00:	699b      	ldr	r3, [r3, #24]
 8005d02:	011b      	lsls	r3, r3, #4
 8005d04:	693a      	ldr	r2, [r7, #16]
 8005d06:	4313      	orrs	r3, r2
 8005d08:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	693a      	ldr	r2, [r7, #16]
 8005d0e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	68fa      	ldr	r2, [r7, #12]
 8005d14:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005d16:	683b      	ldr	r3, [r7, #0]
 8005d18:	685a      	ldr	r2, [r3, #4]
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	697a      	ldr	r2, [r7, #20]
 8005d22:	621a      	str	r2, [r3, #32]
}
 8005d24:	46c0      	nop			; (mov r8, r8)
 8005d26:	46bd      	mov	sp, r7
 8005d28:	b006      	add	sp, #24
 8005d2a:	bd80      	pop	{r7, pc}
 8005d2c:	fffffeff 	.word	0xfffffeff
 8005d30:	fffeff8f 	.word	0xfffeff8f
 8005d34:	fffffdff 	.word	0xfffffdff
 8005d38:	40012c00 	.word	0x40012c00
 8005d3c:	fffff7ff 	.word	0xfffff7ff
 8005d40:	fffffbff 	.word	0xfffffbff
 8005d44:	40014000 	.word	0x40014000
 8005d48:	40014400 	.word	0x40014400
 8005d4c:	40014800 	.word	0x40014800
 8005d50:	ffffefff 	.word	0xffffefff
 8005d54:	ffffdfff 	.word	0xffffdfff

08005d58 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005d58:	b580      	push	{r7, lr}
 8005d5a:	b086      	sub	sp, #24
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	6078      	str	r0, [r7, #4]
 8005d60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	6a1b      	ldr	r3, [r3, #32]
 8005d66:	4a28      	ldr	r2, [pc, #160]	; (8005e08 <TIM_OC4_SetConfig+0xb0>)
 8005d68:	401a      	ands	r2, r3
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	6a1b      	ldr	r3, [r3, #32]
 8005d72:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	685b      	ldr	r3, [r3, #4]
 8005d78:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	69db      	ldr	r3, [r3, #28]
 8005d7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	4a22      	ldr	r2, [pc, #136]	; (8005e0c <TIM_OC4_SetConfig+0xb4>)
 8005d84:	4013      	ands	r3, r2
 8005d86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	4a21      	ldr	r2, [pc, #132]	; (8005e10 <TIM_OC4_SetConfig+0xb8>)
 8005d8c:	4013      	ands	r3, r2
 8005d8e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005d90:	683b      	ldr	r3, [r7, #0]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	021b      	lsls	r3, r3, #8
 8005d96:	68fa      	ldr	r2, [r7, #12]
 8005d98:	4313      	orrs	r3, r2
 8005d9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005d9c:	693b      	ldr	r3, [r7, #16]
 8005d9e:	4a1d      	ldr	r2, [pc, #116]	; (8005e14 <TIM_OC4_SetConfig+0xbc>)
 8005da0:	4013      	ands	r3, r2
 8005da2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005da4:	683b      	ldr	r3, [r7, #0]
 8005da6:	689b      	ldr	r3, [r3, #8]
 8005da8:	031b      	lsls	r3, r3, #12
 8005daa:	693a      	ldr	r2, [r7, #16]
 8005dac:	4313      	orrs	r3, r2
 8005dae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	4a19      	ldr	r2, [pc, #100]	; (8005e18 <TIM_OC4_SetConfig+0xc0>)
 8005db4:	4293      	cmp	r3, r2
 8005db6:	d00b      	beq.n	8005dd0 <TIM_OC4_SetConfig+0x78>
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	4a18      	ldr	r2, [pc, #96]	; (8005e1c <TIM_OC4_SetConfig+0xc4>)
 8005dbc:	4293      	cmp	r3, r2
 8005dbe:	d007      	beq.n	8005dd0 <TIM_OC4_SetConfig+0x78>
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	4a17      	ldr	r2, [pc, #92]	; (8005e20 <TIM_OC4_SetConfig+0xc8>)
 8005dc4:	4293      	cmp	r3, r2
 8005dc6:	d003      	beq.n	8005dd0 <TIM_OC4_SetConfig+0x78>
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	4a16      	ldr	r2, [pc, #88]	; (8005e24 <TIM_OC4_SetConfig+0xcc>)
 8005dcc:	4293      	cmp	r3, r2
 8005dce:	d109      	bne.n	8005de4 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005dd0:	697b      	ldr	r3, [r7, #20]
 8005dd2:	4a15      	ldr	r2, [pc, #84]	; (8005e28 <TIM_OC4_SetConfig+0xd0>)
 8005dd4:	4013      	ands	r3, r2
 8005dd6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005dd8:	683b      	ldr	r3, [r7, #0]
 8005dda:	695b      	ldr	r3, [r3, #20]
 8005ddc:	019b      	lsls	r3, r3, #6
 8005dde:	697a      	ldr	r2, [r7, #20]
 8005de0:	4313      	orrs	r3, r2
 8005de2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	697a      	ldr	r2, [r7, #20]
 8005de8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	68fa      	ldr	r2, [r7, #12]
 8005dee:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005df0:	683b      	ldr	r3, [r7, #0]
 8005df2:	685a      	ldr	r2, [r3, #4]
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	693a      	ldr	r2, [r7, #16]
 8005dfc:	621a      	str	r2, [r3, #32]
}
 8005dfe:	46c0      	nop			; (mov r8, r8)
 8005e00:	46bd      	mov	sp, r7
 8005e02:	b006      	add	sp, #24
 8005e04:	bd80      	pop	{r7, pc}
 8005e06:	46c0      	nop			; (mov r8, r8)
 8005e08:	ffffefff 	.word	0xffffefff
 8005e0c:	feff8fff 	.word	0xfeff8fff
 8005e10:	fffffcff 	.word	0xfffffcff
 8005e14:	ffffdfff 	.word	0xffffdfff
 8005e18:	40012c00 	.word	0x40012c00
 8005e1c:	40014000 	.word	0x40014000
 8005e20:	40014400 	.word	0x40014400
 8005e24:	40014800 	.word	0x40014800
 8005e28:	ffffbfff 	.word	0xffffbfff

08005e2c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005e2c:	b580      	push	{r7, lr}
 8005e2e:	b086      	sub	sp, #24
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	6078      	str	r0, [r7, #4]
 8005e34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6a1b      	ldr	r3, [r3, #32]
 8005e3a:	4a25      	ldr	r2, [pc, #148]	; (8005ed0 <TIM_OC5_SetConfig+0xa4>)
 8005e3c:	401a      	ands	r2, r3
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	6a1b      	ldr	r3, [r3, #32]
 8005e46:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	685b      	ldr	r3, [r3, #4]
 8005e4c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	4a1f      	ldr	r2, [pc, #124]	; (8005ed4 <TIM_OC5_SetConfig+0xa8>)
 8005e58:	4013      	ands	r3, r2
 8005e5a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005e5c:	683b      	ldr	r3, [r7, #0]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	68fa      	ldr	r2, [r7, #12]
 8005e62:	4313      	orrs	r3, r2
 8005e64:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005e66:	693b      	ldr	r3, [r7, #16]
 8005e68:	4a1b      	ldr	r2, [pc, #108]	; (8005ed8 <TIM_OC5_SetConfig+0xac>)
 8005e6a:	4013      	ands	r3, r2
 8005e6c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005e6e:	683b      	ldr	r3, [r7, #0]
 8005e70:	689b      	ldr	r3, [r3, #8]
 8005e72:	041b      	lsls	r3, r3, #16
 8005e74:	693a      	ldr	r2, [r7, #16]
 8005e76:	4313      	orrs	r3, r2
 8005e78:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	4a17      	ldr	r2, [pc, #92]	; (8005edc <TIM_OC5_SetConfig+0xb0>)
 8005e7e:	4293      	cmp	r3, r2
 8005e80:	d00b      	beq.n	8005e9a <TIM_OC5_SetConfig+0x6e>
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	4a16      	ldr	r2, [pc, #88]	; (8005ee0 <TIM_OC5_SetConfig+0xb4>)
 8005e86:	4293      	cmp	r3, r2
 8005e88:	d007      	beq.n	8005e9a <TIM_OC5_SetConfig+0x6e>
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	4a15      	ldr	r2, [pc, #84]	; (8005ee4 <TIM_OC5_SetConfig+0xb8>)
 8005e8e:	4293      	cmp	r3, r2
 8005e90:	d003      	beq.n	8005e9a <TIM_OC5_SetConfig+0x6e>
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	4a14      	ldr	r2, [pc, #80]	; (8005ee8 <TIM_OC5_SetConfig+0xbc>)
 8005e96:	4293      	cmp	r3, r2
 8005e98:	d109      	bne.n	8005eae <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005e9a:	697b      	ldr	r3, [r7, #20]
 8005e9c:	4a0c      	ldr	r2, [pc, #48]	; (8005ed0 <TIM_OC5_SetConfig+0xa4>)
 8005e9e:	4013      	ands	r3, r2
 8005ea0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005ea2:	683b      	ldr	r3, [r7, #0]
 8005ea4:	695b      	ldr	r3, [r3, #20]
 8005ea6:	021b      	lsls	r3, r3, #8
 8005ea8:	697a      	ldr	r2, [r7, #20]
 8005eaa:	4313      	orrs	r3, r2
 8005eac:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	697a      	ldr	r2, [r7, #20]
 8005eb2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	68fa      	ldr	r2, [r7, #12]
 8005eb8:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005eba:	683b      	ldr	r3, [r7, #0]
 8005ebc:	685a      	ldr	r2, [r3, #4]
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	693a      	ldr	r2, [r7, #16]
 8005ec6:	621a      	str	r2, [r3, #32]
}
 8005ec8:	46c0      	nop			; (mov r8, r8)
 8005eca:	46bd      	mov	sp, r7
 8005ecc:	b006      	add	sp, #24
 8005ece:	bd80      	pop	{r7, pc}
 8005ed0:	fffeffff 	.word	0xfffeffff
 8005ed4:	fffeff8f 	.word	0xfffeff8f
 8005ed8:	fffdffff 	.word	0xfffdffff
 8005edc:	40012c00 	.word	0x40012c00
 8005ee0:	40014000 	.word	0x40014000
 8005ee4:	40014400 	.word	0x40014400
 8005ee8:	40014800 	.word	0x40014800

08005eec <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005eec:	b580      	push	{r7, lr}
 8005eee:	b086      	sub	sp, #24
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	6078      	str	r0, [r7, #4]
 8005ef4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	6a1b      	ldr	r3, [r3, #32]
 8005efa:	4a26      	ldr	r2, [pc, #152]	; (8005f94 <TIM_OC6_SetConfig+0xa8>)
 8005efc:	401a      	ands	r2, r3
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	6a1b      	ldr	r3, [r3, #32]
 8005f06:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	685b      	ldr	r3, [r3, #4]
 8005f0c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	4a20      	ldr	r2, [pc, #128]	; (8005f98 <TIM_OC6_SetConfig+0xac>)
 8005f18:	4013      	ands	r3, r2
 8005f1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005f1c:	683b      	ldr	r3, [r7, #0]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	021b      	lsls	r3, r3, #8
 8005f22:	68fa      	ldr	r2, [r7, #12]
 8005f24:	4313      	orrs	r3, r2
 8005f26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005f28:	693b      	ldr	r3, [r7, #16]
 8005f2a:	4a1c      	ldr	r2, [pc, #112]	; (8005f9c <TIM_OC6_SetConfig+0xb0>)
 8005f2c:	4013      	ands	r3, r2
 8005f2e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005f30:	683b      	ldr	r3, [r7, #0]
 8005f32:	689b      	ldr	r3, [r3, #8]
 8005f34:	051b      	lsls	r3, r3, #20
 8005f36:	693a      	ldr	r2, [r7, #16]
 8005f38:	4313      	orrs	r3, r2
 8005f3a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	4a18      	ldr	r2, [pc, #96]	; (8005fa0 <TIM_OC6_SetConfig+0xb4>)
 8005f40:	4293      	cmp	r3, r2
 8005f42:	d00b      	beq.n	8005f5c <TIM_OC6_SetConfig+0x70>
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	4a17      	ldr	r2, [pc, #92]	; (8005fa4 <TIM_OC6_SetConfig+0xb8>)
 8005f48:	4293      	cmp	r3, r2
 8005f4a:	d007      	beq.n	8005f5c <TIM_OC6_SetConfig+0x70>
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	4a16      	ldr	r2, [pc, #88]	; (8005fa8 <TIM_OC6_SetConfig+0xbc>)
 8005f50:	4293      	cmp	r3, r2
 8005f52:	d003      	beq.n	8005f5c <TIM_OC6_SetConfig+0x70>
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	4a15      	ldr	r2, [pc, #84]	; (8005fac <TIM_OC6_SetConfig+0xc0>)
 8005f58:	4293      	cmp	r3, r2
 8005f5a:	d109      	bne.n	8005f70 <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005f5c:	697b      	ldr	r3, [r7, #20]
 8005f5e:	4a14      	ldr	r2, [pc, #80]	; (8005fb0 <TIM_OC6_SetConfig+0xc4>)
 8005f60:	4013      	ands	r3, r2
 8005f62:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005f64:	683b      	ldr	r3, [r7, #0]
 8005f66:	695b      	ldr	r3, [r3, #20]
 8005f68:	029b      	lsls	r3, r3, #10
 8005f6a:	697a      	ldr	r2, [r7, #20]
 8005f6c:	4313      	orrs	r3, r2
 8005f6e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	697a      	ldr	r2, [r7, #20]
 8005f74:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	68fa      	ldr	r2, [r7, #12]
 8005f7a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005f7c:	683b      	ldr	r3, [r7, #0]
 8005f7e:	685a      	ldr	r2, [r3, #4]
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	693a      	ldr	r2, [r7, #16]
 8005f88:	621a      	str	r2, [r3, #32]
}
 8005f8a:	46c0      	nop			; (mov r8, r8)
 8005f8c:	46bd      	mov	sp, r7
 8005f8e:	b006      	add	sp, #24
 8005f90:	bd80      	pop	{r7, pc}
 8005f92:	46c0      	nop			; (mov r8, r8)
 8005f94:	ffefffff 	.word	0xffefffff
 8005f98:	feff8fff 	.word	0xfeff8fff
 8005f9c:	ffdfffff 	.word	0xffdfffff
 8005fa0:	40012c00 	.word	0x40012c00
 8005fa4:	40014000 	.word	0x40014000
 8005fa8:	40014400 	.word	0x40014400
 8005fac:	40014800 	.word	0x40014800
 8005fb0:	fffbffff 	.word	0xfffbffff

08005fb4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	b086      	sub	sp, #24
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	60f8      	str	r0, [r7, #12]
 8005fbc:	60b9      	str	r1, [r7, #8]
 8005fbe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	6a1b      	ldr	r3, [r3, #32]
 8005fc4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	6a1b      	ldr	r3, [r3, #32]
 8005fca:	2201      	movs	r2, #1
 8005fcc:	4393      	bics	r3, r2
 8005fce:	001a      	movs	r2, r3
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	699b      	ldr	r3, [r3, #24]
 8005fd8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005fda:	693b      	ldr	r3, [r7, #16]
 8005fdc:	22f0      	movs	r2, #240	; 0xf0
 8005fde:	4393      	bics	r3, r2
 8005fe0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	011b      	lsls	r3, r3, #4
 8005fe6:	693a      	ldr	r2, [r7, #16]
 8005fe8:	4313      	orrs	r3, r2
 8005fea:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005fec:	697b      	ldr	r3, [r7, #20]
 8005fee:	220a      	movs	r2, #10
 8005ff0:	4393      	bics	r3, r2
 8005ff2:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005ff4:	697a      	ldr	r2, [r7, #20]
 8005ff6:	68bb      	ldr	r3, [r7, #8]
 8005ff8:	4313      	orrs	r3, r2
 8005ffa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	693a      	ldr	r2, [r7, #16]
 8006000:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	697a      	ldr	r2, [r7, #20]
 8006006:	621a      	str	r2, [r3, #32]
}
 8006008:	46c0      	nop			; (mov r8, r8)
 800600a:	46bd      	mov	sp, r7
 800600c:	b006      	add	sp, #24
 800600e:	bd80      	pop	{r7, pc}

08006010 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006010:	b580      	push	{r7, lr}
 8006012:	b086      	sub	sp, #24
 8006014:	af00      	add	r7, sp, #0
 8006016:	60f8      	str	r0, [r7, #12]
 8006018:	60b9      	str	r1, [r7, #8]
 800601a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	6a1b      	ldr	r3, [r3, #32]
 8006020:	2210      	movs	r2, #16
 8006022:	4393      	bics	r3, r2
 8006024:	001a      	movs	r2, r3
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	699b      	ldr	r3, [r3, #24]
 800602e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	6a1b      	ldr	r3, [r3, #32]
 8006034:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006036:	697b      	ldr	r3, [r7, #20]
 8006038:	4a0d      	ldr	r2, [pc, #52]	; (8006070 <TIM_TI2_ConfigInputStage+0x60>)
 800603a:	4013      	ands	r3, r2
 800603c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	031b      	lsls	r3, r3, #12
 8006042:	697a      	ldr	r2, [r7, #20]
 8006044:	4313      	orrs	r3, r2
 8006046:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006048:	693b      	ldr	r3, [r7, #16]
 800604a:	22a0      	movs	r2, #160	; 0xa0
 800604c:	4393      	bics	r3, r2
 800604e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006050:	68bb      	ldr	r3, [r7, #8]
 8006052:	011b      	lsls	r3, r3, #4
 8006054:	693a      	ldr	r2, [r7, #16]
 8006056:	4313      	orrs	r3, r2
 8006058:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	697a      	ldr	r2, [r7, #20]
 800605e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	693a      	ldr	r2, [r7, #16]
 8006064:	621a      	str	r2, [r3, #32]
}
 8006066:	46c0      	nop			; (mov r8, r8)
 8006068:	46bd      	mov	sp, r7
 800606a:	b006      	add	sp, #24
 800606c:	bd80      	pop	{r7, pc}
 800606e:	46c0      	nop			; (mov r8, r8)
 8006070:	ffff0fff 	.word	0xffff0fff

08006074 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006074:	b580      	push	{r7, lr}
 8006076:	b084      	sub	sp, #16
 8006078:	af00      	add	r7, sp, #0
 800607a:	6078      	str	r0, [r7, #4]
 800607c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	689b      	ldr	r3, [r3, #8]
 8006082:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	4a08      	ldr	r2, [pc, #32]	; (80060a8 <TIM_ITRx_SetConfig+0x34>)
 8006088:	4013      	ands	r3, r2
 800608a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800608c:	683a      	ldr	r2, [r7, #0]
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	4313      	orrs	r3, r2
 8006092:	2207      	movs	r2, #7
 8006094:	4313      	orrs	r3, r2
 8006096:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	68fa      	ldr	r2, [r7, #12]
 800609c:	609a      	str	r2, [r3, #8]
}
 800609e:	46c0      	nop			; (mov r8, r8)
 80060a0:	46bd      	mov	sp, r7
 80060a2:	b004      	add	sp, #16
 80060a4:	bd80      	pop	{r7, pc}
 80060a6:	46c0      	nop			; (mov r8, r8)
 80060a8:	ffcfff8f 	.word	0xffcfff8f

080060ac <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80060ac:	b580      	push	{r7, lr}
 80060ae:	b086      	sub	sp, #24
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	60f8      	str	r0, [r7, #12]
 80060b4:	60b9      	str	r1, [r7, #8]
 80060b6:	607a      	str	r2, [r7, #4]
 80060b8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	689b      	ldr	r3, [r3, #8]
 80060be:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80060c0:	697b      	ldr	r3, [r7, #20]
 80060c2:	4a09      	ldr	r2, [pc, #36]	; (80060e8 <TIM_ETR_SetConfig+0x3c>)
 80060c4:	4013      	ands	r3, r2
 80060c6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80060c8:	683b      	ldr	r3, [r7, #0]
 80060ca:	021a      	lsls	r2, r3, #8
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	431a      	orrs	r2, r3
 80060d0:	68bb      	ldr	r3, [r7, #8]
 80060d2:	4313      	orrs	r3, r2
 80060d4:	697a      	ldr	r2, [r7, #20]
 80060d6:	4313      	orrs	r3, r2
 80060d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	697a      	ldr	r2, [r7, #20]
 80060de:	609a      	str	r2, [r3, #8]
}
 80060e0:	46c0      	nop			; (mov r8, r8)
 80060e2:	46bd      	mov	sp, r7
 80060e4:	b006      	add	sp, #24
 80060e6:	bd80      	pop	{r7, pc}
 80060e8:	ffff00ff 	.word	0xffff00ff

080060ec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80060ec:	b580      	push	{r7, lr}
 80060ee:	b084      	sub	sp, #16
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]
 80060f4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	223c      	movs	r2, #60	; 0x3c
 80060fa:	5c9b      	ldrb	r3, [r3, r2]
 80060fc:	2b01      	cmp	r3, #1
 80060fe:	d101      	bne.n	8006104 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006100:	2302      	movs	r3, #2
 8006102:	e04f      	b.n	80061a4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	223c      	movs	r2, #60	; 0x3c
 8006108:	2101      	movs	r1, #1
 800610a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	223d      	movs	r2, #61	; 0x3d
 8006110:	2102      	movs	r1, #2
 8006112:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	685b      	ldr	r3, [r3, #4]
 800611a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	689b      	ldr	r3, [r3, #8]
 8006122:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	4a20      	ldr	r2, [pc, #128]	; (80061ac <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 800612a:	4293      	cmp	r3, r2
 800612c:	d108      	bne.n	8006140 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	4a1f      	ldr	r2, [pc, #124]	; (80061b0 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006132:	4013      	ands	r3, r2
 8006134:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006136:	683b      	ldr	r3, [r7, #0]
 8006138:	685b      	ldr	r3, [r3, #4]
 800613a:	68fa      	ldr	r2, [r7, #12]
 800613c:	4313      	orrs	r3, r2
 800613e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	2270      	movs	r2, #112	; 0x70
 8006144:	4393      	bics	r3, r2
 8006146:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006148:	683b      	ldr	r3, [r7, #0]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	68fa      	ldr	r2, [r7, #12]
 800614e:	4313      	orrs	r3, r2
 8006150:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	68fa      	ldr	r2, [r7, #12]
 8006158:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	4a13      	ldr	r2, [pc, #76]	; (80061ac <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 8006160:	4293      	cmp	r3, r2
 8006162:	d009      	beq.n	8006178 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	4a12      	ldr	r2, [pc, #72]	; (80061b4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800616a:	4293      	cmp	r3, r2
 800616c:	d004      	beq.n	8006178 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	4a11      	ldr	r2, [pc, #68]	; (80061b8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006174:	4293      	cmp	r3, r2
 8006176:	d10c      	bne.n	8006192 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006178:	68bb      	ldr	r3, [r7, #8]
 800617a:	2280      	movs	r2, #128	; 0x80
 800617c:	4393      	bics	r3, r2
 800617e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006180:	683b      	ldr	r3, [r7, #0]
 8006182:	689b      	ldr	r3, [r3, #8]
 8006184:	68ba      	ldr	r2, [r7, #8]
 8006186:	4313      	orrs	r3, r2
 8006188:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	68ba      	ldr	r2, [r7, #8]
 8006190:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	223d      	movs	r2, #61	; 0x3d
 8006196:	2101      	movs	r1, #1
 8006198:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	223c      	movs	r2, #60	; 0x3c
 800619e:	2100      	movs	r1, #0
 80061a0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80061a2:	2300      	movs	r3, #0
}
 80061a4:	0018      	movs	r0, r3
 80061a6:	46bd      	mov	sp, r7
 80061a8:	b004      	add	sp, #16
 80061aa:	bd80      	pop	{r7, pc}
 80061ac:	40012c00 	.word	0x40012c00
 80061b0:	ff0fffff 	.word	0xff0fffff
 80061b4:	40000400 	.word	0x40000400
 80061b8:	40014000 	.word	0x40014000

080061bc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80061bc:	b580      	push	{r7, lr}
 80061be:	b084      	sub	sp, #16
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	6078      	str	r0, [r7, #4]
 80061c4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80061c6:	2300      	movs	r3, #0
 80061c8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	223c      	movs	r2, #60	; 0x3c
 80061ce:	5c9b      	ldrb	r3, [r3, r2]
 80061d0:	2b01      	cmp	r3, #1
 80061d2:	d101      	bne.n	80061d8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80061d4:	2302      	movs	r3, #2
 80061d6:	e079      	b.n	80062cc <HAL_TIMEx_ConfigBreakDeadTime+0x110>
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	223c      	movs	r2, #60	; 0x3c
 80061dc:	2101      	movs	r1, #1
 80061de:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	22ff      	movs	r2, #255	; 0xff
 80061e4:	4393      	bics	r3, r2
 80061e6:	001a      	movs	r2, r3
 80061e8:	683b      	ldr	r3, [r7, #0]
 80061ea:	68db      	ldr	r3, [r3, #12]
 80061ec:	4313      	orrs	r3, r2
 80061ee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	4a38      	ldr	r2, [pc, #224]	; (80062d4 <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 80061f4:	401a      	ands	r2, r3
 80061f6:	683b      	ldr	r3, [r7, #0]
 80061f8:	689b      	ldr	r3, [r3, #8]
 80061fa:	4313      	orrs	r3, r2
 80061fc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	4a35      	ldr	r2, [pc, #212]	; (80062d8 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8006202:	401a      	ands	r2, r3
 8006204:	683b      	ldr	r3, [r7, #0]
 8006206:	685b      	ldr	r3, [r3, #4]
 8006208:	4313      	orrs	r3, r2
 800620a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	4a33      	ldr	r2, [pc, #204]	; (80062dc <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8006210:	401a      	ands	r2, r3
 8006212:	683b      	ldr	r3, [r7, #0]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	4313      	orrs	r3, r2
 8006218:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	4a30      	ldr	r2, [pc, #192]	; (80062e0 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800621e:	401a      	ands	r2, r3
 8006220:	683b      	ldr	r3, [r7, #0]
 8006222:	691b      	ldr	r3, [r3, #16]
 8006224:	4313      	orrs	r3, r2
 8006226:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	4a2e      	ldr	r2, [pc, #184]	; (80062e4 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 800622c:	401a      	ands	r2, r3
 800622e:	683b      	ldr	r3, [r7, #0]
 8006230:	695b      	ldr	r3, [r3, #20]
 8006232:	4313      	orrs	r3, r2
 8006234:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	4a2b      	ldr	r2, [pc, #172]	; (80062e8 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 800623a:	401a      	ands	r2, r3
 800623c:	683b      	ldr	r3, [r7, #0]
 800623e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006240:	4313      	orrs	r3, r2
 8006242:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	4a29      	ldr	r2, [pc, #164]	; (80062ec <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 8006248:	401a      	ands	r2, r3
 800624a:	683b      	ldr	r3, [r7, #0]
 800624c:	699b      	ldr	r3, [r3, #24]
 800624e:	041b      	lsls	r3, r3, #16
 8006250:	4313      	orrs	r3, r2
 8006252:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	4a25      	ldr	r2, [pc, #148]	; (80062f0 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 800625a:	4293      	cmp	r3, r2
 800625c:	d106      	bne.n	800626c <HAL_TIMEx_ConfigBreakDeadTime+0xb0>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	4a24      	ldr	r2, [pc, #144]	; (80062f4 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8006262:	401a      	ands	r2, r3
 8006264:	683b      	ldr	r3, [r7, #0]
 8006266:	69db      	ldr	r3, [r3, #28]
 8006268:	4313      	orrs	r3, r2
 800626a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	4a1f      	ldr	r2, [pc, #124]	; (80062f0 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 8006272:	4293      	cmp	r3, r2
 8006274:	d121      	bne.n	80062ba <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	4a1f      	ldr	r2, [pc, #124]	; (80062f8 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800627a:	401a      	ands	r2, r3
 800627c:	683b      	ldr	r3, [r7, #0]
 800627e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006280:	051b      	lsls	r3, r3, #20
 8006282:	4313      	orrs	r3, r2
 8006284:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	4a1c      	ldr	r2, [pc, #112]	; (80062fc <HAL_TIMEx_ConfigBreakDeadTime+0x140>)
 800628a:	401a      	ands	r2, r3
 800628c:	683b      	ldr	r3, [r7, #0]
 800628e:	6a1b      	ldr	r3, [r3, #32]
 8006290:	4313      	orrs	r3, r2
 8006292:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	4a1a      	ldr	r2, [pc, #104]	; (8006300 <HAL_TIMEx_ConfigBreakDeadTime+0x144>)
 8006298:	401a      	ands	r2, r3
 800629a:	683b      	ldr	r3, [r7, #0]
 800629c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800629e:	4313      	orrs	r3, r2
 80062a0:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	4a12      	ldr	r2, [pc, #72]	; (80062f0 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 80062a8:	4293      	cmp	r3, r2
 80062aa:	d106      	bne.n	80062ba <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	4a15      	ldr	r2, [pc, #84]	; (8006304 <HAL_TIMEx_ConfigBreakDeadTime+0x148>)
 80062b0:	401a      	ands	r2, r3
 80062b2:	683b      	ldr	r3, [r7, #0]
 80062b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062b6:	4313      	orrs	r3, r2
 80062b8:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	68fa      	ldr	r2, [r7, #12]
 80062c0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	223c      	movs	r2, #60	; 0x3c
 80062c6:	2100      	movs	r1, #0
 80062c8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80062ca:	2300      	movs	r3, #0
}
 80062cc:	0018      	movs	r0, r3
 80062ce:	46bd      	mov	sp, r7
 80062d0:	b004      	add	sp, #16
 80062d2:	bd80      	pop	{r7, pc}
 80062d4:	fffffcff 	.word	0xfffffcff
 80062d8:	fffffbff 	.word	0xfffffbff
 80062dc:	fffff7ff 	.word	0xfffff7ff
 80062e0:	ffffefff 	.word	0xffffefff
 80062e4:	ffffdfff 	.word	0xffffdfff
 80062e8:	ffffbfff 	.word	0xffffbfff
 80062ec:	fff0ffff 	.word	0xfff0ffff
 80062f0:	40012c00 	.word	0x40012c00
 80062f4:	efffffff 	.word	0xefffffff
 80062f8:	ff0fffff 	.word	0xff0fffff
 80062fc:	feffffff 	.word	0xfeffffff
 8006300:	fdffffff 	.word	0xfdffffff
 8006304:	dfffffff 	.word	0xdfffffff

08006308 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006308:	b580      	push	{r7, lr}
 800630a:	b082      	sub	sp, #8
 800630c:	af00      	add	r7, sp, #0
 800630e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006310:	46c0      	nop			; (mov r8, r8)
 8006312:	46bd      	mov	sp, r7
 8006314:	b002      	add	sp, #8
 8006316:	bd80      	pop	{r7, pc}

08006318 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006318:	b580      	push	{r7, lr}
 800631a:	b082      	sub	sp, #8
 800631c:	af00      	add	r7, sp, #0
 800631e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006320:	46c0      	nop			; (mov r8, r8)
 8006322:	46bd      	mov	sp, r7
 8006324:	b002      	add	sp, #8
 8006326:	bd80      	pop	{r7, pc}

08006328 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006328:	b580      	push	{r7, lr}
 800632a:	b082      	sub	sp, #8
 800632c:	af00      	add	r7, sp, #0
 800632e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006330:	46c0      	nop			; (mov r8, r8)
 8006332:	46bd      	mov	sp, r7
 8006334:	b002      	add	sp, #8
 8006336:	bd80      	pop	{r7, pc}

08006338 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006338:	b580      	push	{r7, lr}
 800633a:	b082      	sub	sp, #8
 800633c:	af00      	add	r7, sp, #0
 800633e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	2b00      	cmp	r3, #0
 8006344:	d101      	bne.n	800634a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006346:	2301      	movs	r3, #1
 8006348:	e046      	b.n	80063d8 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	2288      	movs	r2, #136	; 0x88
 800634e:	589b      	ldr	r3, [r3, r2]
 8006350:	2b00      	cmp	r3, #0
 8006352:	d107      	bne.n	8006364 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	2284      	movs	r2, #132	; 0x84
 8006358:	2100      	movs	r1, #0
 800635a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	0018      	movs	r0, r3
 8006360:	f7fb fc3e 	bl	8001be0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	2288      	movs	r2, #136	; 0x88
 8006368:	2124      	movs	r1, #36	; 0x24
 800636a:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	681a      	ldr	r2, [r3, #0]
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	2101      	movs	r1, #1
 8006378:	438a      	bics	r2, r1
 800637a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	0018      	movs	r0, r3
 8006380:	f000 f830 	bl	80063e4 <UART_SetConfig>
 8006384:	0003      	movs	r3, r0
 8006386:	2b01      	cmp	r3, #1
 8006388:	d101      	bne.n	800638e <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 800638a:	2301      	movs	r3, #1
 800638c:	e024      	b.n	80063d8 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006392:	2b00      	cmp	r3, #0
 8006394:	d003      	beq.n	800639e <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	0018      	movs	r0, r3
 800639a:	f000 f9c7 	bl	800672c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	685a      	ldr	r2, [r3, #4]
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	490d      	ldr	r1, [pc, #52]	; (80063e0 <HAL_UART_Init+0xa8>)
 80063aa:	400a      	ands	r2, r1
 80063ac:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	689a      	ldr	r2, [r3, #8]
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	212a      	movs	r1, #42	; 0x2a
 80063ba:	438a      	bics	r2, r1
 80063bc:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	681a      	ldr	r2, [r3, #0]
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	2101      	movs	r1, #1
 80063ca:	430a      	orrs	r2, r1
 80063cc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	0018      	movs	r0, r3
 80063d2:	f000 fa5f 	bl	8006894 <UART_CheckIdleState>
 80063d6:	0003      	movs	r3, r0
}
 80063d8:	0018      	movs	r0, r3
 80063da:	46bd      	mov	sp, r7
 80063dc:	b002      	add	sp, #8
 80063de:	bd80      	pop	{r7, pc}
 80063e0:	ffffb7ff 	.word	0xffffb7ff

080063e4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80063e4:	b580      	push	{r7, lr}
 80063e6:	b088      	sub	sp, #32
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80063ec:	231a      	movs	r3, #26
 80063ee:	18fb      	adds	r3, r7, r3
 80063f0:	2200      	movs	r2, #0
 80063f2:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	689a      	ldr	r2, [r3, #8]
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	691b      	ldr	r3, [r3, #16]
 80063fc:	431a      	orrs	r2, r3
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	695b      	ldr	r3, [r3, #20]
 8006402:	431a      	orrs	r2, r3
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	69db      	ldr	r3, [r3, #28]
 8006408:	4313      	orrs	r3, r2
 800640a:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	4abc      	ldr	r2, [pc, #752]	; (8006704 <UART_SetConfig+0x320>)
 8006414:	4013      	ands	r3, r2
 8006416:	0019      	movs	r1, r3
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	69fa      	ldr	r2, [r7, #28]
 800641e:	430a      	orrs	r2, r1
 8006420:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	685b      	ldr	r3, [r3, #4]
 8006428:	4ab7      	ldr	r2, [pc, #732]	; (8006708 <UART_SetConfig+0x324>)
 800642a:	4013      	ands	r3, r2
 800642c:	0019      	movs	r1, r3
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	68da      	ldr	r2, [r3, #12]
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	430a      	orrs	r2, r1
 8006438:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	699b      	ldr	r3, [r3, #24]
 800643e:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	6a1b      	ldr	r3, [r3, #32]
 8006444:	69fa      	ldr	r2, [r7, #28]
 8006446:	4313      	orrs	r3, r2
 8006448:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	689b      	ldr	r3, [r3, #8]
 8006450:	4aae      	ldr	r2, [pc, #696]	; (800670c <UART_SetConfig+0x328>)
 8006452:	4013      	ands	r3, r2
 8006454:	0019      	movs	r1, r3
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	69fa      	ldr	r2, [r7, #28]
 800645c:	430a      	orrs	r2, r1
 800645e:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006466:	220f      	movs	r2, #15
 8006468:	4393      	bics	r3, r2
 800646a:	0019      	movs	r1, r3
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	430a      	orrs	r2, r1
 8006476:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	4aa4      	ldr	r2, [pc, #656]	; (8006710 <UART_SetConfig+0x32c>)
 800647e:	4293      	cmp	r3, r2
 8006480:	d127      	bne.n	80064d2 <UART_SetConfig+0xee>
 8006482:	4ba4      	ldr	r3, [pc, #656]	; (8006714 <UART_SetConfig+0x330>)
 8006484:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006486:	2203      	movs	r2, #3
 8006488:	4013      	ands	r3, r2
 800648a:	2b03      	cmp	r3, #3
 800648c:	d017      	beq.n	80064be <UART_SetConfig+0xda>
 800648e:	d81b      	bhi.n	80064c8 <UART_SetConfig+0xe4>
 8006490:	2b02      	cmp	r3, #2
 8006492:	d00a      	beq.n	80064aa <UART_SetConfig+0xc6>
 8006494:	d818      	bhi.n	80064c8 <UART_SetConfig+0xe4>
 8006496:	2b00      	cmp	r3, #0
 8006498:	d002      	beq.n	80064a0 <UART_SetConfig+0xbc>
 800649a:	2b01      	cmp	r3, #1
 800649c:	d00a      	beq.n	80064b4 <UART_SetConfig+0xd0>
 800649e:	e013      	b.n	80064c8 <UART_SetConfig+0xe4>
 80064a0:	231b      	movs	r3, #27
 80064a2:	18fb      	adds	r3, r7, r3
 80064a4:	2200      	movs	r2, #0
 80064a6:	701a      	strb	r2, [r3, #0]
 80064a8:	e058      	b.n	800655c <UART_SetConfig+0x178>
 80064aa:	231b      	movs	r3, #27
 80064ac:	18fb      	adds	r3, r7, r3
 80064ae:	2202      	movs	r2, #2
 80064b0:	701a      	strb	r2, [r3, #0]
 80064b2:	e053      	b.n	800655c <UART_SetConfig+0x178>
 80064b4:	231b      	movs	r3, #27
 80064b6:	18fb      	adds	r3, r7, r3
 80064b8:	2204      	movs	r2, #4
 80064ba:	701a      	strb	r2, [r3, #0]
 80064bc:	e04e      	b.n	800655c <UART_SetConfig+0x178>
 80064be:	231b      	movs	r3, #27
 80064c0:	18fb      	adds	r3, r7, r3
 80064c2:	2208      	movs	r2, #8
 80064c4:	701a      	strb	r2, [r3, #0]
 80064c6:	e049      	b.n	800655c <UART_SetConfig+0x178>
 80064c8:	231b      	movs	r3, #27
 80064ca:	18fb      	adds	r3, r7, r3
 80064cc:	2210      	movs	r2, #16
 80064ce:	701a      	strb	r2, [r3, #0]
 80064d0:	e044      	b.n	800655c <UART_SetConfig+0x178>
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	4a90      	ldr	r2, [pc, #576]	; (8006718 <UART_SetConfig+0x334>)
 80064d8:	4293      	cmp	r3, r2
 80064da:	d127      	bne.n	800652c <UART_SetConfig+0x148>
 80064dc:	4b8d      	ldr	r3, [pc, #564]	; (8006714 <UART_SetConfig+0x330>)
 80064de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064e0:	220c      	movs	r2, #12
 80064e2:	4013      	ands	r3, r2
 80064e4:	2b0c      	cmp	r3, #12
 80064e6:	d017      	beq.n	8006518 <UART_SetConfig+0x134>
 80064e8:	d81b      	bhi.n	8006522 <UART_SetConfig+0x13e>
 80064ea:	2b08      	cmp	r3, #8
 80064ec:	d00a      	beq.n	8006504 <UART_SetConfig+0x120>
 80064ee:	d818      	bhi.n	8006522 <UART_SetConfig+0x13e>
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d002      	beq.n	80064fa <UART_SetConfig+0x116>
 80064f4:	2b04      	cmp	r3, #4
 80064f6:	d00a      	beq.n	800650e <UART_SetConfig+0x12a>
 80064f8:	e013      	b.n	8006522 <UART_SetConfig+0x13e>
 80064fa:	231b      	movs	r3, #27
 80064fc:	18fb      	adds	r3, r7, r3
 80064fe:	2200      	movs	r2, #0
 8006500:	701a      	strb	r2, [r3, #0]
 8006502:	e02b      	b.n	800655c <UART_SetConfig+0x178>
 8006504:	231b      	movs	r3, #27
 8006506:	18fb      	adds	r3, r7, r3
 8006508:	2202      	movs	r2, #2
 800650a:	701a      	strb	r2, [r3, #0]
 800650c:	e026      	b.n	800655c <UART_SetConfig+0x178>
 800650e:	231b      	movs	r3, #27
 8006510:	18fb      	adds	r3, r7, r3
 8006512:	2204      	movs	r2, #4
 8006514:	701a      	strb	r2, [r3, #0]
 8006516:	e021      	b.n	800655c <UART_SetConfig+0x178>
 8006518:	231b      	movs	r3, #27
 800651a:	18fb      	adds	r3, r7, r3
 800651c:	2208      	movs	r2, #8
 800651e:	701a      	strb	r2, [r3, #0]
 8006520:	e01c      	b.n	800655c <UART_SetConfig+0x178>
 8006522:	231b      	movs	r3, #27
 8006524:	18fb      	adds	r3, r7, r3
 8006526:	2210      	movs	r2, #16
 8006528:	701a      	strb	r2, [r3, #0]
 800652a:	e017      	b.n	800655c <UART_SetConfig+0x178>
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	4a7a      	ldr	r2, [pc, #488]	; (800671c <UART_SetConfig+0x338>)
 8006532:	4293      	cmp	r3, r2
 8006534:	d104      	bne.n	8006540 <UART_SetConfig+0x15c>
 8006536:	231b      	movs	r3, #27
 8006538:	18fb      	adds	r3, r7, r3
 800653a:	2200      	movs	r2, #0
 800653c:	701a      	strb	r2, [r3, #0]
 800653e:	e00d      	b.n	800655c <UART_SetConfig+0x178>
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	4a76      	ldr	r2, [pc, #472]	; (8006720 <UART_SetConfig+0x33c>)
 8006546:	4293      	cmp	r3, r2
 8006548:	d104      	bne.n	8006554 <UART_SetConfig+0x170>
 800654a:	231b      	movs	r3, #27
 800654c:	18fb      	adds	r3, r7, r3
 800654e:	2200      	movs	r2, #0
 8006550:	701a      	strb	r2, [r3, #0]
 8006552:	e003      	b.n	800655c <UART_SetConfig+0x178>
 8006554:	231b      	movs	r3, #27
 8006556:	18fb      	adds	r3, r7, r3
 8006558:	2210      	movs	r2, #16
 800655a:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	69da      	ldr	r2, [r3, #28]
 8006560:	2380      	movs	r3, #128	; 0x80
 8006562:	021b      	lsls	r3, r3, #8
 8006564:	429a      	cmp	r2, r3
 8006566:	d000      	beq.n	800656a <UART_SetConfig+0x186>
 8006568:	e065      	b.n	8006636 <UART_SetConfig+0x252>
  {
    switch (clocksource)
 800656a:	231b      	movs	r3, #27
 800656c:	18fb      	adds	r3, r7, r3
 800656e:	781b      	ldrb	r3, [r3, #0]
 8006570:	2b08      	cmp	r3, #8
 8006572:	d015      	beq.n	80065a0 <UART_SetConfig+0x1bc>
 8006574:	dc18      	bgt.n	80065a8 <UART_SetConfig+0x1c4>
 8006576:	2b04      	cmp	r3, #4
 8006578:	d00d      	beq.n	8006596 <UART_SetConfig+0x1b2>
 800657a:	dc15      	bgt.n	80065a8 <UART_SetConfig+0x1c4>
 800657c:	2b00      	cmp	r3, #0
 800657e:	d002      	beq.n	8006586 <UART_SetConfig+0x1a2>
 8006580:	2b02      	cmp	r3, #2
 8006582:	d005      	beq.n	8006590 <UART_SetConfig+0x1ac>
 8006584:	e010      	b.n	80065a8 <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006586:	f7fd fead 	bl	80042e4 <HAL_RCC_GetPCLK1Freq>
 800658a:	0003      	movs	r3, r0
 800658c:	617b      	str	r3, [r7, #20]
        break;
 800658e:	e012      	b.n	80065b6 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006590:	4b64      	ldr	r3, [pc, #400]	; (8006724 <UART_SetConfig+0x340>)
 8006592:	617b      	str	r3, [r7, #20]
        break;
 8006594:	e00f      	b.n	80065b6 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006596:	f7fd fe19 	bl	80041cc <HAL_RCC_GetSysClockFreq>
 800659a:	0003      	movs	r3, r0
 800659c:	617b      	str	r3, [r7, #20]
        break;
 800659e:	e00a      	b.n	80065b6 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80065a0:	2380      	movs	r3, #128	; 0x80
 80065a2:	021b      	lsls	r3, r3, #8
 80065a4:	617b      	str	r3, [r7, #20]
        break;
 80065a6:	e006      	b.n	80065b6 <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 80065a8:	2300      	movs	r3, #0
 80065aa:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80065ac:	231a      	movs	r3, #26
 80065ae:	18fb      	adds	r3, r7, r3
 80065b0:	2201      	movs	r2, #1
 80065b2:	701a      	strb	r2, [r3, #0]
        break;
 80065b4:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80065b6:	697b      	ldr	r3, [r7, #20]
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d100      	bne.n	80065be <UART_SetConfig+0x1da>
 80065bc:	e08d      	b.n	80066da <UART_SetConfig+0x2f6>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80065c2:	4b59      	ldr	r3, [pc, #356]	; (8006728 <UART_SetConfig+0x344>)
 80065c4:	0052      	lsls	r2, r2, #1
 80065c6:	5ad3      	ldrh	r3, [r2, r3]
 80065c8:	0019      	movs	r1, r3
 80065ca:	6978      	ldr	r0, [r7, #20]
 80065cc:	f7f9 fd9c 	bl	8000108 <__udivsi3>
 80065d0:	0003      	movs	r3, r0
 80065d2:	005a      	lsls	r2, r3, #1
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	685b      	ldr	r3, [r3, #4]
 80065d8:	085b      	lsrs	r3, r3, #1
 80065da:	18d2      	adds	r2, r2, r3
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	685b      	ldr	r3, [r3, #4]
 80065e0:	0019      	movs	r1, r3
 80065e2:	0010      	movs	r0, r2
 80065e4:	f7f9 fd90 	bl	8000108 <__udivsi3>
 80065e8:	0003      	movs	r3, r0
 80065ea:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80065ec:	693b      	ldr	r3, [r7, #16]
 80065ee:	2b0f      	cmp	r3, #15
 80065f0:	d91c      	bls.n	800662c <UART_SetConfig+0x248>
 80065f2:	693a      	ldr	r2, [r7, #16]
 80065f4:	2380      	movs	r3, #128	; 0x80
 80065f6:	025b      	lsls	r3, r3, #9
 80065f8:	429a      	cmp	r2, r3
 80065fa:	d217      	bcs.n	800662c <UART_SetConfig+0x248>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80065fc:	693b      	ldr	r3, [r7, #16]
 80065fe:	b29a      	uxth	r2, r3
 8006600:	200e      	movs	r0, #14
 8006602:	183b      	adds	r3, r7, r0
 8006604:	210f      	movs	r1, #15
 8006606:	438a      	bics	r2, r1
 8006608:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800660a:	693b      	ldr	r3, [r7, #16]
 800660c:	085b      	lsrs	r3, r3, #1
 800660e:	b29b      	uxth	r3, r3
 8006610:	2207      	movs	r2, #7
 8006612:	4013      	ands	r3, r2
 8006614:	b299      	uxth	r1, r3
 8006616:	183b      	adds	r3, r7, r0
 8006618:	183a      	adds	r2, r7, r0
 800661a:	8812      	ldrh	r2, [r2, #0]
 800661c:	430a      	orrs	r2, r1
 800661e:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	183a      	adds	r2, r7, r0
 8006626:	8812      	ldrh	r2, [r2, #0]
 8006628:	60da      	str	r2, [r3, #12]
 800662a:	e056      	b.n	80066da <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 800662c:	231a      	movs	r3, #26
 800662e:	18fb      	adds	r3, r7, r3
 8006630:	2201      	movs	r2, #1
 8006632:	701a      	strb	r2, [r3, #0]
 8006634:	e051      	b.n	80066da <UART_SetConfig+0x2f6>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006636:	231b      	movs	r3, #27
 8006638:	18fb      	adds	r3, r7, r3
 800663a:	781b      	ldrb	r3, [r3, #0]
 800663c:	2b08      	cmp	r3, #8
 800663e:	d015      	beq.n	800666c <UART_SetConfig+0x288>
 8006640:	dc18      	bgt.n	8006674 <UART_SetConfig+0x290>
 8006642:	2b04      	cmp	r3, #4
 8006644:	d00d      	beq.n	8006662 <UART_SetConfig+0x27e>
 8006646:	dc15      	bgt.n	8006674 <UART_SetConfig+0x290>
 8006648:	2b00      	cmp	r3, #0
 800664a:	d002      	beq.n	8006652 <UART_SetConfig+0x26e>
 800664c:	2b02      	cmp	r3, #2
 800664e:	d005      	beq.n	800665c <UART_SetConfig+0x278>
 8006650:	e010      	b.n	8006674 <UART_SetConfig+0x290>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006652:	f7fd fe47 	bl	80042e4 <HAL_RCC_GetPCLK1Freq>
 8006656:	0003      	movs	r3, r0
 8006658:	617b      	str	r3, [r7, #20]
        break;
 800665a:	e012      	b.n	8006682 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800665c:	4b31      	ldr	r3, [pc, #196]	; (8006724 <UART_SetConfig+0x340>)
 800665e:	617b      	str	r3, [r7, #20]
        break;
 8006660:	e00f      	b.n	8006682 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006662:	f7fd fdb3 	bl	80041cc <HAL_RCC_GetSysClockFreq>
 8006666:	0003      	movs	r3, r0
 8006668:	617b      	str	r3, [r7, #20]
        break;
 800666a:	e00a      	b.n	8006682 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800666c:	2380      	movs	r3, #128	; 0x80
 800666e:	021b      	lsls	r3, r3, #8
 8006670:	617b      	str	r3, [r7, #20]
        break;
 8006672:	e006      	b.n	8006682 <UART_SetConfig+0x29e>
      default:
        pclk = 0U;
 8006674:	2300      	movs	r3, #0
 8006676:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8006678:	231a      	movs	r3, #26
 800667a:	18fb      	adds	r3, r7, r3
 800667c:	2201      	movs	r2, #1
 800667e:	701a      	strb	r2, [r3, #0]
        break;
 8006680:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8006682:	697b      	ldr	r3, [r7, #20]
 8006684:	2b00      	cmp	r3, #0
 8006686:	d028      	beq.n	80066da <UART_SetConfig+0x2f6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800668c:	4b26      	ldr	r3, [pc, #152]	; (8006728 <UART_SetConfig+0x344>)
 800668e:	0052      	lsls	r2, r2, #1
 8006690:	5ad3      	ldrh	r3, [r2, r3]
 8006692:	0019      	movs	r1, r3
 8006694:	6978      	ldr	r0, [r7, #20]
 8006696:	f7f9 fd37 	bl	8000108 <__udivsi3>
 800669a:	0003      	movs	r3, r0
 800669c:	001a      	movs	r2, r3
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	685b      	ldr	r3, [r3, #4]
 80066a2:	085b      	lsrs	r3, r3, #1
 80066a4:	18d2      	adds	r2, r2, r3
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	685b      	ldr	r3, [r3, #4]
 80066aa:	0019      	movs	r1, r3
 80066ac:	0010      	movs	r0, r2
 80066ae:	f7f9 fd2b 	bl	8000108 <__udivsi3>
 80066b2:	0003      	movs	r3, r0
 80066b4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80066b6:	693b      	ldr	r3, [r7, #16]
 80066b8:	2b0f      	cmp	r3, #15
 80066ba:	d90a      	bls.n	80066d2 <UART_SetConfig+0x2ee>
 80066bc:	693a      	ldr	r2, [r7, #16]
 80066be:	2380      	movs	r3, #128	; 0x80
 80066c0:	025b      	lsls	r3, r3, #9
 80066c2:	429a      	cmp	r2, r3
 80066c4:	d205      	bcs.n	80066d2 <UART_SetConfig+0x2ee>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80066c6:	693b      	ldr	r3, [r7, #16]
 80066c8:	b29a      	uxth	r2, r3
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	60da      	str	r2, [r3, #12]
 80066d0:	e003      	b.n	80066da <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 80066d2:	231a      	movs	r3, #26
 80066d4:	18fb      	adds	r3, r7, r3
 80066d6:	2201      	movs	r2, #1
 80066d8:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	226a      	movs	r2, #106	; 0x6a
 80066de:	2101      	movs	r1, #1
 80066e0:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	2268      	movs	r2, #104	; 0x68
 80066e6:	2101      	movs	r1, #1
 80066e8:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	2200      	movs	r2, #0
 80066ee:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	2200      	movs	r2, #0
 80066f4:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 80066f6:	231a      	movs	r3, #26
 80066f8:	18fb      	adds	r3, r7, r3
 80066fa:	781b      	ldrb	r3, [r3, #0]
}
 80066fc:	0018      	movs	r0, r3
 80066fe:	46bd      	mov	sp, r7
 8006700:	b008      	add	sp, #32
 8006702:	bd80      	pop	{r7, pc}
 8006704:	cfff69f3 	.word	0xcfff69f3
 8006708:	ffffcfff 	.word	0xffffcfff
 800670c:	11fff4ff 	.word	0x11fff4ff
 8006710:	40013800 	.word	0x40013800
 8006714:	40021000 	.word	0x40021000
 8006718:	40004400 	.word	0x40004400
 800671c:	40004800 	.word	0x40004800
 8006720:	40004c00 	.word	0x40004c00
 8006724:	00f42400 	.word	0x00f42400
 8006728:	0800a45c 	.word	0x0800a45c

0800672c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800672c:	b580      	push	{r7, lr}
 800672e:	b082      	sub	sp, #8
 8006730:	af00      	add	r7, sp, #0
 8006732:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006738:	2201      	movs	r2, #1
 800673a:	4013      	ands	r3, r2
 800673c:	d00b      	beq.n	8006756 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	685b      	ldr	r3, [r3, #4]
 8006744:	4a4a      	ldr	r2, [pc, #296]	; (8006870 <UART_AdvFeatureConfig+0x144>)
 8006746:	4013      	ands	r3, r2
 8006748:	0019      	movs	r1, r3
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	430a      	orrs	r2, r1
 8006754:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800675a:	2202      	movs	r2, #2
 800675c:	4013      	ands	r3, r2
 800675e:	d00b      	beq.n	8006778 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	685b      	ldr	r3, [r3, #4]
 8006766:	4a43      	ldr	r2, [pc, #268]	; (8006874 <UART_AdvFeatureConfig+0x148>)
 8006768:	4013      	ands	r3, r2
 800676a:	0019      	movs	r1, r3
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	430a      	orrs	r2, r1
 8006776:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800677c:	2204      	movs	r2, #4
 800677e:	4013      	ands	r3, r2
 8006780:	d00b      	beq.n	800679a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	685b      	ldr	r3, [r3, #4]
 8006788:	4a3b      	ldr	r2, [pc, #236]	; (8006878 <UART_AdvFeatureConfig+0x14c>)
 800678a:	4013      	ands	r3, r2
 800678c:	0019      	movs	r1, r3
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	430a      	orrs	r2, r1
 8006798:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800679e:	2208      	movs	r2, #8
 80067a0:	4013      	ands	r3, r2
 80067a2:	d00b      	beq.n	80067bc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	685b      	ldr	r3, [r3, #4]
 80067aa:	4a34      	ldr	r2, [pc, #208]	; (800687c <UART_AdvFeatureConfig+0x150>)
 80067ac:	4013      	ands	r3, r2
 80067ae:	0019      	movs	r1, r3
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	430a      	orrs	r2, r1
 80067ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067c0:	2210      	movs	r2, #16
 80067c2:	4013      	ands	r3, r2
 80067c4:	d00b      	beq.n	80067de <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	689b      	ldr	r3, [r3, #8]
 80067cc:	4a2c      	ldr	r2, [pc, #176]	; (8006880 <UART_AdvFeatureConfig+0x154>)
 80067ce:	4013      	ands	r3, r2
 80067d0:	0019      	movs	r1, r3
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	430a      	orrs	r2, r1
 80067dc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067e2:	2220      	movs	r2, #32
 80067e4:	4013      	ands	r3, r2
 80067e6:	d00b      	beq.n	8006800 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	689b      	ldr	r3, [r3, #8]
 80067ee:	4a25      	ldr	r2, [pc, #148]	; (8006884 <UART_AdvFeatureConfig+0x158>)
 80067f0:	4013      	ands	r3, r2
 80067f2:	0019      	movs	r1, r3
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	430a      	orrs	r2, r1
 80067fe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006804:	2240      	movs	r2, #64	; 0x40
 8006806:	4013      	ands	r3, r2
 8006808:	d01d      	beq.n	8006846 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	685b      	ldr	r3, [r3, #4]
 8006810:	4a1d      	ldr	r2, [pc, #116]	; (8006888 <UART_AdvFeatureConfig+0x15c>)
 8006812:	4013      	ands	r3, r2
 8006814:	0019      	movs	r1, r3
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	430a      	orrs	r2, r1
 8006820:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006826:	2380      	movs	r3, #128	; 0x80
 8006828:	035b      	lsls	r3, r3, #13
 800682a:	429a      	cmp	r2, r3
 800682c:	d10b      	bne.n	8006846 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	685b      	ldr	r3, [r3, #4]
 8006834:	4a15      	ldr	r2, [pc, #84]	; (800688c <UART_AdvFeatureConfig+0x160>)
 8006836:	4013      	ands	r3, r2
 8006838:	0019      	movs	r1, r3
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	430a      	orrs	r2, r1
 8006844:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800684a:	2280      	movs	r2, #128	; 0x80
 800684c:	4013      	ands	r3, r2
 800684e:	d00b      	beq.n	8006868 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	685b      	ldr	r3, [r3, #4]
 8006856:	4a0e      	ldr	r2, [pc, #56]	; (8006890 <UART_AdvFeatureConfig+0x164>)
 8006858:	4013      	ands	r3, r2
 800685a:	0019      	movs	r1, r3
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	430a      	orrs	r2, r1
 8006866:	605a      	str	r2, [r3, #4]
  }
}
 8006868:	46c0      	nop			; (mov r8, r8)
 800686a:	46bd      	mov	sp, r7
 800686c:	b002      	add	sp, #8
 800686e:	bd80      	pop	{r7, pc}
 8006870:	fffdffff 	.word	0xfffdffff
 8006874:	fffeffff 	.word	0xfffeffff
 8006878:	fffbffff 	.word	0xfffbffff
 800687c:	ffff7fff 	.word	0xffff7fff
 8006880:	ffffefff 	.word	0xffffefff
 8006884:	ffffdfff 	.word	0xffffdfff
 8006888:	ffefffff 	.word	0xffefffff
 800688c:	ff9fffff 	.word	0xff9fffff
 8006890:	fff7ffff 	.word	0xfff7ffff

08006894 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006894:	b580      	push	{r7, lr}
 8006896:	b086      	sub	sp, #24
 8006898:	af02      	add	r7, sp, #8
 800689a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	2290      	movs	r2, #144	; 0x90
 80068a0:	2100      	movs	r1, #0
 80068a2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80068a4:	f7fb fad0 	bl	8001e48 <HAL_GetTick>
 80068a8:	0003      	movs	r3, r0
 80068aa:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	2208      	movs	r2, #8
 80068b4:	4013      	ands	r3, r2
 80068b6:	2b08      	cmp	r3, #8
 80068b8:	d10c      	bne.n	80068d4 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	2280      	movs	r2, #128	; 0x80
 80068be:	0391      	lsls	r1, r2, #14
 80068c0:	6878      	ldr	r0, [r7, #4]
 80068c2:	4a1a      	ldr	r2, [pc, #104]	; (800692c <UART_CheckIdleState+0x98>)
 80068c4:	9200      	str	r2, [sp, #0]
 80068c6:	2200      	movs	r2, #0
 80068c8:	f000 f832 	bl	8006930 <UART_WaitOnFlagUntilTimeout>
 80068cc:	1e03      	subs	r3, r0, #0
 80068ce:	d001      	beq.n	80068d4 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80068d0:	2303      	movs	r3, #3
 80068d2:	e026      	b.n	8006922 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	2204      	movs	r2, #4
 80068dc:	4013      	ands	r3, r2
 80068de:	2b04      	cmp	r3, #4
 80068e0:	d10c      	bne.n	80068fc <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	2280      	movs	r2, #128	; 0x80
 80068e6:	03d1      	lsls	r1, r2, #15
 80068e8:	6878      	ldr	r0, [r7, #4]
 80068ea:	4a10      	ldr	r2, [pc, #64]	; (800692c <UART_CheckIdleState+0x98>)
 80068ec:	9200      	str	r2, [sp, #0]
 80068ee:	2200      	movs	r2, #0
 80068f0:	f000 f81e 	bl	8006930 <UART_WaitOnFlagUntilTimeout>
 80068f4:	1e03      	subs	r3, r0, #0
 80068f6:	d001      	beq.n	80068fc <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80068f8:	2303      	movs	r3, #3
 80068fa:	e012      	b.n	8006922 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	2288      	movs	r2, #136	; 0x88
 8006900:	2120      	movs	r1, #32
 8006902:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	228c      	movs	r2, #140	; 0x8c
 8006908:	2120      	movs	r1, #32
 800690a:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	2200      	movs	r2, #0
 8006910:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	2200      	movs	r2, #0
 8006916:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	2284      	movs	r2, #132	; 0x84
 800691c:	2100      	movs	r1, #0
 800691e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006920:	2300      	movs	r3, #0
}
 8006922:	0018      	movs	r0, r3
 8006924:	46bd      	mov	sp, r7
 8006926:	b004      	add	sp, #16
 8006928:	bd80      	pop	{r7, pc}
 800692a:	46c0      	nop			; (mov r8, r8)
 800692c:	01ffffff 	.word	0x01ffffff

08006930 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006930:	b580      	push	{r7, lr}
 8006932:	b094      	sub	sp, #80	; 0x50
 8006934:	af00      	add	r7, sp, #0
 8006936:	60f8      	str	r0, [r7, #12]
 8006938:	60b9      	str	r1, [r7, #8]
 800693a:	603b      	str	r3, [r7, #0]
 800693c:	1dfb      	adds	r3, r7, #7
 800693e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006940:	e0a7      	b.n	8006a92 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006942:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006944:	3301      	adds	r3, #1
 8006946:	d100      	bne.n	800694a <UART_WaitOnFlagUntilTimeout+0x1a>
 8006948:	e0a3      	b.n	8006a92 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800694a:	f7fb fa7d 	bl	8001e48 <HAL_GetTick>
 800694e:	0002      	movs	r2, r0
 8006950:	683b      	ldr	r3, [r7, #0]
 8006952:	1ad3      	subs	r3, r2, r3
 8006954:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006956:	429a      	cmp	r2, r3
 8006958:	d302      	bcc.n	8006960 <UART_WaitOnFlagUntilTimeout+0x30>
 800695a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800695c:	2b00      	cmp	r3, #0
 800695e:	d13f      	bne.n	80069e0 <UART_WaitOnFlagUntilTimeout+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006960:	f3ef 8310 	mrs	r3, PRIMASK
 8006964:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8006966:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006968:	647b      	str	r3, [r7, #68]	; 0x44
 800696a:	2301      	movs	r3, #1
 800696c:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800696e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006970:	f383 8810 	msr	PRIMASK, r3
}
 8006974:	46c0      	nop			; (mov r8, r8)
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	681a      	ldr	r2, [r3, #0]
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	494e      	ldr	r1, [pc, #312]	; (8006abc <UART_WaitOnFlagUntilTimeout+0x18c>)
 8006982:	400a      	ands	r2, r1
 8006984:	601a      	str	r2, [r3, #0]
 8006986:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006988:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800698a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800698c:	f383 8810 	msr	PRIMASK, r3
}
 8006990:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006992:	f3ef 8310 	mrs	r3, PRIMASK
 8006996:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8006998:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800699a:	643b      	str	r3, [r7, #64]	; 0x40
 800699c:	2301      	movs	r3, #1
 800699e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80069a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069a2:	f383 8810 	msr	PRIMASK, r3
}
 80069a6:	46c0      	nop			; (mov r8, r8)
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	689a      	ldr	r2, [r3, #8]
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	2101      	movs	r1, #1
 80069b4:	438a      	bics	r2, r1
 80069b6:	609a      	str	r2, [r3, #8]
 80069b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80069ba:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80069bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80069be:	f383 8810 	msr	PRIMASK, r3
}
 80069c2:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	2288      	movs	r2, #136	; 0x88
 80069c8:	2120      	movs	r1, #32
 80069ca:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	228c      	movs	r2, #140	; 0x8c
 80069d0:	2120      	movs	r1, #32
 80069d2:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	2284      	movs	r2, #132	; 0x84
 80069d8:	2100      	movs	r1, #0
 80069da:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80069dc:	2303      	movs	r3, #3
 80069de:	e069      	b.n	8006ab4 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	2204      	movs	r2, #4
 80069e8:	4013      	ands	r3, r2
 80069ea:	d052      	beq.n	8006a92 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	69da      	ldr	r2, [r3, #28]
 80069f2:	2380      	movs	r3, #128	; 0x80
 80069f4:	011b      	lsls	r3, r3, #4
 80069f6:	401a      	ands	r2, r3
 80069f8:	2380      	movs	r3, #128	; 0x80
 80069fa:	011b      	lsls	r3, r3, #4
 80069fc:	429a      	cmp	r2, r3
 80069fe:	d148      	bne.n	8006a92 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	2280      	movs	r2, #128	; 0x80
 8006a06:	0112      	lsls	r2, r2, #4
 8006a08:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006a0a:	f3ef 8310 	mrs	r3, PRIMASK
 8006a0e:	613b      	str	r3, [r7, #16]
  return(result);
 8006a10:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006a12:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006a14:	2301      	movs	r3, #1
 8006a16:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a18:	697b      	ldr	r3, [r7, #20]
 8006a1a:	f383 8810 	msr	PRIMASK, r3
}
 8006a1e:	46c0      	nop			; (mov r8, r8)
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	681a      	ldr	r2, [r3, #0]
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	4924      	ldr	r1, [pc, #144]	; (8006abc <UART_WaitOnFlagUntilTimeout+0x18c>)
 8006a2c:	400a      	ands	r2, r1
 8006a2e:	601a      	str	r2, [r3, #0]
 8006a30:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006a32:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a34:	69bb      	ldr	r3, [r7, #24]
 8006a36:	f383 8810 	msr	PRIMASK, r3
}
 8006a3a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006a3c:	f3ef 8310 	mrs	r3, PRIMASK
 8006a40:	61fb      	str	r3, [r7, #28]
  return(result);
 8006a42:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a44:	64bb      	str	r3, [r7, #72]	; 0x48
 8006a46:	2301      	movs	r3, #1
 8006a48:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a4a:	6a3b      	ldr	r3, [r7, #32]
 8006a4c:	f383 8810 	msr	PRIMASK, r3
}
 8006a50:	46c0      	nop			; (mov r8, r8)
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	689a      	ldr	r2, [r3, #8]
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	2101      	movs	r1, #1
 8006a5e:	438a      	bics	r2, r1
 8006a60:	609a      	str	r2, [r3, #8]
 8006a62:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006a64:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a68:	f383 8810 	msr	PRIMASK, r3
}
 8006a6c:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	2288      	movs	r2, #136	; 0x88
 8006a72:	2120      	movs	r1, #32
 8006a74:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	228c      	movs	r2, #140	; 0x8c
 8006a7a:	2120      	movs	r1, #32
 8006a7c:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	2290      	movs	r2, #144	; 0x90
 8006a82:	2120      	movs	r1, #32
 8006a84:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	2284      	movs	r2, #132	; 0x84
 8006a8a:	2100      	movs	r1, #0
 8006a8c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8006a8e:	2303      	movs	r3, #3
 8006a90:	e010      	b.n	8006ab4 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	69db      	ldr	r3, [r3, #28]
 8006a98:	68ba      	ldr	r2, [r7, #8]
 8006a9a:	4013      	ands	r3, r2
 8006a9c:	68ba      	ldr	r2, [r7, #8]
 8006a9e:	1ad3      	subs	r3, r2, r3
 8006aa0:	425a      	negs	r2, r3
 8006aa2:	4153      	adcs	r3, r2
 8006aa4:	b2db      	uxtb	r3, r3
 8006aa6:	001a      	movs	r2, r3
 8006aa8:	1dfb      	adds	r3, r7, #7
 8006aaa:	781b      	ldrb	r3, [r3, #0]
 8006aac:	429a      	cmp	r2, r3
 8006aae:	d100      	bne.n	8006ab2 <UART_WaitOnFlagUntilTimeout+0x182>
 8006ab0:	e747      	b.n	8006942 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006ab2:	2300      	movs	r3, #0
}
 8006ab4:	0018      	movs	r0, r3
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	b014      	add	sp, #80	; 0x50
 8006aba:	bd80      	pop	{r7, pc}
 8006abc:	fffffe5f 	.word	0xfffffe5f

08006ac0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006ac0:	b580      	push	{r7, lr}
 8006ac2:	b084      	sub	sp, #16
 8006ac4:	af00      	add	r7, sp, #0
 8006ac6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	2284      	movs	r2, #132	; 0x84
 8006acc:	5c9b      	ldrb	r3, [r3, r2]
 8006ace:	2b01      	cmp	r3, #1
 8006ad0:	d101      	bne.n	8006ad6 <HAL_UARTEx_DisableFifoMode+0x16>
 8006ad2:	2302      	movs	r3, #2
 8006ad4:	e027      	b.n	8006b26 <HAL_UARTEx_DisableFifoMode+0x66>
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	2284      	movs	r2, #132	; 0x84
 8006ada:	2101      	movs	r1, #1
 8006adc:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	2288      	movs	r2, #136	; 0x88
 8006ae2:	2124      	movs	r1, #36	; 0x24
 8006ae4:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	681a      	ldr	r2, [r3, #0]
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	2101      	movs	r1, #1
 8006afa:	438a      	bics	r2, r1
 8006afc:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	4a0b      	ldr	r2, [pc, #44]	; (8006b30 <HAL_UARTEx_DisableFifoMode+0x70>)
 8006b02:	4013      	ands	r3, r2
 8006b04:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	2200      	movs	r2, #0
 8006b0a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	68fa      	ldr	r2, [r7, #12]
 8006b12:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	2288      	movs	r2, #136	; 0x88
 8006b18:	2120      	movs	r1, #32
 8006b1a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	2284      	movs	r2, #132	; 0x84
 8006b20:	2100      	movs	r1, #0
 8006b22:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006b24:	2300      	movs	r3, #0
}
 8006b26:	0018      	movs	r0, r3
 8006b28:	46bd      	mov	sp, r7
 8006b2a:	b004      	add	sp, #16
 8006b2c:	bd80      	pop	{r7, pc}
 8006b2e:	46c0      	nop			; (mov r8, r8)
 8006b30:	dfffffff 	.word	0xdfffffff

08006b34 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006b34:	b580      	push	{r7, lr}
 8006b36:	b084      	sub	sp, #16
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	6078      	str	r0, [r7, #4]
 8006b3c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	2284      	movs	r2, #132	; 0x84
 8006b42:	5c9b      	ldrb	r3, [r3, r2]
 8006b44:	2b01      	cmp	r3, #1
 8006b46:	d101      	bne.n	8006b4c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006b48:	2302      	movs	r3, #2
 8006b4a:	e02e      	b.n	8006baa <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	2284      	movs	r2, #132	; 0x84
 8006b50:	2101      	movs	r1, #1
 8006b52:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	2288      	movs	r2, #136	; 0x88
 8006b58:	2124      	movs	r1, #36	; 0x24
 8006b5a:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	681a      	ldr	r2, [r3, #0]
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	2101      	movs	r1, #1
 8006b70:	438a      	bics	r2, r1
 8006b72:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	689b      	ldr	r3, [r3, #8]
 8006b7a:	00db      	lsls	r3, r3, #3
 8006b7c:	08d9      	lsrs	r1, r3, #3
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	683a      	ldr	r2, [r7, #0]
 8006b84:	430a      	orrs	r2, r1
 8006b86:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	0018      	movs	r0, r3
 8006b8c:	f000 f854 	bl	8006c38 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	68fa      	ldr	r2, [r7, #12]
 8006b96:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	2288      	movs	r2, #136	; 0x88
 8006b9c:	2120      	movs	r1, #32
 8006b9e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	2284      	movs	r2, #132	; 0x84
 8006ba4:	2100      	movs	r1, #0
 8006ba6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006ba8:	2300      	movs	r3, #0
}
 8006baa:	0018      	movs	r0, r3
 8006bac:	46bd      	mov	sp, r7
 8006bae:	b004      	add	sp, #16
 8006bb0:	bd80      	pop	{r7, pc}
	...

08006bb4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006bb4:	b580      	push	{r7, lr}
 8006bb6:	b084      	sub	sp, #16
 8006bb8:	af00      	add	r7, sp, #0
 8006bba:	6078      	str	r0, [r7, #4]
 8006bbc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	2284      	movs	r2, #132	; 0x84
 8006bc2:	5c9b      	ldrb	r3, [r3, r2]
 8006bc4:	2b01      	cmp	r3, #1
 8006bc6:	d101      	bne.n	8006bcc <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006bc8:	2302      	movs	r3, #2
 8006bca:	e02f      	b.n	8006c2c <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	2284      	movs	r2, #132	; 0x84
 8006bd0:	2101      	movs	r1, #1
 8006bd2:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	2288      	movs	r2, #136	; 0x88
 8006bd8:	2124      	movs	r1, #36	; 0x24
 8006bda:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	681a      	ldr	r2, [r3, #0]
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	2101      	movs	r1, #1
 8006bf0:	438a      	bics	r2, r1
 8006bf2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	689b      	ldr	r3, [r3, #8]
 8006bfa:	4a0e      	ldr	r2, [pc, #56]	; (8006c34 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8006bfc:	4013      	ands	r3, r2
 8006bfe:	0019      	movs	r1, r3
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	683a      	ldr	r2, [r7, #0]
 8006c06:	430a      	orrs	r2, r1
 8006c08:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	0018      	movs	r0, r3
 8006c0e:	f000 f813 	bl	8006c38 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	68fa      	ldr	r2, [r7, #12]
 8006c18:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	2288      	movs	r2, #136	; 0x88
 8006c1e:	2120      	movs	r1, #32
 8006c20:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	2284      	movs	r2, #132	; 0x84
 8006c26:	2100      	movs	r1, #0
 8006c28:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006c2a:	2300      	movs	r3, #0
}
 8006c2c:	0018      	movs	r0, r3
 8006c2e:	46bd      	mov	sp, r7
 8006c30:	b004      	add	sp, #16
 8006c32:	bd80      	pop	{r7, pc}
 8006c34:	f1ffffff 	.word	0xf1ffffff

08006c38 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006c38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006c3a:	b085      	sub	sp, #20
 8006c3c:	af00      	add	r7, sp, #0
 8006c3e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d108      	bne.n	8006c5a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	226a      	movs	r2, #106	; 0x6a
 8006c4c:	2101      	movs	r1, #1
 8006c4e:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	2268      	movs	r2, #104	; 0x68
 8006c54:	2101      	movs	r1, #1
 8006c56:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006c58:	e043      	b.n	8006ce2 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006c5a:	260f      	movs	r6, #15
 8006c5c:	19bb      	adds	r3, r7, r6
 8006c5e:	2208      	movs	r2, #8
 8006c60:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006c62:	200e      	movs	r0, #14
 8006c64:	183b      	adds	r3, r7, r0
 8006c66:	2208      	movs	r2, #8
 8006c68:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	689b      	ldr	r3, [r3, #8]
 8006c70:	0e5b      	lsrs	r3, r3, #25
 8006c72:	b2da      	uxtb	r2, r3
 8006c74:	240d      	movs	r4, #13
 8006c76:	193b      	adds	r3, r7, r4
 8006c78:	2107      	movs	r1, #7
 8006c7a:	400a      	ands	r2, r1
 8006c7c:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	689b      	ldr	r3, [r3, #8]
 8006c84:	0f5b      	lsrs	r3, r3, #29
 8006c86:	b2da      	uxtb	r2, r3
 8006c88:	250c      	movs	r5, #12
 8006c8a:	197b      	adds	r3, r7, r5
 8006c8c:	2107      	movs	r1, #7
 8006c8e:	400a      	ands	r2, r1
 8006c90:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006c92:	183b      	adds	r3, r7, r0
 8006c94:	781b      	ldrb	r3, [r3, #0]
 8006c96:	197a      	adds	r2, r7, r5
 8006c98:	7812      	ldrb	r2, [r2, #0]
 8006c9a:	4914      	ldr	r1, [pc, #80]	; (8006cec <UARTEx_SetNbDataToProcess+0xb4>)
 8006c9c:	5c8a      	ldrb	r2, [r1, r2]
 8006c9e:	435a      	muls	r2, r3
 8006ca0:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8006ca2:	197b      	adds	r3, r7, r5
 8006ca4:	781b      	ldrb	r3, [r3, #0]
 8006ca6:	4a12      	ldr	r2, [pc, #72]	; (8006cf0 <UARTEx_SetNbDataToProcess+0xb8>)
 8006ca8:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006caa:	0019      	movs	r1, r3
 8006cac:	f7f9 fab6 	bl	800021c <__divsi3>
 8006cb0:	0003      	movs	r3, r0
 8006cb2:	b299      	uxth	r1, r3
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	226a      	movs	r2, #106	; 0x6a
 8006cb8:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006cba:	19bb      	adds	r3, r7, r6
 8006cbc:	781b      	ldrb	r3, [r3, #0]
 8006cbe:	193a      	adds	r2, r7, r4
 8006cc0:	7812      	ldrb	r2, [r2, #0]
 8006cc2:	490a      	ldr	r1, [pc, #40]	; (8006cec <UARTEx_SetNbDataToProcess+0xb4>)
 8006cc4:	5c8a      	ldrb	r2, [r1, r2]
 8006cc6:	435a      	muls	r2, r3
 8006cc8:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8006cca:	193b      	adds	r3, r7, r4
 8006ccc:	781b      	ldrb	r3, [r3, #0]
 8006cce:	4a08      	ldr	r2, [pc, #32]	; (8006cf0 <UARTEx_SetNbDataToProcess+0xb8>)
 8006cd0:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006cd2:	0019      	movs	r1, r3
 8006cd4:	f7f9 faa2 	bl	800021c <__divsi3>
 8006cd8:	0003      	movs	r3, r0
 8006cda:	b299      	uxth	r1, r3
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	2268      	movs	r2, #104	; 0x68
 8006ce0:	5299      	strh	r1, [r3, r2]
}
 8006ce2:	46c0      	nop			; (mov r8, r8)
 8006ce4:	46bd      	mov	sp, r7
 8006ce6:	b005      	add	sp, #20
 8006ce8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006cea:	46c0      	nop			; (mov r8, r8)
 8006cec:	0800a474 	.word	0x0800a474
 8006cf0:	0800a47c 	.word	0x0800a47c

08006cf4 <__NVIC_SetPriority>:
{
 8006cf4:	b590      	push	{r4, r7, lr}
 8006cf6:	b083      	sub	sp, #12
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	0002      	movs	r2, r0
 8006cfc:	6039      	str	r1, [r7, #0]
 8006cfe:	1dfb      	adds	r3, r7, #7
 8006d00:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8006d02:	1dfb      	adds	r3, r7, #7
 8006d04:	781b      	ldrb	r3, [r3, #0]
 8006d06:	2b7f      	cmp	r3, #127	; 0x7f
 8006d08:	d828      	bhi.n	8006d5c <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006d0a:	4a2f      	ldr	r2, [pc, #188]	; (8006dc8 <__NVIC_SetPriority+0xd4>)
 8006d0c:	1dfb      	adds	r3, r7, #7
 8006d0e:	781b      	ldrb	r3, [r3, #0]
 8006d10:	b25b      	sxtb	r3, r3
 8006d12:	089b      	lsrs	r3, r3, #2
 8006d14:	33c0      	adds	r3, #192	; 0xc0
 8006d16:	009b      	lsls	r3, r3, #2
 8006d18:	589b      	ldr	r3, [r3, r2]
 8006d1a:	1dfa      	adds	r2, r7, #7
 8006d1c:	7812      	ldrb	r2, [r2, #0]
 8006d1e:	0011      	movs	r1, r2
 8006d20:	2203      	movs	r2, #3
 8006d22:	400a      	ands	r2, r1
 8006d24:	00d2      	lsls	r2, r2, #3
 8006d26:	21ff      	movs	r1, #255	; 0xff
 8006d28:	4091      	lsls	r1, r2
 8006d2a:	000a      	movs	r2, r1
 8006d2c:	43d2      	mvns	r2, r2
 8006d2e:	401a      	ands	r2, r3
 8006d30:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8006d32:	683b      	ldr	r3, [r7, #0]
 8006d34:	019b      	lsls	r3, r3, #6
 8006d36:	22ff      	movs	r2, #255	; 0xff
 8006d38:	401a      	ands	r2, r3
 8006d3a:	1dfb      	adds	r3, r7, #7
 8006d3c:	781b      	ldrb	r3, [r3, #0]
 8006d3e:	0018      	movs	r0, r3
 8006d40:	2303      	movs	r3, #3
 8006d42:	4003      	ands	r3, r0
 8006d44:	00db      	lsls	r3, r3, #3
 8006d46:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006d48:	481f      	ldr	r0, [pc, #124]	; (8006dc8 <__NVIC_SetPriority+0xd4>)
 8006d4a:	1dfb      	adds	r3, r7, #7
 8006d4c:	781b      	ldrb	r3, [r3, #0]
 8006d4e:	b25b      	sxtb	r3, r3
 8006d50:	089b      	lsrs	r3, r3, #2
 8006d52:	430a      	orrs	r2, r1
 8006d54:	33c0      	adds	r3, #192	; 0xc0
 8006d56:	009b      	lsls	r3, r3, #2
 8006d58:	501a      	str	r2, [r3, r0]
}
 8006d5a:	e031      	b.n	8006dc0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006d5c:	4a1b      	ldr	r2, [pc, #108]	; (8006dcc <__NVIC_SetPriority+0xd8>)
 8006d5e:	1dfb      	adds	r3, r7, #7
 8006d60:	781b      	ldrb	r3, [r3, #0]
 8006d62:	0019      	movs	r1, r3
 8006d64:	230f      	movs	r3, #15
 8006d66:	400b      	ands	r3, r1
 8006d68:	3b08      	subs	r3, #8
 8006d6a:	089b      	lsrs	r3, r3, #2
 8006d6c:	3306      	adds	r3, #6
 8006d6e:	009b      	lsls	r3, r3, #2
 8006d70:	18d3      	adds	r3, r2, r3
 8006d72:	3304      	adds	r3, #4
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	1dfa      	adds	r2, r7, #7
 8006d78:	7812      	ldrb	r2, [r2, #0]
 8006d7a:	0011      	movs	r1, r2
 8006d7c:	2203      	movs	r2, #3
 8006d7e:	400a      	ands	r2, r1
 8006d80:	00d2      	lsls	r2, r2, #3
 8006d82:	21ff      	movs	r1, #255	; 0xff
 8006d84:	4091      	lsls	r1, r2
 8006d86:	000a      	movs	r2, r1
 8006d88:	43d2      	mvns	r2, r2
 8006d8a:	401a      	ands	r2, r3
 8006d8c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8006d8e:	683b      	ldr	r3, [r7, #0]
 8006d90:	019b      	lsls	r3, r3, #6
 8006d92:	22ff      	movs	r2, #255	; 0xff
 8006d94:	401a      	ands	r2, r3
 8006d96:	1dfb      	adds	r3, r7, #7
 8006d98:	781b      	ldrb	r3, [r3, #0]
 8006d9a:	0018      	movs	r0, r3
 8006d9c:	2303      	movs	r3, #3
 8006d9e:	4003      	ands	r3, r0
 8006da0:	00db      	lsls	r3, r3, #3
 8006da2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006da4:	4809      	ldr	r0, [pc, #36]	; (8006dcc <__NVIC_SetPriority+0xd8>)
 8006da6:	1dfb      	adds	r3, r7, #7
 8006da8:	781b      	ldrb	r3, [r3, #0]
 8006daa:	001c      	movs	r4, r3
 8006dac:	230f      	movs	r3, #15
 8006dae:	4023      	ands	r3, r4
 8006db0:	3b08      	subs	r3, #8
 8006db2:	089b      	lsrs	r3, r3, #2
 8006db4:	430a      	orrs	r2, r1
 8006db6:	3306      	adds	r3, #6
 8006db8:	009b      	lsls	r3, r3, #2
 8006dba:	18c3      	adds	r3, r0, r3
 8006dbc:	3304      	adds	r3, #4
 8006dbe:	601a      	str	r2, [r3, #0]
}
 8006dc0:	46c0      	nop			; (mov r8, r8)
 8006dc2:	46bd      	mov	sp, r7
 8006dc4:	b003      	add	sp, #12
 8006dc6:	bd90      	pop	{r4, r7, pc}
 8006dc8:	e000e100 	.word	0xe000e100
 8006dcc:	e000ed00 	.word	0xe000ed00

08006dd0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8006dd0:	b580      	push	{r7, lr}
 8006dd2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8006dd4:	4b05      	ldr	r3, [pc, #20]	; (8006dec <SysTick_Handler+0x1c>)
 8006dd6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8006dd8:	f001 fec8 	bl	8008b6c <xTaskGetSchedulerState>
 8006ddc:	0003      	movs	r3, r0
 8006dde:	2b01      	cmp	r3, #1
 8006de0:	d001      	beq.n	8006de6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8006de2:	f002 fbd1 	bl	8009588 <xPortSysTickHandler>
  }
}
 8006de6:	46c0      	nop			; (mov r8, r8)
 8006de8:	46bd      	mov	sp, r7
 8006dea:	bd80      	pop	{r7, pc}
 8006dec:	e000e010 	.word	0xe000e010

08006df0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006df0:	b580      	push	{r7, lr}
 8006df2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006df4:	2305      	movs	r3, #5
 8006df6:	425b      	negs	r3, r3
 8006df8:	2100      	movs	r1, #0
 8006dfa:	0018      	movs	r0, r3
 8006dfc:	f7ff ff7a 	bl	8006cf4 <__NVIC_SetPriority>
#endif
}
 8006e00:	46c0      	nop			; (mov r8, r8)
 8006e02:	46bd      	mov	sp, r7
 8006e04:	bd80      	pop	{r7, pc}
	...

08006e08 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006e08:	b580      	push	{r7, lr}
 8006e0a:	b082      	sub	sp, #8
 8006e0c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006e0e:	f3ef 8305 	mrs	r3, IPSR
 8006e12:	603b      	str	r3, [r7, #0]
  return(result);
 8006e14:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d003      	beq.n	8006e22 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8006e1a:	2306      	movs	r3, #6
 8006e1c:	425b      	negs	r3, r3
 8006e1e:	607b      	str	r3, [r7, #4]
 8006e20:	e00c      	b.n	8006e3c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8006e22:	4b09      	ldr	r3, [pc, #36]	; (8006e48 <osKernelInitialize+0x40>)
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d105      	bne.n	8006e36 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006e2a:	4b07      	ldr	r3, [pc, #28]	; (8006e48 <osKernelInitialize+0x40>)
 8006e2c:	2201      	movs	r2, #1
 8006e2e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006e30:	2300      	movs	r3, #0
 8006e32:	607b      	str	r3, [r7, #4]
 8006e34:	e002      	b.n	8006e3c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8006e36:	2301      	movs	r3, #1
 8006e38:	425b      	negs	r3, r3
 8006e3a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006e3c:	687b      	ldr	r3, [r7, #4]
}
 8006e3e:	0018      	movs	r0, r3
 8006e40:	46bd      	mov	sp, r7
 8006e42:	b002      	add	sp, #8
 8006e44:	bd80      	pop	{r7, pc}
 8006e46:	46c0      	nop			; (mov r8, r8)
 8006e48:	200003a8 	.word	0x200003a8

08006e4c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006e4c:	b580      	push	{r7, lr}
 8006e4e:	b082      	sub	sp, #8
 8006e50:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006e52:	f3ef 8305 	mrs	r3, IPSR
 8006e56:	603b      	str	r3, [r7, #0]
  return(result);
 8006e58:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d003      	beq.n	8006e66 <osKernelStart+0x1a>
    stat = osErrorISR;
 8006e5e:	2306      	movs	r3, #6
 8006e60:	425b      	negs	r3, r3
 8006e62:	607b      	str	r3, [r7, #4]
 8006e64:	e010      	b.n	8006e88 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8006e66:	4b0b      	ldr	r3, [pc, #44]	; (8006e94 <osKernelStart+0x48>)
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	2b01      	cmp	r3, #1
 8006e6c:	d109      	bne.n	8006e82 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8006e6e:	f7ff ffbf 	bl	8006df0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006e72:	4b08      	ldr	r3, [pc, #32]	; (8006e94 <osKernelStart+0x48>)
 8006e74:	2202      	movs	r2, #2
 8006e76:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006e78:	f001 fa0e 	bl	8008298 <vTaskStartScheduler>
      stat = osOK;
 8006e7c:	2300      	movs	r3, #0
 8006e7e:	607b      	str	r3, [r7, #4]
 8006e80:	e002      	b.n	8006e88 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8006e82:	2301      	movs	r3, #1
 8006e84:	425b      	negs	r3, r3
 8006e86:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006e88:	687b      	ldr	r3, [r7, #4]
}
 8006e8a:	0018      	movs	r0, r3
 8006e8c:	46bd      	mov	sp, r7
 8006e8e:	b002      	add	sp, #8
 8006e90:	bd80      	pop	{r7, pc}
 8006e92:	46c0      	nop			; (mov r8, r8)
 8006e94:	200003a8 	.word	0x200003a8

08006e98 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006e98:	b5b0      	push	{r4, r5, r7, lr}
 8006e9a:	b08e      	sub	sp, #56	; 0x38
 8006e9c:	af04      	add	r7, sp, #16
 8006e9e:	60f8      	str	r0, [r7, #12]
 8006ea0:	60b9      	str	r1, [r7, #8]
 8006ea2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006ea4:	2300      	movs	r3, #0
 8006ea6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006ea8:	f3ef 8305 	mrs	r3, IPSR
 8006eac:	617b      	str	r3, [r7, #20]
  return(result);
 8006eae:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d000      	beq.n	8006eb6 <osThreadNew+0x1e>
 8006eb4:	e081      	b.n	8006fba <osThreadNew+0x122>
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d100      	bne.n	8006ebe <osThreadNew+0x26>
 8006ebc:	e07d      	b.n	8006fba <osThreadNew+0x122>
    stack = configMINIMAL_STACK_SIZE;
 8006ebe:	2380      	movs	r3, #128	; 0x80
 8006ec0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8006ec2:	2318      	movs	r3, #24
 8006ec4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8006ec6:	2300      	movs	r3, #0
 8006ec8:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8006eca:	2301      	movs	r3, #1
 8006ecc:	425b      	negs	r3, r3
 8006ece:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d044      	beq.n	8006f60 <osThreadNew+0xc8>
      if (attr->name != NULL) {
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d002      	beq.n	8006ee4 <osThreadNew+0x4c>
        name = attr->name;
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	699b      	ldr	r3, [r3, #24]
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d002      	beq.n	8006ef2 <osThreadNew+0x5a>
        prio = (UBaseType_t)attr->priority;
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	699b      	ldr	r3, [r3, #24]
 8006ef0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006ef2:	69fb      	ldr	r3, [r7, #28]
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d007      	beq.n	8006f08 <osThreadNew+0x70>
 8006ef8:	69fb      	ldr	r3, [r7, #28]
 8006efa:	2b38      	cmp	r3, #56	; 0x38
 8006efc:	d804      	bhi.n	8006f08 <osThreadNew+0x70>
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	685b      	ldr	r3, [r3, #4]
 8006f02:	2201      	movs	r2, #1
 8006f04:	4013      	ands	r3, r2
 8006f06:	d001      	beq.n	8006f0c <osThreadNew+0x74>
        return (NULL);
 8006f08:	2300      	movs	r3, #0
 8006f0a:	e057      	b.n	8006fbc <osThreadNew+0x124>
      }

      if (attr->stack_size > 0U) {
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	695b      	ldr	r3, [r3, #20]
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d003      	beq.n	8006f1c <osThreadNew+0x84>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	695b      	ldr	r3, [r3, #20]
 8006f18:	089b      	lsrs	r3, r3, #2
 8006f1a:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	689b      	ldr	r3, [r3, #8]
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d00e      	beq.n	8006f42 <osThreadNew+0xaa>
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	68db      	ldr	r3, [r3, #12]
 8006f28:	2ba7      	cmp	r3, #167	; 0xa7
 8006f2a:	d90a      	bls.n	8006f42 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d006      	beq.n	8006f42 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	695b      	ldr	r3, [r3, #20]
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d002      	beq.n	8006f42 <osThreadNew+0xaa>
        mem = 1;
 8006f3c:	2301      	movs	r3, #1
 8006f3e:	61bb      	str	r3, [r7, #24]
 8006f40:	e010      	b.n	8006f64 <osThreadNew+0xcc>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	689b      	ldr	r3, [r3, #8]
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d10c      	bne.n	8006f64 <osThreadNew+0xcc>
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	68db      	ldr	r3, [r3, #12]
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d108      	bne.n	8006f64 <osThreadNew+0xcc>
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	691b      	ldr	r3, [r3, #16]
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d104      	bne.n	8006f64 <osThreadNew+0xcc>
          mem = 0;
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	61bb      	str	r3, [r7, #24]
 8006f5e:	e001      	b.n	8006f64 <osThreadNew+0xcc>
        }
      }
    }
    else {
      mem = 0;
 8006f60:	2300      	movs	r3, #0
 8006f62:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006f64:	69bb      	ldr	r3, [r7, #24]
 8006f66:	2b01      	cmp	r3, #1
 8006f68:	d112      	bne.n	8006f90 <osThreadNew+0xf8>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	691a      	ldr	r2, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	689b      	ldr	r3, [r3, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006f72:	68bd      	ldr	r5, [r7, #8]
 8006f74:	6a3c      	ldr	r4, [r7, #32]
 8006f76:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006f78:	68f8      	ldr	r0, [r7, #12]
 8006f7a:	9302      	str	r3, [sp, #8]
 8006f7c:	9201      	str	r2, [sp, #4]
 8006f7e:	69fb      	ldr	r3, [r7, #28]
 8006f80:	9300      	str	r3, [sp, #0]
 8006f82:	002b      	movs	r3, r5
 8006f84:	0022      	movs	r2, r4
 8006f86:	f000 ffc8 	bl	8007f1a <xTaskCreateStatic>
 8006f8a:	0003      	movs	r3, r0
 8006f8c:	613b      	str	r3, [r7, #16]
 8006f8e:	e014      	b.n	8006fba <osThreadNew+0x122>
      #endif
    }
    else {
      if (mem == 0) {
 8006f90:	69bb      	ldr	r3, [r7, #24]
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d111      	bne.n	8006fba <osThreadNew+0x122>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006f96:	6a3b      	ldr	r3, [r7, #32]
 8006f98:	b29a      	uxth	r2, r3
 8006f9a:	68bc      	ldr	r4, [r7, #8]
 8006f9c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006f9e:	68f8      	ldr	r0, [r7, #12]
 8006fa0:	2310      	movs	r3, #16
 8006fa2:	18fb      	adds	r3, r7, r3
 8006fa4:	9301      	str	r3, [sp, #4]
 8006fa6:	69fb      	ldr	r3, [r7, #28]
 8006fa8:	9300      	str	r3, [sp, #0]
 8006faa:	0023      	movs	r3, r4
 8006fac:	f000 fff9 	bl	8007fa2 <xTaskCreate>
 8006fb0:	0003      	movs	r3, r0
 8006fb2:	2b01      	cmp	r3, #1
 8006fb4:	d001      	beq.n	8006fba <osThreadNew+0x122>
            hTask = NULL;
 8006fb6:	2300      	movs	r3, #0
 8006fb8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006fba:	693b      	ldr	r3, [r7, #16]
}
 8006fbc:	0018      	movs	r0, r3
 8006fbe:	46bd      	mov	sp, r7
 8006fc0:	b00a      	add	sp, #40	; 0x28
 8006fc2:	bdb0      	pop	{r4, r5, r7, pc}

08006fc4 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8006fc4:	b580      	push	{r7, lr}
 8006fc6:	b084      	sub	sp, #16
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006fcc:	f3ef 8305 	mrs	r3, IPSR
 8006fd0:	60bb      	str	r3, [r7, #8]
  return(result);
 8006fd2:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d003      	beq.n	8006fe0 <osDelay+0x1c>
    stat = osErrorISR;
 8006fd8:	2306      	movs	r3, #6
 8006fda:	425b      	negs	r3, r3
 8006fdc:	60fb      	str	r3, [r7, #12]
 8006fde:	e008      	b.n	8006ff2 <osDelay+0x2e>
  }
  else {
    stat = osOK;
 8006fe0:	2300      	movs	r3, #0
 8006fe2:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d003      	beq.n	8006ff2 <osDelay+0x2e>
      vTaskDelay(ticks);
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	0018      	movs	r0, r3
 8006fee:	f001 f92d 	bl	800824c <vTaskDelay>
    }
  }

  return (stat);
 8006ff2:	68fb      	ldr	r3, [r7, #12]
}
 8006ff4:	0018      	movs	r0, r3
 8006ff6:	46bd      	mov	sp, r7
 8006ff8:	b004      	add	sp, #16
 8006ffa:	bd80      	pop	{r7, pc}

08006ffc <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 8006ffc:	b580      	push	{r7, lr}
 8006ffe:	b086      	sub	sp, #24
 8007000:	af00      	add	r7, sp, #0
 8007002:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 8007004:	2300      	movs	r3, #0
 8007006:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007008:	f3ef 8305 	mrs	r3, IPSR
 800700c:	60fb      	str	r3, [r7, #12]
  return(result);
 800700e:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 8007010:	2b00      	cmp	r3, #0
 8007012:	d12f      	bne.n	8007074 <osEventFlagsNew+0x78>
    mem = -1;
 8007014:	2301      	movs	r3, #1
 8007016:	425b      	negs	r3, r3
 8007018:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	2b00      	cmp	r3, #0
 800701e:	d015      	beq.n	800704c <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	689b      	ldr	r3, [r3, #8]
 8007024:	2b00      	cmp	r3, #0
 8007026:	d006      	beq.n	8007036 <osEventFlagsNew+0x3a>
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	68db      	ldr	r3, [r3, #12]
 800702c:	2b1f      	cmp	r3, #31
 800702e:	d902      	bls.n	8007036 <osEventFlagsNew+0x3a>
        mem = 1;
 8007030:	2301      	movs	r3, #1
 8007032:	613b      	str	r3, [r7, #16]
 8007034:	e00c      	b.n	8007050 <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	689b      	ldr	r3, [r3, #8]
 800703a:	2b00      	cmp	r3, #0
 800703c:	d108      	bne.n	8007050 <osEventFlagsNew+0x54>
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	68db      	ldr	r3, [r3, #12]
 8007042:	2b00      	cmp	r3, #0
 8007044:	d104      	bne.n	8007050 <osEventFlagsNew+0x54>
          mem = 0;
 8007046:	2300      	movs	r3, #0
 8007048:	613b      	str	r3, [r7, #16]
 800704a:	e001      	b.n	8007050 <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 800704c:	2300      	movs	r3, #0
 800704e:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 8007050:	693b      	ldr	r3, [r7, #16]
 8007052:	2b01      	cmp	r3, #1
 8007054:	d107      	bne.n	8007066 <osEventFlagsNew+0x6a>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	689b      	ldr	r3, [r3, #8]
 800705a:	0018      	movs	r0, r3
 800705c:	f000 f8e4 	bl	8007228 <xEventGroupCreateStatic>
 8007060:	0003      	movs	r3, r0
 8007062:	617b      	str	r3, [r7, #20]
 8007064:	e006      	b.n	8007074 <osEventFlagsNew+0x78>
      #endif
    }
    else {
      if (mem == 0) {
 8007066:	693b      	ldr	r3, [r7, #16]
 8007068:	2b00      	cmp	r3, #0
 800706a:	d103      	bne.n	8007074 <osEventFlagsNew+0x78>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 800706c:	f000 f901 	bl	8007272 <xEventGroupCreate>
 8007070:	0003      	movs	r3, r0
 8007072:	617b      	str	r3, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 8007074:	697b      	ldr	r3, [r7, #20]
}
 8007076:	0018      	movs	r0, r3
 8007078:	46bd      	mov	sp, r7
 800707a:	b006      	add	sp, #24
 800707c:	bd80      	pop	{r7, pc}
	...

08007080 <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 8007080:	b580      	push	{r7, lr}
 8007082:	b086      	sub	sp, #24
 8007084:	af00      	add	r7, sp, #0
 8007086:	6078      	str	r0, [r7, #4]
 8007088:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 800708e:	693b      	ldr	r3, [r7, #16]
 8007090:	2b00      	cmp	r3, #0
 8007092:	d003      	beq.n	800709c <osEventFlagsSet+0x1c>
 8007094:	683b      	ldr	r3, [r7, #0]
 8007096:	0e1b      	lsrs	r3, r3, #24
 8007098:	061b      	lsls	r3, r3, #24
 800709a:	d003      	beq.n	80070a4 <osEventFlagsSet+0x24>
    rflags = (uint32_t)osErrorParameter;
 800709c:	2304      	movs	r3, #4
 800709e:	425b      	negs	r3, r3
 80070a0:	617b      	str	r3, [r7, #20]
 80070a2:	e026      	b.n	80070f2 <osEventFlagsSet+0x72>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80070a4:	f3ef 8305 	mrs	r3, IPSR
 80070a8:	60fb      	str	r3, [r7, #12]
  return(result);
 80070aa:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d018      	beq.n	80070e2 <osEventFlagsSet+0x62>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 80070b0:	2300      	movs	r3, #0
 80070b2:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 80070b4:	2308      	movs	r3, #8
 80070b6:	18fa      	adds	r2, r7, r3
 80070b8:	6839      	ldr	r1, [r7, #0]
 80070ba:	693b      	ldr	r3, [r7, #16]
 80070bc:	0018      	movs	r0, r3
 80070be:	f000 fa41 	bl	8007544 <xEventGroupSetBitsFromISR>
 80070c2:	1e03      	subs	r3, r0, #0
 80070c4:	d103      	bne.n	80070ce <osEventFlagsSet+0x4e>
      rflags = (uint32_t)osErrorResource;
 80070c6:	2303      	movs	r3, #3
 80070c8:	425b      	negs	r3, r3
 80070ca:	617b      	str	r3, [r7, #20]
 80070cc:	e011      	b.n	80070f2 <osEventFlagsSet+0x72>
    } else {
      rflags = flags;
 80070ce:	683b      	ldr	r3, [r7, #0]
 80070d0:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 80070d2:	68bb      	ldr	r3, [r7, #8]
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d00c      	beq.n	80070f2 <osEventFlagsSet+0x72>
 80070d8:	4b08      	ldr	r3, [pc, #32]	; (80070fc <osEventFlagsSet+0x7c>)
 80070da:	2280      	movs	r2, #128	; 0x80
 80070dc:	0552      	lsls	r2, r2, #21
 80070de:	601a      	str	r2, [r3, #0]
 80070e0:	e007      	b.n	80070f2 <osEventFlagsSet+0x72>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 80070e2:	683a      	ldr	r2, [r7, #0]
 80070e4:	693b      	ldr	r3, [r7, #16]
 80070e6:	0011      	movs	r1, r2
 80070e8:	0018      	movs	r0, r3
 80070ea:	f000 f983 	bl	80073f4 <xEventGroupSetBits>
 80070ee:	0003      	movs	r3, r0
 80070f0:	617b      	str	r3, [r7, #20]
  }

  return (rflags);
 80070f2:	697b      	ldr	r3, [r7, #20]
}
 80070f4:	0018      	movs	r0, r3
 80070f6:	46bd      	mov	sp, r7
 80070f8:	b006      	add	sp, #24
 80070fa:	bd80      	pop	{r7, pc}
 80070fc:	e000ed04 	.word	0xe000ed04

08007100 <osEventFlagsWait>:
  }

  return (rflags);
}

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 8007100:	b590      	push	{r4, r7, lr}
 8007102:	b08d      	sub	sp, #52	; 0x34
 8007104:	af02      	add	r7, sp, #8
 8007106:	60f8      	str	r0, [r7, #12]
 8007108:	60b9      	str	r1, [r7, #8]
 800710a:	607a      	str	r2, [r7, #4]
 800710c:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	61bb      	str	r3, [r7, #24]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8007112:	69bb      	ldr	r3, [r7, #24]
 8007114:	2b00      	cmp	r3, #0
 8007116:	d003      	beq.n	8007120 <osEventFlagsWait+0x20>
 8007118:	68bb      	ldr	r3, [r7, #8]
 800711a:	0e1b      	lsrs	r3, r3, #24
 800711c:	061b      	lsls	r3, r3, #24
 800711e:	d003      	beq.n	8007128 <osEventFlagsWait+0x28>
    rflags = (uint32_t)osErrorParameter;
 8007120:	2304      	movs	r3, #4
 8007122:	425b      	negs	r3, r3
 8007124:	61fb      	str	r3, [r7, #28]
 8007126:	e049      	b.n	80071bc <osEventFlagsWait+0xbc>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007128:	f3ef 8305 	mrs	r3, IPSR
 800712c:	617b      	str	r3, [r7, #20]
  return(result);
 800712e:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8007130:	2b00      	cmp	r3, #0
 8007132:	d003      	beq.n	800713c <osEventFlagsWait+0x3c>
    rflags = (uint32_t)osErrorISR;
 8007134:	2306      	movs	r3, #6
 8007136:	425b      	negs	r3, r3
 8007138:	61fb      	str	r3, [r7, #28]
 800713a:	e03f      	b.n	80071bc <osEventFlagsWait+0xbc>
  }
  else {
    if (options & osFlagsWaitAll) {
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	2201      	movs	r2, #1
 8007140:	4013      	ands	r3, r2
 8007142:	d002      	beq.n	800714a <osEventFlagsWait+0x4a>
      wait_all = pdTRUE;
 8007144:	2301      	movs	r3, #1
 8007146:	627b      	str	r3, [r7, #36]	; 0x24
 8007148:	e001      	b.n	800714e <osEventFlagsWait+0x4e>
    } else {
      wait_all = pdFAIL;
 800714a:	2300      	movs	r3, #0
 800714c:	627b      	str	r3, [r7, #36]	; 0x24
    }

    if (options & osFlagsNoClear) {
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	2202      	movs	r2, #2
 8007152:	4013      	ands	r3, r2
 8007154:	d002      	beq.n	800715c <osEventFlagsWait+0x5c>
      exit_clr = pdFAIL;
 8007156:	2300      	movs	r3, #0
 8007158:	623b      	str	r3, [r7, #32]
 800715a:	e001      	b.n	8007160 <osEventFlagsWait+0x60>
    } else {
      exit_clr = pdTRUE;
 800715c:	2301      	movs	r3, #1
 800715e:	623b      	str	r3, [r7, #32]
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 8007160:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8007162:	6a3a      	ldr	r2, [r7, #32]
 8007164:	68b9      	ldr	r1, [r7, #8]
 8007166:	69b8      	ldr	r0, [r7, #24]
 8007168:	683b      	ldr	r3, [r7, #0]
 800716a:	9300      	str	r3, [sp, #0]
 800716c:	0023      	movs	r3, r4
 800716e:	f000 f89b 	bl	80072a8 <xEventGroupWaitBits>
 8007172:	0003      	movs	r3, r0
 8007174:	61fb      	str	r3, [r7, #28]

    if (options & osFlagsWaitAll) {
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	2201      	movs	r2, #1
 800717a:	4013      	ands	r3, r2
 800717c:	d010      	beq.n	80071a0 <osEventFlagsWait+0xa0>
      if ((flags & rflags) != flags) {
 800717e:	68bb      	ldr	r3, [r7, #8]
 8007180:	69fa      	ldr	r2, [r7, #28]
 8007182:	4013      	ands	r3, r2
 8007184:	68ba      	ldr	r2, [r7, #8]
 8007186:	429a      	cmp	r2, r3
 8007188:	d018      	beq.n	80071bc <osEventFlagsWait+0xbc>
        if (timeout > 0U) {
 800718a:	683b      	ldr	r3, [r7, #0]
 800718c:	2b00      	cmp	r3, #0
 800718e:	d003      	beq.n	8007198 <osEventFlagsWait+0x98>
          rflags = (uint32_t)osErrorTimeout;
 8007190:	2302      	movs	r3, #2
 8007192:	425b      	negs	r3, r3
 8007194:	61fb      	str	r3, [r7, #28]
 8007196:	e011      	b.n	80071bc <osEventFlagsWait+0xbc>
        } else {
          rflags = (uint32_t)osErrorResource;
 8007198:	2303      	movs	r3, #3
 800719a:	425b      	negs	r3, r3
 800719c:	61fb      	str	r3, [r7, #28]
 800719e:	e00d      	b.n	80071bc <osEventFlagsWait+0xbc>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 80071a0:	68bb      	ldr	r3, [r7, #8]
 80071a2:	69fa      	ldr	r2, [r7, #28]
 80071a4:	4013      	ands	r3, r2
 80071a6:	d109      	bne.n	80071bc <osEventFlagsWait+0xbc>
        if (timeout > 0U) {
 80071a8:	683b      	ldr	r3, [r7, #0]
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d003      	beq.n	80071b6 <osEventFlagsWait+0xb6>
          rflags = (uint32_t)osErrorTimeout;
 80071ae:	2302      	movs	r3, #2
 80071b0:	425b      	negs	r3, r3
 80071b2:	61fb      	str	r3, [r7, #28]
 80071b4:	e002      	b.n	80071bc <osEventFlagsWait+0xbc>
        } else {
          rflags = (uint32_t)osErrorResource;
 80071b6:	2303      	movs	r3, #3
 80071b8:	425b      	negs	r3, r3
 80071ba:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (rflags);
 80071bc:	69fb      	ldr	r3, [r7, #28]
}
 80071be:	0018      	movs	r0, r3
 80071c0:	46bd      	mov	sp, r7
 80071c2:	b00b      	add	sp, #44	; 0x2c
 80071c4:	bd90      	pop	{r4, r7, pc}
	...

080071c8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80071c8:	b580      	push	{r7, lr}
 80071ca:	b084      	sub	sp, #16
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	60f8      	str	r0, [r7, #12]
 80071d0:	60b9      	str	r1, [r7, #8]
 80071d2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	4a06      	ldr	r2, [pc, #24]	; (80071f0 <vApplicationGetIdleTaskMemory+0x28>)
 80071d8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80071da:	68bb      	ldr	r3, [r7, #8]
 80071dc:	4a05      	ldr	r2, [pc, #20]	; (80071f4 <vApplicationGetIdleTaskMemory+0x2c>)
 80071de:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	2280      	movs	r2, #128	; 0x80
 80071e4:	601a      	str	r2, [r3, #0]
}
 80071e6:	46c0      	nop			; (mov r8, r8)
 80071e8:	46bd      	mov	sp, r7
 80071ea:	b004      	add	sp, #16
 80071ec:	bd80      	pop	{r7, pc}
 80071ee:	46c0      	nop			; (mov r8, r8)
 80071f0:	200003ac 	.word	0x200003ac
 80071f4:	20000454 	.word	0x20000454

080071f8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80071f8:	b580      	push	{r7, lr}
 80071fa:	b084      	sub	sp, #16
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	60f8      	str	r0, [r7, #12]
 8007200:	60b9      	str	r1, [r7, #8]
 8007202:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	4a06      	ldr	r2, [pc, #24]	; (8007220 <vApplicationGetTimerTaskMemory+0x28>)
 8007208:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800720a:	68bb      	ldr	r3, [r7, #8]
 800720c:	4a05      	ldr	r2, [pc, #20]	; (8007224 <vApplicationGetTimerTaskMemory+0x2c>)
 800720e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	2280      	movs	r2, #128	; 0x80
 8007214:	0052      	lsls	r2, r2, #1
 8007216:	601a      	str	r2, [r3, #0]
}
 8007218:	46c0      	nop			; (mov r8, r8)
 800721a:	46bd      	mov	sp, r7
 800721c:	b004      	add	sp, #16
 800721e:	bd80      	pop	{r7, pc}
 8007220:	20000654 	.word	0x20000654
 8007224:	200006fc 	.word	0x200006fc

08007228 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 8007228:	b580      	push	{r7, lr}
 800722a:	b084      	sub	sp, #16
 800722c:	af00      	add	r7, sp, #0
 800722e:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	2b00      	cmp	r3, #0
 8007234:	d101      	bne.n	800723a <xEventGroupCreateStatic+0x12>
 8007236:	b672      	cpsid	i
 8007238:	e7fe      	b.n	8007238 <xEventGroupCreateStatic+0x10>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 800723a:	2320      	movs	r3, #32
 800723c:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 800723e:	68bb      	ldr	r3, [r7, #8]
 8007240:	2b20      	cmp	r3, #32
 8007242:	d001      	beq.n	8007248 <xEventGroupCreateStatic+0x20>
 8007244:	b672      	cpsid	i
 8007246:	e7fe      	b.n	8007246 <xEventGroupCreateStatic+0x1e>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	60fb      	str	r3, [r7, #12]

		if( pxEventBits != NULL )
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	2b00      	cmp	r3, #0
 8007250:	d00a      	beq.n	8007268 <xEventGroupCreateStatic+0x40>
		{
			pxEventBits->uxEventBits = 0;
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	2200      	movs	r2, #0
 8007256:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	3304      	adds	r3, #4
 800725c:	0018      	movs	r0, r3
 800725e:	f000 f987 	bl	8007570 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	2201      	movs	r2, #1
 8007266:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 8007268:	68fb      	ldr	r3, [r7, #12]
	}
 800726a:	0018      	movs	r0, r3
 800726c:	46bd      	mov	sp, r7
 800726e:	b004      	add	sp, #16
 8007270:	bd80      	pop	{r7, pc}

08007272 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 8007272:	b580      	push	{r7, lr}
 8007274:	b082      	sub	sp, #8
 8007276:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 8007278:	2020      	movs	r0, #32
 800727a:	f002 f9c1 	bl	8009600 <pvPortMalloc>
 800727e:	0003      	movs	r3, r0
 8007280:	607b      	str	r3, [r7, #4]

		if( pxEventBits != NULL )
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	2b00      	cmp	r3, #0
 8007286:	d00a      	beq.n	800729e <xEventGroupCreate+0x2c>
		{
			pxEventBits->uxEventBits = 0;
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	2200      	movs	r2, #0
 800728c:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	3304      	adds	r3, #4
 8007292:	0018      	movs	r0, r3
 8007294:	f000 f96c 	bl	8007570 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	2200      	movs	r2, #0
 800729c:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 800729e:	687b      	ldr	r3, [r7, #4]
	}
 80072a0:	0018      	movs	r0, r3
 80072a2:	46bd      	mov	sp, r7
 80072a4:	b002      	add	sp, #8
 80072a6:	bd80      	pop	{r7, pc}

080072a8 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 80072a8:	b580      	push	{r7, lr}
 80072aa:	b08c      	sub	sp, #48	; 0x30
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	60f8      	str	r0, [r7, #12]
 80072b0:	60b9      	str	r1, [r7, #8]
 80072b2:	607a      	str	r2, [r7, #4]
 80072b4:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	627b      	str	r3, [r7, #36]	; 0x24
EventBits_t uxReturn, uxControlBits = 0;
 80072ba:	2300      	movs	r3, #0
 80072bc:	62bb      	str	r3, [r7, #40]	; 0x28
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 80072be:	2300      	movs	r3, #0
 80072c0:	623b      	str	r3, [r7, #32]

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d101      	bne.n	80072cc <xEventGroupWaitBits+0x24>
 80072c8:	b672      	cpsid	i
 80072ca:	e7fe      	b.n	80072ca <xEventGroupWaitBits+0x22>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 80072cc:	68bb      	ldr	r3, [r7, #8]
 80072ce:	0e1b      	lsrs	r3, r3, #24
 80072d0:	061b      	lsls	r3, r3, #24
 80072d2:	d001      	beq.n	80072d8 <xEventGroupWaitBits+0x30>
 80072d4:	b672      	cpsid	i
 80072d6:	e7fe      	b.n	80072d6 <xEventGroupWaitBits+0x2e>
	configASSERT( uxBitsToWaitFor != 0 );
 80072d8:	68bb      	ldr	r3, [r7, #8]
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d101      	bne.n	80072e2 <xEventGroupWaitBits+0x3a>
 80072de:	b672      	cpsid	i
 80072e0:	e7fe      	b.n	80072e0 <xEventGroupWaitBits+0x38>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80072e2:	f001 fc43 	bl	8008b6c <xTaskGetSchedulerState>
 80072e6:	1e03      	subs	r3, r0, #0
 80072e8:	d102      	bne.n	80072f0 <xEventGroupWaitBits+0x48>
 80072ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d101      	bne.n	80072f4 <xEventGroupWaitBits+0x4c>
 80072f0:	2301      	movs	r3, #1
 80072f2:	e000      	b.n	80072f6 <xEventGroupWaitBits+0x4e>
 80072f4:	2300      	movs	r3, #0
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d101      	bne.n	80072fe <xEventGroupWaitBits+0x56>
 80072fa:	b672      	cpsid	i
 80072fc:	e7fe      	b.n	80072fc <xEventGroupWaitBits+0x54>
	}
	#endif

	vTaskSuspendAll();
 80072fe:	f001 f829 	bl	8008354 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 8007302:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	61fb      	str	r3, [r7, #28]

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 8007308:	683a      	ldr	r2, [r7, #0]
 800730a:	68b9      	ldr	r1, [r7, #8]
 800730c:	69fb      	ldr	r3, [r7, #28]
 800730e:	0018      	movs	r0, r3
 8007310:	f000 f8f8 	bl	8007504 <prvTestWaitCondition>
 8007314:	0003      	movs	r3, r0
 8007316:	61bb      	str	r3, [r7, #24]

		if( xWaitConditionMet != pdFALSE )
 8007318:	69bb      	ldr	r3, [r7, #24]
 800731a:	2b00      	cmp	r3, #0
 800731c:	d00e      	beq.n	800733c <xEventGroupWaitBits+0x94>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 800731e:	69fb      	ldr	r3, [r7, #28]
 8007320:	62fb      	str	r3, [r7, #44]	; 0x2c
			xTicksToWait = ( TickType_t ) 0;
 8007322:	2300      	movs	r3, #0
 8007324:	63bb      	str	r3, [r7, #56]	; 0x38

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	2b00      	cmp	r3, #0
 800732a:	d02a      	beq.n	8007382 <xEventGroupWaitBits+0xda>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 800732c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	68ba      	ldr	r2, [r7, #8]
 8007332:	43d2      	mvns	r2, r2
 8007334:	401a      	ands	r2, r3
 8007336:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007338:	601a      	str	r2, [r3, #0]
 800733a:	e022      	b.n	8007382 <xEventGroupWaitBits+0xda>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 800733c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800733e:	2b00      	cmp	r3, #0
 8007340:	d104      	bne.n	800734c <xEventGroupWaitBits+0xa4>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 8007342:	69fb      	ldr	r3, [r7, #28]
 8007344:	62fb      	str	r3, [r7, #44]	; 0x2c
			xTimeoutOccurred = pdTRUE;
 8007346:	2301      	movs	r3, #1
 8007348:	623b      	str	r3, [r7, #32]
 800734a:	e01a      	b.n	8007382 <xEventGroupWaitBits+0xda>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	2b00      	cmp	r3, #0
 8007350:	d004      	beq.n	800735c <xEventGroupWaitBits+0xb4>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 8007352:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007354:	2280      	movs	r2, #128	; 0x80
 8007356:	0452      	lsls	r2, r2, #17
 8007358:	4313      	orrs	r3, r2
 800735a:	62bb      	str	r3, [r7, #40]	; 0x28
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 800735c:	683b      	ldr	r3, [r7, #0]
 800735e:	2b00      	cmp	r3, #0
 8007360:	d004      	beq.n	800736c <xEventGroupWaitBits+0xc4>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 8007362:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007364:	2280      	movs	r2, #128	; 0x80
 8007366:	04d2      	lsls	r2, r2, #19
 8007368:	4313      	orrs	r3, r2
 800736a:	62bb      	str	r3, [r7, #40]	; 0x28
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 800736c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800736e:	1d18      	adds	r0, r3, #4
 8007370:	68ba      	ldr	r2, [r7, #8]
 8007372:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007374:	4313      	orrs	r3, r2
 8007376:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007378:	0019      	movs	r1, r3
 800737a:	f001 f9b9 	bl	80086f0 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 800737e:	2300      	movs	r3, #0
 8007380:	62fb      	str	r3, [r7, #44]	; 0x2c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 8007382:	f000 fff3 	bl	800836c <xTaskResumeAll>
 8007386:	0003      	movs	r3, r0
 8007388:	617b      	str	r3, [r7, #20]

	if( xTicksToWait != ( TickType_t ) 0 )
 800738a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800738c:	2b00      	cmp	r3, #0
 800738e:	d02c      	beq.n	80073ea <xEventGroupWaitBits+0x142>
	{
		if( xAlreadyYielded == pdFALSE )
 8007390:	697b      	ldr	r3, [r7, #20]
 8007392:	2b00      	cmp	r3, #0
 8007394:	d101      	bne.n	800739a <xEventGroupWaitBits+0xf2>
		{
			portYIELD_WITHIN_API();
 8007396:	f002 f88b 	bl	80094b0 <vPortYield>

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 800739a:	f001 fc5f 	bl	8008c5c <uxTaskResetEventItemValue>
 800739e:	0003      	movs	r3, r0
 80073a0:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 80073a2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80073a4:	2380      	movs	r3, #128	; 0x80
 80073a6:	049b      	lsls	r3, r3, #18
 80073a8:	4013      	ands	r3, r2
 80073aa:	d11a      	bne.n	80073e2 <xEventGroupWaitBits+0x13a>
		{
			taskENTER_CRITICAL();
 80073ac:	f002 f890 	bl	80094d0 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 80073b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 80073b6:	683a      	ldr	r2, [r7, #0]
 80073b8:	68b9      	ldr	r1, [r7, #8]
 80073ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073bc:	0018      	movs	r0, r3
 80073be:	f000 f8a1 	bl	8007504 <prvTestWaitCondition>
 80073c2:	1e03      	subs	r3, r0, #0
 80073c4:	d009      	beq.n	80073da <xEventGroupWaitBits+0x132>
				{
					if( xClearOnExit != pdFALSE )
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d006      	beq.n	80073da <xEventGroupWaitBits+0x132>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 80073cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	68ba      	ldr	r2, [r7, #8]
 80073d2:	43d2      	mvns	r2, r2
 80073d4:	401a      	ands	r2, r3
 80073d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073d8:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 80073da:	2301      	movs	r3, #1
 80073dc:	623b      	str	r3, [r7, #32]
			}
			taskEXIT_CRITICAL();
 80073de:	f002 f889 	bl	80094f4 <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 80073e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073e4:	021b      	lsls	r3, r3, #8
 80073e6:	0a1b      	lsrs	r3, r3, #8
 80073e8:	62fb      	str	r3, [r7, #44]	; 0x2c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 80073ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 80073ec:	0018      	movs	r0, r3
 80073ee:	46bd      	mov	sp, r7
 80073f0:	b00c      	add	sp, #48	; 0x30
 80073f2:	bd80      	pop	{r7, pc}

080073f4 <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 80073f4:	b580      	push	{r7, lr}
 80073f6:	b08c      	sub	sp, #48	; 0x30
 80073f8:	af00      	add	r7, sp, #0
 80073fa:	6078      	str	r0, [r7, #4]
 80073fc:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 80073fe:	2300      	movs	r3, #0
 8007400:	62bb      	str	r3, [r7, #40]	; 0x28
EventGroup_t *pxEventBits = xEventGroup;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	623b      	str	r3, [r7, #32]
BaseType_t xMatchFound = pdFALSE;
 8007406:	2300      	movs	r3, #0
 8007408:	627b      	str	r3, [r7, #36]	; 0x24

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	2b00      	cmp	r3, #0
 800740e:	d101      	bne.n	8007414 <xEventGroupSetBits+0x20>
 8007410:	b672      	cpsid	i
 8007412:	e7fe      	b.n	8007412 <xEventGroupSetBits+0x1e>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8007414:	683b      	ldr	r3, [r7, #0]
 8007416:	0e1b      	lsrs	r3, r3, #24
 8007418:	061b      	lsls	r3, r3, #24
 800741a:	d001      	beq.n	8007420 <xEventGroupSetBits+0x2c>
 800741c:	b672      	cpsid	i
 800741e:	e7fe      	b.n	800741e <xEventGroupSetBits+0x2a>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 8007420:	6a3b      	ldr	r3, [r7, #32]
 8007422:	3304      	adds	r3, #4
 8007424:	61fb      	str	r3, [r7, #28]
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007426:	69fb      	ldr	r3, [r7, #28]
 8007428:	3308      	adds	r3, #8
 800742a:	61bb      	str	r3, [r7, #24]
	vTaskSuspendAll();
 800742c:	f000 ff92 	bl	8008354 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 8007430:	69fb      	ldr	r3, [r7, #28]
 8007432:	68db      	ldr	r3, [r3, #12]
 8007434:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 8007436:	6a3b      	ldr	r3, [r7, #32]
 8007438:	681a      	ldr	r2, [r3, #0]
 800743a:	683b      	ldr	r3, [r7, #0]
 800743c:	431a      	orrs	r2, r3
 800743e:	6a3b      	ldr	r3, [r7, #32]
 8007440:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 8007442:	e03d      	b.n	80074c0 <xEventGroupSetBits+0xcc>
		{
			pxNext = listGET_NEXT( pxListItem );
 8007444:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007446:	685b      	ldr	r3, [r3, #4]
 8007448:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 800744a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	613b      	str	r3, [r7, #16]
			xMatchFound = pdFALSE;
 8007450:	2300      	movs	r3, #0
 8007452:	627b      	str	r3, [r7, #36]	; 0x24

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 8007454:	693b      	ldr	r3, [r7, #16]
 8007456:	0e1b      	lsrs	r3, r3, #24
 8007458:	061b      	lsls	r3, r3, #24
 800745a:	60fb      	str	r3, [r7, #12]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 800745c:	693b      	ldr	r3, [r7, #16]
 800745e:	021b      	lsls	r3, r3, #8
 8007460:	0a1b      	lsrs	r3, r3, #8
 8007462:	613b      	str	r3, [r7, #16]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 8007464:	68fa      	ldr	r2, [r7, #12]
 8007466:	2380      	movs	r3, #128	; 0x80
 8007468:	04db      	lsls	r3, r3, #19
 800746a:	4013      	ands	r3, r2
 800746c:	d107      	bne.n	800747e <xEventGroupSetBits+0x8a>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 800746e:	6a3b      	ldr	r3, [r7, #32]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	693a      	ldr	r2, [r7, #16]
 8007474:	4013      	ands	r3, r2
 8007476:	d00b      	beq.n	8007490 <xEventGroupSetBits+0x9c>
				{
					xMatchFound = pdTRUE;
 8007478:	2301      	movs	r3, #1
 800747a:	627b      	str	r3, [r7, #36]	; 0x24
 800747c:	e008      	b.n	8007490 <xEventGroupSetBits+0x9c>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 800747e:	6a3b      	ldr	r3, [r7, #32]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	693a      	ldr	r2, [r7, #16]
 8007484:	4013      	ands	r3, r2
 8007486:	693a      	ldr	r2, [r7, #16]
 8007488:	429a      	cmp	r2, r3
 800748a:	d101      	bne.n	8007490 <xEventGroupSetBits+0x9c>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 800748c:	2301      	movs	r3, #1
 800748e:	627b      	str	r3, [r7, #36]	; 0x24
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 8007490:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007492:	2b00      	cmp	r3, #0
 8007494:	d012      	beq.n	80074bc <xEventGroupSetBits+0xc8>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8007496:	68fa      	ldr	r2, [r7, #12]
 8007498:	2380      	movs	r3, #128	; 0x80
 800749a:	045b      	lsls	r3, r3, #17
 800749c:	4013      	ands	r3, r2
 800749e:	d003      	beq.n	80074a8 <xEventGroupSetBits+0xb4>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 80074a0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80074a2:	693b      	ldr	r3, [r7, #16]
 80074a4:	4313      	orrs	r3, r2
 80074a6:	62bb      	str	r3, [r7, #40]	; 0x28
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 80074a8:	6a3b      	ldr	r3, [r7, #32]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	2280      	movs	r2, #128	; 0x80
 80074ae:	0492      	lsls	r2, r2, #18
 80074b0:	431a      	orrs	r2, r3
 80074b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074b4:	0011      	movs	r1, r2
 80074b6:	0018      	movs	r0, r3
 80074b8:	f001 f9ca 	bl	8008850 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 80074bc:	697b      	ldr	r3, [r7, #20]
 80074be:	62fb      	str	r3, [r7, #44]	; 0x2c
		while( pxListItem != pxListEnd )
 80074c0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80074c2:	69bb      	ldr	r3, [r7, #24]
 80074c4:	429a      	cmp	r2, r3
 80074c6:	d1bd      	bne.n	8007444 <xEventGroupSetBits+0x50>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 80074c8:	6a3b      	ldr	r3, [r7, #32]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80074ce:	43d2      	mvns	r2, r2
 80074d0:	401a      	ands	r2, r3
 80074d2:	6a3b      	ldr	r3, [r7, #32]
 80074d4:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 80074d6:	f000 ff49 	bl	800836c <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 80074da:	6a3b      	ldr	r3, [r7, #32]
 80074dc:	681b      	ldr	r3, [r3, #0]
}
 80074de:	0018      	movs	r0, r3
 80074e0:	46bd      	mov	sp, r7
 80074e2:	b00c      	add	sp, #48	; 0x30
 80074e4:	bd80      	pop	{r7, pc}

080074e6 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 80074e6:	b580      	push	{r7, lr}
 80074e8:	b082      	sub	sp, #8
 80074ea:	af00      	add	r7, sp, #0
 80074ec:	6078      	str	r0, [r7, #4]
 80074ee:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 80074f0:	683a      	ldr	r2, [r7, #0]
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	0011      	movs	r1, r2
 80074f6:	0018      	movs	r0, r3
 80074f8:	f7ff ff7c 	bl	80073f4 <xEventGroupSetBits>
}
 80074fc:	46c0      	nop			; (mov r8, r8)
 80074fe:	46bd      	mov	sp, r7
 8007500:	b002      	add	sp, #8
 8007502:	bd80      	pop	{r7, pc}

08007504 <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 8007504:	b580      	push	{r7, lr}
 8007506:	b086      	sub	sp, #24
 8007508:	af00      	add	r7, sp, #0
 800750a:	60f8      	str	r0, [r7, #12]
 800750c:	60b9      	str	r1, [r7, #8]
 800750e:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 8007510:	2300      	movs	r3, #0
 8007512:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	2b00      	cmp	r3, #0
 8007518:	d106      	bne.n	8007528 <prvTestWaitCondition+0x24>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	68ba      	ldr	r2, [r7, #8]
 800751e:	4013      	ands	r3, r2
 8007520:	d00a      	beq.n	8007538 <prvTestWaitCondition+0x34>
		{
			xWaitConditionMet = pdTRUE;
 8007522:	2301      	movs	r3, #1
 8007524:	617b      	str	r3, [r7, #20]
 8007526:	e007      	b.n	8007538 <prvTestWaitCondition+0x34>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	68ba      	ldr	r2, [r7, #8]
 800752c:	4013      	ands	r3, r2
 800752e:	68ba      	ldr	r2, [r7, #8]
 8007530:	429a      	cmp	r2, r3
 8007532:	d101      	bne.n	8007538 <prvTestWaitCondition+0x34>
		{
			xWaitConditionMet = pdTRUE;
 8007534:	2301      	movs	r3, #1
 8007536:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 8007538:	697b      	ldr	r3, [r7, #20]
}
 800753a:	0018      	movs	r0, r3
 800753c:	46bd      	mov	sp, r7
 800753e:	b006      	add	sp, #24
 8007540:	bd80      	pop	{r7, pc}
	...

08007544 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8007544:	b580      	push	{r7, lr}
 8007546:	b086      	sub	sp, #24
 8007548:	af00      	add	r7, sp, #0
 800754a:	60f8      	str	r0, [r7, #12]
 800754c:	60b9      	str	r1, [r7, #8]
 800754e:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	68ba      	ldr	r2, [r7, #8]
 8007554:	68f9      	ldr	r1, [r7, #12]
 8007556:	4805      	ldr	r0, [pc, #20]	; (800756c <xEventGroupSetBitsFromISR+0x28>)
 8007558:	f001 fefc 	bl	8009354 <xTimerPendFunctionCallFromISR>
 800755c:	0003      	movs	r3, r0
 800755e:	617b      	str	r3, [r7, #20]

		return xReturn;
 8007560:	697b      	ldr	r3, [r7, #20]
	}
 8007562:	0018      	movs	r0, r3
 8007564:	46bd      	mov	sp, r7
 8007566:	b006      	add	sp, #24
 8007568:	bd80      	pop	{r7, pc}
 800756a:	46c0      	nop			; (mov r8, r8)
 800756c:	080074e7 	.word	0x080074e7

08007570 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007570:	b580      	push	{r7, lr}
 8007572:	b082      	sub	sp, #8
 8007574:	af00      	add	r7, sp, #0
 8007576:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	3308      	adds	r3, #8
 800757c:	001a      	movs	r2, r3
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	2201      	movs	r2, #1
 8007586:	4252      	negs	r2, r2
 8007588:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	3308      	adds	r3, #8
 800758e:	001a      	movs	r2, r3
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	3308      	adds	r3, #8
 8007598:	001a      	movs	r2, r3
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	2200      	movs	r2, #0
 80075a2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80075a4:	46c0      	nop			; (mov r8, r8)
 80075a6:	46bd      	mov	sp, r7
 80075a8:	b002      	add	sp, #8
 80075aa:	bd80      	pop	{r7, pc}

080075ac <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80075ac:	b580      	push	{r7, lr}
 80075ae:	b082      	sub	sp, #8
 80075b0:	af00      	add	r7, sp, #0
 80075b2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	2200      	movs	r2, #0
 80075b8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80075ba:	46c0      	nop			; (mov r8, r8)
 80075bc:	46bd      	mov	sp, r7
 80075be:	b002      	add	sp, #8
 80075c0:	bd80      	pop	{r7, pc}

080075c2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80075c2:	b580      	push	{r7, lr}
 80075c4:	b084      	sub	sp, #16
 80075c6:	af00      	add	r7, sp, #0
 80075c8:	6078      	str	r0, [r7, #4]
 80075ca:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	685b      	ldr	r3, [r3, #4]
 80075d0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80075d2:	683b      	ldr	r3, [r7, #0]
 80075d4:	68fa      	ldr	r2, [r7, #12]
 80075d6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	689a      	ldr	r2, [r3, #8]
 80075dc:	683b      	ldr	r3, [r7, #0]
 80075de:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	689b      	ldr	r3, [r3, #8]
 80075e4:	683a      	ldr	r2, [r7, #0]
 80075e6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	683a      	ldr	r2, [r7, #0]
 80075ec:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80075ee:	683b      	ldr	r3, [r7, #0]
 80075f0:	687a      	ldr	r2, [r7, #4]
 80075f2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	1c5a      	adds	r2, r3, #1
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	601a      	str	r2, [r3, #0]
}
 80075fe:	46c0      	nop			; (mov r8, r8)
 8007600:	46bd      	mov	sp, r7
 8007602:	b004      	add	sp, #16
 8007604:	bd80      	pop	{r7, pc}

08007606 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007606:	b580      	push	{r7, lr}
 8007608:	b084      	sub	sp, #16
 800760a:	af00      	add	r7, sp, #0
 800760c:	6078      	str	r0, [r7, #4]
 800760e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007610:	683b      	ldr	r3, [r7, #0]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007616:	68bb      	ldr	r3, [r7, #8]
 8007618:	3301      	adds	r3, #1
 800761a:	d103      	bne.n	8007624 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	691b      	ldr	r3, [r3, #16]
 8007620:	60fb      	str	r3, [r7, #12]
 8007622:	e00c      	b.n	800763e <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	3308      	adds	r3, #8
 8007628:	60fb      	str	r3, [r7, #12]
 800762a:	e002      	b.n	8007632 <vListInsert+0x2c>
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	685b      	ldr	r3, [r3, #4]
 8007630:	60fb      	str	r3, [r7, #12]
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	685b      	ldr	r3, [r3, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	68ba      	ldr	r2, [r7, #8]
 800763a:	429a      	cmp	r2, r3
 800763c:	d2f6      	bcs.n	800762c <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	685a      	ldr	r2, [r3, #4]
 8007642:	683b      	ldr	r3, [r7, #0]
 8007644:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007646:	683b      	ldr	r3, [r7, #0]
 8007648:	685b      	ldr	r3, [r3, #4]
 800764a:	683a      	ldr	r2, [r7, #0]
 800764c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800764e:	683b      	ldr	r3, [r7, #0]
 8007650:	68fa      	ldr	r2, [r7, #12]
 8007652:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	683a      	ldr	r2, [r7, #0]
 8007658:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800765a:	683b      	ldr	r3, [r7, #0]
 800765c:	687a      	ldr	r2, [r7, #4]
 800765e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	1c5a      	adds	r2, r3, #1
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	601a      	str	r2, [r3, #0]
}
 800766a:	46c0      	nop			; (mov r8, r8)
 800766c:	46bd      	mov	sp, r7
 800766e:	b004      	add	sp, #16
 8007670:	bd80      	pop	{r7, pc}

08007672 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007672:	b580      	push	{r7, lr}
 8007674:	b084      	sub	sp, #16
 8007676:	af00      	add	r7, sp, #0
 8007678:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	691b      	ldr	r3, [r3, #16]
 800767e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	685b      	ldr	r3, [r3, #4]
 8007684:	687a      	ldr	r2, [r7, #4]
 8007686:	6892      	ldr	r2, [r2, #8]
 8007688:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	689b      	ldr	r3, [r3, #8]
 800768e:	687a      	ldr	r2, [r7, #4]
 8007690:	6852      	ldr	r2, [r2, #4]
 8007692:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	685b      	ldr	r3, [r3, #4]
 8007698:	687a      	ldr	r2, [r7, #4]
 800769a:	429a      	cmp	r2, r3
 800769c:	d103      	bne.n	80076a6 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	689a      	ldr	r2, [r3, #8]
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	2200      	movs	r2, #0
 80076aa:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	1e5a      	subs	r2, r3, #1
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	681b      	ldr	r3, [r3, #0]
}
 80076ba:	0018      	movs	r0, r3
 80076bc:	46bd      	mov	sp, r7
 80076be:	b004      	add	sp, #16
 80076c0:	bd80      	pop	{r7, pc}

080076c2 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80076c2:	b580      	push	{r7, lr}
 80076c4:	b084      	sub	sp, #16
 80076c6:	af00      	add	r7, sp, #0
 80076c8:	6078      	str	r0, [r7, #4]
 80076ca:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d101      	bne.n	80076da <xQueueGenericReset+0x18>
 80076d6:	b672      	cpsid	i
 80076d8:	e7fe      	b.n	80076d8 <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
 80076da:	f001 fef9 	bl	80094d0 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	681a      	ldr	r2, [r3, #0]
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076ea:	434b      	muls	r3, r1
 80076ec:	18d2      	adds	r2, r2, r3
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	2200      	movs	r2, #0
 80076f6:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	681a      	ldr	r2, [r3, #0]
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	681a      	ldr	r2, [r3, #0]
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007708:	1e59      	subs	r1, r3, #1
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800770e:	434b      	muls	r3, r1
 8007710:	18d2      	adds	r2, r2, r3
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	2244      	movs	r2, #68	; 0x44
 800771a:	21ff      	movs	r1, #255	; 0xff
 800771c:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	2245      	movs	r2, #69	; 0x45
 8007722:	21ff      	movs	r1, #255	; 0xff
 8007724:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
 8007726:	683b      	ldr	r3, [r7, #0]
 8007728:	2b00      	cmp	r3, #0
 800772a:	d10d      	bne.n	8007748 <xQueueGenericReset+0x86>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	691b      	ldr	r3, [r3, #16]
 8007730:	2b00      	cmp	r3, #0
 8007732:	d013      	beq.n	800775c <xQueueGenericReset+0x9a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	3310      	adds	r3, #16
 8007738:	0018      	movs	r0, r3
 800773a:	f001 f82d 	bl	8008798 <xTaskRemoveFromEventList>
 800773e:	1e03      	subs	r3, r0, #0
 8007740:	d00c      	beq.n	800775c <xQueueGenericReset+0x9a>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007742:	f001 feb5 	bl	80094b0 <vPortYield>
 8007746:	e009      	b.n	800775c <xQueueGenericReset+0x9a>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	3310      	adds	r3, #16
 800774c:	0018      	movs	r0, r3
 800774e:	f7ff ff0f 	bl	8007570 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	3324      	adds	r3, #36	; 0x24
 8007756:	0018      	movs	r0, r3
 8007758:	f7ff ff0a 	bl	8007570 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800775c:	f001 feca 	bl	80094f4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007760:	2301      	movs	r3, #1
}
 8007762:	0018      	movs	r0, r3
 8007764:	46bd      	mov	sp, r7
 8007766:	b004      	add	sp, #16
 8007768:	bd80      	pop	{r7, pc}

0800776a <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800776a:	b590      	push	{r4, r7, lr}
 800776c:	b089      	sub	sp, #36	; 0x24
 800776e:	af02      	add	r7, sp, #8
 8007770:	60f8      	str	r0, [r7, #12]
 8007772:	60b9      	str	r1, [r7, #8]
 8007774:	607a      	str	r2, [r7, #4]
 8007776:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	2b00      	cmp	r3, #0
 800777c:	d101      	bne.n	8007782 <xQueueGenericCreateStatic+0x18>
 800777e:	b672      	cpsid	i
 8007780:	e7fe      	b.n	8007780 <xQueueGenericCreateStatic+0x16>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007782:	683b      	ldr	r3, [r7, #0]
 8007784:	2b00      	cmp	r3, #0
 8007786:	d101      	bne.n	800778c <xQueueGenericCreateStatic+0x22>
 8007788:	b672      	cpsid	i
 800778a:	e7fe      	b.n	800778a <xQueueGenericCreateStatic+0x20>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	2b00      	cmp	r3, #0
 8007790:	d002      	beq.n	8007798 <xQueueGenericCreateStatic+0x2e>
 8007792:	68bb      	ldr	r3, [r7, #8]
 8007794:	2b00      	cmp	r3, #0
 8007796:	d001      	beq.n	800779c <xQueueGenericCreateStatic+0x32>
 8007798:	2301      	movs	r3, #1
 800779a:	e000      	b.n	800779e <xQueueGenericCreateStatic+0x34>
 800779c:	2300      	movs	r3, #0
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d101      	bne.n	80077a6 <xQueueGenericCreateStatic+0x3c>
 80077a2:	b672      	cpsid	i
 80077a4:	e7fe      	b.n	80077a4 <xQueueGenericCreateStatic+0x3a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d102      	bne.n	80077b2 <xQueueGenericCreateStatic+0x48>
 80077ac:	68bb      	ldr	r3, [r7, #8]
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d101      	bne.n	80077b6 <xQueueGenericCreateStatic+0x4c>
 80077b2:	2301      	movs	r3, #1
 80077b4:	e000      	b.n	80077b8 <xQueueGenericCreateStatic+0x4e>
 80077b6:	2300      	movs	r3, #0
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d101      	bne.n	80077c0 <xQueueGenericCreateStatic+0x56>
 80077bc:	b672      	cpsid	i
 80077be:	e7fe      	b.n	80077be <xQueueGenericCreateStatic+0x54>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80077c0:	2350      	movs	r3, #80	; 0x50
 80077c2:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Queue_t ) );
 80077c4:	693b      	ldr	r3, [r7, #16]
 80077c6:	2b50      	cmp	r3, #80	; 0x50
 80077c8:	d001      	beq.n	80077ce <xQueueGenericCreateStatic+0x64>
 80077ca:	b672      	cpsid	i
 80077cc:	e7fe      	b.n	80077cc <xQueueGenericCreateStatic+0x62>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80077ce:	693b      	ldr	r3, [r7, #16]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80077d0:	683b      	ldr	r3, [r7, #0]
 80077d2:	617b      	str	r3, [r7, #20]

		if( pxNewQueue != NULL )
 80077d4:	697b      	ldr	r3, [r7, #20]
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d00e      	beq.n	80077f8 <xQueueGenericCreateStatic+0x8e>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80077da:	697b      	ldr	r3, [r7, #20]
 80077dc:	2246      	movs	r2, #70	; 0x46
 80077de:	2101      	movs	r1, #1
 80077e0:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80077e2:	2328      	movs	r3, #40	; 0x28
 80077e4:	18fb      	adds	r3, r7, r3
 80077e6:	781c      	ldrb	r4, [r3, #0]
 80077e8:	687a      	ldr	r2, [r7, #4]
 80077ea:	68b9      	ldr	r1, [r7, #8]
 80077ec:	68f8      	ldr	r0, [r7, #12]
 80077ee:	697b      	ldr	r3, [r7, #20]
 80077f0:	9300      	str	r3, [sp, #0]
 80077f2:	0023      	movs	r3, r4
 80077f4:	f000 f805 	bl	8007802 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80077f8:	697b      	ldr	r3, [r7, #20]
	}
 80077fa:	0018      	movs	r0, r3
 80077fc:	46bd      	mov	sp, r7
 80077fe:	b007      	add	sp, #28
 8007800:	bd90      	pop	{r4, r7, pc}

08007802 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007802:	b580      	push	{r7, lr}
 8007804:	b084      	sub	sp, #16
 8007806:	af00      	add	r7, sp, #0
 8007808:	60f8      	str	r0, [r7, #12]
 800780a:	60b9      	str	r1, [r7, #8]
 800780c:	607a      	str	r2, [r7, #4]
 800780e:	001a      	movs	r2, r3
 8007810:	1cfb      	adds	r3, r7, #3
 8007812:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007814:	68bb      	ldr	r3, [r7, #8]
 8007816:	2b00      	cmp	r3, #0
 8007818:	d103      	bne.n	8007822 <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800781a:	69bb      	ldr	r3, [r7, #24]
 800781c:	69ba      	ldr	r2, [r7, #24]
 800781e:	601a      	str	r2, [r3, #0]
 8007820:	e002      	b.n	8007828 <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007822:	69bb      	ldr	r3, [r7, #24]
 8007824:	687a      	ldr	r2, [r7, #4]
 8007826:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007828:	69bb      	ldr	r3, [r7, #24]
 800782a:	68fa      	ldr	r2, [r7, #12]
 800782c:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800782e:	69bb      	ldr	r3, [r7, #24]
 8007830:	68ba      	ldr	r2, [r7, #8]
 8007832:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007834:	69bb      	ldr	r3, [r7, #24]
 8007836:	2101      	movs	r1, #1
 8007838:	0018      	movs	r0, r3
 800783a:	f7ff ff42 	bl	80076c2 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800783e:	69bb      	ldr	r3, [r7, #24]
 8007840:	1cfa      	adds	r2, r7, #3
 8007842:	214c      	movs	r1, #76	; 0x4c
 8007844:	7812      	ldrb	r2, [r2, #0]
 8007846:	545a      	strb	r2, [r3, r1]
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007848:	46c0      	nop			; (mov r8, r8)
 800784a:	46bd      	mov	sp, r7
 800784c:	b004      	add	sp, #16
 800784e:	bd80      	pop	{r7, pc}

08007850 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007850:	b580      	push	{r7, lr}
 8007852:	b08a      	sub	sp, #40	; 0x28
 8007854:	af00      	add	r7, sp, #0
 8007856:	60f8      	str	r0, [r7, #12]
 8007858:	60b9      	str	r1, [r7, #8]
 800785a:	607a      	str	r2, [r7, #4]
 800785c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800785e:	2300      	movs	r3, #0
 8007860:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 8007866:	6a3b      	ldr	r3, [r7, #32]
 8007868:	2b00      	cmp	r3, #0
 800786a:	d101      	bne.n	8007870 <xQueueGenericSend+0x20>
 800786c:	b672      	cpsid	i
 800786e:	e7fe      	b.n	800786e <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007870:	68bb      	ldr	r3, [r7, #8]
 8007872:	2b00      	cmp	r3, #0
 8007874:	d103      	bne.n	800787e <xQueueGenericSend+0x2e>
 8007876:	6a3b      	ldr	r3, [r7, #32]
 8007878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800787a:	2b00      	cmp	r3, #0
 800787c:	d101      	bne.n	8007882 <xQueueGenericSend+0x32>
 800787e:	2301      	movs	r3, #1
 8007880:	e000      	b.n	8007884 <xQueueGenericSend+0x34>
 8007882:	2300      	movs	r3, #0
 8007884:	2b00      	cmp	r3, #0
 8007886:	d101      	bne.n	800788c <xQueueGenericSend+0x3c>
 8007888:	b672      	cpsid	i
 800788a:	e7fe      	b.n	800788a <xQueueGenericSend+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800788c:	683b      	ldr	r3, [r7, #0]
 800788e:	2b02      	cmp	r3, #2
 8007890:	d103      	bne.n	800789a <xQueueGenericSend+0x4a>
 8007892:	6a3b      	ldr	r3, [r7, #32]
 8007894:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007896:	2b01      	cmp	r3, #1
 8007898:	d101      	bne.n	800789e <xQueueGenericSend+0x4e>
 800789a:	2301      	movs	r3, #1
 800789c:	e000      	b.n	80078a0 <xQueueGenericSend+0x50>
 800789e:	2300      	movs	r3, #0
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d101      	bne.n	80078a8 <xQueueGenericSend+0x58>
 80078a4:	b672      	cpsid	i
 80078a6:	e7fe      	b.n	80078a6 <xQueueGenericSend+0x56>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80078a8:	f001 f960 	bl	8008b6c <xTaskGetSchedulerState>
 80078ac:	1e03      	subs	r3, r0, #0
 80078ae:	d102      	bne.n	80078b6 <xQueueGenericSend+0x66>
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d101      	bne.n	80078ba <xQueueGenericSend+0x6a>
 80078b6:	2301      	movs	r3, #1
 80078b8:	e000      	b.n	80078bc <xQueueGenericSend+0x6c>
 80078ba:	2300      	movs	r3, #0
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d101      	bne.n	80078c4 <xQueueGenericSend+0x74>
 80078c0:	b672      	cpsid	i
 80078c2:	e7fe      	b.n	80078c2 <xQueueGenericSend+0x72>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80078c4:	f001 fe04 	bl	80094d0 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80078c8:	6a3b      	ldr	r3, [r7, #32]
 80078ca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80078cc:	6a3b      	ldr	r3, [r7, #32]
 80078ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80078d0:	429a      	cmp	r2, r3
 80078d2:	d302      	bcc.n	80078da <xQueueGenericSend+0x8a>
 80078d4:	683b      	ldr	r3, [r7, #0]
 80078d6:	2b02      	cmp	r3, #2
 80078d8:	d11e      	bne.n	8007918 <xQueueGenericSend+0xc8>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80078da:	683a      	ldr	r2, [r7, #0]
 80078dc:	68b9      	ldr	r1, [r7, #8]
 80078de:	6a3b      	ldr	r3, [r7, #32]
 80078e0:	0018      	movs	r0, r3
 80078e2:	f000 f9a2 	bl	8007c2a <prvCopyDataToQueue>
 80078e6:	0003      	movs	r3, r0
 80078e8:	61fb      	str	r3, [r7, #28]

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80078ea:	6a3b      	ldr	r3, [r7, #32]
 80078ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d009      	beq.n	8007906 <xQueueGenericSend+0xb6>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80078f2:	6a3b      	ldr	r3, [r7, #32]
 80078f4:	3324      	adds	r3, #36	; 0x24
 80078f6:	0018      	movs	r0, r3
 80078f8:	f000 ff4e 	bl	8008798 <xTaskRemoveFromEventList>
 80078fc:	1e03      	subs	r3, r0, #0
 80078fe:	d007      	beq.n	8007910 <xQueueGenericSend+0xc0>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007900:	f001 fdd6 	bl	80094b0 <vPortYield>
 8007904:	e004      	b.n	8007910 <xQueueGenericSend+0xc0>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007906:	69fb      	ldr	r3, [r7, #28]
 8007908:	2b00      	cmp	r3, #0
 800790a:	d001      	beq.n	8007910 <xQueueGenericSend+0xc0>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800790c:	f001 fdd0 	bl	80094b0 <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007910:	f001 fdf0 	bl	80094f4 <vPortExitCritical>
				return pdPASS;
 8007914:	2301      	movs	r3, #1
 8007916:	e05b      	b.n	80079d0 <xQueueGenericSend+0x180>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	2b00      	cmp	r3, #0
 800791c:	d103      	bne.n	8007926 <xQueueGenericSend+0xd6>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800791e:	f001 fde9 	bl	80094f4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007922:	2300      	movs	r3, #0
 8007924:	e054      	b.n	80079d0 <xQueueGenericSend+0x180>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007926:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007928:	2b00      	cmp	r3, #0
 800792a:	d106      	bne.n	800793a <xQueueGenericSend+0xea>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800792c:	2314      	movs	r3, #20
 800792e:	18fb      	adds	r3, r7, r3
 8007930:	0018      	movs	r0, r3
 8007932:	f000 ffdf 	bl	80088f4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007936:	2301      	movs	r3, #1
 8007938:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800793a:	f001 fddb 	bl	80094f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800793e:	f000 fd09 	bl	8008354 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007942:	f001 fdc5 	bl	80094d0 <vPortEnterCritical>
 8007946:	6a3b      	ldr	r3, [r7, #32]
 8007948:	2244      	movs	r2, #68	; 0x44
 800794a:	5c9b      	ldrb	r3, [r3, r2]
 800794c:	b25b      	sxtb	r3, r3
 800794e:	3301      	adds	r3, #1
 8007950:	d103      	bne.n	800795a <xQueueGenericSend+0x10a>
 8007952:	6a3b      	ldr	r3, [r7, #32]
 8007954:	2244      	movs	r2, #68	; 0x44
 8007956:	2100      	movs	r1, #0
 8007958:	5499      	strb	r1, [r3, r2]
 800795a:	6a3b      	ldr	r3, [r7, #32]
 800795c:	2245      	movs	r2, #69	; 0x45
 800795e:	5c9b      	ldrb	r3, [r3, r2]
 8007960:	b25b      	sxtb	r3, r3
 8007962:	3301      	adds	r3, #1
 8007964:	d103      	bne.n	800796e <xQueueGenericSend+0x11e>
 8007966:	6a3b      	ldr	r3, [r7, #32]
 8007968:	2245      	movs	r2, #69	; 0x45
 800796a:	2100      	movs	r1, #0
 800796c:	5499      	strb	r1, [r3, r2]
 800796e:	f001 fdc1 	bl	80094f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007972:	1d3a      	adds	r2, r7, #4
 8007974:	2314      	movs	r3, #20
 8007976:	18fb      	adds	r3, r7, r3
 8007978:	0011      	movs	r1, r2
 800797a:	0018      	movs	r0, r3
 800797c:	f000 ffce 	bl	800891c <xTaskCheckForTimeOut>
 8007980:	1e03      	subs	r3, r0, #0
 8007982:	d11e      	bne.n	80079c2 <xQueueGenericSend+0x172>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007984:	6a3b      	ldr	r3, [r7, #32]
 8007986:	0018      	movs	r0, r3
 8007988:	f000 fa54 	bl	8007e34 <prvIsQueueFull>
 800798c:	1e03      	subs	r3, r0, #0
 800798e:	d011      	beq.n	80079b4 <xQueueGenericSend+0x164>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007990:	6a3b      	ldr	r3, [r7, #32]
 8007992:	3310      	adds	r3, #16
 8007994:	687a      	ldr	r2, [r7, #4]
 8007996:	0011      	movs	r1, r2
 8007998:	0018      	movs	r0, r3
 800799a:	f000 fe8b 	bl	80086b4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800799e:	6a3b      	ldr	r3, [r7, #32]
 80079a0:	0018      	movs	r0, r3
 80079a2:	f000 f9d3 	bl	8007d4c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80079a6:	f000 fce1 	bl	800836c <xTaskResumeAll>
 80079aa:	1e03      	subs	r3, r0, #0
 80079ac:	d18a      	bne.n	80078c4 <xQueueGenericSend+0x74>
				{
					portYIELD_WITHIN_API();
 80079ae:	f001 fd7f 	bl	80094b0 <vPortYield>
 80079b2:	e787      	b.n	80078c4 <xQueueGenericSend+0x74>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80079b4:	6a3b      	ldr	r3, [r7, #32]
 80079b6:	0018      	movs	r0, r3
 80079b8:	f000 f9c8 	bl	8007d4c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80079bc:	f000 fcd6 	bl	800836c <xTaskResumeAll>
 80079c0:	e780      	b.n	80078c4 <xQueueGenericSend+0x74>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80079c2:	6a3b      	ldr	r3, [r7, #32]
 80079c4:	0018      	movs	r0, r3
 80079c6:	f000 f9c1 	bl	8007d4c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80079ca:	f000 fccf 	bl	800836c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80079ce:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80079d0:	0018      	movs	r0, r3
 80079d2:	46bd      	mov	sp, r7
 80079d4:	b00a      	add	sp, #40	; 0x28
 80079d6:	bd80      	pop	{r7, pc}

080079d8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80079d8:	b590      	push	{r4, r7, lr}
 80079da:	b08b      	sub	sp, #44	; 0x2c
 80079dc:	af00      	add	r7, sp, #0
 80079de:	60f8      	str	r0, [r7, #12]
 80079e0:	60b9      	str	r1, [r7, #8]
 80079e2:	607a      	str	r2, [r7, #4]
 80079e4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 80079ea:	6a3b      	ldr	r3, [r7, #32]
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d101      	bne.n	80079f4 <xQueueGenericSendFromISR+0x1c>
 80079f0:	b672      	cpsid	i
 80079f2:	e7fe      	b.n	80079f2 <xQueueGenericSendFromISR+0x1a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80079f4:	68bb      	ldr	r3, [r7, #8]
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d103      	bne.n	8007a02 <xQueueGenericSendFromISR+0x2a>
 80079fa:	6a3b      	ldr	r3, [r7, #32]
 80079fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d101      	bne.n	8007a06 <xQueueGenericSendFromISR+0x2e>
 8007a02:	2301      	movs	r3, #1
 8007a04:	e000      	b.n	8007a08 <xQueueGenericSendFromISR+0x30>
 8007a06:	2300      	movs	r3, #0
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d101      	bne.n	8007a10 <xQueueGenericSendFromISR+0x38>
 8007a0c:	b672      	cpsid	i
 8007a0e:	e7fe      	b.n	8007a0e <xQueueGenericSendFromISR+0x36>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007a10:	683b      	ldr	r3, [r7, #0]
 8007a12:	2b02      	cmp	r3, #2
 8007a14:	d103      	bne.n	8007a1e <xQueueGenericSendFromISR+0x46>
 8007a16:	6a3b      	ldr	r3, [r7, #32]
 8007a18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a1a:	2b01      	cmp	r3, #1
 8007a1c:	d101      	bne.n	8007a22 <xQueueGenericSendFromISR+0x4a>
 8007a1e:	2301      	movs	r3, #1
 8007a20:	e000      	b.n	8007a24 <xQueueGenericSendFromISR+0x4c>
 8007a22:	2300      	movs	r3, #0
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d101      	bne.n	8007a2c <xQueueGenericSendFromISR+0x54>
 8007a28:	b672      	cpsid	i
 8007a2a:	e7fe      	b.n	8007a2a <xQueueGenericSendFromISR+0x52>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007a2c:	f001 fd7a 	bl	8009524 <ulSetInterruptMaskFromISR>
 8007a30:	0003      	movs	r3, r0
 8007a32:	61fb      	str	r3, [r7, #28]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007a34:	6a3b      	ldr	r3, [r7, #32]
 8007a36:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007a38:	6a3b      	ldr	r3, [r7, #32]
 8007a3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a3c:	429a      	cmp	r2, r3
 8007a3e:	d302      	bcc.n	8007a46 <xQueueGenericSendFromISR+0x6e>
 8007a40:	683b      	ldr	r3, [r7, #0]
 8007a42:	2b02      	cmp	r3, #2
 8007a44:	d131      	bne.n	8007aaa <xQueueGenericSendFromISR+0xd2>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007a46:	241b      	movs	r4, #27
 8007a48:	193b      	adds	r3, r7, r4
 8007a4a:	6a3a      	ldr	r2, [r7, #32]
 8007a4c:	2145      	movs	r1, #69	; 0x45
 8007a4e:	5c52      	ldrb	r2, [r2, r1]
 8007a50:	701a      	strb	r2, [r3, #0]
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007a52:	6a3b      	ldr	r3, [r7, #32]
 8007a54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a56:	617b      	str	r3, [r7, #20]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007a58:	683a      	ldr	r2, [r7, #0]
 8007a5a:	68b9      	ldr	r1, [r7, #8]
 8007a5c:	6a3b      	ldr	r3, [r7, #32]
 8007a5e:	0018      	movs	r0, r3
 8007a60:	f000 f8e3 	bl	8007c2a <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007a64:	193b      	adds	r3, r7, r4
 8007a66:	781b      	ldrb	r3, [r3, #0]
 8007a68:	b25b      	sxtb	r3, r3
 8007a6a:	3301      	adds	r3, #1
 8007a6c:	d111      	bne.n	8007a92 <xQueueGenericSendFromISR+0xba>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007a6e:	6a3b      	ldr	r3, [r7, #32]
 8007a70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d016      	beq.n	8007aa4 <xQueueGenericSendFromISR+0xcc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007a76:	6a3b      	ldr	r3, [r7, #32]
 8007a78:	3324      	adds	r3, #36	; 0x24
 8007a7a:	0018      	movs	r0, r3
 8007a7c:	f000 fe8c 	bl	8008798 <xTaskRemoveFromEventList>
 8007a80:	1e03      	subs	r3, r0, #0
 8007a82:	d00f      	beq.n	8007aa4 <xQueueGenericSendFromISR+0xcc>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d00c      	beq.n	8007aa4 <xQueueGenericSendFromISR+0xcc>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	2201      	movs	r2, #1
 8007a8e:	601a      	str	r2, [r3, #0]
 8007a90:	e008      	b.n	8007aa4 <xQueueGenericSendFromISR+0xcc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007a92:	231b      	movs	r3, #27
 8007a94:	18fb      	adds	r3, r7, r3
 8007a96:	781b      	ldrb	r3, [r3, #0]
 8007a98:	3301      	adds	r3, #1
 8007a9a:	b2db      	uxtb	r3, r3
 8007a9c:	b259      	sxtb	r1, r3
 8007a9e:	6a3b      	ldr	r3, [r7, #32]
 8007aa0:	2245      	movs	r2, #69	; 0x45
 8007aa2:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 8007aa4:	2301      	movs	r3, #1
 8007aa6:	627b      	str	r3, [r7, #36]	; 0x24
		{
 8007aa8:	e001      	b.n	8007aae <xQueueGenericSendFromISR+0xd6>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007aaa:	2300      	movs	r3, #0
 8007aac:	627b      	str	r3, [r7, #36]	; 0x24
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8007aae:	69fb      	ldr	r3, [r7, #28]
 8007ab0:	0018      	movs	r0, r3
 8007ab2:	f001 fd3d 	bl	8009530 <vClearInterruptMaskFromISR>

	return xReturn;
 8007ab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007ab8:	0018      	movs	r0, r3
 8007aba:	46bd      	mov	sp, r7
 8007abc:	b00b      	add	sp, #44	; 0x2c
 8007abe:	bd90      	pop	{r4, r7, pc}

08007ac0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007ac0:	b580      	push	{r7, lr}
 8007ac2:	b08a      	sub	sp, #40	; 0x28
 8007ac4:	af00      	add	r7, sp, #0
 8007ac6:	60f8      	str	r0, [r7, #12]
 8007ac8:	60b9      	str	r1, [r7, #8]
 8007aca:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007acc:	2300      	movs	r3, #0
 8007ace:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	623b      	str	r3, [r7, #32]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007ad4:	6a3b      	ldr	r3, [r7, #32]
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d101      	bne.n	8007ade <xQueueReceive+0x1e>
 8007ada:	b672      	cpsid	i
 8007adc:	e7fe      	b.n	8007adc <xQueueReceive+0x1c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007ade:	68bb      	ldr	r3, [r7, #8]
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d103      	bne.n	8007aec <xQueueReceive+0x2c>
 8007ae4:	6a3b      	ldr	r3, [r7, #32]
 8007ae6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d101      	bne.n	8007af0 <xQueueReceive+0x30>
 8007aec:	2301      	movs	r3, #1
 8007aee:	e000      	b.n	8007af2 <xQueueReceive+0x32>
 8007af0:	2300      	movs	r3, #0
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d101      	bne.n	8007afa <xQueueReceive+0x3a>
 8007af6:	b672      	cpsid	i
 8007af8:	e7fe      	b.n	8007af8 <xQueueReceive+0x38>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007afa:	f001 f837 	bl	8008b6c <xTaskGetSchedulerState>
 8007afe:	1e03      	subs	r3, r0, #0
 8007b00:	d102      	bne.n	8007b08 <xQueueReceive+0x48>
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d101      	bne.n	8007b0c <xQueueReceive+0x4c>
 8007b08:	2301      	movs	r3, #1
 8007b0a:	e000      	b.n	8007b0e <xQueueReceive+0x4e>
 8007b0c:	2300      	movs	r3, #0
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d101      	bne.n	8007b16 <xQueueReceive+0x56>
 8007b12:	b672      	cpsid	i
 8007b14:	e7fe      	b.n	8007b14 <xQueueReceive+0x54>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007b16:	f001 fcdb 	bl	80094d0 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007b1a:	6a3b      	ldr	r3, [r7, #32]
 8007b1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b1e:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007b20:	69fb      	ldr	r3, [r7, #28]
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d01a      	beq.n	8007b5c <xQueueReceive+0x9c>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007b26:	68ba      	ldr	r2, [r7, #8]
 8007b28:	6a3b      	ldr	r3, [r7, #32]
 8007b2a:	0011      	movs	r1, r2
 8007b2c:	0018      	movs	r0, r3
 8007b2e:	f000 f8e7 	bl	8007d00 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007b32:	69fb      	ldr	r3, [r7, #28]
 8007b34:	1e5a      	subs	r2, r3, #1
 8007b36:	6a3b      	ldr	r3, [r7, #32]
 8007b38:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007b3a:	6a3b      	ldr	r3, [r7, #32]
 8007b3c:	691b      	ldr	r3, [r3, #16]
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d008      	beq.n	8007b54 <xQueueReceive+0x94>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007b42:	6a3b      	ldr	r3, [r7, #32]
 8007b44:	3310      	adds	r3, #16
 8007b46:	0018      	movs	r0, r3
 8007b48:	f000 fe26 	bl	8008798 <xTaskRemoveFromEventList>
 8007b4c:	1e03      	subs	r3, r0, #0
 8007b4e:	d001      	beq.n	8007b54 <xQueueReceive+0x94>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007b50:	f001 fcae 	bl	80094b0 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007b54:	f001 fcce 	bl	80094f4 <vPortExitCritical>
				return pdPASS;
 8007b58:	2301      	movs	r3, #1
 8007b5a:	e062      	b.n	8007c22 <xQueueReceive+0x162>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d103      	bne.n	8007b6a <xQueueReceive+0xaa>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007b62:	f001 fcc7 	bl	80094f4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007b66:	2300      	movs	r3, #0
 8007b68:	e05b      	b.n	8007c22 <xQueueReceive+0x162>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007b6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d106      	bne.n	8007b7e <xQueueReceive+0xbe>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007b70:	2314      	movs	r3, #20
 8007b72:	18fb      	adds	r3, r7, r3
 8007b74:	0018      	movs	r0, r3
 8007b76:	f000 febd 	bl	80088f4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007b7a:	2301      	movs	r3, #1
 8007b7c:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007b7e:	f001 fcb9 	bl	80094f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007b82:	f000 fbe7 	bl	8008354 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007b86:	f001 fca3 	bl	80094d0 <vPortEnterCritical>
 8007b8a:	6a3b      	ldr	r3, [r7, #32]
 8007b8c:	2244      	movs	r2, #68	; 0x44
 8007b8e:	5c9b      	ldrb	r3, [r3, r2]
 8007b90:	b25b      	sxtb	r3, r3
 8007b92:	3301      	adds	r3, #1
 8007b94:	d103      	bne.n	8007b9e <xQueueReceive+0xde>
 8007b96:	6a3b      	ldr	r3, [r7, #32]
 8007b98:	2244      	movs	r2, #68	; 0x44
 8007b9a:	2100      	movs	r1, #0
 8007b9c:	5499      	strb	r1, [r3, r2]
 8007b9e:	6a3b      	ldr	r3, [r7, #32]
 8007ba0:	2245      	movs	r2, #69	; 0x45
 8007ba2:	5c9b      	ldrb	r3, [r3, r2]
 8007ba4:	b25b      	sxtb	r3, r3
 8007ba6:	3301      	adds	r3, #1
 8007ba8:	d103      	bne.n	8007bb2 <xQueueReceive+0xf2>
 8007baa:	6a3b      	ldr	r3, [r7, #32]
 8007bac:	2245      	movs	r2, #69	; 0x45
 8007bae:	2100      	movs	r1, #0
 8007bb0:	5499      	strb	r1, [r3, r2]
 8007bb2:	f001 fc9f 	bl	80094f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007bb6:	1d3a      	adds	r2, r7, #4
 8007bb8:	2314      	movs	r3, #20
 8007bba:	18fb      	adds	r3, r7, r3
 8007bbc:	0011      	movs	r1, r2
 8007bbe:	0018      	movs	r0, r3
 8007bc0:	f000 feac 	bl	800891c <xTaskCheckForTimeOut>
 8007bc4:	1e03      	subs	r3, r0, #0
 8007bc6:	d11e      	bne.n	8007c06 <xQueueReceive+0x146>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007bc8:	6a3b      	ldr	r3, [r7, #32]
 8007bca:	0018      	movs	r0, r3
 8007bcc:	f000 f91c 	bl	8007e08 <prvIsQueueEmpty>
 8007bd0:	1e03      	subs	r3, r0, #0
 8007bd2:	d011      	beq.n	8007bf8 <xQueueReceive+0x138>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007bd4:	6a3b      	ldr	r3, [r7, #32]
 8007bd6:	3324      	adds	r3, #36	; 0x24
 8007bd8:	687a      	ldr	r2, [r7, #4]
 8007bda:	0011      	movs	r1, r2
 8007bdc:	0018      	movs	r0, r3
 8007bde:	f000 fd69 	bl	80086b4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007be2:	6a3b      	ldr	r3, [r7, #32]
 8007be4:	0018      	movs	r0, r3
 8007be6:	f000 f8b1 	bl	8007d4c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007bea:	f000 fbbf 	bl	800836c <xTaskResumeAll>
 8007bee:	1e03      	subs	r3, r0, #0
 8007bf0:	d191      	bne.n	8007b16 <xQueueReceive+0x56>
				{
					portYIELD_WITHIN_API();
 8007bf2:	f001 fc5d 	bl	80094b0 <vPortYield>
 8007bf6:	e78e      	b.n	8007b16 <xQueueReceive+0x56>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007bf8:	6a3b      	ldr	r3, [r7, #32]
 8007bfa:	0018      	movs	r0, r3
 8007bfc:	f000 f8a6 	bl	8007d4c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007c00:	f000 fbb4 	bl	800836c <xTaskResumeAll>
 8007c04:	e787      	b.n	8007b16 <xQueueReceive+0x56>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007c06:	6a3b      	ldr	r3, [r7, #32]
 8007c08:	0018      	movs	r0, r3
 8007c0a:	f000 f89f 	bl	8007d4c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007c0e:	f000 fbad 	bl	800836c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007c12:	6a3b      	ldr	r3, [r7, #32]
 8007c14:	0018      	movs	r0, r3
 8007c16:	f000 f8f7 	bl	8007e08 <prvIsQueueEmpty>
 8007c1a:	1e03      	subs	r3, r0, #0
 8007c1c:	d100      	bne.n	8007c20 <xQueueReceive+0x160>
 8007c1e:	e77a      	b.n	8007b16 <xQueueReceive+0x56>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007c20:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007c22:	0018      	movs	r0, r3
 8007c24:	46bd      	mov	sp, r7
 8007c26:	b00a      	add	sp, #40	; 0x28
 8007c28:	bd80      	pop	{r7, pc}

08007c2a <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007c2a:	b580      	push	{r7, lr}
 8007c2c:	b086      	sub	sp, #24
 8007c2e:	af00      	add	r7, sp, #0
 8007c30:	60f8      	str	r0, [r7, #12]
 8007c32:	60b9      	str	r1, [r7, #8]
 8007c34:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007c36:	2300      	movs	r3, #0
 8007c38:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c3e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d10e      	bne.n	8007c66 <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d14e      	bne.n	8007cee <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	689b      	ldr	r3, [r3, #8]
 8007c54:	0018      	movs	r0, r3
 8007c56:	f000 ffa5 	bl	8008ba4 <xTaskPriorityDisinherit>
 8007c5a:	0003      	movs	r3, r0
 8007c5c:	617b      	str	r3, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	2200      	movs	r2, #0
 8007c62:	609a      	str	r2, [r3, #8]
 8007c64:	e043      	b.n	8007cee <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d119      	bne.n	8007ca0 <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	6858      	ldr	r0, [r3, #4]
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007c74:	68bb      	ldr	r3, [r7, #8]
 8007c76:	0019      	movs	r1, r3
 8007c78:	f002 fac0 	bl	800a1fc <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	685a      	ldr	r2, [r3, #4]
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c84:	18d2      	adds	r2, r2, r3
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	685a      	ldr	r2, [r3, #4]
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	689b      	ldr	r3, [r3, #8]
 8007c92:	429a      	cmp	r2, r3
 8007c94:	d32b      	bcc.n	8007cee <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	681a      	ldr	r2, [r3, #0]
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	605a      	str	r2, [r3, #4]
 8007c9e:	e026      	b.n	8007cee <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	68d8      	ldr	r0, [r3, #12]
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007ca8:	68bb      	ldr	r3, [r7, #8]
 8007caa:	0019      	movs	r1, r3
 8007cac:	f002 faa6 	bl	800a1fc <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	68da      	ldr	r2, [r3, #12]
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cb8:	425b      	negs	r3, r3
 8007cba:	18d2      	adds	r2, r2, r3
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	68da      	ldr	r2, [r3, #12]
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	429a      	cmp	r2, r3
 8007cca:	d207      	bcs.n	8007cdc <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	689a      	ldr	r2, [r3, #8]
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cd4:	425b      	negs	r3, r3
 8007cd6:	18d2      	adds	r2, r2, r3
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	2b02      	cmp	r3, #2
 8007ce0:	d105      	bne.n	8007cee <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007ce2:	693b      	ldr	r3, [r7, #16]
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d002      	beq.n	8007cee <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007ce8:	693b      	ldr	r3, [r7, #16]
 8007cea:	3b01      	subs	r3, #1
 8007cec:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007cee:	693b      	ldr	r3, [r7, #16]
 8007cf0:	1c5a      	adds	r2, r3, #1
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8007cf6:	697b      	ldr	r3, [r7, #20]
}
 8007cf8:	0018      	movs	r0, r3
 8007cfa:	46bd      	mov	sp, r7
 8007cfc:	b006      	add	sp, #24
 8007cfe:	bd80      	pop	{r7, pc}

08007d00 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007d00:	b580      	push	{r7, lr}
 8007d02:	b082      	sub	sp, #8
 8007d04:	af00      	add	r7, sp, #0
 8007d06:	6078      	str	r0, [r7, #4]
 8007d08:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d018      	beq.n	8007d44 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	68da      	ldr	r2, [r3, #12]
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d1a:	18d2      	adds	r2, r2, r3
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	68da      	ldr	r2, [r3, #12]
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	689b      	ldr	r3, [r3, #8]
 8007d28:	429a      	cmp	r2, r3
 8007d2a:	d303      	bcc.n	8007d34 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681a      	ldr	r2, [r3, #0]
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	68d9      	ldr	r1, [r3, #12]
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007d3c:	683b      	ldr	r3, [r7, #0]
 8007d3e:	0018      	movs	r0, r3
 8007d40:	f002 fa5c 	bl	800a1fc <memcpy>
	}
}
 8007d44:	46c0      	nop			; (mov r8, r8)
 8007d46:	46bd      	mov	sp, r7
 8007d48:	b002      	add	sp, #8
 8007d4a:	bd80      	pop	{r7, pc}

08007d4c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007d4c:	b580      	push	{r7, lr}
 8007d4e:	b084      	sub	sp, #16
 8007d50:	af00      	add	r7, sp, #0
 8007d52:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007d54:	f001 fbbc 	bl	80094d0 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007d58:	230f      	movs	r3, #15
 8007d5a:	18fb      	adds	r3, r7, r3
 8007d5c:	687a      	ldr	r2, [r7, #4]
 8007d5e:	2145      	movs	r1, #69	; 0x45
 8007d60:	5c52      	ldrb	r2, [r2, r1]
 8007d62:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007d64:	e013      	b.n	8007d8e <prvUnlockQueue+0x42>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d016      	beq.n	8007d9c <prvUnlockQueue+0x50>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	3324      	adds	r3, #36	; 0x24
 8007d72:	0018      	movs	r0, r3
 8007d74:	f000 fd10 	bl	8008798 <xTaskRemoveFromEventList>
 8007d78:	1e03      	subs	r3, r0, #0
 8007d7a:	d001      	beq.n	8007d80 <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007d7c:	f000 fe1e 	bl	80089bc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007d80:	210f      	movs	r1, #15
 8007d82:	187b      	adds	r3, r7, r1
 8007d84:	781b      	ldrb	r3, [r3, #0]
 8007d86:	3b01      	subs	r3, #1
 8007d88:	b2da      	uxtb	r2, r3
 8007d8a:	187b      	adds	r3, r7, r1
 8007d8c:	701a      	strb	r2, [r3, #0]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007d8e:	230f      	movs	r3, #15
 8007d90:	18fb      	adds	r3, r7, r3
 8007d92:	781b      	ldrb	r3, [r3, #0]
 8007d94:	b25b      	sxtb	r3, r3
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	dce5      	bgt.n	8007d66 <prvUnlockQueue+0x1a>
 8007d9a:	e000      	b.n	8007d9e <prvUnlockQueue+0x52>
					break;
 8007d9c:	46c0      	nop			; (mov r8, r8)
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	2245      	movs	r2, #69	; 0x45
 8007da2:	21ff      	movs	r1, #255	; 0xff
 8007da4:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 8007da6:	f001 fba5 	bl	80094f4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007daa:	f001 fb91 	bl	80094d0 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007dae:	230e      	movs	r3, #14
 8007db0:	18fb      	adds	r3, r7, r3
 8007db2:	687a      	ldr	r2, [r7, #4]
 8007db4:	2144      	movs	r1, #68	; 0x44
 8007db6:	5c52      	ldrb	r2, [r2, r1]
 8007db8:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007dba:	e013      	b.n	8007de4 <prvUnlockQueue+0x98>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	691b      	ldr	r3, [r3, #16]
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d016      	beq.n	8007df2 <prvUnlockQueue+0xa6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	3310      	adds	r3, #16
 8007dc8:	0018      	movs	r0, r3
 8007dca:	f000 fce5 	bl	8008798 <xTaskRemoveFromEventList>
 8007dce:	1e03      	subs	r3, r0, #0
 8007dd0:	d001      	beq.n	8007dd6 <prvUnlockQueue+0x8a>
				{
					vTaskMissedYield();
 8007dd2:	f000 fdf3 	bl	80089bc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007dd6:	210e      	movs	r1, #14
 8007dd8:	187b      	adds	r3, r7, r1
 8007dda:	781b      	ldrb	r3, [r3, #0]
 8007ddc:	3b01      	subs	r3, #1
 8007dde:	b2da      	uxtb	r2, r3
 8007de0:	187b      	adds	r3, r7, r1
 8007de2:	701a      	strb	r2, [r3, #0]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007de4:	230e      	movs	r3, #14
 8007de6:	18fb      	adds	r3, r7, r3
 8007de8:	781b      	ldrb	r3, [r3, #0]
 8007dea:	b25b      	sxtb	r3, r3
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	dce5      	bgt.n	8007dbc <prvUnlockQueue+0x70>
 8007df0:	e000      	b.n	8007df4 <prvUnlockQueue+0xa8>
			}
			else
			{
				break;
 8007df2:	46c0      	nop			; (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	2244      	movs	r2, #68	; 0x44
 8007df8:	21ff      	movs	r1, #255	; 0xff
 8007dfa:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 8007dfc:	f001 fb7a 	bl	80094f4 <vPortExitCritical>
}
 8007e00:	46c0      	nop			; (mov r8, r8)
 8007e02:	46bd      	mov	sp, r7
 8007e04:	b004      	add	sp, #16
 8007e06:	bd80      	pop	{r7, pc}

08007e08 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007e08:	b580      	push	{r7, lr}
 8007e0a:	b084      	sub	sp, #16
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007e10:	f001 fb5e 	bl	80094d0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d102      	bne.n	8007e22 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007e1c:	2301      	movs	r3, #1
 8007e1e:	60fb      	str	r3, [r7, #12]
 8007e20:	e001      	b.n	8007e26 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007e22:	2300      	movs	r3, #0
 8007e24:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007e26:	f001 fb65 	bl	80094f4 <vPortExitCritical>

	return xReturn;
 8007e2a:	68fb      	ldr	r3, [r7, #12]
}
 8007e2c:	0018      	movs	r0, r3
 8007e2e:	46bd      	mov	sp, r7
 8007e30:	b004      	add	sp, #16
 8007e32:	bd80      	pop	{r7, pc}

08007e34 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007e34:	b580      	push	{r7, lr}
 8007e36:	b084      	sub	sp, #16
 8007e38:	af00      	add	r7, sp, #0
 8007e3a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007e3c:	f001 fb48 	bl	80094d0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e48:	429a      	cmp	r2, r3
 8007e4a:	d102      	bne.n	8007e52 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007e4c:	2301      	movs	r3, #1
 8007e4e:	60fb      	str	r3, [r7, #12]
 8007e50:	e001      	b.n	8007e56 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007e52:	2300      	movs	r3, #0
 8007e54:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007e56:	f001 fb4d 	bl	80094f4 <vPortExitCritical>

	return xReturn;
 8007e5a:	68fb      	ldr	r3, [r7, #12]
}
 8007e5c:	0018      	movs	r0, r3
 8007e5e:	46bd      	mov	sp, r7
 8007e60:	b004      	add	sp, #16
 8007e62:	bd80      	pop	{r7, pc}

08007e64 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007e64:	b580      	push	{r7, lr}
 8007e66:	b084      	sub	sp, #16
 8007e68:	af00      	add	r7, sp, #0
 8007e6a:	6078      	str	r0, [r7, #4]
 8007e6c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007e6e:	2300      	movs	r3, #0
 8007e70:	60fb      	str	r3, [r7, #12]
 8007e72:	e015      	b.n	8007ea0 <vQueueAddToRegistry+0x3c>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007e74:	4b0e      	ldr	r3, [pc, #56]	; (8007eb0 <vQueueAddToRegistry+0x4c>)
 8007e76:	68fa      	ldr	r2, [r7, #12]
 8007e78:	00d2      	lsls	r2, r2, #3
 8007e7a:	58d3      	ldr	r3, [r2, r3]
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d10c      	bne.n	8007e9a <vQueueAddToRegistry+0x36>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007e80:	4b0b      	ldr	r3, [pc, #44]	; (8007eb0 <vQueueAddToRegistry+0x4c>)
 8007e82:	68fa      	ldr	r2, [r7, #12]
 8007e84:	00d2      	lsls	r2, r2, #3
 8007e86:	6839      	ldr	r1, [r7, #0]
 8007e88:	50d1      	str	r1, [r2, r3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007e8a:	4a09      	ldr	r2, [pc, #36]	; (8007eb0 <vQueueAddToRegistry+0x4c>)
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	00db      	lsls	r3, r3, #3
 8007e90:	18d3      	adds	r3, r2, r3
 8007e92:	3304      	adds	r3, #4
 8007e94:	687a      	ldr	r2, [r7, #4]
 8007e96:	601a      	str	r2, [r3, #0]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007e98:	e006      	b.n	8007ea8 <vQueueAddToRegistry+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	3301      	adds	r3, #1
 8007e9e:	60fb      	str	r3, [r7, #12]
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	2b07      	cmp	r3, #7
 8007ea4:	d9e6      	bls.n	8007e74 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007ea6:	46c0      	nop			; (mov r8, r8)
 8007ea8:	46c0      	nop			; (mov r8, r8)
 8007eaa:	46bd      	mov	sp, r7
 8007eac:	b004      	add	sp, #16
 8007eae:	bd80      	pop	{r7, pc}
 8007eb0:	20000afc 	.word	0x20000afc

08007eb4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007eb4:	b580      	push	{r7, lr}
 8007eb6:	b086      	sub	sp, #24
 8007eb8:	af00      	add	r7, sp, #0
 8007eba:	60f8      	str	r0, [r7, #12]
 8007ebc:	60b9      	str	r1, [r7, #8]
 8007ebe:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007ec4:	f001 fb04 	bl	80094d0 <vPortEnterCritical>
 8007ec8:	697b      	ldr	r3, [r7, #20]
 8007eca:	2244      	movs	r2, #68	; 0x44
 8007ecc:	5c9b      	ldrb	r3, [r3, r2]
 8007ece:	b25b      	sxtb	r3, r3
 8007ed0:	3301      	adds	r3, #1
 8007ed2:	d103      	bne.n	8007edc <vQueueWaitForMessageRestricted+0x28>
 8007ed4:	697b      	ldr	r3, [r7, #20]
 8007ed6:	2244      	movs	r2, #68	; 0x44
 8007ed8:	2100      	movs	r1, #0
 8007eda:	5499      	strb	r1, [r3, r2]
 8007edc:	697b      	ldr	r3, [r7, #20]
 8007ede:	2245      	movs	r2, #69	; 0x45
 8007ee0:	5c9b      	ldrb	r3, [r3, r2]
 8007ee2:	b25b      	sxtb	r3, r3
 8007ee4:	3301      	adds	r3, #1
 8007ee6:	d103      	bne.n	8007ef0 <vQueueWaitForMessageRestricted+0x3c>
 8007ee8:	697b      	ldr	r3, [r7, #20]
 8007eea:	2245      	movs	r2, #69	; 0x45
 8007eec:	2100      	movs	r1, #0
 8007eee:	5499      	strb	r1, [r3, r2]
 8007ef0:	f001 fb00 	bl	80094f4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007ef4:	697b      	ldr	r3, [r7, #20]
 8007ef6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d106      	bne.n	8007f0a <vQueueWaitForMessageRestricted+0x56>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007efc:	697b      	ldr	r3, [r7, #20]
 8007efe:	3324      	adds	r3, #36	; 0x24
 8007f00:	687a      	ldr	r2, [r7, #4]
 8007f02:	68b9      	ldr	r1, [r7, #8]
 8007f04:	0018      	movs	r0, r3
 8007f06:	f000 fc21 	bl	800874c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007f0a:	697b      	ldr	r3, [r7, #20]
 8007f0c:	0018      	movs	r0, r3
 8007f0e:	f7ff ff1d 	bl	8007d4c <prvUnlockQueue>
	}
 8007f12:	46c0      	nop			; (mov r8, r8)
 8007f14:	46bd      	mov	sp, r7
 8007f16:	b006      	add	sp, #24
 8007f18:	bd80      	pop	{r7, pc}

08007f1a <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007f1a:	b590      	push	{r4, r7, lr}
 8007f1c:	b08d      	sub	sp, #52	; 0x34
 8007f1e:	af04      	add	r7, sp, #16
 8007f20:	60f8      	str	r0, [r7, #12]
 8007f22:	60b9      	str	r1, [r7, #8]
 8007f24:	607a      	str	r2, [r7, #4]
 8007f26:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007f28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d101      	bne.n	8007f32 <xTaskCreateStatic+0x18>
 8007f2e:	b672      	cpsid	i
 8007f30:	e7fe      	b.n	8007f30 <xTaskCreateStatic+0x16>
		configASSERT( pxTaskBuffer != NULL );
 8007f32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d101      	bne.n	8007f3c <xTaskCreateStatic+0x22>
 8007f38:	b672      	cpsid	i
 8007f3a:	e7fe      	b.n	8007f3a <xTaskCreateStatic+0x20>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007f3c:	23a8      	movs	r3, #168	; 0xa8
 8007f3e:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007f40:	697b      	ldr	r3, [r7, #20]
 8007f42:	2ba8      	cmp	r3, #168	; 0xa8
 8007f44:	d001      	beq.n	8007f4a <xTaskCreateStatic+0x30>
 8007f46:	b672      	cpsid	i
 8007f48:	e7fe      	b.n	8007f48 <xTaskCreateStatic+0x2e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007f4a:	697b      	ldr	r3, [r7, #20]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007f4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d020      	beq.n	8007f94 <xTaskCreateStatic+0x7a>
 8007f52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d01d      	beq.n	8007f94 <xTaskCreateStatic+0x7a>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007f58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f5a:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007f5c:	69fb      	ldr	r3, [r7, #28]
 8007f5e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007f60:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007f62:	69fb      	ldr	r3, [r7, #28]
 8007f64:	22a5      	movs	r2, #165	; 0xa5
 8007f66:	2102      	movs	r1, #2
 8007f68:	5499      	strb	r1, [r3, r2]
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007f6a:	683c      	ldr	r4, [r7, #0]
 8007f6c:	687a      	ldr	r2, [r7, #4]
 8007f6e:	68b9      	ldr	r1, [r7, #8]
 8007f70:	68f8      	ldr	r0, [r7, #12]
 8007f72:	2300      	movs	r3, #0
 8007f74:	9303      	str	r3, [sp, #12]
 8007f76:	69fb      	ldr	r3, [r7, #28]
 8007f78:	9302      	str	r3, [sp, #8]
 8007f7a:	2318      	movs	r3, #24
 8007f7c:	18fb      	adds	r3, r7, r3
 8007f7e:	9301      	str	r3, [sp, #4]
 8007f80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f82:	9300      	str	r3, [sp, #0]
 8007f84:	0023      	movs	r3, r4
 8007f86:	f000 f859 	bl	800803c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007f8a:	69fb      	ldr	r3, [r7, #28]
 8007f8c:	0018      	movs	r0, r3
 8007f8e:	f000 f8f5 	bl	800817c <prvAddNewTaskToReadyList>
 8007f92:	e001      	b.n	8007f98 <xTaskCreateStatic+0x7e>
		}
		else
		{
			xReturn = NULL;
 8007f94:	2300      	movs	r3, #0
 8007f96:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007f98:	69bb      	ldr	r3, [r7, #24]
	}
 8007f9a:	0018      	movs	r0, r3
 8007f9c:	46bd      	mov	sp, r7
 8007f9e:	b009      	add	sp, #36	; 0x24
 8007fa0:	bd90      	pop	{r4, r7, pc}

08007fa2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007fa2:	b590      	push	{r4, r7, lr}
 8007fa4:	b08d      	sub	sp, #52	; 0x34
 8007fa6:	af04      	add	r7, sp, #16
 8007fa8:	60f8      	str	r0, [r7, #12]
 8007faa:	60b9      	str	r1, [r7, #8]
 8007fac:	603b      	str	r3, [r7, #0]
 8007fae:	1dbb      	adds	r3, r7, #6
 8007fb0:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007fb2:	1dbb      	adds	r3, r7, #6
 8007fb4:	881b      	ldrh	r3, [r3, #0]
 8007fb6:	009b      	lsls	r3, r3, #2
 8007fb8:	0018      	movs	r0, r3
 8007fba:	f001 fb21 	bl	8009600 <pvPortMalloc>
 8007fbe:	0003      	movs	r3, r0
 8007fc0:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 8007fc2:	697b      	ldr	r3, [r7, #20]
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d010      	beq.n	8007fea <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007fc8:	20a8      	movs	r0, #168	; 0xa8
 8007fca:	f001 fb19 	bl	8009600 <pvPortMalloc>
 8007fce:	0003      	movs	r3, r0
 8007fd0:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 8007fd2:	69fb      	ldr	r3, [r7, #28]
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d003      	beq.n	8007fe0 <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007fd8:	69fb      	ldr	r3, [r7, #28]
 8007fda:	697a      	ldr	r2, [r7, #20]
 8007fdc:	631a      	str	r2, [r3, #48]	; 0x30
 8007fde:	e006      	b.n	8007fee <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007fe0:	697b      	ldr	r3, [r7, #20]
 8007fe2:	0018      	movs	r0, r3
 8007fe4:	f001 fbb8 	bl	8009758 <vPortFree>
 8007fe8:	e001      	b.n	8007fee <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007fea:	2300      	movs	r3, #0
 8007fec:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007fee:	69fb      	ldr	r3, [r7, #28]
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d01a      	beq.n	800802a <xTaskCreate+0x88>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007ff4:	69fb      	ldr	r3, [r7, #28]
 8007ff6:	22a5      	movs	r2, #165	; 0xa5
 8007ff8:	2100      	movs	r1, #0
 8007ffa:	5499      	strb	r1, [r3, r2]
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007ffc:	1dbb      	adds	r3, r7, #6
 8007ffe:	881a      	ldrh	r2, [r3, #0]
 8008000:	683c      	ldr	r4, [r7, #0]
 8008002:	68b9      	ldr	r1, [r7, #8]
 8008004:	68f8      	ldr	r0, [r7, #12]
 8008006:	2300      	movs	r3, #0
 8008008:	9303      	str	r3, [sp, #12]
 800800a:	69fb      	ldr	r3, [r7, #28]
 800800c:	9302      	str	r3, [sp, #8]
 800800e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008010:	9301      	str	r3, [sp, #4]
 8008012:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008014:	9300      	str	r3, [sp, #0]
 8008016:	0023      	movs	r3, r4
 8008018:	f000 f810 	bl	800803c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800801c:	69fb      	ldr	r3, [r7, #28]
 800801e:	0018      	movs	r0, r3
 8008020:	f000 f8ac 	bl	800817c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008024:	2301      	movs	r3, #1
 8008026:	61bb      	str	r3, [r7, #24]
 8008028:	e002      	b.n	8008030 <xTaskCreate+0x8e>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800802a:	2301      	movs	r3, #1
 800802c:	425b      	negs	r3, r3
 800802e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008030:	69bb      	ldr	r3, [r7, #24]
	}
 8008032:	0018      	movs	r0, r3
 8008034:	46bd      	mov	sp, r7
 8008036:	b009      	add	sp, #36	; 0x24
 8008038:	bd90      	pop	{r4, r7, pc}
	...

0800803c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800803c:	b580      	push	{r7, lr}
 800803e:	b086      	sub	sp, #24
 8008040:	af00      	add	r7, sp, #0
 8008042:	60f8      	str	r0, [r7, #12]
 8008044:	60b9      	str	r1, [r7, #8]
 8008046:	607a      	str	r2, [r7, #4]
 8008048:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800804a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800804c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	009b      	lsls	r3, r3, #2
 8008052:	001a      	movs	r2, r3
 8008054:	21a5      	movs	r1, #165	; 0xa5
 8008056:	f002 f847 	bl	800a0e8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800805a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800805c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	4942      	ldr	r1, [pc, #264]	; (800816c <prvInitialiseNewTask+0x130>)
 8008062:	468c      	mov	ip, r1
 8008064:	4463      	add	r3, ip
 8008066:	009b      	lsls	r3, r3, #2
 8008068:	18d3      	adds	r3, r2, r3
 800806a:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800806c:	693b      	ldr	r3, [r7, #16]
 800806e:	2207      	movs	r2, #7
 8008070:	4393      	bics	r3, r2
 8008072:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008074:	693b      	ldr	r3, [r7, #16]
 8008076:	2207      	movs	r2, #7
 8008078:	4013      	ands	r3, r2
 800807a:	d001      	beq.n	8008080 <prvInitialiseNewTask+0x44>
 800807c:	b672      	cpsid	i
 800807e:	e7fe      	b.n	800807e <prvInitialiseNewTask+0x42>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008080:	68bb      	ldr	r3, [r7, #8]
 8008082:	2b00      	cmp	r3, #0
 8008084:	d020      	beq.n	80080c8 <prvInitialiseNewTask+0x8c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008086:	2300      	movs	r3, #0
 8008088:	617b      	str	r3, [r7, #20]
 800808a:	e013      	b.n	80080b4 <prvInitialiseNewTask+0x78>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800808c:	68ba      	ldr	r2, [r7, #8]
 800808e:	697b      	ldr	r3, [r7, #20]
 8008090:	18d3      	adds	r3, r2, r3
 8008092:	7818      	ldrb	r0, [r3, #0]
 8008094:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008096:	2134      	movs	r1, #52	; 0x34
 8008098:	697b      	ldr	r3, [r7, #20]
 800809a:	18d3      	adds	r3, r2, r3
 800809c:	185b      	adds	r3, r3, r1
 800809e:	1c02      	adds	r2, r0, #0
 80080a0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80080a2:	68ba      	ldr	r2, [r7, #8]
 80080a4:	697b      	ldr	r3, [r7, #20]
 80080a6:	18d3      	adds	r3, r2, r3
 80080a8:	781b      	ldrb	r3, [r3, #0]
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d006      	beq.n	80080bc <prvInitialiseNewTask+0x80>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80080ae:	697b      	ldr	r3, [r7, #20]
 80080b0:	3301      	adds	r3, #1
 80080b2:	617b      	str	r3, [r7, #20]
 80080b4:	697b      	ldr	r3, [r7, #20]
 80080b6:	2b0f      	cmp	r3, #15
 80080b8:	d9e8      	bls.n	800808c <prvInitialiseNewTask+0x50>
 80080ba:	e000      	b.n	80080be <prvInitialiseNewTask+0x82>
			{
				break;
 80080bc:	46c0      	nop			; (mov r8, r8)
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80080be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080c0:	2243      	movs	r2, #67	; 0x43
 80080c2:	2100      	movs	r1, #0
 80080c4:	5499      	strb	r1, [r3, r2]
 80080c6:	e003      	b.n	80080d0 <prvInitialiseNewTask+0x94>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80080c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080ca:	2234      	movs	r2, #52	; 0x34
 80080cc:	2100      	movs	r1, #0
 80080ce:	5499      	strb	r1, [r3, r2]
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80080d0:	6a3b      	ldr	r3, [r7, #32]
 80080d2:	2b37      	cmp	r3, #55	; 0x37
 80080d4:	d901      	bls.n	80080da <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80080d6:	2337      	movs	r3, #55	; 0x37
 80080d8:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80080da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080dc:	6a3a      	ldr	r2, [r7, #32]
 80080de:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80080e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080e2:	6a3a      	ldr	r2, [r7, #32]
 80080e4:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80080e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080e8:	2200      	movs	r2, #0
 80080ea:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80080ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080ee:	3304      	adds	r3, #4
 80080f0:	0018      	movs	r0, r3
 80080f2:	f7ff fa5b 	bl	80075ac <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80080f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080f8:	3318      	adds	r3, #24
 80080fa:	0018      	movs	r0, r3
 80080fc:	f7ff fa56 	bl	80075ac <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008100:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008102:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008104:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008106:	6a3b      	ldr	r3, [r7, #32]
 8008108:	2238      	movs	r2, #56	; 0x38
 800810a:	1ad2      	subs	r2, r2, r3
 800810c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800810e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008110:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008112:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008114:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008116:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008118:	22a0      	movs	r2, #160	; 0xa0
 800811a:	2100      	movs	r1, #0
 800811c:	5099      	str	r1, [r3, r2]
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800811e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008120:	22a4      	movs	r2, #164	; 0xa4
 8008122:	2100      	movs	r1, #0
 8008124:	5499      	strb	r1, [r3, r2]
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008126:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008128:	3354      	adds	r3, #84	; 0x54
 800812a:	224c      	movs	r2, #76	; 0x4c
 800812c:	2100      	movs	r1, #0
 800812e:	0018      	movs	r0, r3
 8008130:	f001 ffda 	bl	800a0e8 <memset>
 8008134:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008136:	4a0e      	ldr	r2, [pc, #56]	; (8008170 <prvInitialiseNewTask+0x134>)
 8008138:	659a      	str	r2, [r3, #88]	; 0x58
 800813a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800813c:	4a0d      	ldr	r2, [pc, #52]	; (8008174 <prvInitialiseNewTask+0x138>)
 800813e:	65da      	str	r2, [r3, #92]	; 0x5c
 8008140:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008142:	4a0d      	ldr	r2, [pc, #52]	; (8008178 <prvInitialiseNewTask+0x13c>)
 8008144:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008146:	683a      	ldr	r2, [r7, #0]
 8008148:	68f9      	ldr	r1, [r7, #12]
 800814a:	693b      	ldr	r3, [r7, #16]
 800814c:	0018      	movs	r0, r3
 800814e:	f001 f927 	bl	80093a0 <pxPortInitialiseStack>
 8008152:	0002      	movs	r2, r0
 8008154:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008156:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008158:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800815a:	2b00      	cmp	r3, #0
 800815c:	d002      	beq.n	8008164 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800815e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008160:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008162:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008164:	46c0      	nop			; (mov r8, r8)
 8008166:	46bd      	mov	sp, r7
 8008168:	b006      	add	sp, #24
 800816a:	bd80      	pop	{r7, pc}
 800816c:	3fffffff 	.word	0x3fffffff
 8008170:	20001f0c 	.word	0x20001f0c
 8008174:	20001f74 	.word	0x20001f74
 8008178:	20001fdc 	.word	0x20001fdc

0800817c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800817c:	b580      	push	{r7, lr}
 800817e:	b082      	sub	sp, #8
 8008180:	af00      	add	r7, sp, #0
 8008182:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008184:	f001 f9a4 	bl	80094d0 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008188:	4b2a      	ldr	r3, [pc, #168]	; (8008234 <prvAddNewTaskToReadyList+0xb8>)
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	1c5a      	adds	r2, r3, #1
 800818e:	4b29      	ldr	r3, [pc, #164]	; (8008234 <prvAddNewTaskToReadyList+0xb8>)
 8008190:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8008192:	4b29      	ldr	r3, [pc, #164]	; (8008238 <prvAddNewTaskToReadyList+0xbc>)
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	2b00      	cmp	r3, #0
 8008198:	d109      	bne.n	80081ae <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800819a:	4b27      	ldr	r3, [pc, #156]	; (8008238 <prvAddNewTaskToReadyList+0xbc>)
 800819c:	687a      	ldr	r2, [r7, #4]
 800819e:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80081a0:	4b24      	ldr	r3, [pc, #144]	; (8008234 <prvAddNewTaskToReadyList+0xb8>)
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	2b01      	cmp	r3, #1
 80081a6:	d110      	bne.n	80081ca <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80081a8:	f000 fc22 	bl	80089f0 <prvInitialiseTaskLists>
 80081ac:	e00d      	b.n	80081ca <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80081ae:	4b23      	ldr	r3, [pc, #140]	; (800823c <prvAddNewTaskToReadyList+0xc0>)
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d109      	bne.n	80081ca <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80081b6:	4b20      	ldr	r3, [pc, #128]	; (8008238 <prvAddNewTaskToReadyList+0xbc>)
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081c0:	429a      	cmp	r2, r3
 80081c2:	d802      	bhi.n	80081ca <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80081c4:	4b1c      	ldr	r3, [pc, #112]	; (8008238 <prvAddNewTaskToReadyList+0xbc>)
 80081c6:	687a      	ldr	r2, [r7, #4]
 80081c8:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80081ca:	4b1d      	ldr	r3, [pc, #116]	; (8008240 <prvAddNewTaskToReadyList+0xc4>)
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	1c5a      	adds	r2, r3, #1
 80081d0:	4b1b      	ldr	r3, [pc, #108]	; (8008240 <prvAddNewTaskToReadyList+0xc4>)
 80081d2:	601a      	str	r2, [r3, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80081d4:	4b1a      	ldr	r3, [pc, #104]	; (8008240 <prvAddNewTaskToReadyList+0xc4>)
 80081d6:	681a      	ldr	r2, [r3, #0]
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80081e0:	4b18      	ldr	r3, [pc, #96]	; (8008244 <prvAddNewTaskToReadyList+0xc8>)
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	429a      	cmp	r2, r3
 80081e6:	d903      	bls.n	80081f0 <prvAddNewTaskToReadyList+0x74>
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80081ec:	4b15      	ldr	r3, [pc, #84]	; (8008244 <prvAddNewTaskToReadyList+0xc8>)
 80081ee:	601a      	str	r2, [r3, #0]
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80081f4:	0013      	movs	r3, r2
 80081f6:	009b      	lsls	r3, r3, #2
 80081f8:	189b      	adds	r3, r3, r2
 80081fa:	009b      	lsls	r3, r3, #2
 80081fc:	4a12      	ldr	r2, [pc, #72]	; (8008248 <prvAddNewTaskToReadyList+0xcc>)
 80081fe:	189a      	adds	r2, r3, r2
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	3304      	adds	r3, #4
 8008204:	0019      	movs	r1, r3
 8008206:	0010      	movs	r0, r2
 8008208:	f7ff f9db 	bl	80075c2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800820c:	f001 f972 	bl	80094f4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008210:	4b0a      	ldr	r3, [pc, #40]	; (800823c <prvAddNewTaskToReadyList+0xc0>)
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	2b00      	cmp	r3, #0
 8008216:	d008      	beq.n	800822a <prvAddNewTaskToReadyList+0xae>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008218:	4b07      	ldr	r3, [pc, #28]	; (8008238 <prvAddNewTaskToReadyList+0xbc>)
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008222:	429a      	cmp	r2, r3
 8008224:	d201      	bcs.n	800822a <prvAddNewTaskToReadyList+0xae>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008226:	f001 f943 	bl	80094b0 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800822a:	46c0      	nop			; (mov r8, r8)
 800822c:	46bd      	mov	sp, r7
 800822e:	b002      	add	sp, #8
 8008230:	bd80      	pop	{r7, pc}
 8008232:	46c0      	nop			; (mov r8, r8)
 8008234:	20001010 	.word	0x20001010
 8008238:	20000b3c 	.word	0x20000b3c
 800823c:	2000101c 	.word	0x2000101c
 8008240:	2000102c 	.word	0x2000102c
 8008244:	20001018 	.word	0x20001018
 8008248:	20000b40 	.word	0x20000b40

0800824c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800824c:	b580      	push	{r7, lr}
 800824e:	b084      	sub	sp, #16
 8008250:	af00      	add	r7, sp, #0
 8008252:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008254:	2300      	movs	r3, #0
 8008256:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	2b00      	cmp	r3, #0
 800825c:	d010      	beq.n	8008280 <vTaskDelay+0x34>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800825e:	4b0d      	ldr	r3, [pc, #52]	; (8008294 <vTaskDelay+0x48>)
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	2b00      	cmp	r3, #0
 8008264:	d001      	beq.n	800826a <vTaskDelay+0x1e>
 8008266:	b672      	cpsid	i
 8008268:	e7fe      	b.n	8008268 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 800826a:	f000 f873 	bl	8008354 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	2100      	movs	r1, #0
 8008272:	0018      	movs	r0, r3
 8008274:	f000 fd08 	bl	8008c88 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008278:	f000 f878 	bl	800836c <xTaskResumeAll>
 800827c:	0003      	movs	r3, r0
 800827e:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	2b00      	cmp	r3, #0
 8008284:	d101      	bne.n	800828a <vTaskDelay+0x3e>
		{
			portYIELD_WITHIN_API();
 8008286:	f001 f913 	bl	80094b0 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800828a:	46c0      	nop			; (mov r8, r8)
 800828c:	46bd      	mov	sp, r7
 800828e:	b004      	add	sp, #16
 8008290:	bd80      	pop	{r7, pc}
 8008292:	46c0      	nop			; (mov r8, r8)
 8008294:	20001038 	.word	0x20001038

08008298 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008298:	b590      	push	{r4, r7, lr}
 800829a:	b089      	sub	sp, #36	; 0x24
 800829c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800829e:	2300      	movs	r3, #0
 80082a0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80082a2:	2300      	movs	r3, #0
 80082a4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80082a6:	003a      	movs	r2, r7
 80082a8:	1d39      	adds	r1, r7, #4
 80082aa:	2308      	movs	r3, #8
 80082ac:	18fb      	adds	r3, r7, r3
 80082ae:	0018      	movs	r0, r3
 80082b0:	f7fe ff8a 	bl	80071c8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80082b4:	683c      	ldr	r4, [r7, #0]
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	68ba      	ldr	r2, [r7, #8]
 80082ba:	491e      	ldr	r1, [pc, #120]	; (8008334 <vTaskStartScheduler+0x9c>)
 80082bc:	481e      	ldr	r0, [pc, #120]	; (8008338 <vTaskStartScheduler+0xa0>)
 80082be:	9202      	str	r2, [sp, #8]
 80082c0:	9301      	str	r3, [sp, #4]
 80082c2:	2300      	movs	r3, #0
 80082c4:	9300      	str	r3, [sp, #0]
 80082c6:	2300      	movs	r3, #0
 80082c8:	0022      	movs	r2, r4
 80082ca:	f7ff fe26 	bl	8007f1a <xTaskCreateStatic>
 80082ce:	0002      	movs	r2, r0
 80082d0:	4b1a      	ldr	r3, [pc, #104]	; (800833c <vTaskStartScheduler+0xa4>)
 80082d2:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80082d4:	4b19      	ldr	r3, [pc, #100]	; (800833c <vTaskStartScheduler+0xa4>)
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d002      	beq.n	80082e2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80082dc:	2301      	movs	r3, #1
 80082de:	60fb      	str	r3, [r7, #12]
 80082e0:	e001      	b.n	80082e6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80082e2:	2300      	movs	r3, #0
 80082e4:	60fb      	str	r3, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	2b01      	cmp	r3, #1
 80082ea:	d103      	bne.n	80082f4 <vTaskStartScheduler+0x5c>
		{
			xReturn = xTimerCreateTimerTask();
 80082ec:	f000 fd20 	bl	8008d30 <xTimerCreateTimerTask>
 80082f0:	0003      	movs	r3, r0
 80082f2:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	2b01      	cmp	r3, #1
 80082f8:	d113      	bne.n	8008322 <vTaskStartScheduler+0x8a>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 80082fa:	b672      	cpsid	i
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80082fc:	4b10      	ldr	r3, [pc, #64]	; (8008340 <vTaskStartScheduler+0xa8>)
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	3354      	adds	r3, #84	; 0x54
 8008302:	001a      	movs	r2, r3
 8008304:	4b0f      	ldr	r3, [pc, #60]	; (8008344 <vTaskStartScheduler+0xac>)
 8008306:	601a      	str	r2, [r3, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008308:	4b0f      	ldr	r3, [pc, #60]	; (8008348 <vTaskStartScheduler+0xb0>)
 800830a:	2201      	movs	r2, #1
 800830c:	4252      	negs	r2, r2
 800830e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008310:	4b0e      	ldr	r3, [pc, #56]	; (800834c <vTaskStartScheduler+0xb4>)
 8008312:	2201      	movs	r2, #1
 8008314:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008316:	4b0e      	ldr	r3, [pc, #56]	; (8008350 <vTaskStartScheduler+0xb8>)
 8008318:	2200      	movs	r2, #0
 800831a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800831c:	f001 f8a4 	bl	8009468 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008320:	e004      	b.n	800832c <vTaskStartScheduler+0x94>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	3301      	adds	r3, #1
 8008326:	d101      	bne.n	800832c <vTaskStartScheduler+0x94>
 8008328:	b672      	cpsid	i
 800832a:	e7fe      	b.n	800832a <vTaskStartScheduler+0x92>
}
 800832c:	46c0      	nop			; (mov r8, r8)
 800832e:	46bd      	mov	sp, r7
 8008330:	b005      	add	sp, #20
 8008332:	bd90      	pop	{r4, r7, pc}
 8008334:	0800a2c8 	.word	0x0800a2c8
 8008338:	080089d1 	.word	0x080089d1
 800833c:	20001034 	.word	0x20001034
 8008340:	20000b3c 	.word	0x20000b3c
 8008344:	20000068 	.word	0x20000068
 8008348:	20001030 	.word	0x20001030
 800834c:	2000101c 	.word	0x2000101c
 8008350:	20001014 	.word	0x20001014

08008354 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008354:	b580      	push	{r7, lr}
 8008356:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008358:	4b03      	ldr	r3, [pc, #12]	; (8008368 <vTaskSuspendAll+0x14>)
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	1c5a      	adds	r2, r3, #1
 800835e:	4b02      	ldr	r3, [pc, #8]	; (8008368 <vTaskSuspendAll+0x14>)
 8008360:	601a      	str	r2, [r3, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008362:	46c0      	nop			; (mov r8, r8)
 8008364:	46bd      	mov	sp, r7
 8008366:	bd80      	pop	{r7, pc}
 8008368:	20001038 	.word	0x20001038

0800836c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800836c:	b580      	push	{r7, lr}
 800836e:	b084      	sub	sp, #16
 8008370:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008372:	2300      	movs	r3, #0
 8008374:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008376:	2300      	movs	r3, #0
 8008378:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800837a:	4b3a      	ldr	r3, [pc, #232]	; (8008464 <xTaskResumeAll+0xf8>)
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	2b00      	cmp	r3, #0
 8008380:	d101      	bne.n	8008386 <xTaskResumeAll+0x1a>
 8008382:	b672      	cpsid	i
 8008384:	e7fe      	b.n	8008384 <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008386:	f001 f8a3 	bl	80094d0 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800838a:	4b36      	ldr	r3, [pc, #216]	; (8008464 <xTaskResumeAll+0xf8>)
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	1e5a      	subs	r2, r3, #1
 8008390:	4b34      	ldr	r3, [pc, #208]	; (8008464 <xTaskResumeAll+0xf8>)
 8008392:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008394:	4b33      	ldr	r3, [pc, #204]	; (8008464 <xTaskResumeAll+0xf8>)
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	2b00      	cmp	r3, #0
 800839a:	d15b      	bne.n	8008454 <xTaskResumeAll+0xe8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800839c:	4b32      	ldr	r3, [pc, #200]	; (8008468 <xTaskResumeAll+0xfc>)
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d057      	beq.n	8008454 <xTaskResumeAll+0xe8>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80083a4:	e02f      	b.n	8008406 <xTaskResumeAll+0x9a>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80083a6:	4b31      	ldr	r3, [pc, #196]	; (800846c <xTaskResumeAll+0x100>)
 80083a8:	68db      	ldr	r3, [r3, #12]
 80083aa:	68db      	ldr	r3, [r3, #12]
 80083ac:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	3318      	adds	r3, #24
 80083b2:	0018      	movs	r0, r3
 80083b4:	f7ff f95d 	bl	8007672 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	3304      	adds	r3, #4
 80083bc:	0018      	movs	r0, r3
 80083be:	f7ff f958 	bl	8007672 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80083c6:	4b2a      	ldr	r3, [pc, #168]	; (8008470 <xTaskResumeAll+0x104>)
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	429a      	cmp	r2, r3
 80083cc:	d903      	bls.n	80083d6 <xTaskResumeAll+0x6a>
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80083d2:	4b27      	ldr	r3, [pc, #156]	; (8008470 <xTaskResumeAll+0x104>)
 80083d4:	601a      	str	r2, [r3, #0]
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80083da:	0013      	movs	r3, r2
 80083dc:	009b      	lsls	r3, r3, #2
 80083de:	189b      	adds	r3, r3, r2
 80083e0:	009b      	lsls	r3, r3, #2
 80083e2:	4a24      	ldr	r2, [pc, #144]	; (8008474 <xTaskResumeAll+0x108>)
 80083e4:	189a      	adds	r2, r3, r2
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	3304      	adds	r3, #4
 80083ea:	0019      	movs	r1, r3
 80083ec:	0010      	movs	r0, r2
 80083ee:	f7ff f8e8 	bl	80075c2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80083f6:	4b20      	ldr	r3, [pc, #128]	; (8008478 <xTaskResumeAll+0x10c>)
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083fc:	429a      	cmp	r2, r3
 80083fe:	d302      	bcc.n	8008406 <xTaskResumeAll+0x9a>
					{
						xYieldPending = pdTRUE;
 8008400:	4b1e      	ldr	r3, [pc, #120]	; (800847c <xTaskResumeAll+0x110>)
 8008402:	2201      	movs	r2, #1
 8008404:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008406:	4b19      	ldr	r3, [pc, #100]	; (800846c <xTaskResumeAll+0x100>)
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	2b00      	cmp	r3, #0
 800840c:	d1cb      	bne.n	80083a6 <xTaskResumeAll+0x3a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	2b00      	cmp	r3, #0
 8008412:	d001      	beq.n	8008418 <xTaskResumeAll+0xac>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008414:	f000 fb8c 	bl	8008b30 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008418:	4b19      	ldr	r3, [pc, #100]	; (8008480 <xTaskResumeAll+0x114>)
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	2b00      	cmp	r3, #0
 8008422:	d00f      	beq.n	8008444 <xTaskResumeAll+0xd8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008424:	f000 f83c 	bl	80084a0 <xTaskIncrementTick>
 8008428:	1e03      	subs	r3, r0, #0
 800842a:	d002      	beq.n	8008432 <xTaskResumeAll+0xc6>
							{
								xYieldPending = pdTRUE;
 800842c:	4b13      	ldr	r3, [pc, #76]	; (800847c <xTaskResumeAll+0x110>)
 800842e:	2201      	movs	r2, #1
 8008430:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	3b01      	subs	r3, #1
 8008436:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	2b00      	cmp	r3, #0
 800843c:	d1f2      	bne.n	8008424 <xTaskResumeAll+0xb8>

						xPendedTicks = 0;
 800843e:	4b10      	ldr	r3, [pc, #64]	; (8008480 <xTaskResumeAll+0x114>)
 8008440:	2200      	movs	r2, #0
 8008442:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008444:	4b0d      	ldr	r3, [pc, #52]	; (800847c <xTaskResumeAll+0x110>)
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	2b00      	cmp	r3, #0
 800844a:	d003      	beq.n	8008454 <xTaskResumeAll+0xe8>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800844c:	2301      	movs	r3, #1
 800844e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008450:	f001 f82e 	bl	80094b0 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008454:	f001 f84e 	bl	80094f4 <vPortExitCritical>

	return xAlreadyYielded;
 8008458:	68bb      	ldr	r3, [r7, #8]
}
 800845a:	0018      	movs	r0, r3
 800845c:	46bd      	mov	sp, r7
 800845e:	b004      	add	sp, #16
 8008460:	bd80      	pop	{r7, pc}
 8008462:	46c0      	nop			; (mov r8, r8)
 8008464:	20001038 	.word	0x20001038
 8008468:	20001010 	.word	0x20001010
 800846c:	20000fd0 	.word	0x20000fd0
 8008470:	20001018 	.word	0x20001018
 8008474:	20000b40 	.word	0x20000b40
 8008478:	20000b3c 	.word	0x20000b3c
 800847c:	20001024 	.word	0x20001024
 8008480:	20001020 	.word	0x20001020

08008484 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008484:	b580      	push	{r7, lr}
 8008486:	b082      	sub	sp, #8
 8008488:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800848a:	4b04      	ldr	r3, [pc, #16]	; (800849c <xTaskGetTickCount+0x18>)
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008490:	687b      	ldr	r3, [r7, #4]
}
 8008492:	0018      	movs	r0, r3
 8008494:	46bd      	mov	sp, r7
 8008496:	b002      	add	sp, #8
 8008498:	bd80      	pop	{r7, pc}
 800849a:	46c0      	nop			; (mov r8, r8)
 800849c:	20001014 	.word	0x20001014

080084a0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80084a0:	b580      	push	{r7, lr}
 80084a2:	b086      	sub	sp, #24
 80084a4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80084a6:	2300      	movs	r3, #0
 80084a8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80084aa:	4b4a      	ldr	r3, [pc, #296]	; (80085d4 <xTaskIncrementTick+0x134>)
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d000      	beq.n	80084b4 <xTaskIncrementTick+0x14>
 80084b2:	e084      	b.n	80085be <xTaskIncrementTick+0x11e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80084b4:	4b48      	ldr	r3, [pc, #288]	; (80085d8 <xTaskIncrementTick+0x138>)
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	3301      	adds	r3, #1
 80084ba:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80084bc:	4b46      	ldr	r3, [pc, #280]	; (80085d8 <xTaskIncrementTick+0x138>)
 80084be:	693a      	ldr	r2, [r7, #16]
 80084c0:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80084c2:	693b      	ldr	r3, [r7, #16]
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d117      	bne.n	80084f8 <xTaskIncrementTick+0x58>
		{
			taskSWITCH_DELAYED_LISTS();
 80084c8:	4b44      	ldr	r3, [pc, #272]	; (80085dc <xTaskIncrementTick+0x13c>)
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d001      	beq.n	80084d6 <xTaskIncrementTick+0x36>
 80084d2:	b672      	cpsid	i
 80084d4:	e7fe      	b.n	80084d4 <xTaskIncrementTick+0x34>
 80084d6:	4b41      	ldr	r3, [pc, #260]	; (80085dc <xTaskIncrementTick+0x13c>)
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	60fb      	str	r3, [r7, #12]
 80084dc:	4b40      	ldr	r3, [pc, #256]	; (80085e0 <xTaskIncrementTick+0x140>)
 80084de:	681a      	ldr	r2, [r3, #0]
 80084e0:	4b3e      	ldr	r3, [pc, #248]	; (80085dc <xTaskIncrementTick+0x13c>)
 80084e2:	601a      	str	r2, [r3, #0]
 80084e4:	4b3e      	ldr	r3, [pc, #248]	; (80085e0 <xTaskIncrementTick+0x140>)
 80084e6:	68fa      	ldr	r2, [r7, #12]
 80084e8:	601a      	str	r2, [r3, #0]
 80084ea:	4b3e      	ldr	r3, [pc, #248]	; (80085e4 <xTaskIncrementTick+0x144>)
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	1c5a      	adds	r2, r3, #1
 80084f0:	4b3c      	ldr	r3, [pc, #240]	; (80085e4 <xTaskIncrementTick+0x144>)
 80084f2:	601a      	str	r2, [r3, #0]
 80084f4:	f000 fb1c 	bl	8008b30 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80084f8:	4b3b      	ldr	r3, [pc, #236]	; (80085e8 <xTaskIncrementTick+0x148>)
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	693a      	ldr	r2, [r7, #16]
 80084fe:	429a      	cmp	r2, r3
 8008500:	d349      	bcc.n	8008596 <xTaskIncrementTick+0xf6>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008502:	4b36      	ldr	r3, [pc, #216]	; (80085dc <xTaskIncrementTick+0x13c>)
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	2b00      	cmp	r3, #0
 800850a:	d104      	bne.n	8008516 <xTaskIncrementTick+0x76>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800850c:	4b36      	ldr	r3, [pc, #216]	; (80085e8 <xTaskIncrementTick+0x148>)
 800850e:	2201      	movs	r2, #1
 8008510:	4252      	negs	r2, r2
 8008512:	601a      	str	r2, [r3, #0]
					break;
 8008514:	e03f      	b.n	8008596 <xTaskIncrementTick+0xf6>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008516:	4b31      	ldr	r3, [pc, #196]	; (80085dc <xTaskIncrementTick+0x13c>)
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	68db      	ldr	r3, [r3, #12]
 800851c:	68db      	ldr	r3, [r3, #12]
 800851e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008520:	68bb      	ldr	r3, [r7, #8]
 8008522:	685b      	ldr	r3, [r3, #4]
 8008524:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008526:	693a      	ldr	r2, [r7, #16]
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	429a      	cmp	r2, r3
 800852c:	d203      	bcs.n	8008536 <xTaskIncrementTick+0x96>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800852e:	4b2e      	ldr	r3, [pc, #184]	; (80085e8 <xTaskIncrementTick+0x148>)
 8008530:	687a      	ldr	r2, [r7, #4]
 8008532:	601a      	str	r2, [r3, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008534:	e02f      	b.n	8008596 <xTaskIncrementTick+0xf6>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008536:	68bb      	ldr	r3, [r7, #8]
 8008538:	3304      	adds	r3, #4
 800853a:	0018      	movs	r0, r3
 800853c:	f7ff f899 	bl	8007672 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008540:	68bb      	ldr	r3, [r7, #8]
 8008542:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008544:	2b00      	cmp	r3, #0
 8008546:	d004      	beq.n	8008552 <xTaskIncrementTick+0xb2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008548:	68bb      	ldr	r3, [r7, #8]
 800854a:	3318      	adds	r3, #24
 800854c:	0018      	movs	r0, r3
 800854e:	f7ff f890 	bl	8007672 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008552:	68bb      	ldr	r3, [r7, #8]
 8008554:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008556:	4b25      	ldr	r3, [pc, #148]	; (80085ec <xTaskIncrementTick+0x14c>)
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	429a      	cmp	r2, r3
 800855c:	d903      	bls.n	8008566 <xTaskIncrementTick+0xc6>
 800855e:	68bb      	ldr	r3, [r7, #8]
 8008560:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008562:	4b22      	ldr	r3, [pc, #136]	; (80085ec <xTaskIncrementTick+0x14c>)
 8008564:	601a      	str	r2, [r3, #0]
 8008566:	68bb      	ldr	r3, [r7, #8]
 8008568:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800856a:	0013      	movs	r3, r2
 800856c:	009b      	lsls	r3, r3, #2
 800856e:	189b      	adds	r3, r3, r2
 8008570:	009b      	lsls	r3, r3, #2
 8008572:	4a1f      	ldr	r2, [pc, #124]	; (80085f0 <xTaskIncrementTick+0x150>)
 8008574:	189a      	adds	r2, r3, r2
 8008576:	68bb      	ldr	r3, [r7, #8]
 8008578:	3304      	adds	r3, #4
 800857a:	0019      	movs	r1, r3
 800857c:	0010      	movs	r0, r2
 800857e:	f7ff f820 	bl	80075c2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008582:	68bb      	ldr	r3, [r7, #8]
 8008584:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008586:	4b1b      	ldr	r3, [pc, #108]	; (80085f4 <xTaskIncrementTick+0x154>)
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800858c:	429a      	cmp	r2, r3
 800858e:	d3b8      	bcc.n	8008502 <xTaskIncrementTick+0x62>
						{
							xSwitchRequired = pdTRUE;
 8008590:	2301      	movs	r3, #1
 8008592:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008594:	e7b5      	b.n	8008502 <xTaskIncrementTick+0x62>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008596:	4b17      	ldr	r3, [pc, #92]	; (80085f4 <xTaskIncrementTick+0x154>)
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800859c:	4914      	ldr	r1, [pc, #80]	; (80085f0 <xTaskIncrementTick+0x150>)
 800859e:	0013      	movs	r3, r2
 80085a0:	009b      	lsls	r3, r3, #2
 80085a2:	189b      	adds	r3, r3, r2
 80085a4:	009b      	lsls	r3, r3, #2
 80085a6:	585b      	ldr	r3, [r3, r1]
 80085a8:	2b01      	cmp	r3, #1
 80085aa:	d901      	bls.n	80085b0 <xTaskIncrementTick+0x110>
			{
				xSwitchRequired = pdTRUE;
 80085ac:	2301      	movs	r3, #1
 80085ae:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80085b0:	4b11      	ldr	r3, [pc, #68]	; (80085f8 <xTaskIncrementTick+0x158>)
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d007      	beq.n	80085c8 <xTaskIncrementTick+0x128>
			{
				xSwitchRequired = pdTRUE;
 80085b8:	2301      	movs	r3, #1
 80085ba:	617b      	str	r3, [r7, #20]
 80085bc:	e004      	b.n	80085c8 <xTaskIncrementTick+0x128>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80085be:	4b0f      	ldr	r3, [pc, #60]	; (80085fc <xTaskIncrementTick+0x15c>)
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	1c5a      	adds	r2, r3, #1
 80085c4:	4b0d      	ldr	r3, [pc, #52]	; (80085fc <xTaskIncrementTick+0x15c>)
 80085c6:	601a      	str	r2, [r3, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80085c8:	697b      	ldr	r3, [r7, #20]
}
 80085ca:	0018      	movs	r0, r3
 80085cc:	46bd      	mov	sp, r7
 80085ce:	b006      	add	sp, #24
 80085d0:	bd80      	pop	{r7, pc}
 80085d2:	46c0      	nop			; (mov r8, r8)
 80085d4:	20001038 	.word	0x20001038
 80085d8:	20001014 	.word	0x20001014
 80085dc:	20000fc8 	.word	0x20000fc8
 80085e0:	20000fcc 	.word	0x20000fcc
 80085e4:	20001028 	.word	0x20001028
 80085e8:	20001030 	.word	0x20001030
 80085ec:	20001018 	.word	0x20001018
 80085f0:	20000b40 	.word	0x20000b40
 80085f4:	20000b3c 	.word	0x20000b3c
 80085f8:	20001024 	.word	0x20001024
 80085fc:	20001020 	.word	0x20001020

08008600 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008600:	b580      	push	{r7, lr}
 8008602:	b082      	sub	sp, #8
 8008604:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008606:	4b25      	ldr	r3, [pc, #148]	; (800869c <vTaskSwitchContext+0x9c>)
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	2b00      	cmp	r3, #0
 800860c:	d003      	beq.n	8008616 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800860e:	4b24      	ldr	r3, [pc, #144]	; (80086a0 <vTaskSwitchContext+0xa0>)
 8008610:	2201      	movs	r2, #1
 8008612:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008614:	e03d      	b.n	8008692 <vTaskSwitchContext+0x92>
		xYieldPending = pdFALSE;
 8008616:	4b22      	ldr	r3, [pc, #136]	; (80086a0 <vTaskSwitchContext+0xa0>)
 8008618:	2200      	movs	r2, #0
 800861a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800861c:	4b21      	ldr	r3, [pc, #132]	; (80086a4 <vTaskSwitchContext+0xa4>)
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	607b      	str	r3, [r7, #4]
 8008622:	e007      	b.n	8008634 <vTaskSwitchContext+0x34>
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	2b00      	cmp	r3, #0
 8008628:	d101      	bne.n	800862e <vTaskSwitchContext+0x2e>
 800862a:	b672      	cpsid	i
 800862c:	e7fe      	b.n	800862c <vTaskSwitchContext+0x2c>
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	3b01      	subs	r3, #1
 8008632:	607b      	str	r3, [r7, #4]
 8008634:	491c      	ldr	r1, [pc, #112]	; (80086a8 <vTaskSwitchContext+0xa8>)
 8008636:	687a      	ldr	r2, [r7, #4]
 8008638:	0013      	movs	r3, r2
 800863a:	009b      	lsls	r3, r3, #2
 800863c:	189b      	adds	r3, r3, r2
 800863e:	009b      	lsls	r3, r3, #2
 8008640:	585b      	ldr	r3, [r3, r1]
 8008642:	2b00      	cmp	r3, #0
 8008644:	d0ee      	beq.n	8008624 <vTaskSwitchContext+0x24>
 8008646:	687a      	ldr	r2, [r7, #4]
 8008648:	0013      	movs	r3, r2
 800864a:	009b      	lsls	r3, r3, #2
 800864c:	189b      	adds	r3, r3, r2
 800864e:	009b      	lsls	r3, r3, #2
 8008650:	4a15      	ldr	r2, [pc, #84]	; (80086a8 <vTaskSwitchContext+0xa8>)
 8008652:	189b      	adds	r3, r3, r2
 8008654:	603b      	str	r3, [r7, #0]
 8008656:	683b      	ldr	r3, [r7, #0]
 8008658:	685b      	ldr	r3, [r3, #4]
 800865a:	685a      	ldr	r2, [r3, #4]
 800865c:	683b      	ldr	r3, [r7, #0]
 800865e:	605a      	str	r2, [r3, #4]
 8008660:	683b      	ldr	r3, [r7, #0]
 8008662:	685a      	ldr	r2, [r3, #4]
 8008664:	683b      	ldr	r3, [r7, #0]
 8008666:	3308      	adds	r3, #8
 8008668:	429a      	cmp	r2, r3
 800866a:	d104      	bne.n	8008676 <vTaskSwitchContext+0x76>
 800866c:	683b      	ldr	r3, [r7, #0]
 800866e:	685b      	ldr	r3, [r3, #4]
 8008670:	685a      	ldr	r2, [r3, #4]
 8008672:	683b      	ldr	r3, [r7, #0]
 8008674:	605a      	str	r2, [r3, #4]
 8008676:	683b      	ldr	r3, [r7, #0]
 8008678:	685b      	ldr	r3, [r3, #4]
 800867a:	68da      	ldr	r2, [r3, #12]
 800867c:	4b0b      	ldr	r3, [pc, #44]	; (80086ac <vTaskSwitchContext+0xac>)
 800867e:	601a      	str	r2, [r3, #0]
 8008680:	4b08      	ldr	r3, [pc, #32]	; (80086a4 <vTaskSwitchContext+0xa4>)
 8008682:	687a      	ldr	r2, [r7, #4]
 8008684:	601a      	str	r2, [r3, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008686:	4b09      	ldr	r3, [pc, #36]	; (80086ac <vTaskSwitchContext+0xac>)
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	3354      	adds	r3, #84	; 0x54
 800868c:	001a      	movs	r2, r3
 800868e:	4b08      	ldr	r3, [pc, #32]	; (80086b0 <vTaskSwitchContext+0xb0>)
 8008690:	601a      	str	r2, [r3, #0]
}
 8008692:	46c0      	nop			; (mov r8, r8)
 8008694:	46bd      	mov	sp, r7
 8008696:	b002      	add	sp, #8
 8008698:	bd80      	pop	{r7, pc}
 800869a:	46c0      	nop			; (mov r8, r8)
 800869c:	20001038 	.word	0x20001038
 80086a0:	20001024 	.word	0x20001024
 80086a4:	20001018 	.word	0x20001018
 80086a8:	20000b40 	.word	0x20000b40
 80086ac:	20000b3c 	.word	0x20000b3c
 80086b0:	20000068 	.word	0x20000068

080086b4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80086b4:	b580      	push	{r7, lr}
 80086b6:	b082      	sub	sp, #8
 80086b8:	af00      	add	r7, sp, #0
 80086ba:	6078      	str	r0, [r7, #4]
 80086bc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d101      	bne.n	80086c8 <vTaskPlaceOnEventList+0x14>
 80086c4:	b672      	cpsid	i
 80086c6:	e7fe      	b.n	80086c6 <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80086c8:	4b08      	ldr	r3, [pc, #32]	; (80086ec <vTaskPlaceOnEventList+0x38>)
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	3318      	adds	r3, #24
 80086ce:	001a      	movs	r2, r3
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	0011      	movs	r1, r2
 80086d4:	0018      	movs	r0, r3
 80086d6:	f7fe ff96 	bl	8007606 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80086da:	683b      	ldr	r3, [r7, #0]
 80086dc:	2101      	movs	r1, #1
 80086de:	0018      	movs	r0, r3
 80086e0:	f000 fad2 	bl	8008c88 <prvAddCurrentTaskToDelayedList>
}
 80086e4:	46c0      	nop			; (mov r8, r8)
 80086e6:	46bd      	mov	sp, r7
 80086e8:	b002      	add	sp, #8
 80086ea:	bd80      	pop	{r7, pc}
 80086ec:	20000b3c 	.word	0x20000b3c

080086f0 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 80086f0:	b580      	push	{r7, lr}
 80086f2:	b084      	sub	sp, #16
 80086f4:	af00      	add	r7, sp, #0
 80086f6:	60f8      	str	r0, [r7, #12]
 80086f8:	60b9      	str	r1, [r7, #8]
 80086fa:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d101      	bne.n	8008706 <vTaskPlaceOnUnorderedEventList+0x16>
 8008702:	b672      	cpsid	i
 8008704:	e7fe      	b.n	8008704 <vTaskPlaceOnUnorderedEventList+0x14>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 8008706:	4b0f      	ldr	r3, [pc, #60]	; (8008744 <vTaskPlaceOnUnorderedEventList+0x54>)
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	2b00      	cmp	r3, #0
 800870c:	d101      	bne.n	8008712 <vTaskPlaceOnUnorderedEventList+0x22>
 800870e:	b672      	cpsid	i
 8008710:	e7fe      	b.n	8008710 <vTaskPlaceOnUnorderedEventList+0x20>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8008712:	4b0d      	ldr	r3, [pc, #52]	; (8008748 <vTaskPlaceOnUnorderedEventList+0x58>)
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	68ba      	ldr	r2, [r7, #8]
 8008718:	2180      	movs	r1, #128	; 0x80
 800871a:	0609      	lsls	r1, r1, #24
 800871c:	430a      	orrs	r2, r1
 800871e:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008720:	4b09      	ldr	r3, [pc, #36]	; (8008748 <vTaskPlaceOnUnorderedEventList+0x58>)
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	3318      	adds	r3, #24
 8008726:	001a      	movs	r2, r3
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	0011      	movs	r1, r2
 800872c:	0018      	movs	r0, r3
 800872e:	f7fe ff48 	bl	80075c2 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	2101      	movs	r1, #1
 8008736:	0018      	movs	r0, r3
 8008738:	f000 faa6 	bl	8008c88 <prvAddCurrentTaskToDelayedList>
}
 800873c:	46c0      	nop			; (mov r8, r8)
 800873e:	46bd      	mov	sp, r7
 8008740:	b004      	add	sp, #16
 8008742:	bd80      	pop	{r7, pc}
 8008744:	20001038 	.word	0x20001038
 8008748:	20000b3c 	.word	0x20000b3c

0800874c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800874c:	b580      	push	{r7, lr}
 800874e:	b084      	sub	sp, #16
 8008750:	af00      	add	r7, sp, #0
 8008752:	60f8      	str	r0, [r7, #12]
 8008754:	60b9      	str	r1, [r7, #8]
 8008756:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	2b00      	cmp	r3, #0
 800875c:	d101      	bne.n	8008762 <vTaskPlaceOnEventListRestricted+0x16>
 800875e:	b672      	cpsid	i
 8008760:	e7fe      	b.n	8008760 <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008762:	4b0c      	ldr	r3, [pc, #48]	; (8008794 <vTaskPlaceOnEventListRestricted+0x48>)
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	3318      	adds	r3, #24
 8008768:	001a      	movs	r2, r3
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	0011      	movs	r1, r2
 800876e:	0018      	movs	r0, r3
 8008770:	f7fe ff27 	bl	80075c2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	2b00      	cmp	r3, #0
 8008778:	d002      	beq.n	8008780 <vTaskPlaceOnEventListRestricted+0x34>
		{
			xTicksToWait = portMAX_DELAY;
 800877a:	2301      	movs	r3, #1
 800877c:	425b      	negs	r3, r3
 800877e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008780:	687a      	ldr	r2, [r7, #4]
 8008782:	68bb      	ldr	r3, [r7, #8]
 8008784:	0011      	movs	r1, r2
 8008786:	0018      	movs	r0, r3
 8008788:	f000 fa7e 	bl	8008c88 <prvAddCurrentTaskToDelayedList>
	}
 800878c:	46c0      	nop			; (mov r8, r8)
 800878e:	46bd      	mov	sp, r7
 8008790:	b004      	add	sp, #16
 8008792:	bd80      	pop	{r7, pc}
 8008794:	20000b3c 	.word	0x20000b3c

08008798 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008798:	b580      	push	{r7, lr}
 800879a:	b084      	sub	sp, #16
 800879c:	af00      	add	r7, sp, #0
 800879e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	68db      	ldr	r3, [r3, #12]
 80087a4:	68db      	ldr	r3, [r3, #12]
 80087a6:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 80087a8:	68bb      	ldr	r3, [r7, #8]
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d101      	bne.n	80087b2 <xTaskRemoveFromEventList+0x1a>
 80087ae:	b672      	cpsid	i
 80087b0:	e7fe      	b.n	80087b0 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80087b2:	68bb      	ldr	r3, [r7, #8]
 80087b4:	3318      	adds	r3, #24
 80087b6:	0018      	movs	r0, r3
 80087b8:	f7fe ff5b 	bl	8007672 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80087bc:	4b1e      	ldr	r3, [pc, #120]	; (8008838 <xTaskRemoveFromEventList+0xa0>)
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d11d      	bne.n	8008800 <xTaskRemoveFromEventList+0x68>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80087c4:	68bb      	ldr	r3, [r7, #8]
 80087c6:	3304      	adds	r3, #4
 80087c8:	0018      	movs	r0, r3
 80087ca:	f7fe ff52 	bl	8007672 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80087ce:	68bb      	ldr	r3, [r7, #8]
 80087d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80087d2:	4b1a      	ldr	r3, [pc, #104]	; (800883c <xTaskRemoveFromEventList+0xa4>)
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	429a      	cmp	r2, r3
 80087d8:	d903      	bls.n	80087e2 <xTaskRemoveFromEventList+0x4a>
 80087da:	68bb      	ldr	r3, [r7, #8]
 80087dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80087de:	4b17      	ldr	r3, [pc, #92]	; (800883c <xTaskRemoveFromEventList+0xa4>)
 80087e0:	601a      	str	r2, [r3, #0]
 80087e2:	68bb      	ldr	r3, [r7, #8]
 80087e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80087e6:	0013      	movs	r3, r2
 80087e8:	009b      	lsls	r3, r3, #2
 80087ea:	189b      	adds	r3, r3, r2
 80087ec:	009b      	lsls	r3, r3, #2
 80087ee:	4a14      	ldr	r2, [pc, #80]	; (8008840 <xTaskRemoveFromEventList+0xa8>)
 80087f0:	189a      	adds	r2, r3, r2
 80087f2:	68bb      	ldr	r3, [r7, #8]
 80087f4:	3304      	adds	r3, #4
 80087f6:	0019      	movs	r1, r3
 80087f8:	0010      	movs	r0, r2
 80087fa:	f7fe fee2 	bl	80075c2 <vListInsertEnd>
 80087fe:	e007      	b.n	8008810 <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008800:	68bb      	ldr	r3, [r7, #8]
 8008802:	3318      	adds	r3, #24
 8008804:	001a      	movs	r2, r3
 8008806:	4b0f      	ldr	r3, [pc, #60]	; (8008844 <xTaskRemoveFromEventList+0xac>)
 8008808:	0011      	movs	r1, r2
 800880a:	0018      	movs	r0, r3
 800880c:	f7fe fed9 	bl	80075c2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008810:	68bb      	ldr	r3, [r7, #8]
 8008812:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008814:	4b0c      	ldr	r3, [pc, #48]	; (8008848 <xTaskRemoveFromEventList+0xb0>)
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800881a:	429a      	cmp	r2, r3
 800881c:	d905      	bls.n	800882a <xTaskRemoveFromEventList+0x92>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800881e:	2301      	movs	r3, #1
 8008820:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008822:	4b0a      	ldr	r3, [pc, #40]	; (800884c <xTaskRemoveFromEventList+0xb4>)
 8008824:	2201      	movs	r2, #1
 8008826:	601a      	str	r2, [r3, #0]
 8008828:	e001      	b.n	800882e <xTaskRemoveFromEventList+0x96>
	}
	else
	{
		xReturn = pdFALSE;
 800882a:	2300      	movs	r3, #0
 800882c:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 800882e:	68fb      	ldr	r3, [r7, #12]
}
 8008830:	0018      	movs	r0, r3
 8008832:	46bd      	mov	sp, r7
 8008834:	b004      	add	sp, #16
 8008836:	bd80      	pop	{r7, pc}
 8008838:	20001038 	.word	0x20001038
 800883c:	20001018 	.word	0x20001018
 8008840:	20000b40 	.word	0x20000b40
 8008844:	20000fd0 	.word	0x20000fd0
 8008848:	20000b3c 	.word	0x20000b3c
 800884c:	20001024 	.word	0x20001024

08008850 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 8008850:	b580      	push	{r7, lr}
 8008852:	b084      	sub	sp, #16
 8008854:	af00      	add	r7, sp, #0
 8008856:	6078      	str	r0, [r7, #4]
 8008858:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 800885a:	4b21      	ldr	r3, [pc, #132]	; (80088e0 <vTaskRemoveFromUnorderedEventList+0x90>)
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	2b00      	cmp	r3, #0
 8008860:	d101      	bne.n	8008866 <vTaskRemoveFromUnorderedEventList+0x16>
 8008862:	b672      	cpsid	i
 8008864:	e7fe      	b.n	8008864 <vTaskRemoveFromUnorderedEventList+0x14>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8008866:	683b      	ldr	r3, [r7, #0]
 8008868:	2280      	movs	r2, #128	; 0x80
 800886a:	0612      	lsls	r2, r2, #24
 800886c:	431a      	orrs	r2, r3
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	68db      	ldr	r3, [r3, #12]
 8008876:	60fb      	str	r3, [r7, #12]
	configASSERT( pxUnblockedTCB );
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	2b00      	cmp	r3, #0
 800887c:	d101      	bne.n	8008882 <vTaskRemoveFromUnorderedEventList+0x32>
 800887e:	b672      	cpsid	i
 8008880:	e7fe      	b.n	8008880 <vTaskRemoveFromUnorderedEventList+0x30>
	( void ) uxListRemove( pxEventListItem );
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	0018      	movs	r0, r3
 8008886:	f7fe fef4 	bl	8007672 <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	3304      	adds	r3, #4
 800888e:	0018      	movs	r0, r3
 8008890:	f7fe feef 	bl	8007672 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008898:	4b12      	ldr	r3, [pc, #72]	; (80088e4 <vTaskRemoveFromUnorderedEventList+0x94>)
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	429a      	cmp	r2, r3
 800889e:	d903      	bls.n	80088a8 <vTaskRemoveFromUnorderedEventList+0x58>
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80088a4:	4b0f      	ldr	r3, [pc, #60]	; (80088e4 <vTaskRemoveFromUnorderedEventList+0x94>)
 80088a6:	601a      	str	r2, [r3, #0]
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80088ac:	0013      	movs	r3, r2
 80088ae:	009b      	lsls	r3, r3, #2
 80088b0:	189b      	adds	r3, r3, r2
 80088b2:	009b      	lsls	r3, r3, #2
 80088b4:	4a0c      	ldr	r2, [pc, #48]	; (80088e8 <vTaskRemoveFromUnorderedEventList+0x98>)
 80088b6:	189a      	adds	r2, r3, r2
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	3304      	adds	r3, #4
 80088bc:	0019      	movs	r1, r3
 80088be:	0010      	movs	r0, r2
 80088c0:	f7fe fe7f 	bl	80075c2 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80088c8:	4b08      	ldr	r3, [pc, #32]	; (80088ec <vTaskRemoveFromUnorderedEventList+0x9c>)
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80088ce:	429a      	cmp	r2, r3
 80088d0:	d902      	bls.n	80088d8 <vTaskRemoveFromUnorderedEventList+0x88>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 80088d2:	4b07      	ldr	r3, [pc, #28]	; (80088f0 <vTaskRemoveFromUnorderedEventList+0xa0>)
 80088d4:	2201      	movs	r2, #1
 80088d6:	601a      	str	r2, [r3, #0]
	}
}
 80088d8:	46c0      	nop			; (mov r8, r8)
 80088da:	46bd      	mov	sp, r7
 80088dc:	b004      	add	sp, #16
 80088de:	bd80      	pop	{r7, pc}
 80088e0:	20001038 	.word	0x20001038
 80088e4:	20001018 	.word	0x20001018
 80088e8:	20000b40 	.word	0x20000b40
 80088ec:	20000b3c 	.word	0x20000b3c
 80088f0:	20001024 	.word	0x20001024

080088f4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80088f4:	b580      	push	{r7, lr}
 80088f6:	b082      	sub	sp, #8
 80088f8:	af00      	add	r7, sp, #0
 80088fa:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80088fc:	4b05      	ldr	r3, [pc, #20]	; (8008914 <vTaskInternalSetTimeOutState+0x20>)
 80088fe:	681a      	ldr	r2, [r3, #0]
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008904:	4b04      	ldr	r3, [pc, #16]	; (8008918 <vTaskInternalSetTimeOutState+0x24>)
 8008906:	681a      	ldr	r2, [r3, #0]
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	605a      	str	r2, [r3, #4]
}
 800890c:	46c0      	nop			; (mov r8, r8)
 800890e:	46bd      	mov	sp, r7
 8008910:	b002      	add	sp, #8
 8008912:	bd80      	pop	{r7, pc}
 8008914:	20001028 	.word	0x20001028
 8008918:	20001014 	.word	0x20001014

0800891c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800891c:	b580      	push	{r7, lr}
 800891e:	b086      	sub	sp, #24
 8008920:	af00      	add	r7, sp, #0
 8008922:	6078      	str	r0, [r7, #4]
 8008924:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	2b00      	cmp	r3, #0
 800892a:	d101      	bne.n	8008930 <xTaskCheckForTimeOut+0x14>
 800892c:	b672      	cpsid	i
 800892e:	e7fe      	b.n	800892e <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
 8008930:	683b      	ldr	r3, [r7, #0]
 8008932:	2b00      	cmp	r3, #0
 8008934:	d101      	bne.n	800893a <xTaskCheckForTimeOut+0x1e>
 8008936:	b672      	cpsid	i
 8008938:	e7fe      	b.n	8008938 <xTaskCheckForTimeOut+0x1c>

	taskENTER_CRITICAL();
 800893a:	f000 fdc9 	bl	80094d0 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800893e:	4b1d      	ldr	r3, [pc, #116]	; (80089b4 <xTaskCheckForTimeOut+0x98>)
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	685b      	ldr	r3, [r3, #4]
 8008948:	693a      	ldr	r2, [r7, #16]
 800894a:	1ad3      	subs	r3, r2, r3
 800894c:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800894e:	683b      	ldr	r3, [r7, #0]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	3301      	adds	r3, #1
 8008954:	d102      	bne.n	800895c <xTaskCheckForTimeOut+0x40>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008956:	2300      	movs	r3, #0
 8008958:	617b      	str	r3, [r7, #20]
 800895a:	e024      	b.n	80089a6 <xTaskCheckForTimeOut+0x8a>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681a      	ldr	r2, [r3, #0]
 8008960:	4b15      	ldr	r3, [pc, #84]	; (80089b8 <xTaskCheckForTimeOut+0x9c>)
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	429a      	cmp	r2, r3
 8008966:	d007      	beq.n	8008978 <xTaskCheckForTimeOut+0x5c>
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	685b      	ldr	r3, [r3, #4]
 800896c:	693a      	ldr	r2, [r7, #16]
 800896e:	429a      	cmp	r2, r3
 8008970:	d302      	bcc.n	8008978 <xTaskCheckForTimeOut+0x5c>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008972:	2301      	movs	r3, #1
 8008974:	617b      	str	r3, [r7, #20]
 8008976:	e016      	b.n	80089a6 <xTaskCheckForTimeOut+0x8a>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008978:	683b      	ldr	r3, [r7, #0]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	68fa      	ldr	r2, [r7, #12]
 800897e:	429a      	cmp	r2, r3
 8008980:	d20c      	bcs.n	800899c <xTaskCheckForTimeOut+0x80>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008982:	683b      	ldr	r3, [r7, #0]
 8008984:	681a      	ldr	r2, [r3, #0]
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	1ad2      	subs	r2, r2, r3
 800898a:	683b      	ldr	r3, [r7, #0]
 800898c:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	0018      	movs	r0, r3
 8008992:	f7ff ffaf 	bl	80088f4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008996:	2300      	movs	r3, #0
 8008998:	617b      	str	r3, [r7, #20]
 800899a:	e004      	b.n	80089a6 <xTaskCheckForTimeOut+0x8a>
		}
		else
		{
			*pxTicksToWait = 0;
 800899c:	683b      	ldr	r3, [r7, #0]
 800899e:	2200      	movs	r2, #0
 80089a0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80089a2:	2301      	movs	r3, #1
 80089a4:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 80089a6:	f000 fda5 	bl	80094f4 <vPortExitCritical>

	return xReturn;
 80089aa:	697b      	ldr	r3, [r7, #20]
}
 80089ac:	0018      	movs	r0, r3
 80089ae:	46bd      	mov	sp, r7
 80089b0:	b006      	add	sp, #24
 80089b2:	bd80      	pop	{r7, pc}
 80089b4:	20001014 	.word	0x20001014
 80089b8:	20001028 	.word	0x20001028

080089bc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80089bc:	b580      	push	{r7, lr}
 80089be:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80089c0:	4b02      	ldr	r3, [pc, #8]	; (80089cc <vTaskMissedYield+0x10>)
 80089c2:	2201      	movs	r2, #1
 80089c4:	601a      	str	r2, [r3, #0]
}
 80089c6:	46c0      	nop			; (mov r8, r8)
 80089c8:	46bd      	mov	sp, r7
 80089ca:	bd80      	pop	{r7, pc}
 80089cc:	20001024 	.word	0x20001024

080089d0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80089d0:	b580      	push	{r7, lr}
 80089d2:	b082      	sub	sp, #8
 80089d4:	af00      	add	r7, sp, #0
 80089d6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80089d8:	f000 f84e 	bl	8008a78 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80089dc:	4b03      	ldr	r3, [pc, #12]	; (80089ec <prvIdleTask+0x1c>)
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	2b01      	cmp	r3, #1
 80089e2:	d9f9      	bls.n	80089d8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80089e4:	f000 fd64 	bl	80094b0 <vPortYield>
		prvCheckTasksWaitingTermination();
 80089e8:	e7f6      	b.n	80089d8 <prvIdleTask+0x8>
 80089ea:	46c0      	nop			; (mov r8, r8)
 80089ec:	20000b40 	.word	0x20000b40

080089f0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80089f0:	b580      	push	{r7, lr}
 80089f2:	b082      	sub	sp, #8
 80089f4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80089f6:	2300      	movs	r3, #0
 80089f8:	607b      	str	r3, [r7, #4]
 80089fa:	e00c      	b.n	8008a16 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80089fc:	687a      	ldr	r2, [r7, #4]
 80089fe:	0013      	movs	r3, r2
 8008a00:	009b      	lsls	r3, r3, #2
 8008a02:	189b      	adds	r3, r3, r2
 8008a04:	009b      	lsls	r3, r3, #2
 8008a06:	4a14      	ldr	r2, [pc, #80]	; (8008a58 <prvInitialiseTaskLists+0x68>)
 8008a08:	189b      	adds	r3, r3, r2
 8008a0a:	0018      	movs	r0, r3
 8008a0c:	f7fe fdb0 	bl	8007570 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	3301      	adds	r3, #1
 8008a14:	607b      	str	r3, [r7, #4]
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	2b37      	cmp	r3, #55	; 0x37
 8008a1a:	d9ef      	bls.n	80089fc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008a1c:	4b0f      	ldr	r3, [pc, #60]	; (8008a5c <prvInitialiseTaskLists+0x6c>)
 8008a1e:	0018      	movs	r0, r3
 8008a20:	f7fe fda6 	bl	8007570 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008a24:	4b0e      	ldr	r3, [pc, #56]	; (8008a60 <prvInitialiseTaskLists+0x70>)
 8008a26:	0018      	movs	r0, r3
 8008a28:	f7fe fda2 	bl	8007570 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008a2c:	4b0d      	ldr	r3, [pc, #52]	; (8008a64 <prvInitialiseTaskLists+0x74>)
 8008a2e:	0018      	movs	r0, r3
 8008a30:	f7fe fd9e 	bl	8007570 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008a34:	4b0c      	ldr	r3, [pc, #48]	; (8008a68 <prvInitialiseTaskLists+0x78>)
 8008a36:	0018      	movs	r0, r3
 8008a38:	f7fe fd9a 	bl	8007570 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008a3c:	4b0b      	ldr	r3, [pc, #44]	; (8008a6c <prvInitialiseTaskLists+0x7c>)
 8008a3e:	0018      	movs	r0, r3
 8008a40:	f7fe fd96 	bl	8007570 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008a44:	4b0a      	ldr	r3, [pc, #40]	; (8008a70 <prvInitialiseTaskLists+0x80>)
 8008a46:	4a05      	ldr	r2, [pc, #20]	; (8008a5c <prvInitialiseTaskLists+0x6c>)
 8008a48:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008a4a:	4b0a      	ldr	r3, [pc, #40]	; (8008a74 <prvInitialiseTaskLists+0x84>)
 8008a4c:	4a04      	ldr	r2, [pc, #16]	; (8008a60 <prvInitialiseTaskLists+0x70>)
 8008a4e:	601a      	str	r2, [r3, #0]
}
 8008a50:	46c0      	nop			; (mov r8, r8)
 8008a52:	46bd      	mov	sp, r7
 8008a54:	b002      	add	sp, #8
 8008a56:	bd80      	pop	{r7, pc}
 8008a58:	20000b40 	.word	0x20000b40
 8008a5c:	20000fa0 	.word	0x20000fa0
 8008a60:	20000fb4 	.word	0x20000fb4
 8008a64:	20000fd0 	.word	0x20000fd0
 8008a68:	20000fe4 	.word	0x20000fe4
 8008a6c:	20000ffc 	.word	0x20000ffc
 8008a70:	20000fc8 	.word	0x20000fc8
 8008a74:	20000fcc 	.word	0x20000fcc

08008a78 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008a78:	b580      	push	{r7, lr}
 8008a7a:	b082      	sub	sp, #8
 8008a7c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008a7e:	e01a      	b.n	8008ab6 <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 8008a80:	f000 fd26 	bl	80094d0 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008a84:	4b10      	ldr	r3, [pc, #64]	; (8008ac8 <prvCheckTasksWaitingTermination+0x50>)
 8008a86:	68db      	ldr	r3, [r3, #12]
 8008a88:	68db      	ldr	r3, [r3, #12]
 8008a8a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	3304      	adds	r3, #4
 8008a90:	0018      	movs	r0, r3
 8008a92:	f7fe fdee 	bl	8007672 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008a96:	4b0d      	ldr	r3, [pc, #52]	; (8008acc <prvCheckTasksWaitingTermination+0x54>)
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	1e5a      	subs	r2, r3, #1
 8008a9c:	4b0b      	ldr	r3, [pc, #44]	; (8008acc <prvCheckTasksWaitingTermination+0x54>)
 8008a9e:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008aa0:	4b0b      	ldr	r3, [pc, #44]	; (8008ad0 <prvCheckTasksWaitingTermination+0x58>)
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	1e5a      	subs	r2, r3, #1
 8008aa6:	4b0a      	ldr	r3, [pc, #40]	; (8008ad0 <prvCheckTasksWaitingTermination+0x58>)
 8008aa8:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 8008aaa:	f000 fd23 	bl	80094f4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	0018      	movs	r0, r3
 8008ab2:	f000 f80f 	bl	8008ad4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008ab6:	4b06      	ldr	r3, [pc, #24]	; (8008ad0 <prvCheckTasksWaitingTermination+0x58>)
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d1e0      	bne.n	8008a80 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008abe:	46c0      	nop			; (mov r8, r8)
 8008ac0:	46c0      	nop			; (mov r8, r8)
 8008ac2:	46bd      	mov	sp, r7
 8008ac4:	b002      	add	sp, #8
 8008ac6:	bd80      	pop	{r7, pc}
 8008ac8:	20000fe4 	.word	0x20000fe4
 8008acc:	20001010 	.word	0x20001010
 8008ad0:	20000ff8 	.word	0x20000ff8

08008ad4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008ad4:	b580      	push	{r7, lr}
 8008ad6:	b082      	sub	sp, #8
 8008ad8:	af00      	add	r7, sp, #0
 8008ada:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	3354      	adds	r3, #84	; 0x54
 8008ae0:	0018      	movs	r0, r3
 8008ae2:	f001 fb09 	bl	800a0f8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	22a5      	movs	r2, #165	; 0xa5
 8008aea:	5c9b      	ldrb	r3, [r3, r2]
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d109      	bne.n	8008b04 <prvDeleteTCB+0x30>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008af4:	0018      	movs	r0, r3
 8008af6:	f000 fe2f 	bl	8009758 <vPortFree>
				vPortFree( pxTCB );
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	0018      	movs	r0, r3
 8008afe:	f000 fe2b 	bl	8009758 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008b02:	e010      	b.n	8008b26 <prvDeleteTCB+0x52>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	22a5      	movs	r2, #165	; 0xa5
 8008b08:	5c9b      	ldrb	r3, [r3, r2]
 8008b0a:	2b01      	cmp	r3, #1
 8008b0c:	d104      	bne.n	8008b18 <prvDeleteTCB+0x44>
				vPortFree( pxTCB );
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	0018      	movs	r0, r3
 8008b12:	f000 fe21 	bl	8009758 <vPortFree>
	}
 8008b16:	e006      	b.n	8008b26 <prvDeleteTCB+0x52>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	22a5      	movs	r2, #165	; 0xa5
 8008b1c:	5c9b      	ldrb	r3, [r3, r2]
 8008b1e:	2b02      	cmp	r3, #2
 8008b20:	d001      	beq.n	8008b26 <prvDeleteTCB+0x52>
 8008b22:	b672      	cpsid	i
 8008b24:	e7fe      	b.n	8008b24 <prvDeleteTCB+0x50>
	}
 8008b26:	46c0      	nop			; (mov r8, r8)
 8008b28:	46bd      	mov	sp, r7
 8008b2a:	b002      	add	sp, #8
 8008b2c:	bd80      	pop	{r7, pc}
	...

08008b30 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008b30:	b580      	push	{r7, lr}
 8008b32:	b082      	sub	sp, #8
 8008b34:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008b36:	4b0b      	ldr	r3, [pc, #44]	; (8008b64 <prvResetNextTaskUnblockTime+0x34>)
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d104      	bne.n	8008b4a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008b40:	4b09      	ldr	r3, [pc, #36]	; (8008b68 <prvResetNextTaskUnblockTime+0x38>)
 8008b42:	2201      	movs	r2, #1
 8008b44:	4252      	negs	r2, r2
 8008b46:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008b48:	e008      	b.n	8008b5c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008b4a:	4b06      	ldr	r3, [pc, #24]	; (8008b64 <prvResetNextTaskUnblockTime+0x34>)
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	68db      	ldr	r3, [r3, #12]
 8008b50:	68db      	ldr	r3, [r3, #12]
 8008b52:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	685a      	ldr	r2, [r3, #4]
 8008b58:	4b03      	ldr	r3, [pc, #12]	; (8008b68 <prvResetNextTaskUnblockTime+0x38>)
 8008b5a:	601a      	str	r2, [r3, #0]
}
 8008b5c:	46c0      	nop			; (mov r8, r8)
 8008b5e:	46bd      	mov	sp, r7
 8008b60:	b002      	add	sp, #8
 8008b62:	bd80      	pop	{r7, pc}
 8008b64:	20000fc8 	.word	0x20000fc8
 8008b68:	20001030 	.word	0x20001030

08008b6c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008b6c:	b580      	push	{r7, lr}
 8008b6e:	b082      	sub	sp, #8
 8008b70:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008b72:	4b0a      	ldr	r3, [pc, #40]	; (8008b9c <xTaskGetSchedulerState+0x30>)
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d102      	bne.n	8008b80 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008b7a:	2301      	movs	r3, #1
 8008b7c:	607b      	str	r3, [r7, #4]
 8008b7e:	e008      	b.n	8008b92 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008b80:	4b07      	ldr	r3, [pc, #28]	; (8008ba0 <xTaskGetSchedulerState+0x34>)
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d102      	bne.n	8008b8e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008b88:	2302      	movs	r3, #2
 8008b8a:	607b      	str	r3, [r7, #4]
 8008b8c:	e001      	b.n	8008b92 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008b8e:	2300      	movs	r3, #0
 8008b90:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008b92:	687b      	ldr	r3, [r7, #4]
	}
 8008b94:	0018      	movs	r0, r3
 8008b96:	46bd      	mov	sp, r7
 8008b98:	b002      	add	sp, #8
 8008b9a:	bd80      	pop	{r7, pc}
 8008b9c:	2000101c 	.word	0x2000101c
 8008ba0:	20001038 	.word	0x20001038

08008ba4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008ba4:	b580      	push	{r7, lr}
 8008ba6:	b084      	sub	sp, #16
 8008ba8:	af00      	add	r7, sp, #0
 8008baa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8008bb0:	2300      	movs	r3, #0
 8008bb2:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d044      	beq.n	8008c44 <xTaskPriorityDisinherit+0xa0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008bba:	4b25      	ldr	r3, [pc, #148]	; (8008c50 <xTaskPriorityDisinherit+0xac>)
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	68ba      	ldr	r2, [r7, #8]
 8008bc0:	429a      	cmp	r2, r3
 8008bc2:	d001      	beq.n	8008bc8 <xTaskPriorityDisinherit+0x24>
 8008bc4:	b672      	cpsid	i
 8008bc6:	e7fe      	b.n	8008bc6 <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 8008bc8:	68bb      	ldr	r3, [r7, #8]
 8008bca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d101      	bne.n	8008bd4 <xTaskPriorityDisinherit+0x30>
 8008bd0:	b672      	cpsid	i
 8008bd2:	e7fe      	b.n	8008bd2 <xTaskPriorityDisinherit+0x2e>
			( pxTCB->uxMutexesHeld )--;
 8008bd4:	68bb      	ldr	r3, [r7, #8]
 8008bd6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008bd8:	1e5a      	subs	r2, r3, #1
 8008bda:	68bb      	ldr	r3, [r7, #8]
 8008bdc:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008bde:	68bb      	ldr	r3, [r7, #8]
 8008be0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008be2:	68bb      	ldr	r3, [r7, #8]
 8008be4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008be6:	429a      	cmp	r2, r3
 8008be8:	d02c      	beq.n	8008c44 <xTaskPriorityDisinherit+0xa0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008bea:	68bb      	ldr	r3, [r7, #8]
 8008bec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d128      	bne.n	8008c44 <xTaskPriorityDisinherit+0xa0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008bf2:	68bb      	ldr	r3, [r7, #8]
 8008bf4:	3304      	adds	r3, #4
 8008bf6:	0018      	movs	r0, r3
 8008bf8:	f7fe fd3b 	bl	8007672 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008bfc:	68bb      	ldr	r3, [r7, #8]
 8008bfe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008c00:	68bb      	ldr	r3, [r7, #8]
 8008c02:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008c04:	68bb      	ldr	r3, [r7, #8]
 8008c06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c08:	2238      	movs	r2, #56	; 0x38
 8008c0a:	1ad2      	subs	r2, r2, r3
 8008c0c:	68bb      	ldr	r3, [r7, #8]
 8008c0e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008c10:	68bb      	ldr	r3, [r7, #8]
 8008c12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c14:	4b0f      	ldr	r3, [pc, #60]	; (8008c54 <xTaskPriorityDisinherit+0xb0>)
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	429a      	cmp	r2, r3
 8008c1a:	d903      	bls.n	8008c24 <xTaskPriorityDisinherit+0x80>
 8008c1c:	68bb      	ldr	r3, [r7, #8]
 8008c1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c20:	4b0c      	ldr	r3, [pc, #48]	; (8008c54 <xTaskPriorityDisinherit+0xb0>)
 8008c22:	601a      	str	r2, [r3, #0]
 8008c24:	68bb      	ldr	r3, [r7, #8]
 8008c26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c28:	0013      	movs	r3, r2
 8008c2a:	009b      	lsls	r3, r3, #2
 8008c2c:	189b      	adds	r3, r3, r2
 8008c2e:	009b      	lsls	r3, r3, #2
 8008c30:	4a09      	ldr	r2, [pc, #36]	; (8008c58 <xTaskPriorityDisinherit+0xb4>)
 8008c32:	189a      	adds	r2, r3, r2
 8008c34:	68bb      	ldr	r3, [r7, #8]
 8008c36:	3304      	adds	r3, #4
 8008c38:	0019      	movs	r1, r3
 8008c3a:	0010      	movs	r0, r2
 8008c3c:	f7fe fcc1 	bl	80075c2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008c40:	2301      	movs	r3, #1
 8008c42:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008c44:	68fb      	ldr	r3, [r7, #12]
	}
 8008c46:	0018      	movs	r0, r3
 8008c48:	46bd      	mov	sp, r7
 8008c4a:	b004      	add	sp, #16
 8008c4c:	bd80      	pop	{r7, pc}
 8008c4e:	46c0      	nop			; (mov r8, r8)
 8008c50:	20000b3c 	.word	0x20000b3c
 8008c54:	20001018 	.word	0x20001018
 8008c58:	20000b40 	.word	0x20000b40

08008c5c <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 8008c5c:	b580      	push	{r7, lr}
 8008c5e:	b082      	sub	sp, #8
 8008c60:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 8008c62:	4b08      	ldr	r3, [pc, #32]	; (8008c84 <uxTaskResetEventItemValue+0x28>)
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	699b      	ldr	r3, [r3, #24]
 8008c68:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008c6a:	4b06      	ldr	r3, [pc, #24]	; (8008c84 <uxTaskResetEventItemValue+0x28>)
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c70:	4b04      	ldr	r3, [pc, #16]	; (8008c84 <uxTaskResetEventItemValue+0x28>)
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	2138      	movs	r1, #56	; 0x38
 8008c76:	1a8a      	subs	r2, r1, r2
 8008c78:	619a      	str	r2, [r3, #24]

	return uxReturn;
 8008c7a:	687b      	ldr	r3, [r7, #4]
}
 8008c7c:	0018      	movs	r0, r3
 8008c7e:	46bd      	mov	sp, r7
 8008c80:	b002      	add	sp, #8
 8008c82:	bd80      	pop	{r7, pc}
 8008c84:	20000b3c 	.word	0x20000b3c

08008c88 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008c88:	b580      	push	{r7, lr}
 8008c8a:	b084      	sub	sp, #16
 8008c8c:	af00      	add	r7, sp, #0
 8008c8e:	6078      	str	r0, [r7, #4]
 8008c90:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008c92:	4b21      	ldr	r3, [pc, #132]	; (8008d18 <prvAddCurrentTaskToDelayedList+0x90>)
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008c98:	4b20      	ldr	r3, [pc, #128]	; (8008d1c <prvAddCurrentTaskToDelayedList+0x94>)
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	3304      	adds	r3, #4
 8008c9e:	0018      	movs	r0, r3
 8008ca0:	f7fe fce7 	bl	8007672 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	3301      	adds	r3, #1
 8008ca8:	d10b      	bne.n	8008cc2 <prvAddCurrentTaskToDelayedList+0x3a>
 8008caa:	683b      	ldr	r3, [r7, #0]
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d008      	beq.n	8008cc2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008cb0:	4b1a      	ldr	r3, [pc, #104]	; (8008d1c <prvAddCurrentTaskToDelayedList+0x94>)
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	1d1a      	adds	r2, r3, #4
 8008cb6:	4b1a      	ldr	r3, [pc, #104]	; (8008d20 <prvAddCurrentTaskToDelayedList+0x98>)
 8008cb8:	0011      	movs	r1, r2
 8008cba:	0018      	movs	r0, r3
 8008cbc:	f7fe fc81 	bl	80075c2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008cc0:	e026      	b.n	8008d10 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008cc2:	68fa      	ldr	r2, [r7, #12]
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	18d3      	adds	r3, r2, r3
 8008cc8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008cca:	4b14      	ldr	r3, [pc, #80]	; (8008d1c <prvAddCurrentTaskToDelayedList+0x94>)
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	68ba      	ldr	r2, [r7, #8]
 8008cd0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008cd2:	68ba      	ldr	r2, [r7, #8]
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	429a      	cmp	r2, r3
 8008cd8:	d209      	bcs.n	8008cee <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008cda:	4b12      	ldr	r3, [pc, #72]	; (8008d24 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008cdc:	681a      	ldr	r2, [r3, #0]
 8008cde:	4b0f      	ldr	r3, [pc, #60]	; (8008d1c <prvAddCurrentTaskToDelayedList+0x94>)
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	3304      	adds	r3, #4
 8008ce4:	0019      	movs	r1, r3
 8008ce6:	0010      	movs	r0, r2
 8008ce8:	f7fe fc8d 	bl	8007606 <vListInsert>
}
 8008cec:	e010      	b.n	8008d10 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008cee:	4b0e      	ldr	r3, [pc, #56]	; (8008d28 <prvAddCurrentTaskToDelayedList+0xa0>)
 8008cf0:	681a      	ldr	r2, [r3, #0]
 8008cf2:	4b0a      	ldr	r3, [pc, #40]	; (8008d1c <prvAddCurrentTaskToDelayedList+0x94>)
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	3304      	adds	r3, #4
 8008cf8:	0019      	movs	r1, r3
 8008cfa:	0010      	movs	r0, r2
 8008cfc:	f7fe fc83 	bl	8007606 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008d00:	4b0a      	ldr	r3, [pc, #40]	; (8008d2c <prvAddCurrentTaskToDelayedList+0xa4>)
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	68ba      	ldr	r2, [r7, #8]
 8008d06:	429a      	cmp	r2, r3
 8008d08:	d202      	bcs.n	8008d10 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008d0a:	4b08      	ldr	r3, [pc, #32]	; (8008d2c <prvAddCurrentTaskToDelayedList+0xa4>)
 8008d0c:	68ba      	ldr	r2, [r7, #8]
 8008d0e:	601a      	str	r2, [r3, #0]
}
 8008d10:	46c0      	nop			; (mov r8, r8)
 8008d12:	46bd      	mov	sp, r7
 8008d14:	b004      	add	sp, #16
 8008d16:	bd80      	pop	{r7, pc}
 8008d18:	20001014 	.word	0x20001014
 8008d1c:	20000b3c 	.word	0x20000b3c
 8008d20:	20000ffc 	.word	0x20000ffc
 8008d24:	20000fcc 	.word	0x20000fcc
 8008d28:	20000fc8 	.word	0x20000fc8
 8008d2c:	20001030 	.word	0x20001030

08008d30 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008d30:	b590      	push	{r4, r7, lr}
 8008d32:	b089      	sub	sp, #36	; 0x24
 8008d34:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8008d36:	2300      	movs	r3, #0
 8008d38:	60fb      	str	r3, [r7, #12]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008d3a:	f000 fac9 	bl	80092d0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8008d3e:	4b17      	ldr	r3, [pc, #92]	; (8008d9c <xTimerCreateTimerTask+0x6c>)
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d020      	beq.n	8008d88 <xTimerCreateTimerTask+0x58>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008d46:	2300      	movs	r3, #0
 8008d48:	60bb      	str	r3, [r7, #8]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008d4a:	2300      	movs	r3, #0
 8008d4c:	607b      	str	r3, [r7, #4]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008d4e:	003a      	movs	r2, r7
 8008d50:	1d39      	adds	r1, r7, #4
 8008d52:	2308      	movs	r3, #8
 8008d54:	18fb      	adds	r3, r7, r3
 8008d56:	0018      	movs	r0, r3
 8008d58:	f7fe fa4e 	bl	80071f8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008d5c:	683c      	ldr	r4, [r7, #0]
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	68ba      	ldr	r2, [r7, #8]
 8008d62:	490f      	ldr	r1, [pc, #60]	; (8008da0 <xTimerCreateTimerTask+0x70>)
 8008d64:	480f      	ldr	r0, [pc, #60]	; (8008da4 <xTimerCreateTimerTask+0x74>)
 8008d66:	9202      	str	r2, [sp, #8]
 8008d68:	9301      	str	r3, [sp, #4]
 8008d6a:	2302      	movs	r3, #2
 8008d6c:	9300      	str	r3, [sp, #0]
 8008d6e:	2300      	movs	r3, #0
 8008d70:	0022      	movs	r2, r4
 8008d72:	f7ff f8d2 	bl	8007f1a <xTaskCreateStatic>
 8008d76:	0002      	movs	r2, r0
 8008d78:	4b0b      	ldr	r3, [pc, #44]	; (8008da8 <xTimerCreateTimerTask+0x78>)
 8008d7a:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8008d7c:	4b0a      	ldr	r3, [pc, #40]	; (8008da8 <xTimerCreateTimerTask+0x78>)
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d001      	beq.n	8008d88 <xTimerCreateTimerTask+0x58>
			{
				xReturn = pdPASS;
 8008d84:	2301      	movs	r3, #1
 8008d86:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d101      	bne.n	8008d92 <xTimerCreateTimerTask+0x62>
 8008d8e:	b672      	cpsid	i
 8008d90:	e7fe      	b.n	8008d90 <xTimerCreateTimerTask+0x60>
	return xReturn;
 8008d92:	68fb      	ldr	r3, [r7, #12]
}
 8008d94:	0018      	movs	r0, r3
 8008d96:	46bd      	mov	sp, r7
 8008d98:	b005      	add	sp, #20
 8008d9a:	bd90      	pop	{r4, r7, pc}
 8008d9c:	2000106c 	.word	0x2000106c
 8008da0:	0800a2d0 	.word	0x0800a2d0
 8008da4:	08008ec9 	.word	0x08008ec9
 8008da8:	20001070 	.word	0x20001070

08008dac <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008dac:	b590      	push	{r4, r7, lr}
 8008dae:	b08b      	sub	sp, #44	; 0x2c
 8008db0:	af00      	add	r7, sp, #0
 8008db2:	60f8      	str	r0, [r7, #12]
 8008db4:	60b9      	str	r1, [r7, #8]
 8008db6:	607a      	str	r2, [r7, #4]
 8008db8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008dba:	2300      	movs	r3, #0
 8008dbc:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d101      	bne.n	8008dc8 <xTimerGenericCommand+0x1c>
 8008dc4:	b672      	cpsid	i
 8008dc6:	e7fe      	b.n	8008dc6 <xTimerGenericCommand+0x1a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008dc8:	4b1c      	ldr	r3, [pc, #112]	; (8008e3c <xTimerGenericCommand+0x90>)
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d030      	beq.n	8008e32 <xTimerGenericCommand+0x86>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008dd0:	2414      	movs	r4, #20
 8008dd2:	193b      	adds	r3, r7, r4
 8008dd4:	68ba      	ldr	r2, [r7, #8]
 8008dd6:	601a      	str	r2, [r3, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008dd8:	193b      	adds	r3, r7, r4
 8008dda:	687a      	ldr	r2, [r7, #4]
 8008ddc:	605a      	str	r2, [r3, #4]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008dde:	193b      	adds	r3, r7, r4
 8008de0:	68fa      	ldr	r2, [r7, #12]
 8008de2:	609a      	str	r2, [r3, #8]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008de4:	68bb      	ldr	r3, [r7, #8]
 8008de6:	2b05      	cmp	r3, #5
 8008de8:	dc19      	bgt.n	8008e1e <xTimerGenericCommand+0x72>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008dea:	f7ff febf 	bl	8008b6c <xTaskGetSchedulerState>
 8008dee:	0003      	movs	r3, r0
 8008df0:	2b02      	cmp	r3, #2
 8008df2:	d109      	bne.n	8008e08 <xTimerGenericCommand+0x5c>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008df4:	4b11      	ldr	r3, [pc, #68]	; (8008e3c <xTimerGenericCommand+0x90>)
 8008df6:	6818      	ldr	r0, [r3, #0]
 8008df8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008dfa:	1939      	adds	r1, r7, r4
 8008dfc:	2300      	movs	r3, #0
 8008dfe:	f7fe fd27 	bl	8007850 <xQueueGenericSend>
 8008e02:	0003      	movs	r3, r0
 8008e04:	627b      	str	r3, [r7, #36]	; 0x24
 8008e06:	e014      	b.n	8008e32 <xTimerGenericCommand+0x86>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008e08:	4b0c      	ldr	r3, [pc, #48]	; (8008e3c <xTimerGenericCommand+0x90>)
 8008e0a:	6818      	ldr	r0, [r3, #0]
 8008e0c:	2314      	movs	r3, #20
 8008e0e:	18f9      	adds	r1, r7, r3
 8008e10:	2300      	movs	r3, #0
 8008e12:	2200      	movs	r2, #0
 8008e14:	f7fe fd1c 	bl	8007850 <xQueueGenericSend>
 8008e18:	0003      	movs	r3, r0
 8008e1a:	627b      	str	r3, [r7, #36]	; 0x24
 8008e1c:	e009      	b.n	8008e32 <xTimerGenericCommand+0x86>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008e1e:	4b07      	ldr	r3, [pc, #28]	; (8008e3c <xTimerGenericCommand+0x90>)
 8008e20:	6818      	ldr	r0, [r3, #0]
 8008e22:	683a      	ldr	r2, [r7, #0]
 8008e24:	2314      	movs	r3, #20
 8008e26:	18f9      	adds	r1, r7, r3
 8008e28:	2300      	movs	r3, #0
 8008e2a:	f7fe fdd5 	bl	80079d8 <xQueueGenericSendFromISR>
 8008e2e:	0003      	movs	r3, r0
 8008e30:	627b      	str	r3, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008e34:	0018      	movs	r0, r3
 8008e36:	46bd      	mov	sp, r7
 8008e38:	b00b      	add	sp, #44	; 0x2c
 8008e3a:	bd90      	pop	{r4, r7, pc}
 8008e3c:	2000106c 	.word	0x2000106c

08008e40 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008e40:	b580      	push	{r7, lr}
 8008e42:	b086      	sub	sp, #24
 8008e44:	af02      	add	r7, sp, #8
 8008e46:	6078      	str	r0, [r7, #4]
 8008e48:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008e4a:	4b1e      	ldr	r3, [pc, #120]	; (8008ec4 <prvProcessExpiredTimer+0x84>)
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	68db      	ldr	r3, [r3, #12]
 8008e50:	68db      	ldr	r3, [r3, #12]
 8008e52:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	3304      	adds	r3, #4
 8008e58:	0018      	movs	r0, r3
 8008e5a:	f7fe fc0a 	bl	8007672 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	2228      	movs	r2, #40	; 0x28
 8008e62:	5c9b      	ldrb	r3, [r3, r2]
 8008e64:	001a      	movs	r2, r3
 8008e66:	2304      	movs	r3, #4
 8008e68:	4013      	ands	r3, r2
 8008e6a:	d019      	beq.n	8008ea0 <prvProcessExpiredTimer+0x60>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	699a      	ldr	r2, [r3, #24]
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	18d1      	adds	r1, r2, r3
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	683a      	ldr	r2, [r7, #0]
 8008e78:	68f8      	ldr	r0, [r7, #12]
 8008e7a:	f000 f8c3 	bl	8009004 <prvInsertTimerInActiveList>
 8008e7e:	1e03      	subs	r3, r0, #0
 8008e80:	d017      	beq.n	8008eb2 <prvProcessExpiredTimer+0x72>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008e82:	687a      	ldr	r2, [r7, #4]
 8008e84:	68f8      	ldr	r0, [r7, #12]
 8008e86:	2300      	movs	r3, #0
 8008e88:	9300      	str	r3, [sp, #0]
 8008e8a:	2300      	movs	r3, #0
 8008e8c:	2100      	movs	r1, #0
 8008e8e:	f7ff ff8d 	bl	8008dac <xTimerGenericCommand>
 8008e92:	0003      	movs	r3, r0
 8008e94:	60bb      	str	r3, [r7, #8]
			configASSERT( xResult );
 8008e96:	68bb      	ldr	r3, [r7, #8]
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d10a      	bne.n	8008eb2 <prvProcessExpiredTimer+0x72>
 8008e9c:	b672      	cpsid	i
 8008e9e:	e7fe      	b.n	8008e9e <prvProcessExpiredTimer+0x5e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	2228      	movs	r2, #40	; 0x28
 8008ea4:	5c9b      	ldrb	r3, [r3, r2]
 8008ea6:	2201      	movs	r2, #1
 8008ea8:	4393      	bics	r3, r2
 8008eaa:	b2d9      	uxtb	r1, r3
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	2228      	movs	r2, #40	; 0x28
 8008eb0:	5499      	strb	r1, [r3, r2]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	6a1b      	ldr	r3, [r3, #32]
 8008eb6:	68fa      	ldr	r2, [r7, #12]
 8008eb8:	0010      	movs	r0, r2
 8008eba:	4798      	blx	r3
}
 8008ebc:	46c0      	nop			; (mov r8, r8)
 8008ebe:	46bd      	mov	sp, r7
 8008ec0:	b004      	add	sp, #16
 8008ec2:	bd80      	pop	{r7, pc}
 8008ec4:	20001064 	.word	0x20001064

08008ec8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008ec8:	b580      	push	{r7, lr}
 8008eca:	b084      	sub	sp, #16
 8008ecc:	af00      	add	r7, sp, #0
 8008ece:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008ed0:	2308      	movs	r3, #8
 8008ed2:	18fb      	adds	r3, r7, r3
 8008ed4:	0018      	movs	r0, r3
 8008ed6:	f000 f853 	bl	8008f80 <prvGetNextExpireTime>
 8008eda:	0003      	movs	r3, r0
 8008edc:	60fb      	str	r3, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008ede:	68ba      	ldr	r2, [r7, #8]
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	0011      	movs	r1, r2
 8008ee4:	0018      	movs	r0, r3
 8008ee6:	f000 f803 	bl	8008ef0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008eea:	f000 f8cd 	bl	8009088 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008eee:	e7ef      	b.n	8008ed0 <prvTimerTask+0x8>

08008ef0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008ef0:	b580      	push	{r7, lr}
 8008ef2:	b084      	sub	sp, #16
 8008ef4:	af00      	add	r7, sp, #0
 8008ef6:	6078      	str	r0, [r7, #4]
 8008ef8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008efa:	f7ff fa2b 	bl	8008354 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008efe:	2308      	movs	r3, #8
 8008f00:	18fb      	adds	r3, r7, r3
 8008f02:	0018      	movs	r0, r3
 8008f04:	f000 f85e 	bl	8008fc4 <prvSampleTimeNow>
 8008f08:	0003      	movs	r3, r0
 8008f0a:	60fb      	str	r3, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008f0c:	68bb      	ldr	r3, [r7, #8]
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d12b      	bne.n	8008f6a <prvProcessTimerOrBlockTask+0x7a>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008f12:	683b      	ldr	r3, [r7, #0]
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d10c      	bne.n	8008f32 <prvProcessTimerOrBlockTask+0x42>
 8008f18:	687a      	ldr	r2, [r7, #4]
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	429a      	cmp	r2, r3
 8008f1e:	d808      	bhi.n	8008f32 <prvProcessTimerOrBlockTask+0x42>
			{
				( void ) xTaskResumeAll();
 8008f20:	f7ff fa24 	bl	800836c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008f24:	68fa      	ldr	r2, [r7, #12]
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	0011      	movs	r1, r2
 8008f2a:	0018      	movs	r0, r3
 8008f2c:	f7ff ff88 	bl	8008e40 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008f30:	e01d      	b.n	8008f6e <prvProcessTimerOrBlockTask+0x7e>
				if( xListWasEmpty != pdFALSE )
 8008f32:	683b      	ldr	r3, [r7, #0]
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d008      	beq.n	8008f4a <prvProcessTimerOrBlockTask+0x5a>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008f38:	4b0f      	ldr	r3, [pc, #60]	; (8008f78 <prvProcessTimerOrBlockTask+0x88>)
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d101      	bne.n	8008f46 <prvProcessTimerOrBlockTask+0x56>
 8008f42:	2301      	movs	r3, #1
 8008f44:	e000      	b.n	8008f48 <prvProcessTimerOrBlockTask+0x58>
 8008f46:	2300      	movs	r3, #0
 8008f48:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008f4a:	4b0c      	ldr	r3, [pc, #48]	; (8008f7c <prvProcessTimerOrBlockTask+0x8c>)
 8008f4c:	6818      	ldr	r0, [r3, #0]
 8008f4e:	687a      	ldr	r2, [r7, #4]
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	1ad3      	subs	r3, r2, r3
 8008f54:	683a      	ldr	r2, [r7, #0]
 8008f56:	0019      	movs	r1, r3
 8008f58:	f7fe ffac 	bl	8007eb4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008f5c:	f7ff fa06 	bl	800836c <xTaskResumeAll>
 8008f60:	1e03      	subs	r3, r0, #0
 8008f62:	d104      	bne.n	8008f6e <prvProcessTimerOrBlockTask+0x7e>
					portYIELD_WITHIN_API();
 8008f64:	f000 faa4 	bl	80094b0 <vPortYield>
}
 8008f68:	e001      	b.n	8008f6e <prvProcessTimerOrBlockTask+0x7e>
			( void ) xTaskResumeAll();
 8008f6a:	f7ff f9ff 	bl	800836c <xTaskResumeAll>
}
 8008f6e:	46c0      	nop			; (mov r8, r8)
 8008f70:	46bd      	mov	sp, r7
 8008f72:	b004      	add	sp, #16
 8008f74:	bd80      	pop	{r7, pc}
 8008f76:	46c0      	nop			; (mov r8, r8)
 8008f78:	20001068 	.word	0x20001068
 8008f7c:	2000106c 	.word	0x2000106c

08008f80 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008f80:	b580      	push	{r7, lr}
 8008f82:	b084      	sub	sp, #16
 8008f84:	af00      	add	r7, sp, #0
 8008f86:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008f88:	4b0d      	ldr	r3, [pc, #52]	; (8008fc0 <prvGetNextExpireTime+0x40>)
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d101      	bne.n	8008f96 <prvGetNextExpireTime+0x16>
 8008f92:	2201      	movs	r2, #1
 8008f94:	e000      	b.n	8008f98 <prvGetNextExpireTime+0x18>
 8008f96:	2200      	movs	r2, #0
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	d105      	bne.n	8008fb0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008fa4:	4b06      	ldr	r3, [pc, #24]	; (8008fc0 <prvGetNextExpireTime+0x40>)
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	68db      	ldr	r3, [r3, #12]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	60fb      	str	r3, [r7, #12]
 8008fae:	e001      	b.n	8008fb4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008fb0:	2300      	movs	r3, #0
 8008fb2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008fb4:	68fb      	ldr	r3, [r7, #12]
}
 8008fb6:	0018      	movs	r0, r3
 8008fb8:	46bd      	mov	sp, r7
 8008fba:	b004      	add	sp, #16
 8008fbc:	bd80      	pop	{r7, pc}
 8008fbe:	46c0      	nop			; (mov r8, r8)
 8008fc0:	20001064 	.word	0x20001064

08008fc4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008fc4:	b580      	push	{r7, lr}
 8008fc6:	b084      	sub	sp, #16
 8008fc8:	af00      	add	r7, sp, #0
 8008fca:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008fcc:	f7ff fa5a 	bl	8008484 <xTaskGetTickCount>
 8008fd0:	0003      	movs	r3, r0
 8008fd2:	60fb      	str	r3, [r7, #12]

	if( xTimeNow < xLastTime )
 8008fd4:	4b0a      	ldr	r3, [pc, #40]	; (8009000 <prvSampleTimeNow+0x3c>)
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	68fa      	ldr	r2, [r7, #12]
 8008fda:	429a      	cmp	r2, r3
 8008fdc:	d205      	bcs.n	8008fea <prvSampleTimeNow+0x26>
	{
		prvSwitchTimerLists();
 8008fde:	f000 f919 	bl	8009214 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	2201      	movs	r2, #1
 8008fe6:	601a      	str	r2, [r3, #0]
 8008fe8:	e002      	b.n	8008ff0 <prvSampleTimeNow+0x2c>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	2200      	movs	r2, #0
 8008fee:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8008ff0:	4b03      	ldr	r3, [pc, #12]	; (8009000 <prvSampleTimeNow+0x3c>)
 8008ff2:	68fa      	ldr	r2, [r7, #12]
 8008ff4:	601a      	str	r2, [r3, #0]

	return xTimeNow;
 8008ff6:	68fb      	ldr	r3, [r7, #12]
}
 8008ff8:	0018      	movs	r0, r3
 8008ffa:	46bd      	mov	sp, r7
 8008ffc:	b004      	add	sp, #16
 8008ffe:	bd80      	pop	{r7, pc}
 8009000:	20001074 	.word	0x20001074

08009004 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009004:	b580      	push	{r7, lr}
 8009006:	b086      	sub	sp, #24
 8009008:	af00      	add	r7, sp, #0
 800900a:	60f8      	str	r0, [r7, #12]
 800900c:	60b9      	str	r1, [r7, #8]
 800900e:	607a      	str	r2, [r7, #4]
 8009010:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009012:	2300      	movs	r3, #0
 8009014:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	68ba      	ldr	r2, [r7, #8]
 800901a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	68fa      	ldr	r2, [r7, #12]
 8009020:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009022:	68ba      	ldr	r2, [r7, #8]
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	429a      	cmp	r2, r3
 8009028:	d812      	bhi.n	8009050 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800902a:	687a      	ldr	r2, [r7, #4]
 800902c:	683b      	ldr	r3, [r7, #0]
 800902e:	1ad2      	subs	r2, r2, r3
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	699b      	ldr	r3, [r3, #24]
 8009034:	429a      	cmp	r2, r3
 8009036:	d302      	bcc.n	800903e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009038:	2301      	movs	r3, #1
 800903a:	617b      	str	r3, [r7, #20]
 800903c:	e01b      	b.n	8009076 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800903e:	4b10      	ldr	r3, [pc, #64]	; (8009080 <prvInsertTimerInActiveList+0x7c>)
 8009040:	681a      	ldr	r2, [r3, #0]
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	3304      	adds	r3, #4
 8009046:	0019      	movs	r1, r3
 8009048:	0010      	movs	r0, r2
 800904a:	f7fe fadc 	bl	8007606 <vListInsert>
 800904e:	e012      	b.n	8009076 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009050:	687a      	ldr	r2, [r7, #4]
 8009052:	683b      	ldr	r3, [r7, #0]
 8009054:	429a      	cmp	r2, r3
 8009056:	d206      	bcs.n	8009066 <prvInsertTimerInActiveList+0x62>
 8009058:	68ba      	ldr	r2, [r7, #8]
 800905a:	683b      	ldr	r3, [r7, #0]
 800905c:	429a      	cmp	r2, r3
 800905e:	d302      	bcc.n	8009066 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009060:	2301      	movs	r3, #1
 8009062:	617b      	str	r3, [r7, #20]
 8009064:	e007      	b.n	8009076 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009066:	4b07      	ldr	r3, [pc, #28]	; (8009084 <prvInsertTimerInActiveList+0x80>)
 8009068:	681a      	ldr	r2, [r3, #0]
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	3304      	adds	r3, #4
 800906e:	0019      	movs	r1, r3
 8009070:	0010      	movs	r0, r2
 8009072:	f7fe fac8 	bl	8007606 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009076:	697b      	ldr	r3, [r7, #20]
}
 8009078:	0018      	movs	r0, r3
 800907a:	46bd      	mov	sp, r7
 800907c:	b006      	add	sp, #24
 800907e:	bd80      	pop	{r7, pc}
 8009080:	20001068 	.word	0x20001068
 8009084:	20001064 	.word	0x20001064

08009088 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009088:	b590      	push	{r4, r7, lr}
 800908a:	b08d      	sub	sp, #52	; 0x34
 800908c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800908e:	e0ac      	b.n	80091ea <prvProcessReceivedCommands+0x162>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009090:	2208      	movs	r2, #8
 8009092:	18bb      	adds	r3, r7, r2
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	2b00      	cmp	r3, #0
 8009098:	da0f      	bge.n	80090ba <prvProcessReceivedCommands+0x32>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800909a:	18bb      	adds	r3, r7, r2
 800909c:	3304      	adds	r3, #4
 800909e:	627b      	str	r3, [r7, #36]	; 0x24

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80090a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d101      	bne.n	80090aa <prvProcessReceivedCommands+0x22>
 80090a6:	b672      	cpsid	i
 80090a8:	e7fe      	b.n	80090a8 <prvProcessReceivedCommands+0x20>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80090aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090ac:	681a      	ldr	r2, [r3, #0]
 80090ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090b0:	6858      	ldr	r0, [r3, #4]
 80090b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090b4:	689b      	ldr	r3, [r3, #8]
 80090b6:	0019      	movs	r1, r3
 80090b8:	4790      	blx	r2
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80090ba:	2208      	movs	r2, #8
 80090bc:	18bb      	adds	r3, r7, r2
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	da00      	bge.n	80090c6 <prvProcessReceivedCommands+0x3e>
 80090c4:	e091      	b.n	80091ea <prvProcessReceivedCommands+0x162>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80090c6:	18bb      	adds	r3, r7, r2
 80090c8:	689b      	ldr	r3, [r3, #8]
 80090ca:	623b      	str	r3, [r7, #32]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80090cc:	6a3b      	ldr	r3, [r7, #32]
 80090ce:	695b      	ldr	r3, [r3, #20]
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d004      	beq.n	80090de <prvProcessReceivedCommands+0x56>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80090d4:	6a3b      	ldr	r3, [r7, #32]
 80090d6:	3304      	adds	r3, #4
 80090d8:	0018      	movs	r0, r3
 80090da:	f7fe faca 	bl	8007672 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80090de:	1d3b      	adds	r3, r7, #4
 80090e0:	0018      	movs	r0, r3
 80090e2:	f7ff ff6f 	bl	8008fc4 <prvSampleTimeNow>
 80090e6:	0003      	movs	r3, r0
 80090e8:	61fb      	str	r3, [r7, #28]

			switch( xMessage.xMessageID )
 80090ea:	2308      	movs	r3, #8
 80090ec:	18fb      	adds	r3, r7, r3
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	2b09      	cmp	r3, #9
 80090f2:	d900      	bls.n	80090f6 <prvProcessReceivedCommands+0x6e>
 80090f4:	e078      	b.n	80091e8 <prvProcessReceivedCommands+0x160>
 80090f6:	009a      	lsls	r2, r3, #2
 80090f8:	4b44      	ldr	r3, [pc, #272]	; (800920c <prvProcessReceivedCommands+0x184>)
 80090fa:	18d3      	adds	r3, r2, r3
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	469f      	mov	pc, r3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009100:	6a3b      	ldr	r3, [r7, #32]
 8009102:	2228      	movs	r2, #40	; 0x28
 8009104:	5c9b      	ldrb	r3, [r3, r2]
 8009106:	2201      	movs	r2, #1
 8009108:	4313      	orrs	r3, r2
 800910a:	b2d9      	uxtb	r1, r3
 800910c:	6a3b      	ldr	r3, [r7, #32]
 800910e:	2228      	movs	r2, #40	; 0x28
 8009110:	5499      	strb	r1, [r3, r2]
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009112:	2408      	movs	r4, #8
 8009114:	193b      	adds	r3, r7, r4
 8009116:	685a      	ldr	r2, [r3, #4]
 8009118:	6a3b      	ldr	r3, [r7, #32]
 800911a:	699b      	ldr	r3, [r3, #24]
 800911c:	18d1      	adds	r1, r2, r3
 800911e:	193b      	adds	r3, r7, r4
 8009120:	685b      	ldr	r3, [r3, #4]
 8009122:	69fa      	ldr	r2, [r7, #28]
 8009124:	6a38      	ldr	r0, [r7, #32]
 8009126:	f7ff ff6d 	bl	8009004 <prvInsertTimerInActiveList>
 800912a:	1e03      	subs	r3, r0, #0
 800912c:	d05d      	beq.n	80091ea <prvProcessReceivedCommands+0x162>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800912e:	6a3b      	ldr	r3, [r7, #32]
 8009130:	6a1b      	ldr	r3, [r3, #32]
 8009132:	6a3a      	ldr	r2, [r7, #32]
 8009134:	0010      	movs	r0, r2
 8009136:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009138:	6a3b      	ldr	r3, [r7, #32]
 800913a:	2228      	movs	r2, #40	; 0x28
 800913c:	5c9b      	ldrb	r3, [r3, r2]
 800913e:	001a      	movs	r2, r3
 8009140:	2304      	movs	r3, #4
 8009142:	4013      	ands	r3, r2
 8009144:	d051      	beq.n	80091ea <prvProcessReceivedCommands+0x162>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009146:	193b      	adds	r3, r7, r4
 8009148:	685a      	ldr	r2, [r3, #4]
 800914a:	6a3b      	ldr	r3, [r7, #32]
 800914c:	699b      	ldr	r3, [r3, #24]
 800914e:	18d2      	adds	r2, r2, r3
 8009150:	6a38      	ldr	r0, [r7, #32]
 8009152:	2300      	movs	r3, #0
 8009154:	9300      	str	r3, [sp, #0]
 8009156:	2300      	movs	r3, #0
 8009158:	2100      	movs	r1, #0
 800915a:	f7ff fe27 	bl	8008dac <xTimerGenericCommand>
 800915e:	0003      	movs	r3, r0
 8009160:	61bb      	str	r3, [r7, #24]
							configASSERT( xResult );
 8009162:	69bb      	ldr	r3, [r7, #24]
 8009164:	2b00      	cmp	r3, #0
 8009166:	d140      	bne.n	80091ea <prvProcessReceivedCommands+0x162>
 8009168:	b672      	cpsid	i
 800916a:	e7fe      	b.n	800916a <prvProcessReceivedCommands+0xe2>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800916c:	6a3b      	ldr	r3, [r7, #32]
 800916e:	2228      	movs	r2, #40	; 0x28
 8009170:	5c9b      	ldrb	r3, [r3, r2]
 8009172:	2201      	movs	r2, #1
 8009174:	4393      	bics	r3, r2
 8009176:	b2d9      	uxtb	r1, r3
 8009178:	6a3b      	ldr	r3, [r7, #32]
 800917a:	2228      	movs	r2, #40	; 0x28
 800917c:	5499      	strb	r1, [r3, r2]
					break;
 800917e:	e034      	b.n	80091ea <prvProcessReceivedCommands+0x162>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009180:	6a3b      	ldr	r3, [r7, #32]
 8009182:	2228      	movs	r2, #40	; 0x28
 8009184:	5c9b      	ldrb	r3, [r3, r2]
 8009186:	2201      	movs	r2, #1
 8009188:	4313      	orrs	r3, r2
 800918a:	b2d9      	uxtb	r1, r3
 800918c:	6a3b      	ldr	r3, [r7, #32]
 800918e:	2228      	movs	r2, #40	; 0x28
 8009190:	5499      	strb	r1, [r3, r2]
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009192:	2308      	movs	r3, #8
 8009194:	18fb      	adds	r3, r7, r3
 8009196:	685a      	ldr	r2, [r3, #4]
 8009198:	6a3b      	ldr	r3, [r7, #32]
 800919a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800919c:	6a3b      	ldr	r3, [r7, #32]
 800919e:	699b      	ldr	r3, [r3, #24]
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d101      	bne.n	80091a8 <prvProcessReceivedCommands+0x120>
 80091a4:	b672      	cpsid	i
 80091a6:	e7fe      	b.n	80091a6 <prvProcessReceivedCommands+0x11e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80091a8:	6a3b      	ldr	r3, [r7, #32]
 80091aa:	699a      	ldr	r2, [r3, #24]
 80091ac:	69fb      	ldr	r3, [r7, #28]
 80091ae:	18d1      	adds	r1, r2, r3
 80091b0:	69fb      	ldr	r3, [r7, #28]
 80091b2:	69fa      	ldr	r2, [r7, #28]
 80091b4:	6a38      	ldr	r0, [r7, #32]
 80091b6:	f7ff ff25 	bl	8009004 <prvInsertTimerInActiveList>
					break;
 80091ba:	e016      	b.n	80091ea <prvProcessReceivedCommands+0x162>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80091bc:	6a3b      	ldr	r3, [r7, #32]
 80091be:	2228      	movs	r2, #40	; 0x28
 80091c0:	5c9b      	ldrb	r3, [r3, r2]
 80091c2:	001a      	movs	r2, r3
 80091c4:	2302      	movs	r3, #2
 80091c6:	4013      	ands	r3, r2
 80091c8:	d104      	bne.n	80091d4 <prvProcessReceivedCommands+0x14c>
						{
							vPortFree( pxTimer );
 80091ca:	6a3b      	ldr	r3, [r7, #32]
 80091cc:	0018      	movs	r0, r3
 80091ce:	f000 fac3 	bl	8009758 <vPortFree>
 80091d2:	e00a      	b.n	80091ea <prvProcessReceivedCommands+0x162>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80091d4:	6a3b      	ldr	r3, [r7, #32]
 80091d6:	2228      	movs	r2, #40	; 0x28
 80091d8:	5c9b      	ldrb	r3, [r3, r2]
 80091da:	2201      	movs	r2, #1
 80091dc:	4393      	bics	r3, r2
 80091de:	b2d9      	uxtb	r1, r3
 80091e0:	6a3b      	ldr	r3, [r7, #32]
 80091e2:	2228      	movs	r2, #40	; 0x28
 80091e4:	5499      	strb	r1, [r3, r2]
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80091e6:	e000      	b.n	80091ea <prvProcessReceivedCommands+0x162>

				default	:
					/* Don't expect to get here. */
					break;
 80091e8:	46c0      	nop			; (mov r8, r8)
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80091ea:	4b09      	ldr	r3, [pc, #36]	; (8009210 <prvProcessReceivedCommands+0x188>)
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	2208      	movs	r2, #8
 80091f0:	18b9      	adds	r1, r7, r2
 80091f2:	2200      	movs	r2, #0
 80091f4:	0018      	movs	r0, r3
 80091f6:	f7fe fc63 	bl	8007ac0 <xQueueReceive>
 80091fa:	1e03      	subs	r3, r0, #0
 80091fc:	d000      	beq.n	8009200 <prvProcessReceivedCommands+0x178>
 80091fe:	e747      	b.n	8009090 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8009200:	46c0      	nop			; (mov r8, r8)
 8009202:	46c0      	nop			; (mov r8, r8)
 8009204:	46bd      	mov	sp, r7
 8009206:	b00b      	add	sp, #44	; 0x2c
 8009208:	bd90      	pop	{r4, r7, pc}
 800920a:	46c0      	nop			; (mov r8, r8)
 800920c:	0800a484 	.word	0x0800a484
 8009210:	2000106c 	.word	0x2000106c

08009214 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009214:	b580      	push	{r7, lr}
 8009216:	b088      	sub	sp, #32
 8009218:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800921a:	e041      	b.n	80092a0 <prvSwitchTimerLists+0x8c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800921c:	4b2a      	ldr	r3, [pc, #168]	; (80092c8 <prvSwitchTimerLists+0xb4>)
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	68db      	ldr	r3, [r3, #12]
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009226:	4b28      	ldr	r3, [pc, #160]	; (80092c8 <prvSwitchTimerLists+0xb4>)
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	68db      	ldr	r3, [r3, #12]
 800922c:	68db      	ldr	r3, [r3, #12]
 800922e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	3304      	adds	r3, #4
 8009234:	0018      	movs	r0, r3
 8009236:	f7fe fa1c 	bl	8007672 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	6a1b      	ldr	r3, [r3, #32]
 800923e:	68fa      	ldr	r2, [r7, #12]
 8009240:	0010      	movs	r0, r2
 8009242:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	2228      	movs	r2, #40	; 0x28
 8009248:	5c9b      	ldrb	r3, [r3, r2]
 800924a:	001a      	movs	r2, r3
 800924c:	2304      	movs	r3, #4
 800924e:	4013      	ands	r3, r2
 8009250:	d026      	beq.n	80092a0 <prvSwitchTimerLists+0x8c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009252:	68fb      	ldr	r3, [r7, #12]
 8009254:	699b      	ldr	r3, [r3, #24]
 8009256:	693a      	ldr	r2, [r7, #16]
 8009258:	18d3      	adds	r3, r2, r3
 800925a:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800925c:	68ba      	ldr	r2, [r7, #8]
 800925e:	693b      	ldr	r3, [r7, #16]
 8009260:	429a      	cmp	r2, r3
 8009262:	d90e      	bls.n	8009282 <prvSwitchTimerLists+0x6e>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	68ba      	ldr	r2, [r7, #8]
 8009268:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	68fa      	ldr	r2, [r7, #12]
 800926e:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009270:	4b15      	ldr	r3, [pc, #84]	; (80092c8 <prvSwitchTimerLists+0xb4>)
 8009272:	681a      	ldr	r2, [r3, #0]
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	3304      	adds	r3, #4
 8009278:	0019      	movs	r1, r3
 800927a:	0010      	movs	r0, r2
 800927c:	f7fe f9c3 	bl	8007606 <vListInsert>
 8009280:	e00e      	b.n	80092a0 <prvSwitchTimerLists+0x8c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009282:	693a      	ldr	r2, [r7, #16]
 8009284:	68f8      	ldr	r0, [r7, #12]
 8009286:	2300      	movs	r3, #0
 8009288:	9300      	str	r3, [sp, #0]
 800928a:	2300      	movs	r3, #0
 800928c:	2100      	movs	r1, #0
 800928e:	f7ff fd8d 	bl	8008dac <xTimerGenericCommand>
 8009292:	0003      	movs	r3, r0
 8009294:	607b      	str	r3, [r7, #4]
				configASSERT( xResult );
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	2b00      	cmp	r3, #0
 800929a:	d101      	bne.n	80092a0 <prvSwitchTimerLists+0x8c>
 800929c:	b672      	cpsid	i
 800929e:	e7fe      	b.n	800929e <prvSwitchTimerLists+0x8a>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80092a0:	4b09      	ldr	r3, [pc, #36]	; (80092c8 <prvSwitchTimerLists+0xb4>)
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d1b8      	bne.n	800921c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80092aa:	4b07      	ldr	r3, [pc, #28]	; (80092c8 <prvSwitchTimerLists+0xb4>)
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80092b0:	4b06      	ldr	r3, [pc, #24]	; (80092cc <prvSwitchTimerLists+0xb8>)
 80092b2:	681a      	ldr	r2, [r3, #0]
 80092b4:	4b04      	ldr	r3, [pc, #16]	; (80092c8 <prvSwitchTimerLists+0xb4>)
 80092b6:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
 80092b8:	4b04      	ldr	r3, [pc, #16]	; (80092cc <prvSwitchTimerLists+0xb8>)
 80092ba:	697a      	ldr	r2, [r7, #20]
 80092bc:	601a      	str	r2, [r3, #0]
}
 80092be:	46c0      	nop			; (mov r8, r8)
 80092c0:	46bd      	mov	sp, r7
 80092c2:	b006      	add	sp, #24
 80092c4:	bd80      	pop	{r7, pc}
 80092c6:	46c0      	nop			; (mov r8, r8)
 80092c8:	20001064 	.word	0x20001064
 80092cc:	20001068 	.word	0x20001068

080092d0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80092d0:	b580      	push	{r7, lr}
 80092d2:	b082      	sub	sp, #8
 80092d4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80092d6:	f000 f8fb 	bl	80094d0 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80092da:	4b16      	ldr	r3, [pc, #88]	; (8009334 <prvCheckForValidListAndQueue+0x64>)
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d123      	bne.n	800932a <prvCheckForValidListAndQueue+0x5a>
		{
			vListInitialise( &xActiveTimerList1 );
 80092e2:	4b15      	ldr	r3, [pc, #84]	; (8009338 <prvCheckForValidListAndQueue+0x68>)
 80092e4:	0018      	movs	r0, r3
 80092e6:	f7fe f943 	bl	8007570 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80092ea:	4b14      	ldr	r3, [pc, #80]	; (800933c <prvCheckForValidListAndQueue+0x6c>)
 80092ec:	0018      	movs	r0, r3
 80092ee:	f7fe f93f 	bl	8007570 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80092f2:	4b13      	ldr	r3, [pc, #76]	; (8009340 <prvCheckForValidListAndQueue+0x70>)
 80092f4:	4a10      	ldr	r2, [pc, #64]	; (8009338 <prvCheckForValidListAndQueue+0x68>)
 80092f6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80092f8:	4b12      	ldr	r3, [pc, #72]	; (8009344 <prvCheckForValidListAndQueue+0x74>)
 80092fa:	4a10      	ldr	r2, [pc, #64]	; (800933c <prvCheckForValidListAndQueue+0x6c>)
 80092fc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80092fe:	4b12      	ldr	r3, [pc, #72]	; (8009348 <prvCheckForValidListAndQueue+0x78>)
 8009300:	4a12      	ldr	r2, [pc, #72]	; (800934c <prvCheckForValidListAndQueue+0x7c>)
 8009302:	2100      	movs	r1, #0
 8009304:	9100      	str	r1, [sp, #0]
 8009306:	2110      	movs	r1, #16
 8009308:	200a      	movs	r0, #10
 800930a:	f7fe fa2e 	bl	800776a <xQueueGenericCreateStatic>
 800930e:	0002      	movs	r2, r0
 8009310:	4b08      	ldr	r3, [pc, #32]	; (8009334 <prvCheckForValidListAndQueue+0x64>)
 8009312:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009314:	4b07      	ldr	r3, [pc, #28]	; (8009334 <prvCheckForValidListAndQueue+0x64>)
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	2b00      	cmp	r3, #0
 800931a:	d006      	beq.n	800932a <prvCheckForValidListAndQueue+0x5a>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800931c:	4b05      	ldr	r3, [pc, #20]	; (8009334 <prvCheckForValidListAndQueue+0x64>)
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	4a0b      	ldr	r2, [pc, #44]	; (8009350 <prvCheckForValidListAndQueue+0x80>)
 8009322:	0011      	movs	r1, r2
 8009324:	0018      	movs	r0, r3
 8009326:	f7fe fd9d 	bl	8007e64 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800932a:	f000 f8e3 	bl	80094f4 <vPortExitCritical>
}
 800932e:	46c0      	nop			; (mov r8, r8)
 8009330:	46bd      	mov	sp, r7
 8009332:	bd80      	pop	{r7, pc}
 8009334:	2000106c 	.word	0x2000106c
 8009338:	2000103c 	.word	0x2000103c
 800933c:	20001050 	.word	0x20001050
 8009340:	20001064 	.word	0x20001064
 8009344:	20001068 	.word	0x20001068
 8009348:	20001118 	.word	0x20001118
 800934c:	20001078 	.word	0x20001078
 8009350:	0800a2d8 	.word	0x0800a2d8

08009354 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8009354:	b580      	push	{r7, lr}
 8009356:	b08a      	sub	sp, #40	; 0x28
 8009358:	af00      	add	r7, sp, #0
 800935a:	60f8      	str	r0, [r7, #12]
 800935c:	60b9      	str	r1, [r7, #8]
 800935e:	607a      	str	r2, [r7, #4]
 8009360:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 8009362:	2114      	movs	r1, #20
 8009364:	187b      	adds	r3, r7, r1
 8009366:	2202      	movs	r2, #2
 8009368:	4252      	negs	r2, r2
 800936a:	601a      	str	r2, [r3, #0]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 800936c:	187b      	adds	r3, r7, r1
 800936e:	68fa      	ldr	r2, [r7, #12]
 8009370:	605a      	str	r2, [r3, #4]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 8009372:	187b      	adds	r3, r7, r1
 8009374:	68ba      	ldr	r2, [r7, #8]
 8009376:	609a      	str	r2, [r3, #8]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 8009378:	187b      	adds	r3, r7, r1
 800937a:	687a      	ldr	r2, [r7, #4]
 800937c:	60da      	str	r2, [r3, #12]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800937e:	4b07      	ldr	r3, [pc, #28]	; (800939c <xTimerPendFunctionCallFromISR+0x48>)
 8009380:	6818      	ldr	r0, [r3, #0]
 8009382:	683a      	ldr	r2, [r7, #0]
 8009384:	1879      	adds	r1, r7, r1
 8009386:	2300      	movs	r3, #0
 8009388:	f7fe fb26 	bl	80079d8 <xQueueGenericSendFromISR>
 800938c:	0003      	movs	r3, r0
 800938e:	627b      	str	r3, [r7, #36]	; 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 8009390:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 8009392:	0018      	movs	r0, r3
 8009394:	46bd      	mov	sp, r7
 8009396:	b00a      	add	sp, #40	; 0x28
 8009398:	bd80      	pop	{r7, pc}
 800939a:	46c0      	nop			; (mov r8, r8)
 800939c:	2000106c 	.word	0x2000106c

080093a0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80093a0:	b580      	push	{r7, lr}
 80093a2:	b084      	sub	sp, #16
 80093a4:	af00      	add	r7, sp, #0
 80093a6:	60f8      	str	r0, [r7, #12]
 80093a8:	60b9      	str	r1, [r7, #8]
 80093aa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	3b04      	subs	r3, #4
 80093b0:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	2280      	movs	r2, #128	; 0x80
 80093b6:	0452      	lsls	r2, r2, #17
 80093b8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	3b04      	subs	r3, #4
 80093be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 80093c0:	68ba      	ldr	r2, [r7, #8]
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	3b04      	subs	r3, #4
 80093ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80093cc:	4a08      	ldr	r2, [pc, #32]	; (80093f0 <pxPortInitialiseStack+0x50>)
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	3b14      	subs	r3, #20
 80093d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80093d8:	687a      	ldr	r2, [r7, #4]
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	3b20      	subs	r3, #32
 80093e2:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80093e4:	68fb      	ldr	r3, [r7, #12]
}
 80093e6:	0018      	movs	r0, r3
 80093e8:	46bd      	mov	sp, r7
 80093ea:	b004      	add	sp, #16
 80093ec:	bd80      	pop	{r7, pc}
 80093ee:	46c0      	nop			; (mov r8, r8)
 80093f0:	080093f5 	.word	0x080093f5

080093f4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80093f4:	b580      	push	{r7, lr}
 80093f6:	b082      	sub	sp, #8
 80093f8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 80093fa:	2300      	movs	r3, #0
 80093fc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80093fe:	4b08      	ldr	r3, [pc, #32]	; (8009420 <prvTaskExitError+0x2c>)
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	3301      	adds	r3, #1
 8009404:	d001      	beq.n	800940a <prvTaskExitError+0x16>
 8009406:	b672      	cpsid	i
 8009408:	e7fe      	b.n	8009408 <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 800940a:	b672      	cpsid	i
	while( ulDummy == 0 )
 800940c:	46c0      	nop			; (mov r8, r8)
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	2b00      	cmp	r3, #0
 8009412:	d0fc      	beq.n	800940e <prvTaskExitError+0x1a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009414:	46c0      	nop			; (mov r8, r8)
 8009416:	46c0      	nop			; (mov r8, r8)
 8009418:	46bd      	mov	sp, r7
 800941a:	b002      	add	sp, #8
 800941c:	bd80      	pop	{r7, pc}
 800941e:	46c0      	nop			; (mov r8, r8)
 8009420:	2000000c 	.word	0x2000000c

08009424 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 8009424:	b580      	push	{r7, lr}
 8009426:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 8009428:	46c0      	nop			; (mov r8, r8)
 800942a:	46bd      	mov	sp, r7
 800942c:	bd80      	pop	{r7, pc}
	...

08009430 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 8009430:	4a0b      	ldr	r2, [pc, #44]	; (8009460 <pxCurrentTCBConst2>)
 8009432:	6813      	ldr	r3, [r2, #0]
 8009434:	6818      	ldr	r0, [r3, #0]
 8009436:	3020      	adds	r0, #32
 8009438:	f380 8809 	msr	PSP, r0
 800943c:	2002      	movs	r0, #2
 800943e:	f380 8814 	msr	CONTROL, r0
 8009442:	f3bf 8f6f 	isb	sy
 8009446:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8009448:	46ae      	mov	lr, r5
 800944a:	bc08      	pop	{r3}
 800944c:	bc04      	pop	{r2}
 800944e:	b662      	cpsie	i
 8009450:	4718      	bx	r3
 8009452:	46c0      	nop			; (mov r8, r8)
 8009454:	46c0      	nop			; (mov r8, r8)
 8009456:	46c0      	nop			; (mov r8, r8)
 8009458:	46c0      	nop			; (mov r8, r8)
 800945a:	46c0      	nop			; (mov r8, r8)
 800945c:	46c0      	nop			; (mov r8, r8)
 800945e:	46c0      	nop			; (mov r8, r8)

08009460 <pxCurrentTCBConst2>:
 8009460:	20000b3c 	.word	0x20000b3c
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 8009464:	46c0      	nop			; (mov r8, r8)
 8009466:	46c0      	nop			; (mov r8, r8)

08009468 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009468:	b580      	push	{r7, lr}
 800946a:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priority as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800946c:	4b0e      	ldr	r3, [pc, #56]	; (80094a8 <xPortStartScheduler+0x40>)
 800946e:	681a      	ldr	r2, [r3, #0]
 8009470:	4b0d      	ldr	r3, [pc, #52]	; (80094a8 <xPortStartScheduler+0x40>)
 8009472:	21ff      	movs	r1, #255	; 0xff
 8009474:	0409      	lsls	r1, r1, #16
 8009476:	430a      	orrs	r2, r1
 8009478:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800947a:	4b0b      	ldr	r3, [pc, #44]	; (80094a8 <xPortStartScheduler+0x40>)
 800947c:	681a      	ldr	r2, [r3, #0]
 800947e:	4b0a      	ldr	r3, [pc, #40]	; (80094a8 <xPortStartScheduler+0x40>)
 8009480:	21ff      	movs	r1, #255	; 0xff
 8009482:	0609      	lsls	r1, r1, #24
 8009484:	430a      	orrs	r2, r1
 8009486:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009488:	f000 f898 	bl	80095bc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800948c:	4b07      	ldr	r3, [pc, #28]	; (80094ac <xPortStartScheduler+0x44>)
 800948e:	2200      	movs	r2, #0
 8009490:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 8009492:	f7ff ffcd 	bl	8009430 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009496:	f7ff f8b3 	bl	8008600 <vTaskSwitchContext>
	prvTaskExitError();
 800949a:	f7ff ffab 	bl	80093f4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800949e:	2300      	movs	r3, #0
}
 80094a0:	0018      	movs	r0, r3
 80094a2:	46bd      	mov	sp, r7
 80094a4:	bd80      	pop	{r7, pc}
 80094a6:	46c0      	nop			; (mov r8, r8)
 80094a8:	e000ed20 	.word	0xe000ed20
 80094ac:	2000000c 	.word	0x2000000c

080094b0 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 80094b0:	b580      	push	{r7, lr}
 80094b2:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80094b4:	4b05      	ldr	r3, [pc, #20]	; (80094cc <vPortYield+0x1c>)
 80094b6:	2280      	movs	r2, #128	; 0x80
 80094b8:	0552      	lsls	r2, r2, #21
 80094ba:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 80094bc:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 80094c0:	f3bf 8f6f 	isb	sy
}
 80094c4:	46c0      	nop			; (mov r8, r8)
 80094c6:	46bd      	mov	sp, r7
 80094c8:	bd80      	pop	{r7, pc}
 80094ca:	46c0      	nop			; (mov r8, r8)
 80094cc:	e000ed04 	.word	0xe000ed04

080094d0 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80094d0:	b580      	push	{r7, lr}
 80094d2:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
 80094d4:	b672      	cpsid	i
	uxCriticalNesting++;
 80094d6:	4b06      	ldr	r3, [pc, #24]	; (80094f0 <vPortEnterCritical+0x20>)
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	1c5a      	adds	r2, r3, #1
 80094dc:	4b04      	ldr	r3, [pc, #16]	; (80094f0 <vPortEnterCritical+0x20>)
 80094de:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 80094e0:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 80094e4:	f3bf 8f6f 	isb	sy
}
 80094e8:	46c0      	nop			; (mov r8, r8)
 80094ea:	46bd      	mov	sp, r7
 80094ec:	bd80      	pop	{r7, pc}
 80094ee:	46c0      	nop			; (mov r8, r8)
 80094f0:	2000000c 	.word	0x2000000c

080094f4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80094f4:	b580      	push	{r7, lr}
 80094f6:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80094f8:	4b09      	ldr	r3, [pc, #36]	; (8009520 <vPortExitCritical+0x2c>)
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d101      	bne.n	8009504 <vPortExitCritical+0x10>
 8009500:	b672      	cpsid	i
 8009502:	e7fe      	b.n	8009502 <vPortExitCritical+0xe>
	uxCriticalNesting--;
 8009504:	4b06      	ldr	r3, [pc, #24]	; (8009520 <vPortExitCritical+0x2c>)
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	1e5a      	subs	r2, r3, #1
 800950a:	4b05      	ldr	r3, [pc, #20]	; (8009520 <vPortExitCritical+0x2c>)
 800950c:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
 800950e:	4b04      	ldr	r3, [pc, #16]	; (8009520 <vPortExitCritical+0x2c>)
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	2b00      	cmp	r3, #0
 8009514:	d100      	bne.n	8009518 <vPortExitCritical+0x24>
	{
		portENABLE_INTERRUPTS();
 8009516:	b662      	cpsie	i
	}
}
 8009518:	46c0      	nop			; (mov r8, r8)
 800951a:	46bd      	mov	sp, r7
 800951c:	bd80      	pop	{r7, pc}
 800951e:	46c0      	nop			; (mov r8, r8)
 8009520:	2000000c 	.word	0x2000000c

08009524 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 8009524:	f3ef 8010 	mrs	r0, PRIMASK
 8009528:	b672      	cpsid	i
 800952a:	4770      	bx	lr
					" mrs r0, PRIMASK	\n"
					" cpsid i			\n"
					" bx lr				  "
					::: "memory"
				  );
}
 800952c:	46c0      	nop			; (mov r8, r8)
 800952e:	0018      	movs	r0, r3

08009530 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 8009530:	f380 8810 	msr	PRIMASK, r0
 8009534:	4770      	bx	lr
					" msr PRIMASK, r0	\n"
					" bx lr				  "
					::: "memory"
				  );
}
 8009536:	46c0      	nop			; (mov r8, r8)
	...

08009540 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009540:	f3ef 8009 	mrs	r0, PSP
 8009544:	4b0e      	ldr	r3, [pc, #56]	; (8009580 <pxCurrentTCBConst>)
 8009546:	681a      	ldr	r2, [r3, #0]
 8009548:	3820      	subs	r0, #32
 800954a:	6010      	str	r0, [r2, #0]
 800954c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 800954e:	4644      	mov	r4, r8
 8009550:	464d      	mov	r5, r9
 8009552:	4656      	mov	r6, sl
 8009554:	465f      	mov	r7, fp
 8009556:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8009558:	b508      	push	{r3, lr}
 800955a:	b672      	cpsid	i
 800955c:	f7ff f850 	bl	8008600 <vTaskSwitchContext>
 8009560:	b662      	cpsie	i
 8009562:	bc0c      	pop	{r2, r3}
 8009564:	6811      	ldr	r1, [r2, #0]
 8009566:	6808      	ldr	r0, [r1, #0]
 8009568:	3010      	adds	r0, #16
 800956a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800956c:	46a0      	mov	r8, r4
 800956e:	46a9      	mov	r9, r5
 8009570:	46b2      	mov	sl, r6
 8009572:	46bb      	mov	fp, r7
 8009574:	f380 8809 	msr	PSP, r0
 8009578:	3820      	subs	r0, #32
 800957a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800957c:	4718      	bx	r3
 800957e:	46c0      	nop			; (mov r8, r8)

08009580 <pxCurrentTCBConst>:
 8009580:	20000b3c 	.word	0x20000b3c
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 8009584:	46c0      	nop			; (mov r8, r8)
 8009586:	46c0      	nop			; (mov r8, r8)

08009588 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009588:	b580      	push	{r7, lr}
 800958a:	b082      	sub	sp, #8
 800958c:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 800958e:	f7ff ffc9 	bl	8009524 <ulSetInterruptMaskFromISR>
 8009592:	0003      	movs	r3, r0
 8009594:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009596:	f7fe ff83 	bl	80084a0 <xTaskIncrementTick>
 800959a:	1e03      	subs	r3, r0, #0
 800959c:	d003      	beq.n	80095a6 <xPortSysTickHandler+0x1e>
		{
			/* Pend a context switch. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800959e:	4b06      	ldr	r3, [pc, #24]	; (80095b8 <xPortSysTickHandler+0x30>)
 80095a0:	2280      	movs	r2, #128	; 0x80
 80095a2:	0552      	lsls	r2, r2, #21
 80095a4:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	0018      	movs	r0, r3
 80095aa:	f7ff ffc1 	bl	8009530 <vClearInterruptMaskFromISR>
}
 80095ae:	46c0      	nop			; (mov r8, r8)
 80095b0:	46bd      	mov	sp, r7
 80095b2:	b002      	add	sp, #8
 80095b4:	bd80      	pop	{r7, pc}
 80095b6:	46c0      	nop			; (mov r8, r8)
 80095b8:	e000ed04 	.word	0xe000ed04

080095bc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80095bc:	b580      	push	{r7, lr}
 80095be:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR;
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80095c0:	4b0b      	ldr	r3, [pc, #44]	; (80095f0 <vPortSetupTimerInterrupt+0x34>)
 80095c2:	2200      	movs	r2, #0
 80095c4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80095c6:	4b0b      	ldr	r3, [pc, #44]	; (80095f4 <vPortSetupTimerInterrupt+0x38>)
 80095c8:	2200      	movs	r2, #0
 80095ca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80095cc:	4b0a      	ldr	r3, [pc, #40]	; (80095f8 <vPortSetupTimerInterrupt+0x3c>)
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	22fa      	movs	r2, #250	; 0xfa
 80095d2:	0091      	lsls	r1, r2, #2
 80095d4:	0018      	movs	r0, r3
 80095d6:	f7f6 fd97 	bl	8000108 <__udivsi3>
 80095da:	0003      	movs	r3, r0
 80095dc:	001a      	movs	r2, r3
 80095de:	4b07      	ldr	r3, [pc, #28]	; (80095fc <vPortSetupTimerInterrupt+0x40>)
 80095e0:	3a01      	subs	r2, #1
 80095e2:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 80095e4:	4b02      	ldr	r3, [pc, #8]	; (80095f0 <vPortSetupTimerInterrupt+0x34>)
 80095e6:	2207      	movs	r2, #7
 80095e8:	601a      	str	r2, [r3, #0]
}
 80095ea:	46c0      	nop			; (mov r8, r8)
 80095ec:	46bd      	mov	sp, r7
 80095ee:	bd80      	pop	{r7, pc}
 80095f0:	e000e010 	.word	0xe000e010
 80095f4:	e000e018 	.word	0xe000e018
 80095f8:	20000000 	.word	0x20000000
 80095fc:	e000e014 	.word	0xe000e014

08009600 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009600:	b580      	push	{r7, lr}
 8009602:	b086      	sub	sp, #24
 8009604:	af00      	add	r7, sp, #0
 8009606:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009608:	2300      	movs	r3, #0
 800960a:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 800960c:	f7fe fea2 	bl	8008354 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009610:	4b4b      	ldr	r3, [pc, #300]	; (8009740 <pvPortMalloc+0x140>)
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	2b00      	cmp	r3, #0
 8009616:	d101      	bne.n	800961c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009618:	f000 f8ec 	bl	80097f4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800961c:	4b49      	ldr	r3, [pc, #292]	; (8009744 <pvPortMalloc+0x144>)
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	687a      	ldr	r2, [r7, #4]
 8009622:	4013      	ands	r3, r2
 8009624:	d000      	beq.n	8009628 <pvPortMalloc+0x28>
 8009626:	e07e      	b.n	8009726 <pvPortMalloc+0x126>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	2b00      	cmp	r3, #0
 800962c:	d012      	beq.n	8009654 <pvPortMalloc+0x54>
			{
				xWantedSize += xHeapStructSize;
 800962e:	2208      	movs	r2, #8
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	189b      	adds	r3, r3, r2
 8009634:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	2207      	movs	r2, #7
 800963a:	4013      	ands	r3, r2
 800963c:	d00a      	beq.n	8009654 <pvPortMalloc+0x54>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	2207      	movs	r2, #7
 8009642:	4393      	bics	r3, r2
 8009644:	3308      	adds	r3, #8
 8009646:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	2207      	movs	r2, #7
 800964c:	4013      	ands	r3, r2
 800964e:	d001      	beq.n	8009654 <pvPortMalloc+0x54>
 8009650:	b672      	cpsid	i
 8009652:	e7fe      	b.n	8009652 <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	2b00      	cmp	r3, #0
 8009658:	d065      	beq.n	8009726 <pvPortMalloc+0x126>
 800965a:	4b3b      	ldr	r3, [pc, #236]	; (8009748 <pvPortMalloc+0x148>)
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	687a      	ldr	r2, [r7, #4]
 8009660:	429a      	cmp	r2, r3
 8009662:	d860      	bhi.n	8009726 <pvPortMalloc+0x126>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009664:	4b39      	ldr	r3, [pc, #228]	; (800974c <pvPortMalloc+0x14c>)
 8009666:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 8009668:	4b38      	ldr	r3, [pc, #224]	; (800974c <pvPortMalloc+0x14c>)
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800966e:	e004      	b.n	800967a <pvPortMalloc+0x7a>
				{
					pxPreviousBlock = pxBlock;
 8009670:	697b      	ldr	r3, [r7, #20]
 8009672:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009674:	697b      	ldr	r3, [r7, #20]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800967a:	697b      	ldr	r3, [r7, #20]
 800967c:	685b      	ldr	r3, [r3, #4]
 800967e:	687a      	ldr	r2, [r7, #4]
 8009680:	429a      	cmp	r2, r3
 8009682:	d903      	bls.n	800968c <pvPortMalloc+0x8c>
 8009684:	697b      	ldr	r3, [r7, #20]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	2b00      	cmp	r3, #0
 800968a:	d1f1      	bne.n	8009670 <pvPortMalloc+0x70>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800968c:	4b2c      	ldr	r3, [pc, #176]	; (8009740 <pvPortMalloc+0x140>)
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	697a      	ldr	r2, [r7, #20]
 8009692:	429a      	cmp	r2, r3
 8009694:	d047      	beq.n	8009726 <pvPortMalloc+0x126>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009696:	693b      	ldr	r3, [r7, #16]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	2208      	movs	r2, #8
 800969c:	189b      	adds	r3, r3, r2
 800969e:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80096a0:	697b      	ldr	r3, [r7, #20]
 80096a2:	681a      	ldr	r2, [r3, #0]
 80096a4:	693b      	ldr	r3, [r7, #16]
 80096a6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80096a8:	697b      	ldr	r3, [r7, #20]
 80096aa:	685a      	ldr	r2, [r3, #4]
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	1ad2      	subs	r2, r2, r3
 80096b0:	2308      	movs	r3, #8
 80096b2:	005b      	lsls	r3, r3, #1
 80096b4:	429a      	cmp	r2, r3
 80096b6:	d916      	bls.n	80096e6 <pvPortMalloc+0xe6>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80096b8:	697a      	ldr	r2, [r7, #20]
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	18d3      	adds	r3, r2, r3
 80096be:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80096c0:	68bb      	ldr	r3, [r7, #8]
 80096c2:	2207      	movs	r2, #7
 80096c4:	4013      	ands	r3, r2
 80096c6:	d001      	beq.n	80096cc <pvPortMalloc+0xcc>
 80096c8:	b672      	cpsid	i
 80096ca:	e7fe      	b.n	80096ca <pvPortMalloc+0xca>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80096cc:	697b      	ldr	r3, [r7, #20]
 80096ce:	685a      	ldr	r2, [r3, #4]
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	1ad2      	subs	r2, r2, r3
 80096d4:	68bb      	ldr	r3, [r7, #8]
 80096d6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80096d8:	697b      	ldr	r3, [r7, #20]
 80096da:	687a      	ldr	r2, [r7, #4]
 80096dc:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80096de:	68bb      	ldr	r3, [r7, #8]
 80096e0:	0018      	movs	r0, r3
 80096e2:	f000 f8e7 	bl	80098b4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80096e6:	4b18      	ldr	r3, [pc, #96]	; (8009748 <pvPortMalloc+0x148>)
 80096e8:	681a      	ldr	r2, [r3, #0]
 80096ea:	697b      	ldr	r3, [r7, #20]
 80096ec:	685b      	ldr	r3, [r3, #4]
 80096ee:	1ad2      	subs	r2, r2, r3
 80096f0:	4b15      	ldr	r3, [pc, #84]	; (8009748 <pvPortMalloc+0x148>)
 80096f2:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80096f4:	4b14      	ldr	r3, [pc, #80]	; (8009748 <pvPortMalloc+0x148>)
 80096f6:	681a      	ldr	r2, [r3, #0]
 80096f8:	4b15      	ldr	r3, [pc, #84]	; (8009750 <pvPortMalloc+0x150>)
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	429a      	cmp	r2, r3
 80096fe:	d203      	bcs.n	8009708 <pvPortMalloc+0x108>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009700:	4b11      	ldr	r3, [pc, #68]	; (8009748 <pvPortMalloc+0x148>)
 8009702:	681a      	ldr	r2, [r3, #0]
 8009704:	4b12      	ldr	r3, [pc, #72]	; (8009750 <pvPortMalloc+0x150>)
 8009706:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009708:	697b      	ldr	r3, [r7, #20]
 800970a:	685a      	ldr	r2, [r3, #4]
 800970c:	4b0d      	ldr	r3, [pc, #52]	; (8009744 <pvPortMalloc+0x144>)
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	431a      	orrs	r2, r3
 8009712:	697b      	ldr	r3, [r7, #20]
 8009714:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009716:	697b      	ldr	r3, [r7, #20]
 8009718:	2200      	movs	r2, #0
 800971a:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800971c:	4b0d      	ldr	r3, [pc, #52]	; (8009754 <pvPortMalloc+0x154>)
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	1c5a      	adds	r2, r3, #1
 8009722:	4b0c      	ldr	r3, [pc, #48]	; (8009754 <pvPortMalloc+0x154>)
 8009724:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009726:	f7fe fe21 	bl	800836c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	2207      	movs	r2, #7
 800972e:	4013      	ands	r3, r2
 8009730:	d001      	beq.n	8009736 <pvPortMalloc+0x136>
 8009732:	b672      	cpsid	i
 8009734:	e7fe      	b.n	8009734 <pvPortMalloc+0x134>
	return pvReturn;
 8009736:	68fb      	ldr	r3, [r7, #12]
}
 8009738:	0018      	movs	r0, r3
 800973a:	46bd      	mov	sp, r7
 800973c:	b006      	add	sp, #24
 800973e:	bd80      	pop	{r7, pc}
 8009740:	20001d70 	.word	0x20001d70
 8009744:	20001d84 	.word	0x20001d84
 8009748:	20001d74 	.word	0x20001d74
 800974c:	20001d68 	.word	0x20001d68
 8009750:	20001d78 	.word	0x20001d78
 8009754:	20001d7c 	.word	0x20001d7c

08009758 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009758:	b580      	push	{r7, lr}
 800975a:	b084      	sub	sp, #16
 800975c:	af00      	add	r7, sp, #0
 800975e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	2b00      	cmp	r3, #0
 8009768:	d03a      	beq.n	80097e0 <vPortFree+0x88>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800976a:	2308      	movs	r3, #8
 800976c:	425b      	negs	r3, r3
 800976e:	68fa      	ldr	r2, [r7, #12]
 8009770:	18d3      	adds	r3, r2, r3
 8009772:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009778:	68bb      	ldr	r3, [r7, #8]
 800977a:	685a      	ldr	r2, [r3, #4]
 800977c:	4b1a      	ldr	r3, [pc, #104]	; (80097e8 <vPortFree+0x90>)
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	4013      	ands	r3, r2
 8009782:	d101      	bne.n	8009788 <vPortFree+0x30>
 8009784:	b672      	cpsid	i
 8009786:	e7fe      	b.n	8009786 <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009788:	68bb      	ldr	r3, [r7, #8]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	2b00      	cmp	r3, #0
 800978e:	d001      	beq.n	8009794 <vPortFree+0x3c>
 8009790:	b672      	cpsid	i
 8009792:	e7fe      	b.n	8009792 <vPortFree+0x3a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009794:	68bb      	ldr	r3, [r7, #8]
 8009796:	685a      	ldr	r2, [r3, #4]
 8009798:	4b13      	ldr	r3, [pc, #76]	; (80097e8 <vPortFree+0x90>)
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	4013      	ands	r3, r2
 800979e:	d01f      	beq.n	80097e0 <vPortFree+0x88>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80097a0:	68bb      	ldr	r3, [r7, #8]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	d11b      	bne.n	80097e0 <vPortFree+0x88>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80097a8:	68bb      	ldr	r3, [r7, #8]
 80097aa:	685a      	ldr	r2, [r3, #4]
 80097ac:	4b0e      	ldr	r3, [pc, #56]	; (80097e8 <vPortFree+0x90>)
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	43db      	mvns	r3, r3
 80097b2:	401a      	ands	r2, r3
 80097b4:	68bb      	ldr	r3, [r7, #8]
 80097b6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80097b8:	f7fe fdcc 	bl	8008354 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80097bc:	68bb      	ldr	r3, [r7, #8]
 80097be:	685a      	ldr	r2, [r3, #4]
 80097c0:	4b0a      	ldr	r3, [pc, #40]	; (80097ec <vPortFree+0x94>)
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	18d2      	adds	r2, r2, r3
 80097c6:	4b09      	ldr	r3, [pc, #36]	; (80097ec <vPortFree+0x94>)
 80097c8:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80097ca:	68bb      	ldr	r3, [r7, #8]
 80097cc:	0018      	movs	r0, r3
 80097ce:	f000 f871 	bl	80098b4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80097d2:	4b07      	ldr	r3, [pc, #28]	; (80097f0 <vPortFree+0x98>)
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	1c5a      	adds	r2, r3, #1
 80097d8:	4b05      	ldr	r3, [pc, #20]	; (80097f0 <vPortFree+0x98>)
 80097da:	601a      	str	r2, [r3, #0]
				}
				( void ) xTaskResumeAll();
 80097dc:	f7fe fdc6 	bl	800836c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80097e0:	46c0      	nop			; (mov r8, r8)
 80097e2:	46bd      	mov	sp, r7
 80097e4:	b004      	add	sp, #16
 80097e6:	bd80      	pop	{r7, pc}
 80097e8:	20001d84 	.word	0x20001d84
 80097ec:	20001d74 	.word	0x20001d74
 80097f0:	20001d80 	.word	0x20001d80

080097f4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80097f4:	b580      	push	{r7, lr}
 80097f6:	b084      	sub	sp, #16
 80097f8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80097fa:	23c0      	movs	r3, #192	; 0xc0
 80097fc:	011b      	lsls	r3, r3, #4
 80097fe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009800:	4b26      	ldr	r3, [pc, #152]	; (800989c <prvHeapInit+0xa8>)
 8009802:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009804:	68fb      	ldr	r3, [r7, #12]
 8009806:	2207      	movs	r2, #7
 8009808:	4013      	ands	r3, r2
 800980a:	d00c      	beq.n	8009826 <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	3307      	adds	r3, #7
 8009810:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	2207      	movs	r2, #7
 8009816:	4393      	bics	r3, r2
 8009818:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800981a:	68ba      	ldr	r2, [r7, #8]
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	1ad2      	subs	r2, r2, r3
 8009820:	4b1e      	ldr	r3, [pc, #120]	; (800989c <prvHeapInit+0xa8>)
 8009822:	18d3      	adds	r3, r2, r3
 8009824:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800982a:	4b1d      	ldr	r3, [pc, #116]	; (80098a0 <prvHeapInit+0xac>)
 800982c:	687a      	ldr	r2, [r7, #4]
 800982e:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009830:	4b1b      	ldr	r3, [pc, #108]	; (80098a0 <prvHeapInit+0xac>)
 8009832:	2200      	movs	r2, #0
 8009834:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	68ba      	ldr	r2, [r7, #8]
 800983a:	18d3      	adds	r3, r2, r3
 800983c:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800983e:	2208      	movs	r2, #8
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	1a9b      	subs	r3, r3, r2
 8009844:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	2207      	movs	r2, #7
 800984a:	4393      	bics	r3, r2
 800984c:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800984e:	68fa      	ldr	r2, [r7, #12]
 8009850:	4b14      	ldr	r3, [pc, #80]	; (80098a4 <prvHeapInit+0xb0>)
 8009852:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 8009854:	4b13      	ldr	r3, [pc, #76]	; (80098a4 <prvHeapInit+0xb0>)
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	2200      	movs	r2, #0
 800985a:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800985c:	4b11      	ldr	r3, [pc, #68]	; (80098a4 <prvHeapInit+0xb0>)
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	2200      	movs	r2, #0
 8009862:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009868:	683b      	ldr	r3, [r7, #0]
 800986a:	68fa      	ldr	r2, [r7, #12]
 800986c:	1ad2      	subs	r2, r2, r3
 800986e:	683b      	ldr	r3, [r7, #0]
 8009870:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009872:	4b0c      	ldr	r3, [pc, #48]	; (80098a4 <prvHeapInit+0xb0>)
 8009874:	681a      	ldr	r2, [r3, #0]
 8009876:	683b      	ldr	r3, [r7, #0]
 8009878:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800987a:	683b      	ldr	r3, [r7, #0]
 800987c:	685a      	ldr	r2, [r3, #4]
 800987e:	4b0a      	ldr	r3, [pc, #40]	; (80098a8 <prvHeapInit+0xb4>)
 8009880:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009882:	683b      	ldr	r3, [r7, #0]
 8009884:	685a      	ldr	r2, [r3, #4]
 8009886:	4b09      	ldr	r3, [pc, #36]	; (80098ac <prvHeapInit+0xb8>)
 8009888:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800988a:	4b09      	ldr	r3, [pc, #36]	; (80098b0 <prvHeapInit+0xbc>)
 800988c:	2280      	movs	r2, #128	; 0x80
 800988e:	0612      	lsls	r2, r2, #24
 8009890:	601a      	str	r2, [r3, #0]
}
 8009892:	46c0      	nop			; (mov r8, r8)
 8009894:	46bd      	mov	sp, r7
 8009896:	b004      	add	sp, #16
 8009898:	bd80      	pop	{r7, pc}
 800989a:	46c0      	nop			; (mov r8, r8)
 800989c:	20001168 	.word	0x20001168
 80098a0:	20001d68 	.word	0x20001d68
 80098a4:	20001d70 	.word	0x20001d70
 80098a8:	20001d78 	.word	0x20001d78
 80098ac:	20001d74 	.word	0x20001d74
 80098b0:	20001d84 	.word	0x20001d84

080098b4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80098b4:	b580      	push	{r7, lr}
 80098b6:	b084      	sub	sp, #16
 80098b8:	af00      	add	r7, sp, #0
 80098ba:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80098bc:	4b27      	ldr	r3, [pc, #156]	; (800995c <prvInsertBlockIntoFreeList+0xa8>)
 80098be:	60fb      	str	r3, [r7, #12]
 80098c0:	e002      	b.n	80098c8 <prvInsertBlockIntoFreeList+0x14>
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	60fb      	str	r3, [r7, #12]
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	687a      	ldr	r2, [r7, #4]
 80098ce:	429a      	cmp	r2, r3
 80098d0:	d8f7      	bhi.n	80098c2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	685b      	ldr	r3, [r3, #4]
 80098da:	68ba      	ldr	r2, [r7, #8]
 80098dc:	18d3      	adds	r3, r2, r3
 80098de:	687a      	ldr	r2, [r7, #4]
 80098e0:	429a      	cmp	r2, r3
 80098e2:	d108      	bne.n	80098f6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	685a      	ldr	r2, [r3, #4]
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	685b      	ldr	r3, [r3, #4]
 80098ec:	18d2      	adds	r2, r2, r3
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	685b      	ldr	r3, [r3, #4]
 80098fe:	68ba      	ldr	r2, [r7, #8]
 8009900:	18d2      	adds	r2, r2, r3
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	429a      	cmp	r2, r3
 8009908:	d118      	bne.n	800993c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	681a      	ldr	r2, [r3, #0]
 800990e:	4b14      	ldr	r3, [pc, #80]	; (8009960 <prvInsertBlockIntoFreeList+0xac>)
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	429a      	cmp	r2, r3
 8009914:	d00d      	beq.n	8009932 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	685a      	ldr	r2, [r3, #4]
 800991a:	68fb      	ldr	r3, [r7, #12]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	685b      	ldr	r3, [r3, #4]
 8009920:	18d2      	adds	r2, r2, r3
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	681a      	ldr	r2, [r3, #0]
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	601a      	str	r2, [r3, #0]
 8009930:	e008      	b.n	8009944 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009932:	4b0b      	ldr	r3, [pc, #44]	; (8009960 <prvInsertBlockIntoFreeList+0xac>)
 8009934:	681a      	ldr	r2, [r3, #0]
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	601a      	str	r2, [r3, #0]
 800993a:	e003      	b.n	8009944 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	681a      	ldr	r2, [r3, #0]
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009944:	68fa      	ldr	r2, [r7, #12]
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	429a      	cmp	r2, r3
 800994a:	d002      	beq.n	8009952 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	687a      	ldr	r2, [r7, #4]
 8009950:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009952:	46c0      	nop			; (mov r8, r8)
 8009954:	46bd      	mov	sp, r7
 8009956:	b004      	add	sp, #16
 8009958:	bd80      	pop	{r7, pc}
 800995a:	46c0      	nop			; (mov r8, r8)
 800995c:	20001d68 	.word	0x20001d68
 8009960:	20001d70 	.word	0x20001d70

08009964 <AdcTask_init>:
static void AdcTask_convert(adc_shared_memory_t *pHandle);

static adc_shared_memory_t handle_adc;

int AdcTask_init(void)
{
 8009964:	b580      	push	{r7, lr}
 8009966:	b08a      	sub	sp, #40	; 0x28
 8009968:	af00      	add	r7, sp, #0
	osThreadId_t AdcTask;
    const osThreadAttr_t AdcTask_attributes = {
 800996a:	003b      	movs	r3, r7
 800996c:	0018      	movs	r0, r3
 800996e:	2324      	movs	r3, #36	; 0x24
 8009970:	001a      	movs	r2, r3
 8009972:	2100      	movs	r1, #0
 8009974:	f000 fbb8 	bl	800a0e8 <memset>
 8009978:	003b      	movs	r3, r7
 800997a:	4a10      	ldr	r2, [pc, #64]	; (80099bc <AdcTask_init+0x58>)
 800997c:	601a      	str	r2, [r3, #0]
 800997e:	003b      	movs	r3, r7
 8009980:	2280      	movs	r2, #128	; 0x80
 8009982:	0092      	lsls	r2, r2, #2
 8009984:	615a      	str	r2, [r3, #20]
 8009986:	003b      	movs	r3, r7
 8009988:	2219      	movs	r2, #25
 800998a:	619a      	str	r2, [r3, #24]
        .name = "AdcTask",
        .priority = (osPriority_t) osPriorityNormal1,
        .stack_size = 128 * 4
    };
	AdcTask = osThreadNew(AdcTask_main, NULL, &AdcTask_attributes);
 800998c:	003a      	movs	r2, r7
 800998e:	4b0c      	ldr	r3, [pc, #48]	; (80099c0 <AdcTask_init+0x5c>)
 8009990:	2100      	movs	r1, #0
 8009992:	0018      	movs	r0, r3
 8009994:	f7fd fa80 	bl	8006e98 <osThreadNew>
 8009998:	0003      	movs	r3, r0
 800999a:	627b      	str	r3, [r7, #36]	; 0x24
	(void)AdcTask;

    ADC_Calibrate(&hadc1);
 800999c:	4b09      	ldr	r3, [pc, #36]	; (80099c4 <AdcTask_init+0x60>)
 800999e:	0018      	movs	r0, r3
 80099a0:	f000 fb5e 	bl	800a060 <ADC_Calibrate>
    ADC_Start(&hadc1, (uint32_t *)handle_adc.adc_raw_results, 5);
 80099a4:	4908      	ldr	r1, [pc, #32]	; (80099c8 <AdcTask_init+0x64>)
 80099a6:	4b07      	ldr	r3, [pc, #28]	; (80099c4 <AdcTask_init+0x60>)
 80099a8:	2205      	movs	r2, #5
 80099aa:	0018      	movs	r0, r3
 80099ac:	f000 fb65 	bl	800a07a <ADC_Start>

    return 1;
 80099b0:	2301      	movs	r3, #1
}
 80099b2:	0018      	movs	r0, r3
 80099b4:	46bd      	mov	sp, r7
 80099b6:	b00a      	add	sp, #40	; 0x28
 80099b8:	bd80      	pop	{r7, pc}
 80099ba:	46c0      	nop			; (mov r8, r8)
 80099bc:	0800a2e0 	.word	0x0800a2e0
 80099c0:	08009a45 	.word	0x08009a45
 80099c4:	2000008c 	.word	0x2000008c
 80099c8:	20001d88 	.word	0x20001d88

080099cc <AdcGet_voltage>:

uint16_t AdcGet_voltage(VoltageID id)
{
 80099cc:	b580      	push	{r7, lr}
 80099ce:	b082      	sub	sp, #8
 80099d0:	af00      	add	r7, sp, #0
 80099d2:	0002      	movs	r2, r0
 80099d4:	1dfb      	adds	r3, r7, #7
 80099d6:	701a      	strb	r2, [r3, #0]
	return handle_adc.voltage_results[id];
 80099d8:	1dfb      	adds	r3, r7, #7
 80099da:	781a      	ldrb	r2, [r3, #0]
 80099dc:	4b03      	ldr	r3, [pc, #12]	; (80099ec <AdcGet_voltage+0x20>)
 80099de:	320c      	adds	r2, #12
 80099e0:	0052      	lsls	r2, r2, #1
 80099e2:	5ad3      	ldrh	r3, [r2, r3]
}
 80099e4:	0018      	movs	r0, r3
 80099e6:	46bd      	mov	sp, r7
 80099e8:	b002      	add	sp, #8
 80099ea:	bd80      	pop	{r7, pc}
 80099ec:	20001d88 	.word	0x20001d88

080099f0 <AdcGet_temperature>:

uint16_t AdcGet_temperature(TemperatureID id)
{
 80099f0:	b580      	push	{r7, lr}
 80099f2:	b082      	sub	sp, #8
 80099f4:	af00      	add	r7, sp, #0
 80099f6:	0002      	movs	r2, r0
 80099f8:	1dfb      	adds	r3, r7, #7
 80099fa:	701a      	strb	r2, [r3, #0]
    return handle_adc.temperature_results[id];
 80099fc:	1dfb      	adds	r3, r7, #7
 80099fe:	781b      	ldrb	r3, [r3, #0]
 8009a00:	4a04      	ldr	r2, [pc, #16]	; (8009a14 <AdcGet_temperature+0x24>)
 8009a02:	3310      	adds	r3, #16
 8009a04:	005b      	lsls	r3, r3, #1
 8009a06:	18d3      	adds	r3, r2, r3
 8009a08:	3302      	adds	r3, #2
 8009a0a:	881b      	ldrh	r3, [r3, #0]
}
 8009a0c:	0018      	movs	r0, r3
 8009a0e:	46bd      	mov	sp, r7
 8009a10:	b002      	add	sp, #8
 8009a12:	bd80      	pop	{r7, pc}
 8009a14:	20001d88 	.word	0x20001d88

08009a18 <AdcGet_current>:

uint16_t AdcGet_current(CurrentID id)
{
 8009a18:	b580      	push	{r7, lr}
 8009a1a:	b082      	sub	sp, #8
 8009a1c:	af00      	add	r7, sp, #0
 8009a1e:	0002      	movs	r2, r0
 8009a20:	1dfb      	adds	r3, r7, #7
 8009a22:	701a      	strb	r2, [r3, #0]
    return handle_adc.current_results[id];
 8009a24:	1dfb      	adds	r3, r7, #7
 8009a26:	781b      	ldrb	r3, [r3, #0]
 8009a28:	4a05      	ldr	r2, [pc, #20]	; (8009a40 <AdcGet_current+0x28>)
 8009a2a:	3314      	adds	r3, #20
 8009a2c:	005b      	lsls	r3, r3, #1
 8009a2e:	18d3      	adds	r3, r2, r3
 8009a30:	3304      	adds	r3, #4
 8009a32:	2200      	movs	r2, #0
 8009a34:	5e9b      	ldrsh	r3, [r3, r2]
 8009a36:	b29b      	uxth	r3, r3
}
 8009a38:	0018      	movs	r0, r3
 8009a3a:	46bd      	mov	sp, r7
 8009a3c:	b002      	add	sp, #8
 8009a3e:	bd80      	pop	{r7, pc}
 8009a40:	20001d88 	.word	0x20001d88

08009a44 <AdcTask_main>:

static void AdcTask_main(void *argument){
 8009a44:	b580      	push	{r7, lr}
 8009a46:	b082      	sub	sp, #8
 8009a48:	af00      	add	r7, sp, #0
 8009a4a:	6078      	str	r0, [r7, #4]
    while (1)
    {
        AdcTask_convert(&handle_adc);
 8009a4c:	4b04      	ldr	r3, [pc, #16]	; (8009a60 <AdcTask_main+0x1c>)
 8009a4e:	0018      	movs	r0, r3
 8009a50:	f000 f808 	bl	8009a64 <AdcTask_convert>
        osDelay(1000);
 8009a54:	23fa      	movs	r3, #250	; 0xfa
 8009a56:	009b      	lsls	r3, r3, #2
 8009a58:	0018      	movs	r0, r3
 8009a5a:	f7fd fab3 	bl	8006fc4 <osDelay>
        AdcTask_convert(&handle_adc);
 8009a5e:	e7f5      	b.n	8009a4c <AdcTask_main+0x8>
 8009a60:	20001d88 	.word	0x20001d88

08009a64 <AdcTask_convert>:
    }
}

static void AdcTask_convert(adc_shared_memory_t *pHandle){
 8009a64:	b590      	push	{r4, r7, lr}
 8009a66:	b085      	sub	sp, #20
 8009a68:	af00      	add	r7, sp, #0
 8009a6a:	6078      	str	r0, [r7, #4]
    pHandle->voltage_results[VOLTAGE_VREFINT] = VDDA*VREFINT_CAL*1000/pHandle->adc_raw_results[4];
 8009a6c:	4b29      	ldr	r3, [pc, #164]	; (8009b14 <AdcTask_convert+0xb0>)
 8009a6e:	881b      	ldrh	r3, [r3, #0]
 8009a70:	0018      	movs	r0, r3
 8009a72:	f7f7 f8ff 	bl	8000c74 <__aeabi_i2f>
 8009a76:	1c03      	adds	r3, r0, #0
 8009a78:	4927      	ldr	r1, [pc, #156]	; (8009b18 <AdcTask_convert+0xb4>)
 8009a7a:	1c18      	adds	r0, r3, #0
 8009a7c:	f7f6 fdec 	bl	8000658 <__aeabi_fmul>
 8009a80:	1c03      	adds	r3, r0, #0
 8009a82:	4926      	ldr	r1, [pc, #152]	; (8009b1c <AdcTask_convert+0xb8>)
 8009a84:	1c18      	adds	r0, r3, #0
 8009a86:	f7f6 fde7 	bl	8000658 <__aeabi_fmul>
 8009a8a:	1c03      	adds	r3, r0, #0
 8009a8c:	1c1c      	adds	r4, r3, #0
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	891b      	ldrh	r3, [r3, #8]
 8009a92:	0018      	movs	r0, r3
 8009a94:	f7f7 f8ee 	bl	8000c74 <__aeabi_i2f>
 8009a98:	1c03      	adds	r3, r0, #0
 8009a9a:	1c19      	adds	r1, r3, #0
 8009a9c:	1c20      	adds	r0, r4, #0
 8009a9e:	f7f6 fcc1 	bl	8000424 <__aeabi_fdiv>
 8009aa2:	1c03      	adds	r3, r0, #0
 8009aa4:	1c18      	adds	r0, r3, #0
 8009aa6:	f7f6 fca5 	bl	80003f4 <__aeabi_f2uiz>
 8009aaa:	0003      	movs	r3, r0
 8009aac:	b29a      	uxth	r2, r3
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	841a      	strh	r2, [r3, #32]

    for (uint8_t i = VOLTAGE_BAT1; i < VOLTAGE_ADAPTER ; i++){
 8009ab2:	230f      	movs	r3, #15
 8009ab4:	18fb      	adds	r3, r7, r3
 8009ab6:	2200      	movs	r2, #0
 8009ab8:	701a      	strb	r2, [r3, #0]
 8009aba:	e020      	b.n	8009afe <AdcTask_convert+0x9a>
        pHandle->voltage_results[i] = pHandle->adc_raw_results[i] * pHandle->voltage_results[VOLTAGE_VREFINT] * VOLTAGE_SCALE/ADC_FULL_SCALE;
 8009abc:	240f      	movs	r4, #15
 8009abe:	193b      	adds	r3, r7, r4
 8009ac0:	781a      	ldrb	r2, [r3, #0]
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	0052      	lsls	r2, r2, #1
 8009ac6:	5ad3      	ldrh	r3, [r2, r3]
 8009ac8:	001a      	movs	r2, r3
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	8c1b      	ldrh	r3, [r3, #32]
 8009ace:	435a      	muls	r2, r3
 8009ad0:	0013      	movs	r3, r2
 8009ad2:	009b      	lsls	r3, r3, #2
 8009ad4:	189b      	adds	r3, r3, r2
 8009ad6:	005b      	lsls	r3, r3, #1
 8009ad8:	189b      	adds	r3, r3, r2
 8009ada:	4911      	ldr	r1, [pc, #68]	; (8009b20 <AdcTask_convert+0xbc>)
 8009adc:	0018      	movs	r0, r3
 8009ade:	f7f6 fb9d 	bl	800021c <__divsi3>
 8009ae2:	0003      	movs	r3, r0
 8009ae4:	0019      	movs	r1, r3
 8009ae6:	193b      	adds	r3, r7, r4
 8009ae8:	781a      	ldrb	r2, [r3, #0]
 8009aea:	b289      	uxth	r1, r1
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	320c      	adds	r2, #12
 8009af0:	0052      	lsls	r2, r2, #1
 8009af2:	52d1      	strh	r1, [r2, r3]
    for (uint8_t i = VOLTAGE_BAT1; i < VOLTAGE_ADAPTER ; i++){
 8009af4:	193b      	adds	r3, r7, r4
 8009af6:	781a      	ldrb	r2, [r3, #0]
 8009af8:	193b      	adds	r3, r7, r4
 8009afa:	3201      	adds	r2, #1
 8009afc:	701a      	strb	r2, [r3, #0]
 8009afe:	230f      	movs	r3, #15
 8009b00:	18fb      	adds	r3, r7, r3
 8009b02:	781b      	ldrb	r3, [r3, #0]
 8009b04:	2b01      	cmp	r3, #1
 8009b06:	d9d9      	bls.n	8009abc <AdcTask_convert+0x58>

    for (uint8_t i = CURRENT_BAT1; i < CURRENT_CHARGE + 1; i++){
        current_results[i] = adc_raw_results[ADC_CUR_BAT1 + i];
    }
    */
}
 8009b08:	46c0      	nop			; (mov r8, r8)
 8009b0a:	46c0      	nop			; (mov r8, r8)
 8009b0c:	46bd      	mov	sp, r7
 8009b0e:	b005      	add	sp, #20
 8009b10:	bd90      	pop	{r4, r7, pc}
 8009b12:	46c0      	nop			; (mov r8, r8)
 8009b14:	1fff75aa 	.word	0x1fff75aa
 8009b18:	40400000 	.word	0x40400000
 8009b1c:	447a0000 	.word	0x447a0000
 8009b20:	00000fff 	.word	0x00000fff

08009b24 <BattControllerTask_init>:
static void BattController_main(void *argument);
static void BattControllerApp_update(BattController_t* handle);

bool flag_OVC = false, flag_OVV = false;

int BattControllerTask_init(void){
 8009b24:	b580      	push	{r7, lr}
 8009b26:	b08a      	sub	sp, #40	; 0x28
 8009b28:	af00      	add	r7, sp, #0
	osThreadId_t BattControllerTask;
    const osThreadAttr_t BattControlTask_attributes = {
 8009b2a:	003b      	movs	r3, r7
 8009b2c:	0018      	movs	r0, r3
 8009b2e:	2324      	movs	r3, #36	; 0x24
 8009b30:	001a      	movs	r2, r3
 8009b32:	2100      	movs	r1, #0
 8009b34:	f000 fad8 	bl	800a0e8 <memset>
 8009b38:	003b      	movs	r3, r7
 8009b3a:	4a0b      	ldr	r2, [pc, #44]	; (8009b68 <BattControllerTask_init+0x44>)
 8009b3c:	601a      	str	r2, [r3, #0]
 8009b3e:	003b      	movs	r3, r7
 8009b40:	2280      	movs	r2, #128	; 0x80
 8009b42:	0092      	lsls	r2, r2, #2
 8009b44:	615a      	str	r2, [r3, #20]
 8009b46:	003b      	movs	r3, r7
 8009b48:	2218      	movs	r2, #24
 8009b4a:	619a      	str	r2, [r3, #24]
        .name = "BattControlTask",
        .priority = (osPriority_t) osPriorityNormal,
        .stack_size = 128 * 4
    };
    BattControllerTask = osThreadNew(BattController_main, NULL, &BattControlTask_attributes);
 8009b4c:	003a      	movs	r2, r7
 8009b4e:	4b07      	ldr	r3, [pc, #28]	; (8009b6c <BattControllerTask_init+0x48>)
 8009b50:	2100      	movs	r1, #0
 8009b52:	0018      	movs	r0, r3
 8009b54:	f7fd f9a0 	bl	8006e98 <osThreadNew>
 8009b58:	0003      	movs	r3, r0
 8009b5a:	627b      	str	r3, [r7, #36]	; 0x24
	(void)BattControllerTask;

	return 1;
 8009b5c:	2301      	movs	r3, #1
}
 8009b5e:	0018      	movs	r0, r3
 8009b60:	46bd      	mov	sp, r7
 8009b62:	b00a      	add	sp, #40	; 0x28
 8009b64:	bd80      	pop	{r7, pc}
 8009b66:	46c0      	nop			; (mov r8, r8)
 8009b68:	0800a2e8 	.word	0x0800a2e8
 8009b6c:	08009b71 	.word	0x08009b71

08009b70 <BattController_main>:

static void BattController_main(void *argument){
 8009b70:	b580      	push	{r7, lr}
 8009b72:	b082      	sub	sp, #8
 8009b74:	af00      	add	r7, sp, #0
 8009b76:	6078      	str	r0, [r7, #4]
	while (1){
		BattControllerApp_update(&BattControl);
 8009b78:	4b04      	ldr	r3, [pc, #16]	; (8009b8c <BattController_main+0x1c>)
 8009b7a:	0018      	movs	r0, r3
 8009b7c:	f000 f808 	bl	8009b90 <BattControllerApp_update>

		osDelay(pdMS_TO_TICKS(1000));
 8009b80:	23fa      	movs	r3, #250	; 0xfa
 8009b82:	009b      	lsls	r3, r3, #2
 8009b84:	0018      	movs	r0, r3
 8009b86:	f7fd fa1d 	bl	8006fc4 <osDelay>
		BattControllerApp_update(&BattControl);
 8009b8a:	e7f5      	b.n	8009b78 <BattController_main+0x8>
 8009b8c:	20001db8 	.word	0x20001db8

08009b90 <BattControllerApp_update>:
	}
}

static void BattControllerApp_update(BattController_t* handle){
 8009b90:	b5b0      	push	{r4, r5, r7, lr}
 8009b92:	b084      	sub	sp, #16
 8009b94:	af00      	add	r7, sp, #0
 8009b96:	6078      	str	r0, [r7, #4]
	/* update voltage batt A and Batt B */
	for (VoltageID i = VOLTAGE_BAT1; i < VOLTAGE_ADAPTER + 1; i++){
 8009b98:	230f      	movs	r3, #15
 8009b9a:	18fb      	adds	r3, r7, r3
 8009b9c:	2200      	movs	r2, #0
 8009b9e:	701a      	strb	r2, [r3, #0]
 8009ba0:	e016      	b.n	8009bd0 <BattControllerApp_update+0x40>
		handle->data.voltage_results[i] = AdcGet_voltage(i);
 8009ba2:	250f      	movs	r5, #15
 8009ba4:	197b      	adds	r3, r7, r5
 8009ba6:	781c      	ldrb	r4, [r3, #0]
 8009ba8:	197b      	adds	r3, r7, r5
 8009baa:	781b      	ldrb	r3, [r3, #0]
 8009bac:	0018      	movs	r0, r3
 8009bae:	f7ff ff0d 	bl	80099cc <AdcGet_voltage>
 8009bb2:	0003      	movs	r3, r0
 8009bb4:	0019      	movs	r1, r3
 8009bb6:	687a      	ldr	r2, [r7, #4]
 8009bb8:	0023      	movs	r3, r4
 8009bba:	330c      	adds	r3, #12
 8009bbc:	005b      	lsls	r3, r3, #1
 8009bbe:	18d3      	adds	r3, r2, r3
 8009bc0:	3304      	adds	r3, #4
 8009bc2:	1c0a      	adds	r2, r1, #0
 8009bc4:	801a      	strh	r2, [r3, #0]
	for (VoltageID i = VOLTAGE_BAT1; i < VOLTAGE_ADAPTER + 1; i++){
 8009bc6:	197b      	adds	r3, r7, r5
 8009bc8:	781a      	ldrb	r2, [r3, #0]
 8009bca:	197b      	adds	r3, r7, r5
 8009bcc:	3201      	adds	r2, #1
 8009bce:	701a      	strb	r2, [r3, #0]
 8009bd0:	230f      	movs	r3, #15
 8009bd2:	18fb      	adds	r3, r7, r3
 8009bd4:	781b      	ldrb	r3, [r3, #0]
 8009bd6:	2b02      	cmp	r3, #2
 8009bd8:	d9e3      	bls.n	8009ba2 <BattControllerApp_update+0x12>
	}

	/* update current */
	for (CurrentID i = CURRENT_SYS; i < CURRENT_CHARGE + 1; i++){
 8009bda:	230e      	movs	r3, #14
 8009bdc:	18fb      	adds	r3, r7, r3
 8009bde:	2200      	movs	r2, #0
 8009be0:	701a      	strb	r2, [r3, #0]
 8009be2:	e017      	b.n	8009c14 <BattControllerApp_update+0x84>
		handle->data.current_results[i] = AdcGet_current(i);
 8009be4:	240e      	movs	r4, #14
 8009be6:	193b      	adds	r3, r7, r4
 8009be8:	781b      	ldrb	r3, [r3, #0]
 8009bea:	0018      	movs	r0, r3
 8009bec:	f7ff ff14 	bl	8009a18 <AdcGet_current>
 8009bf0:	0003      	movs	r3, r0
 8009bf2:	001a      	movs	r2, r3
 8009bf4:	0020      	movs	r0, r4
 8009bf6:	183b      	adds	r3, r7, r0
 8009bf8:	781b      	ldrb	r3, [r3, #0]
 8009bfa:	b211      	sxth	r1, r2
 8009bfc:	687a      	ldr	r2, [r7, #4]
 8009bfe:	3314      	adds	r3, #20
 8009c00:	005b      	lsls	r3, r3, #1
 8009c02:	18d3      	adds	r3, r2, r3
 8009c04:	3308      	adds	r3, #8
 8009c06:	1c0a      	adds	r2, r1, #0
 8009c08:	801a      	strh	r2, [r3, #0]
	for (CurrentID i = CURRENT_SYS; i < CURRENT_CHARGE + 1; i++){
 8009c0a:	183b      	adds	r3, r7, r0
 8009c0c:	781a      	ldrb	r2, [r3, #0]
 8009c0e:	183b      	adds	r3, r7, r0
 8009c10:	3201      	adds	r2, #1
 8009c12:	701a      	strb	r2, [r3, #0]
 8009c14:	230e      	movs	r3, #14
 8009c16:	18fb      	adds	r3, r7, r3
 8009c18:	781b      	ldrb	r3, [r3, #0]
 8009c1a:	2b01      	cmp	r3, #1
 8009c1c:	d9e2      	bls.n	8009be4 <BattControllerApp_update+0x54>
	}
	
	/* update state of max1538 */

}
 8009c1e:	46c0      	nop			; (mov r8, r8)
 8009c20:	46c0      	nop			; (mov r8, r8)
 8009c22:	46bd      	mov	sp, r7
 8009c24:	b004      	add	sp, #16
 8009c26:	bdb0      	pop	{r4, r5, r7, pc}

08009c28 <heralink_main_init>:
#include "spi_slave.h"
#include "max1538.h"
#include "adc_convert.h"

int heralink_main_init (void)
{
 8009c28:	b580      	push	{r7, lr}
 8009c2a:	af00      	add	r7, sp, #0
	AdcTask_init();
 8009c2c:	f7ff fe9a 	bl	8009964 <AdcTask_init>
	SlTask_init();
 8009c30:	f000 f806 	bl	8009c40 <SlTask_init>
	BattControllerTask_init();
 8009c34:	f7ff ff76 	bl	8009b24 <BattControllerTask_init>
}
 8009c38:	46c0      	nop			; (mov r8, r8)
 8009c3a:	0018      	movs	r0, r3
 8009c3c:	46bd      	mov	sp, r7
 8009c3e:	bd80      	pop	{r7, pc}

08009c40 <SlTask_init>:
	WRITE_FLAG,
	READ_FLAG
};

int SlTask_init(void)
{
 8009c40:	b580      	push	{r7, lr}
 8009c42:	b08a      	sub	sp, #40	; 0x28
 8009c44:	af00      	add	r7, sp, #0
	osThreadId_t SlaveTask;
	const osThreadAttr_t SlaveTask_attributes = {
 8009c46:	003b      	movs	r3, r7
 8009c48:	0018      	movs	r0, r3
 8009c4a:	2324      	movs	r3, #36	; 0x24
 8009c4c:	001a      	movs	r2, r3
 8009c4e:	2100      	movs	r1, #0
 8009c50:	f000 fa4a 	bl	800a0e8 <memset>
 8009c54:	003b      	movs	r3, r7
 8009c56:	4a0e      	ldr	r2, [pc, #56]	; (8009c90 <SlTask_init+0x50>)
 8009c58:	601a      	str	r2, [r3, #0]
 8009c5a:	003b      	movs	r3, r7
 8009c5c:	22a0      	movs	r2, #160	; 0xa0
 8009c5e:	00d2      	lsls	r2, r2, #3
 8009c60:	615a      	str	r2, [r3, #20]
 8009c62:	003b      	movs	r3, r7
 8009c64:	2228      	movs	r2, #40	; 0x28
 8009c66:	619a      	str	r2, [r3, #24]
	  .name = "SlaveTask",
	  .priority = (osPriority_t) osPriorityHigh,
	  .stack_size = 128 * 10
	};
	SlaveTask = osThreadNew(SlTask_main, NULL, &SlaveTask_attributes);
 8009c68:	003a      	movs	r2, r7
 8009c6a:	4b0a      	ldr	r3, [pc, #40]	; (8009c94 <SlTask_init+0x54>)
 8009c6c:	2100      	movs	r1, #0
 8009c6e:	0018      	movs	r0, r3
 8009c70:	f7fd f912 	bl	8006e98 <osThreadNew>
 8009c74:	0003      	movs	r3, r0
 8009c76:	627b      	str	r3, [r7, #36]	; 0x24
	Slave_ready_id = osEventFlagsNew(NULL);
 8009c78:	2000      	movs	r0, #0
 8009c7a:	f7fd f9bf 	bl	8006ffc <osEventFlagsNew>
 8009c7e:	0002      	movs	r2, r0
 8009c80:	4b05      	ldr	r3, [pc, #20]	; (8009c98 <SlTask_init+0x58>)
 8009c82:	601a      	str	r2, [r3, #0]
	(void)SlaveTask;

	return 1;
 8009c84:	2301      	movs	r3, #1
}
 8009c86:	0018      	movs	r0, r3
 8009c88:	46bd      	mov	sp, r7
 8009c8a:	b00a      	add	sp, #40	; 0x28
 8009c8c:	bd80      	pop	{r7, pc}
 8009c8e:	46c0      	nop			; (mov r8, r8)
 8009c90:	0800a2f8 	.word	0x0800a2f8
 8009c94:	08009c9d 	.word	0x08009c9d
 8009c98:	20001f04 	.word	0x20001f04

08009c9c <SlTask_main>:

static void SlTask_main(void *argument)
{
 8009c9c:	b5b0      	push	{r4, r5, r7, lr}
 8009c9e:	b086      	sub	sp, #24
 8009ca0:	af00      	add	r7, sp, #0
 8009ca2:	6078      	str	r0, [r7, #4]
//	spi_read(&spi_handle, RxBuffer, 1);
//	spi_read_write(&spi_handle, dummy_read_write, RxBuffer, 1);
	uint8_t *tempBuffer, len;
	while (1){
		/* Test */
		osEventFlagsWait(Slave_ready_id, 0xDD, osFlagsWaitAny, osWaitForever);
 8009ca4:	4b4d      	ldr	r3, [pc, #308]	; (8009ddc <SlTask_main+0x140>)
 8009ca6:	6818      	ldr	r0, [r3, #0]
 8009ca8:	2301      	movs	r3, #1
 8009caa:	425b      	negs	r3, r3
 8009cac:	2200      	movs	r2, #0
 8009cae:	21dd      	movs	r1, #221	; 0xdd
 8009cb0:	f7fd fa26 	bl	8007100 <osEventFlagsWait>
		SlTask_encode(shared_memory);
 8009cb4:	4b4a      	ldr	r3, [pc, #296]	; (8009de0 <SlTask_main+0x144>)
 8009cb6:	0018      	movs	r0, r3
 8009cb8:	f000 f89a 	bl	8009df0 <SlTask_encode>
		uint8_t flag_decode = SlDecode_register(&RxBuffer[0]);
 8009cbc:	2514      	movs	r5, #20
 8009cbe:	197c      	adds	r4, r7, r5
 8009cc0:	4b48      	ldr	r3, [pc, #288]	; (8009de4 <SlTask_main+0x148>)
 8009cc2:	0018      	movs	r0, r3
 8009cc4:	f000 f94b 	bl	8009f5e <SlDecode_register>
 8009cc8:	0003      	movs	r3, r0
 8009cca:	7023      	strb	r3, [r4, #0]
		if (flag_decode == WRITE_FLAG){
 8009ccc:	197b      	adds	r3, r7, r5
 8009cce:	781b      	ldrb	r3, [r3, #0]
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d129      	bne.n	8009d28 <SlTask_main+0x8c>
			for (uint8_t i = LOW_VOLTAGE_LOW_BYTE; i < BUZZER_ENABLE + 1; i++){
 8009cd4:	2317      	movs	r3, #23
 8009cd6:	18fb      	adds	r3, r7, r3
 8009cd8:	2210      	movs	r2, #16
 8009cda:	701a      	strb	r2, [r3, #0]
 8009cdc:	e01e      	b.n	8009d1c <SlTask_main+0x80>
				if (RxBuffer[0] == i){
 8009cde:	4b41      	ldr	r3, [pc, #260]	; (8009de4 <SlTask_main+0x148>)
 8009ce0:	781b      	ldrb	r3, [r3, #0]
 8009ce2:	2117      	movs	r1, #23
 8009ce4:	187a      	adds	r2, r7, r1
 8009ce6:	7812      	ldrb	r2, [r2, #0]
 8009ce8:	429a      	cmp	r2, r3
 8009cea:	d111      	bne.n	8009d10 <SlTask_main+0x74>
					tempBuffer = &shared_memory[i];
 8009cec:	187b      	adds	r3, r7, r1
 8009cee:	781a      	ldrb	r2, [r3, #0]
 8009cf0:	4b3b      	ldr	r3, [pc, #236]	; (8009de0 <SlTask_main+0x144>)
 8009cf2:	18d3      	adds	r3, r2, r3
 8009cf4:	613b      	str	r3, [r7, #16]
					len = 2;
 8009cf6:	210f      	movs	r1, #15
 8009cf8:	187b      	adds	r3, r7, r1
 8009cfa:	2202      	movs	r2, #2
 8009cfc:	701a      	strb	r2, [r3, #0]
					spi_read_write(&spi_handle, dummy_read_write, tempBuffer, len);
 8009cfe:	187b      	adds	r3, r7, r1
 8009d00:	781b      	ldrb	r3, [r3, #0]
 8009d02:	b29b      	uxth	r3, r3
 8009d04:	693a      	ldr	r2, [r7, #16]
 8009d06:	4938      	ldr	r1, [pc, #224]	; (8009de8 <SlTask_main+0x14c>)
 8009d08:	4838      	ldr	r0, [pc, #224]	; (8009dec <SlTask_main+0x150>)
 8009d0a:	f000 f9c7 	bl	800a09c <spi_read_write>
					break;
 8009d0e:	e063      	b.n	8009dd8 <SlTask_main+0x13c>
			for (uint8_t i = LOW_VOLTAGE_LOW_BYTE; i < BUZZER_ENABLE + 1; i++){
 8009d10:	2117      	movs	r1, #23
 8009d12:	187b      	adds	r3, r7, r1
 8009d14:	781a      	ldrb	r2, [r3, #0]
 8009d16:	187b      	adds	r3, r7, r1
 8009d18:	3201      	adds	r2, #1
 8009d1a:	701a      	strb	r2, [r3, #0]
 8009d1c:	2317      	movs	r3, #23
 8009d1e:	18fb      	adds	r3, r7, r3
 8009d20:	781b      	ldrb	r3, [r3, #0]
 8009d22:	2b14      	cmp	r3, #20
 8009d24:	d9db      	bls.n	8009cde <SlTask_main+0x42>
 8009d26:	e7bd      	b.n	8009ca4 <SlTask_main+0x8>
				}
			}
		}
		else {
			for (uint8_t i = BAT1_VOLTAGE_LOW_BYTE; i < POWER_WARNING + 1; i++){
 8009d28:	2316      	movs	r3, #22
 8009d2a:	18fb      	adds	r3, r7, r3
 8009d2c:	2250      	movs	r2, #80	; 0x50
 8009d2e:	701a      	strb	r2, [r3, #0]
 8009d30:	e021      	b.n	8009d76 <SlTask_main+0xda>
				if (RxBuffer[0] == i){
 8009d32:	4b2c      	ldr	r3, [pc, #176]	; (8009de4 <SlTask_main+0x148>)
 8009d34:	781b      	ldrb	r3, [r3, #0]
 8009d36:	2116      	movs	r1, #22
 8009d38:	187a      	adds	r2, r7, r1
 8009d3a:	7812      	ldrb	r2, [r2, #0]
 8009d3c:	429a      	cmp	r2, r3
 8009d3e:	d114      	bne.n	8009d6a <SlTask_main+0xce>
					tempBuffer = &shared_memory[i];
 8009d40:	187b      	adds	r3, r7, r1
 8009d42:	781a      	ldrb	r2, [r3, #0]
 8009d44:	4b26      	ldr	r3, [pc, #152]	; (8009de0 <SlTask_main+0x144>)
 8009d46:	18d3      	adds	r3, r2, r3
 8009d48:	613b      	str	r3, [r7, #16]
					len = POWER_WARNING + 1 - i;
 8009d4a:	200f      	movs	r0, #15
 8009d4c:	183b      	adds	r3, r7, r0
 8009d4e:	187a      	adds	r2, r7, r1
 8009d50:	7812      	ldrb	r2, [r2, #0]
 8009d52:	216a      	movs	r1, #106	; 0x6a
 8009d54:	1a8a      	subs	r2, r1, r2
 8009d56:	701a      	strb	r2, [r3, #0]
					spi_read_write(&spi_handle, tempBuffer, dummy_read_write, len);
 8009d58:	183b      	adds	r3, r7, r0
 8009d5a:	781b      	ldrb	r3, [r3, #0]
 8009d5c:	b29b      	uxth	r3, r3
 8009d5e:	4a22      	ldr	r2, [pc, #136]	; (8009de8 <SlTask_main+0x14c>)
 8009d60:	6939      	ldr	r1, [r7, #16]
 8009d62:	4822      	ldr	r0, [pc, #136]	; (8009dec <SlTask_main+0x150>)
 8009d64:	f000 f99a 	bl	800a09c <spi_read_write>
					break;
 8009d68:	e00a      	b.n	8009d80 <SlTask_main+0xe4>
			for (uint8_t i = BAT1_VOLTAGE_LOW_BYTE; i < POWER_WARNING + 1; i++){
 8009d6a:	2116      	movs	r1, #22
 8009d6c:	187b      	adds	r3, r7, r1
 8009d6e:	781a      	ldrb	r2, [r3, #0]
 8009d70:	187b      	adds	r3, r7, r1
 8009d72:	3201      	adds	r2, #1
 8009d74:	701a      	strb	r2, [r3, #0]
 8009d76:	2316      	movs	r3, #22
 8009d78:	18fb      	adds	r3, r7, r3
 8009d7a:	781b      	ldrb	r3, [r3, #0]
 8009d7c:	2b69      	cmp	r3, #105	; 0x69
 8009d7e:	d9d8      	bls.n	8009d32 <SlTask_main+0x96>
				}
			}
			for (uint8_t i = LOW_VOLTAGE_LOW_BYTE; i < BUZZER_ENABLE + 1; i++){
 8009d80:	2315      	movs	r3, #21
 8009d82:	18fb      	adds	r3, r7, r3
 8009d84:	2210      	movs	r2, #16
 8009d86:	701a      	strb	r2, [r3, #0]
 8009d88:	e021      	b.n	8009dce <SlTask_main+0x132>
				if (RxBuffer[0] == i){
 8009d8a:	4b16      	ldr	r3, [pc, #88]	; (8009de4 <SlTask_main+0x148>)
 8009d8c:	781b      	ldrb	r3, [r3, #0]
 8009d8e:	2115      	movs	r1, #21
 8009d90:	187a      	adds	r2, r7, r1
 8009d92:	7812      	ldrb	r2, [r2, #0]
 8009d94:	429a      	cmp	r2, r3
 8009d96:	d114      	bne.n	8009dc2 <SlTask_main+0x126>
					tempBuffer = &shared_memory[i];
 8009d98:	187b      	adds	r3, r7, r1
 8009d9a:	781a      	ldrb	r2, [r3, #0]
 8009d9c:	4b10      	ldr	r3, [pc, #64]	; (8009de0 <SlTask_main+0x144>)
 8009d9e:	18d3      	adds	r3, r2, r3
 8009da0:	613b      	str	r3, [r7, #16]
					len = BUZZER_ENABLE + 1 - i;
 8009da2:	200f      	movs	r0, #15
 8009da4:	183b      	adds	r3, r7, r0
 8009da6:	187a      	adds	r2, r7, r1
 8009da8:	7812      	ldrb	r2, [r2, #0]
 8009daa:	2115      	movs	r1, #21
 8009dac:	1a8a      	subs	r2, r1, r2
 8009dae:	701a      	strb	r2, [r3, #0]
					spi_read_write(&spi_handle, tempBuffer, dummy_read_write, len);
 8009db0:	183b      	adds	r3, r7, r0
 8009db2:	781b      	ldrb	r3, [r3, #0]
 8009db4:	b29b      	uxth	r3, r3
 8009db6:	4a0c      	ldr	r2, [pc, #48]	; (8009de8 <SlTask_main+0x14c>)
 8009db8:	6939      	ldr	r1, [r7, #16]
 8009dba:	480c      	ldr	r0, [pc, #48]	; (8009dec <SlTask_main+0x150>)
 8009dbc:	f000 f96e 	bl	800a09c <spi_read_write>
					break;
 8009dc0:	e00a      	b.n	8009dd8 <SlTask_main+0x13c>
			for (uint8_t i = LOW_VOLTAGE_LOW_BYTE; i < BUZZER_ENABLE + 1; i++){
 8009dc2:	2115      	movs	r1, #21
 8009dc4:	187b      	adds	r3, r7, r1
 8009dc6:	781a      	ldrb	r2, [r3, #0]
 8009dc8:	187b      	adds	r3, r7, r1
 8009dca:	3201      	adds	r2, #1
 8009dcc:	701a      	strb	r2, [r3, #0]
 8009dce:	2315      	movs	r3, #21
 8009dd0:	18fb      	adds	r3, r7, r3
 8009dd2:	781b      	ldrb	r3, [r3, #0]
 8009dd4:	2b14      	cmp	r3, #20
 8009dd6:	d9d8      	bls.n	8009d8a <SlTask_main+0xee>
	while (1){
 8009dd8:	e764      	b.n	8009ca4 <SlTask_main+0x8>
 8009dda:	46c0      	nop			; (mov r8, r8)
 8009ddc:	20001f04 	.word	0x20001f04
 8009de0:	20001e0c 	.word	0x20001e0c
 8009de4:	20001dec 	.word	0x20001dec
 8009de8:	20001ed4 	.word	0x20001ed4
 8009dec:	20000010 	.word	0x20000010

08009df0 <SlTask_encode>:
		}
	}
}

static void SlTask_encode(uint8_t *packet)
{
 8009df0:	b5b0      	push	{r4, r5, r7, lr}
 8009df2:	b084      	sub	sp, #16
 8009df4:	af00      	add	r7, sp, #0
 8009df6:	6078      	str	r0, [r7, #4]
	uint8_t index_packet = BAT1_VOLTAGE_LOW_BYTE;
 8009df8:	230f      	movs	r3, #15
 8009dfa:	18fb      	adds	r3, r7, r3
 8009dfc:	2250      	movs	r2, #80	; 0x50
 8009dfe:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = BAT1_VOLTAGE_LOW_BYTE; i <= SYS_VOLTAGE_HIGH_BYTE; i+=2)
 8009e00:	230e      	movs	r3, #14
 8009e02:	18fb      	adds	r3, r7, r3
 8009e04:	2250      	movs	r2, #80	; 0x50
 8009e06:	701a      	strb	r2, [r3, #0]
 8009e08:	e02b      	b.n	8009e62 <SlTask_encode+0x72>
	{
		packet[i] = AdcGet_voltage(index_packet - BAT1_VOLTAGE_LOW_BYTE);
 8009e0a:	240f      	movs	r4, #15
 8009e0c:	193b      	adds	r3, r7, r4
 8009e0e:	781b      	ldrb	r3, [r3, #0]
 8009e10:	3b50      	subs	r3, #80	; 0x50
 8009e12:	b2db      	uxtb	r3, r3
 8009e14:	0018      	movs	r0, r3
 8009e16:	f7ff fdd9 	bl	80099cc <AdcGet_voltage>
 8009e1a:	0003      	movs	r3, r0
 8009e1c:	0019      	movs	r1, r3
 8009e1e:	250e      	movs	r5, #14
 8009e20:	197b      	adds	r3, r7, r5
 8009e22:	781b      	ldrb	r3, [r3, #0]
 8009e24:	687a      	ldr	r2, [r7, #4]
 8009e26:	18d3      	adds	r3, r2, r3
 8009e28:	b2ca      	uxtb	r2, r1
 8009e2a:	701a      	strb	r2, [r3, #0]
		packet[i+1] = AdcGet_voltage(index_packet - BAT1_VOLTAGE_LOW_BYTE) >> 8;
 8009e2c:	193b      	adds	r3, r7, r4
 8009e2e:	781b      	ldrb	r3, [r3, #0]
 8009e30:	3b50      	subs	r3, #80	; 0x50
 8009e32:	b2db      	uxtb	r3, r3
 8009e34:	0018      	movs	r0, r3
 8009e36:	f7ff fdc9 	bl	80099cc <AdcGet_voltage>
 8009e3a:	0003      	movs	r3, r0
 8009e3c:	0a1b      	lsrs	r3, r3, #8
 8009e3e:	b299      	uxth	r1, r3
 8009e40:	197b      	adds	r3, r7, r5
 8009e42:	781b      	ldrb	r3, [r3, #0]
 8009e44:	3301      	adds	r3, #1
 8009e46:	687a      	ldr	r2, [r7, #4]
 8009e48:	18d3      	adds	r3, r2, r3
 8009e4a:	b2ca      	uxtb	r2, r1
 8009e4c:	701a      	strb	r2, [r3, #0]
		index_packet++;
 8009e4e:	193b      	adds	r3, r7, r4
 8009e50:	781a      	ldrb	r2, [r3, #0]
 8009e52:	193b      	adds	r3, r7, r4
 8009e54:	3201      	adds	r2, #1
 8009e56:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = BAT1_VOLTAGE_LOW_BYTE; i <= SYS_VOLTAGE_HIGH_BYTE; i+=2)
 8009e58:	197b      	adds	r3, r7, r5
 8009e5a:	197a      	adds	r2, r7, r5
 8009e5c:	7812      	ldrb	r2, [r2, #0]
 8009e5e:	3202      	adds	r2, #2
 8009e60:	701a      	strb	r2, [r3, #0]
 8009e62:	230e      	movs	r3, #14
 8009e64:	18fb      	adds	r3, r7, r3
 8009e66:	781b      	ldrb	r3, [r3, #0]
 8009e68:	2b57      	cmp	r3, #87	; 0x57
 8009e6a:	d9ce      	bls.n	8009e0a <SlTask_encode+0x1a>
	}
	index_packet = AIR_TEMPERATURE_LOW_BYTE;
 8009e6c:	230f      	movs	r3, #15
 8009e6e:	18fb      	adds	r3, r7, r3
 8009e70:	2258      	movs	r2, #88	; 0x58
 8009e72:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = AIR_TEMPERATURE_LOW_BYTE; i <= BAT2_TEMPERATURE_HIGH_BYTE; i+=2)
 8009e74:	230d      	movs	r3, #13
 8009e76:	18fb      	adds	r3, r7, r3
 8009e78:	2258      	movs	r2, #88	; 0x58
 8009e7a:	701a      	strb	r2, [r3, #0]
 8009e7c:	e02b      	b.n	8009ed6 <SlTask_encode+0xe6>
	{
		packet[i]= AdcGet_temperature(index_packet - AIR_TEMPERATURE_LOW_BYTE);
 8009e7e:	240f      	movs	r4, #15
 8009e80:	193b      	adds	r3, r7, r4
 8009e82:	781b      	ldrb	r3, [r3, #0]
 8009e84:	3b58      	subs	r3, #88	; 0x58
 8009e86:	b2db      	uxtb	r3, r3
 8009e88:	0018      	movs	r0, r3
 8009e8a:	f7ff fdb1 	bl	80099f0 <AdcGet_temperature>
 8009e8e:	0003      	movs	r3, r0
 8009e90:	0019      	movs	r1, r3
 8009e92:	250d      	movs	r5, #13
 8009e94:	197b      	adds	r3, r7, r5
 8009e96:	781b      	ldrb	r3, [r3, #0]
 8009e98:	687a      	ldr	r2, [r7, #4]
 8009e9a:	18d3      	adds	r3, r2, r3
 8009e9c:	b2ca      	uxtb	r2, r1
 8009e9e:	701a      	strb	r2, [r3, #0]
		packet[i+1] = AdcGet_temperature(index_packet - AIR_TEMPERATURE_LOW_BYTE) >> 8;
 8009ea0:	193b      	adds	r3, r7, r4
 8009ea2:	781b      	ldrb	r3, [r3, #0]
 8009ea4:	3b58      	subs	r3, #88	; 0x58
 8009ea6:	b2db      	uxtb	r3, r3
 8009ea8:	0018      	movs	r0, r3
 8009eaa:	f7ff fda1 	bl	80099f0 <AdcGet_temperature>
 8009eae:	0003      	movs	r3, r0
 8009eb0:	0a1b      	lsrs	r3, r3, #8
 8009eb2:	b299      	uxth	r1, r3
 8009eb4:	197b      	adds	r3, r7, r5
 8009eb6:	781b      	ldrb	r3, [r3, #0]
 8009eb8:	3301      	adds	r3, #1
 8009eba:	687a      	ldr	r2, [r7, #4]
 8009ebc:	18d3      	adds	r3, r2, r3
 8009ebe:	b2ca      	uxtb	r2, r1
 8009ec0:	701a      	strb	r2, [r3, #0]
		index_packet++;
 8009ec2:	193b      	adds	r3, r7, r4
 8009ec4:	781a      	ldrb	r2, [r3, #0]
 8009ec6:	193b      	adds	r3, r7, r4
 8009ec8:	3201      	adds	r2, #1
 8009eca:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = AIR_TEMPERATURE_LOW_BYTE; i <= BAT2_TEMPERATURE_HIGH_BYTE; i+=2)
 8009ecc:	197b      	adds	r3, r7, r5
 8009ece:	197a      	adds	r2, r7, r5
 8009ed0:	7812      	ldrb	r2, [r2, #0]
 8009ed2:	3202      	adds	r2, #2
 8009ed4:	701a      	strb	r2, [r3, #0]
 8009ed6:	230d      	movs	r3, #13
 8009ed8:	18fb      	adds	r3, r7, r3
 8009eda:	781b      	ldrb	r3, [r3, #0]
 8009edc:	2b61      	cmp	r3, #97	; 0x61
 8009ede:	d9ce      	bls.n	8009e7e <SlTask_encode+0x8e>
	}
	index_packet = SYS_CURRENT_LOW_BYTE;
 8009ee0:	230f      	movs	r3, #15
 8009ee2:	18fb      	adds	r3, r7, r3
 8009ee4:	2262      	movs	r2, #98	; 0x62
 8009ee6:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = SYS_CURRENT_LOW_BYTE; i <= CHG_CURRENT_HIGH_BYTE; i+=2)
 8009ee8:	230c      	movs	r3, #12
 8009eea:	18fb      	adds	r3, r7, r3
 8009eec:	2262      	movs	r2, #98	; 0x62
 8009eee:	701a      	strb	r2, [r3, #0]
 8009ef0:	e02b      	b.n	8009f4a <SlTask_encode+0x15a>
	{
		packet[i]= AdcGet_current(index_packet - SYS_CURRENT_LOW_BYTE);
 8009ef2:	240f      	movs	r4, #15
 8009ef4:	193b      	adds	r3, r7, r4
 8009ef6:	781b      	ldrb	r3, [r3, #0]
 8009ef8:	3b62      	subs	r3, #98	; 0x62
 8009efa:	b2db      	uxtb	r3, r3
 8009efc:	0018      	movs	r0, r3
 8009efe:	f7ff fd8b 	bl	8009a18 <AdcGet_current>
 8009f02:	0003      	movs	r3, r0
 8009f04:	0019      	movs	r1, r3
 8009f06:	250c      	movs	r5, #12
 8009f08:	197b      	adds	r3, r7, r5
 8009f0a:	781b      	ldrb	r3, [r3, #0]
 8009f0c:	687a      	ldr	r2, [r7, #4]
 8009f0e:	18d3      	adds	r3, r2, r3
 8009f10:	b2ca      	uxtb	r2, r1
 8009f12:	701a      	strb	r2, [r3, #0]
		packet[i+1] = AdcGet_current(index_packet - SYS_CURRENT_LOW_BYTE) >> 8;
 8009f14:	193b      	adds	r3, r7, r4
 8009f16:	781b      	ldrb	r3, [r3, #0]
 8009f18:	3b62      	subs	r3, #98	; 0x62
 8009f1a:	b2db      	uxtb	r3, r3
 8009f1c:	0018      	movs	r0, r3
 8009f1e:	f7ff fd7b 	bl	8009a18 <AdcGet_current>
 8009f22:	0003      	movs	r3, r0
 8009f24:	0a1b      	lsrs	r3, r3, #8
 8009f26:	b299      	uxth	r1, r3
 8009f28:	197b      	adds	r3, r7, r5
 8009f2a:	781b      	ldrb	r3, [r3, #0]
 8009f2c:	3301      	adds	r3, #1
 8009f2e:	687a      	ldr	r2, [r7, #4]
 8009f30:	18d3      	adds	r3, r2, r3
 8009f32:	b2ca      	uxtb	r2, r1
 8009f34:	701a      	strb	r2, [r3, #0]
		index_packet++;
 8009f36:	193b      	adds	r3, r7, r4
 8009f38:	781a      	ldrb	r2, [r3, #0]
 8009f3a:	193b      	adds	r3, r7, r4
 8009f3c:	3201      	adds	r2, #1
 8009f3e:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = SYS_CURRENT_LOW_BYTE; i <= CHG_CURRENT_HIGH_BYTE; i+=2)
 8009f40:	197b      	adds	r3, r7, r5
 8009f42:	197a      	adds	r2, r7, r5
 8009f44:	7812      	ldrb	r2, [r2, #0]
 8009f46:	3202      	adds	r2, #2
 8009f48:	701a      	strb	r2, [r3, #0]
 8009f4a:	230c      	movs	r3, #12
 8009f4c:	18fb      	adds	r3, r7, r3
 8009f4e:	781b      	ldrb	r3, [r3, #0]
 8009f50:	2b65      	cmp	r3, #101	; 0x65
 8009f52:	d9ce      	bls.n	8009ef2 <SlTask_encode+0x102>
	}
}
 8009f54:	46c0      	nop			; (mov r8, r8)
 8009f56:	46c0      	nop			; (mov r8, r8)
 8009f58:	46bd      	mov	sp, r7
 8009f5a:	b004      	add	sp, #16
 8009f5c:	bdb0      	pop	{r4, r5, r7, pc}

08009f5e <SlDecode_register>:

static uint8_t SlDecode_register(uint8_t *RxData){
 8009f5e:	b580      	push	{r7, lr}
 8009f60:	b084      	sub	sp, #16
 8009f62:	af00      	add	r7, sp, #0
 8009f64:	6078      	str	r0, [r7, #4]
	uint8_t tempData = *RxData & 0x7F;
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	781a      	ldrb	r2, [r3, #0]
 8009f6a:	200f      	movs	r0, #15
 8009f6c:	183b      	adds	r3, r7, r0
 8009f6e:	217f      	movs	r1, #127	; 0x7f
 8009f70:	400a      	ands	r2, r1
 8009f72:	701a      	strb	r2, [r3, #0]
	if (tempData == *RxData){
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	781b      	ldrb	r3, [r3, #0]
 8009f78:	183a      	adds	r2, r7, r0
 8009f7a:	7812      	ldrb	r2, [r2, #0]
 8009f7c:	429a      	cmp	r2, r3
 8009f7e:	d101      	bne.n	8009f84 <SlDecode_register+0x26>
		return READ_FLAG;
 8009f80:	2301      	movs	r3, #1
 8009f82:	e000      	b.n	8009f86 <SlDecode_register+0x28>
	}
	else {
		return WRITE_FLAG;
 8009f84:	2300      	movs	r3, #0
	}
}
 8009f86:	0018      	movs	r0, r3
 8009f88:	46bd      	mov	sp, r7
 8009f8a:	b004      	add	sp, #16
 8009f8c:	bd80      	pop	{r7, pc}
	...

08009f90 <HAL_SPI_ErrorCallback>:

void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8009f90:	b580      	push	{r7, lr}
 8009f92:	b082      	sub	sp, #8
 8009f94:	af00      	add	r7, sp, #0
 8009f96:	6078      	str	r0, [r7, #4]
	counter_error++;
 8009f98:	4b06      	ldr	r3, [pc, #24]	; (8009fb4 <HAL_SPI_ErrorCallback+0x24>)
 8009f9a:	681a      	ldr	r2, [r3, #0]
 8009f9c:	685b      	ldr	r3, [r3, #4]
 8009f9e:	2001      	movs	r0, #1
 8009fa0:	2100      	movs	r1, #0
 8009fa2:	1812      	adds	r2, r2, r0
 8009fa4:	414b      	adcs	r3, r1
 8009fa6:	4903      	ldr	r1, [pc, #12]	; (8009fb4 <HAL_SPI_ErrorCallback+0x24>)
 8009fa8:	600a      	str	r2, [r1, #0]
 8009faa:	604b      	str	r3, [r1, #4]
//	}
//	HAL_SPI_DMAStop(spi_handle.hspi);
//	__HAL_RCC_SPI1_FORCE_RESET();
//	__HAL_RCC_SPI1_RELEASE_RESET();
//	spi_read_write(&spi_handle, (uint8_t *)TxBuffer, (uint8_t *)RxBuffer, LEN_BUFFER);
}
 8009fac:	46c0      	nop			; (mov r8, r8)
 8009fae:	46bd      	mov	sp, r7
 8009fb0:	b002      	add	sp, #8
 8009fb2:	bd80      	pop	{r7, pc}
 8009fb4:	20001ef8 	.word	0x20001ef8

08009fb8 <HAL_GPIO_EXTI_Rising_Callback>:

void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8009fb8:	b580      	push	{r7, lr}
 8009fba:	b082      	sub	sp, #8
 8009fbc:	af00      	add	r7, sp, #0
 8009fbe:	0002      	movs	r2, r0
 8009fc0:	1dbb      	adds	r3, r7, #6
 8009fc2:	801a      	strh	r2, [r3, #0]
	spi_ready = false;
 8009fc4:	4b0f      	ldr	r3, [pc, #60]	; (800a004 <HAL_GPIO_EXTI_Rising_Callback+0x4c>)
 8009fc6:	2200      	movs	r2, #0
 8009fc8:	701a      	strb	r2, [r3, #0]
	memset(RxBuffer, 0, LEN_BUFFER);
 8009fca:	4b0f      	ldr	r3, [pc, #60]	; (800a008 <HAL_GPIO_EXTI_Rising_Callback+0x50>)
 8009fcc:	221e      	movs	r2, #30
 8009fce:	2100      	movs	r1, #0
 8009fd0:	0018      	movs	r0, r3
 8009fd2:	f000 f889 	bl	800a0e8 <memset>
	HAL_SPI_DMAStop(spi_handle.hspi);
 8009fd6:	4b0d      	ldr	r3, [pc, #52]	; (800a00c <HAL_GPIO_EXTI_Rising_Callback+0x54>)
 8009fd8:	689b      	ldr	r3, [r3, #8]
 8009fda:	0018      	movs	r0, r3
 8009fdc:	f7fa fd60 	bl	8004aa0 <HAL_SPI_DMAStop>
	__HAL_RCC_SPI1_FORCE_RESET();
 8009fe0:	4b0b      	ldr	r3, [pc, #44]	; (800a010 <HAL_GPIO_EXTI_Rising_Callback+0x58>)
 8009fe2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009fe4:	4b0a      	ldr	r3, [pc, #40]	; (800a010 <HAL_GPIO_EXTI_Rising_Callback+0x58>)
 8009fe6:	2180      	movs	r1, #128	; 0x80
 8009fe8:	0149      	lsls	r1, r1, #5
 8009fea:	430a      	orrs	r2, r1
 8009fec:	631a      	str	r2, [r3, #48]	; 0x30
	__HAL_RCC_SPI1_RELEASE_RESET();
 8009fee:	4b08      	ldr	r3, [pc, #32]	; (800a010 <HAL_GPIO_EXTI_Rising_Callback+0x58>)
 8009ff0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009ff2:	4b07      	ldr	r3, [pc, #28]	; (800a010 <HAL_GPIO_EXTI_Rising_Callback+0x58>)
 8009ff4:	4907      	ldr	r1, [pc, #28]	; (800a014 <HAL_GPIO_EXTI_Rising_Callback+0x5c>)
 8009ff6:	400a      	ands	r2, r1
 8009ff8:	631a      	str	r2, [r3, #48]	; 0x30
//	spi_read_write(&spi_handle, (uint8_t *)TxBuffer, &RxBuffer[0], 1);
}
 8009ffa:	46c0      	nop			; (mov r8, r8)
 8009ffc:	46bd      	mov	sp, r7
 8009ffe:	b002      	add	sp, #8
 800a000:	bd80      	pop	{r7, pc}
 800a002:	46c0      	nop			; (mov r8, r8)
 800a004:	20001f00 	.word	0x20001f00
 800a008:	20001dec 	.word	0x20001dec
 800a00c:	20000010 	.word	0x20000010
 800a010:	40021000 	.word	0x40021000
 800a014:	ffffefff 	.word	0xffffefff

0800a018 <HAL_GPIO_EXTI_Falling_Callback>:


void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 800a018:	b580      	push	{r7, lr}
 800a01a:	b082      	sub	sp, #8
 800a01c:	af00      	add	r7, sp, #0
 800a01e:	0002      	movs	r2, r0
 800a020:	1dbb      	adds	r3, r7, #6
 800a022:	801a      	strh	r2, [r3, #0]
	spi_ready = true;
 800a024:	4b09      	ldr	r3, [pc, #36]	; (800a04c <HAL_GPIO_EXTI_Falling_Callback+0x34>)
 800a026:	2201      	movs	r2, #1
 800a028:	701a      	strb	r2, [r3, #0]
	osEventFlagsSet(Slave_ready_id, 0xDD);
 800a02a:	4b09      	ldr	r3, [pc, #36]	; (800a050 <HAL_GPIO_EXTI_Falling_Callback+0x38>)
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	21dd      	movs	r1, #221	; 0xdd
 800a030:	0018      	movs	r0, r3
 800a032:	f7fd f825 	bl	8007080 <osEventFlagsSet>
	spi_read_write(&spi_handle, &dummy_read_write, &RxBuffer[0], 1);
 800a036:	4a07      	ldr	r2, [pc, #28]	; (800a054 <HAL_GPIO_EXTI_Falling_Callback+0x3c>)
 800a038:	4907      	ldr	r1, [pc, #28]	; (800a058 <HAL_GPIO_EXTI_Falling_Callback+0x40>)
 800a03a:	4808      	ldr	r0, [pc, #32]	; (800a05c <HAL_GPIO_EXTI_Falling_Callback+0x44>)
 800a03c:	2301      	movs	r3, #1
 800a03e:	f000 f82d 	bl	800a09c <spi_read_write>

}
 800a042:	46c0      	nop			; (mov r8, r8)
 800a044:	46bd      	mov	sp, r7
 800a046:	b002      	add	sp, #8
 800a048:	bd80      	pop	{r7, pc}
 800a04a:	46c0      	nop			; (mov r8, r8)
 800a04c:	20001f00 	.word	0x20001f00
 800a050:	20001f04 	.word	0x20001f04
 800a054:	20001dec 	.word	0x20001dec
 800a058:	20001ed4 	.word	0x20001ed4
 800a05c:	20000010 	.word	0x20000010

0800a060 <ADC_Calibrate>:

#include "adc_driver.h"


uint8_t ADC_Calibrate(ADC_HandleTypeDef *padc)
{
 800a060:	b580      	push	{r7, lr}
 800a062:	b082      	sub	sp, #8
 800a064:	af00      	add	r7, sp, #0
 800a066:	6078      	str	r0, [r7, #4]
	return HAL_ADCEx_Calibration_Start(padc);
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	0018      	movs	r0, r3
 800a06c:	f7f8 fe66 	bl	8002d3c <HAL_ADCEx_Calibration_Start>
 800a070:	0003      	movs	r3, r0
}
 800a072:	0018      	movs	r0, r3
 800a074:	46bd      	mov	sp, r7
 800a076:	b002      	add	sp, #8
 800a078:	bd80      	pop	{r7, pc}

0800a07a <ADC_Start>:

uint8_t ADC_Start(ADC_HandleTypeDef *padc, uint32_t *buffer, uint32_t len)
{
 800a07a:	b580      	push	{r7, lr}
 800a07c:	b084      	sub	sp, #16
 800a07e:	af00      	add	r7, sp, #0
 800a080:	60f8      	str	r0, [r7, #12]
 800a082:	60b9      	str	r1, [r7, #8]
 800a084:	607a      	str	r2, [r7, #4]
	return HAL_ADC_Start_DMA(padc, buffer, len);
 800a086:	687a      	ldr	r2, [r7, #4]
 800a088:	68b9      	ldr	r1, [r7, #8]
 800a08a:	68fb      	ldr	r3, [r7, #12]
 800a08c:	0018      	movs	r0, r3
 800a08e:	f7f8 f9e5 	bl	800245c <HAL_ADC_Start_DMA>
 800a092:	0003      	movs	r3, r0
}
 800a094:	0018      	movs	r0, r3
 800a096:	46bd      	mov	sp, r7
 800a098:	b004      	add	sp, #16
 800a09a:	bd80      	pop	{r7, pc}

0800a09c <spi_read_write>:
{
	return HAL_SPI_Receive_DMA(spi->hspi, RxBuff, len);
}

uint8_t spi_read_write(SPIHandle *spi, uint8_t *TxBuff, uint8_t *RxBuff, uint16_t len)
{
 800a09c:	b580      	push	{r7, lr}
 800a09e:	b084      	sub	sp, #16
 800a0a0:	af00      	add	r7, sp, #0
 800a0a2:	60f8      	str	r0, [r7, #12]
 800a0a4:	60b9      	str	r1, [r7, #8]
 800a0a6:	607a      	str	r2, [r7, #4]
 800a0a8:	001a      	movs	r2, r3
 800a0aa:	1cbb      	adds	r3, r7, #2
 800a0ac:	801a      	strh	r2, [r3, #0]
	return HAL_SPI_TransmitReceive_DMA(spi->hspi, TxBuff, RxBuff, len);
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	6898      	ldr	r0, [r3, #8]
 800a0b2:	1cbb      	adds	r3, r7, #2
 800a0b4:	881b      	ldrh	r3, [r3, #0]
 800a0b6:	687a      	ldr	r2, [r7, #4]
 800a0b8:	68b9      	ldr	r1, [r7, #8]
 800a0ba:	f7fa fb3f 	bl	800473c <HAL_SPI_TransmitReceive_DMA>
 800a0be:	0003      	movs	r3, r0
}
 800a0c0:	0018      	movs	r0, r3
 800a0c2:	46bd      	mov	sp, r7
 800a0c4:	b004      	add	sp, #16
 800a0c6:	bd80      	pop	{r7, pc}

0800a0c8 <__malloc_lock>:
 800a0c8:	b510      	push	{r4, lr}
 800a0ca:	4802      	ldr	r0, [pc, #8]	; (800a0d4 <__malloc_lock+0xc>)
 800a0cc:	f7f7 fe61 	bl	8001d92 <__retarget_lock_acquire_recursive>
 800a0d0:	bd10      	pop	{r4, pc}
 800a0d2:	46c0      	nop			; (mov r8, r8)
 800a0d4:	20000398 	.word	0x20000398

0800a0d8 <__malloc_unlock>:
 800a0d8:	b510      	push	{r4, lr}
 800a0da:	4802      	ldr	r0, [pc, #8]	; (800a0e4 <__malloc_unlock+0xc>)
 800a0dc:	f7f7 fe6d 	bl	8001dba <__retarget_lock_release_recursive>
 800a0e0:	bd10      	pop	{r4, pc}
 800a0e2:	46c0      	nop			; (mov r8, r8)
 800a0e4:	20000398 	.word	0x20000398

0800a0e8 <memset>:
 800a0e8:	0003      	movs	r3, r0
 800a0ea:	1882      	adds	r2, r0, r2
 800a0ec:	4293      	cmp	r3, r2
 800a0ee:	d100      	bne.n	800a0f2 <memset+0xa>
 800a0f0:	4770      	bx	lr
 800a0f2:	7019      	strb	r1, [r3, #0]
 800a0f4:	3301      	adds	r3, #1
 800a0f6:	e7f9      	b.n	800a0ec <memset+0x4>

0800a0f8 <_reclaim_reent>:
 800a0f8:	4b2d      	ldr	r3, [pc, #180]	; (800a1b0 <_reclaim_reent+0xb8>)
 800a0fa:	b570      	push	{r4, r5, r6, lr}
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	0004      	movs	r4, r0
 800a100:	4283      	cmp	r3, r0
 800a102:	d042      	beq.n	800a18a <_reclaim_reent+0x92>
 800a104:	69c3      	ldr	r3, [r0, #28]
 800a106:	2b00      	cmp	r3, #0
 800a108:	d00a      	beq.n	800a120 <_reclaim_reent+0x28>
 800a10a:	2500      	movs	r5, #0
 800a10c:	68db      	ldr	r3, [r3, #12]
 800a10e:	42ab      	cmp	r3, r5
 800a110:	d140      	bne.n	800a194 <_reclaim_reent+0x9c>
 800a112:	69e3      	ldr	r3, [r4, #28]
 800a114:	6819      	ldr	r1, [r3, #0]
 800a116:	2900      	cmp	r1, #0
 800a118:	d002      	beq.n	800a120 <_reclaim_reent+0x28>
 800a11a:	0020      	movs	r0, r4
 800a11c:	f000 f878 	bl	800a210 <_free_r>
 800a120:	6961      	ldr	r1, [r4, #20]
 800a122:	2900      	cmp	r1, #0
 800a124:	d002      	beq.n	800a12c <_reclaim_reent+0x34>
 800a126:	0020      	movs	r0, r4
 800a128:	f000 f872 	bl	800a210 <_free_r>
 800a12c:	69e1      	ldr	r1, [r4, #28]
 800a12e:	2900      	cmp	r1, #0
 800a130:	d002      	beq.n	800a138 <_reclaim_reent+0x40>
 800a132:	0020      	movs	r0, r4
 800a134:	f000 f86c 	bl	800a210 <_free_r>
 800a138:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800a13a:	2900      	cmp	r1, #0
 800a13c:	d002      	beq.n	800a144 <_reclaim_reent+0x4c>
 800a13e:	0020      	movs	r0, r4
 800a140:	f000 f866 	bl	800a210 <_free_r>
 800a144:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a146:	2900      	cmp	r1, #0
 800a148:	d002      	beq.n	800a150 <_reclaim_reent+0x58>
 800a14a:	0020      	movs	r0, r4
 800a14c:	f000 f860 	bl	800a210 <_free_r>
 800a150:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800a152:	2900      	cmp	r1, #0
 800a154:	d002      	beq.n	800a15c <_reclaim_reent+0x64>
 800a156:	0020      	movs	r0, r4
 800a158:	f000 f85a 	bl	800a210 <_free_r>
 800a15c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800a15e:	2900      	cmp	r1, #0
 800a160:	d002      	beq.n	800a168 <_reclaim_reent+0x70>
 800a162:	0020      	movs	r0, r4
 800a164:	f000 f854 	bl	800a210 <_free_r>
 800a168:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800a16a:	2900      	cmp	r1, #0
 800a16c:	d002      	beq.n	800a174 <_reclaim_reent+0x7c>
 800a16e:	0020      	movs	r0, r4
 800a170:	f000 f84e 	bl	800a210 <_free_r>
 800a174:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800a176:	2900      	cmp	r1, #0
 800a178:	d002      	beq.n	800a180 <_reclaim_reent+0x88>
 800a17a:	0020      	movs	r0, r4
 800a17c:	f000 f848 	bl	800a210 <_free_r>
 800a180:	6a23      	ldr	r3, [r4, #32]
 800a182:	2b00      	cmp	r3, #0
 800a184:	d001      	beq.n	800a18a <_reclaim_reent+0x92>
 800a186:	0020      	movs	r0, r4
 800a188:	4798      	blx	r3
 800a18a:	bd70      	pop	{r4, r5, r6, pc}
 800a18c:	5949      	ldr	r1, [r1, r5]
 800a18e:	2900      	cmp	r1, #0
 800a190:	d108      	bne.n	800a1a4 <_reclaim_reent+0xac>
 800a192:	3504      	adds	r5, #4
 800a194:	69e3      	ldr	r3, [r4, #28]
 800a196:	68d9      	ldr	r1, [r3, #12]
 800a198:	2d80      	cmp	r5, #128	; 0x80
 800a19a:	d1f7      	bne.n	800a18c <_reclaim_reent+0x94>
 800a19c:	0020      	movs	r0, r4
 800a19e:	f000 f837 	bl	800a210 <_free_r>
 800a1a2:	e7b6      	b.n	800a112 <_reclaim_reent+0x1a>
 800a1a4:	680e      	ldr	r6, [r1, #0]
 800a1a6:	0020      	movs	r0, r4
 800a1a8:	f000 f832 	bl	800a210 <_free_r>
 800a1ac:	0031      	movs	r1, r6
 800a1ae:	e7ee      	b.n	800a18e <_reclaim_reent+0x96>
 800a1b0:	20000068 	.word	0x20000068

0800a1b4 <__libc_init_array>:
 800a1b4:	b570      	push	{r4, r5, r6, lr}
 800a1b6:	2600      	movs	r6, #0
 800a1b8:	4c0c      	ldr	r4, [pc, #48]	; (800a1ec <__libc_init_array+0x38>)
 800a1ba:	4d0d      	ldr	r5, [pc, #52]	; (800a1f0 <__libc_init_array+0x3c>)
 800a1bc:	1b64      	subs	r4, r4, r5
 800a1be:	10a4      	asrs	r4, r4, #2
 800a1c0:	42a6      	cmp	r6, r4
 800a1c2:	d109      	bne.n	800a1d8 <__libc_init_array+0x24>
 800a1c4:	2600      	movs	r6, #0
 800a1c6:	f000 f86d 	bl	800a2a4 <_init>
 800a1ca:	4c0a      	ldr	r4, [pc, #40]	; (800a1f4 <__libc_init_array+0x40>)
 800a1cc:	4d0a      	ldr	r5, [pc, #40]	; (800a1f8 <__libc_init_array+0x44>)
 800a1ce:	1b64      	subs	r4, r4, r5
 800a1d0:	10a4      	asrs	r4, r4, #2
 800a1d2:	42a6      	cmp	r6, r4
 800a1d4:	d105      	bne.n	800a1e2 <__libc_init_array+0x2e>
 800a1d6:	bd70      	pop	{r4, r5, r6, pc}
 800a1d8:	00b3      	lsls	r3, r6, #2
 800a1da:	58eb      	ldr	r3, [r5, r3]
 800a1dc:	4798      	blx	r3
 800a1de:	3601      	adds	r6, #1
 800a1e0:	e7ee      	b.n	800a1c0 <__libc_init_array+0xc>
 800a1e2:	00b3      	lsls	r3, r6, #2
 800a1e4:	58eb      	ldr	r3, [r5, r3]
 800a1e6:	4798      	blx	r3
 800a1e8:	3601      	adds	r6, #1
 800a1ea:	e7f2      	b.n	800a1d2 <__libc_init_array+0x1e>
 800a1ec:	0800a4ac 	.word	0x0800a4ac
 800a1f0:	0800a4ac 	.word	0x0800a4ac
 800a1f4:	0800a4b0 	.word	0x0800a4b0
 800a1f8:	0800a4ac 	.word	0x0800a4ac

0800a1fc <memcpy>:
 800a1fc:	2300      	movs	r3, #0
 800a1fe:	b510      	push	{r4, lr}
 800a200:	429a      	cmp	r2, r3
 800a202:	d100      	bne.n	800a206 <memcpy+0xa>
 800a204:	bd10      	pop	{r4, pc}
 800a206:	5ccc      	ldrb	r4, [r1, r3]
 800a208:	54c4      	strb	r4, [r0, r3]
 800a20a:	3301      	adds	r3, #1
 800a20c:	e7f8      	b.n	800a200 <memcpy+0x4>
	...

0800a210 <_free_r>:
 800a210:	b570      	push	{r4, r5, r6, lr}
 800a212:	0005      	movs	r5, r0
 800a214:	2900      	cmp	r1, #0
 800a216:	d010      	beq.n	800a23a <_free_r+0x2a>
 800a218:	1f0c      	subs	r4, r1, #4
 800a21a:	6823      	ldr	r3, [r4, #0]
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	da00      	bge.n	800a222 <_free_r+0x12>
 800a220:	18e4      	adds	r4, r4, r3
 800a222:	0028      	movs	r0, r5
 800a224:	f7ff ff50 	bl	800a0c8 <__malloc_lock>
 800a228:	4a1d      	ldr	r2, [pc, #116]	; (800a2a0 <_free_r+0x90>)
 800a22a:	6813      	ldr	r3, [r2, #0]
 800a22c:	2b00      	cmp	r3, #0
 800a22e:	d105      	bne.n	800a23c <_free_r+0x2c>
 800a230:	6063      	str	r3, [r4, #4]
 800a232:	6014      	str	r4, [r2, #0]
 800a234:	0028      	movs	r0, r5
 800a236:	f7ff ff4f 	bl	800a0d8 <__malloc_unlock>
 800a23a:	bd70      	pop	{r4, r5, r6, pc}
 800a23c:	42a3      	cmp	r3, r4
 800a23e:	d908      	bls.n	800a252 <_free_r+0x42>
 800a240:	6820      	ldr	r0, [r4, #0]
 800a242:	1821      	adds	r1, r4, r0
 800a244:	428b      	cmp	r3, r1
 800a246:	d1f3      	bne.n	800a230 <_free_r+0x20>
 800a248:	6819      	ldr	r1, [r3, #0]
 800a24a:	685b      	ldr	r3, [r3, #4]
 800a24c:	1809      	adds	r1, r1, r0
 800a24e:	6021      	str	r1, [r4, #0]
 800a250:	e7ee      	b.n	800a230 <_free_r+0x20>
 800a252:	001a      	movs	r2, r3
 800a254:	685b      	ldr	r3, [r3, #4]
 800a256:	2b00      	cmp	r3, #0
 800a258:	d001      	beq.n	800a25e <_free_r+0x4e>
 800a25a:	42a3      	cmp	r3, r4
 800a25c:	d9f9      	bls.n	800a252 <_free_r+0x42>
 800a25e:	6811      	ldr	r1, [r2, #0]
 800a260:	1850      	adds	r0, r2, r1
 800a262:	42a0      	cmp	r0, r4
 800a264:	d10b      	bne.n	800a27e <_free_r+0x6e>
 800a266:	6820      	ldr	r0, [r4, #0]
 800a268:	1809      	adds	r1, r1, r0
 800a26a:	1850      	adds	r0, r2, r1
 800a26c:	6011      	str	r1, [r2, #0]
 800a26e:	4283      	cmp	r3, r0
 800a270:	d1e0      	bne.n	800a234 <_free_r+0x24>
 800a272:	6818      	ldr	r0, [r3, #0]
 800a274:	685b      	ldr	r3, [r3, #4]
 800a276:	1841      	adds	r1, r0, r1
 800a278:	6011      	str	r1, [r2, #0]
 800a27a:	6053      	str	r3, [r2, #4]
 800a27c:	e7da      	b.n	800a234 <_free_r+0x24>
 800a27e:	42a0      	cmp	r0, r4
 800a280:	d902      	bls.n	800a288 <_free_r+0x78>
 800a282:	230c      	movs	r3, #12
 800a284:	602b      	str	r3, [r5, #0]
 800a286:	e7d5      	b.n	800a234 <_free_r+0x24>
 800a288:	6820      	ldr	r0, [r4, #0]
 800a28a:	1821      	adds	r1, r4, r0
 800a28c:	428b      	cmp	r3, r1
 800a28e:	d103      	bne.n	800a298 <_free_r+0x88>
 800a290:	6819      	ldr	r1, [r3, #0]
 800a292:	685b      	ldr	r3, [r3, #4]
 800a294:	1809      	adds	r1, r1, r0
 800a296:	6021      	str	r1, [r4, #0]
 800a298:	6063      	str	r3, [r4, #4]
 800a29a:	6054      	str	r4, [r2, #4]
 800a29c:	e7ca      	b.n	800a234 <_free_r+0x24>
 800a29e:	46c0      	nop			; (mov r8, r8)
 800a2a0:	20001f08 	.word	0x20001f08

0800a2a4 <_init>:
 800a2a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2a6:	46c0      	nop			; (mov r8, r8)
 800a2a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a2aa:	bc08      	pop	{r3}
 800a2ac:	469e      	mov	lr, r3
 800a2ae:	4770      	bx	lr

0800a2b0 <_fini>:
 800a2b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2b2:	46c0      	nop			; (mov r8, r8)
 800a2b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a2b6:	bc08      	pop	{r3}
 800a2b8:	469e      	mov	lr, r3
 800a2ba:	4770      	bx	lr
