-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity load_data328140 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    m_axi_inputs_AWVALID : OUT STD_LOGIC;
    m_axi_inputs_AWREADY : IN STD_LOGIC;
    m_axi_inputs_AWADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inputs_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inputs_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inputs_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inputs_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inputs_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inputs_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inputs_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inputs_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inputs_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inputs_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inputs_WVALID : OUT STD_LOGIC;
    m_axi_inputs_WREADY : IN STD_LOGIC;
    m_axi_inputs_WDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    m_axi_inputs_WSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inputs_WLAST : OUT STD_LOGIC;
    m_axi_inputs_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inputs_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inputs_ARVALID : OUT STD_LOGIC;
    m_axi_inputs_ARREADY : IN STD_LOGIC;
    m_axi_inputs_ARADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inputs_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inputs_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inputs_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inputs_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inputs_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inputs_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inputs_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inputs_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inputs_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inputs_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inputs_RVALID : IN STD_LOGIC;
    m_axi_inputs_RREADY : OUT STD_LOGIC;
    m_axi_inputs_RDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    m_axi_inputs_RLAST : IN STD_LOGIC;
    m_axi_inputs_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inputs_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inputs_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inputs_BVALID : IN STD_LOGIC;
    m_axi_inputs_BREADY : OUT STD_LOGIC;
    m_axi_inputs_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inputs_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inputs_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    inputs_offset : IN STD_LOGIC_VECTOR (30 downto 0);
    inputs_offset1 : IN STD_LOGIC_VECTOR (20 downto 0);
    m_axi_weights_AWVALID : OUT STD_LOGIC;
    m_axi_weights_AWREADY : IN STD_LOGIC;
    m_axi_weights_AWADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weights_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weights_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_WVALID : OUT STD_LOGIC;
    m_axi_weights_WREADY : IN STD_LOGIC;
    m_axi_weights_WDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    m_axi_weights_WSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_WLAST : OUT STD_LOGIC;
    m_axi_weights_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_ARVALID : OUT STD_LOGIC;
    m_axi_weights_ARREADY : IN STD_LOGIC;
    m_axi_weights_ARADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weights_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weights_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_RVALID : IN STD_LOGIC;
    m_axi_weights_RREADY : OUT STD_LOGIC;
    m_axi_weights_RDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    m_axi_weights_RLAST : IN STD_LOGIC;
    m_axi_weights_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_BVALID : IN STD_LOGIC;
    m_axi_weights_BREADY : OUT STD_LOGIC;
    m_axi_weights_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    weights_offset : IN STD_LOGIC_VECTOR (30 downto 0);
    m_axi_betas_AWVALID : OUT STD_LOGIC;
    m_axi_betas_AWREADY : IN STD_LOGIC;
    m_axi_betas_AWADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_betas_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_betas_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_betas_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_betas_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_betas_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_betas_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_betas_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_betas_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_betas_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_betas_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_betas_WVALID : OUT STD_LOGIC;
    m_axi_betas_WREADY : IN STD_LOGIC;
    m_axi_betas_WDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    m_axi_betas_WSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_betas_WLAST : OUT STD_LOGIC;
    m_axi_betas_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_betas_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_betas_ARVALID : OUT STD_LOGIC;
    m_axi_betas_ARREADY : IN STD_LOGIC;
    m_axi_betas_ARADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_betas_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_betas_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_betas_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_betas_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_betas_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_betas_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_betas_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_betas_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_betas_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_betas_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_betas_RVALID : IN STD_LOGIC;
    m_axi_betas_RREADY : OUT STD_LOGIC;
    m_axi_betas_RDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    m_axi_betas_RLAST : IN STD_LOGIC;
    m_axi_betas_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_betas_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_betas_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_betas_BVALID : IN STD_LOGIC;
    m_axi_betas_BREADY : OUT STD_LOGIC;
    m_axi_betas_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_betas_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_betas_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    betas_offset : IN STD_LOGIC_VECTOR (30 downto 0);
    input_buffer_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    input_buffer_V_full_n : IN STD_LOGIC;
    input_buffer_V_write : OUT STD_LOGIC;
    weight_buffer_0_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    weight_buffer_0_V_full_n : IN STD_LOGIC;
    weight_buffer_0_V_write : OUT STD_LOGIC;
    weight_buffer_1_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    weight_buffer_1_V_full_n : IN STD_LOGIC;
    weight_buffer_1_V_write : OUT STD_LOGIC;
    weight_buffer_2_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    weight_buffer_2_V_full_n : IN STD_LOGIC;
    weight_buffer_2_V_write : OUT STD_LOGIC;
    weight_buffer_3_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    weight_buffer_3_V_full_n : IN STD_LOGIC;
    weight_buffer_3_V_write : OUT STD_LOGIC;
    weight_buffer_4_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    weight_buffer_4_V_full_n : IN STD_LOGIC;
    weight_buffer_4_V_write : OUT STD_LOGIC;
    weight_buffer_5_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    weight_buffer_5_V_full_n : IN STD_LOGIC;
    weight_buffer_5_V_write : OUT STD_LOGIC;
    weight_buffer_6_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    weight_buffer_6_V_full_n : IN STD_LOGIC;
    weight_buffer_6_V_write : OUT STD_LOGIC;
    weight_buffer_7_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    weight_buffer_7_V_full_n : IN STD_LOGIC;
    weight_buffer_7_V_write : OUT STD_LOGIC;
    weight_buffer_8_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    weight_buffer_8_V_full_n : IN STD_LOGIC;
    weight_buffer_8_V_write : OUT STD_LOGIC;
    beta_buffer_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    beta_buffer_V_full_n : IN STD_LOGIC;
    beta_buffer_V_write : OUT STD_LOGIC;
    data_buffer_V_din : OUT STD_LOGIC;
    data_buffer_V_full_n : IN STD_LOGIC;
    data_buffer_V_write : OUT STD_LOGIC;
    data_c_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    data_c_V_full_n : IN STD_LOGIC;
    data_c_V_write : OUT STD_LOGIC;
    data_r_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    data_r_V_full_n : IN STD_LOGIC;
    data_r_V_write : OUT STD_LOGIC;
    data_n_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    data_n_V_full_n : IN STD_LOGIC;
    data_n_V_write : OUT STD_LOGIC;
    outputs_offset2 : IN STD_LOGIC_VECTOR (18 downto 0);
    outputs_offset_c_din : OUT STD_LOGIC_VECTOR (18 downto 0);
    outputs_offset_c_full_n : IN STD_LOGIC;
    outputs_offset_c_write : OUT STD_LOGIC;
    outputs_offset : IN STD_LOGIC_VECTOR (30 downto 0);
    outputs_offset_out_din : OUT STD_LOGIC_VECTOR (30 downto 0);
    outputs_offset_out_full_n : IN STD_LOGIC;
    outputs_offset_out_write : OUT STD_LOGIC );
end;


architecture behav of load_data328140 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_const_lv8_80 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv8_10 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal outputs_offset_c_blk_n : STD_LOGIC;
    signal outputs_offset_out_blk_n : STD_LOGIC;
    signal ap_block_state1 : BOOLEAN;
    signal tmp_201_cast5_i_i_i_fu_398_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_201_cast5_i_i_i_reg_589 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal nLoops_fu_422_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal nLoops_reg_597 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_fu_402_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal n_fu_430_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal n_reg_604 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_77_cast4_i_i_i_fu_436_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_77_cast4_i_i_i_reg_610 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal rLoops_fu_460_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal rLoops_reg_618 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_395_fu_440_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_fu_468_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_reg_623 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_406_fu_474_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_406_reg_629 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal cLoops_fu_502_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal cLoops_reg_640 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal tmp_397_nbwritereq_fu_220_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal c_fu_510_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal c_reg_645 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_409_fu_542_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_409_reg_650 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_copy_input_fmem2buff_10_fu_328_ap_start : STD_LOGIC;
    signal grp_copy_input_fmem2buff_10_fu_328_ap_done : STD_LOGIC;
    signal grp_copy_input_fmem2buff_10_fu_328_ap_idle : STD_LOGIC;
    signal grp_copy_input_fmem2buff_10_fu_328_ap_ready : STD_LOGIC;
    signal grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_AWVALID : STD_LOGIC;
    signal grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_AWADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_WVALID : STD_LOGIC;
    signal grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_WDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_WSTRB : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_WLAST : STD_LOGIC;
    signal grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_ARVALID : STD_LOGIC;
    signal grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_ARADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_RREADY : STD_LOGIC;
    signal grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_BREADY : STD_LOGIC;
    signal grp_copy_input_fmem2buff_10_fu_328_input_buffer_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_copy_input_fmem2buff_10_fu_328_input_buffer_V_write : STD_LOGIC;
    signal grp_copy_input_fmem2buff_10_fu_328_input_cntl_V_din : STD_LOGIC;
    signal grp_copy_input_fmem2buff_10_fu_328_input_cntl_V_write : STD_LOGIC;
    signal grp_copy_weight_fmem2buf_6_fu_348_ap_start : STD_LOGIC;
    signal grp_copy_weight_fmem2buf_6_fu_348_ap_done : STD_LOGIC;
    signal grp_copy_weight_fmem2buf_6_fu_348_ap_idle : STD_LOGIC;
    signal grp_copy_weight_fmem2buf_6_fu_348_ap_ready : STD_LOGIC;
    signal grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_AWVALID : STD_LOGIC;
    signal grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_AWADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_WVALID : STD_LOGIC;
    signal grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_WDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_WSTRB : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_WLAST : STD_LOGIC;
    signal grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_ARVALID : STD_LOGIC;
    signal grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_ARADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_RREADY : STD_LOGIC;
    signal grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_BREADY : STD_LOGIC;
    signal grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_0_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_0_V_write : STD_LOGIC;
    signal grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_1_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_1_V_write : STD_LOGIC;
    signal grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_2_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_2_V_write : STD_LOGIC;
    signal grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_3_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_3_V_write : STD_LOGIC;
    signal grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_4_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_4_V_write : STD_LOGIC;
    signal grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_5_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_5_V_write : STD_LOGIC;
    signal grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_6_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_6_V_write : STD_LOGIC;
    signal grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_7_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_7_V_write : STD_LOGIC;
    signal grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_8_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_8_V_write : STD_LOGIC;
    signal grp_copy_weight_fmem2buf_6_fu_348_weight_cntl_V_din : STD_LOGIC;
    signal grp_copy_weight_fmem2buf_6_fu_348_weight_cntl_V_write : STD_LOGIC;
    signal grp_copy_beta_fmem2buffe_2_fu_381_ap_start : STD_LOGIC;
    signal grp_copy_beta_fmem2buffe_2_fu_381_ap_done : STD_LOGIC;
    signal grp_copy_beta_fmem2buffe_2_fu_381_ap_idle : STD_LOGIC;
    signal grp_copy_beta_fmem2buffe_2_fu_381_ap_ready : STD_LOGIC;
    signal grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_AWVALID : STD_LOGIC;
    signal grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_AWADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_WVALID : STD_LOGIC;
    signal grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_WDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_WSTRB : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_WLAST : STD_LOGIC;
    signal grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_ARVALID : STD_LOGIC;
    signal grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_ARADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_RREADY : STD_LOGIC;
    signal grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_BREADY : STD_LOGIC;
    signal grp_copy_beta_fmem2buffe_2_fu_381_beta_buffer_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_copy_beta_fmem2buffe_2_fu_381_beta_buffer_V_write : STD_LOGIC;
    signal grp_copy_beta_fmem2buffe_2_fu_381_beta_cntl_V_din : STD_LOGIC;
    signal grp_copy_beta_fmem2buffe_2_fu_381_beta_cntl_V_write : STD_LOGIC;
    signal tmp_408_reg_292 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_407_reg_304 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_396_fu_478_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_405_reg_316 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_copy_input_fmem2buff_10_fu_328_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal input_cntl_V_din : STD_LOGIC_VECTOR (0 downto 0);
    signal input_cntl_V_full_n : STD_LOGIC;
    signal input_cntl_V_write : STD_LOGIC;
    signal grp_copy_weight_fmem2buf_6_fu_348_ap_start_reg : STD_LOGIC := '0';
    signal weight_cntl_V_din : STD_LOGIC_VECTOR (0 downto 0);
    signal weight_cntl_V_full_n : STD_LOGIC;
    signal weight_cntl_V_write : STD_LOGIC;
    signal grp_copy_beta_fmem2buffe_2_fu_381_ap_start_reg : STD_LOGIC := '0';
    signal beta_cntl_V_din : STD_LOGIC_VECTOR (0 downto 0);
    signal beta_cntl_V_full_n : STD_LOGIC;
    signal beta_cntl_V_write : STD_LOGIC;
    signal tmp_402_nbreadreq_fu_228_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_cntl_V_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal input_cntl_V_empty_n : STD_LOGIC;
    signal input_cntl_V_read : STD_LOGIC;
    signal tmp_403_nbreadreq_fu_235_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal weight_cntl_V_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal weight_cntl_V_empty_n : STD_LOGIC;
    signal weight_cntl_V_read : STD_LOGIC;
    signal tmp_404_nbreadreq_fu_242_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal beta_cntl_V_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal beta_cntl_V_empty_n : STD_LOGIC;
    signal beta_cntl_V_read : STD_LOGIC;
    signal tmp_684_i_i_i_i_i_fu_410_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_685_i_i_i_i_i_fu_416_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_688_i_i_i_i_i_fu_448_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_689_i_i_i_i_i_fu_454_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_694_i_i_i_i_i_fu_486_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_695_i_i_i_i_i_fu_496_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_398_fu_492_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_399_fu_516_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_401_fu_529_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_400_fu_521_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_80_i_i_i_demorga_fu_536_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state7_on_subcall_done : BOOLEAN;

    component copy_input_fmem2buff_10 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_inputs_AWVALID : OUT STD_LOGIC;
        m_axi_inputs_AWREADY : IN STD_LOGIC;
        m_axi_inputs_AWADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inputs_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inputs_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inputs_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inputs_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inputs_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inputs_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inputs_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inputs_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inputs_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inputs_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inputs_WVALID : OUT STD_LOGIC;
        m_axi_inputs_WREADY : IN STD_LOGIC;
        m_axi_inputs_WDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        m_axi_inputs_WSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inputs_WLAST : OUT STD_LOGIC;
        m_axi_inputs_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inputs_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inputs_ARVALID : OUT STD_LOGIC;
        m_axi_inputs_ARREADY : IN STD_LOGIC;
        m_axi_inputs_ARADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inputs_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inputs_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inputs_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inputs_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inputs_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inputs_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inputs_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inputs_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inputs_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inputs_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inputs_RVALID : IN STD_LOGIC;
        m_axi_inputs_RREADY : OUT STD_LOGIC;
        m_axi_inputs_RDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        m_axi_inputs_RLAST : IN STD_LOGIC;
        m_axi_inputs_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inputs_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inputs_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inputs_BVALID : IN STD_LOGIC;
        m_axi_inputs_BREADY : OUT STD_LOGIC;
        m_axi_inputs_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inputs_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inputs_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        inputs_offset : IN STD_LOGIC_VECTOR (30 downto 0);
        inputs_offset1 : IN STD_LOGIC_VECTOR (20 downto 0);
        input_buffer_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        input_buffer_V_full_n : IN STD_LOGIC;
        input_buffer_V_write : OUT STD_LOGIC;
        n : IN STD_LOGIC_VECTOR (6 downto 0);
        r : IN STD_LOGIC_VECTOR (7 downto 0);
        c : IN STD_LOGIC_VECTOR (7 downto 0);
        nLoops : IN STD_LOGIC_VECTOR (6 downto 0);
        rLoops : IN STD_LOGIC_VECTOR (7 downto 0);
        cLoops : IN STD_LOGIC_VECTOR (4 downto 0);
        input_cntl_V_din : OUT STD_LOGIC;
        input_cntl_V_full_n : IN STD_LOGIC;
        input_cntl_V_write : OUT STD_LOGIC );
    end component;


    component copy_weight_fmem2buf_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_weights_AWVALID : OUT STD_LOGIC;
        m_axi_weights_AWREADY : IN STD_LOGIC;
        m_axi_weights_AWADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_WVALID : OUT STD_LOGIC;
        m_axi_weights_WREADY : IN STD_LOGIC;
        m_axi_weights_WDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        m_axi_weights_WSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_WLAST : OUT STD_LOGIC;
        m_axi_weights_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_ARVALID : OUT STD_LOGIC;
        m_axi_weights_ARREADY : IN STD_LOGIC;
        m_axi_weights_ARADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_RVALID : IN STD_LOGIC;
        m_axi_weights_RREADY : OUT STD_LOGIC;
        m_axi_weights_RDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        m_axi_weights_RLAST : IN STD_LOGIC;
        m_axi_weights_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_BVALID : IN STD_LOGIC;
        m_axi_weights_BREADY : OUT STD_LOGIC;
        m_axi_weights_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        weights_offset : IN STD_LOGIC_VECTOR (30 downto 0);
        weight_buffer_0_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_buffer_0_V_full_n : IN STD_LOGIC;
        weight_buffer_0_V_write : OUT STD_LOGIC;
        weight_buffer_1_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_buffer_1_V_full_n : IN STD_LOGIC;
        weight_buffer_1_V_write : OUT STD_LOGIC;
        weight_buffer_2_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_buffer_2_V_full_n : IN STD_LOGIC;
        weight_buffer_2_V_write : OUT STD_LOGIC;
        weight_buffer_3_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_buffer_3_V_full_n : IN STD_LOGIC;
        weight_buffer_3_V_write : OUT STD_LOGIC;
        weight_buffer_4_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_buffer_4_V_full_n : IN STD_LOGIC;
        weight_buffer_4_V_write : OUT STD_LOGIC;
        weight_buffer_5_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_buffer_5_V_full_n : IN STD_LOGIC;
        weight_buffer_5_V_write : OUT STD_LOGIC;
        weight_buffer_6_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_buffer_6_V_full_n : IN STD_LOGIC;
        weight_buffer_6_V_write : OUT STD_LOGIC;
        weight_buffer_7_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_buffer_7_V_full_n : IN STD_LOGIC;
        weight_buffer_7_V_write : OUT STD_LOGIC;
        weight_buffer_8_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_buffer_8_V_full_n : IN STD_LOGIC;
        weight_buffer_8_V_write : OUT STD_LOGIC;
        n : IN STD_LOGIC_VECTOR (6 downto 0);
        r : IN STD_LOGIC_VECTOR (7 downto 0);
        c : IN STD_LOGIC_VECTOR (7 downto 0);
        nLoops : IN STD_LOGIC_VECTOR (6 downto 0);
        weight_cntl_V_din : OUT STD_LOGIC;
        weight_cntl_V_full_n : IN STD_LOGIC;
        weight_cntl_V_write : OUT STD_LOGIC );
    end component;


    component copy_beta_fmem2buffe_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_betas_AWVALID : OUT STD_LOGIC;
        m_axi_betas_AWREADY : IN STD_LOGIC;
        m_axi_betas_AWADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_betas_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_betas_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_betas_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_betas_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_betas_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_betas_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_betas_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_betas_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_betas_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_betas_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_betas_WVALID : OUT STD_LOGIC;
        m_axi_betas_WREADY : IN STD_LOGIC;
        m_axi_betas_WDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        m_axi_betas_WSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_betas_WLAST : OUT STD_LOGIC;
        m_axi_betas_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_betas_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_betas_ARVALID : OUT STD_LOGIC;
        m_axi_betas_ARREADY : IN STD_LOGIC;
        m_axi_betas_ARADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_betas_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_betas_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_betas_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_betas_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_betas_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_betas_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_betas_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_betas_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_betas_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_betas_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_betas_RVALID : IN STD_LOGIC;
        m_axi_betas_RREADY : OUT STD_LOGIC;
        m_axi_betas_RDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        m_axi_betas_RLAST : IN STD_LOGIC;
        m_axi_betas_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_betas_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_betas_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_betas_BVALID : IN STD_LOGIC;
        m_axi_betas_BREADY : OUT STD_LOGIC;
        m_axi_betas_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_betas_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_betas_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        betas_offset : IN STD_LOGIC_VECTOR (30 downto 0);
        beta_buffer_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        beta_buffer_V_full_n : IN STD_LOGIC;
        beta_buffer_V_write : OUT STD_LOGIC;
        n : IN STD_LOGIC_VECTOR (6 downto 0);
        r : IN STD_LOGIC_VECTOR (7 downto 0);
        c : IN STD_LOGIC_VECTOR (7 downto 0);
        nLoops : IN STD_LOGIC_VECTOR (6 downto 0);
        beta_cntl_V_din : OUT STD_LOGIC;
        beta_cntl_V_full_n : IN STD_LOGIC;
        beta_cntl_V_write : OUT STD_LOGIC );
    end component;


    component fifo_w1_d1_A_x_x_x_x_x_x IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    grp_copy_input_fmem2buff_10_fu_328 : component copy_input_fmem2buff_10
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_copy_input_fmem2buff_10_fu_328_ap_start,
        ap_done => grp_copy_input_fmem2buff_10_fu_328_ap_done,
        ap_idle => grp_copy_input_fmem2buff_10_fu_328_ap_idle,
        ap_ready => grp_copy_input_fmem2buff_10_fu_328_ap_ready,
        m_axi_inputs_AWVALID => grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_AWVALID,
        m_axi_inputs_AWREADY => ap_const_logic_0,
        m_axi_inputs_AWADDR => grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_AWADDR,
        m_axi_inputs_AWID => grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_AWID,
        m_axi_inputs_AWLEN => grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_AWLEN,
        m_axi_inputs_AWSIZE => grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_AWSIZE,
        m_axi_inputs_AWBURST => grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_AWBURST,
        m_axi_inputs_AWLOCK => grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_AWLOCK,
        m_axi_inputs_AWCACHE => grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_AWCACHE,
        m_axi_inputs_AWPROT => grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_AWPROT,
        m_axi_inputs_AWQOS => grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_AWQOS,
        m_axi_inputs_AWREGION => grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_AWREGION,
        m_axi_inputs_AWUSER => grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_AWUSER,
        m_axi_inputs_WVALID => grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_WVALID,
        m_axi_inputs_WREADY => ap_const_logic_0,
        m_axi_inputs_WDATA => grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_WDATA,
        m_axi_inputs_WSTRB => grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_WSTRB,
        m_axi_inputs_WLAST => grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_WLAST,
        m_axi_inputs_WID => grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_WID,
        m_axi_inputs_WUSER => grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_WUSER,
        m_axi_inputs_ARVALID => grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_ARVALID,
        m_axi_inputs_ARREADY => m_axi_inputs_ARREADY,
        m_axi_inputs_ARADDR => grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_ARADDR,
        m_axi_inputs_ARID => grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_ARID,
        m_axi_inputs_ARLEN => grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_ARLEN,
        m_axi_inputs_ARSIZE => grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_ARSIZE,
        m_axi_inputs_ARBURST => grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_ARBURST,
        m_axi_inputs_ARLOCK => grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_ARLOCK,
        m_axi_inputs_ARCACHE => grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_ARCACHE,
        m_axi_inputs_ARPROT => grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_ARPROT,
        m_axi_inputs_ARQOS => grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_ARQOS,
        m_axi_inputs_ARREGION => grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_ARREGION,
        m_axi_inputs_ARUSER => grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_ARUSER,
        m_axi_inputs_RVALID => m_axi_inputs_RVALID,
        m_axi_inputs_RREADY => grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_RREADY,
        m_axi_inputs_RDATA => m_axi_inputs_RDATA,
        m_axi_inputs_RLAST => m_axi_inputs_RLAST,
        m_axi_inputs_RID => m_axi_inputs_RID,
        m_axi_inputs_RUSER => m_axi_inputs_RUSER,
        m_axi_inputs_RRESP => m_axi_inputs_RRESP,
        m_axi_inputs_BVALID => ap_const_logic_0,
        m_axi_inputs_BREADY => grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_BREADY,
        m_axi_inputs_BRESP => ap_const_lv2_0,
        m_axi_inputs_BID => ap_const_lv1_0,
        m_axi_inputs_BUSER => ap_const_lv1_0,
        inputs_offset => inputs_offset,
        inputs_offset1 => inputs_offset1,
        input_buffer_V_din => grp_copy_input_fmem2buff_10_fu_328_input_buffer_V_din,
        input_buffer_V_full_n => input_buffer_V_full_n,
        input_buffer_V_write => grp_copy_input_fmem2buff_10_fu_328_input_buffer_V_write,
        n => tmp_408_reg_292,
        r => tmp_407_reg_304,
        c => tmp_405_reg_316,
        nLoops => nLoops_reg_597,
        rLoops => rLoops_reg_618,
        cLoops => cLoops_reg_640,
        input_cntl_V_din => grp_copy_input_fmem2buff_10_fu_328_input_cntl_V_din,
        input_cntl_V_full_n => input_cntl_V_full_n,
        input_cntl_V_write => grp_copy_input_fmem2buff_10_fu_328_input_cntl_V_write);

    grp_copy_weight_fmem2buf_6_fu_348 : component copy_weight_fmem2buf_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_copy_weight_fmem2buf_6_fu_348_ap_start,
        ap_done => grp_copy_weight_fmem2buf_6_fu_348_ap_done,
        ap_idle => grp_copy_weight_fmem2buf_6_fu_348_ap_idle,
        ap_ready => grp_copy_weight_fmem2buf_6_fu_348_ap_ready,
        m_axi_weights_AWVALID => grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_AWVALID,
        m_axi_weights_AWREADY => ap_const_logic_0,
        m_axi_weights_AWADDR => grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_AWADDR,
        m_axi_weights_AWID => grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_AWID,
        m_axi_weights_AWLEN => grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_AWLEN,
        m_axi_weights_AWSIZE => grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_AWSIZE,
        m_axi_weights_AWBURST => grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_AWBURST,
        m_axi_weights_AWLOCK => grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_AWLOCK,
        m_axi_weights_AWCACHE => grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_AWCACHE,
        m_axi_weights_AWPROT => grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_AWPROT,
        m_axi_weights_AWQOS => grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_AWQOS,
        m_axi_weights_AWREGION => grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_AWREGION,
        m_axi_weights_AWUSER => grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_AWUSER,
        m_axi_weights_WVALID => grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_WVALID,
        m_axi_weights_WREADY => ap_const_logic_0,
        m_axi_weights_WDATA => grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_WDATA,
        m_axi_weights_WSTRB => grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_WSTRB,
        m_axi_weights_WLAST => grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_WLAST,
        m_axi_weights_WID => grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_WID,
        m_axi_weights_WUSER => grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_WUSER,
        m_axi_weights_ARVALID => grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_ARVALID,
        m_axi_weights_ARREADY => m_axi_weights_ARREADY,
        m_axi_weights_ARADDR => grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_ARADDR,
        m_axi_weights_ARID => grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_ARID,
        m_axi_weights_ARLEN => grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_ARLEN,
        m_axi_weights_ARSIZE => grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_ARSIZE,
        m_axi_weights_ARBURST => grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_ARBURST,
        m_axi_weights_ARLOCK => grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_ARLOCK,
        m_axi_weights_ARCACHE => grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_ARCACHE,
        m_axi_weights_ARPROT => grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_ARPROT,
        m_axi_weights_ARQOS => grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_ARQOS,
        m_axi_weights_ARREGION => grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_ARREGION,
        m_axi_weights_ARUSER => grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_ARUSER,
        m_axi_weights_RVALID => m_axi_weights_RVALID,
        m_axi_weights_RREADY => grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_RREADY,
        m_axi_weights_RDATA => m_axi_weights_RDATA,
        m_axi_weights_RLAST => m_axi_weights_RLAST,
        m_axi_weights_RID => m_axi_weights_RID,
        m_axi_weights_RUSER => m_axi_weights_RUSER,
        m_axi_weights_RRESP => m_axi_weights_RRESP,
        m_axi_weights_BVALID => ap_const_logic_0,
        m_axi_weights_BREADY => grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_BREADY,
        m_axi_weights_BRESP => ap_const_lv2_0,
        m_axi_weights_BID => ap_const_lv1_0,
        m_axi_weights_BUSER => ap_const_lv1_0,
        weights_offset => weights_offset,
        weight_buffer_0_V_din => grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_0_V_din,
        weight_buffer_0_V_full_n => weight_buffer_0_V_full_n,
        weight_buffer_0_V_write => grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_0_V_write,
        weight_buffer_1_V_din => grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_1_V_din,
        weight_buffer_1_V_full_n => weight_buffer_1_V_full_n,
        weight_buffer_1_V_write => grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_1_V_write,
        weight_buffer_2_V_din => grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_2_V_din,
        weight_buffer_2_V_full_n => weight_buffer_2_V_full_n,
        weight_buffer_2_V_write => grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_2_V_write,
        weight_buffer_3_V_din => grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_3_V_din,
        weight_buffer_3_V_full_n => weight_buffer_3_V_full_n,
        weight_buffer_3_V_write => grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_3_V_write,
        weight_buffer_4_V_din => grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_4_V_din,
        weight_buffer_4_V_full_n => weight_buffer_4_V_full_n,
        weight_buffer_4_V_write => grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_4_V_write,
        weight_buffer_5_V_din => grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_5_V_din,
        weight_buffer_5_V_full_n => weight_buffer_5_V_full_n,
        weight_buffer_5_V_write => grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_5_V_write,
        weight_buffer_6_V_din => grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_6_V_din,
        weight_buffer_6_V_full_n => weight_buffer_6_V_full_n,
        weight_buffer_6_V_write => grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_6_V_write,
        weight_buffer_7_V_din => grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_7_V_din,
        weight_buffer_7_V_full_n => weight_buffer_7_V_full_n,
        weight_buffer_7_V_write => grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_7_V_write,
        weight_buffer_8_V_din => grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_8_V_din,
        weight_buffer_8_V_full_n => weight_buffer_8_V_full_n,
        weight_buffer_8_V_write => grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_8_V_write,
        n => tmp_408_reg_292,
        r => tmp_407_reg_304,
        c => tmp_405_reg_316,
        nLoops => nLoops_reg_597,
        weight_cntl_V_din => grp_copy_weight_fmem2buf_6_fu_348_weight_cntl_V_din,
        weight_cntl_V_full_n => weight_cntl_V_full_n,
        weight_cntl_V_write => grp_copy_weight_fmem2buf_6_fu_348_weight_cntl_V_write);

    grp_copy_beta_fmem2buffe_2_fu_381 : component copy_beta_fmem2buffe_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_copy_beta_fmem2buffe_2_fu_381_ap_start,
        ap_done => grp_copy_beta_fmem2buffe_2_fu_381_ap_done,
        ap_idle => grp_copy_beta_fmem2buffe_2_fu_381_ap_idle,
        ap_ready => grp_copy_beta_fmem2buffe_2_fu_381_ap_ready,
        m_axi_betas_AWVALID => grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_AWVALID,
        m_axi_betas_AWREADY => ap_const_logic_0,
        m_axi_betas_AWADDR => grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_AWADDR,
        m_axi_betas_AWID => grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_AWID,
        m_axi_betas_AWLEN => grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_AWLEN,
        m_axi_betas_AWSIZE => grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_AWSIZE,
        m_axi_betas_AWBURST => grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_AWBURST,
        m_axi_betas_AWLOCK => grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_AWLOCK,
        m_axi_betas_AWCACHE => grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_AWCACHE,
        m_axi_betas_AWPROT => grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_AWPROT,
        m_axi_betas_AWQOS => grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_AWQOS,
        m_axi_betas_AWREGION => grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_AWREGION,
        m_axi_betas_AWUSER => grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_AWUSER,
        m_axi_betas_WVALID => grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_WVALID,
        m_axi_betas_WREADY => ap_const_logic_0,
        m_axi_betas_WDATA => grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_WDATA,
        m_axi_betas_WSTRB => grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_WSTRB,
        m_axi_betas_WLAST => grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_WLAST,
        m_axi_betas_WID => grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_WID,
        m_axi_betas_WUSER => grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_WUSER,
        m_axi_betas_ARVALID => grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_ARVALID,
        m_axi_betas_ARREADY => m_axi_betas_ARREADY,
        m_axi_betas_ARADDR => grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_ARADDR,
        m_axi_betas_ARID => grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_ARID,
        m_axi_betas_ARLEN => grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_ARLEN,
        m_axi_betas_ARSIZE => grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_ARSIZE,
        m_axi_betas_ARBURST => grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_ARBURST,
        m_axi_betas_ARLOCK => grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_ARLOCK,
        m_axi_betas_ARCACHE => grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_ARCACHE,
        m_axi_betas_ARPROT => grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_ARPROT,
        m_axi_betas_ARQOS => grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_ARQOS,
        m_axi_betas_ARREGION => grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_ARREGION,
        m_axi_betas_ARUSER => grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_ARUSER,
        m_axi_betas_RVALID => m_axi_betas_RVALID,
        m_axi_betas_RREADY => grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_RREADY,
        m_axi_betas_RDATA => m_axi_betas_RDATA,
        m_axi_betas_RLAST => m_axi_betas_RLAST,
        m_axi_betas_RID => m_axi_betas_RID,
        m_axi_betas_RUSER => m_axi_betas_RUSER,
        m_axi_betas_RRESP => m_axi_betas_RRESP,
        m_axi_betas_BVALID => ap_const_logic_0,
        m_axi_betas_BREADY => grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_BREADY,
        m_axi_betas_BRESP => ap_const_lv2_0,
        m_axi_betas_BID => ap_const_lv1_0,
        m_axi_betas_BUSER => ap_const_lv1_0,
        betas_offset => betas_offset,
        beta_buffer_V_din => grp_copy_beta_fmem2buffe_2_fu_381_beta_buffer_V_din,
        beta_buffer_V_full_n => beta_buffer_V_full_n,
        beta_buffer_V_write => grp_copy_beta_fmem2buffe_2_fu_381_beta_buffer_V_write,
        n => tmp_408_reg_292,
        r => tmp_407_reg_304,
        c => tmp_405_reg_316,
        nLoops => nLoops_reg_597,
        beta_cntl_V_din => grp_copy_beta_fmem2buffe_2_fu_381_beta_cntl_V_din,
        beta_cntl_V_full_n => beta_cntl_V_full_n,
        beta_cntl_V_write => grp_copy_beta_fmem2buffe_2_fu_381_beta_cntl_V_write);

    input_cntl_V_fifo_U : component fifo_w1_d1_A_x_x_x_x_x_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => input_cntl_V_din,
        if_full_n => input_cntl_V_full_n,
        if_write => input_cntl_V_write,
        if_dout => input_cntl_V_dout,
        if_empty_n => input_cntl_V_empty_n,
        if_read => input_cntl_V_read);

    weight_cntl_V_fifo_U : component fifo_w1_d1_A_x_x_x_x_x_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => weight_cntl_V_din,
        if_full_n => weight_cntl_V_full_n,
        if_write => weight_cntl_V_write,
        if_dout => weight_cntl_V_dout,
        if_empty_n => weight_cntl_V_empty_n,
        if_read => weight_cntl_V_read);

    beta_cntl_V_fifo_U : component fifo_w1_d1_A_x_x_x_x_x_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => beta_cntl_V_din,
        if_full_n => beta_cntl_V_full_n,
        if_write => beta_cntl_V_write,
        if_dout => beta_cntl_V_dout,
        if_empty_n => beta_cntl_V_empty_n,
        if_read => beta_cntl_V_read);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((tmp_fu_402_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_copy_beta_fmem2buffe_2_fu_381_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_copy_beta_fmem2buffe_2_fu_381_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_copy_beta_fmem2buffe_2_fu_381_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_copy_beta_fmem2buffe_2_fu_381_ap_ready = ap_const_logic_1)) then 
                    grp_copy_beta_fmem2buffe_2_fu_381_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_copy_input_fmem2buff_10_fu_328_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_copy_input_fmem2buff_10_fu_328_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_copy_input_fmem2buff_10_fu_328_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_copy_input_fmem2buff_10_fu_328_ap_ready = ap_const_logic_1)) then 
                    grp_copy_input_fmem2buff_10_fu_328_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_copy_weight_fmem2buf_6_fu_348_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_copy_weight_fmem2buf_6_fu_348_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_copy_weight_fmem2buf_6_fu_348_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_copy_weight_fmem2buf_6_fu_348_ap_ready = ap_const_logic_1)) then 
                    grp_copy_weight_fmem2buf_6_fu_348_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    tmp_405_reg_316_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_395_fu_440_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                tmp_405_reg_316 <= ap_const_lv8_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                tmp_405_reg_316 <= c_reg_645;
            end if; 
        end if;
    end process;

    tmp_407_reg_304_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_396_fu_478_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                tmp_407_reg_304 <= r_reg_623;
            elsif (((tmp_fu_402_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                tmp_407_reg_304 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    tmp_408_reg_292_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_395_fu_440_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                tmp_408_reg_292 <= n_reg_604;
            elsif ((not(((outputs_offset_out_full_n = ap_const_logic_0) or (outputs_offset_c_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                tmp_408_reg_292 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_397_nbwritereq_fu_220_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                cLoops_reg_640 <= cLoops_fu_502_p3;
                c_reg_645 <= c_fu_510_p2;
                tmp_409_reg_650 <= tmp_409_fu_542_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_fu_402_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                nLoops_reg_597 <= nLoops_fu_422_p3;
                n_reg_604 <= n_fu_430_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_395_fu_440_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                rLoops_reg_618 <= rLoops_fu_460_p3;
                r_reg_623 <= r_fu_468_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                    tmp_201_cast5_i_i_i_reg_589(6 downto 0) <= tmp_201_cast5_i_i_i_fu_398_p1(6 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                    tmp_406_reg_629(7 downto 0) <= tmp_406_fu_474_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                    tmp_77_cast4_i_i_i_reg_610(7 downto 0) <= tmp_77_cast4_i_i_i_fu_436_p1(7 downto 0);
            end if;
        end if;
    end process;
    tmp_201_cast5_i_i_i_reg_589(31 downto 7) <= "0000000000000000000000000";
    tmp_77_cast4_i_i_i_reg_610(31 downto 8) <= "000000000000000000000000";
    tmp_406_reg_629(31 downto 8) <= "000000000000000000000000";

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, outputs_offset_c_full_n, outputs_offset_out_full_n, ap_CS_fsm_state2, tmp_fu_402_p3, ap_CS_fsm_state3, tmp_395_fu_440_p3, ap_CS_fsm_state4, ap_CS_fsm_state5, tmp_397_nbwritereq_fu_220_p3, tmp_396_fu_478_p3, ap_CS_fsm_state7, ap_block_state7_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((outputs_offset_out_full_n = ap_const_logic_0) or (outputs_offset_c_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((tmp_fu_402_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((tmp_395_fu_440_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                if (((tmp_396_fu_478_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                if (((tmp_397_nbwritereq_fu_220_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((ap_const_boolean_0 = ap_block_state7_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);

    ap_block_state1_assign_proc : process(real_start, ap_done_reg, outputs_offset_c_full_n, outputs_offset_out_full_n)
    begin
                ap_block_state1 <= ((outputs_offset_out_full_n = ap_const_logic_0) or (outputs_offset_c_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state7_on_subcall_done_assign_proc : process(grp_copy_input_fmem2buff_10_fu_328_ap_done, grp_copy_weight_fmem2buf_6_fu_348_ap_done, grp_copy_beta_fmem2buffe_2_fu_381_ap_done)
    begin
                ap_block_state7_on_subcall_done <= ((grp_copy_beta_fmem2buffe_2_fu_381_ap_done = ap_const_logic_0) or (grp_copy_weight_fmem2buf_6_fu_348_ap_done = ap_const_logic_0) or (grp_copy_input_fmem2buff_10_fu_328_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state2, tmp_fu_402_p3)
    begin
        if (((tmp_fu_402_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;
    beta_buffer_V_din <= grp_copy_beta_fmem2buffe_2_fu_381_beta_buffer_V_din;

    beta_buffer_V_write_assign_proc : process(grp_copy_beta_fmem2buffe_2_fu_381_beta_buffer_V_write, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            beta_buffer_V_write <= grp_copy_beta_fmem2buffe_2_fu_381_beta_buffer_V_write;
        else 
            beta_buffer_V_write <= ap_const_logic_0;
        end if; 
    end process;

    beta_cntl_V_din <= (0=>grp_copy_beta_fmem2buffe_2_fu_381_beta_cntl_V_din, others=>'-');

    beta_cntl_V_read_assign_proc : process(ap_CS_fsm_state8, tmp_402_nbreadreq_fu_228_p3, tmp_403_nbreadreq_fu_235_p3, tmp_404_nbreadreq_fu_242_p3, beta_cntl_V_empty_n)
    begin
        if (((tmp_404_nbreadreq_fu_242_p3 = ap_const_lv1_1) and (tmp_403_nbreadreq_fu_235_p3 = ap_const_lv1_1) and (tmp_402_nbreadreq_fu_228_p3 = ap_const_lv1_1) and (beta_cntl_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            beta_cntl_V_read <= ap_const_logic_1;
        else 
            beta_cntl_V_read <= ap_const_logic_0;
        end if; 
    end process;


    beta_cntl_V_write_assign_proc : process(grp_copy_beta_fmem2buffe_2_fu_381_beta_cntl_V_write, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            beta_cntl_V_write <= grp_copy_beta_fmem2buffe_2_fu_381_beta_cntl_V_write;
        else 
            beta_cntl_V_write <= ap_const_logic_0;
        end if; 
    end process;

    cLoops_fu_502_p3 <= 
        ap_const_lv5_10 when (tmp_695_i_i_i_i_i_fu_496_p2(0) = '1') else 
        tmp_398_fu_492_p1;
    c_fu_510_p2 <= std_logic_vector(unsigned(ap_const_lv8_10) + unsigned(tmp_405_reg_316));
    data_buffer_V_din <= tmp_409_reg_650(0);

    data_buffer_V_write_assign_proc : process(data_buffer_V_full_n, ap_CS_fsm_state8, tmp_402_nbreadreq_fu_228_p3, tmp_403_nbreadreq_fu_235_p3, tmp_404_nbreadreq_fu_242_p3)
    begin
        if (((tmp_404_nbreadreq_fu_242_p3 = ap_const_lv1_1) and (tmp_403_nbreadreq_fu_235_p3 = ap_const_lv1_1) and (tmp_402_nbreadreq_fu_228_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8) and (data_buffer_V_full_n = ap_const_logic_1))) then 
            data_buffer_V_write <= ap_const_logic_1;
        else 
            data_buffer_V_write <= ap_const_logic_0;
        end if; 
    end process;

    data_c_V_din <= tmp_406_reg_629;

    data_c_V_write_assign_proc : process(data_c_V_full_n, ap_CS_fsm_state8, tmp_402_nbreadreq_fu_228_p3, tmp_403_nbreadreq_fu_235_p3, tmp_404_nbreadreq_fu_242_p3)
    begin
        if (((tmp_404_nbreadreq_fu_242_p3 = ap_const_lv1_1) and (tmp_403_nbreadreq_fu_235_p3 = ap_const_lv1_1) and (tmp_402_nbreadreq_fu_228_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8) and (data_c_V_full_n = ap_const_logic_1))) then 
            data_c_V_write <= ap_const_logic_1;
        else 
            data_c_V_write <= ap_const_logic_0;
        end if; 
    end process;

    data_n_V_din <= tmp_201_cast5_i_i_i_reg_589;

    data_n_V_write_assign_proc : process(data_n_V_full_n, ap_CS_fsm_state8, tmp_402_nbreadreq_fu_228_p3, tmp_403_nbreadreq_fu_235_p3, tmp_404_nbreadreq_fu_242_p3)
    begin
        if (((tmp_404_nbreadreq_fu_242_p3 = ap_const_lv1_1) and (tmp_403_nbreadreq_fu_235_p3 = ap_const_lv1_1) and (tmp_402_nbreadreq_fu_228_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8) and (data_n_V_full_n = ap_const_logic_1))) then 
            data_n_V_write <= ap_const_logic_1;
        else 
            data_n_V_write <= ap_const_logic_0;
        end if; 
    end process;

    data_r_V_din <= tmp_77_cast4_i_i_i_reg_610;

    data_r_V_write_assign_proc : process(data_r_V_full_n, ap_CS_fsm_state8, tmp_402_nbreadreq_fu_228_p3, tmp_403_nbreadreq_fu_235_p3, tmp_404_nbreadreq_fu_242_p3)
    begin
        if (((tmp_404_nbreadreq_fu_242_p3 = ap_const_lv1_1) and (tmp_403_nbreadreq_fu_235_p3 = ap_const_lv1_1) and (tmp_402_nbreadreq_fu_228_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8) and (data_r_V_full_n = ap_const_logic_1))) then 
            data_r_V_write <= ap_const_logic_1;
        else 
            data_r_V_write <= ap_const_logic_0;
        end if; 
    end process;

    grp_copy_beta_fmem2buffe_2_fu_381_ap_start <= grp_copy_beta_fmem2buffe_2_fu_381_ap_start_reg;
    grp_copy_input_fmem2buff_10_fu_328_ap_start <= grp_copy_input_fmem2buff_10_fu_328_ap_start_reg;
    grp_copy_weight_fmem2buf_6_fu_348_ap_start <= grp_copy_weight_fmem2buf_6_fu_348_ap_start_reg;
    input_buffer_V_din <= grp_copy_input_fmem2buff_10_fu_328_input_buffer_V_din;

    input_buffer_V_write_assign_proc : process(grp_copy_input_fmem2buff_10_fu_328_input_buffer_V_write, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_buffer_V_write <= grp_copy_input_fmem2buff_10_fu_328_input_buffer_V_write;
        else 
            input_buffer_V_write <= ap_const_logic_0;
        end if; 
    end process;

    input_cntl_V_din <= (0=>grp_copy_input_fmem2buff_10_fu_328_input_cntl_V_din, others=>'-');

    input_cntl_V_read_assign_proc : process(ap_CS_fsm_state8, tmp_402_nbreadreq_fu_228_p3, input_cntl_V_empty_n, tmp_403_nbreadreq_fu_235_p3, tmp_404_nbreadreq_fu_242_p3)
    begin
        if (((tmp_404_nbreadreq_fu_242_p3 = ap_const_lv1_1) and (tmp_403_nbreadreq_fu_235_p3 = ap_const_lv1_1) and (tmp_402_nbreadreq_fu_228_p3 = ap_const_lv1_1) and (input_cntl_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            input_cntl_V_read <= ap_const_logic_1;
        else 
            input_cntl_V_read <= ap_const_logic_0;
        end if; 
    end process;


    input_cntl_V_write_assign_proc : process(grp_copy_input_fmem2buff_10_fu_328_input_cntl_V_write, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_cntl_V_write <= grp_copy_input_fmem2buff_10_fu_328_input_cntl_V_write;
        else 
            input_cntl_V_write <= ap_const_logic_0;
        end if; 
    end process;


    internal_ap_ready_assign_proc : process(ap_CS_fsm_state2, tmp_fu_402_p3)
    begin
        if (((tmp_fu_402_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_betas_ARADDR <= grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_ARADDR;
    m_axi_betas_ARBURST <= grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_ARBURST;
    m_axi_betas_ARCACHE <= grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_ARCACHE;
    m_axi_betas_ARID <= grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_ARID;
    m_axi_betas_ARLEN <= grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_ARLEN;
    m_axi_betas_ARLOCK <= grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_ARLOCK;
    m_axi_betas_ARPROT <= grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_ARPROT;
    m_axi_betas_ARQOS <= grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_ARQOS;
    m_axi_betas_ARREGION <= grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_ARREGION;
    m_axi_betas_ARSIZE <= grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_ARSIZE;
    m_axi_betas_ARUSER <= grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_ARUSER;

    m_axi_betas_ARVALID_assign_proc : process(grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_ARVALID, ap_CS_fsm_state6, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            m_axi_betas_ARVALID <= grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_ARVALID;
        else 
            m_axi_betas_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_betas_AWADDR <= ap_const_lv32_0;
    m_axi_betas_AWBURST <= ap_const_lv2_0;
    m_axi_betas_AWCACHE <= ap_const_lv4_0;
    m_axi_betas_AWID <= ap_const_lv1_0;
    m_axi_betas_AWLEN <= ap_const_lv32_0;
    m_axi_betas_AWLOCK <= ap_const_lv2_0;
    m_axi_betas_AWPROT <= ap_const_lv3_0;
    m_axi_betas_AWQOS <= ap_const_lv4_0;
    m_axi_betas_AWREGION <= ap_const_lv4_0;
    m_axi_betas_AWSIZE <= ap_const_lv3_0;
    m_axi_betas_AWUSER <= ap_const_lv1_0;
    m_axi_betas_AWVALID <= ap_const_logic_0;
    m_axi_betas_BREADY <= ap_const_logic_0;

    m_axi_betas_RREADY_assign_proc : process(grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_RREADY, ap_CS_fsm_state6, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            m_axi_betas_RREADY <= grp_copy_beta_fmem2buffe_2_fu_381_m_axi_betas_RREADY;
        else 
            m_axi_betas_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_betas_WDATA <= ap_const_lv16_0;
    m_axi_betas_WID <= ap_const_lv1_0;
    m_axi_betas_WLAST <= ap_const_logic_0;
    m_axi_betas_WSTRB <= ap_const_lv2_0;
    m_axi_betas_WUSER <= ap_const_lv1_0;
    m_axi_betas_WVALID <= ap_const_logic_0;
    m_axi_inputs_ARADDR <= grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_ARADDR;
    m_axi_inputs_ARBURST <= grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_ARBURST;
    m_axi_inputs_ARCACHE <= grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_ARCACHE;
    m_axi_inputs_ARID <= grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_ARID;
    m_axi_inputs_ARLEN <= grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_ARLEN;
    m_axi_inputs_ARLOCK <= grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_ARLOCK;
    m_axi_inputs_ARPROT <= grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_ARPROT;
    m_axi_inputs_ARQOS <= grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_ARQOS;
    m_axi_inputs_ARREGION <= grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_ARREGION;
    m_axi_inputs_ARSIZE <= grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_ARSIZE;
    m_axi_inputs_ARUSER <= grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_ARUSER;

    m_axi_inputs_ARVALID_assign_proc : process(grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_ARVALID, ap_CS_fsm_state6, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            m_axi_inputs_ARVALID <= grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_ARVALID;
        else 
            m_axi_inputs_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_inputs_AWADDR <= ap_const_lv32_0;
    m_axi_inputs_AWBURST <= ap_const_lv2_0;
    m_axi_inputs_AWCACHE <= ap_const_lv4_0;
    m_axi_inputs_AWID <= ap_const_lv1_0;
    m_axi_inputs_AWLEN <= ap_const_lv32_0;
    m_axi_inputs_AWLOCK <= ap_const_lv2_0;
    m_axi_inputs_AWPROT <= ap_const_lv3_0;
    m_axi_inputs_AWQOS <= ap_const_lv4_0;
    m_axi_inputs_AWREGION <= ap_const_lv4_0;
    m_axi_inputs_AWSIZE <= ap_const_lv3_0;
    m_axi_inputs_AWUSER <= ap_const_lv1_0;
    m_axi_inputs_AWVALID <= ap_const_logic_0;
    m_axi_inputs_BREADY <= ap_const_logic_0;

    m_axi_inputs_RREADY_assign_proc : process(grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_RREADY, ap_CS_fsm_state6, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            m_axi_inputs_RREADY <= grp_copy_input_fmem2buff_10_fu_328_m_axi_inputs_RREADY;
        else 
            m_axi_inputs_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_inputs_WDATA <= ap_const_lv16_0;
    m_axi_inputs_WID <= ap_const_lv1_0;
    m_axi_inputs_WLAST <= ap_const_logic_0;
    m_axi_inputs_WSTRB <= ap_const_lv2_0;
    m_axi_inputs_WUSER <= ap_const_lv1_0;
    m_axi_inputs_WVALID <= ap_const_logic_0;
    m_axi_weights_ARADDR <= grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_ARADDR;
    m_axi_weights_ARBURST <= grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_ARBURST;
    m_axi_weights_ARCACHE <= grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_ARCACHE;
    m_axi_weights_ARID <= grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_ARID;
    m_axi_weights_ARLEN <= grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_ARLEN;
    m_axi_weights_ARLOCK <= grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_ARLOCK;
    m_axi_weights_ARPROT <= grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_ARPROT;
    m_axi_weights_ARQOS <= grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_ARQOS;
    m_axi_weights_ARREGION <= grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_ARREGION;
    m_axi_weights_ARSIZE <= grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_ARSIZE;
    m_axi_weights_ARUSER <= grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_ARUSER;

    m_axi_weights_ARVALID_assign_proc : process(grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_ARVALID, ap_CS_fsm_state6, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            m_axi_weights_ARVALID <= grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_ARVALID;
        else 
            m_axi_weights_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_weights_AWADDR <= ap_const_lv32_0;
    m_axi_weights_AWBURST <= ap_const_lv2_0;
    m_axi_weights_AWCACHE <= ap_const_lv4_0;
    m_axi_weights_AWID <= ap_const_lv1_0;
    m_axi_weights_AWLEN <= ap_const_lv32_0;
    m_axi_weights_AWLOCK <= ap_const_lv2_0;
    m_axi_weights_AWPROT <= ap_const_lv3_0;
    m_axi_weights_AWQOS <= ap_const_lv4_0;
    m_axi_weights_AWREGION <= ap_const_lv4_0;
    m_axi_weights_AWSIZE <= ap_const_lv3_0;
    m_axi_weights_AWUSER <= ap_const_lv1_0;
    m_axi_weights_AWVALID <= ap_const_logic_0;
    m_axi_weights_BREADY <= ap_const_logic_0;

    m_axi_weights_RREADY_assign_proc : process(grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_RREADY, ap_CS_fsm_state6, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            m_axi_weights_RREADY <= grp_copy_weight_fmem2buf_6_fu_348_m_axi_weights_RREADY;
        else 
            m_axi_weights_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_weights_WDATA <= ap_const_lv16_0;
    m_axi_weights_WID <= ap_const_lv1_0;
    m_axi_weights_WLAST <= ap_const_logic_0;
    m_axi_weights_WSTRB <= ap_const_lv2_0;
    m_axi_weights_WUSER <= ap_const_lv1_0;
    m_axi_weights_WVALID <= ap_const_logic_0;
    nLoops_fu_422_p3 <= 
        ap_const_lv7_2 when (tmp_685_i_i_i_i_i_fu_416_p2(0) = '1') else 
        tmp_684_i_i_i_i_i_fu_410_p2;
    n_fu_430_p2 <= std_logic_vector(unsigned(tmp_408_reg_292) + unsigned(ap_const_lv7_2));

    outputs_offset_c_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, outputs_offset_c_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            outputs_offset_c_blk_n <= outputs_offset_c_full_n;
        else 
            outputs_offset_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    outputs_offset_c_din <= outputs_offset2;

    outputs_offset_c_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, outputs_offset_c_full_n, outputs_offset_out_full_n)
    begin
        if ((not(((outputs_offset_out_full_n = ap_const_logic_0) or (outputs_offset_c_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            outputs_offset_c_write <= ap_const_logic_1;
        else 
            outputs_offset_c_write <= ap_const_logic_0;
        end if; 
    end process;


    outputs_offset_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, outputs_offset_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            outputs_offset_out_blk_n <= outputs_offset_out_full_n;
        else 
            outputs_offset_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    outputs_offset_out_din <= outputs_offset;

    outputs_offset_out_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, outputs_offset_c_full_n, outputs_offset_out_full_n)
    begin
        if ((not(((outputs_offset_out_full_n = ap_const_logic_0) or (outputs_offset_c_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            outputs_offset_out_write <= ap_const_logic_1;
        else 
            outputs_offset_out_write <= ap_const_logic_0;
        end if; 
    end process;

    rLoops_fu_460_p3 <= 
        ap_const_lv8_10 when (tmp_689_i_i_i_i_i_fu_454_p2(0) = '1') else 
        tmp_688_i_i_i_i_i_fu_448_p2;
    r_fu_468_p2 <= std_logic_vector(unsigned(tmp_407_reg_304) + unsigned(ap_const_lv8_10));

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp_201_cast5_i_i_i_fu_398_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_408_reg_292),32));
    tmp_395_fu_440_p3 <= tmp_407_reg_304(7 downto 7);
    tmp_396_fu_478_p3 <= tmp_405_reg_316(7 downto 7);
    tmp_397_nbwritereq_fu_220_p3 <= (0=>data_buffer_V_full_n, others=>'-');
    tmp_398_fu_492_p1 <= tmp_694_i_i_i_i_i_fu_486_p2(5 - 1 downto 0);
    tmp_399_fu_516_p2 <= (r_reg_623 and c_fu_510_p2);
    tmp_400_fu_521_p3 <= tmp_399_fu_516_p2(7 downto 7);
    tmp_401_fu_529_p3 <= n_reg_604(6 downto 6);
    tmp_402_nbreadreq_fu_228_p3 <= (0=>input_cntl_V_empty_n, others=>'-');
    tmp_403_nbreadreq_fu_235_p3 <= (0=>weight_cntl_V_empty_n, others=>'-');
    tmp_404_nbreadreq_fu_242_p3 <= (0=>beta_cntl_V_empty_n, others=>'-');
    tmp_406_fu_474_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_405_reg_316),32));
    tmp_409_fu_542_p2 <= (tmp_80_i_i_i_demorga_fu_536_p2 xor ap_const_lv1_1);
    tmp_684_i_i_i_i_i_fu_410_p2 <= std_logic_vector(signed(ap_const_lv7_40) - signed(tmp_408_reg_292));
    tmp_685_i_i_i_i_i_fu_416_p2 <= "1" when (unsigned(tmp_684_i_i_i_i_i_fu_410_p2) > unsigned(ap_const_lv7_2)) else "0";
    tmp_688_i_i_i_i_i_fu_448_p2 <= std_logic_vector(signed(ap_const_lv8_80) - signed(tmp_407_reg_304));
    tmp_689_i_i_i_i_i_fu_454_p2 <= "1" when (unsigned(tmp_688_i_i_i_i_i_fu_448_p2) > unsigned(ap_const_lv8_10)) else "0";
    tmp_694_i_i_i_i_i_fu_486_p2 <= std_logic_vector(signed(ap_const_lv8_80) - signed(tmp_405_reg_316));
    tmp_695_i_i_i_i_i_fu_496_p2 <= "1" when (unsigned(tmp_694_i_i_i_i_i_fu_486_p2) > unsigned(ap_const_lv8_10)) else "0";
    tmp_77_cast4_i_i_i_fu_436_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_407_reg_304),32));
    tmp_80_i_i_i_demorga_fu_536_p2 <= (tmp_401_fu_529_p3 and tmp_400_fu_521_p3);
    tmp_fu_402_p3 <= tmp_408_reg_292(6 downto 6);
    weight_buffer_0_V_din <= grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_0_V_din;

    weight_buffer_0_V_write_assign_proc : process(grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_0_V_write, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            weight_buffer_0_V_write <= grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_0_V_write;
        else 
            weight_buffer_0_V_write <= ap_const_logic_0;
        end if; 
    end process;

    weight_buffer_1_V_din <= grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_1_V_din;

    weight_buffer_1_V_write_assign_proc : process(grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_1_V_write, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            weight_buffer_1_V_write <= grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_1_V_write;
        else 
            weight_buffer_1_V_write <= ap_const_logic_0;
        end if; 
    end process;

    weight_buffer_2_V_din <= grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_2_V_din;

    weight_buffer_2_V_write_assign_proc : process(grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_2_V_write, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            weight_buffer_2_V_write <= grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_2_V_write;
        else 
            weight_buffer_2_V_write <= ap_const_logic_0;
        end if; 
    end process;

    weight_buffer_3_V_din <= grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_3_V_din;

    weight_buffer_3_V_write_assign_proc : process(grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_3_V_write, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            weight_buffer_3_V_write <= grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_3_V_write;
        else 
            weight_buffer_3_V_write <= ap_const_logic_0;
        end if; 
    end process;

    weight_buffer_4_V_din <= grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_4_V_din;

    weight_buffer_4_V_write_assign_proc : process(grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_4_V_write, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            weight_buffer_4_V_write <= grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_4_V_write;
        else 
            weight_buffer_4_V_write <= ap_const_logic_0;
        end if; 
    end process;

    weight_buffer_5_V_din <= grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_5_V_din;

    weight_buffer_5_V_write_assign_proc : process(grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_5_V_write, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            weight_buffer_5_V_write <= grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_5_V_write;
        else 
            weight_buffer_5_V_write <= ap_const_logic_0;
        end if; 
    end process;

    weight_buffer_6_V_din <= grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_6_V_din;

    weight_buffer_6_V_write_assign_proc : process(grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_6_V_write, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            weight_buffer_6_V_write <= grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_6_V_write;
        else 
            weight_buffer_6_V_write <= ap_const_logic_0;
        end if; 
    end process;

    weight_buffer_7_V_din <= grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_7_V_din;

    weight_buffer_7_V_write_assign_proc : process(grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_7_V_write, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            weight_buffer_7_V_write <= grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_7_V_write;
        else 
            weight_buffer_7_V_write <= ap_const_logic_0;
        end if; 
    end process;

    weight_buffer_8_V_din <= grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_8_V_din;

    weight_buffer_8_V_write_assign_proc : process(grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_8_V_write, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            weight_buffer_8_V_write <= grp_copy_weight_fmem2buf_6_fu_348_weight_buffer_8_V_write;
        else 
            weight_buffer_8_V_write <= ap_const_logic_0;
        end if; 
    end process;

    weight_cntl_V_din <= (0=>grp_copy_weight_fmem2buf_6_fu_348_weight_cntl_V_din, others=>'-');

    weight_cntl_V_read_assign_proc : process(ap_CS_fsm_state8, tmp_402_nbreadreq_fu_228_p3, tmp_403_nbreadreq_fu_235_p3, weight_cntl_V_empty_n, tmp_404_nbreadreq_fu_242_p3)
    begin
        if (((tmp_404_nbreadreq_fu_242_p3 = ap_const_lv1_1) and (tmp_403_nbreadreq_fu_235_p3 = ap_const_lv1_1) and (tmp_402_nbreadreq_fu_228_p3 = ap_const_lv1_1) and (weight_cntl_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            weight_cntl_V_read <= ap_const_logic_1;
        else 
            weight_cntl_V_read <= ap_const_logic_0;
        end if; 
    end process;


    weight_cntl_V_write_assign_proc : process(grp_copy_weight_fmem2buf_6_fu_348_weight_cntl_V_write, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            weight_cntl_V_write <= grp_copy_weight_fmem2buf_6_fu_348_weight_cntl_V_write;
        else 
            weight_cntl_V_write <= ap_const_logic_0;
        end if; 
    end process;

end behav;
