read -sv run_verilog_mid/adder_32b_9_77_580dc79c227ba136229fe5442ee4c8ec.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_77_580dc79c227ba136229fe5442ee4c8ec_yosys.v
