Analysis & Synthesis Status : Successful - Mon May 30 09:29:40 2022
Quartus Prime Version : 18.1.0 Build 625 09/12/2018 SJ Lite Edition
Revision Name : sdram_instrCacheEnabled_dataCacheEnabled
Top-level Entity Name : DE1_SoC_top_level
Family : Cyclone V
Logic utilization (in ALMs) : N/A
Total registers : 5100
Total pins : 126
Total virtual pins : 0
Total block memory bits : 2,178,432
Total DSP Blocks : 4
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI PMA TX Serializers : 0
Total PLLs : 1
Total DLLs : 0
