0.6
2019.2
Nov  6 2019
21:57:16
C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v,1588924845,verilog,,C:/Projects/RISC-V/RegFile_InstrMem/RegFile_InstrMem.srcs/sources_1/new/DataPath.v,,DataMem,,,,,,,,
C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/alu_32.v,1588924845,verilog,,C:/Projects/RISC-V/Processor/Processor.srcs/sources_1/new/processor.v,,alu_32,,,,,,,,
C:/Projects/RISC-V/Processor/Processor.sim/sim_1/behav/xsim/glbl.v,1588924845,verilog,,,,glbl,,,,,,,,
C:/Projects/RISC-V/Processor/Processor.srcs/sim_1/new/tb_ALUController.v,1588924845,verilog,,,,tb_ALUController,,,,,,,,
C:/Projects/RISC-V/Processor/Processor.srcs/sim_1/new/tb_Controller.v,1588924845,verilog,,,,tb_Controller,,,,,,,,
C:/Projects/RISC-V/Processor/Processor.srcs/sim_1/new/tb_processor.v,1588924845,verilog,,,,tb_processor,,,,,,,,
C:/Projects/RISC-V/Processor/Processor.srcs/sources_1/new/ALUController.v,1588924845,verilog,,C:/Projects/RISC-V/Processor/Processor.srcs/sources_1/new/Controller.v,,ALUController,,,,,,,,
C:/Projects/RISC-V/Processor/Processor.srcs/sources_1/new/Controller.v,1588976006,verilog,,C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v,,Controller,,,,,,,,
C:/Projects/RISC-V/Processor/Processor.srcs/sources_1/new/processor.v,1588924845,verilog,,C:/Projects/RISC-V/Processor/Processor.srcs/sim_1/new/tb_processor.v,,processor,,,,,,,,
C:/Projects/RISC-V/RegFile_InstrMem/RegFile_InstrMem.srcs/sources_1/new/DataPath.v,1588924845,verilog,,C:/Projects/RISC-V/RegFile_InstrMem/RegFile_InstrMem.srcs/sources_1/new/FlipFlop.v,,DataPath,,,,,,,,
C:/Projects/RISC-V/RegFile_InstrMem/RegFile_InstrMem.srcs/sources_1/new/FlipFlop.v,1588924845,verilog,,C:/Projects/RISC-V/RegFile_InstrMem/RegFile_InstrMem.srcs/sources_1/new/HalfAdder.v,,FlipFlop,,,,,,,,
C:/Projects/RISC-V/RegFile_InstrMem/RegFile_InstrMem.srcs/sources_1/new/HalfAdder.v,1588924845,verilog,,C:/Projects/RISC-V/RegFile_InstrMem/RegFile_InstrMem.srcs/sources_1/new/ImmGen.v,,HalfAdder,,,,,,,,
C:/Projects/RISC-V/RegFile_InstrMem/RegFile_InstrMem.srcs/sources_1/new/ImmGen.v,1588924845,verilog,,C:/Projects/RISC-V/RegFile_InstrMem/RegFile_InstrMem.srcs/sources_1/new/InstMem.v,,ImmGen,,,,,,,,
C:/Projects/RISC-V/RegFile_InstrMem/RegFile_InstrMem.srcs/sources_1/new/InstMem.v,1588924845,verilog,,C:/Projects/RISC-V/RegFile_InstrMem/RegFile_InstrMem.srcs/sources_1/new/MUX21.v,,InstMem,,,,,,,,
C:/Projects/RISC-V/RegFile_InstrMem/RegFile_InstrMem.srcs/sources_1/new/MUX21.v,1588924845,verilog,,C:/Projects/RISC-V/RegFile_InstrMem/RegFile_InstrMem.srcs/sources_1/new/RegFile.v,,MUX21,,,,,,,,
C:/Projects/RISC-V/RegFile_InstrMem/RegFile_InstrMem.srcs/sources_1/new/RegFile.v,1588924845,verilog,,C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/alu_32.v,,RegFile,,,,,,,,
