

================================================================
== Vitis HLS Report for 'activity_kernel'
================================================================
* Date:           Thu Apr 15 23:38:07 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        activity_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z100i-ffv900-2L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  59.969 ns|        0 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_11_1  |        ?|        ?|         3|          1|          1|      ?|       yes|
        |- VITIS_LOOP_15_2  |        ?|        ?|         2|          1|          1|      ?|       yes|
        |- VITIS_LOOP_28_3  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     775|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    28|    1536|    5462|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     546|    -|
|Register         |        -|     -|    1554|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    28|    3090|    6783|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1510|  2020|  554800|  277400|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     1|      ~0|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |                Instance               |               Module               | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |dacc_64ns_64ns_1ns_64_3_no_dsp_1_U11   |dacc_64ns_64ns_1ns_64_3_no_dsp_1    |        0|   0|  170|  1124|    0|
    |dacc_64ns_64ns_1ns_64_3_no_dsp_1_U12   |dacc_64ns_64ns_1ns_64_3_no_dsp_1    |        0|   0|  170|  1124|    0|
    |dadddsub_64ns_64ns_64_2_full_dsp_1_U1  |dadddsub_64ns_64ns_64_2_full_dsp_1  |        0|   3|  342|  1057|    0|
    |dcmp_64ns_64ns_1_1_no_dsp_1_U7         |dcmp_64ns_64ns_1_1_no_dsp_1         |        0|   0|    0|     0|    0|
    |dcmp_64ns_64ns_1_1_no_dsp_1_U8         |dcmp_64ns_64ns_1_1_no_dsp_1         |        0|   0|    0|     0|    0|
    |ddiv_64ns_64ns_64_6_no_dsp_1_U5        |ddiv_64ns_64ns_64_6_no_dsp_1        |        0|   0|    0|     0|    0|
    |ddiv_64ns_64ns_64_6_no_dsp_1_U6        |ddiv_64ns_64ns_64_6_no_dsp_1        |        0|   0|    0|     0|    0|
    |dmul_64ns_64ns_64_2_max_dsp_1_U3       |dmul_64ns_64ns_64_2_max_dsp_1       |        0|  11|  256|   550|    0|
    |dmul_64ns_64ns_64_2_max_dsp_1_U4       |dmul_64ns_64ns_64_2_max_dsp_1       |        0|  11|  256|   550|    0|
    |dsqrt_64ns_64ns_64_6_no_dsp_1_U10      |dsqrt_64ns_64ns_64_6_no_dsp_1       |        0|   0|    0|     0|    0|
    |dsub_64ns_64ns_64_2_full_dsp_1_U2      |dsub_64ns_64ns_64_2_full_dsp_1      |        0|   3|  342|  1057|    0|
    |sitodp_32ns_64_2_no_dsp_1_U9           |sitodp_32ns_64_2_no_dsp_1           |        0|   0|    0|     0|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |Total                                  |                                    |        0|  28| 1536|  5462|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln11_fu_478_p2       |         +|   0|  0|  32|          32|           1|
    |add_ln15_fu_516_p2       |         +|   0|  0|  64|          64|           1|
    |add_ln28_fu_599_p2       |         +|   0|  0|  31|          31|           1|
    |p_neg_fu_410_p2          |         -|   0|  0|  32|           1|          32|
    |p_neg_t_fu_430_p2        |         -|   0|  0|  32|           1|          32|
    |and_ln24_fu_558_p2       |       and|   0|  0|   1|           1|           1|
    |and_ln35_fu_659_p2       |       and|   0|  0|   1|           1|           1|
    |and_ln41_fu_713_p2       |       and|   0|  0|   1|           1|           1|
    |and_ln46_1_fu_808_p2     |       and|   0|  0|   1|           1|           1|
    |and_ln46_2_fu_814_p2     |       and|   0|  0|   1|           1|           1|
    |and_ln46_fu_802_p2       |       and|   0|  0|   1|           1|           1|
    |grp_fu_494_p2            |      icmp|   0|  0|  12|          32|          32|
    |grp_fu_615_p2            |      icmp|   0|  0|  11|          31|          31|
    |icmp_ln11_1_fu_484_p2    |      icmp|   0|  0|  12|          32|          32|
    |icmp_ln11_fu_468_p2      |      icmp|   0|  0|  11|          31|           1|
    |icmp_ln15_fu_511_p2      |      icmp|   0|  0|  23|          64|          64|
    |icmp_ln24_1_fu_546_p2    |      icmp|   0|  0|  18|          52|           1|
    |icmp_ln24_fu_540_p2      |      icmp|   0|  0|   5|          11|           2|
    |icmp_ln28_1_fu_605_p2    |      icmp|   0|  0|  11|          31|          31|
    |icmp_ln28_fu_591_p2      |      icmp|   0|  0|  12|          32|           1|
    |icmp_ln35_1_fu_647_p2    |      icmp|   0|  0|  18|          52|           1|
    |icmp_ln35_fu_641_p2      |      icmp|   0|  0|   5|          11|           2|
    |icmp_ln41_1_fu_701_p2    |      icmp|   0|  0|  18|          52|           1|
    |icmp_ln41_fu_695_p2      |      icmp|   0|  0|   5|          11|           2|
    |icmp_ln46_1_fu_772_p2    |      icmp|   0|  0|  18|          52|           1|
    |icmp_ln46_2_fu_784_p2    |      icmp|   0|  0|   5|          11|           2|
    |icmp_ln46_3_fu_790_p2    |      icmp|   0|  0|  18|          52|           1|
    |icmp_ln46_fu_766_p2      |      icmp|   0|  0|   5|          11|           2|
    |or_ln24_fu_552_p2        |        or|   0|  0|   1|           1|           1|
    |or_ln35_fu_653_p2        |        or|   0|  0|   1|           1|           1|
    |or_ln41_fu_707_p2        |        or|   0|  0|   1|           1|           1|
    |or_ln46_1_fu_778_p2      |        or|   0|  0|   1|           1|           1|
    |or_ln46_2_fu_796_p2      |        or|   0|  0|   1|           1|           1|
    |or_ln46_fu_820_p2        |        or|   0|  0|   1|           1|           1|
    |div_fu_450_p3            |    select|   0|  0|  32|           1|          32|
    |select_ln24_fu_574_p3    |    select|   0|  0|  64|           1|          64|
    |select_ln35_1_fu_674_p3  |    select|   0|  0|  64|           1|          63|
    |select_ln41_fu_718_p3    |    select|   0|  0|  64|           1|          64|
    |tpower                   |    select|   0|  0|  64|           1|          63|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1  |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1  |       xor|   0|  0|   2|           2|           1|
    |xor_ln25_fu_564_p2       |       xor|   0|  0|  65|          64|          65|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 775|         787|         646|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |acmin_o                           |    9|          2|   64|        128|
    |ap_NS_fsm                         |  169|         38|    1|         38|
    |ap_enable_reg_pp0_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1           |   13|          3|    1|          3|
    |ap_enable_reg_pp2_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2           |    9|          2|    1|          2|
    |ap_phi_mux_i_1_phi_fu_246_p4      |    9|          2|   32|         64|
    |ap_phi_mux_i_3_phi_fu_278_p4      |    9|          2|   31|         62|
    |ap_phi_mux_i_phi_fu_210_p4        |    9|          2|   32|         64|
    |ap_phi_mux_meanhr1_phi_fu_266_p4  |    9|          2|   64|        128|
    |empty_12_reg_297                  |    9|          2|   64|        128|
    |empty_reg_285                     |    9|          2|   64|        128|
    |grp_fu_310_opcode                 |   13|          3|    2|          6|
    |grp_fu_310_p0                     |   37|          9|   64|        576|
    |grp_fu_310_p1                     |   33|          8|   64|        512|
    |grp_fu_323_p0                     |   17|          4|   64|        256|
    |grp_fu_323_p1                     |   21|          5|   64|        320|
    |grp_fu_340_p0                     |   13|          3|   64|        192|
    |grp_fu_351_opcode                 |   13|          3|    5|         15|
    |grp_fu_351_p0                     |   21|          5|   64|        320|
    |grp_fu_351_p1                     |   21|          5|   64|        320|
    |grp_fu_364_p0                     |   13|          3|   32|         96|
    |i_1_reg_242                       |    9|          2|   32|         64|
    |i_2_reg_253                       |    9|          2|   64|        128|
    |i_3_reg_274                       |    9|          2|   31|         62|
    |i_reg_206                         |    9|          2|   32|         64|
    |meanhr0_0_lcssa_reg_229           |    9|          2|   64|        128|
    |meanhr0_reg_217                   |    9|          2|   64|        128|
    |meanhr1_reg_262                   |    9|          2|   64|        128|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             |  546|        125| 1195|       4066|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln11_reg_860                   |  32|   0|   32|          0|
    |add_ln28_reg_946                   |  31|   0|   31|          0|
    |ap_CS_fsm                          |  37|   0|   37|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2            |   1|   0|    1|          0|
    |bitcast_ln12_reg_855               |  64|   0|   64|          0|
    |bitcast_ln16_reg_889               |  64|   0|   64|          0|
    |bitcast_ln21_reg_924               |  64|   0|   64|          0|
    |bitcast_ln22_reg_931               |  64|   0|   64|          0|
    |div2_reg_917                       |  64|   0|   64|          0|
    |div_reg_838                        |  32|   0|   32|          0|
    |empty_12_reg_297                   |  64|   0|   64|          0|
    |empty_reg_285                      |  64|   0|   64|          0|
    |i_1_reg_242                        |  32|   0|   32|          0|
    |i_2_reg_253                        |  64|   0|   64|          0|
    |i_3_reg_274                        |  31|   0|   31|          0|
    |i_reg_206                          |  32|   0|   32|          0|
    |icmp_ln11_1_reg_865                |   1|   0|    1|          0|
    |icmp_ln11_1_reg_865_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln11_reg_846                  |   1|   0|    1|          0|
    |icmp_ln15_reg_895                  |   1|   0|    1|          0|
    |icmp_ln28_1_reg_951                |   1|   0|    1|          0|
    |icmp_ln28_1_reg_951_pp2_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln28_reg_936                  |   1|   0|    1|          0|
    |meanhr0_0_lcssa_reg_229            |  64|   0|   64|          0|
    |meanhr0_reg_217                    |  64|   0|   64|          0|
    |meanhr1_2_reg_904                  |  64|   0|   64|          0|
    |meanhr1_reg_262                    |  64|   0|   64|          0|
    |reg_372                            |  64|   0|   64|          0|
    |reg_382                            |  64|   0|   64|          0|
    |reg_388                            |  64|   0|   64|          0|
    |reg_395                            |  64|   0|   64|          0|
    |select_ln24_reg_910                |  64|   0|   64|          0|
    |select_ln35_1_reg_965              |  64|   0|   64|          0|
    |tmp_6_reg_982                      |   1|   0|    1|          0|
    |tmp_reg_976                        |  64|   0|   64|          0|
    |trunc_ln29_reg_940                 |  31|   0|   31|          0|
    |wide_trip_count21_reg_884          |  64|   0|   64|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1554|   0| 1554|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+---------------------+-----+-----+------------+-----------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  activity_kernel|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  activity_kernel|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  activity_kernel|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  activity_kernel|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  activity_kernel|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  activity_kernel|  return value|
|len                  |   in|   32|     ap_none|              len|        scalar|
|hr                   |   in|   64|     ap_none|               hr|       pointer|
|t                    |   in|   64|     ap_none|                t|       pointer|
|meanhr               |  out|   64|      ap_vld|           meanhr|       pointer|
|meanhr_ap_vld        |  out|    1|      ap_vld|           meanhr|       pointer|
|tpower               |  out|   64|      ap_vld|           tpower|       pointer|
|tpower_ap_vld        |  out|    1|      ap_vld|           tpower|       pointer|
|stationarity         |  out|   64|      ap_vld|     stationarity|       pointer|
|stationarity_ap_vld  |  out|    1|      ap_vld|     stationarity|       pointer|
|activity             |  out|   64|      ap_vld|         activity|       pointer|
|activity_ap_vld      |  out|    1|      ap_vld|         activity|       pointer|
|acmin_i              |   in|   64|     ap_ovld|            acmin|       pointer|
|acmin_o              |  out|   64|     ap_ovld|            acmin|       pointer|
|acmin_o_ap_vld       |  out|    1|     ap_ovld|            acmin|       pointer|
|hrmin                |  out|   64|      ap_vld|            hrmin|       pointer|
|hrmin_ap_vld         |  out|    1|      ap_vld|            hrmin|       pointer|
|stmin                |  out|   64|      ap_vld|            stmin|       pointer|
|stmin_ap_vld         |  out|    1|      ap_vld|            stmin|       pointer|
|tpmin                |  out|   64|      ap_vld|            tpmin|       pointer|
|tpmin_ap_vld         |  out|    1|      ap_vld|            tpmin|       pointer|
|tmin0                |  out|   64|      ap_vld|            tmin0|       pointer|
|tmin0_ap_vld         |  out|    1|      ap_vld|            tmin0|       pointer|
|tmin1                |  out|   64|      ap_vld|            tmin1|       pointer|
|tmin1_ap_vld         |  out|    1|      ap_vld|            tmin1|       pointer|
+---------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 42
* Pipeline : 3
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
  Pipeline-1 : II = 1, D = 2, States = { 6 7 }
  Pipeline-2 : II = 1, D = 3, States = { 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 5 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 8 7 
7 --> 6 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 24 
19 --> 20 
20 --> 21 
21 --> 24 22 
22 --> 23 
23 --> 21 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.47>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 43 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %len"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %len, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %hr"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %hr, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %t"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %t, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %meanhr"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %meanhr, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tpower"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tpower, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %stationarity"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stationarity, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %activity"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %activity, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %acmin"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %acmin, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %hrmin"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %hrmin, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %stmin"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stmin, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tpmin"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tpmin, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tmin0"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmin0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tmin1"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmin1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%len_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %len" [activity_kernel.c:3]   --->   Operation 70 'read' 'len_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %len_read, i32 31" [activity_kernel.c:3]   --->   Operation 71 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (1.89ns)   --->   "%p_neg = sub i32 0, i32 %len_read" [activity_kernel.c:3]   --->   Operation 72 'sub' 'p_neg' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%p_lshr = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %p_neg, i32 1, i32 31" [activity_kernel.c:3]   --->   Operation 73 'partselect' 'p_lshr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%p_lshr_cast = zext i31 %p_lshr" [activity_kernel.c:3]   --->   Operation 74 'zext' 'p_lshr_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (1.87ns)   --->   "%p_neg_t = sub i32 0, i32 %p_lshr_cast" [activity_kernel.c:3]   --->   Operation 75 'sub' 'p_neg_t' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%p_lshr_f = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %len_read, i32 1, i32 31" [activity_kernel.c:3]   --->   Operation 76 'partselect' 'p_lshr_f' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%p_lshr_f_cast = zext i31 %p_lshr_f" [activity_kernel.c:3]   --->   Operation 77 'zext' 'p_lshr_f_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.70ns)   --->   "%div = select i1 %tmp_10, i32 %p_neg_t, i32 %p_lshr_f_cast" [activity_kernel.c:3]   --->   Operation 78 'select' 'div' <Predicate = true> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %len_read, i32 1, i32 31" [activity_kernel.c:11]   --->   Operation 79 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (1.96ns)   --->   "%icmp_ln11 = icmp_sgt  i31 %tmp_11, i31 0" [activity_kernel.c:11]   --->   Operation 80 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%hr_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %hr" [activity_kernel.c:12]   --->   Operation 81 'read' 'hr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (1.29ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %._crit_edge16, void %.lr.ph15" [activity_kernel.c:11]   --->   Operation 82 'br' 'br_ln11' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%bitcast_ln12 = bitcast i64 %hr_read" [activity_kernel.c:12]   --->   Operation 83 'bitcast' 'bitcast_ln12' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (1.29ns)   --->   "%br_ln11 = br void" [activity_kernel.c:11]   --->   Operation 84 'br' 'br_ln11' <Predicate = (icmp_ln11)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 13.0>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%i = phi i32 %add_ln11, void %.split4, i32 0, void %.lr.ph15" [activity_kernel.c:11]   --->   Operation 85 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%meanhr0 = phi i64 %meanhr0_1, void %.split4, i64 0, void %.lr.ph15"   --->   Operation 86 'phi' 'meanhr0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (1.89ns)   --->   "%add_ln11 = add i32 %i, i32 1" [activity_kernel.c:11]   --->   Operation 87 'add' 'add_ln11' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 88 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (1.96ns)   --->   "%icmp_ln11_1 = icmp_eq  i32 %i, i32 %div" [activity_kernel.c:11]   --->   Operation 89 'icmp' 'icmp_ln11_1' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11_1, void %.split4, void %._crit_edge16.loopexit" [activity_kernel.c:11]   --->   Operation 90 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (1.96ns)   --->   "%icmp_ln12 = icmp_eq  i32 %add_ln11, i32 %div" [activity_kernel.c:12]   --->   Operation 91 'icmp' 'icmp_ln12' <Predicate = (!icmp_ln11_1)> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [3/3] (9.16ns)   --->   "%meanhr0_1 = dacc i64 @_ssdm_op_DACC, i64 %bitcast_ln12, i1 %icmp_ln12" [activity_kernel.c:12]   --->   Operation 92 'dacc' 'meanhr0_1' <Predicate = (!icmp_ln11_1)> <Delay = 9.16> <CoreInst = "DAcc_nodsp">   --->   Core 14 'DAcc_nodsp' <Latency = 2> <II = 1> <Delay = 9.16> <FuncUnit> <Opcode : 'dacc'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 9.16>
ST_3 : Operation 93 [2/3] (9.16ns)   --->   "%meanhr0_1 = dacc i64 @_ssdm_op_DACC, i64 %bitcast_ln12, i1 %icmp_ln12" [activity_kernel.c:12]   --->   Operation 93 'dacc' 'meanhr0_1' <Predicate = (!icmp_ln11_1)> <Delay = 9.16> <CoreInst = "DAcc_nodsp">   --->   Core 14 'DAcc_nodsp' <Latency = 2> <II = 1> <Delay = 9.16> <FuncUnit> <Opcode : 'dacc'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 9.16>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [activity_kernel.c:5]   --->   Operation 94 'specloopname' 'specloopname_ln5' <Predicate = (!icmp_ln11_1)> <Delay = 0.00>
ST_4 : Operation 95 [1/3] (9.16ns)   --->   "%meanhr0_1 = dacc i64 @_ssdm_op_DACC, i64 %bitcast_ln12, i1 %icmp_ln12" [activity_kernel.c:12]   --->   Operation 95 'dacc' 'meanhr0_1' <Predicate = (!icmp_ln11_1)> <Delay = 9.16> <CoreInst = "DAcc_nodsp">   --->   Core 14 'DAcc_nodsp' <Latency = 2> <II = 1> <Delay = 9.16> <FuncUnit> <Opcode : 'dacc'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 96 'br' 'br_ln0' <Predicate = (!icmp_ln11_1)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 1.29>
ST_5 : Operation 97 [1/1] (1.29ns)   --->   "%br_ln0 = br void %._crit_edge16"   --->   Operation 97 'br' 'br_ln0' <Predicate = (icmp_ln11)> <Delay = 1.29>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%meanhr0_0_lcssa = phi i64 0, void, i64 %meanhr0, void %._crit_edge16.loopexit"   --->   Operation 98 'phi' 'meanhr0_0_lcssa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%i_1 = phi i32 0, void, i32 %div, void %._crit_edge16.loopexit" [activity_kernel.c:3]   --->   Operation 99 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln15 = sext i32 %i_1" [activity_kernel.c:15]   --->   Operation 100 'sext' 'sext_ln15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%wide_trip_count21 = sext i32 %len_read" [activity_kernel.c:3]   --->   Operation 101 'sext' 'wide_trip_count21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%bitcast_ln16 = bitcast i64 %hr_read" [activity_kernel.c:16]   --->   Operation 102 'bitcast' 'bitcast_ln16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (1.29ns)   --->   "%br_ln15 = br void" [activity_kernel.c:15]   --->   Operation 103 'br' 'br_ln15' <Predicate = true> <Delay = 1.29>

State 6 <SV = 3> <Delay = 22.9>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%i_2 = phi i64 %add_ln15, void %.split2, i64 %sext_ln15, void %._crit_edge16" [activity_kernel.c:15]   --->   Operation 104 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%meanhr1 = phi i64 %meanhr1_1, void %.split2, i64 0, void %._crit_edge16"   --->   Operation 105 'phi' 'meanhr1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 106 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (2.26ns)   --->   "%icmp_ln15 = icmp_slt  i64 %i_2, i64 %wide_trip_count21" [activity_kernel.c:15]   --->   Operation 107 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 2.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %._crit_edge10.loopexit_ifconv, void %.split2" [activity_kernel.c:15]   --->   Operation 108 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [2/2] (22.9ns)   --->   "%meanhr1_1 = dadd i64 %meanhr1, i64 %bitcast_ln16" [activity_kernel.c:16]   --->   Operation 109 'dadd' 'meanhr1_1' <Predicate = (icmp_ln15)> <Delay = 22.9> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.9> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (2.69ns)   --->   "%add_ln15 = add i64 %i_2, i64 1" [activity_kernel.c:15]   --->   Operation 110 'add' 'add_ln15' <Predicate = (icmp_ln15)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 4> <Delay = 45.8>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [activity_kernel.c:5]   --->   Operation 111 'specloopname' 'specloopname_ln5' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 112 [1/2] (22.9ns)   --->   "%meanhr1_1 = dadd i64 %meanhr1, i64 %bitcast_ln16" [activity_kernel.c:16]   --->   Operation 112 'dadd' 'meanhr1_1' <Predicate = (icmp_ln15)> <Delay = 22.9> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.9> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 113 'br' 'br_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 16.2>
ST_8 : Operation 114 [2/2] (16.2ns)   --->   "%conv = sitodp i32 %div" [activity_kernel.c:19]   --->   Operation 114 'sitodp' 'conv' <Predicate = true> <Delay = 16.2> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 16.2> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 5> <Delay = 16.2>
ST_9 : Operation 115 [1/2] (16.2ns)   --->   "%conv = sitodp i32 %div" [activity_kernel.c:19]   --->   Operation 115 'sitodp' 'conv' <Predicate = true> <Delay = 16.2> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 16.2> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 6> <Delay = 59.9>
ST_10 : Operation 116 [6/6] (59.9ns)   --->   "%meanhr0_2 = ddiv i64 %meanhr0_0_lcssa, i64 %conv" [activity_kernel.c:19]   --->   Operation 116 'ddiv' 'meanhr0_2' <Predicate = true> <Delay = 59.9> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 5> <II = 1> <Delay = 59.9> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 117 [6/6] (59.9ns)   --->   "%meanhr1_2 = ddiv i64 %meanhr1, i64 %conv" [activity_kernel.c:20]   --->   Operation 117 'ddiv' 'meanhr1_2' <Predicate = true> <Delay = 59.9> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 5> <II = 1> <Delay = 59.9> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 7> <Delay = 59.9>
ST_11 : Operation 118 [5/6] (59.9ns)   --->   "%meanhr0_2 = ddiv i64 %meanhr0_0_lcssa, i64 %conv" [activity_kernel.c:19]   --->   Operation 118 'ddiv' 'meanhr0_2' <Predicate = true> <Delay = 59.9> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 5> <II = 1> <Delay = 59.9> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 119 [5/6] (59.9ns)   --->   "%meanhr1_2 = ddiv i64 %meanhr1, i64 %conv" [activity_kernel.c:20]   --->   Operation 119 'ddiv' 'meanhr1_2' <Predicate = true> <Delay = 59.9> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 5> <II = 1> <Delay = 59.9> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 8> <Delay = 59.9>
ST_12 : Operation 120 [4/6] (59.9ns)   --->   "%meanhr0_2 = ddiv i64 %meanhr0_0_lcssa, i64 %conv" [activity_kernel.c:19]   --->   Operation 120 'ddiv' 'meanhr0_2' <Predicate = true> <Delay = 59.9> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 5> <II = 1> <Delay = 59.9> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 121 [4/6] (59.9ns)   --->   "%meanhr1_2 = ddiv i64 %meanhr1, i64 %conv" [activity_kernel.c:20]   --->   Operation 121 'ddiv' 'meanhr1_2' <Predicate = true> <Delay = 59.9> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 5> <II = 1> <Delay = 59.9> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 9> <Delay = 59.9>
ST_13 : Operation 122 [3/6] (59.9ns)   --->   "%meanhr0_2 = ddiv i64 %meanhr0_0_lcssa, i64 %conv" [activity_kernel.c:19]   --->   Operation 122 'ddiv' 'meanhr0_2' <Predicate = true> <Delay = 59.9> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 5> <II = 1> <Delay = 59.9> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 123 [3/6] (59.9ns)   --->   "%meanhr1_2 = ddiv i64 %meanhr1, i64 %conv" [activity_kernel.c:20]   --->   Operation 123 'ddiv' 'meanhr1_2' <Predicate = true> <Delay = 59.9> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 5> <II = 1> <Delay = 59.9> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 10> <Delay = 59.9>
ST_14 : Operation 124 [2/6] (59.9ns)   --->   "%meanhr0_2 = ddiv i64 %meanhr0_0_lcssa, i64 %conv" [activity_kernel.c:19]   --->   Operation 124 'ddiv' 'meanhr0_2' <Predicate = true> <Delay = 59.9> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 5> <II = 1> <Delay = 59.9> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 125 [2/6] (59.9ns)   --->   "%meanhr1_2 = ddiv i64 %meanhr1, i64 %conv" [activity_kernel.c:20]   --->   Operation 125 'ddiv' 'meanhr1_2' <Predicate = true> <Delay = 59.9> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 5> <II = 1> <Delay = 59.9> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 11> <Delay = 59.9>
ST_15 : Operation 126 [1/6] (59.9ns)   --->   "%meanhr0_2 = ddiv i64 %meanhr0_0_lcssa, i64 %conv" [activity_kernel.c:19]   --->   Operation 126 'ddiv' 'meanhr0_2' <Predicate = true> <Delay = 59.9> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 5> <II = 1> <Delay = 59.9> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 127 [1/6] (59.9ns)   --->   "%meanhr1_2 = ddiv i64 %meanhr1, i64 %conv" [activity_kernel.c:20]   --->   Operation 127 'ddiv' 'meanhr1_2' <Predicate = true> <Delay = 59.9> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 5> <II = 1> <Delay = 59.9> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 12> <Delay = 22.9>
ST_16 : Operation 128 [2/2] (22.9ns)   --->   "%add = dadd i64 %meanhr0_2, i64 %meanhr1_2" [activity_kernel.c:21]   --->   Operation 128 'dadd' 'add' <Predicate = true> <Delay = 22.9> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.9> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 129 [2/2] (22.9ns)   --->   "%sub = dsub i64 %meanhr0_2, i64 %meanhr1_2" [activity_kernel.c:22]   --->   Operation 129 'dsub' 'sub' <Predicate = true> <Delay = 22.9> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.9> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 13> <Delay = 50.8>
ST_17 : Operation 130 [1/2] (22.9ns)   --->   "%add = dadd i64 %meanhr0_2, i64 %meanhr1_2" [activity_kernel.c:21]   --->   Operation 130 'dadd' 'add' <Predicate = true> <Delay = 22.9> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.9> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 131 [2/2] (27.9ns)   --->   "%div2 = dmul i64 %add, i64 0.5" [activity_kernel.c:21]   --->   Operation 131 'dmul' 'div2' <Predicate = true> <Delay = 27.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 27.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 132 [1/2] (22.9ns)   --->   "%sub = dsub i64 %meanhr0_2, i64 %meanhr1_2" [activity_kernel.c:22]   --->   Operation 132 'dsub' 'sub' <Predicate = true> <Delay = 22.9> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.9> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 133 [1/1] (0.00ns)   --->   "%bitcast_ln24 = bitcast i64 %sub" [activity_kernel.c:24]   --->   Operation 133 'bitcast' 'bitcast_ln24' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln24, i32 52, i32 62" [activity_kernel.c:24]   --->   Operation 134 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i64 %bitcast_ln24" [activity_kernel.c:24]   --->   Operation 135 'trunc' 'trunc_ln24' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 136 [1/1] (1.88ns)   --->   "%icmp_ln24 = icmp_ne  i11 %tmp_1, i11 2047" [activity_kernel.c:24]   --->   Operation 136 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 137 [1/1] (2.20ns)   --->   "%icmp_ln24_1 = icmp_eq  i52 %trunc_ln24, i52 0" [activity_kernel.c:24]   --->   Operation 137 'icmp' 'icmp_ln24_1' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln24)   --->   "%or_ln24 = or i1 %icmp_ln24_1, i1 %icmp_ln24" [activity_kernel.c:24]   --->   Operation 138 'or' 'or_ln24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 139 [1/1] (20.3ns)   --->   "%tmp_2 = fcmp_olt  i64 %sub, i64 0" [activity_kernel.c:24]   --->   Operation 139 'dcmp' 'tmp_2' <Predicate = true> <Delay = 20.3> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 0> <II = 1> <Delay = 20.3> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln24)   --->   "%and_ln24 = and i1 %or_ln24, i1 %tmp_2" [activity_kernel.c:24]   --->   Operation 140 'and' 'and_ln24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln24)   --->   "%xor_ln25 = xor i64 %bitcast_ln24, i64 9223372036854775808" [activity_kernel.c:25]   --->   Operation 141 'xor' 'xor_ln25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln24)   --->   "%bitcast_ln25 = bitcast i64 %xor_ln25" [activity_kernel.c:25]   --->   Operation 142 'bitcast' 'bitcast_ln25' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 143 [1/1] (1.17ns) (out node of the LUT)   --->   "%select_ln24 = select i1 %and_ln24, i64 %bitcast_ln25, i64 %sub" [activity_kernel.c:24]   --->   Operation 143 'select' 'select_ln24' <Predicate = true> <Delay = 1.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 18 <SV = 14> <Delay = 50.0>
ST_18 : Operation 144 [1/2] (27.1ns)   --->   "%div2 = dmul i64 %add, i64 0.5" [activity_kernel.c:21]   --->   Operation 144 'dmul' 'div2' <Predicate = true> <Delay = 27.1> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 27.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 145 [1/1] (0.00ns)   --->   "%bitcast_ln21 = bitcast i64 %div2" [activity_kernel.c:21]   --->   Operation 145 'bitcast' 'bitcast_ln21' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 146 [1/1] (0.00ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %meanhr, i64 %bitcast_ln21" [activity_kernel.c:21]   --->   Operation 146 'write' 'write_ln21' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 147 [1/1] (0.00ns)   --->   "%bitcast_ln22 = bitcast i64 %select_ln24" [activity_kernel.c:22]   --->   Operation 147 'bitcast' 'bitcast_ln22' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 148 [1/1] (0.00ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %stationarity, i64 %bitcast_ln22" [activity_kernel.c:22]   --->   Operation 148 'write' 'write_ln22' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 149 [1/1] (1.96ns)   --->   "%icmp_ln28 = icmp_sgt  i32 %len_read, i32 0" [activity_kernel.c:28]   --->   Operation 149 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 150 [1/1] (1.29ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %._crit_edge_ifconv, void %.lr.ph" [activity_kernel.c:28]   --->   Operation 150 'br' 'br_ln28' <Predicate = true> <Delay = 1.29>
ST_18 : Operation 151 [2/2] (22.9ns)   --->   "%p = dsub i64 %bitcast_ln16, i64 %div2" [activity_kernel.c:29]   --->   Operation 151 'dsub' 'p' <Predicate = (icmp_ln28)> <Delay = 22.9> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.9> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 15> <Delay = 50.8>
ST_19 : Operation 152 [1/2] (22.9ns)   --->   "%p = dsub i64 %bitcast_ln16, i64 %div2" [activity_kernel.c:29]   --->   Operation 152 'dsub' 'p' <Predicate = true> <Delay = 22.9> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.9> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 153 [2/2] (27.9ns)   --->   "%mul1 = dmul i64 %p, i64 %p" [activity_kernel.c:30]   --->   Operation 153 'dmul' 'mul1' <Predicate = true> <Delay = 27.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 27.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 16> <Delay = 27.1>
ST_20 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i32 %len_read" [activity_kernel.c:29]   --->   Operation 154 'trunc' 'trunc_ln29' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 155 [1/2] (27.1ns)   --->   "%mul1 = dmul i64 %p, i64 %p" [activity_kernel.c:30]   --->   Operation 155 'dmul' 'mul1' <Predicate = true> <Delay = 27.1> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 27.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 156 [1/1] (1.29ns)   --->   "%br_ln28 = br void" [activity_kernel.c:28]   --->   Operation 156 'br' 'br_ln28' <Predicate = true> <Delay = 1.29>

State 21 <SV = 17> <Delay = 13.0>
ST_21 : Operation 157 [1/1] (0.00ns)   --->   "%i_3 = phi i31 %add_ln28, void %.split, i31 0, void %.lr.ph" [activity_kernel.c:28]   --->   Operation 157 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 158 [1/1] (0.00ns)   --->   "%empty = phi i64 %tmp_13, void %.split, i64 0, void %.lr.ph" [activity_kernel.c:30]   --->   Operation 158 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 159 [1/1] (1.87ns)   --->   "%add_ln28 = add i31 %i_3, i31 1" [activity_kernel.c:28]   --->   Operation 159 'add' 'add_ln28' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 160 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 160 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 161 [1/1] (1.96ns)   --->   "%icmp_ln28_1 = icmp_eq  i31 %i_3, i31 %trunc_ln29" [activity_kernel.c:28]   --->   Operation 161 'icmp' 'icmp_ln28_1' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 162 [1/1] (0.00ns)   --->   "%empty_11 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 162 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28_1, void %.split, void %._crit_edge_ifconv.loopexit" [activity_kernel.c:28]   --->   Operation 163 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 164 [1/1] (1.96ns)   --->   "%icmp_ln30 = icmp_eq  i31 %add_ln28, i31 %trunc_ln29" [activity_kernel.c:30]   --->   Operation 164 'icmp' 'icmp_ln30' <Predicate = (!icmp_ln28_1)> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 165 [3/3] (9.16ns)   --->   "%tmp_13 = dacc i64 @_ssdm_op_DACC, i64 %mul1, i1 %icmp_ln30" [activity_kernel.c:30]   --->   Operation 165 'dacc' 'tmp_13' <Predicate = (!icmp_ln28_1)> <Delay = 9.16> <CoreInst = "DAcc_nodsp">   --->   Core 14 'DAcc_nodsp' <Latency = 2> <II = 1> <Delay = 9.16> <FuncUnit> <Opcode : 'dacc'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 18> <Delay = 9.16>
ST_22 : Operation 166 [2/3] (9.16ns)   --->   "%tmp_13 = dacc i64 @_ssdm_op_DACC, i64 %mul1, i1 %icmp_ln30" [activity_kernel.c:30]   --->   Operation 166 'dacc' 'tmp_13' <Predicate = (!icmp_ln28_1)> <Delay = 9.16> <CoreInst = "DAcc_nodsp">   --->   Core 14 'DAcc_nodsp' <Latency = 2> <II = 1> <Delay = 9.16> <FuncUnit> <Opcode : 'dacc'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 19> <Delay = 9.16>
ST_23 : Operation 167 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [activity_kernel.c:6]   --->   Operation 167 'specloopname' 'specloopname_ln6' <Predicate = (!icmp_ln28_1)> <Delay = 0.00>
ST_23 : Operation 168 [1/3] (9.16ns)   --->   "%tmp_13 = dacc i64 @_ssdm_op_DACC, i64 %mul1, i1 %icmp_ln30" [activity_kernel.c:30]   --->   Operation 168 'dacc' 'tmp_13' <Predicate = (!icmp_ln28_1)> <Delay = 9.16> <CoreInst = "DAcc_nodsp">   --->   Core 14 'DAcc_nodsp' <Latency = 2> <II = 1> <Delay = 9.16> <FuncUnit> <Opcode : 'dacc'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 169 'br' 'br_ln0' <Predicate = (!icmp_ln28_1)> <Delay = 0.00>

State 24 <SV = 18> <Delay = 16.2>
ST_24 : Operation 170 [1/1] (1.29ns)   --->   "%br_ln0 = br void %._crit_edge_ifconv"   --->   Operation 170 'br' 'br_ln0' <Predicate = (icmp_ln28)> <Delay = 1.29>
ST_24 : Operation 171 [2/2] (16.2ns)   --->   "%conv1 = sitodp i32 %len_read" [activity_kernel.c:33]   --->   Operation 171 'sitodp' 'conv1' <Predicate = true> <Delay = 16.2> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 16.2> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 19> <Delay = 16.2>
ST_25 : Operation 172 [1/1] (0.00ns)   --->   "%empty_12 = phi i64 0, void %._crit_edge10.loopexit_ifconv, i64 %empty, void %._crit_edge_ifconv.loopexit" [activity_kernel.c:30]   --->   Operation 172 'phi' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 173 [1/2] (16.2ns)   --->   "%conv1 = sitodp i32 %len_read" [activity_kernel.c:33]   --->   Operation 173 'sitodp' 'conv1' <Predicate = true> <Delay = 16.2> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 16.2> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 20> <Delay = 59.9>
ST_26 : Operation 174 [6/6] (59.9ns)   --->   "%div3 = ddiv i64 %empty_12, i64 %conv1" [activity_kernel.c:33]   --->   Operation 174 'ddiv' 'div3' <Predicate = true> <Delay = 59.9> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 5> <II = 1> <Delay = 59.9> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 21> <Delay = 59.9>
ST_27 : Operation 175 [5/6] (59.9ns)   --->   "%div3 = ddiv i64 %empty_12, i64 %conv1" [activity_kernel.c:33]   --->   Operation 175 'ddiv' 'div3' <Predicate = true> <Delay = 59.9> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 5> <II = 1> <Delay = 59.9> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 22> <Delay = 59.9>
ST_28 : Operation 176 [4/6] (59.9ns)   --->   "%div3 = ddiv i64 %empty_12, i64 %conv1" [activity_kernel.c:33]   --->   Operation 176 'ddiv' 'div3' <Predicate = true> <Delay = 59.9> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 5> <II = 1> <Delay = 59.9> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 23> <Delay = 59.9>
ST_29 : Operation 177 [3/6] (59.9ns)   --->   "%div3 = ddiv i64 %empty_12, i64 %conv1" [activity_kernel.c:33]   --->   Operation 177 'ddiv' 'div3' <Predicate = true> <Delay = 59.9> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 5> <II = 1> <Delay = 59.9> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 24> <Delay = 59.9>
ST_30 : Operation 178 [2/6] (59.9ns)   --->   "%div3 = ddiv i64 %empty_12, i64 %conv1" [activity_kernel.c:33]   --->   Operation 178 'ddiv' 'div3' <Predicate = true> <Delay = 59.9> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 5> <II = 1> <Delay = 59.9> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 179 [2/2] (22.9ns)   --->   "%sub2 = dadd i64 %div2, i64 -40" [activity_kernel.c:39]   --->   Operation 179 'dadd' 'sub2' <Predicate = true> <Delay = 22.9> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.9> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 180 [2/2] (27.9ns)   --->   "%mul3 = dmul i64 %select_ln24, i64 10" [activity_kernel.c:39]   --->   Operation 180 'dmul' 'mul3' <Predicate = true> <Delay = 27.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 27.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 25> <Delay = 59.9>
ST_31 : Operation 181 [1/6] (59.9ns)   --->   "%div3 = ddiv i64 %empty_12, i64 %conv1" [activity_kernel.c:33]   --->   Operation 181 'ddiv' 'div3' <Predicate = true> <Delay = 59.9> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 5> <II = 1> <Delay = 59.9> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 182 [1/2] (22.9ns)   --->   "%sub2 = dadd i64 %div2, i64 -40" [activity_kernel.c:39]   --->   Operation 182 'dadd' 'sub2' <Predicate = true> <Delay = 22.9> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.9> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 183 [2/2] (27.9ns)   --->   "%mul2 = dmul i64 %sub2, i64 %sub2" [activity_kernel.c:39]   --->   Operation 183 'dmul' 'mul2' <Predicate = true> <Delay = 27.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 27.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 184 [1/2] (27.1ns)   --->   "%mul3 = dmul i64 %select_ln24, i64 10" [activity_kernel.c:39]   --->   Operation 184 'dmul' 'mul3' <Predicate = true> <Delay = 27.1> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 27.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 185 [2/2] (27.1ns)   --->   "%mul4 = dmul i64 %mul3, i64 %select_ln24" [activity_kernel.c:39]   --->   Operation 185 'dmul' 'mul4' <Predicate = true> <Delay = 27.1> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 27.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 26> <Delay = 50.2>
ST_32 : Operation 186 [1/1] (0.00ns)   --->   "%bitcast_ln33 = bitcast i64 %div3" [activity_kernel.c:33]   --->   Operation 186 'bitcast' 'bitcast_ln33' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln33, i32 52, i32 62" [activity_kernel.c:35]   --->   Operation 187 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i64 %bitcast_ln33" [activity_kernel.c:35]   --->   Operation 188 'trunc' 'trunc_ln35' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 189 [1/1] (1.88ns)   --->   "%icmp_ln35 = icmp_ne  i11 %tmp_3, i11 2047" [activity_kernel.c:35]   --->   Operation 189 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 190 [1/1] (2.20ns)   --->   "%icmp_ln35_1 = icmp_eq  i52 %trunc_ln35, i52 0" [activity_kernel.c:35]   --->   Operation 190 'icmp' 'icmp_ln35_1' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node and_ln35)   --->   "%or_ln35 = or i1 %icmp_ln35_1, i1 %icmp_ln35" [activity_kernel.c:35]   --->   Operation 191 'or' 'or_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 192 [1/1] (20.3ns)   --->   "%tmp_4 = fcmp_ogt  i64 %div3, i64 100" [activity_kernel.c:35]   --->   Operation 192 'dcmp' 'tmp_4' <Predicate = true> <Delay = 20.3> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 0> <II = 1> <Delay = 20.3> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 193 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln35 = and i1 %or_ln35, i1 %tmp_4" [activity_kernel.c:35]   --->   Operation 193 'and' 'and_ln35' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 194 [1/1] (1.17ns)   --->   "%select_ln35 = select i1 %and_ln35, i64 4636737291354636288, i64 %bitcast_ln33" [activity_kernel.c:35]   --->   Operation 194 'select' 'select_ln35' <Predicate = true> <Delay = 1.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 195 [1/1] (1.17ns)   --->   "%select_ln35_1 = select i1 %and_ln35, i64 100, i64 %div3" [activity_kernel.c:35]   --->   Operation 195 'select' 'select_ln35_1' <Predicate = true> <Delay = 1.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 196 [1/1] (0.00ns)   --->   "%write_ln33 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %tpower, i64 %select_ln35" [activity_kernel.c:33]   --->   Operation 196 'write' 'write_ln33' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 197 [1/2] (27.1ns)   --->   "%mul2 = dmul i64 %sub2, i64 %sub2" [activity_kernel.c:39]   --->   Operation 197 'dmul' 'mul2' <Predicate = true> <Delay = 27.1> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 27.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 198 [1/2] (27.1ns)   --->   "%mul4 = dmul i64 %mul3, i64 %select_ln24" [activity_kernel.c:39]   --->   Operation 198 'dmul' 'mul4' <Predicate = true> <Delay = 27.1> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 27.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 199 [2/2] (22.9ns)   --->   "%add2 = dadd i64 %mul2, i64 %mul4" [activity_kernel.c:39]   --->   Operation 199 'dadd' 'add2' <Predicate = true> <Delay = 22.9> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.9> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 200 [2/2] (27.9ns)   --->   "%mul5 = dmul i64 %select_ln35_1, i64 100" [activity_kernel.c:39]   --->   Operation 200 'dmul' 'mul5' <Predicate = true> <Delay = 27.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 27.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 27> <Delay = 50.0>
ST_33 : Operation 201 [1/2] (22.9ns)   --->   "%add2 = dadd i64 %mul2, i64 %mul4" [activity_kernel.c:39]   --->   Operation 201 'dadd' 'add2' <Predicate = true> <Delay = 22.9> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.9> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 202 [1/2] (27.1ns)   --->   "%mul5 = dmul i64 %select_ln35_1, i64 100" [activity_kernel.c:39]   --->   Operation 202 'dmul' 'mul5' <Predicate = true> <Delay = 27.1> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 27.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 203 [2/2] (22.9ns)   --->   "%add3 = dadd i64 %add2, i64 %mul5" [activity_kernel.c:39]   --->   Operation 203 'dadd' 'add3' <Predicate = true> <Delay = 22.9> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.9> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 28> <Delay = 22.9>
ST_34 : Operation 204 [1/2] (22.9ns)   --->   "%add3 = dadd i64 %add2, i64 %mul5" [activity_kernel.c:39]   --->   Operation 204 'dadd' 'add3' <Predicate = true> <Delay = 22.9> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.9> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 29> <Delay = 51.5>
ST_35 : Operation 205 [6/6] (51.5ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add3" [activity_kernel.c:39]   --->   Operation 205 'dsqrt' 'tmp' <Predicate = true> <Delay = 51.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 5> <II = 1> <Delay = 51.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 30> <Delay = 51.5>
ST_36 : Operation 206 [5/6] (51.5ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add3" [activity_kernel.c:39]   --->   Operation 206 'dsqrt' 'tmp' <Predicate = true> <Delay = 51.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 5> <II = 1> <Delay = 51.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 31> <Delay = 51.5>
ST_37 : Operation 207 [4/6] (51.5ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add3" [activity_kernel.c:39]   --->   Operation 207 'dsqrt' 'tmp' <Predicate = true> <Delay = 51.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 5> <II = 1> <Delay = 51.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 32> <Delay = 51.5>
ST_38 : Operation 208 [3/6] (51.5ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add3" [activity_kernel.c:39]   --->   Operation 208 'dsqrt' 'tmp' <Predicate = true> <Delay = 51.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 5> <II = 1> <Delay = 51.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 33> <Delay = 51.5>
ST_39 : Operation 209 [2/6] (51.5ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add3" [activity_kernel.c:39]   --->   Operation 209 'dsqrt' 'tmp' <Predicate = true> <Delay = 51.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 5> <II = 1> <Delay = 51.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 34> <Delay = 51.5>
ST_40 : Operation 210 [1/6] (51.5ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add3" [activity_kernel.c:39]   --->   Operation 210 'dsqrt' 'tmp' <Predicate = true> <Delay = 51.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 5> <II = 1> <Delay = 51.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 211 [1/1] (20.3ns)   --->   "%tmp_6 = fcmp_olt  i64 %div2, i64 25" [activity_kernel.c:41]   --->   Operation 211 'dcmp' 'tmp_6' <Predicate = true> <Delay = 20.3> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 0> <II = 1> <Delay = 20.3> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 212 [2/2] (22.9ns)   --->   "%sub3 = dsub i64 25, i64 %div2" [activity_kernel.c:43]   --->   Operation 212 'dsub' 'sub3' <Predicate = true> <Delay = 22.9> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.9> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 35> <Delay = 45.8>
ST_41 : Operation 213 [1/2] (22.9ns)   --->   "%sub3 = dsub i64 25, i64 %div2" [activity_kernel.c:43]   --->   Operation 213 'dsub' 'sub3' <Predicate = true> <Delay = 22.9> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.9> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 214 [2/2] (22.9ns)   --->   "%add4 = dadd i64 %tmp, i64 %sub3" [activity_kernel.c:43]   --->   Operation 214 'dadd' 'add4' <Predicate = true> <Delay = 22.9> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.9> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 36> <Delay = 45.2>
ST_42 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln21, i32 52, i32 62" [activity_kernel.c:41]   --->   Operation 215 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i64 %bitcast_ln21" [activity_kernel.c:41]   --->   Operation 216 'trunc' 'trunc_ln41' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 217 [1/1] (1.88ns)   --->   "%icmp_ln41 = icmp_ne  i11 %tmp_5, i11 2047" [activity_kernel.c:41]   --->   Operation 217 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 218 [1/1] (2.20ns)   --->   "%icmp_ln41_1 = icmp_eq  i52 %trunc_ln41, i52 0" [activity_kernel.c:41]   --->   Operation 218 'icmp' 'icmp_ln41_1' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node select_ln41)   --->   "%or_ln41 = or i1 %icmp_ln41_1, i1 %icmp_ln41" [activity_kernel.c:41]   --->   Operation 219 'or' 'or_ln41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node select_ln41)   --->   "%and_ln41 = and i1 %or_ln41, i1 %tmp_6" [activity_kernel.c:41]   --->   Operation 220 'and' 'and_ln41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 221 [1/2] (22.9ns)   --->   "%add4 = dadd i64 %tmp, i64 %sub3" [activity_kernel.c:43]   --->   Operation 221 'dadd' 'add4' <Predicate = true> <Delay = 22.9> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.9> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 222 [1/1] (1.17ns) (out node of the LUT)   --->   "%select_ln41 = select i1 %and_ln41, i64 %add4, i64 %tmp" [activity_kernel.c:41]   --->   Operation 222 'select' 'select_ln41' <Predicate = true> <Delay = 1.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 223 [1/1] (0.00ns)   --->   "%bitcast_ln39 = bitcast i64 %select_ln41" [activity_kernel.c:39]   --->   Operation 223 'bitcast' 'bitcast_ln39' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 224 [1/1] (0.00ns)   --->   "%write_ln39 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %activity, i64 %bitcast_ln39" [activity_kernel.c:39]   --->   Operation 224 'write' 'write_ln39' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 225 [1/1] (0.00ns)   --->   "%acmin_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %acmin" [activity_kernel.c:46]   --->   Operation 225 'read' 'acmin_read' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 226 [1/1] (0.00ns)   --->   "%bitcast_ln46 = bitcast i64 %acmin_read" [activity_kernel.c:46]   --->   Operation 226 'bitcast' 'bitcast_ln46' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln39, i32 52, i32 62" [activity_kernel.c:46]   --->   Operation 227 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 228 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i64 %bitcast_ln39" [activity_kernel.c:46]   --->   Operation 228 'trunc' 'trunc_ln46' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %acmin_read, i32 52, i32 62" [activity_kernel.c:46]   --->   Operation 229 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln46_1 = trunc i64 %acmin_read" [activity_kernel.c:46]   --->   Operation 230 'trunc' 'trunc_ln46_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 231 [1/1] (1.88ns)   --->   "%icmp_ln46 = icmp_ne  i11 %tmp_7, i11 2047" [activity_kernel.c:46]   --->   Operation 231 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 232 [1/1] (2.20ns)   --->   "%icmp_ln46_1 = icmp_eq  i52 %trunc_ln46, i52 0" [activity_kernel.c:46]   --->   Operation 232 'icmp' 'icmp_ln46_1' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node or_ln46)   --->   "%or_ln46_1 = or i1 %icmp_ln46_1, i1 %icmp_ln46" [activity_kernel.c:46]   --->   Operation 233 'or' 'or_ln46_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 234 [1/1] (1.88ns)   --->   "%icmp_ln46_2 = icmp_ne  i11 %tmp_8, i11 2047" [activity_kernel.c:46]   --->   Operation 234 'icmp' 'icmp_ln46_2' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 235 [1/1] (2.20ns)   --->   "%icmp_ln46_3 = icmp_eq  i52 %trunc_ln46_1, i52 0" [activity_kernel.c:46]   --->   Operation 235 'icmp' 'icmp_ln46_3' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 236 [1/1] (0.80ns)   --->   "%or_ln46_2 = or i1 %icmp_ln46_3, i1 %icmp_ln46_2" [activity_kernel.c:46]   --->   Operation 236 'or' 'or_ln46_2' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node or_ln46)   --->   "%and_ln46 = and i1 %or_ln46_1, i1 %or_ln46_2" [activity_kernel.c:46]   --->   Operation 237 'and' 'and_ln46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 238 [1/1] (20.3ns)   --->   "%tmp_9 = fcmp_olt  i64 %select_ln41, i64 %bitcast_ln46" [activity_kernel.c:46]   --->   Operation 238 'dcmp' 'tmp_9' <Predicate = true> <Delay = 20.3> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 0> <II = 1> <Delay = 20.3> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node or_ln46)   --->   "%and_ln46_1 = and i1 %and_ln46, i1 %tmp_9" [activity_kernel.c:46]   --->   Operation 239 'and' 'and_ln46_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 240 [1/1] (20.3ns)   --->   "%tmp_s = fcmp_olt  i64 %bitcast_ln46, i64 0" [activity_kernel.c:46]   --->   Operation 240 'dcmp' 'tmp_s' <Predicate = true> <Delay = 20.3> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 0> <II = 1> <Delay = 20.3> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node or_ln46)   --->   "%and_ln46_2 = and i1 %or_ln46_2, i1 %tmp_s" [activity_kernel.c:46]   --->   Operation 241 'and' 'and_ln46_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 242 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln46 = or i1 %and_ln46_1, i1 %and_ln46_2" [activity_kernel.c:46]   --->   Operation 242 'or' 'or_ln46' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %or_ln46, void %._crit_edge3, void" [activity_kernel.c:46]   --->   Operation 243 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 244 [1/1] (0.00ns)   --->   "%write_ln47 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %acmin, i64 %bitcast_ln39" [activity_kernel.c:47]   --->   Operation 244 'write' 'write_ln47' <Predicate = (or_ln46)> <Delay = 0.00>
ST_42 : Operation 245 [1/1] (0.00ns)   --->   "%write_ln48 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %hrmin, i64 %bitcast_ln21" [activity_kernel.c:48]   --->   Operation 245 'write' 'write_ln48' <Predicate = (or_ln46)> <Delay = 0.00>
ST_42 : Operation 246 [1/1] (0.00ns)   --->   "%write_ln49 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %stmin, i64 %bitcast_ln22" [activity_kernel.c:49]   --->   Operation 246 'write' 'write_ln49' <Predicate = (or_ln46)> <Delay = 0.00>
ST_42 : Operation 247 [1/1] (0.00ns)   --->   "%bitcast_ln50 = bitcast i64 %select_ln35_1" [activity_kernel.c:50]   --->   Operation 247 'bitcast' 'bitcast_ln50' <Predicate = (or_ln46)> <Delay = 0.00>
ST_42 : Operation 248 [1/1] (0.00ns)   --->   "%write_ln50 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %tpmin, i64 %bitcast_ln50" [activity_kernel.c:50]   --->   Operation 248 'write' 'write_ln50' <Predicate = (or_ln46)> <Delay = 0.00>
ST_42 : Operation 249 [1/1] (0.00ns)   --->   "%t_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %t" [activity_kernel.c:51]   --->   Operation 249 'read' 't_read' <Predicate = (or_ln46)> <Delay = 0.00>
ST_42 : Operation 250 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %tmin0, i64 %t_read" [activity_kernel.c:51]   --->   Operation 250 'write' 'write_ln51' <Predicate = (or_ln46)> <Delay = 0.00>
ST_42 : Operation 251 [1/1] (0.00ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %tmin1, i64 %t_read" [activity_kernel.c:52]   --->   Operation 251 'write' 'write_ln52' <Predicate = (or_ln46)> <Delay = 0.00>
ST_42 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln53 = br void %._crit_edge3" [activity_kernel.c:53]   --->   Operation 252 'br' 'br_ln53' <Predicate = (or_ln46)> <Delay = 0.00>
ST_42 : Operation 253 [1/1] (0.00ns)   --->   "%ret_ln55 = ret" [activity_kernel.c:55]   --->   Operation 253 'ret' 'ret_ln55' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ len]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ hr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ t]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ meanhr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tpower]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ stationarity]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ activity]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ acmin]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ hrmin]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ stmin]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tpmin]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tmin0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tmin1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0 (spectopmodule    ) [ 0000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000]
len_read          (read             ) [ 0011111111111111111111111100000000000000000]
tmp_10            (bitselect        ) [ 0000000000000000000000000000000000000000000]
p_neg             (sub              ) [ 0000000000000000000000000000000000000000000]
p_lshr            (partselect       ) [ 0000000000000000000000000000000000000000000]
p_lshr_cast       (zext             ) [ 0000000000000000000000000000000000000000000]
p_neg_t           (sub              ) [ 0000000000000000000000000000000000000000000]
p_lshr_f          (partselect       ) [ 0000000000000000000000000000000000000000000]
p_lshr_f_cast     (zext             ) [ 0000000000000000000000000000000000000000000]
div               (select           ) [ 0111111111000000000000000000000000000000000]
tmp_11            (partselect       ) [ 0000000000000000000000000000000000000000000]
icmp_ln11         (icmp             ) [ 0111110000000000000000000000000000000000000]
hr_read           (read             ) [ 0011110000000000000000000000000000000000000]
br_ln11           (br               ) [ 0111110000000000000000000000000000000000000]
bitcast_ln12      (bitcast          ) [ 0011100000000000000000000000000000000000000]
br_ln11           (br               ) [ 0111100000000000000000000000000000000000000]
i                 (phi              ) [ 0010000000000000000000000000000000000000000]
meanhr0           (phi              ) [ 0110010000000000000000000000000000000000000]
add_ln11          (add              ) [ 0111100000000000000000000000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 0000000000000000000000000000000000000000000]
icmp_ln11_1       (icmp             ) [ 0011100000000000000000000000000000000000000]
br_ln11           (br               ) [ 0000000000000000000000000000000000000000000]
icmp_ln12         (icmp             ) [ 0011100000000000000000000000000000000000000]
specloopname_ln5  (specloopname     ) [ 0000000000000000000000000000000000000000000]
meanhr0_1         (dacc             ) [ 0111100000000000000000000000000000000000000]
br_ln0            (br               ) [ 0111100000000000000000000000000000000000000]
br_ln0            (br               ) [ 0000000000000000000000000000000000000000000]
meanhr0_0_lcssa   (phi              ) [ 0011111111111111000000000000000000000000000]
i_1               (phi              ) [ 0000010000000000000000000000000000000000000]
sext_ln15         (sext             ) [ 0000011100000000000000000000000000000000000]
wide_trip_count21 (sext             ) [ 0000001100000000000000000000000000000000000]
bitcast_ln16      (bitcast          ) [ 0000001111111111111100000000000000000000000]
br_ln15           (br               ) [ 0000011100000000000000000000000000000000000]
i_2               (phi              ) [ 0000001000000000000000000000000000000000000]
meanhr1           (phi              ) [ 0000001111111111000000000000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 0000000000000000000000000000000000000000000]
icmp_ln15         (icmp             ) [ 0000001100000000000000000000000000000000000]
br_ln15           (br               ) [ 0000000000000000000000000000000000000000000]
add_ln15          (add              ) [ 0000011100000000000000000000000000000000000]
specloopname_ln5  (specloopname     ) [ 0000000000000000000000000000000000000000000]
meanhr1_1         (dadd             ) [ 0000011100000000000000000000000000000000000]
br_ln0            (br               ) [ 0000011100000000000000000000000000000000000]
conv              (sitodp           ) [ 0000000000111111000000000000000000000000000]
meanhr0_2         (ddiv             ) [ 0000000000000000110000000000000000000000000]
meanhr1_2         (ddiv             ) [ 0000000000000000110000000000000000000000000]
add               (dadd             ) [ 0000000000000000001000000000000000000000000]
sub               (dsub             ) [ 0000000000000000000000000000000000000000000]
bitcast_ln24      (bitcast          ) [ 0000000000000000000000000000000000000000000]
tmp_1             (partselect       ) [ 0000000000000000000000000000000000000000000]
trunc_ln24        (trunc            ) [ 0000000000000000000000000000000000000000000]
icmp_ln24         (icmp             ) [ 0000000000000000000000000000000000000000000]
icmp_ln24_1       (icmp             ) [ 0000000000000000000000000000000000000000000]
or_ln24           (or               ) [ 0000000000000000000000000000000000000000000]
tmp_2             (dcmp             ) [ 0000000000000000000000000000000000000000000]
and_ln24          (and              ) [ 0000000000000000000000000000000000000000000]
xor_ln25          (xor              ) [ 0000000000000000000000000000000000000000000]
bitcast_ln25      (bitcast          ) [ 0000000000000000000000000000000000000000000]
select_ln24       (select           ) [ 0000000000000000001111111111111110000000000]
div2              (dmul             ) [ 0000000000000000000111111111111111111111110]
bitcast_ln21      (bitcast          ) [ 0000000000000000000111111111111111111111111]
write_ln21        (write            ) [ 0000000000000000000000000000000000000000000]
bitcast_ln22      (bitcast          ) [ 0000000000000000000111111111111111111111111]
write_ln22        (write            ) [ 0000000000000000000000000000000000000000000]
icmp_ln28         (icmp             ) [ 0000000000000000001111111000000000000000000]
br_ln28           (br               ) [ 0000000000000000001111111100000000000000000]
p                 (dsub             ) [ 0000000000000000000010000000000000000000000]
trunc_ln29        (trunc            ) [ 0000000000000000000001110000000000000000000]
mul1              (dmul             ) [ 0000000000000000000001110000000000000000000]
br_ln28           (br               ) [ 0000000000000000000011110000000000000000000]
i_3               (phi              ) [ 0000000000000000000001000000000000000000000]
empty             (phi              ) [ 0000000000000000001001001100000000000000000]
add_ln28          (add              ) [ 0000000000000000000011110000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 0000000000000000000000000000000000000000000]
icmp_ln28_1       (icmp             ) [ 0000000000000000000001110000000000000000000]
empty_11          (speclooptripcount) [ 0000000000000000000000000000000000000000000]
br_ln28           (br               ) [ 0000000000000000000000000000000000000000000]
icmp_ln30         (icmp             ) [ 0000000000000000000001110000000000000000000]
specloopname_ln6  (specloopname     ) [ 0000000000000000000000000000000000000000000]
tmp_13            (dacc             ) [ 0000000000000000000011110000000000000000000]
br_ln0            (br               ) [ 0000000000000000000011110000000000000000000]
br_ln0            (br               ) [ 0000000000000000001000001100000000000000000]
empty_12          (phi              ) [ 0000000000000000000000000111111100000000000]
conv1             (sitodp           ) [ 0000000000000000000000000011111100000000000]
div3              (ddiv             ) [ 0000000000000000000000000000000010000000000]
sub2              (dadd             ) [ 0000000000000000000000000000000010000000000]
mul3              (dmul             ) [ 0000000000000000000000000000000010000000000]
bitcast_ln33      (bitcast          ) [ 0000000000000000000000000000000000000000000]
tmp_3             (partselect       ) [ 0000000000000000000000000000000000000000000]
trunc_ln35        (trunc            ) [ 0000000000000000000000000000000000000000000]
icmp_ln35         (icmp             ) [ 0000000000000000000000000000000000000000000]
icmp_ln35_1       (icmp             ) [ 0000000000000000000000000000000000000000000]
or_ln35           (or               ) [ 0000000000000000000000000000000000000000000]
tmp_4             (dcmp             ) [ 0000000000000000000000000000000000000000000]
and_ln35          (and              ) [ 0000000000000000000000000000000000000000000]
select_ln35       (select           ) [ 0000000000000000000000000000000000000000000]
select_ln35_1     (select           ) [ 0000000000000000000000000000000001111111111]
write_ln33        (write            ) [ 0000000000000000000000000000000000000000000]
mul2              (dmul             ) [ 0000000000000000000000000000000001000000000]
mul4              (dmul             ) [ 0000000000000000000000000000000001000000000]
add2              (dadd             ) [ 0000000000000000000000000000000000100000000]
mul5              (dmul             ) [ 0000000000000000000000000000000000100000000]
add3              (dadd             ) [ 0000000000000000000000000000000000011111100]
tmp               (dsqrt            ) [ 0000000000000000000000000000000000000000011]
tmp_6             (dcmp             ) [ 0000000000000000000000000000000000000000011]
sub3              (dsub             ) [ 0000000000000000000000000000000000000000001]
tmp_5             (partselect       ) [ 0000000000000000000000000000000000000000000]
trunc_ln41        (trunc            ) [ 0000000000000000000000000000000000000000000]
icmp_ln41         (icmp             ) [ 0000000000000000000000000000000000000000000]
icmp_ln41_1       (icmp             ) [ 0000000000000000000000000000000000000000000]
or_ln41           (or               ) [ 0000000000000000000000000000000000000000000]
and_ln41          (and              ) [ 0000000000000000000000000000000000000000000]
add4              (dadd             ) [ 0000000000000000000000000000000000000000000]
select_ln41       (select           ) [ 0000000000000000000000000000000000000000000]
bitcast_ln39      (bitcast          ) [ 0000000000000000000000000000000000000000000]
write_ln39        (write            ) [ 0000000000000000000000000000000000000000000]
acmin_read        (read             ) [ 0000000000000000000000000000000000000000000]
bitcast_ln46      (bitcast          ) [ 0000000000000000000000000000000000000000000]
tmp_7             (partselect       ) [ 0000000000000000000000000000000000000000000]
trunc_ln46        (trunc            ) [ 0000000000000000000000000000000000000000000]
tmp_8             (partselect       ) [ 0000000000000000000000000000000000000000000]
trunc_ln46_1      (trunc            ) [ 0000000000000000000000000000000000000000000]
icmp_ln46         (icmp             ) [ 0000000000000000000000000000000000000000000]
icmp_ln46_1       (icmp             ) [ 0000000000000000000000000000000000000000000]
or_ln46_1         (or               ) [ 0000000000000000000000000000000000000000000]
icmp_ln46_2       (icmp             ) [ 0000000000000000000000000000000000000000000]
icmp_ln46_3       (icmp             ) [ 0000000000000000000000000000000000000000000]
or_ln46_2         (or               ) [ 0000000000000000000000000000000000000000000]
and_ln46          (and              ) [ 0000000000000000000000000000000000000000000]
tmp_9             (dcmp             ) [ 0000000000000000000000000000000000000000000]
and_ln46_1        (and              ) [ 0000000000000000000000000000000000000000000]
tmp_s             (dcmp             ) [ 0000000000000000000000000000000000000000000]
and_ln46_2        (and              ) [ 0000000000000000000000000000000000000000000]
or_ln46           (or               ) [ 0000000000000000000000000000000000000000001]
br_ln46           (br               ) [ 0000000000000000000000000000000000000000000]
write_ln47        (write            ) [ 0000000000000000000000000000000000000000000]
write_ln48        (write            ) [ 0000000000000000000000000000000000000000000]
write_ln49        (write            ) [ 0000000000000000000000000000000000000000000]
bitcast_ln50      (bitcast          ) [ 0000000000000000000000000000000000000000000]
write_ln50        (write            ) [ 0000000000000000000000000000000000000000000]
t_read            (read             ) [ 0000000000000000000000000000000000000000000]
write_ln51        (write            ) [ 0000000000000000000000000000000000000000000]
write_ln52        (write            ) [ 0000000000000000000000000000000000000000000]
br_ln53           (br               ) [ 0000000000000000000000000000000000000000000]
ret_ln55          (ret              ) [ 0000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="len">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="len"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="hr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hr"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="t">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="meanhr">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="meanhr"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tpower">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpower"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="stationarity">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stationarity"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="activity">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activity"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="acmin">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acmin"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="hrmin">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hrmin"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="stmin">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stmin"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="tpmin">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpmin"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="tmin0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmin0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="tmin1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmin1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_DACC"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.sqrt.f64"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="len_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="len_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="hr_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="hr_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="write_ln21_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="0" index="2" bw="64" slack="0"/>
<pin id="126" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln21/18 "/>
</bind>
</comp>

<comp id="129" class="1004" name="write_ln22_write_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="0" slack="0"/>
<pin id="131" dir="0" index="1" bw="64" slack="0"/>
<pin id="132" dir="0" index="2" bw="64" slack="0"/>
<pin id="133" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln22/18 "/>
</bind>
</comp>

<comp id="136" class="1004" name="write_ln33_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="0" index="2" bw="64" slack="0"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln33/32 "/>
</bind>
</comp>

<comp id="143" class="1004" name="write_ln39_write_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="0" slack="0"/>
<pin id="145" dir="0" index="1" bw="64" slack="0"/>
<pin id="146" dir="0" index="2" bw="64" slack="0"/>
<pin id="147" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln39/42 "/>
</bind>
</comp>

<comp id="150" class="1004" name="acmin_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="0"/>
<pin id="152" dir="0" index="1" bw="64" slack="0"/>
<pin id="153" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="acmin_read/42 "/>
</bind>
</comp>

<comp id="156" class="1004" name="write_ln47_write_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="64" slack="0"/>
<pin id="159" dir="0" index="2" bw="64" slack="0"/>
<pin id="160" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln47/42 "/>
</bind>
</comp>

<comp id="163" class="1004" name="write_ln48_write_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="0" slack="0"/>
<pin id="165" dir="0" index="1" bw="64" slack="0"/>
<pin id="166" dir="0" index="2" bw="64" slack="22"/>
<pin id="167" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln48/42 "/>
</bind>
</comp>

<comp id="170" class="1004" name="write_ln49_write_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="64" slack="0"/>
<pin id="173" dir="0" index="2" bw="64" slack="22"/>
<pin id="174" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln49/42 "/>
</bind>
</comp>

<comp id="177" class="1004" name="write_ln50_write_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="0" slack="0"/>
<pin id="179" dir="0" index="1" bw="64" slack="0"/>
<pin id="180" dir="0" index="2" bw="64" slack="0"/>
<pin id="181" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/42 "/>
</bind>
</comp>

<comp id="184" class="1004" name="t_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="0"/>
<pin id="186" dir="0" index="1" bw="64" slack="0"/>
<pin id="187" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t_read/42 "/>
</bind>
</comp>

<comp id="190" class="1004" name="write_ln51_write_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="0" slack="0"/>
<pin id="192" dir="0" index="1" bw="64" slack="0"/>
<pin id="193" dir="0" index="2" bw="64" slack="0"/>
<pin id="194" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/42 "/>
</bind>
</comp>

<comp id="198" class="1004" name="write_ln52_write_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="64" slack="0"/>
<pin id="201" dir="0" index="2" bw="64" slack="0"/>
<pin id="202" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/42 "/>
</bind>
</comp>

<comp id="206" class="1005" name="i_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="1"/>
<pin id="208" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="210" class="1004" name="i_phi_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="1" slack="1"/>
<pin id="214" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="217" class="1005" name="meanhr0_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="64" slack="1"/>
<pin id="219" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="meanhr0 (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="meanhr0_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="64" slack="1"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="64" slack="1"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="meanhr0/2 "/>
</bind>
</comp>

<comp id="229" class="1005" name="meanhr0_0_lcssa_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="64" slack="2"/>
<pin id="231" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="meanhr0_0_lcssa (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="meanhr0_0_lcssa_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="2"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="64" slack="1"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="meanhr0_0_lcssa/5 "/>
</bind>
</comp>

<comp id="242" class="1005" name="i_1_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="2"/>
<pin id="244" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="246" class="1004" name="i_1_phi_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="2"/>
<pin id="248" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="32" slack="2"/>
<pin id="250" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/5 "/>
</bind>
</comp>

<comp id="253" class="1005" name="i_2_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="255" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="i_2_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="64" slack="0"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="32" slack="1"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/6 "/>
</bind>
</comp>

<comp id="262" class="1005" name="meanhr1_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="64" slack="1"/>
<pin id="264" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="meanhr1 (phireg) "/>
</bind>
</comp>

<comp id="266" class="1004" name="meanhr1_phi_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="64" slack="1"/>
<pin id="268" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="64" slack="1"/>
<pin id="270" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="meanhr1/6 "/>
</bind>
</comp>

<comp id="274" class="1005" name="i_3_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="31" slack="1"/>
<pin id="276" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="i_3_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="31" slack="0"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="1" slack="1"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/21 "/>
</bind>
</comp>

<comp id="285" class="1005" name="empty_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="64" slack="1"/>
<pin id="287" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="289" class="1004" name="empty_phi_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="64" slack="1"/>
<pin id="291" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="292" dir="0" index="2" bw="64" slack="1"/>
<pin id="293" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="4" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/21 "/>
</bind>
</comp>

<comp id="297" class="1005" name="empty_12_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="64" slack="1"/>
<pin id="299" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="empty_12 (phireg) "/>
</bind>
</comp>

<comp id="301" class="1004" name="empty_12_phi_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="64" slack="5"/>
<pin id="303" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="304" dir="0" index="2" bw="64" slack="2"/>
<pin id="305" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_12/25 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="64" slack="0"/>
<pin id="312" dir="0" index="1" bw="64" slack="0"/>
<pin id="313" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="meanhr1_1/6 add/16 p/18 sub2/30 add2/32 add3/33 sub3/40 add4/41 "/>
</bind>
</comp>

<comp id="315" class="1004" name="grp_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="64" slack="1"/>
<pin id="317" dir="0" index="1" bw="64" slack="1"/>
<pin id="318" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="sub/16 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="64" slack="0"/>
<pin id="325" dir="0" index="1" bw="64" slack="0"/>
<pin id="326" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="div2/17 mul1/19 mul3/30 mul2/31 mul5/32 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="64" slack="0"/>
<pin id="335" dir="0" index="1" bw="64" slack="12"/>
<pin id="336" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul4/31 "/>
</bind>
</comp>

<comp id="340" class="1004" name="grp_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="64" slack="1"/>
<pin id="342" dir="0" index="1" bw="64" slack="1"/>
<pin id="343" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="meanhr0_2/10 div3/26 "/>
</bind>
</comp>

<comp id="345" class="1004" name="grp_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="64" slack="3"/>
<pin id="347" dir="0" index="1" bw="64" slack="1"/>
<pin id="348" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="meanhr1_2/10 "/>
</bind>
</comp>

<comp id="351" class="1004" name="grp_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="64" slack="0"/>
<pin id="353" dir="0" index="1" bw="64" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_2/17 tmp_4/32 tmp_6/40 tmp_9/42 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_s_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="64" slack="0"/>
<pin id="361" dir="0" index="1" bw="64" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_s/42 "/>
</bind>
</comp>

<comp id="364" class="1004" name="grp_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="4"/>
<pin id="366" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="conv/8 conv1/24 "/>
</bind>
</comp>

<comp id="367" class="1004" name="grp_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="64" slack="0"/>
<pin id="369" dir="0" index="1" bw="64" slack="1"/>
<pin id="370" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dsqrt(518) " fcode="dsqrt"/>
<opset="tmp/35 "/>
</bind>
</comp>

<comp id="372" class="1005" name="reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="64" slack="1"/>
<pin id="374" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="meanhr1_1 add p sub2 add2 add3 sub3 "/>
</bind>
</comp>

<comp id="382" class="1005" name="reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="64" slack="1"/>
<pin id="384" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv conv1 "/>
</bind>
</comp>

<comp id="388" class="1005" name="reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="64" slack="1"/>
<pin id="390" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="meanhr0_2 div3 "/>
</bind>
</comp>

<comp id="395" class="1005" name="reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="64" slack="1"/>
<pin id="397" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul1 mul3 mul2 mul5 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_10_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="32" slack="0"/>
<pin id="405" dir="0" index="2" bw="6" slack="0"/>
<pin id="406" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="p_neg_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="32" slack="0"/>
<pin id="413" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="p_lshr_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="31" slack="0"/>
<pin id="418" dir="0" index="1" bw="32" slack="0"/>
<pin id="419" dir="0" index="2" bw="1" slack="0"/>
<pin id="420" dir="0" index="3" bw="6" slack="0"/>
<pin id="421" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="p_lshr_cast_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="31" slack="0"/>
<pin id="428" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_lshr_cast/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="p_neg_t_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="31" slack="0"/>
<pin id="433" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg_t/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="p_lshr_f_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="31" slack="0"/>
<pin id="438" dir="0" index="1" bw="32" slack="0"/>
<pin id="439" dir="0" index="2" bw="1" slack="0"/>
<pin id="440" dir="0" index="3" bw="6" slack="0"/>
<pin id="441" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr_f/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="p_lshr_f_cast_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="31" slack="0"/>
<pin id="448" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_lshr_f_cast/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="div_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="32" slack="0"/>
<pin id="453" dir="0" index="2" bw="32" slack="0"/>
<pin id="454" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="div/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_11_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="31" slack="0"/>
<pin id="460" dir="0" index="1" bw="32" slack="0"/>
<pin id="461" dir="0" index="2" bw="1" slack="0"/>
<pin id="462" dir="0" index="3" bw="6" slack="0"/>
<pin id="463" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="icmp_ln11_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="31" slack="0"/>
<pin id="470" dir="0" index="1" bw="31" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="bitcast_ln12_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="64" slack="0"/>
<pin id="476" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln12/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="add_ln11_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="icmp_ln11_1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="0"/>
<pin id="486" dir="0" index="1" bw="32" slack="1"/>
<pin id="487" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11_1/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="icmp_ln12_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="0"/>
<pin id="491" dir="0" index="1" bw="32" slack="1"/>
<pin id="492" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="grp_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="64" slack="0"/>
<pin id="496" dir="0" index="1" bw="64" slack="1"/>
<pin id="497" dir="0" index="2" bw="1" slack="0"/>
<pin id="498" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dacc(583) " fcode="dacc"/>
<opset="meanhr0_1/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="sext_ln15_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="0"/>
<pin id="503" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln15/5 "/>
</bind>
</comp>

<comp id="505" class="1004" name="wide_trip_count21_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="2"/>
<pin id="507" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="wide_trip_count21/5 "/>
</bind>
</comp>

<comp id="508" class="1004" name="bitcast_ln16_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="64" slack="2"/>
<pin id="510" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln16/5 "/>
</bind>
</comp>

<comp id="511" class="1004" name="icmp_ln15_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="64" slack="0"/>
<pin id="513" dir="0" index="1" bw="64" slack="1"/>
<pin id="514" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/6 "/>
</bind>
</comp>

<comp id="516" class="1004" name="add_ln15_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="64" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/6 "/>
</bind>
</comp>

<comp id="522" class="1004" name="bitcast_ln24_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="64" slack="0"/>
<pin id="524" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln24/17 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_1_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="11" slack="0"/>
<pin id="528" dir="0" index="1" bw="64" slack="0"/>
<pin id="529" dir="0" index="2" bw="7" slack="0"/>
<pin id="530" dir="0" index="3" bw="7" slack="0"/>
<pin id="531" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/17 "/>
</bind>
</comp>

<comp id="536" class="1004" name="trunc_ln24_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="64" slack="0"/>
<pin id="538" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24/17 "/>
</bind>
</comp>

<comp id="540" class="1004" name="icmp_ln24_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="11" slack="0"/>
<pin id="542" dir="0" index="1" bw="11" slack="0"/>
<pin id="543" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/17 "/>
</bind>
</comp>

<comp id="546" class="1004" name="icmp_ln24_1_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="52" slack="0"/>
<pin id="548" dir="0" index="1" bw="52" slack="0"/>
<pin id="549" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24_1/17 "/>
</bind>
</comp>

<comp id="552" class="1004" name="or_ln24_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln24/17 "/>
</bind>
</comp>

<comp id="558" class="1004" name="and_ln24_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln24/17 "/>
</bind>
</comp>

<comp id="564" class="1004" name="xor_ln25_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="64" slack="0"/>
<pin id="566" dir="0" index="1" bw="64" slack="0"/>
<pin id="567" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25/17 "/>
</bind>
</comp>

<comp id="570" class="1004" name="bitcast_ln25_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="64" slack="0"/>
<pin id="572" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25/17 "/>
</bind>
</comp>

<comp id="574" class="1004" name="select_ln24_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="0" index="1" bw="64" slack="0"/>
<pin id="577" dir="0" index="2" bw="64" slack="0"/>
<pin id="578" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24/17 "/>
</bind>
</comp>

<comp id="582" class="1004" name="bitcast_ln21_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="64" slack="0"/>
<pin id="584" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21/18 "/>
</bind>
</comp>

<comp id="587" class="1004" name="bitcast_ln22_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="64" slack="1"/>
<pin id="589" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln22/18 "/>
</bind>
</comp>

<comp id="591" class="1004" name="icmp_ln28_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="14"/>
<pin id="593" dir="0" index="1" bw="32" slack="0"/>
<pin id="594" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/18 "/>
</bind>
</comp>

<comp id="596" class="1004" name="trunc_ln29_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="16"/>
<pin id="598" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/20 "/>
</bind>
</comp>

<comp id="599" class="1004" name="add_ln28_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="31" slack="0"/>
<pin id="601" dir="0" index="1" bw="1" slack="0"/>
<pin id="602" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/21 "/>
</bind>
</comp>

<comp id="605" class="1004" name="icmp_ln28_1_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="31" slack="0"/>
<pin id="607" dir="0" index="1" bw="31" slack="1"/>
<pin id="608" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_1/21 "/>
</bind>
</comp>

<comp id="610" class="1004" name="icmp_ln30_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="31" slack="0"/>
<pin id="612" dir="0" index="1" bw="31" slack="1"/>
<pin id="613" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/21 "/>
</bind>
</comp>

<comp id="615" class="1004" name="grp_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="64" slack="0"/>
<pin id="617" dir="0" index="1" bw="64" slack="1"/>
<pin id="618" dir="0" index="2" bw="1" slack="0"/>
<pin id="619" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dacc(583) " fcode="dacc"/>
<opset="tmp_13/21 "/>
</bind>
</comp>

<comp id="623" class="1004" name="bitcast_ln33_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="64" slack="1"/>
<pin id="625" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln33/32 "/>
</bind>
</comp>

<comp id="627" class="1004" name="tmp_3_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="11" slack="0"/>
<pin id="629" dir="0" index="1" bw="64" slack="0"/>
<pin id="630" dir="0" index="2" bw="7" slack="0"/>
<pin id="631" dir="0" index="3" bw="7" slack="0"/>
<pin id="632" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/32 "/>
</bind>
</comp>

<comp id="637" class="1004" name="trunc_ln35_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="64" slack="0"/>
<pin id="639" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35/32 "/>
</bind>
</comp>

<comp id="641" class="1004" name="icmp_ln35_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="11" slack="0"/>
<pin id="643" dir="0" index="1" bw="11" slack="0"/>
<pin id="644" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/32 "/>
</bind>
</comp>

<comp id="647" class="1004" name="icmp_ln35_1_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="52" slack="0"/>
<pin id="649" dir="0" index="1" bw="52" slack="0"/>
<pin id="650" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_1/32 "/>
</bind>
</comp>

<comp id="653" class="1004" name="or_ln35_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="0"/>
<pin id="655" dir="0" index="1" bw="1" slack="0"/>
<pin id="656" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35/32 "/>
</bind>
</comp>

<comp id="659" class="1004" name="and_ln35_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="0"/>
<pin id="661" dir="0" index="1" bw="1" slack="0"/>
<pin id="662" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35/32 "/>
</bind>
</comp>

<comp id="665" class="1004" name="select_ln35_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="0"/>
<pin id="667" dir="0" index="1" bw="64" slack="0"/>
<pin id="668" dir="0" index="2" bw="64" slack="0"/>
<pin id="669" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35/32 "/>
</bind>
</comp>

<comp id="674" class="1004" name="select_ln35_1_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="0"/>
<pin id="676" dir="0" index="1" bw="64" slack="0"/>
<pin id="677" dir="0" index="2" bw="64" slack="1"/>
<pin id="678" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_1/32 "/>
</bind>
</comp>

<comp id="683" class="1004" name="tmp_5_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="11" slack="0"/>
<pin id="685" dir="0" index="1" bw="64" slack="22"/>
<pin id="686" dir="0" index="2" bw="7" slack="0"/>
<pin id="687" dir="0" index="3" bw="7" slack="0"/>
<pin id="688" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/42 "/>
</bind>
</comp>

<comp id="692" class="1004" name="trunc_ln41_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="64" slack="22"/>
<pin id="694" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln41/42 "/>
</bind>
</comp>

<comp id="695" class="1004" name="icmp_ln41_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="11" slack="0"/>
<pin id="697" dir="0" index="1" bw="11" slack="0"/>
<pin id="698" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/42 "/>
</bind>
</comp>

<comp id="701" class="1004" name="icmp_ln41_1_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="52" slack="0"/>
<pin id="703" dir="0" index="1" bw="52" slack="0"/>
<pin id="704" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41_1/42 "/>
</bind>
</comp>

<comp id="707" class="1004" name="or_ln41_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="0"/>
<pin id="709" dir="0" index="1" bw="1" slack="0"/>
<pin id="710" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln41/42 "/>
</bind>
</comp>

<comp id="713" class="1004" name="and_ln41_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="0"/>
<pin id="715" dir="0" index="1" bw="1" slack="2"/>
<pin id="716" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln41/42 "/>
</bind>
</comp>

<comp id="718" class="1004" name="select_ln41_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="0"/>
<pin id="720" dir="0" index="1" bw="64" slack="0"/>
<pin id="721" dir="0" index="2" bw="64" slack="2"/>
<pin id="722" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln41/42 "/>
</bind>
</comp>

<comp id="726" class="1004" name="bitcast_ln39_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="64" slack="0"/>
<pin id="728" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39/42 "/>
</bind>
</comp>

<comp id="732" class="1004" name="bitcast_ln46_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="64" slack="0"/>
<pin id="734" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln46/42 "/>
</bind>
</comp>

<comp id="738" class="1004" name="tmp_7_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="11" slack="0"/>
<pin id="740" dir="0" index="1" bw="64" slack="0"/>
<pin id="741" dir="0" index="2" bw="7" slack="0"/>
<pin id="742" dir="0" index="3" bw="7" slack="0"/>
<pin id="743" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/42 "/>
</bind>
</comp>

<comp id="748" class="1004" name="trunc_ln46_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="64" slack="0"/>
<pin id="750" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46/42 "/>
</bind>
</comp>

<comp id="752" class="1004" name="tmp_8_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="11" slack="0"/>
<pin id="754" dir="0" index="1" bw="64" slack="0"/>
<pin id="755" dir="0" index="2" bw="7" slack="0"/>
<pin id="756" dir="0" index="3" bw="7" slack="0"/>
<pin id="757" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/42 "/>
</bind>
</comp>

<comp id="762" class="1004" name="trunc_ln46_1_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="64" slack="0"/>
<pin id="764" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46_1/42 "/>
</bind>
</comp>

<comp id="766" class="1004" name="icmp_ln46_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="11" slack="0"/>
<pin id="768" dir="0" index="1" bw="11" slack="0"/>
<pin id="769" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/42 "/>
</bind>
</comp>

<comp id="772" class="1004" name="icmp_ln46_1_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="52" slack="0"/>
<pin id="774" dir="0" index="1" bw="52" slack="0"/>
<pin id="775" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46_1/42 "/>
</bind>
</comp>

<comp id="778" class="1004" name="or_ln46_1_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="1" slack="0"/>
<pin id="780" dir="0" index="1" bw="1" slack="0"/>
<pin id="781" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln46_1/42 "/>
</bind>
</comp>

<comp id="784" class="1004" name="icmp_ln46_2_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="11" slack="0"/>
<pin id="786" dir="0" index="1" bw="11" slack="0"/>
<pin id="787" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46_2/42 "/>
</bind>
</comp>

<comp id="790" class="1004" name="icmp_ln46_3_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="52" slack="0"/>
<pin id="792" dir="0" index="1" bw="52" slack="0"/>
<pin id="793" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46_3/42 "/>
</bind>
</comp>

<comp id="796" class="1004" name="or_ln46_2_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="1" slack="0"/>
<pin id="798" dir="0" index="1" bw="1" slack="0"/>
<pin id="799" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln46_2/42 "/>
</bind>
</comp>

<comp id="802" class="1004" name="and_ln46_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="0"/>
<pin id="804" dir="0" index="1" bw="1" slack="0"/>
<pin id="805" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln46/42 "/>
</bind>
</comp>

<comp id="808" class="1004" name="and_ln46_1_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="0"/>
<pin id="810" dir="0" index="1" bw="1" slack="0"/>
<pin id="811" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln46_1/42 "/>
</bind>
</comp>

<comp id="814" class="1004" name="and_ln46_2_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="0"/>
<pin id="816" dir="0" index="1" bw="1" slack="0"/>
<pin id="817" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln46_2/42 "/>
</bind>
</comp>

<comp id="820" class="1004" name="or_ln46_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="1" slack="0"/>
<pin id="822" dir="0" index="1" bw="1" slack="0"/>
<pin id="823" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln46/42 "/>
</bind>
</comp>

<comp id="826" class="1004" name="bitcast_ln50_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="64" slack="10"/>
<pin id="828" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln50/42 "/>
</bind>
</comp>

<comp id="830" class="1005" name="len_read_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="32" slack="2"/>
<pin id="832" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="len_read "/>
</bind>
</comp>

<comp id="838" class="1005" name="div_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="32" slack="1"/>
<pin id="840" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="div "/>
</bind>
</comp>

<comp id="846" class="1005" name="icmp_ln11_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="1" slack="1"/>
<pin id="848" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln11 "/>
</bind>
</comp>

<comp id="850" class="1005" name="hr_read_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="64" slack="2"/>
<pin id="852" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="hr_read "/>
</bind>
</comp>

<comp id="855" class="1005" name="bitcast_ln12_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="64" slack="1"/>
<pin id="857" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln12 "/>
</bind>
</comp>

<comp id="860" class="1005" name="add_ln11_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="32" slack="0"/>
<pin id="862" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln11 "/>
</bind>
</comp>

<comp id="865" class="1005" name="icmp_ln11_1_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="1" slack="1"/>
<pin id="867" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln11_1 "/>
</bind>
</comp>

<comp id="869" class="1005" name="icmp_ln12_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="1" slack="1"/>
<pin id="871" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln12 "/>
</bind>
</comp>

<comp id="874" class="1005" name="meanhr0_1_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="64" slack="1"/>
<pin id="876" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="meanhr0_1 "/>
</bind>
</comp>

<comp id="879" class="1005" name="sext_ln15_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="64" slack="1"/>
<pin id="881" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln15 "/>
</bind>
</comp>

<comp id="884" class="1005" name="wide_trip_count21_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="64" slack="1"/>
<pin id="886" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="wide_trip_count21 "/>
</bind>
</comp>

<comp id="889" class="1005" name="bitcast_ln16_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="64" slack="1"/>
<pin id="891" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln16 "/>
</bind>
</comp>

<comp id="895" class="1005" name="icmp_ln15_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="1" slack="1"/>
<pin id="897" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln15 "/>
</bind>
</comp>

<comp id="899" class="1005" name="add_ln15_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="64" slack="0"/>
<pin id="901" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln15 "/>
</bind>
</comp>

<comp id="904" class="1005" name="meanhr1_2_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="64" slack="1"/>
<pin id="906" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="meanhr1_2 "/>
</bind>
</comp>

<comp id="910" class="1005" name="select_ln24_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="64" slack="1"/>
<pin id="912" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln24 "/>
</bind>
</comp>

<comp id="917" class="1005" name="div2_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="64" slack="1"/>
<pin id="919" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="div2 "/>
</bind>
</comp>

<comp id="924" class="1005" name="bitcast_ln21_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="64" slack="22"/>
<pin id="926" dir="1" index="1" bw="64" slack="22"/>
</pin_list>
<bind>
<opset="bitcast_ln21 "/>
</bind>
</comp>

<comp id="931" class="1005" name="bitcast_ln22_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="64" slack="22"/>
<pin id="933" dir="1" index="1" bw="64" slack="22"/>
</pin_list>
<bind>
<opset="bitcast_ln22 "/>
</bind>
</comp>

<comp id="936" class="1005" name="icmp_ln28_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="1" slack="4"/>
<pin id="938" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln28 "/>
</bind>
</comp>

<comp id="940" class="1005" name="trunc_ln29_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="31" slack="1"/>
<pin id="942" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln29 "/>
</bind>
</comp>

<comp id="946" class="1005" name="add_ln28_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="31" slack="0"/>
<pin id="948" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln28 "/>
</bind>
</comp>

<comp id="951" class="1005" name="icmp_ln28_1_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="1" slack="1"/>
<pin id="953" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln28_1 "/>
</bind>
</comp>

<comp id="955" class="1005" name="icmp_ln30_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="1" slack="1"/>
<pin id="957" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln30 "/>
</bind>
</comp>

<comp id="960" class="1005" name="tmp_13_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="64" slack="1"/>
<pin id="962" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="965" class="1005" name="select_ln35_1_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="64" slack="1"/>
<pin id="967" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln35_1 "/>
</bind>
</comp>

<comp id="971" class="1005" name="mul4_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="64" slack="1"/>
<pin id="973" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul4 "/>
</bind>
</comp>

<comp id="976" class="1005" name="tmp_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="64" slack="1"/>
<pin id="978" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="982" class="1005" name="tmp_6_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="1" slack="2"/>
<pin id="984" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="114"><net_src comp="40" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="52" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="86" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="6" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="86" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="10" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="86" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="8" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="86" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="154"><net_src comp="52" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="14" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="86" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="14" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="86" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="16" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="86" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="18" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="86" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="20" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="188"><net_src comp="52" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="4" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="86" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="22" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="184" pin="2"/><net_sink comp="190" pin=2"/></net>

<net id="203"><net_src comp="86" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="24" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="184" pin="2"/><net_sink comp="198" pin=2"/></net>

<net id="209"><net_src comp="36" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="206" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="220"><net_src comp="54" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="217" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="228"><net_src comp="221" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="232"><net_src comp="54" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="229" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="217" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="241"><net_src comp="233" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="245"><net_src comp="36" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="242" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="265"><net_src comp="54" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="262" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="273"><net_src comp="266" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="277"><net_src comp="50" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="274" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="288"><net_src comp="54" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="285" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="296"><net_src comp="289" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="300"><net_src comp="54" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="307"><net_src comp="297" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="285" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="309"><net_src comp="301" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="314"><net_src comp="266" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="319"><net_src comp="98" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="310" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="321"><net_src comp="108" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="322"><net_src comp="310" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="327"><net_src comp="323" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="328"><net_src comp="310" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="72" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="310" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="331"><net_src comp="100" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="332"><net_src comp="323" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="337"><net_src comp="333" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="338"><net_src comp="323" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="102" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="344"><net_src comp="229" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="349"><net_src comp="262" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="297" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="355"><net_src comp="315" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="54" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="357"><net_src comp="102" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="108" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="363"><net_src comp="54" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="371"><net_src comp="106" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="310" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="377"><net_src comp="372" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="378"><net_src comp="372" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="379"><net_src comp="372" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="380"><net_src comp="372" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="381"><net_src comp="372" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="385"><net_src comp="364" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="387"><net_src comp="382" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="391"><net_src comp="340" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="393"><net_src comp="388" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="394"><net_src comp="388" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="398"><net_src comp="323" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="400"><net_src comp="395" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="401"><net_src comp="395" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="407"><net_src comp="42" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="110" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="44" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="414"><net_src comp="36" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="110" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="422"><net_src comp="46" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="410" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="424"><net_src comp="48" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="425"><net_src comp="44" pin="0"/><net_sink comp="416" pin=3"/></net>

<net id="429"><net_src comp="416" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="434"><net_src comp="36" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="426" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="442"><net_src comp="46" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="110" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="444"><net_src comp="48" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="445"><net_src comp="44" pin="0"/><net_sink comp="436" pin=3"/></net>

<net id="449"><net_src comp="436" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="455"><net_src comp="402" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="430" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="457"><net_src comp="446" pin="1"/><net_sink comp="450" pin=2"/></net>

<net id="464"><net_src comp="46" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="110" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="466"><net_src comp="48" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="467"><net_src comp="44" pin="0"/><net_sink comp="458" pin=3"/></net>

<net id="472"><net_src comp="458" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="50" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="477"><net_src comp="116" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="482"><net_src comp="210" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="48" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="210" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="493"><net_src comp="478" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="499"><net_src comp="62" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="489" pin="2"/><net_sink comp="494" pin=2"/></net>

<net id="504"><net_src comp="246" pin="4"/><net_sink comp="501" pin=0"/></net>

<net id="515"><net_src comp="256" pin="4"/><net_sink comp="511" pin=0"/></net>

<net id="520"><net_src comp="256" pin="4"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="68" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="525"><net_src comp="315" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="532"><net_src comp="74" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="522" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="534"><net_src comp="76" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="535"><net_src comp="78" pin="0"/><net_sink comp="526" pin=3"/></net>

<net id="539"><net_src comp="522" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="544"><net_src comp="526" pin="4"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="80" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="536" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="82" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="546" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="540" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="552" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="351" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="522" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="84" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="573"><net_src comp="564" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="579"><net_src comp="558" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="580"><net_src comp="570" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="581"><net_src comp="315" pin="2"/><net_sink comp="574" pin=2"/></net>

<net id="585"><net_src comp="323" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="590"><net_src comp="587" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="595"><net_src comp="36" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="603"><net_src comp="278" pin="4"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="88" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="609"><net_src comp="278" pin="4"/><net_sink comp="605" pin=0"/></net>

<net id="614"><net_src comp="599" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="620"><net_src comp="62" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="395" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="622"><net_src comp="610" pin="2"/><net_sink comp="615" pin=2"/></net>

<net id="626"><net_src comp="388" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="633"><net_src comp="74" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="634"><net_src comp="623" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="635"><net_src comp="76" pin="0"/><net_sink comp="627" pin=2"/></net>

<net id="636"><net_src comp="78" pin="0"/><net_sink comp="627" pin=3"/></net>

<net id="640"><net_src comp="623" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="645"><net_src comp="627" pin="4"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="80" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="651"><net_src comp="637" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="82" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="657"><net_src comp="647" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="641" pin="2"/><net_sink comp="653" pin=1"/></net>

<net id="663"><net_src comp="653" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="351" pin="2"/><net_sink comp="659" pin=1"/></net>

<net id="670"><net_src comp="659" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="671"><net_src comp="104" pin="0"/><net_sink comp="665" pin=1"/></net>

<net id="672"><net_src comp="623" pin="1"/><net_sink comp="665" pin=2"/></net>

<net id="673"><net_src comp="665" pin="3"/><net_sink comp="136" pin=2"/></net>

<net id="679"><net_src comp="659" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="680"><net_src comp="102" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="681"><net_src comp="388" pin="1"/><net_sink comp="674" pin=2"/></net>

<net id="682"><net_src comp="674" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="689"><net_src comp="74" pin="0"/><net_sink comp="683" pin=0"/></net>

<net id="690"><net_src comp="76" pin="0"/><net_sink comp="683" pin=2"/></net>

<net id="691"><net_src comp="78" pin="0"/><net_sink comp="683" pin=3"/></net>

<net id="699"><net_src comp="683" pin="4"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="80" pin="0"/><net_sink comp="695" pin=1"/></net>

<net id="705"><net_src comp="692" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="82" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="711"><net_src comp="701" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="695" pin="2"/><net_sink comp="707" pin=1"/></net>

<net id="717"><net_src comp="707" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="723"><net_src comp="713" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="724"><net_src comp="310" pin="2"/><net_sink comp="718" pin=1"/></net>

<net id="725"><net_src comp="718" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="729"><net_src comp="718" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="731"><net_src comp="726" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="735"><net_src comp="150" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="737"><net_src comp="732" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="744"><net_src comp="74" pin="0"/><net_sink comp="738" pin=0"/></net>

<net id="745"><net_src comp="726" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="746"><net_src comp="76" pin="0"/><net_sink comp="738" pin=2"/></net>

<net id="747"><net_src comp="78" pin="0"/><net_sink comp="738" pin=3"/></net>

<net id="751"><net_src comp="726" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="758"><net_src comp="74" pin="0"/><net_sink comp="752" pin=0"/></net>

<net id="759"><net_src comp="150" pin="2"/><net_sink comp="752" pin=1"/></net>

<net id="760"><net_src comp="76" pin="0"/><net_sink comp="752" pin=2"/></net>

<net id="761"><net_src comp="78" pin="0"/><net_sink comp="752" pin=3"/></net>

<net id="765"><net_src comp="150" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="770"><net_src comp="738" pin="4"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="80" pin="0"/><net_sink comp="766" pin=1"/></net>

<net id="776"><net_src comp="748" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="82" pin="0"/><net_sink comp="772" pin=1"/></net>

<net id="782"><net_src comp="772" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="783"><net_src comp="766" pin="2"/><net_sink comp="778" pin=1"/></net>

<net id="788"><net_src comp="752" pin="4"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="80" pin="0"/><net_sink comp="784" pin=1"/></net>

<net id="794"><net_src comp="762" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="82" pin="0"/><net_sink comp="790" pin=1"/></net>

<net id="800"><net_src comp="790" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="801"><net_src comp="784" pin="2"/><net_sink comp="796" pin=1"/></net>

<net id="806"><net_src comp="778" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="796" pin="2"/><net_sink comp="802" pin=1"/></net>

<net id="812"><net_src comp="802" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="351" pin="2"/><net_sink comp="808" pin=1"/></net>

<net id="818"><net_src comp="796" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="359" pin="2"/><net_sink comp="814" pin=1"/></net>

<net id="824"><net_src comp="808" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="825"><net_src comp="814" pin="2"/><net_sink comp="820" pin=1"/></net>

<net id="829"><net_src comp="826" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="833"><net_src comp="110" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="835"><net_src comp="830" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="836"><net_src comp="830" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="837"><net_src comp="830" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="841"><net_src comp="450" pin="3"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="843"><net_src comp="838" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="844"><net_src comp="838" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="845"><net_src comp="838" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="849"><net_src comp="468" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="853"><net_src comp="116" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="858"><net_src comp="474" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="863"><net_src comp="478" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="868"><net_src comp="484" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="872"><net_src comp="489" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="494" pin=2"/></net>

<net id="877"><net_src comp="494" pin="3"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="882"><net_src comp="501" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="887"><net_src comp="505" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="892"><net_src comp="508" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="894"><net_src comp="889" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="898"><net_src comp="511" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="902"><net_src comp="516" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="907"><net_src comp="345" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="909"><net_src comp="904" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="913"><net_src comp="574" pin="3"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="915"><net_src comp="910" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="916"><net_src comp="910" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="920"><net_src comp="323" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="922"><net_src comp="917" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="923"><net_src comp="917" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="927"><net_src comp="582" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="929"><net_src comp="924" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="930"><net_src comp="924" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="934"><net_src comp="587" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="939"><net_src comp="591" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="943"><net_src comp="596" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="945"><net_src comp="940" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="949"><net_src comp="599" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="954"><net_src comp="605" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="958"><net_src comp="610" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="615" pin=2"/></net>

<net id="963"><net_src comp="615" pin="3"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="968"><net_src comp="674" pin="3"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="970"><net_src comp="965" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="974"><net_src comp="333" pin="2"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="979"><net_src comp="367" pin="2"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="981"><net_src comp="976" pin="1"/><net_sink comp="718" pin=2"/></net>

<net id="985"><net_src comp="351" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="713" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: meanhr | {18 }
	Port: tpower | {32 }
	Port: stationarity | {18 }
	Port: activity | {42 }
	Port: acmin | {42 }
	Port: hrmin | {42 }
	Port: stmin | {42 }
	Port: tpmin | {42 }
	Port: tmin0 | {42 }
	Port: tmin1 | {42 }
 - Input state : 
	Port: activity_kernel : len | {1 }
	Port: activity_kernel : hr | {1 }
	Port: activity_kernel : t | {42 }
	Port: activity_kernel : acmin | {42 }
  - Chain level:
	State 1
		p_lshr : 1
		p_lshr_cast : 2
		p_neg_t : 3
		p_lshr_f_cast : 1
		div : 4
		icmp_ln11 : 1
		br_ln11 : 2
	State 2
		add_ln11 : 1
		icmp_ln11_1 : 1
		br_ln11 : 2
		icmp_ln12 : 2
		meanhr0_1 : 3
	State 3
	State 4
	State 5
		meanhr0_0_lcssa : 1
		i_1 : 1
		sext_ln15 : 2
	State 6
		icmp_ln15 : 1
		br_ln15 : 2
		meanhr1_1 : 1
		add_ln15 : 1
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		div2 : 1
		bitcast_ln24 : 1
		tmp_1 : 2
		trunc_ln24 : 2
		icmp_ln24 : 3
		icmp_ln24_1 : 3
		or_ln24 : 4
		tmp_2 : 1
		and_ln24 : 4
		xor_ln25 : 2
		bitcast_ln25 : 2
		select_ln24 : 4
	State 18
		bitcast_ln21 : 1
		write_ln21 : 2
		write_ln22 : 1
		br_ln28 : 1
		p : 1
	State 19
		mul1 : 1
	State 20
	State 21
		add_ln28 : 1
		icmp_ln28_1 : 1
		br_ln28 : 2
		icmp_ln30 : 2
		tmp_13 : 3
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
		mul2 : 1
		mul4 : 1
	State 32
		tmp_3 : 1
		trunc_ln35 : 1
		icmp_ln35 : 2
		icmp_ln35_1 : 2
		or_ln35 : 3
		and_ln35 : 3
		select_ln35 : 3
		select_ln35_1 : 3
		write_ln33 : 4
		add2 : 1
		mul5 : 4
	State 33
		add3 : 1
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
		add4 : 1
	State 42
		icmp_ln41 : 1
		icmp_ln41_1 : 1
		or_ln41 : 2
		and_ln41 : 2
		select_ln41 : 2
		bitcast_ln39 : 3
		write_ln39 : 4
		tmp_7 : 4
		trunc_ln46 : 4
		icmp_ln46 : 5
		icmp_ln46_1 : 5
		or_ln46_1 : 6
		icmp_ln46_2 : 1
		icmp_ln46_3 : 1
		or_ln46_2 : 2
		and_ln46 : 6
		tmp_9 : 3
		and_ln46_1 : 6
		tmp_s : 1
		and_ln46_2 : 2
		or_ln46 : 6
		br_ln46 : 6
		write_ln47 : 4
		write_ln50 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|   dadd   |        grp_fu_310        |    3    |   342   |   1057  |
|          |        grp_fu_315        |    3    |   342   |   1057  |
|----------|--------------------------|---------|---------|---------|
|   dacc   |        grp_fu_494        |    0    |   170   |   1124  |
|          |        grp_fu_615        |    0    |   170   |   1124  |
|----------|--------------------------|---------|---------|---------|
|   dmul   |        grp_fu_323        |    11   |   256   |   550   |
|          |        grp_fu_333        |    11   |   256   |   550   |
|----------|--------------------------|---------|---------|---------|
|          |        div_fu_450        |    0    |    0    |    32   |
|          |    select_ln24_fu_574    |    0    |    0    |    64   |
|  select  |    select_ln35_fu_665    |    0    |    0    |    64   |
|          |   select_ln35_1_fu_674   |    0    |    0    |    64   |
|          |    select_ln41_fu_718    |    0    |    0    |    64   |
|----------|--------------------------|---------|---------|---------|
|          |     icmp_ln11_fu_468     |    0    |    0    |    11   |
|          |    icmp_ln11_1_fu_484    |    0    |    0    |    12   |
|          |     icmp_ln12_fu_489     |    0    |    0    |    12   |
|          |     icmp_ln15_fu_511     |    0    |    0    |    23   |
|          |     icmp_ln24_fu_540     |    0    |    0    |    5    |
|          |    icmp_ln24_1_fu_546    |    0    |    0    |    18   |
|          |     icmp_ln28_fu_591     |    0    |    0    |    12   |
|          |    icmp_ln28_1_fu_605    |    0    |    0    |    11   |
|   icmp   |     icmp_ln30_fu_610     |    0    |    0    |    11   |
|          |     icmp_ln35_fu_641     |    0    |    0    |    5    |
|          |    icmp_ln35_1_fu_647    |    0    |    0    |    18   |
|          |     icmp_ln41_fu_695     |    0    |    0    |    5    |
|          |    icmp_ln41_1_fu_701    |    0    |    0    |    18   |
|          |     icmp_ln46_fu_766     |    0    |    0    |    5    |
|          |    icmp_ln46_1_fu_772    |    0    |    0    |    18   |
|          |    icmp_ln46_2_fu_784    |    0    |    0    |    5    |
|          |    icmp_ln46_3_fu_790    |    0    |    0    |    18   |
|----------|--------------------------|---------|---------|---------|
|          |      add_ln11_fu_478     |    0    |    0    |    32   |
|    add   |      add_ln15_fu_516     |    0    |    0    |    64   |
|          |      add_ln28_fu_599     |    0    |    0    |    31   |
|----------|--------------------------|---------|---------|---------|
|    xor   |      xor_ln25_fu_564     |    0    |    0    |    64   |
|----------|--------------------------|---------|---------|---------|
|    sub   |       p_neg_fu_410       |    0    |    0    |    32   |
|          |      p_neg_t_fu_430      |    0    |    0    |    31   |
|----------|--------------------------|---------|---------|---------|
|          |      or_ln24_fu_552      |    0    |    0    |    1    |
|          |      or_ln35_fu_653      |    0    |    0    |    1    |
|    or    |      or_ln41_fu_707      |    0    |    0    |    1    |
|          |     or_ln46_1_fu_778     |    0    |    0    |    1    |
|          |     or_ln46_2_fu_796     |    0    |    0    |    1    |
|          |      or_ln46_fu_820      |    0    |    0    |    1    |
|----------|--------------------------|---------|---------|---------|
|          |      and_ln24_fu_558     |    0    |    0    |    1    |
|          |      and_ln35_fu_659     |    0    |    0    |    1    |
|    and   |      and_ln41_fu_713     |    0    |    0    |    1    |
|          |      and_ln46_fu_802     |    0    |    0    |    1    |
|          |     and_ln46_1_fu_808    |    0    |    0    |    1    |
|          |     and_ln46_2_fu_814    |    0    |    0    |    1    |
|----------|--------------------------|---------|---------|---------|
|          |   len_read_read_fu_110   |    0    |    0    |    0    |
|   read   |    hr_read_read_fu_116   |    0    |    0    |    0    |
|          |  acmin_read_read_fu_150  |    0    |    0    |    0    |
|          |    t_read_read_fu_184    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |  write_ln21_write_fu_122 |    0    |    0    |    0    |
|          |  write_ln22_write_fu_129 |    0    |    0    |    0    |
|          |  write_ln33_write_fu_136 |    0    |    0    |    0    |
|          |  write_ln39_write_fu_143 |    0    |    0    |    0    |
|   write  |  write_ln47_write_fu_156 |    0    |    0    |    0    |
|          |  write_ln48_write_fu_163 |    0    |    0    |    0    |
|          |  write_ln49_write_fu_170 |    0    |    0    |    0    |
|          |  write_ln50_write_fu_177 |    0    |    0    |    0    |
|          |  write_ln51_write_fu_190 |    0    |    0    |    0    |
|          |  write_ln52_write_fu_198 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   ddiv   |        grp_fu_340        |    0    |    0    |    0    |
|          |        grp_fu_345        |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   dcmp   |        grp_fu_351        |    0    |    0    |    0    |
|          |       tmp_s_fu_359       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|  sitodp  |        grp_fu_364        |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   dsqrt  |        grp_fu_367        |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
| bitselect|       tmp_10_fu_402      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       p_lshr_fu_416      |    0    |    0    |    0    |
|          |      p_lshr_f_fu_436     |    0    |    0    |    0    |
|          |       tmp_11_fu_458      |    0    |    0    |    0    |
|partselect|       tmp_1_fu_526       |    0    |    0    |    0    |
|          |       tmp_3_fu_627       |    0    |    0    |    0    |
|          |       tmp_5_fu_683       |    0    |    0    |    0    |
|          |       tmp_7_fu_738       |    0    |    0    |    0    |
|          |       tmp_8_fu_752       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   zext   |    p_lshr_cast_fu_426    |    0    |    0    |    0    |
|          |   p_lshr_f_cast_fu_446   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   sext   |     sext_ln15_fu_501     |    0    |    0    |    0    |
|          | wide_trip_count21_fu_505 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     trunc_ln24_fu_536    |    0    |    0    |    0    |
|          |     trunc_ln29_fu_596    |    0    |    0    |    0    |
|   trunc  |     trunc_ln35_fu_637    |    0    |    0    |    0    |
|          |     trunc_ln41_fu_692    |    0    |    0    |    0    |
|          |     trunc_ln46_fu_748    |    0    |    0    |    0    |
|          |    trunc_ln46_1_fu_762   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    28   |   1536  |   6223  |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     add_ln11_reg_860    |   32   |
|     add_ln15_reg_899    |   64   |
|     add_ln28_reg_946    |   31   |
|   bitcast_ln12_reg_855  |   64   |
|   bitcast_ln16_reg_889  |   64   |
|   bitcast_ln21_reg_924  |   64   |
|   bitcast_ln22_reg_931  |   64   |
|       div2_reg_917      |   64   |
|       div_reg_838       |   32   |
|     empty_12_reg_297    |   64   |
|      empty_reg_285      |   64   |
|     hr_read_reg_850     |   64   |
|       i_1_reg_242       |   32   |
|       i_2_reg_253       |   64   |
|       i_3_reg_274       |   31   |
|        i_reg_206        |   32   |
|   icmp_ln11_1_reg_865   |    1   |
|    icmp_ln11_reg_846    |    1   |
|    icmp_ln12_reg_869    |    1   |
|    icmp_ln15_reg_895    |    1   |
|   icmp_ln28_1_reg_951   |    1   |
|    icmp_ln28_reg_936    |    1   |
|    icmp_ln30_reg_955    |    1   |
|     len_read_reg_830    |   32   |
| meanhr0_0_lcssa_reg_229 |   64   |
|    meanhr0_1_reg_874    |   64   |
|     meanhr0_reg_217     |   64   |
|    meanhr1_2_reg_904    |   64   |
|     meanhr1_reg_262     |   64   |
|       mul4_reg_971      |   64   |
|         reg_372         |   64   |
|         reg_382         |   64   |
|         reg_388         |   64   |
|         reg_395         |   64   |
|   select_ln24_reg_910   |   64   |
|  select_ln35_1_reg_965  |   64   |
|    sext_ln15_reg_879    |   64   |
|      tmp_13_reg_960     |   64   |
|      tmp_6_reg_982      |    1   |
|       tmp_reg_976       |   64   |
|    trunc_ln29_reg_940   |   31   |
|wide_trip_count21_reg_884|   64   |
+-------------------------+--------+
|          Total          |  1925  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|     meanhr0_reg_217     |  p0  |   2  |  64  |   128  ||    9    |
| meanhr0_0_lcssa_reg_229 |  p0  |   2  |  64  |   128  ||    9    |
|     meanhr1_reg_262     |  p0  |   2  |  64  |   128  ||    9    |
|      empty_reg_285      |  p0  |   2  |  64  |   128  ||    9    |
|     empty_12_reg_297    |  p0  |   2  |  64  |   128  ||    9    |
|        grp_fu_310       |  p0  |  10  |  64  |   640  ||    41   |
|        grp_fu_310       |  p1  |  10  |  64  |   640  ||    41   |
|        grp_fu_323       |  p0  |   5  |  64  |   320  ||    21   |
|        grp_fu_323       |  p1  |   5  |  64  |   320  ||    13   |
|        grp_fu_333       |  p0  |   2  |  64  |   128  ||    9    |
|        grp_fu_340       |  p0  |   2  |  64  |   128  ||    9    |
|        grp_fu_351       |  p0  |   4  |  64  |   256  ||    17   |
|        grp_fu_351       |  p1  |   4  |  64  |   256  ||    9    |
|        grp_fu_364       |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_494       |  p2  |   2  |   1  |    2   ||    9    |
|        grp_fu_615       |  p2  |   2  |   1  |    2   ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |  3396  || 21.4719 ||   232   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   28   |    -   |  1536  |  6223  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   21   |    -   |   232  |
|  Register |    -   |    -   |  1925  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   28   |   21   |  3461  |  6455  |
+-----------+--------+--------+--------+--------+
