OpenROAD 9f7714859944860f802c7c961ba83ab4ae83849f 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 16 thread(s).
read_liberty /home/pvc/openroad/Digital-PLL/openroad/OpenROAD-flow-scripts/flow/platforms/gf180/lib/gf180mcu_fd_sc_mcu7t5v0__ff_n40C_3v60.lib.gz
read_db ./results/gf180/pll_digital_pll_controller/base/3_place.odb
clock_tree_synthesis -sink_clustering_enable -balance_levels -repair_clock_nets
[INFO CTS-0050] Root buffer is gf180mcu_fd_sc_mcu7t5v0__clkbuf_3.
[INFO CTS-0051] Sink buffer is gf180mcu_fd_sc_mcu7t5v0__clkbuf_8.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    gf180mcu_fd_sc_mcu7t5v0__clkbuf_3
                    gf180mcu_fd_sc_mcu7t5v0__clkbuf_8
[INFO CTS-0049] Characterization buffer is gf180mcu_fd_sc_mcu7t5v0__clkbuf_8.
[INFO CTS-0007] Net "clock" found for clock "ring_clk".
[INFO CTS-0010]  Clock net "clock" has 23 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 2 buffer(s) types.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net clock.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 39200  dbu (19 um).
[INFO CTS-0023]  Original sink region: [(8570, 98000), (220250, 294000)].
[INFO CTS-0024]  Normalized sink region: [(0.218622, 2.5), (5.61862, 7.5)].
[INFO CTS-0025]     Width:  5.4000.
[INFO CTS-0026]     Height: 5.0000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 12
    Sub-region size: 2.7000 X 5.0000
[INFO CTS-0034]     Segment length (rounded): 1.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 9:1, 14:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0098] Clock net "clock"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 174.21 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Leaf load cells 1
Placement Analysis
---------------------------------
total displacement         57.0 u
average displacement        0.2 u
max displacement           11.8 u
original HPWL            5776.4 u
legalized HPWL           6026.4 u
delta HPWL                    4 %

repair_timing -verbose -setup_margin 0 -repair_tns 100
[INFO RSZ-0100] Repair move sequence: UnbufferMove SizeUpMove SwapPinsMove BufferMove CloneMove SplitLoadMove 
[INFO RSZ-0098] No setup violations found
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL            6026.4 u
legalized HPWL           6026.4 u
delta HPWL                    0 %

Report metrics stage 4, cts final...

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 9176 u^2 37% utilization.
Elapsed time: 0:03.01[h:]min:sec. CPU time: user 2.60 sys 0.96 (118%). Peak memory: 168416KB.
Log                        Elapsed/s Peak Memory/MB  sha1sum .odb [0:20)
4_1_cts                            3            164 dbca68fad97b71d82152
