TimeQuest Timing Analyzer report for Paria_2020510099_DEUARCH
Tue May 21 18:35:37 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'Register_CLK'
 13. Slow 1200mV 85C Model Setup: 'Memory_CLK'
 14. Slow 1200mV 85C Model Hold: 'Register_CLK'
 15. Slow 1200mV 85C Model Hold: 'Memory_CLK'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'Memory_CLK'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'Register_CLK'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Propagation Delay
 23. Minimum Propagation Delay
 24. Slow 1200mV 85C Model Metastability Report
 25. Slow 1200mV 0C Model Fmax Summary
 26. Slow 1200mV 0C Model Setup Summary
 27. Slow 1200mV 0C Model Hold Summary
 28. Slow 1200mV 0C Model Recovery Summary
 29. Slow 1200mV 0C Model Removal Summary
 30. Slow 1200mV 0C Model Minimum Pulse Width Summary
 31. Slow 1200mV 0C Model Setup: 'Register_CLK'
 32. Slow 1200mV 0C Model Setup: 'Memory_CLK'
 33. Slow 1200mV 0C Model Hold: 'Register_CLK'
 34. Slow 1200mV 0C Model Hold: 'Memory_CLK'
 35. Slow 1200mV 0C Model Minimum Pulse Width: 'Memory_CLK'
 36. Slow 1200mV 0C Model Minimum Pulse Width: 'Register_CLK'
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Propagation Delay
 42. Minimum Propagation Delay
 43. Slow 1200mV 0C Model Metastability Report
 44. Fast 1200mV 0C Model Setup Summary
 45. Fast 1200mV 0C Model Hold Summary
 46. Fast 1200mV 0C Model Recovery Summary
 47. Fast 1200mV 0C Model Removal Summary
 48. Fast 1200mV 0C Model Minimum Pulse Width Summary
 49. Fast 1200mV 0C Model Setup: 'Register_CLK'
 50. Fast 1200mV 0C Model Setup: 'Memory_CLK'
 51. Fast 1200mV 0C Model Hold: 'Register_CLK'
 52. Fast 1200mV 0C Model Hold: 'Memory_CLK'
 53. Fast 1200mV 0C Model Minimum Pulse Width: 'Register_CLK'
 54. Fast 1200mV 0C Model Minimum Pulse Width: 'Memory_CLK'
 55. Setup Times
 56. Hold Times
 57. Clock to Output Times
 58. Minimum Clock to Output Times
 59. Propagation Delay
 60. Minimum Propagation Delay
 61. Fast 1200mV 0C Model Metastability Report
 62. Multicorner Timing Analysis Summary
 63. Setup Times
 64. Hold Times
 65. Clock to Output Times
 66. Minimum Clock to Output Times
 67. Progagation Delay
 68. Minimum Progagation Delay
 69. Board Trace Model Assignments
 70. Input Transition Times
 71. Slow Corner Signal Integrity Metrics
 72. Fast Corner Signal Integrity Metrics
 73. Setup Transfers
 74. Hold Transfers
 75. Report TCCS
 76. Report RSKM
 77. Unconstrained Paths
 78. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Paria_2020510099_DEUARCH                                          ;
; Device Family      ; Cyclone III                                                       ;
; Device Name        ; EP3C16F484C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                     ;
+--------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+
; Clock Name   ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets          ;
+--------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+
; Memory_CLK   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Memory_CLK }   ;
; Register_CLK ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Register_CLK } ;
+--------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                          ;
+------------+-----------------+--------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name   ; Note                                                          ;
+------------+-----------------+--------------+---------------------------------------------------------------+
; 154.27 MHz ; 154.27 MHz      ; Register_CLK ;                                                               ;
; 325.41 MHz ; 250.0 MHz       ; Memory_CLK   ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------+
; Slow 1200mV 85C Model Setup Summary   ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; Register_CLK ; -5.482 ; -219.958      ;
; Memory_CLK   ; -4.982 ; -67.589       ;
+--------------+--------+---------------+


+---------------------------------------+
; Slow 1200mV 85C Model Hold Summary    ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; Register_CLK ; -0.499 ; -1.379        ;
; Memory_CLK   ; 0.619  ; 0.000         ;
+--------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+--------------+--------+---------------------------+
; Clock        ; Slack  ; End Point TNS             ;
+--------------+--------+---------------------------+
; Memory_CLK   ; -3.000 ; -68.220                   ;
; Register_CLK ; -3.000 ; -51.000                   ;
+--------------+--------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Register_CLK'                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                                                                                  ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -5.482 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -3.267     ; 3.210      ;
; -5.456 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 1.000        ; -3.274     ; 3.177      ;
; -5.456 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 1.000        ; -3.274     ; 3.177      ;
; -5.411 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -3.273     ; 3.133      ;
; -5.411 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 1.000        ; -3.273     ; 3.133      ;
; -5.411 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 1.000        ; -3.273     ; 3.133      ;
; -5.409 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 1.000        ; -3.267     ; 3.137      ;
; -5.409 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -3.267     ; 3.137      ;
; -5.404 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.068     ; 6.331      ;
; -5.378 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.068     ; 6.305      ;
; -5.297 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -3.267     ; 3.025      ;
; -5.269 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 1.000        ; -3.274     ; 2.990      ;
; -5.269 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 1.000        ; -3.274     ; 2.990      ;
; -5.241 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -3.273     ; 2.963      ;
; -5.241 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 1.000        ; -3.273     ; 2.963      ;
; -5.241 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 1.000        ; -3.273     ; 2.963      ;
; -5.227 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 1.000        ; -3.267     ; 2.955      ;
; -5.227 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -3.267     ; 2.955      ;
; -5.209 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -3.267     ; 2.937      ;
; -5.189 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.061     ; 6.123      ;
; -5.188 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.060     ; 6.123      ;
; -5.183 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 1.000        ; -3.274     ; 2.904      ;
; -5.183 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 1.000        ; -3.274     ; 2.904      ;
; -5.138 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -3.273     ; 2.860      ;
; -5.138 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 1.000        ; -3.273     ; 2.860      ;
; -5.138 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 1.000        ; -3.273     ; 2.860      ;
; -5.136 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 1.000        ; -3.267     ; 2.864      ;
; -5.136 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -3.267     ; 2.864      ;
; -5.118 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.060     ; 6.053      ;
; -5.073 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.471     ; 5.597      ;
; -5.053 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 1.000        ; -2.880     ; 3.168      ;
; -5.037 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 1.000        ; -2.907     ; 3.125      ;
; -5.027 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.442     ; 5.580      ;
; -5.018 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.060     ; 5.953      ;
; -4.998 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.061     ; 5.932      ;
; -4.995 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.060     ; 5.930      ;
; -4.988 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.436     ; 5.547      ;
; -4.980 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; Register_CLK ; Register_CLK ; 1.000        ; -3.273     ; 2.702      ;
; -4.980 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; Register_CLK ; Register_CLK ; 1.000        ; -3.273     ; 2.702      ;
; -4.980 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; Register_CLK ; Register_CLK ; 1.000        ; -3.273     ; 2.702      ;
; -4.980 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -3.273     ; 2.702      ;
; -4.980 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 1.000        ; -3.273     ; 2.702      ;
; -4.979 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.054     ; 5.920      ;
; -4.967 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; Register_CLK ; Register_CLK ; 1.000        ; -3.273     ; 2.689      ;
; -4.967 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; Register_CLK ; Register_CLK ; 1.000        ; -3.273     ; 2.689      ;
; -4.967 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; Register_CLK ; Register_CLK ; 1.000        ; -3.273     ; 2.689      ;
; -4.967 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -3.273     ; 2.689      ;
; -4.967 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 1.000        ; -3.273     ; 2.689      ;
; -4.956 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.054     ; 5.897      ;
; -4.934 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; Register_CLK ; Register_CLK ; 1.000        ; -3.274     ; 2.655      ;
; -4.934 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Register_CLK ; Register_CLK ; 1.000        ; -3.274     ; 2.655      ;
; -4.934 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Register_CLK ; Register_CLK ; 1.000        ; -3.274     ; 2.655      ;
; -4.934 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; Register_CLK ; Register_CLK ; 1.000        ; -3.274     ; 2.655      ;
; -4.934 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -3.274     ; 2.655      ;
; -4.921 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; Register_CLK ; Register_CLK ; 1.000        ; -3.274     ; 2.642      ;
; -4.921 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Register_CLK ; Register_CLK ; 1.000        ; -3.274     ; 2.642      ;
; -4.921 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Register_CLK ; Register_CLK ; 1.000        ; -3.274     ; 2.642      ;
; -4.921 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; Register_CLK ; Register_CLK ; 1.000        ; -3.274     ; 2.642      ;
; -4.921 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -3.274     ; 2.642      ;
; -4.908 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.443     ; 5.460      ;
; -4.900 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.438     ; 5.457      ;
; -4.899 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.061     ; 5.833      ;
; -4.885 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 1.000        ; -2.880     ; 3.000      ;
; -4.883 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.442     ; 5.436      ;
; -4.876 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.061     ; 5.810      ;
; -4.870 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 1.000        ; -2.907     ; 2.958      ;
; -4.861 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.432     ; 5.424      ;
; -4.858 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.662     ; 5.191      ;
; -4.851 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.060     ; 5.786      ;
; -4.846 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ; Register_CLK ; Register_CLK ; 1.000        ; 0.267      ; 6.108      ;
; -4.827 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 1.000        ; -2.937     ; 2.885      ;
; -4.820 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; Register_CLK ; Register_CLK ; 1.000        ; -3.273     ; 2.542      ;
; -4.820 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; Register_CLK ; Register_CLK ; 1.000        ; -3.273     ; 2.542      ;
; -4.820 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; Register_CLK ; Register_CLK ; 1.000        ; -3.273     ; 2.542      ;
; -4.820 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -3.273     ; 2.542      ;
; -4.820 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 1.000        ; -3.273     ; 2.542      ;
; -4.820 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ; Register_CLK ; Register_CLK ; 1.000        ; 0.267      ; 6.082      ;
; -4.805 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.945     ; 2.855      ;
; -4.805 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.945     ; 2.855      ;
; -4.805 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.945     ; 2.855      ;
; -4.805 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.945     ; 2.855      ;
; -4.805 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.945     ; 2.855      ;
; -4.789 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.061     ; 5.723      ;
; -4.781 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.439     ; 5.337      ;
; -4.780 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 1.000        ; -2.880     ; 2.895      ;
; -4.764 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 1.000        ; -2.907     ; 2.852      ;
; -4.762 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.471     ; 5.286      ;
; -4.759 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; Register_CLK ; Register_CLK ; 1.000        ; -3.274     ; 2.480      ;
; -4.759 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Register_CLK ; Register_CLK ; 1.000        ; -3.274     ; 2.480      ;
; -4.759 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Register_CLK ; Register_CLK ; 1.000        ; -3.274     ; 2.480      ;
; -4.759 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; Register_CLK ; Register_CLK ; 1.000        ; -3.274     ; 2.480      ;
; -4.759 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -3.274     ; 2.480      ;
; -4.756 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.438     ; 5.313      ;
; -4.740 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.062     ; 5.673      ;
; -4.726 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; Register_CLK ; Register_CLK ; 1.000        ; -3.265     ; 2.456      ;
; -4.723 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.465     ; 5.253      ;
; -4.714 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.062     ; 5.647      ;
; -4.713 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; Register_CLK ; Register_CLK ; 1.000        ; -3.265     ; 2.443      ;
; -4.678 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.438     ; 5.235      ;
; -4.661 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 1.000        ; -2.911     ; 2.745      ;
+--------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Memory_CLK'                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.982 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -2.957     ; 3.033      ;
; -4.757 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -2.957     ; 2.808      ;
; -4.661 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -2.957     ; 2.712      ;
; -4.599 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.224      ; 5.831      ;
; -4.573 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.224      ; 5.805      ;
; -4.566 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -2.964     ; 2.610      ;
; -4.478 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -2.964     ; 2.522      ;
; -4.461 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.150     ; 5.319      ;
; -4.452 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.232      ; 5.692      ;
; -4.429 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.232      ; 5.669      ;
; -4.384 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.231      ; 5.623      ;
; -4.364 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.146     ; 5.226      ;
; -4.347 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.348     ; 5.007      ;
; -4.334 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.146     ; 5.196      ;
; -4.313 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.232      ; 5.553      ;
; -4.305 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -2.962     ; 2.351      ;
; -4.304 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -2.964     ; 2.348      ;
; -4.268 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.179     ; 5.097      ;
; -4.264 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]                  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg       ; Register_CLK ; Memory_CLK  ; 1.000        ; -2.963     ; 2.309      ;
; -4.252 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.231      ; 5.491      ;
; -4.218 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]                  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg       ; Register_CLK ; Memory_CLK  ; 1.000        ; -2.963     ; 2.263      ;
; -4.193 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.231      ; 5.432      ;
; -4.135 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -2.962     ; 2.181      ;
; -4.089 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -2.964     ; 2.133      ;
; -4.076 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]                  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg       ; Register_CLK ; Memory_CLK  ; 1.000        ; -2.963     ; 2.121      ;
; -4.075 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -2.964     ; 2.119      ;
; -4.063 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.232      ; 5.303      ;
; -4.031 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.348     ; 4.691      ;
; -4.009 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -2.962     ; 2.055      ;
; -3.987 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -2.964     ; 2.031      ;
; -3.984 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.231      ; 5.223      ;
; -3.946 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.348     ; 4.606      ;
; -3.900 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -2.962     ; 1.946      ;
; -3.889 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.232      ; 5.129      ;
; -3.854 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.231      ; 5.093      ;
; -3.774 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -2.962     ; 1.820      ;
; -3.691 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -2.962     ; 1.737      ;
; -3.656 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.346     ; 4.318      ;
; -3.622 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.346     ; 4.284      ;
; -3.563 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.348     ; 4.223      ;
; -3.550 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.232      ; 4.790      ;
; -3.534 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                   ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.231      ; 4.773      ;
; -3.497 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                   ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.231      ; 4.736      ;
; -3.489 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                   ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.232      ; 4.729      ;
; -3.488 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.224      ; 4.720      ;
; -3.446 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.346     ; 4.108      ;
; -3.365 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]             ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.222      ; 4.595      ;
; -3.289 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.346     ; 3.951      ;
; -3.233 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                   ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.231      ; 4.472      ;
; -2.840 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.353     ; 3.495      ;
; -2.720 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.353     ; 3.375      ;
; -2.698 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.353     ; 3.353      ;
; -2.618 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.353     ; 3.273      ;
; -2.612 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.351     ; 3.269      ;
; -2.606 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.351     ; 3.263      ;
; -2.574 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.351     ; 3.231      ;
; -2.552 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.353     ; 3.207      ;
; -2.541 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.351     ; 3.198      ;
; -2.453 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.351     ; 3.110      ;
; -2.445 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.353     ; 3.100      ;
; -2.396 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.353     ; 3.051      ;
; -2.364 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.351     ; 3.021      ;
; -2.352 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.353     ; 3.007      ;
; -2.207 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.351     ; 2.864      ;
; -2.117 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.109     ; 3.016      ;
; -2.073 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                          ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.022     ; 3.079      ;
; -2.048 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.351     ; 2.705      ;
; -2.011 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.109     ; 2.910      ;
; -1.780 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[4]                               ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[3]                               ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[2]                               ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[1]                               ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[0]                               ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[10]                         ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[9]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[8]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[7]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[6]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[5]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[4]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[3]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[2]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[1]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[0]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.093     ; 2.616      ;
; -1.779 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                                ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.092     ; 2.616      ;
; -1.779 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                                ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.092     ; 2.616      ;
; -1.779 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                                ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.092     ; 2.616      ;
; -1.779 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                                ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.092     ; 2.616      ;
; -1.546 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                          ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.022     ; 2.552      ;
; -1.436 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]             ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.217      ; 2.661      ;
; -1.367 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.109     ; 2.266      ;
; -1.324 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.109     ; 2.223      ;
; -1.109 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                          ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.022     ; 2.115      ;
; -1.056 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                          ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.022     ; 2.062      ;
; -0.823 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.109     ; 1.722      ;
; -0.600 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.115     ; 1.493      ;
; -0.375 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.115     ; 1.268      ;
; -0.351 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.118     ; 1.241      ;
; -0.337 ; stack_pointer:inst16|sp_addr_internal[1]                                                                             ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0      ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.163     ; 1.182      ;
; -0.335 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.115     ; 1.228      ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Register_CLK'                                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                                                                                                  ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -0.499 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 3.265      ; 2.923      ;
; -0.440 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 3.265      ; 2.982      ;
; -0.440 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 3.265      ; 2.982      ;
; 0.281  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 2.717      ; 3.155      ;
; 0.281  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 2.717      ; 3.155      ;
; 0.281  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 2.717      ; 3.155      ;
; 0.343  ; stack_pointer:inst16|sp_addr_internal[0]                                                                 ; stack_pointer:inst16|sp_addr_internal[0]                                                                 ; Register_CLK ; Register_CLK ; 0.000        ; 0.077      ; 0.577      ;
; 0.395  ; stack_pointer:inst16|sp_addr_internal[3]                                                                 ; stack_pointer:inst16|sp_addr_internal[3]                                                                 ; Register_CLK ; Register_CLK ; 0.000        ; 0.077      ; 0.629      ;
; 0.396  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.075      ; 0.628      ;
; 0.415  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 2.717      ; 3.289      ;
; 0.415  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 2.717      ; 3.289      ;
; 0.415  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 2.717      ; 3.289      ;
; 0.430  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 2.717      ; 3.304      ;
; 0.434  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 2.717      ; 3.308      ;
; 0.434  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 2.717      ; 3.308      ;
; 0.484  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[6]        ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.384      ; 1.065      ;
; 0.505  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 2.717      ; 3.379      ;
; 0.509  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 2.717      ; 3.383      ;
; 0.509  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 2.717      ; 3.383      ;
; 0.560  ; stack_pointer:inst16|sp_addr_internal[2]                                                                 ; stack_pointer:inst16|sp_addr_internal[2]                                                                 ; Register_CLK ; Register_CLK ; 0.000        ; 0.077      ; 0.794      ;
; 0.560  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[9]        ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.384      ; 1.141      ;
; 0.577  ; stack_pointer:inst16|sp_addr_internal[1]                                                                 ; stack_pointer:inst16|sp_addr_internal[1]                                                                 ; Register_CLK ; Register_CLK ; 0.000        ; 0.077      ; 0.811      ;
; 0.579  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.075      ; 0.811      ;
; 0.581  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.075      ; 0.813      ;
; 0.582  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.075      ; 0.814      ;
; 0.626  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[7]        ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.384      ; 1.207      ;
; 0.651  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.397      ; 1.205      ;
; 0.654  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.397      ; 1.208      ;
; 0.692  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.075      ; 0.924      ;
; 0.753  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]      ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.062      ; 0.972      ;
; 0.765  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]      ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.062      ; 0.984      ;
; 0.776  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[8]        ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.384      ; 1.357      ;
; 0.847  ; stack_pointer:inst16|sp_addr_internal[2]                                                                 ; stack_pointer:inst16|sp_addr_internal[3]                                                                 ; Register_CLK ; Register_CLK ; 0.000        ; 0.077      ; 1.081      ;
; 0.849  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.075      ; 1.081      ;
; 0.851  ; stack_pointer:inst16|sp_addr_internal[1]                                                                 ; stack_pointer:inst16|sp_addr_internal[2]                                                                 ; Register_CLK ; Register_CLK ; 0.000        ; 0.077      ; 1.085      ;
; 0.851  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.075      ; 1.083      ;
; 0.853  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.075      ; 1.085      ;
; 0.868  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.075      ; 1.100      ;
; 0.870  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.075      ; 1.102      ;
; 0.885  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.434      ; 1.476      ;
; 0.886  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.397      ; 1.440      ;
; 0.898  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.397      ; 1.452      ;
; 0.961  ; stack_pointer:inst16|sp_addr_internal[1]                                                                 ; stack_pointer:inst16|sp_addr_internal[3]                                                                 ; Register_CLK ; Register_CLK ; 0.000        ; 0.077      ; 1.195      ;
; 0.961  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.075      ; 1.193      ;
; 0.963  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.075      ; 1.195      ;
; 0.963  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.075      ; 1.195      ;
; 0.965  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.075      ; 1.197      ;
; 0.966  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.075      ; 1.198      ;
; 0.968  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]              ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.187      ; 1.352      ;
; 1.022  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]      ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.062      ; 1.241      ;
; 1.024  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]              ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.157      ; 1.378      ;
; 1.028  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]      ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.062      ; 1.247      ;
; 1.095  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.405      ; 1.657      ;
; 1.153  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.405      ; 1.715      ;
; 1.205  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[10]       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.186     ; 1.216      ;
; 1.219  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[3]        ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.196     ; 1.220      ;
; 1.225  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[5]        ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.196     ; 1.226      ;
; 1.241  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[0]        ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.195     ; 1.243      ;
; 1.251  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[2]        ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.196     ; 1.252      ;
; 1.267  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[4]             ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.146      ; 1.610      ;
; 1.275  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[0]             ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.146      ; 1.618      ;
; 1.277  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[2]             ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.146      ; 1.620      ;
; 1.289  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]      ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.062      ; 1.508      ;
; 1.291  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]      ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.062      ; 1.510      ;
; 1.293  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[3]             ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.146      ; 1.636      ;
; 1.310  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[1]             ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.146      ; 1.653      ;
; 1.331  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; over_flow:inst|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]              ; Register_CLK ; Register_CLK ; 0.000        ; -0.472     ; 1.016      ;
; 1.354  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.404      ; 1.915      ;
; 1.420  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[1]        ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.195     ; 1.422      ;
; 1.422  ; stack_pointer:inst16|sp_addr_internal[0]                                                                 ; stack_pointer:inst16|sp_addr_internal[1]                                                                 ; Register_CLK ; Register_CLK ; 0.000        ; 0.096      ; 1.675      ;
; 1.424  ; stack_pointer:inst16|sp_addr_internal[0]                                                                 ; stack_pointer:inst16|sp_addr_internal[2]                                                                 ; Register_CLK ; Register_CLK ; 0.000        ; 0.096      ; 1.677      ;
; 1.427  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.406      ; 1.990      ;
; 1.450  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]              ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.187      ; 1.834      ;
; 1.454  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.443      ; 2.054      ;
; 1.457  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.439      ; 2.053      ;
; 1.457  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.439      ; 2.053      ;
; 1.459  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[4]        ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.196     ; 1.460      ;
; 1.462  ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.399      ; 2.018      ;
; 1.472  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.406      ; 2.035      ;
; 1.495  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; over_flow:inst|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]              ; Register_CLK ; Register_CLK ; 0.000        ; -0.472     ; 1.180      ;
; 1.503  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.060      ; 1.720      ;
; 1.508  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.439      ; 2.104      ;
; 1.508  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.439      ; 2.104      ;
; 1.534  ; stack_pointer:inst16|sp_addr_internal[0]                                                                 ; stack_pointer:inst16|sp_addr_internal[3]                                                                 ; Register_CLK ; Register_CLK ; 0.000        ; 0.096      ; 1.787      ;
; 1.543  ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.412      ; 2.112      ;
; 1.553  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.406      ; 2.116      ;
; 1.580  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; over_flow:inst|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]              ; Register_CLK ; Register_CLK ; 0.000        ; -0.472     ; 1.265      ;
; 1.583  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]      ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.062      ; 1.802      ;
; 1.587  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]      ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.062      ; 1.806      ;
; 1.591  ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.406      ; 2.154      ;
; 1.627  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.404      ; 2.188      ;
; 1.631  ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.442      ; 2.230      ;
; 1.650  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.412      ; 2.219      ;
; 1.662  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.463      ; 2.282      ;
; 1.695  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]      ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.062      ; 1.914      ;
; 1.713  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; Register_CLK ; Register_CLK ; 0.000        ; -0.123     ; 1.747      ;
; 1.715  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]              ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.156      ; 2.068      ;
; 1.720  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.411      ; 2.288      ;
; 1.745  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]              ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.216      ; 2.158      ;
; 1.780  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.434      ; 2.371      ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Memory_CLK'                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.619 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.065      ; 0.911      ;
; 0.619 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.065      ; 0.911      ;
; 0.643 ; stack_pointer:inst16|sp_addr_internal[0]                                                                             ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0      ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.038      ; 0.908      ;
; 0.673 ; stack_pointer:inst16|sp_addr_internal[3]                                                                             ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0      ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.019      ; 0.919      ;
; 0.784 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.062      ; 1.073      ;
; 0.786 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.062      ; 1.075      ;
; 0.821 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.062      ; 1.110      ;
; 0.822 ; stack_pointer:inst16|sp_addr_internal[2]                                                                             ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0      ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.019      ; 1.068      ;
; 0.829 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.065      ; 1.121      ;
; 0.847 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.062      ; 1.136      ;
; 0.849 ; stack_pointer:inst16|sp_addr_internal[1]                                                                             ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0      ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.019      ; 1.095      ;
; 0.876 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.065      ; 1.168      ;
; 1.095 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.065      ; 1.387      ;
; 1.228 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.070      ; 1.525      ;
; 1.235 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.070      ; 1.532      ;
; 1.268 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.070      ; 1.565      ;
; 1.276 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.070      ; 1.573      ;
; 1.462 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]             ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.387      ; 2.076      ;
; 1.669 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                          ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.096      ; 1.952      ;
; 1.728 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                          ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.096      ; 2.011      ;
; 1.739 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.070      ; 2.036      ;
; 1.879 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]             ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.383      ; 2.489      ;
; 2.031 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.396      ; 2.654      ;
; 2.072 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.158     ; 2.141      ;
; 2.151 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                          ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.096      ; 2.434      ;
; 2.190 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                   ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.395      ; 2.812      ;
; 2.192 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.158     ; 2.261      ;
; 2.208 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                   ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.395      ; 2.830      ;
; 2.327 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[4]                               ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[3]                               ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[2]                               ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[1]                               ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[0]                               ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[10]                         ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[9]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[8]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[7]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[6]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[5]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[4]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[3]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[2]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[1]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[0]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.028      ; 2.514      ;
; 2.328 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                                ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.027      ; 2.514      ;
; 2.328 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                                ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.027      ; 2.514      ;
; 2.328 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                                ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.027      ; 2.514      ;
; 2.328 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                                ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.027      ; 2.514      ;
; 2.382 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                   ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.396      ; 3.005      ;
; 2.396 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.395      ; 3.018      ;
; 2.422 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.161     ; 2.488      ;
; 2.425 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.158     ; 2.494      ;
; 2.425 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.389      ; 3.041      ;
; 2.464 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.162     ; 2.529      ;
; 2.480 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.158     ; 2.549      ;
; 2.522 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                   ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.395      ; 3.144      ;
; 2.523 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.396      ; 3.146      ;
; 2.536 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.161     ; 2.602      ;
; 2.559 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.395      ; 3.181      ;
; 2.583 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.395      ; 3.205      ;
; 2.588 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.162     ; 2.653      ;
; 2.620 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.161     ; 2.686      ;
; 2.629 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.161     ; 2.695      ;
; 2.680 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                          ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.096      ; 2.963      ;
; 2.708 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.162     ; 2.773      ;
; 2.712 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.396      ; 3.335      ;
; 2.772 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.396      ; 3.395      ;
; 2.774 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.165     ; 2.836      ;
; 2.786 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.165     ; 2.848      ;
; 2.792 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.165     ; 2.854      ;
; 2.830 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.162     ; 2.895      ;
; 2.876 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.395      ; 3.498      ;
; 2.880 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.395      ; 3.502      ;
; 2.882 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.029      ; 3.138      ;
; 2.930 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.396      ; 3.553      ;
; 2.936 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.165     ; 2.998      ;
; 2.941 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.162     ; 3.006      ;
; 2.941 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.162     ; 3.006      ;
; 2.966 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.002      ; 3.195      ;
; 2.970 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.162     ; 3.035      ;
; 2.997 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.162     ; 3.062      ;
; 3.013 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.165     ; 3.075      ;
; 3.045 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.389      ; 3.661      ;
; 3.050 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.165     ; 3.112      ;
; 3.090 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.165     ; 3.152      ;
; 3.134 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.396      ; 3.757      ;
; 3.233 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.165     ; 3.295      ;
; 3.282 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.033      ; 3.542      ;
; 3.290 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.033      ; 3.550      ;
; 3.477 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.389      ; 4.093      ;
; 3.933 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; -2.609     ; 1.551      ;
; 4.027 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; -2.609     ; 1.645      ;
; 4.072 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; -2.605     ; 1.694      ;
; 4.099 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; -2.605     ; 1.721      ;
; 4.191 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; -2.605     ; 1.813      ;
; 4.207 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; -2.609     ; 1.825      ;
; 4.215 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; -2.612     ; 1.830      ;
; 4.274 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; -2.609     ; 1.892      ;
; 4.353 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; -2.612     ; 1.968      ;
; 4.361 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]                  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg       ; Register_CLK ; Memory_CLK  ; 0.000        ; -2.610     ; 1.978      ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Memory_CLK'                                                                                                                                                          ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                     ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; Memory_CLK ; Rise       ; Memory_CLK                                                                                                                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[0]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[10]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[1]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[2]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[3]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[4]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[5]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[6]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[7]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[8]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[9]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[0]                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[1]                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[2]                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[3]                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[4]                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0      ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0      ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg       ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                                ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                                ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                                ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                                ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[0]                               ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[1]                               ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[2]                               ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[3]                               ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[4]                               ;
; 0.084  ; 0.314        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[0]                          ;
; 0.084  ; 0.314        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[10]                         ;
; 0.084  ; 0.314        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[1]                          ;
; 0.084  ; 0.314        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[2]                          ;
; 0.084  ; 0.314        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[3]                          ;
; 0.084  ; 0.314        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[4]                          ;
; 0.084  ; 0.314        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[5]                          ;
; 0.084  ; 0.314        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[6]                          ;
; 0.084  ; 0.314        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[7]                          ;
; 0.084  ; 0.314        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[8]                          ;
; 0.084  ; 0.314        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[9]                          ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; Memory_CLK~input|o                                                                                                         ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; inst11|altsyncram_component|auto_generated|ram_block1a0|clk0                                                               ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; inst4|altsyncram_component|auto_generated|ram_block1a0|clk0                                                                ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; inst15|altsyncram_component|auto_generated|ram_block1a0|clk0                                                               ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; Memory_CLK~inputclkctrl|inclk[0]                                                                                           ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; Memory_CLK~inputclkctrl|outclk                                                                                             ;
; 0.442  ; 0.672        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                                ;
; 0.442  ; 0.672        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                                ;
; 0.442  ; 0.672        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                                ;
; 0.442  ; 0.672        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                                ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[0]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[10]                         ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[1]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[2]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[3]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[4]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[5]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[6]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[7]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[8]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[9]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[0]                               ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[1]                               ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[2]                               ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[3]                               ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[4]                               ;
; 0.444  ; 0.674        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ;
; 0.445  ; 0.675        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ;
; 0.446  ; 0.676        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ;
; 0.446  ; 0.676        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ;
; 0.446  ; 0.676        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ;
; 0.447  ; 0.677        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.447  ; 0.677        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg       ;
; 0.447  ; 0.677        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0      ;
; 0.447  ; 0.677        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ;
; 0.447  ; 0.677        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Memory_CLK ; Rise       ; Memory_CLK~input|i                                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; Memory_CLK~input|i                                                                                                         ;
; 0.643  ; 0.643        ; 0.000          ; High Pulse Width ; Memory_CLK ; Rise       ; Memory_CLK~inputclkctrl|inclk[0]                                                                                           ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Register_CLK'                                                                                                                                       ;
+--------+--------------+----------------+-----------------+--------------+------------+----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock        ; Clock Edge ; Target                                                                                                   ;
+--------+--------------+----------------+-----------------+--------------+------------+----------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; Register_CLK ; Rise       ; Register_CLK                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; over_flow:inst|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; stack_pointer:inst16|sp_addr_internal[0]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; stack_pointer:inst16|sp_addr_internal[1]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; stack_pointer:inst16|sp_addr_internal[2]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; stack_pointer:inst16|sp_addr_internal[3]                                                                 ;
; 0.166  ; 0.350        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ;
; 0.168  ; 0.352        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; stack_pointer:inst16|sp_addr_internal[0]                                                                 ;
; 0.171  ; 0.355        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; stack_pointer:inst16|sp_addr_internal[1]                                                                 ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; stack_pointer:inst16|sp_addr_internal[2]                                                                 ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; stack_pointer:inst16|sp_addr_internal[3]                                                                 ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; over_flow:inst|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]              ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]      ;
; 0.210  ; 0.394        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]      ;
; 0.210  ; 0.394        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]      ;
; 0.210  ; 0.394        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]      ;
; 0.243  ; 0.427        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ;
; 0.243  ; 0.427        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ;
; 0.243  ; 0.427        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ;
; 0.243  ; 0.427        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ;
; 0.328  ; 0.328        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                        ;
; 0.329  ; 0.329        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst16|sp_addr_internal[0]|clk                                                                           ;
; 0.329  ; 0.329        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                        ;
+--------+--------------+----------------+-----------------+--------------+------------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+--------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+--------------+-------+-------+------------+-----------------+
; Input[*]  ; Memory_CLK   ; 5.352 ; 5.880 ; Rise       ; Memory_CLK      ;
;  Input[0] ; Memory_CLK   ; 5.352 ; 5.880 ; Rise       ; Memory_CLK      ;
;  Input[1] ; Memory_CLK   ; 4.094 ; 4.632 ; Rise       ; Memory_CLK      ;
;  Input[2] ; Memory_CLK   ; 4.820 ; 5.318 ; Rise       ; Memory_CLK      ;
;  Input[3] ; Memory_CLK   ; 3.805 ; 4.244 ; Rise       ; Memory_CLK      ;
; Input[*]  ; Register_CLK ; 5.648 ; 6.179 ; Rise       ; Register_CLK    ;
;  Input[0] ; Register_CLK ; 5.648 ; 6.179 ; Rise       ; Register_CLK    ;
;  Input[1] ; Register_CLK ; 4.696 ; 5.240 ; Rise       ; Register_CLK    ;
;  Input[2] ; Register_CLK ; 5.428 ; 5.926 ; Rise       ; Register_CLK    ;
;  Input[3] ; Register_CLK ; 4.669 ; 5.091 ; Rise       ; Register_CLK    ;
+-----------+--------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-----------+--------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+--------------+--------+--------+------------+-----------------+
; Input[*]  ; Memory_CLK   ; -3.322 ; -3.764 ; Rise       ; Memory_CLK      ;
;  Input[0] ; Memory_CLK   ; -4.391 ; -4.837 ; Rise       ; Memory_CLK      ;
;  Input[1] ; Memory_CLK   ; -3.322 ; -3.764 ; Rise       ; Memory_CLK      ;
;  Input[2] ; Memory_CLK   ; -3.978 ; -4.474 ; Rise       ; Memory_CLK      ;
;  Input[3] ; Memory_CLK   ; -3.352 ; -3.773 ; Rise       ; Memory_CLK      ;
; Input[*]  ; Register_CLK ; -1.611 ; -2.032 ; Rise       ; Register_CLK    ;
;  Input[0] ; Register_CLK ; -2.363 ; -2.752 ; Rise       ; Register_CLK    ;
;  Input[1] ; Register_CLK ; -1.839 ; -2.248 ; Rise       ; Register_CLK    ;
;  Input[2] ; Register_CLK ; -1.876 ; -2.293 ; Rise       ; Register_CLK    ;
;  Input[3] ; Register_CLK ; -1.611 ; -2.032 ; Rise       ; Register_CLK    ;
+-----------+--------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                  ;
+------------------------+--------------+--------+--------+------------+-----------------+
; Data Port              ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------------+--------------+--------+--------+------------+-----------------+
; BUS[*]                 ; Memory_CLK   ; 8.041  ; 7.956  ; Rise       ; Memory_CLK      ;
;  BUS[0]                ; Memory_CLK   ; 8.041  ; 7.956  ; Rise       ; Memory_CLK      ;
;  BUS[1]                ; Memory_CLK   ; 7.824  ; 7.777  ; Rise       ; Memory_CLK      ;
;  BUS[2]                ; Memory_CLK   ; 7.361  ; 7.368  ; Rise       ; Memory_CLK      ;
;  BUS[3]                ; Memory_CLK   ; 7.870  ; 7.853  ; Rise       ; Memory_CLK      ;
; DataMemory[*]          ; Memory_CLK   ; 7.150  ; 7.115  ; Rise       ; Memory_CLK      ;
;  DataMemory[0]         ; Memory_CLK   ; 6.477  ; 6.397  ; Rise       ; Memory_CLK      ;
;  DataMemory[1]         ; Memory_CLK   ; 6.772  ; 6.718  ; Rise       ; Memory_CLK      ;
;  DataMemory[2]         ; Memory_CLK   ; 7.150  ; 7.115  ; Rise       ; Memory_CLK      ;
;  DataMemory[3]         ; Memory_CLK   ; 6.756  ; 6.683  ; Rise       ; Memory_CLK      ;
; InstructionMemory[*]   ; Memory_CLK   ; 6.920  ; 6.894  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[0]  ; Memory_CLK   ; 6.920  ; 6.894  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[1]  ; Memory_CLK   ; 6.139  ; 6.094  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[2]  ; Memory_CLK   ; 6.589  ; 6.558  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[3]  ; Memory_CLK   ; 6.079  ; 6.021  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[4]  ; Memory_CLK   ; 6.118  ; 6.066  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[5]  ; Memory_CLK   ; 6.423  ; 6.391  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[6]  ; Memory_CLK   ; 6.544  ; 6.537  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[7]  ; Memory_CLK   ; 6.304  ; 6.246  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[8]  ; Memory_CLK   ; 6.282  ; 6.217  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[9]  ; Memory_CLK   ; 5.955  ; 5.924  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[10] ; Memory_CLK   ; 6.716  ; 6.695  ; Rise       ; Memory_CLK      ;
; StackMemory[*]         ; Memory_CLK   ; 6.794  ; 6.699  ; Rise       ; Memory_CLK      ;
;  StackMemory[0]        ; Memory_CLK   ; 6.149  ; 6.161  ; Rise       ; Memory_CLK      ;
;  StackMemory[1]        ; Memory_CLK   ; 6.794  ; 6.699  ; Rise       ; Memory_CLK      ;
;  StackMemory[2]        ; Memory_CLK   ; 6.031  ; 5.955  ; Rise       ; Memory_CLK      ;
;  StackMemory[3]        ; Memory_CLK   ; 6.202  ; 6.187  ; Rise       ; Memory_CLK      ;
;  StackMemory[4]        ; Memory_CLK   ; 6.279  ; 6.202  ; Rise       ; Memory_CLK      ;
; ALU_Overflow           ; Register_CLK ; 10.760 ; 10.966 ; Rise       ; Register_CLK    ;
; ALU_out[*]             ; Register_CLK ; 12.001 ; 12.185 ; Rise       ; Register_CLK    ;
;  ALU_out[0]            ; Register_CLK ; 9.980  ; 9.998  ; Rise       ; Register_CLK    ;
;  ALU_out[1]            ; Register_CLK ; 11.256 ; 11.276 ; Rise       ; Register_CLK    ;
;  ALU_out[2]            ; Register_CLK ; 11.464 ; 11.473 ; Rise       ; Register_CLK    ;
;  ALU_out[3]            ; Register_CLK ; 12.001 ; 12.185 ; Rise       ; Register_CLK    ;
; AR_Q[*]                ; Register_CLK ; 6.989  ; 7.021  ; Rise       ; Register_CLK    ;
;  AR_Q[0]               ; Register_CLK ; 6.989  ; 7.021  ; Rise       ; Register_CLK    ;
;  AR_Q[1]               ; Register_CLK ; 6.588  ; 6.574  ; Rise       ; Register_CLK    ;
;  AR_Q[2]               ; Register_CLK ; 6.853  ; 6.927  ; Rise       ; Register_CLK    ;
;  AR_Q[3]               ; Register_CLK ; 6.738  ; 6.784  ; Rise       ; Register_CLK    ;
; BUS[*]                 ; Register_CLK ; 11.015 ; 10.968 ; Rise       ; Register_CLK    ;
;  BUS[0]                ; Register_CLK ; 10.268 ; 10.205 ; Rise       ; Register_CLK    ;
;  BUS[1]                ; Register_CLK ; 11.015 ; 10.968 ; Rise       ; Register_CLK    ;
;  BUS[2]                ; Register_CLK ; 10.687 ; 10.731 ; Rise       ; Register_CLK    ;
;  BUS[3]                ; Register_CLK ; 10.664 ; 10.864 ; Rise       ; Register_CLK    ;
; D0                     ; Register_CLK ; 8.335  ; 8.275  ; Rise       ; Register_CLK    ;
; D1                     ; Register_CLK ; 8.373  ; 8.199  ; Rise       ; Register_CLK    ;
; D2                     ; Register_CLK ; 8.219  ; 8.058  ; Rise       ; Register_CLK    ;
; D3                     ; Register_CLK ; 9.704  ; 9.656  ; Rise       ; Register_CLK    ;
; D4                     ; Register_CLK ; 8.153  ; 8.195  ; Rise       ; Register_CLK    ;
; D5                     ; Register_CLK ; 8.096  ; 8.093  ; Rise       ; Register_CLK    ;
; D6                     ; Register_CLK ; 8.156  ; 8.193  ; Rise       ; Register_CLK    ;
; D8                     ; Register_CLK ; 8.036  ; 7.978  ; Rise       ; Register_CLK    ;
; D9                     ; Register_CLK ; 7.858  ; 7.770  ; Rise       ; Register_CLK    ;
; D10                    ; Register_CLK ; 9.325  ; 9.374  ; Rise       ; Register_CLK    ;
; D11                    ; Register_CLK ; 8.322  ; 8.197  ; Rise       ; Register_CLK    ;
; D12                    ; Register_CLK ; 7.172  ; 7.030  ; Rise       ; Register_CLK    ;
; D13                    ; Register_CLK ; 7.525  ; 7.434  ; Rise       ; Register_CLK    ;
; D14                    ; Register_CLK ; 6.975  ; 6.990  ; Rise       ; Register_CLK    ;
; D15                    ; Register_CLK ; 7.372  ; 7.457  ; Rise       ; Register_CLK    ;
; IR_Q[*]                ; Register_CLK ; 7.046  ; 7.141  ; Rise       ; Register_CLK    ;
;  IR_Q[0]               ; Register_CLK ; 6.319  ; 6.301  ; Rise       ; Register_CLK    ;
;  IR_Q[1]               ; Register_CLK ; 6.018  ; 6.026  ; Rise       ; Register_CLK    ;
;  IR_Q[2]               ; Register_CLK ; 5.596  ; 5.586  ; Rise       ; Register_CLK    ;
;  IR_Q[3]               ; Register_CLK ; 6.166  ; 6.186  ; Rise       ; Register_CLK    ;
;  IR_Q[4]               ; Register_CLK ; 6.110  ; 6.087  ; Rise       ; Register_CLK    ;
;  IR_Q[5]               ; Register_CLK ; 5.806  ; 5.791  ; Rise       ; Register_CLK    ;
;  IR_Q[6]               ; Register_CLK ; 5.923  ; 5.945  ; Rise       ; Register_CLK    ;
;  IR_Q[7]               ; Register_CLK ; 6.429  ; 6.411  ; Rise       ; Register_CLK    ;
;  IR_Q[8]               ; Register_CLK ; 6.173  ; 6.167  ; Rise       ; Register_CLK    ;
;  IR_Q[9]               ; Register_CLK ; 6.876  ; 6.863  ; Rise       ; Register_CLK    ;
;  IR_Q[10]              ; Register_CLK ; 7.046  ; 7.141  ; Rise       ; Register_CLK    ;
; Input_Q[*]             ; Register_CLK ; 6.628  ; 6.643  ; Rise       ; Register_CLK    ;
;  Input_Q[0]            ; Register_CLK ; 6.087  ; 6.062  ; Rise       ; Register_CLK    ;
;  Input_Q[1]            ; Register_CLK ; 5.902  ; 5.882  ; Rise       ; Register_CLK    ;
;  Input_Q[2]            ; Register_CLK ; 5.728  ; 5.710  ; Rise       ; Register_CLK    ;
;  Input_Q[3]            ; Register_CLK ; 6.628  ; 6.643  ; Rise       ; Register_CLK    ;
; Output_Q[*]            ; Register_CLK ; 7.147  ; 7.245  ; Rise       ; Register_CLK    ;
;  Output_Q[0]           ; Register_CLK ; 6.222  ; 6.180  ; Rise       ; Register_CLK    ;
;  Output_Q[1]           ; Register_CLK ; 6.465  ; 6.466  ; Rise       ; Register_CLK    ;
;  Output_Q[2]           ; Register_CLK ; 7.065  ; 7.034  ; Rise       ; Register_CLK    ;
;  Output_Q[3]           ; Register_CLK ; 7.147  ; 7.245  ; Rise       ; Register_CLK    ;
; PC_Q[*]                ; Register_CLK ; 6.183  ; 6.144  ; Rise       ; Register_CLK    ;
;  PC_Q[0]               ; Register_CLK ; 5.898  ; 5.889  ; Rise       ; Register_CLK    ;
;  PC_Q[1]               ; Register_CLK ; 6.001  ; 5.996  ; Rise       ; Register_CLK    ;
;  PC_Q[2]               ; Register_CLK ; 6.125  ; 6.088  ; Rise       ; Register_CLK    ;
;  PC_Q[3]               ; Register_CLK ; 5.950  ; 5.932  ; Rise       ; Register_CLK    ;
;  PC_Q[4]               ; Register_CLK ; 6.183  ; 6.144  ; Rise       ; Register_CLK    ;
; R0_Q[*]                ; Register_CLK ; 6.244  ; 6.205  ; Rise       ; Register_CLK    ;
;  R0_Q[0]               ; Register_CLK ; 5.662  ; 5.646  ; Rise       ; Register_CLK    ;
;  R0_Q[1]               ; Register_CLK ; 6.120  ; 6.080  ; Rise       ; Register_CLK    ;
;  R0_Q[2]               ; Register_CLK ; 5.916  ; 5.915  ; Rise       ; Register_CLK    ;
;  R0_Q[3]               ; Register_CLK ; 6.244  ; 6.205  ; Rise       ; Register_CLK    ;
; R1_Q[*]                ; Register_CLK ; 6.240  ; 6.271  ; Rise       ; Register_CLK    ;
;  R1_Q[0]               ; Register_CLK ; 6.220  ; 6.215  ; Rise       ; Register_CLK    ;
;  R1_Q[1]               ; Register_CLK ; 6.240  ; 6.271  ; Rise       ; Register_CLK    ;
;  R1_Q[2]               ; Register_CLK ; 6.156  ; 6.175  ; Rise       ; Register_CLK    ;
;  R1_Q[3]               ; Register_CLK ; 6.130  ; 6.157  ; Rise       ; Register_CLK    ;
; R2_Q[*]                ; Register_CLK ; 6.283  ; 6.277  ; Rise       ; Register_CLK    ;
;  R2_Q[0]               ; Register_CLK ; 6.001  ; 5.991  ; Rise       ; Register_CLK    ;
;  R2_Q[1]               ; Register_CLK ; 6.153  ; 6.143  ; Rise       ; Register_CLK    ;
;  R2_Q[2]               ; Register_CLK ; 6.283  ; 6.277  ; Rise       ; Register_CLK    ;
;  R2_Q[3]               ; Register_CLK ; 6.053  ; 6.038  ; Rise       ; Register_CLK    ;
; SCOUT[*]               ; Register_CLK ; 9.346  ; 9.390  ; Rise       ; Register_CLK    ;
;  SCOUT[0]              ; Register_CLK ; 9.219  ; 9.213  ; Rise       ; Register_CLK    ;
;  SCOUT[1]              ; Register_CLK ; 9.221  ; 9.225  ; Rise       ; Register_CLK    ;
;  SCOUT[2]              ; Register_CLK ; 9.346  ; 9.390  ; Rise       ; Register_CLK    ;
; SP_Q[*]                ; Register_CLK ; 7.342  ; 7.321  ; Rise       ; Register_CLK    ;
;  SP_Q[0]               ; Register_CLK ; 6.907  ; 6.918  ; Rise       ; Register_CLK    ;
;  SP_Q[1]               ; Register_CLK ; 7.247  ; 7.272  ; Rise       ; Register_CLK    ;
;  SP_Q[2]               ; Register_CLK ; 7.342  ; 7.321  ; Rise       ; Register_CLK    ;
;  SP_Q[3]               ; Register_CLK ; 6.259  ; 6.263  ; Rise       ; Register_CLK    ;
; T0                     ; Register_CLK ; 9.594  ; 9.477  ; Rise       ; Register_CLK    ;
; T1                     ; Register_CLK ; 9.176  ; 9.047  ; Rise       ; Register_CLK    ;
; T2                     ; Register_CLK ; 10.885 ; 10.701 ; Rise       ; Register_CLK    ;
; T3                     ; Register_CLK ; 9.197  ; 9.037  ; Rise       ; Register_CLK    ;
; T4                     ; Register_CLK ; 9.548  ; 9.619  ; Rise       ; Register_CLK    ;
; over_flow              ; Register_CLK ; 7.722  ; 7.914  ; Rise       ; Register_CLK    ;
+------------------------+--------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                        ;
+------------------------+--------------+-------+-------+------------+-----------------+
; Data Port              ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------------+--------------+-------+-------+------------+-----------------+
; BUS[*]                 ; Memory_CLK   ; 7.196 ; 7.199 ; Rise       ; Memory_CLK      ;
;  BUS[0]                ; Memory_CLK   ; 7.841 ; 7.753 ; Rise       ; Memory_CLK      ;
;  BUS[1]                ; Memory_CLK   ; 7.633 ; 7.583 ; Rise       ; Memory_CLK      ;
;  BUS[2]                ; Memory_CLK   ; 7.196 ; 7.199 ; Rise       ; Memory_CLK      ;
;  BUS[3]                ; Memory_CLK   ; 7.684 ; 7.664 ; Rise       ; Memory_CLK      ;
; DataMemory[*]          ; Memory_CLK   ; 6.339 ; 6.259 ; Rise       ; Memory_CLK      ;
;  DataMemory[0]         ; Memory_CLK   ; 6.339 ; 6.259 ; Rise       ; Memory_CLK      ;
;  DataMemory[1]         ; Memory_CLK   ; 6.622 ; 6.568 ; Rise       ; Memory_CLK      ;
;  DataMemory[2]         ; Memory_CLK   ; 6.990 ; 6.955 ; Rise       ; Memory_CLK      ;
;  DataMemory[3]         ; Memory_CLK   ; 6.607 ; 6.534 ; Rise       ; Memory_CLK      ;
; InstructionMemory[*]   ; Memory_CLK   ; 5.836 ; 5.804 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[0]  ; Memory_CLK   ; 6.770 ; 6.744 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[1]  ; Memory_CLK   ; 6.012 ; 5.967 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[2]  ; Memory_CLK   ; 6.450 ; 6.419 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[3]  ; Memory_CLK   ; 5.955 ; 5.897 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[4]  ; Memory_CLK   ; 5.993 ; 5.940 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[5]  ; Memory_CLK   ; 6.286 ; 6.252 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[6]  ; Memory_CLK   ; 6.403 ; 6.393 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[7]  ; Memory_CLK   ; 6.170 ; 6.112 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[8]  ; Memory_CLK   ; 6.151 ; 6.086 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[9]  ; Memory_CLK   ; 5.836 ; 5.804 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[10] ; Memory_CLK   ; 6.568 ; 6.545 ; Rise       ; Memory_CLK      ;
; StackMemory[*]         ; Memory_CLK   ; 5.908 ; 5.832 ; Rise       ; Memory_CLK      ;
;  StackMemory[0]        ; Memory_CLK   ; 6.030 ; 6.041 ; Rise       ; Memory_CLK      ;
;  StackMemory[1]        ; Memory_CLK   ; 6.641 ; 6.547 ; Rise       ; Memory_CLK      ;
;  StackMemory[2]        ; Memory_CLK   ; 5.908 ; 5.832 ; Rise       ; Memory_CLK      ;
;  StackMemory[3]        ; Memory_CLK   ; 6.073 ; 6.056 ; Rise       ; Memory_CLK      ;
;  StackMemory[4]        ; Memory_CLK   ; 6.147 ; 6.070 ; Rise       ; Memory_CLK      ;
; ALU_Overflow           ; Register_CLK ; 7.345 ; 7.262 ; Rise       ; Register_CLK    ;
; ALU_out[*]             ; Register_CLK ; 7.536 ; 7.419 ; Rise       ; Register_CLK    ;
;  ALU_out[0]            ; Register_CLK ; 7.536 ; 7.419 ; Rise       ; Register_CLK    ;
;  ALU_out[1]            ; Register_CLK ; 7.620 ; 7.547 ; Rise       ; Register_CLK    ;
;  ALU_out[2]            ; Register_CLK ; 7.682 ; 7.604 ; Rise       ; Register_CLK    ;
;  ALU_out[3]            ; Register_CLK ; 8.391 ; 8.314 ; Rise       ; Register_CLK    ;
; AR_Q[*]                ; Register_CLK ; 6.434 ; 6.420 ; Rise       ; Register_CLK    ;
;  AR_Q[0]               ; Register_CLK ; 6.812 ; 6.842 ; Rise       ; Register_CLK    ;
;  AR_Q[1]               ; Register_CLK ; 6.434 ; 6.420 ; Rise       ; Register_CLK    ;
;  AR_Q[2]               ; Register_CLK ; 6.688 ; 6.759 ; Rise       ; Register_CLK    ;
;  AR_Q[3]               ; Register_CLK ; 6.571 ; 6.614 ; Rise       ; Register_CLK    ;
; BUS[*]                 ; Register_CLK ; 7.051 ; 7.117 ; Rise       ; Register_CLK    ;
;  BUS[0]                ; Register_CLK ; 7.605 ; 7.582 ; Rise       ; Register_CLK    ;
;  BUS[1]                ; Register_CLK ; 7.901 ; 7.834 ; Rise       ; Register_CLK    ;
;  BUS[2]                ; Register_CLK ; 7.051 ; 7.117 ; Rise       ; Register_CLK    ;
;  BUS[3]                ; Register_CLK ; 7.314 ; 7.288 ; Rise       ; Register_CLK    ;
; D0                     ; Register_CLK ; 7.481 ; 7.441 ; Rise       ; Register_CLK    ;
; D1                     ; Register_CLK ; 7.452 ; 7.436 ; Rise       ; Register_CLK    ;
; D2                     ; Register_CLK ; 7.324 ; 7.188 ; Rise       ; Register_CLK    ;
; D3                     ; Register_CLK ; 8.764 ; 8.869 ; Rise       ; Register_CLK    ;
; D4                     ; Register_CLK ; 7.365 ; 7.252 ; Rise       ; Register_CLK    ;
; D5                     ; Register_CLK ; 7.273 ; 7.268 ; Rise       ; Register_CLK    ;
; D6                     ; Register_CLK ; 7.385 ; 7.236 ; Rise       ; Register_CLK    ;
; D8                     ; Register_CLK ; 7.321 ; 7.321 ; Rise       ; Register_CLK    ;
; D9                     ; Register_CLK ; 7.384 ; 7.233 ; Rise       ; Register_CLK    ;
; D10                    ; Register_CLK ; 8.882 ; 8.936 ; Rise       ; Register_CLK    ;
; D11                    ; Register_CLK ; 7.418 ; 7.460 ; Rise       ; Register_CLK    ;
; D12                    ; Register_CLK ; 6.709 ; 6.725 ; Rise       ; Register_CLK    ;
; D13                    ; Register_CLK ; 6.854 ; 6.887 ; Rise       ; Register_CLK    ;
; D14                    ; Register_CLK ; 6.294 ; 6.243 ; Rise       ; Register_CLK    ;
; D15                    ; Register_CLK ; 6.828 ; 6.877 ; Rise       ; Register_CLK    ;
; IR_Q[*]                ; Register_CLK ; 5.477 ; 5.465 ; Rise       ; Register_CLK    ;
;  IR_Q[0]               ; Register_CLK ; 6.179 ; 6.160 ; Rise       ; Register_CLK    ;
;  IR_Q[1]               ; Register_CLK ; 5.887 ; 5.895 ; Rise       ; Register_CLK    ;
;  IR_Q[2]               ; Register_CLK ; 5.477 ; 5.465 ; Rise       ; Register_CLK    ;
;  IR_Q[3]               ; Register_CLK ; 6.031 ; 6.051 ; Rise       ; Register_CLK    ;
;  IR_Q[4]               ; Register_CLK ; 5.971 ; 5.946 ; Rise       ; Register_CLK    ;
;  IR_Q[5]               ; Register_CLK ; 5.679 ; 5.663 ; Rise       ; Register_CLK    ;
;  IR_Q[6]               ; Register_CLK ; 5.790 ; 5.809 ; Rise       ; Register_CLK    ;
;  IR_Q[7]               ; Register_CLK ; 6.276 ; 6.257 ; Rise       ; Register_CLK    ;
;  IR_Q[8]               ; Register_CLK ; 6.031 ; 6.023 ; Rise       ; Register_CLK    ;
;  IR_Q[9]               ; Register_CLK ; 6.706 ; 6.691 ; Rise       ; Register_CLK    ;
;  IR_Q[10]              ; Register_CLK ; 6.919 ; 7.014 ; Rise       ; Register_CLK    ;
; Input_Q[*]             ; Register_CLK ; 5.603 ; 5.584 ; Rise       ; Register_CLK    ;
;  Input_Q[0]            ; Register_CLK ; 5.948 ; 5.921 ; Rise       ; Register_CLK    ;
;  Input_Q[1]            ; Register_CLK ; 5.771 ; 5.749 ; Rise       ; Register_CLK    ;
;  Input_Q[2]            ; Register_CLK ; 5.603 ; 5.584 ; Rise       ; Register_CLK    ;
;  Input_Q[3]            ; Register_CLK ; 6.467 ; 6.480 ; Rise       ; Register_CLK    ;
; Output_Q[*]            ; Register_CLK ; 6.077 ; 6.035 ; Rise       ; Register_CLK    ;
;  Output_Q[0]           ; Register_CLK ; 6.077 ; 6.035 ; Rise       ; Register_CLK    ;
;  Output_Q[1]           ; Register_CLK ; 6.316 ; 6.316 ; Rise       ; Register_CLK    ;
;  Output_Q[2]           ; Register_CLK ; 6.886 ; 6.854 ; Rise       ; Register_CLK    ;
;  Output_Q[3]           ; Register_CLK ; 6.966 ; 7.058 ; Rise       ; Register_CLK    ;
; PC_Q[*]                ; Register_CLK ; 5.766 ; 5.755 ; Rise       ; Register_CLK    ;
;  PC_Q[0]               ; Register_CLK ; 5.766 ; 5.755 ; Rise       ; Register_CLK    ;
;  PC_Q[1]               ; Register_CLK ; 5.865 ; 5.859 ; Rise       ; Register_CLK    ;
;  PC_Q[2]               ; Register_CLK ; 5.985 ; 5.947 ; Rise       ; Register_CLK    ;
;  PC_Q[3]               ; Register_CLK ; 5.817 ; 5.797 ; Rise       ; Register_CLK    ;
;  PC_Q[4]               ; Register_CLK ; 6.040 ; 6.000 ; Rise       ; Register_CLK    ;
; R0_Q[*]                ; Register_CLK ; 5.540 ; 5.522 ; Rise       ; Register_CLK    ;
;  R0_Q[0]               ; Register_CLK ; 5.540 ; 5.522 ; Rise       ; Register_CLK    ;
;  R0_Q[1]               ; Register_CLK ; 5.979 ; 5.939 ; Rise       ; Register_CLK    ;
;  R0_Q[2]               ; Register_CLK ; 5.783 ; 5.781 ; Rise       ; Register_CLK    ;
;  R0_Q[3]               ; Register_CLK ; 6.099 ; 6.059 ; Rise       ; Register_CLK    ;
; R1_Q[*]                ; Register_CLK ; 5.994 ; 6.019 ; Rise       ; Register_CLK    ;
;  R1_Q[0]               ; Register_CLK ; 6.081 ; 6.077 ; Rise       ; Register_CLK    ;
;  R1_Q[1]               ; Register_CLK ; 6.101 ; 6.130 ; Rise       ; Register_CLK    ;
;  R1_Q[2]               ; Register_CLK ; 6.020 ; 6.038 ; Rise       ; Register_CLK    ;
;  R1_Q[3]               ; Register_CLK ; 5.994 ; 6.019 ; Rise       ; Register_CLK    ;
; R2_Q[*]                ; Register_CLK ; 5.872 ; 5.862 ; Rise       ; Register_CLK    ;
;  R2_Q[0]               ; Register_CLK ; 5.872 ; 5.862 ; Rise       ; Register_CLK    ;
;  R2_Q[1]               ; Register_CLK ; 6.012 ; 6.001 ; Rise       ; Register_CLK    ;
;  R2_Q[2]               ; Register_CLK ; 6.144 ; 6.137 ; Rise       ; Register_CLK    ;
;  R2_Q[3]               ; Register_CLK ; 5.915 ; 5.898 ; Rise       ; Register_CLK    ;
; SCOUT[*]               ; Register_CLK ; 8.895 ; 8.887 ; Rise       ; Register_CLK    ;
;  SCOUT[0]              ; Register_CLK ; 8.895 ; 8.887 ; Rise       ; Register_CLK    ;
;  SCOUT[1]              ; Register_CLK ; 8.897 ; 8.899 ; Rise       ; Register_CLK    ;
;  SCOUT[2]              ; Register_CLK ; 9.018 ; 9.057 ; Rise       ; Register_CLK    ;
; SP_Q[*]                ; Register_CLK ; 6.120 ; 6.124 ; Rise       ; Register_CLK    ;
;  SP_Q[0]               ; Register_CLK ; 6.741 ; 6.750 ; Rise       ; Register_CLK    ;
;  SP_Q[1]               ; Register_CLK ; 7.061 ; 7.082 ; Rise       ; Register_CLK    ;
;  SP_Q[2]               ; Register_CLK ; 7.153 ; 7.131 ; Rise       ; Register_CLK    ;
;  SP_Q[3]               ; Register_CLK ; 6.120 ; 6.124 ; Rise       ; Register_CLK    ;
; T0                     ; Register_CLK ; 9.052 ; 9.078 ; Rise       ; Register_CLK    ;
; T1                     ; Register_CLK ; 8.676 ; 8.659 ; Rise       ; Register_CLK    ;
; T2                     ; Register_CLK ; 9.777 ; 9.762 ; Rise       ; Register_CLK    ;
; T3                     ; Register_CLK ; 8.544 ; 8.544 ; Rise       ; Register_CLK    ;
; T4                     ; Register_CLK ; 9.000 ; 9.013 ; Rise       ; Register_CLK    ;
; over_flow              ; Register_CLK ; 7.571 ; 7.759 ; Rise       ; Register_CLK    ;
+------------------------+--------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; Input[0]   ; BUS[0]      ; 10.323 ; 9.807  ; 10.333 ; 10.761 ;
; Input[1]   ; BUS[1]      ; 9.839  ; 9.487  ; 9.989  ; 10.298 ;
; Input[2]   ; BUS[2]      ; 10.094 ; 10.130 ; 10.560 ; 10.628 ;
; Input[3]   ; BUS[3]      ; 9.157  ;        ;        ; 9.549  ;
+------------+-------------+--------+--------+--------+--------+


+-----------------------------------------------------------+
; Minimum Propagation Delay                                 ;
+------------+-------------+-------+-------+--------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR     ; FF    ;
+------------+-------------+-------+-------+--------+-------+
; Input[0]   ; BUS[0]      ; 9.574 ; 9.507 ; 10.020 ; 9.984 ;
; Input[1]   ; BUS[1]      ; 9.249 ; 9.207 ; 9.691  ; 9.680 ;
; Input[2]   ; BUS[2]      ; 9.527 ; 9.745 ; 10.184 ; 9.990 ;
; Input[3]   ; BUS[3]      ; 8.907 ;       ;        ; 9.283 ;
+------------+-------------+-------+-------+--------+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                           ;
+------------+-----------------+--------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name   ; Note                                                          ;
+------------+-----------------+--------------+---------------------------------------------------------------+
; 170.42 MHz ; 170.42 MHz      ; Register_CLK ;                                                               ;
; 351.25 MHz ; 250.0 MHz       ; Memory_CLK   ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------+
; Slow 1200mV 0C Model Setup Summary    ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; Register_CLK ; -4.868 ; -194.980      ;
; Memory_CLK   ; -4.420 ; -58.222       ;
+--------------+--------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Hold Summary     ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; Register_CLK ; -0.456 ; -1.254        ;
; Memory_CLK   ; 0.571  ; 0.000         ;
+--------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+--------------+--------+--------------------------+
; Clock        ; Slack  ; End Point TNS            ;
+--------------+--------+--------------------------+
; Memory_CLK   ; -3.000 ; -68.220                  ;
; Register_CLK ; -3.000 ; -51.000                  ;
+--------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Register_CLK'                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                                                                                  ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -4.868 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -2.971     ; 2.892      ;
; -4.838 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 1.000        ; -2.981     ; 2.852      ;
; -4.838 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 1.000        ; -2.981     ; 2.852      ;
; -4.806 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 1.000        ; -2.971     ; 2.830      ;
; -4.806 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -2.971     ; 2.830      ;
; -4.793 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -2.979     ; 2.809      ;
; -4.793 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 1.000        ; -2.979     ; 2.809      ;
; -4.793 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 1.000        ; -2.979     ; 2.809      ;
; -4.736 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -2.971     ; 2.760      ;
; -4.714 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 1.000        ; -2.981     ; 2.728      ;
; -4.714 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 1.000        ; -2.981     ; 2.728      ;
; -4.711 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.063     ; 5.643      ;
; -4.682 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -2.979     ; 2.698      ;
; -4.682 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 1.000        ; -2.979     ; 2.698      ;
; -4.682 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 1.000        ; -2.979     ; 2.698      ;
; -4.673 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.063     ; 5.605      ;
; -4.672 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 1.000        ; -2.971     ; 2.696      ;
; -4.672 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -2.971     ; 2.696      ;
; -4.622 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -2.971     ; 2.646      ;
; -4.592 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 1.000        ; -2.981     ; 2.606      ;
; -4.592 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 1.000        ; -2.981     ; 2.606      ;
; -4.564 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.053     ; 5.506      ;
; -4.560 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 1.000        ; -2.971     ; 2.584      ;
; -4.560 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -2.971     ; 2.584      ;
; -4.547 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -2.979     ; 2.563      ;
; -4.547 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 1.000        ; -2.979     ; 2.563      ;
; -4.547 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 1.000        ; -2.979     ; 2.563      ;
; -4.537 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.054     ; 5.478      ;
; -4.487 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 1.000        ; -2.625     ; 2.857      ;
; -4.477 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 1.000        ; -2.652     ; 2.820      ;
; -4.448 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; Register_CLK ; Register_CLK ; 1.000        ; -2.979     ; 2.464      ;
; -4.448 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; Register_CLK ; Register_CLK ; 1.000        ; -2.979     ; 2.464      ;
; -4.448 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.979     ; 2.464      ;
; -4.448 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.979     ; 2.464      ;
; -4.448 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.979     ; 2.464      ;
; -4.444 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.053     ; 5.386      ;
; -4.437 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; Register_CLK ; Register_CLK ; 1.000        ; -2.979     ; 2.453      ;
; -4.437 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; Register_CLK ; Register_CLK ; 1.000        ; -2.979     ; 2.453      ;
; -4.437 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.979     ; 2.453      ;
; -4.437 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.979     ; 2.453      ;
; -4.437 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.979     ; 2.453      ;
; -4.412 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.423     ; 4.984      ;
; -4.404 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; Register_CLK ; Register_CLK ; 1.000        ; -2.981     ; 2.418      ;
; -4.404 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Register_CLK ; Register_CLK ; 1.000        ; -2.981     ; 2.418      ;
; -4.404 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Register_CLK ; Register_CLK ; 1.000        ; -2.981     ; 2.418      ;
; -4.404 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; Register_CLK ; Register_CLK ; 1.000        ; -2.981     ; 2.418      ;
; -4.404 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.981     ; 2.418      ;
; -4.402 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.053     ; 5.344      ;
; -4.393 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; Register_CLK ; Register_CLK ; 1.000        ; -2.981     ; 2.407      ;
; -4.393 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Register_CLK ; Register_CLK ; 1.000        ; -2.981     ; 2.407      ;
; -4.393 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Register_CLK ; Register_CLK ; 1.000        ; -2.981     ; 2.407      ;
; -4.393 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; Register_CLK ; Register_CLK ; 1.000        ; -2.981     ; 2.407      ;
; -4.393 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.981     ; 2.407      ;
; -4.374 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.395     ; 4.974      ;
; -4.359 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.053     ; 5.301      ;
; -4.358 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.045     ; 5.308      ;
; -4.356 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 1.000        ; -2.625     ; 2.726      ;
; -4.354 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 1.000        ; -2.652     ; 2.697      ;
; -4.349 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.054     ; 5.290      ;
; -4.330 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.387     ; 4.938      ;
; -4.328 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.618     ; 4.705      ;
; -4.325 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.055     ; 5.265      ;
; -4.315 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.045     ; 5.265      ;
; -4.303 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.397     ; 4.901      ;
; -4.301 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 1.000        ; -2.680     ; 2.616      ;
; -4.300 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; Register_CLK ; Register_CLK ; 1.000        ; -2.979     ; 2.316      ;
; -4.300 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; Register_CLK ; Register_CLK ; 1.000        ; -2.979     ; 2.316      ;
; -4.300 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.979     ; 2.316      ;
; -4.300 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.979     ; 2.316      ;
; -4.300 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.979     ; 2.316      ;
; -4.283 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.687     ; 2.591      ;
; -4.283 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.687     ; 2.591      ;
; -4.283 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.687     ; 2.591      ;
; -4.283 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.687     ; 2.591      ;
; -4.283 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.687     ; 2.591      ;
; -4.282 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.055     ; 5.222      ;
; -4.275 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.053     ; 5.217      ;
; -4.260 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.395     ; 4.860      ;
; -4.256 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; Register_CLK ; Register_CLK ; 1.000        ; -2.981     ; 2.270      ;
; -4.256 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Register_CLK ; Register_CLK ; 1.000        ; -2.981     ; 2.270      ;
; -4.256 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Register_CLK ; Register_CLK ; 1.000        ; -2.981     ; 2.270      ;
; -4.256 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; Register_CLK ; Register_CLK ; 1.000        ; -2.981     ; 2.270      ;
; -4.256 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.981     ; 2.270      ;
; -4.256 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.390     ; 4.861      ;
; -4.241 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 1.000        ; -2.625     ; 2.611      ;
; -4.231 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 1.000        ; -2.652     ; 2.574      ;
; -4.227 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ; Register_CLK ; Register_CLK ; 1.000        ; 0.234      ; 5.456      ;
; -4.212 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.382     ; 4.825      ;
; -4.211 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; Register_CLK ; Register_CLK ; 1.000        ; -2.970     ; 2.236      ;
; -4.200 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; Register_CLK ; Register_CLK ; 1.000        ; -2.970     ; 2.225      ;
; -4.189 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ; Register_CLK ; Register_CLK ; 1.000        ; 0.234      ; 5.418      ;
; -4.185 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.392     ; 4.788      ;
; -4.155 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.423     ; 4.727      ;
; -4.154 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.054     ; 5.095      ;
; -4.152 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 1.000        ; -2.680     ; 2.467      ;
; -4.142 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.390     ; 4.747      ;
; -4.134 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.687     ; 2.442      ;
; -4.134 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.687     ; 2.442      ;
; -4.134 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.687     ; 2.442      ;
; -4.134 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.687     ; 2.442      ;
+--------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Memory_CLK'                                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.420 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -2.704     ; 2.716      ;
; -4.249 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -2.704     ; 2.545      ;
; -4.159 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -2.704     ; 2.455      ;
; -4.073 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -2.712     ; 2.361      ;
; -4.020 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -2.712     ; 2.308      ;
; -4.019 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.189      ; 5.208      ;
; -3.981 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.189      ; 5.170      ;
; -3.918 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.199      ; 5.117      ;
; -3.900 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.347     ; 4.553      ;
; -3.890 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.143     ; 4.747      ;
; -3.875 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.199      ; 5.074      ;
; -3.870 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -2.712     ; 2.158      ;
; -3.846 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.138     ; 4.708      ;
; -3.845 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.198      ; 5.043      ;
; -3.836 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -2.708     ; 2.128      ;
; -3.803 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]                  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg       ; Register_CLK ; Memory_CLK  ; 1.000        ; -2.710     ; 2.093      ;
; -3.772 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.138     ; 4.634      ;
; -3.758 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]                  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg       ; Register_CLK ; Memory_CLK  ; 1.000        ; -2.710     ; 2.048      ;
; -3.752 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.199      ; 4.951      ;
; -3.721 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.198      ; 4.919      ;
; -3.720 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.171     ; 4.549      ;
; -3.687 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -2.708     ; 1.979      ;
; -3.657 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.198      ; 4.855      ;
; -3.638 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]                  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg       ; Register_CLK ; Memory_CLK  ; 1.000        ; -2.710     ; 1.928      ;
; -3.636 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -2.712     ; 1.924      ;
; -3.626 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -2.712     ; 1.914      ;
; -3.588 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.347     ; 4.241      ;
; -3.559 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -2.712     ; 1.847      ;
; -3.556 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -2.708     ; 1.848      ;
; -3.533 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.199      ; 4.732      ;
; -3.486 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.347     ; 4.139      ;
; -3.462 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.198      ; 4.660      ;
; -3.460 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -2.708     ; 1.752      ;
; -3.403 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.199      ; 4.602      ;
; -3.362 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.198      ; 4.560      ;
; -3.357 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -2.708     ; 1.649      ;
; -3.281 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -2.708     ; 1.573      ;
; -3.179 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.343     ; 3.836      ;
; -3.159 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.343     ; 3.816      ;
; -3.119 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.347     ; 3.772      ;
; -3.106 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.199      ; 4.305      ;
; -3.068 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                   ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.198      ; 4.266      ;
; -3.034 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.189      ; 4.223      ;
; -3.031 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                   ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.198      ; 4.229      ;
; -3.029 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                   ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.199      ; 4.228      ;
; -3.017 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]             ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.188      ; 4.205      ;
; -3.007 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.343     ; 3.664      ;
; -2.861 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.343     ; 3.518      ;
; -2.811 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                   ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.198      ; 4.009      ;
; -2.521 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.351     ; 3.170      ;
; -2.405 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.351     ; 3.054      ;
; -2.395 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.351     ; 3.044      ;
; -2.336 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.347     ; 2.989      ;
; -2.325 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.347     ; 2.978      ;
; -2.304 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.351     ; 2.953      ;
; -2.286 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.347     ; 2.939      ;
; -2.265 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.351     ; 2.914      ;
; -2.227 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.347     ; 2.880      ;
; -2.159 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.351     ; 2.808      ;
; -2.149 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.347     ; 2.802      ;
; -2.114 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.351     ; 2.763      ;
; -2.081 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.351     ; 2.730      ;
; -2.046 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.347     ; 2.699      ;
; -1.900 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.347     ; 2.553      ;
; -1.847 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                          ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.027     ; 2.840      ;
; -1.838 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.103     ; 2.735      ;
; -1.785 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.347     ; 2.438      ;
; -1.688 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.103     ; 2.585      ;
; -1.505 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                                ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                                ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                                ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                                ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[10]                         ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[9]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[8]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[7]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[6]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[5]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[4]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[3]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[2]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[1]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[0]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.090     ; 2.353      ;
; -1.504 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[4]                               ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.089     ; 2.353      ;
; -1.504 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[3]                               ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.089     ; 2.353      ;
; -1.504 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[2]                               ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.089     ; 2.353      ;
; -1.504 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[1]                               ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.089     ; 2.353      ;
; -1.504 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[0]                               ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.089     ; 2.353      ;
; -1.343 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                          ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.027     ; 2.336      ;
; -1.235 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]             ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.184      ; 2.419      ;
; -1.138 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.103     ; 2.035      ;
; -1.106 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.103     ; 2.003      ;
; -0.929 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                          ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.027     ; 1.922      ;
; -0.882 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                          ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.027     ; 1.875      ;
; -0.663 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.103     ; 1.560      ;
; -0.454 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.109     ; 1.345      ;
; -0.246 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.109     ; 1.137      ;
; -0.215 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.112     ; 1.103      ;
; -0.211 ; stack_pointer:inst16|sp_addr_internal[1]                                                                             ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0      ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.153     ; 1.058      ;
; -0.210 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.109     ; 1.101      ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Register_CLK'                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                                                                                                  ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -0.456 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 2.970      ; 2.658      ;
; -0.399 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 2.970      ; 2.715      ;
; -0.399 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 2.970      ; 2.715      ;
; 0.298  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 2.456      ; 2.898      ;
; 0.298  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 2.456      ; 2.898      ;
; 0.298  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 2.456      ; 2.898      ;
; 0.299  ; stack_pointer:inst16|sp_addr_internal[0]                                                                 ; stack_pointer:inst16|sp_addr_internal[0]                                                                 ; Register_CLK ; Register_CLK ; 0.000        ; 0.068      ; 0.511      ;
; 0.351  ; stack_pointer:inst16|sp_addr_internal[3]                                                                 ; stack_pointer:inst16|sp_addr_internal[3]                                                                 ; Register_CLK ; Register_CLK ; 0.000        ; 0.069      ; 0.564      ;
; 0.353  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.067      ; 0.564      ;
; 0.386  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[6]        ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.378      ; 0.948      ;
; 0.403  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 2.456      ; 3.003      ;
; 0.403  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 2.456      ; 3.003      ;
; 0.403  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 2.456      ; 3.003      ;
; 0.403  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 2.456      ; 3.003      ;
; 0.403  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 2.456      ; 3.003      ;
; 0.403  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 2.456      ; 3.003      ;
; 0.461  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[9]        ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.378      ; 1.023      ;
; 0.477  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 2.456      ; 3.077      ;
; 0.493  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 2.456      ; 3.093      ;
; 0.493  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 2.456      ; 3.093      ;
; 0.503  ; stack_pointer:inst16|sp_addr_internal[2]                                                                 ; stack_pointer:inst16|sp_addr_internal[2]                                                                 ; Register_CLK ; Register_CLK ; 0.000        ; 0.069      ; 0.716      ;
; 0.519  ; stack_pointer:inst16|sp_addr_internal[1]                                                                 ; stack_pointer:inst16|sp_addr_internal[1]                                                                 ; Register_CLK ; Register_CLK ; 0.000        ; 0.069      ; 0.732      ;
; 0.520  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.067      ; 0.731      ;
; 0.521  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.067      ; 0.732      ;
; 0.522  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.067      ; 0.733      ;
; 0.545  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[7]        ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.378      ; 1.107      ;
; 0.604  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.351      ; 1.099      ;
; 0.607  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.351      ; 1.102      ;
; 0.627  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.067      ; 0.838      ;
; 0.646  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[8]        ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.378      ; 1.208      ;
; 0.685  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]      ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.055      ; 0.884      ;
; 0.696  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]      ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.055      ; 0.895      ;
; 0.752  ; stack_pointer:inst16|sp_addr_internal[2]                                                                 ; stack_pointer:inst16|sp_addr_internal[3]                                                                 ; Register_CLK ; Register_CLK ; 0.000        ; 0.069      ; 0.965      ;
; 0.754  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.067      ; 0.965      ;
; 0.761  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.067      ; 0.972      ;
; 0.764  ; stack_pointer:inst16|sp_addr_internal[1]                                                                 ; stack_pointer:inst16|sp_addr_internal[2]                                                                 ; Register_CLK ; Register_CLK ; 0.000        ; 0.069      ; 0.977      ;
; 0.765  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.067      ; 0.976      ;
; 0.771  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.067      ; 0.982      ;
; 0.778  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.067      ; 0.989      ;
; 0.808  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.386      ; 1.338      ;
; 0.825  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.351      ; 1.320      ;
; 0.834  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.351      ; 1.329      ;
; 0.850  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.067      ; 1.061      ;
; 0.853  ; stack_pointer:inst16|sp_addr_internal[1]                                                                 ; stack_pointer:inst16|sp_addr_internal[3]                                                                 ; Register_CLK ; Register_CLK ; 0.000        ; 0.069      ; 1.066      ;
; 0.854  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.067      ; 1.065      ;
; 0.857  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.067      ; 1.068      ;
; 0.858  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]              ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.176      ; 1.218      ;
; 0.861  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.067      ; 1.072      ;
; 0.872  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.067      ; 1.083      ;
; 0.911  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]              ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.147      ; 1.242      ;
; 0.929  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]      ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.055      ; 1.128      ;
; 0.930  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]      ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.055      ; 1.129      ;
; 1.016  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.360      ; 1.520      ;
; 1.062  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.360      ; 1.566      ;
; 1.066  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[10]       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.157     ; 1.093      ;
; 1.091  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[3]        ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.168     ; 1.107      ;
; 1.094  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[5]        ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.168     ; 1.110      ;
; 1.117  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[2]        ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.168     ; 1.133      ;
; 1.119  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[0]        ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.167     ; 1.136      ;
; 1.148  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]      ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.055      ; 1.347      ;
; 1.148  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[4]             ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.136      ; 1.468      ;
; 1.156  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[0]             ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.136      ; 1.476      ;
; 1.158  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[2]             ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.136      ; 1.478      ;
; 1.170  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]      ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.055      ; 1.369      ;
; 1.177  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[3]             ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.136      ; 1.497      ;
; 1.182  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[1]             ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.136      ; 1.502      ;
; 1.222  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; over_flow:inst|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]              ; Register_CLK ; Register_CLK ; 0.000        ; -0.449     ; 0.917      ;
; 1.237  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.357      ; 1.738      ;
; 1.264  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[1]        ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.167     ; 1.281      ;
; 1.275  ; stack_pointer:inst16|sp_addr_internal[0]                                                                 ; stack_pointer:inst16|sp_addr_internal[1]                                                                 ; Register_CLK ; Register_CLK ; 0.000        ; 0.086      ; 1.505      ;
; 1.295  ; stack_pointer:inst16|sp_addr_internal[0]                                                                 ; stack_pointer:inst16|sp_addr_internal[2]                                                                 ; Register_CLK ; Register_CLK ; 0.000        ; 0.086      ; 1.525      ;
; 1.308  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[4]        ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.168     ; 1.324      ;
; 1.311  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]              ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.176      ; 1.671      ;
; 1.321  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.397      ; 1.862      ;
; 1.326  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.362      ; 1.832      ;
; 1.333  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.054      ; 1.531      ;
; 1.340  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.392      ; 1.876      ;
; 1.340  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.392      ; 1.876      ;
; 1.348  ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.352      ; 1.844      ;
; 1.357  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; over_flow:inst|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]              ; Register_CLK ; Register_CLK ; 0.000        ; -0.449     ; 1.052      ;
; 1.369  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.362      ; 1.875      ;
; 1.371  ; stack_pointer:inst16|sp_addr_internal[0]                                                                 ; stack_pointer:inst16|sp_addr_internal[3]                                                                 ; Register_CLK ; Register_CLK ; 0.000        ; 0.086      ; 1.601      ;
; 1.373  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.392      ; 1.909      ;
; 1.373  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.392      ; 1.909      ;
; 1.407  ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.366      ; 1.917      ;
; 1.415  ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.362      ; 1.921      ;
; 1.421  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.362      ; 1.927      ;
; 1.451  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]      ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.055      ; 1.650      ;
; 1.451  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]      ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.055      ; 1.650      ;
; 1.462  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; over_flow:inst|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]              ; Register_CLK ; Register_CLK ; 0.000        ; -0.449     ; 1.157      ;
; 1.467  ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.395      ; 2.006      ;
; 1.469  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.366      ; 1.979      ;
; 1.497  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.361      ; 2.002      ;
; 1.512  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]      ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.055      ; 1.711      ;
; 1.513  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]              ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.145      ; 1.842      ;
; 1.525  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.414      ; 2.083      ;
; 1.552  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]              ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.204      ; 1.940      ;
; 1.575  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.364      ; 2.083      ;
; 1.594  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; Register_CLK ; Register_CLK ; 0.000        ; -0.140     ; 1.598      ;
; 1.602  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]              ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.156     ; 1.630      ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Memory_CLK'                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.571 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.057      ; 0.837      ;
; 0.572 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.057      ; 0.838      ;
; 0.598 ; stack_pointer:inst16|sp_addr_internal[0]                                                                             ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0      ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.031      ; 0.838      ;
; 0.631 ; stack_pointer:inst16|sp_addr_internal[3]                                                                             ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0      ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.014      ; 0.854      ;
; 0.734 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.053      ; 0.996      ;
; 0.736 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.053      ; 0.998      ;
; 0.761 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.053      ; 1.023      ;
; 0.768 ; stack_pointer:inst16|sp_addr_internal[2]                                                                             ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0      ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.014      ; 0.991      ;
; 0.768 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.057      ; 1.034      ;
; 0.790 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.053      ; 1.052      ;
; 0.795 ; stack_pointer:inst16|sp_addr_internal[1]                                                                             ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0      ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.014      ; 1.018      ;
; 0.816 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.057      ; 1.082      ;
; 1.018 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.057      ; 1.284      ;
; 1.139 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.062      ; 1.410      ;
; 1.140 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.062      ; 1.411      ;
; 1.176 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.062      ; 1.447      ;
; 1.178 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.062      ; 1.449      ;
; 1.355 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]             ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.342      ; 1.906      ;
; 1.516 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                          ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.094      ; 1.779      ;
; 1.560 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                          ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.094      ; 1.823      ;
; 1.604 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.062      ; 1.875      ;
; 1.728 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]             ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.338      ; 2.275      ;
; 1.868 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.353      ; 2.430      ;
; 1.940 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.169     ; 1.980      ;
; 1.943 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                          ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.094      ; 2.206      ;
; 2.011 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                   ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.351      ; 2.571      ;
; 2.014 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                   ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.351      ; 2.574      ;
; 2.044 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.169     ; 2.084      ;
; 2.087 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                                ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.031      ; 2.260      ;
; 2.087 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                                ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.031      ; 2.260      ;
; 2.087 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                                ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.031      ; 2.260      ;
; 2.087 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                                ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.031      ; 2.260      ;
; 2.087 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[10]                         ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.031      ; 2.260      ;
; 2.087 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[9]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.031      ; 2.260      ;
; 2.087 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[8]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.031      ; 2.260      ;
; 2.087 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[7]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.031      ; 2.260      ;
; 2.087 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[6]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.031      ; 2.260      ;
; 2.087 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[5]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.031      ; 2.260      ;
; 2.087 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[4]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.031      ; 2.260      ;
; 2.087 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[3]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.031      ; 2.260      ;
; 2.087 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[2]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.031      ; 2.260      ;
; 2.087 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[1]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.031      ; 2.260      ;
; 2.087 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[0]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.031      ; 2.260      ;
; 2.088 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[4]                               ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.030      ; 2.260      ;
; 2.088 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[3]                               ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.030      ; 2.260      ;
; 2.088 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[2]                               ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.030      ; 2.260      ;
; 2.088 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[1]                               ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.030      ; 2.260      ;
; 2.088 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[0]                               ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.030      ; 2.260      ;
; 2.193 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                   ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.353      ; 2.755      ;
; 2.207 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.343      ; 2.759      ;
; 2.209 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.351      ; 2.769      ;
; 2.221 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.172     ; 2.258      ;
; 2.248 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.169     ; 2.288      ;
; 2.258 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.169     ; 2.298      ;
; 2.271 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.173     ; 2.307      ;
; 2.280 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                   ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.351      ; 2.840      ;
; 2.326 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.353      ; 2.888      ;
; 2.353 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.172     ; 2.390      ;
; 2.361 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.351      ; 2.921      ;
; 2.367 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.351      ; 2.927      ;
; 2.373 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.172     ; 2.410      ;
; 2.401 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.173     ; 2.437      ;
; 2.408 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.172     ; 2.445      ;
; 2.408 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                          ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.094      ; 2.671      ;
; 2.465 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.353      ; 3.027      ;
; 2.505 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.173     ; 2.541      ;
; 2.529 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.353      ; 3.091      ;
; 2.536 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.176     ; 2.569      ;
; 2.538 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.176     ; 2.571      ;
; 2.551 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.176     ; 2.584      ;
; 2.619 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.353      ; 3.181      ;
; 2.621 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.173     ; 2.657      ;
; 2.651 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.351      ; 3.211      ;
; 2.652 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.024      ; 2.885      ;
; 2.663 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.351      ; 3.223      ;
; 2.667 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.173     ; 2.703      ;
; 2.686 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.173     ; 2.722      ;
; 2.692 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.173     ; 2.728      ;
; 2.696 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.003     ; 2.902      ;
; 2.697 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.176     ; 2.730      ;
; 2.710 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.173     ; 2.746      ;
; 2.752 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.176     ; 2.785      ;
; 2.808 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.176     ; 2.841      ;
; 2.813 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.343      ; 3.365      ;
; 2.815 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.176     ; 2.848      ;
; 2.854 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.353      ; 3.416      ;
; 2.939 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.176     ; 2.972      ;
; 2.986 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.029      ; 3.224      ;
; 2.989 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.029      ; 3.227      ;
; 3.175 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.343      ; 3.727      ;
; 3.597 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; -2.386     ; 1.420      ;
; 3.683 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; -2.386     ; 1.506      ;
; 3.709 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; -2.382     ; 1.536      ;
; 3.748 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; -2.382     ; 1.575      ;
; 3.826 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; -2.382     ; 1.653      ;
; 3.834 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; -2.389     ; 1.654      ;
; 3.848 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; -2.386     ; 1.671      ;
; 3.900 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; -2.386     ; 1.723      ;
; 3.971 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; -2.386     ; 1.794      ;
; 3.976 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; -2.389     ; 1.796      ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Memory_CLK'                                                                                                                                                           ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                     ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; Memory_CLK ; Rise       ; Memory_CLK                                                                                                                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[0]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[10]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[1]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[2]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[3]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[4]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[5]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[6]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[7]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[8]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[9]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[0]                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[1]                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[2]                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[3]                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[4]                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0      ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ;
; 0.073  ; 0.303        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ;
; 0.073  ; 0.303        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ;
; 0.073  ; 0.303        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ;
; 0.073  ; 0.303        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.073  ; 0.303        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg       ;
; 0.074  ; 0.304        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0      ;
; 0.074  ; 0.304        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ;
; 0.074  ; 0.304        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ;
; 0.075  ; 0.305        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ;
; 0.076  ; 0.306        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                                ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                                ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                                ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                                ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[0]                          ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[10]                         ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[1]                          ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[2]                          ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[3]                          ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[4]                          ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[5]                          ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[6]                          ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[7]                          ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[8]                          ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[9]                          ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[0]                               ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[1]                               ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[2]                               ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[3]                               ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[4]                               ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; Memory_CLK~input|o                                                                                                         ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; inst15|altsyncram_component|auto_generated|ram_block1a0|clk0                                                               ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; inst4|altsyncram_component|auto_generated|ram_block1a0|clk0                                                                ;
; 0.341  ; 0.341        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; inst11|altsyncram_component|auto_generated|ram_block1a0|clk0                                                               ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; Memory_CLK~inputclkctrl|inclk[0]                                                                                           ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; Memory_CLK~inputclkctrl|outclk                                                                                             ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                                ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                                ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                                ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                                ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[0]                          ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[10]                         ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[1]                          ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[2]                          ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[3]                          ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[4]                          ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[5]                          ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[6]                          ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[7]                          ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[8]                          ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[9]                          ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[0]                               ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[1]                               ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[2]                               ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[3]                               ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[4]                               ;
; 0.461  ; 0.691        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ;
; 0.461  ; 0.691        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ;
; 0.463  ; 0.693        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ;
; 0.463  ; 0.693        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ;
; 0.463  ; 0.693        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ;
; 0.463  ; 0.693        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.463  ; 0.693        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg       ;
; 0.463  ; 0.693        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0      ;
; 0.463  ; 0.693        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ;
; 0.463  ; 0.693        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Memory_CLK ; Rise       ; Memory_CLK~input|i                                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; Memory_CLK~input|i                                                                                                         ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; Memory_CLK ; Rise       ; Memory_CLK~inputclkctrl|inclk[0]                                                                                           ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Register_CLK'                                                                                                                                        ;
+--------+--------------+----------------+-----------------+--------------+------------+----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock        ; Clock Edge ; Target                                                                                                   ;
+--------+--------------+----------------+-----------------+--------------+------------+----------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; Register_CLK ; Rise       ; Register_CLK                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; over_flow:inst|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; stack_pointer:inst16|sp_addr_internal[0]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; stack_pointer:inst16|sp_addr_internal[1]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; stack_pointer:inst16|sp_addr_internal[2]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; stack_pointer:inst16|sp_addr_internal[3]                                                                 ;
; 0.169  ; 0.353        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ;
; 0.170  ; 0.354        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ;
; 0.170  ; 0.354        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ;
; 0.172  ; 0.356        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; stack_pointer:inst16|sp_addr_internal[0]                                                                 ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ;
; 0.177  ; 0.361        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; stack_pointer:inst16|sp_addr_internal[1]                                                                 ;
; 0.177  ; 0.361        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; stack_pointer:inst16|sp_addr_internal[2]                                                                 ;
; 0.177  ; 0.361        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; stack_pointer:inst16|sp_addr_internal[3]                                                                 ;
; 0.179  ; 0.363        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ;
; 0.179  ; 0.363        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ;
; 0.179  ; 0.363        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; over_flow:inst|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]              ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]      ;
; 0.194  ; 0.378        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]      ;
; 0.194  ; 0.378        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]      ;
; 0.194  ; 0.378        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]      ;
; 0.197  ; 0.381        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ;
; 0.197  ; 0.381        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ;
; 0.197  ; 0.381        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ;
; 0.197  ; 0.381        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ;
; 0.329  ; 0.329        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                        ;
; 0.330  ; 0.330        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                        ;
; 0.330  ; 0.330        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                        ;
+--------+--------------+----------------+-----------------+--------------+------------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+--------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+--------------+-------+-------+------------+-----------------+
; Input[*]  ; Memory_CLK   ; 4.828 ; 5.192 ; Rise       ; Memory_CLK      ;
;  Input[0] ; Memory_CLK   ; 4.828 ; 5.192 ; Rise       ; Memory_CLK      ;
;  Input[1] ; Memory_CLK   ; 3.671 ; 4.053 ; Rise       ; Memory_CLK      ;
;  Input[2] ; Memory_CLK   ; 4.287 ; 4.646 ; Rise       ; Memory_CLK      ;
;  Input[3] ; Memory_CLK   ; 3.430 ; 3.722 ; Rise       ; Memory_CLK      ;
; Input[*]  ; Register_CLK ; 5.066 ; 5.419 ; Rise       ; Register_CLK    ;
;  Input[0] ; Register_CLK ; 5.066 ; 5.419 ; Rise       ; Register_CLK    ;
;  Input[1] ; Register_CLK ; 4.192 ; 4.571 ; Rise       ; Register_CLK    ;
;  Input[2] ; Register_CLK ; 4.810 ; 5.169 ; Rise       ; Register_CLK    ;
;  Input[3] ; Register_CLK ; 4.190 ; 4.453 ; Rise       ; Register_CLK    ;
+-----------+--------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-----------+--------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+--------------+--------+--------+------------+-----------------+
; Input[*]  ; Memory_CLK   ; -2.964 ; -3.300 ; Rise       ; Memory_CLK      ;
;  Input[0] ; Memory_CLK   ; -3.931 ; -4.303 ; Rise       ; Memory_CLK      ;
;  Input[1] ; Memory_CLK   ; -2.964 ; -3.310 ; Rise       ; Memory_CLK      ;
;  Input[2] ; Memory_CLK   ; -3.560 ; -3.886 ; Rise       ; Memory_CLK      ;
;  Input[3] ; Memory_CLK   ; -3.012 ; -3.300 ; Rise       ; Memory_CLK      ;
; Input[*]  ; Register_CLK ; -1.384 ; -1.721 ; Rise       ; Register_CLK    ;
;  Input[0] ; Register_CLK ; -2.081 ; -2.361 ; Rise       ; Register_CLK    ;
;  Input[1] ; Register_CLK ; -1.587 ; -1.913 ; Rise       ; Register_CLK    ;
;  Input[2] ; Register_CLK ; -1.620 ; -1.940 ; Rise       ; Register_CLK    ;
;  Input[3] ; Register_CLK ; -1.384 ; -1.721 ; Rise       ; Register_CLK    ;
+-----------+--------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                  ;
+------------------------+--------------+--------+--------+------------+-----------------+
; Data Port              ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------------+--------------+--------+--------+------------+-----------------+
; BUS[*]                 ; Memory_CLK   ; 7.568  ; 7.367  ; Rise       ; Memory_CLK      ;
;  BUS[0]                ; Memory_CLK   ; 7.568  ; 7.367  ; Rise       ; Memory_CLK      ;
;  BUS[1]                ; Memory_CLK   ; 7.367  ; 7.214  ; Rise       ; Memory_CLK      ;
;  BUS[2]                ; Memory_CLK   ; 6.953  ; 6.892  ; Rise       ; Memory_CLK      ;
;  BUS[3]                ; Memory_CLK   ; 7.423  ; 7.307  ; Rise       ; Memory_CLK      ;
; DataMemory[*]          ; Memory_CLK   ; 6.754  ; 6.658  ; Rise       ; Memory_CLK      ;
;  DataMemory[0]         ; Memory_CLK   ; 6.128  ; 6.007  ; Rise       ; Memory_CLK      ;
;  DataMemory[1]         ; Memory_CLK   ; 6.391  ; 6.276  ; Rise       ; Memory_CLK      ;
;  DataMemory[2]         ; Memory_CLK   ; 6.754  ; 6.658  ; Rise       ; Memory_CLK      ;
;  DataMemory[3]         ; Memory_CLK   ; 6.398  ; 6.259  ; Rise       ; Memory_CLK      ;
; InstructionMemory[*]   ; Memory_CLK   ; 6.576  ; 6.477  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[0]  ; Memory_CLK   ; 6.576  ; 6.477  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[1]  ; Memory_CLK   ; 5.811  ; 5.732  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[2]  ; Memory_CLK   ; 6.237  ; 6.147  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[3]  ; Memory_CLK   ; 5.749  ; 5.647  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[4]  ; Memory_CLK   ; 5.794  ; 5.711  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[5]  ; Memory_CLK   ; 6.075  ; 6.000  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[6]  ; Memory_CLK   ; 6.192  ; 6.127  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[7]  ; Memory_CLK   ; 5.962  ; 5.861  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[8]  ; Memory_CLK   ; 5.942  ; 5.840  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[9]  ; Memory_CLK   ; 5.635  ; 5.573  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[10] ; Memory_CLK   ; 6.356  ; 6.262  ; Rise       ; Memory_CLK      ;
; StackMemory[*]         ; Memory_CLK   ; 6.423  ; 6.272  ; Rise       ; Memory_CLK      ;
;  StackMemory[0]        ; Memory_CLK   ; 5.827  ; 5.820  ; Rise       ; Memory_CLK      ;
;  StackMemory[1]        ; Memory_CLK   ; 6.423  ; 6.272  ; Rise       ; Memory_CLK      ;
;  StackMemory[2]        ; Memory_CLK   ; 5.710  ; 5.606  ; Rise       ; Memory_CLK      ;
;  StackMemory[3]        ; Memory_CLK   ; 5.863  ; 5.808  ; Rise       ; Memory_CLK      ;
;  StackMemory[4]        ; Memory_CLK   ; 5.946  ; 5.814  ; Rise       ; Memory_CLK      ;
; ALU_Overflow           ; Register_CLK ; 10.046 ; 10.064 ; Rise       ; Register_CLK    ;
; ALU_out[*]             ; Register_CLK ; 11.173 ; 11.121 ; Rise       ; Register_CLK    ;
;  ALU_out[0]            ; Register_CLK ; 9.287  ; 9.240  ; Rise       ; Register_CLK    ;
;  ALU_out[1]            ; Register_CLK ; 10.449 ; 10.432 ; Rise       ; Register_CLK    ;
;  ALU_out[2]            ; Register_CLK ; 10.609 ; 10.567 ; Rise       ; Register_CLK    ;
;  ALU_out[3]            ; Register_CLK ; 11.173 ; 11.121 ; Rise       ; Register_CLK    ;
; AR_Q[*]                ; Register_CLK ; 6.601  ; 6.557  ; Rise       ; Register_CLK    ;
;  AR_Q[0]               ; Register_CLK ; 6.601  ; 6.557  ; Rise       ; Register_CLK    ;
;  AR_Q[1]               ; Register_CLK ; 6.231  ; 6.181  ; Rise       ; Register_CLK    ;
;  AR_Q[2]               ; Register_CLK ; 6.488  ; 6.482  ; Rise       ; Register_CLK    ;
;  AR_Q[3]               ; Register_CLK ; 6.362  ; 6.371  ; Rise       ; Register_CLK    ;
; BUS[*]                 ; Register_CLK ; 10.220 ; 10.126 ; Rise       ; Register_CLK    ;
;  BUS[0]                ; Register_CLK ; 9.582  ; 9.452  ; Rise       ; Register_CLK    ;
;  BUS[1]                ; Register_CLK ; 10.220 ; 10.126 ; Rise       ; Register_CLK    ;
;  BUS[2]                ; Register_CLK ; 9.901  ; 9.923  ; Rise       ; Register_CLK    ;
;  BUS[3]                ; Register_CLK ; 9.923  ; 9.992  ; Rise       ; Register_CLK    ;
; D0                     ; Register_CLK ; 7.795  ; 7.803  ; Rise       ; Register_CLK    ;
; D1                     ; Register_CLK ; 7.840  ; 7.692  ; Rise       ; Register_CLK    ;
; D2                     ; Register_CLK ; 7.697  ; 7.560  ; Rise       ; Register_CLK    ;
; D3                     ; Register_CLK ; 9.164  ; 9.119  ; Rise       ; Register_CLK    ;
; D4                     ; Register_CLK ; 7.677  ; 7.630  ; Rise       ; Register_CLK    ;
; D5                     ; Register_CLK ; 7.628  ; 7.553  ; Rise       ; Register_CLK    ;
; D6                     ; Register_CLK ; 7.673  ; 7.646  ; Rise       ; Register_CLK    ;
; D8                     ; Register_CLK ; 7.545  ; 7.504  ; Rise       ; Register_CLK    ;
; D9                     ; Register_CLK ; 7.367  ; 7.244  ; Rise       ; Register_CLK    ;
; D10                    ; Register_CLK ; 8.845  ; 8.854  ; Rise       ; Register_CLK    ;
; D11                    ; Register_CLK ; 7.804  ; 7.707  ; Rise       ; Register_CLK    ;
; D12                    ; Register_CLK ; 6.752  ; 6.608  ; Rise       ; Register_CLK    ;
; D13                    ; Register_CLK ; 7.086  ; 6.941  ; Rise       ; Register_CLK    ;
; D14                    ; Register_CLK ; 6.574  ; 6.577  ; Rise       ; Register_CLK    ;
; D15                    ; Register_CLK ; 6.952  ; 6.965  ; Rise       ; Register_CLK    ;
; IR_Q[*]                ; Register_CLK ; 6.754  ; 6.819  ; Rise       ; Register_CLK    ;
;  IR_Q[0]               ; Register_CLK ; 5.996  ; 5.953  ; Rise       ; Register_CLK    ;
;  IR_Q[1]               ; Register_CLK ; 5.718  ; 5.696  ; Rise       ; Register_CLK    ;
;  IR_Q[2]               ; Register_CLK ; 5.318  ; 5.288  ; Rise       ; Register_CLK    ;
;  IR_Q[3]               ; Register_CLK ; 5.858  ; 5.829  ; Rise       ; Register_CLK    ;
;  IR_Q[4]               ; Register_CLK ; 5.791  ; 5.742  ; Rise       ; Register_CLK    ;
;  IR_Q[5]               ; Register_CLK ; 5.511  ; 5.455  ; Rise       ; Register_CLK    ;
;  IR_Q[6]               ; Register_CLK ; 5.624  ; 5.619  ; Rise       ; Register_CLK    ;
;  IR_Q[7]               ; Register_CLK ; 6.085  ; 6.043  ; Rise       ; Register_CLK    ;
;  IR_Q[8]               ; Register_CLK ; 5.859  ; 5.836  ; Rise       ; Register_CLK    ;
;  IR_Q[9]               ; Register_CLK ; 6.503  ; 6.441  ; Rise       ; Register_CLK    ;
;  IR_Q[10]              ; Register_CLK ; 6.754  ; 6.819  ; Rise       ; Register_CLK    ;
; Input_Q[*]             ; Register_CLK ; 6.270  ; 6.211  ; Rise       ; Register_CLK    ;
;  Input_Q[0]            ; Register_CLK ; 5.772  ; 5.698  ; Rise       ; Register_CLK    ;
;  Input_Q[1]            ; Register_CLK ; 5.597  ; 5.540  ; Rise       ; Register_CLK    ;
;  Input_Q[2]            ; Register_CLK ; 5.434  ; 5.399  ; Rise       ; Register_CLK    ;
;  Input_Q[3]            ; Register_CLK ; 6.270  ; 6.211  ; Rise       ; Register_CLK    ;
; Output_Q[*]            ; Register_CLK ; 6.742  ; 6.770  ; Rise       ; Register_CLK    ;
;  Output_Q[0]           ; Register_CLK ; 5.883  ; 5.817  ; Rise       ; Register_CLK    ;
;  Output_Q[1]           ; Register_CLK ; 6.123  ; 6.091  ; Rise       ; Register_CLK    ;
;  Output_Q[2]           ; Register_CLK ; 6.683  ; 6.577  ; Rise       ; Register_CLK    ;
;  Output_Q[3]           ; Register_CLK ; 6.742  ; 6.770  ; Rise       ; Register_CLK    ;
; PC_Q[*]                ; Register_CLK ; 5.851  ; 5.777  ; Rise       ; Register_CLK    ;
;  PC_Q[0]               ; Register_CLK ; 5.585  ; 5.557  ; Rise       ; Register_CLK    ;
;  PC_Q[1]               ; Register_CLK ; 5.685  ; 5.629  ; Rise       ; Register_CLK    ;
;  PC_Q[2]               ; Register_CLK ; 5.795  ; 5.743  ; Rise       ; Register_CLK    ;
;  PC_Q[3]               ; Register_CLK ; 5.635  ; 5.586  ; Rise       ; Register_CLK    ;
;  PC_Q[4]               ; Register_CLK ; 5.851  ; 5.777  ; Rise       ; Register_CLK    ;
; R0_Q[*]                ; Register_CLK ; 5.919  ; 5.830  ; Rise       ; Register_CLK    ;
;  R0_Q[0]               ; Register_CLK ; 5.363  ; 5.340  ; Rise       ; Register_CLK    ;
;  R0_Q[1]               ; Register_CLK ; 5.787  ; 5.727  ; Rise       ; Register_CLK    ;
;  R0_Q[2]               ; Register_CLK ; 5.600  ; 5.560  ; Rise       ; Register_CLK    ;
;  R0_Q[3]               ; Register_CLK ; 5.919  ; 5.830  ; Rise       ; Register_CLK    ;
; R1_Q[*]                ; Register_CLK ; 5.917  ; 5.895  ; Rise       ; Register_CLK    ;
;  R1_Q[0]               ; Register_CLK ; 5.916  ; 5.849  ; Rise       ; Register_CLK    ;
;  R1_Q[1]               ; Register_CLK ; 5.917  ; 5.895  ; Rise       ; Register_CLK    ;
;  R1_Q[2]               ; Register_CLK ; 5.847  ; 5.834  ; Rise       ; Register_CLK    ;
;  R1_Q[3]               ; Register_CLK ; 5.823  ; 5.790  ; Rise       ; Register_CLK    ;
; R2_Q[*]                ; Register_CLK ; 5.967  ; 5.926  ; Rise       ; Register_CLK    ;
;  R2_Q[0]               ; Register_CLK ; 5.709  ; 5.667  ; Rise       ; Register_CLK    ;
;  R2_Q[1]               ; Register_CLK ; 5.825  ; 5.781  ; Rise       ; Register_CLK    ;
;  R2_Q[2]               ; Register_CLK ; 5.967  ; 5.926  ; Rise       ; Register_CLK    ;
;  R2_Q[3]               ; Register_CLK ; 5.745  ; 5.667  ; Rise       ; Register_CLK    ;
; SCOUT[*]               ; Register_CLK ; 8.748  ; 8.749  ; Rise       ; Register_CLK    ;
;  SCOUT[0]              ; Register_CLK ; 8.633  ; 8.567  ; Rise       ; Register_CLK    ;
;  SCOUT[1]              ; Register_CLK ; 8.631  ; 8.582  ; Rise       ; Register_CLK    ;
;  SCOUT[2]              ; Register_CLK ; 8.748  ; 8.749  ; Rise       ; Register_CLK    ;
; SP_Q[*]                ; Register_CLK ; 6.939  ; 6.816  ; Rise       ; Register_CLK    ;
;  SP_Q[0]               ; Register_CLK ; 6.565  ; 6.491  ; Rise       ; Register_CLK    ;
;  SP_Q[1]               ; Register_CLK ; 6.841  ; 6.794  ; Rise       ; Register_CLK    ;
;  SP_Q[2]               ; Register_CLK ; 6.939  ; 6.816  ; Rise       ; Register_CLK    ;
;  SP_Q[3]               ; Register_CLK ; 5.933  ; 5.908  ; Rise       ; Register_CLK    ;
; T0                     ; Register_CLK ; 8.944  ; 8.809  ; Rise       ; Register_CLK    ;
; T1                     ; Register_CLK ; 8.558  ; 8.446  ; Rise       ; Register_CLK    ;
; T2                     ; Register_CLK ; 10.123 ; 9.975  ; Rise       ; Register_CLK    ;
; T3                     ; Register_CLK ; 8.576  ; 8.429  ; Rise       ; Register_CLK    ;
; T4                     ; Register_CLK ; 8.916  ; 8.926  ; Rise       ; Register_CLK    ;
; over_flow              ; Register_CLK ; 7.394  ; 7.510  ; Rise       ; Register_CLK    ;
+------------------------+--------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                        ;
+------------------------+--------------+-------+-------+------------+-----------------+
; Data Port              ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------------+--------------+-------+-------+------------+-----------------+
; BUS[*]                 ; Memory_CLK   ; 6.794 ; 6.739 ; Rise       ; Memory_CLK      ;
;  BUS[0]                ; Memory_CLK   ; 7.377 ; 7.185 ; Rise       ; Memory_CLK      ;
;  BUS[1]                ; Memory_CLK   ; 7.185 ; 7.038 ; Rise       ; Memory_CLK      ;
;  BUS[2]                ; Memory_CLK   ; 6.794 ; 6.739 ; Rise       ; Memory_CLK      ;
;  BUS[3]                ; Memory_CLK   ; 7.244 ; 7.134 ; Rise       ; Memory_CLK      ;
; DataMemory[*]          ; Memory_CLK   ; 5.996 ; 5.877 ; Rise       ; Memory_CLK      ;
;  DataMemory[0]         ; Memory_CLK   ; 5.996 ; 5.877 ; Rise       ; Memory_CLK      ;
;  DataMemory[1]         ; Memory_CLK   ; 6.249 ; 6.136 ; Rise       ; Memory_CLK      ;
;  DataMemory[2]         ; Memory_CLK   ; 6.602 ; 6.510 ; Rise       ; Memory_CLK      ;
;  DataMemory[3]         ; Memory_CLK   ; 6.255 ; 6.120 ; Rise       ; Memory_CLK      ;
; InstructionMemory[*]   ; Memory_CLK   ; 5.523 ; 5.461 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[0]  ; Memory_CLK   ; 6.433 ; 6.338 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[1]  ; Memory_CLK   ; 5.691 ; 5.613 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[2]  ; Memory_CLK   ; 6.105 ; 6.019 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[3]  ; Memory_CLK   ; 5.631 ; 5.531 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[4]  ; Memory_CLK   ; 5.675 ; 5.594 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[5]  ; Memory_CLK   ; 5.944 ; 5.871 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[6]  ; Memory_CLK   ; 6.057 ; 5.993 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[7]  ; Memory_CLK   ; 5.835 ; 5.735 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[8]  ; Memory_CLK   ; 5.818 ; 5.718 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[9]  ; Memory_CLK   ; 5.523 ; 5.461 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[10] ; Memory_CLK   ; 6.215 ; 6.123 ; Rise       ; Memory_CLK      ;
; StackMemory[*]         ; Memory_CLK   ; 5.594 ; 5.492 ; Rise       ; Memory_CLK      ;
;  StackMemory[0]        ; Memory_CLK   ; 5.715 ; 5.708 ; Rise       ; Memory_CLK      ;
;  StackMemory[1]        ; Memory_CLK   ; 6.278 ; 6.132 ; Rise       ; Memory_CLK      ;
;  StackMemory[2]        ; Memory_CLK   ; 5.594 ; 5.492 ; Rise       ; Memory_CLK      ;
;  StackMemory[3]        ; Memory_CLK   ; 5.741 ; 5.687 ; Rise       ; Memory_CLK      ;
;  StackMemory[4]        ; Memory_CLK   ; 5.822 ; 5.693 ; Rise       ; Memory_CLK      ;
; ALU_Overflow           ; Register_CLK ; 6.924 ; 6.815 ; Rise       ; Register_CLK    ;
; ALU_out[*]             ; Register_CLK ; 7.105 ; 6.975 ; Rise       ; Register_CLK    ;
;  ALU_out[0]            ; Register_CLK ; 7.105 ; 6.975 ; Rise       ; Register_CLK    ;
;  ALU_out[1]            ; Register_CLK ; 7.194 ; 7.113 ; Rise       ; Register_CLK    ;
;  ALU_out[2]            ; Register_CLK ; 7.210 ; 7.135 ; Rise       ; Register_CLK    ;
;  ALU_out[3]            ; Register_CLK ; 7.896 ; 7.743 ; Rise       ; Register_CLK    ;
; AR_Q[*]                ; Register_CLK ; 6.094 ; 6.045 ; Rise       ; Register_CLK    ;
;  AR_Q[0]               ; Register_CLK ; 6.443 ; 6.399 ; Rise       ; Register_CLK    ;
;  AR_Q[1]               ; Register_CLK ; 6.094 ; 6.045 ; Rise       ; Register_CLK    ;
;  AR_Q[2]               ; Register_CLK ; 6.340 ; 6.334 ; Rise       ; Register_CLK    ;
;  AR_Q[3]               ; Register_CLK ; 6.213 ; 6.220 ; Rise       ; Register_CLK    ;
; BUS[*]                 ; Register_CLK ; 6.662 ; 6.678 ; Rise       ; Register_CLK    ;
;  BUS[0]                ; Register_CLK ; 7.157 ; 7.042 ; Rise       ; Register_CLK    ;
;  BUS[1]                ; Register_CLK ; 7.438 ; 7.305 ; Rise       ; Register_CLK    ;
;  BUS[2]                ; Register_CLK ; 6.662 ; 6.678 ; Rise       ; Register_CLK    ;
;  BUS[3]                ; Register_CLK ; 6.907 ; 6.806 ; Rise       ; Register_CLK    ;
; D0                     ; Register_CLK ; 7.019 ; 7.028 ; Rise       ; Register_CLK    ;
; D1                     ; Register_CLK ; 7.027 ; 6.955 ; Rise       ; Register_CLK    ;
; D2                     ; Register_CLK ; 6.885 ; 6.756 ; Rise       ; Register_CLK    ;
; D3                     ; Register_CLK ; 8.333 ; 8.365 ; Rise       ; Register_CLK    ;
; D4                     ; Register_CLK ; 6.919 ; 6.798 ; Rise       ; Register_CLK    ;
; D5                     ; Register_CLK ; 6.863 ; 6.802 ; Rise       ; Register_CLK    ;
; D6                     ; Register_CLK ; 6.938 ; 6.801 ; Rise       ; Register_CLK    ;
; D8                     ; Register_CLK ; 6.926 ; 6.905 ; Rise       ; Register_CLK    ;
; D9                     ; Register_CLK ; 6.943 ; 6.794 ; Rise       ; Register_CLK    ;
; D10                    ; Register_CLK ; 8.447 ; 8.449 ; Rise       ; Register_CLK    ;
; D11                    ; Register_CLK ; 7.005 ; 6.998 ; Rise       ; Register_CLK    ;
; D12                    ; Register_CLK ; 6.346 ; 6.330 ; Rise       ; Register_CLK    ;
; D13                    ; Register_CLK ; 6.496 ; 6.463 ; Rise       ; Register_CLK    ;
; D14                    ; Register_CLK ; 5.966 ; 5.912 ; Rise       ; Register_CLK    ;
; D15                    ; Register_CLK ; 6.469 ; 6.454 ; Rise       ; Register_CLK    ;
; IR_Q[*]                ; Register_CLK ; 5.210 ; 5.179 ; Rise       ; Register_CLK    ;
;  IR_Q[0]               ; Register_CLK ; 5.870 ; 5.828 ; Rise       ; Register_CLK    ;
;  IR_Q[1]               ; Register_CLK ; 5.601 ; 5.579 ; Rise       ; Register_CLK    ;
;  IR_Q[2]               ; Register_CLK ; 5.210 ; 5.179 ; Rise       ; Register_CLK    ;
;  IR_Q[3]               ; Register_CLK ; 5.736 ; 5.708 ; Rise       ; Register_CLK    ;
;  IR_Q[4]               ; Register_CLK ; 5.665 ; 5.615 ; Rise       ; Register_CLK    ;
;  IR_Q[5]               ; Register_CLK ; 5.397 ; 5.341 ; Rise       ; Register_CLK    ;
;  IR_Q[6]               ; Register_CLK ; 5.505 ; 5.497 ; Rise       ; Register_CLK    ;
;  IR_Q[7]               ; Register_CLK ; 5.947 ; 5.905 ; Rise       ; Register_CLK    ;
;  IR_Q[8]               ; Register_CLK ; 5.731 ; 5.707 ; Rise       ; Register_CLK    ;
;  IR_Q[9]               ; Register_CLK ; 6.348 ; 6.287 ; Rise       ; Register_CLK    ;
;  IR_Q[10]              ; Register_CLK ; 6.640 ; 6.706 ; Rise       ; Register_CLK    ;
; Input_Q[*]             ; Register_CLK ; 5.322 ; 5.287 ; Rise       ; Register_CLK    ;
;  Input_Q[0]            ; Register_CLK ; 5.647 ; 5.574 ; Rise       ; Register_CLK    ;
;  Input_Q[1]            ; Register_CLK ; 5.478 ; 5.421 ; Rise       ; Register_CLK    ;
;  Input_Q[2]            ; Register_CLK ; 5.322 ; 5.287 ; Rise       ; Register_CLK    ;
;  Input_Q[3]            ; Register_CLK ; 6.126 ; 6.067 ; Rise       ; Register_CLK    ;
; Output_Q[*]            ; Register_CLK ; 5.753 ; 5.688 ; Rise       ; Register_CLK    ;
;  Output_Q[0]           ; Register_CLK ; 5.753 ; 5.688 ; Rise       ; Register_CLK    ;
;  Output_Q[1]           ; Register_CLK ; 5.989 ; 5.959 ; Rise       ; Register_CLK    ;
;  Output_Q[2]           ; Register_CLK ; 6.522 ; 6.418 ; Rise       ; Register_CLK    ;
;  Output_Q[3]           ; Register_CLK ; 6.579 ; 6.604 ; Rise       ; Register_CLK    ;
; PC_Q[*]                ; Register_CLK ; 5.466 ; 5.437 ; Rise       ; Register_CLK    ;
;  PC_Q[0]               ; Register_CLK ; 5.466 ; 5.437 ; Rise       ; Register_CLK    ;
;  PC_Q[1]               ; Register_CLK ; 5.564 ; 5.507 ; Rise       ; Register_CLK    ;
;  PC_Q[2]               ; Register_CLK ; 5.670 ; 5.617 ; Rise       ; Register_CLK    ;
;  PC_Q[3]               ; Register_CLK ; 5.515 ; 5.466 ; Rise       ; Register_CLK    ;
;  PC_Q[4]               ; Register_CLK ; 5.721 ; 5.648 ; Rise       ; Register_CLK    ;
; R0_Q[*]                ; Register_CLK ; 5.254 ; 5.229 ; Rise       ; Register_CLK    ;
;  R0_Q[0]               ; Register_CLK ; 5.254 ; 5.229 ; Rise       ; Register_CLK    ;
;  R0_Q[1]               ; Register_CLK ; 5.661 ; 5.601 ; Rise       ; Register_CLK    ;
;  R0_Q[2]               ; Register_CLK ; 5.481 ; 5.441 ; Rise       ; Register_CLK    ;
;  R0_Q[3]               ; Register_CLK ; 5.789 ; 5.701 ; Rise       ; Register_CLK    ;
; R1_Q[*]                ; Register_CLK ; 5.701 ; 5.669 ; Rise       ; Register_CLK    ;
;  R1_Q[0]               ; Register_CLK ; 5.790 ; 5.725 ; Rise       ; Register_CLK    ;
;  R1_Q[1]               ; Register_CLK ; 5.791 ; 5.769 ; Rise       ; Register_CLK    ;
;  R1_Q[2]               ; Register_CLK ; 5.725 ; 5.713 ; Rise       ; Register_CLK    ;
;  R1_Q[3]               ; Register_CLK ; 5.701 ; 5.669 ; Rise       ; Register_CLK    ;
; R2_Q[*]                ; Register_CLK ; 5.593 ; 5.544 ; Rise       ; Register_CLK    ;
;  R2_Q[0]               ; Register_CLK ; 5.593 ; 5.552 ; Rise       ; Register_CLK    ;
;  R2_Q[1]               ; Register_CLK ; 5.699 ; 5.655 ; Rise       ; Register_CLK    ;
;  R2_Q[2]               ; Register_CLK ; 5.841 ; 5.802 ; Rise       ; Register_CLK    ;
;  R2_Q[3]               ; Register_CLK ; 5.621 ; 5.544 ; Rise       ; Register_CLK    ;
; SCOUT[*]               ; Register_CLK ; 8.337 ; 8.274 ; Rise       ; Register_CLK    ;
;  SCOUT[0]              ; Register_CLK ; 8.340 ; 8.274 ; Rise       ; Register_CLK    ;
;  SCOUT[1]              ; Register_CLK ; 8.337 ; 8.289 ; Rise       ; Register_CLK    ;
;  SCOUT[2]              ; Register_CLK ; 8.451 ; 8.449 ; Rise       ; Register_CLK    ;
; SP_Q[*]                ; Register_CLK ; 5.808 ; 5.783 ; Rise       ; Register_CLK    ;
;  SP_Q[0]               ; Register_CLK ; 6.414 ; 6.343 ; Rise       ; Register_CLK    ;
;  SP_Q[1]               ; Register_CLK ; 6.672 ; 6.625 ; Rise       ; Register_CLK    ;
;  SP_Q[2]               ; Register_CLK ; 6.767 ; 6.647 ; Rise       ; Register_CLK    ;
;  SP_Q[3]               ; Register_CLK ; 5.808 ; 5.783 ; Rise       ; Register_CLK    ;
; T0                     ; Register_CLK ; 8.480 ; 8.430 ; Rise       ; Register_CLK    ;
; T1                     ; Register_CLK ; 8.125 ; 8.080 ; Rise       ; Register_CLK    ;
; T2                     ; Register_CLK ; 9.166 ; 9.082 ; Rise       ; Register_CLK    ;
; T3                     ; Register_CLK ; 7.998 ; 7.985 ; Rise       ; Register_CLK    ;
; T4                     ; Register_CLK ; 8.424 ; 8.383 ; Rise       ; Register_CLK    ;
; over_flow              ; Register_CLK ; 7.258 ; 7.373 ; Rise       ; Register_CLK    ;
+------------------------+--------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; Input[0]   ; BUS[0]      ; 9.550 ; 8.988 ; 9.503 ; 9.784 ;
; Input[1]   ; BUS[1]      ; 9.110 ; 8.705 ; 9.180 ; 9.373 ;
; Input[2]   ; BUS[2]      ; 9.339 ; 9.332 ; 9.669 ; 9.691 ;
; Input[3]   ; BUS[3]      ; 8.511 ;       ;       ; 8.735 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; Input[0]   ; BUS[0]      ; 8.875 ; 8.727 ; 9.227 ; 9.107 ;
; Input[1]   ; BUS[1]      ; 8.578 ; 8.461 ; 8.922 ; 8.833 ;
; Input[2]   ; BUS[2]      ; 8.827 ; 8.992 ; 9.339 ; 9.128 ;
; Input[3]   ; BUS[3]      ; 8.286 ;       ;       ; 8.510 ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------+
; Fast 1200mV 0C Model Setup Summary    ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; Register_CLK ; -2.772 ; -106.931      ;
; Memory_CLK   ; -2.511 ; -21.933       ;
+--------------+--------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Hold Summary     ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; Register_CLK ; -0.448 ; -1.284        ;
; Memory_CLK   ; 0.305  ; 0.000         ;
+--------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+--------------+--------+--------------------------+
; Clock        ; Slack  ; End Point TNS            ;
+--------------+--------+--------------------------+
; Register_CLK ; -3.000 ; -53.842                  ;
; Memory_CLK   ; -3.000 ; -36.635                  ;
+--------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Register_CLK'                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                                                                                  ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -2.772 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -1.944     ; 1.815      ;
; -2.749 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 1.000        ; -1.948     ; 1.788      ;
; -2.749 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 1.000        ; -1.948     ; 1.788      ;
; -2.732 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 1.000        ; -1.944     ; 1.775      ;
; -2.732 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -1.944     ; 1.775      ;
; -2.725 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -1.948     ; 1.764      ;
; -2.725 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 1.000        ; -1.948     ; 1.764      ;
; -2.725 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 1.000        ; -1.948     ; 1.764      ;
; -2.659 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.040     ; 3.606      ;
; -2.638 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -1.944     ; 1.681      ;
; -2.635 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.040     ; 3.582      ;
; -2.616 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -1.944     ; 1.659      ;
; -2.615 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 1.000        ; -1.948     ; 1.654      ;
; -2.615 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 1.000        ; -1.948     ; 1.654      ;
; -2.598 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 1.000        ; -1.944     ; 1.641      ;
; -2.598 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -1.944     ; 1.641      ;
; -2.593 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 1.000        ; -1.948     ; 1.632      ;
; -2.593 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 1.000        ; -1.948     ; 1.632      ;
; -2.591 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -1.948     ; 1.630      ;
; -2.591 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 1.000        ; -1.948     ; 1.630      ;
; -2.591 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 1.000        ; -1.948     ; 1.630      ;
; -2.577 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.036     ; 3.528      ;
; -2.576 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 1.000        ; -1.944     ; 1.619      ;
; -2.576 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -1.944     ; 1.619      ;
; -2.569 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -1.948     ; 1.608      ;
; -2.569 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 1.000        ; -1.948     ; 1.608      ;
; -2.569 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 1.000        ; -1.948     ; 1.608      ;
; -2.552 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.035     ; 3.504      ;
; -2.539 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 1.000        ; -1.739     ; 1.787      ;
; -2.529 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 1.000        ; -1.752     ; 1.764      ;
; -2.506 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.035     ; 3.458      ;
; -2.455 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; Register_CLK ; Register_CLK ; 1.000        ; -1.948     ; 1.494      ;
; -2.455 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; Register_CLK ; Register_CLK ; 1.000        ; -1.948     ; 1.494      ;
; -2.455 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; Register_CLK ; Register_CLK ; 1.000        ; -1.948     ; 1.494      ;
; -2.455 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -1.948     ; 1.494      ;
; -2.455 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 1.000        ; -1.948     ; 1.494      ;
; -2.454 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.035     ; 3.406      ;
; -2.447 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; Register_CLK ; Register_CLK ; 1.000        ; -1.948     ; 1.486      ;
; -2.447 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; Register_CLK ; Register_CLK ; 1.000        ; -1.948     ; 1.486      ;
; -2.447 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; Register_CLK ; Register_CLK ; 1.000        ; -1.948     ; 1.486      ;
; -2.447 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -1.948     ; 1.486      ;
; -2.447 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 1.000        ; -1.948     ; 1.486      ;
; -2.438 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.035     ; 3.390      ;
; -2.434 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.254     ; 3.167      ;
; -2.432 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; Register_CLK ; Register_CLK ; 1.000        ; -1.948     ; 1.471      ;
; -2.432 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; Register_CLK ; Register_CLK ; 1.000        ; -1.948     ; 1.471      ;
; -2.432 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; Register_CLK ; Register_CLK ; 1.000        ; -1.948     ; 1.471      ;
; -2.432 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -1.948     ; 1.471      ;
; -2.432 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 1.000        ; -1.948     ; 1.471      ;
; -2.420 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.240     ; 3.167      ;
; -2.411 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.031     ; 3.367      ;
; -2.408 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; Register_CLK ; Register_CLK ; 1.000        ; -1.948     ; 1.447      ;
; -2.408 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Register_CLK ; Register_CLK ; 1.000        ; -1.948     ; 1.447      ;
; -2.408 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Register_CLK ; Register_CLK ; 1.000        ; -1.948     ; 1.447      ;
; -2.408 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; Register_CLK ; Register_CLK ; 1.000        ; -1.948     ; 1.447      ;
; -2.408 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -1.948     ; 1.447      ;
; -2.405 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 1.000        ; -1.739     ; 1.653      ;
; -2.404 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; Register_CLK ; Register_CLK ; 1.000        ; -1.948     ; 1.443      ;
; -2.404 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Register_CLK ; Register_CLK ; 1.000        ; -1.948     ; 1.443      ;
; -2.404 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Register_CLK ; Register_CLK ; 1.000        ; -1.948     ; 1.443      ;
; -2.404 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; Register_CLK ; Register_CLK ; 1.000        ; -1.948     ; 1.443      ;
; -2.404 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -1.948     ; 1.443      ;
; -2.403 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.036     ; 3.354      ;
; -2.395 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 1.000        ; -1.752     ; 1.630      ;
; -2.395 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.031     ; 3.351      ;
; -2.386 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.441     ; 2.932      ;
; -2.385 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.035     ; 3.337      ;
; -2.383 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 1.000        ; -1.739     ; 1.631      ;
; -2.381 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; Register_CLK ; Register_CLK ; 1.000        ; -1.948     ; 1.420      ;
; -2.381 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Register_CLK ; Register_CLK ; 1.000        ; -1.948     ; 1.420      ;
; -2.381 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Register_CLK ; Register_CLK ; 1.000        ; -1.948     ; 1.420      ;
; -2.381 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; Register_CLK ; Register_CLK ; 1.000        ; -1.948     ; 1.420      ;
; -2.381 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -1.948     ; 1.420      ;
; -2.377 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.236     ; 3.128      ;
; -2.375 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 1.000        ; -1.767     ; 1.595      ;
; -2.373 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 1.000        ; -1.752     ; 1.608      ;
; -2.369 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.035     ; 3.321      ;
; -2.357 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.239     ; 3.105      ;
; -2.356 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.035     ; 3.308      ;
; -2.354 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; Register_CLK ; Register_CLK ; 1.000        ; -1.771     ; 1.570      ;
; -2.354 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -1.771     ; 1.570      ;
; -2.354 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -1.771     ; 1.570      ;
; -2.354 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 1.000        ; -1.771     ; 1.570      ;
; -2.354 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; Register_CLK ; Register_CLK ; 1.000        ; -1.771     ; 1.570      ;
; -2.351 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.240     ; 3.098      ;
; -2.348 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ; Register_CLK ; Register_CLK ; 1.000        ; 0.142      ; 3.477      ;
; -2.338 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.240     ; 3.085      ;
; -2.324 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ; Register_CLK ; Register_CLK ; 1.000        ; 0.142      ; 3.453      ;
; -2.319 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.036     ; 3.270      ;
; -2.314 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.235     ; 3.066      ;
; -2.302 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]     ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; Register_CLK ; Register_CLK ; 1.000        ; -1.943     ; 1.346      ;
; -2.301 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; Register_CLK ; Register_CLK ; 1.000        ; -1.943     ; 1.345      ;
; -2.297 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 1.000        ; -1.767     ; 1.517      ;
; -2.288 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 1.000        ; -0.239     ; 3.036      ;
; -2.284 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 1.000        ; -1.752     ; 1.519      ;
; -2.284 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 1.000        ; -1.752     ; 1.519      ;
; -2.279 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; Register_CLK ; Register_CLK ; 1.000        ; -1.943     ; 1.323      ;
; -2.276 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; Register_CLK ; Register_CLK ; 1.000        ; -1.771     ; 1.492      ;
; -2.276 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -1.771     ; 1.492      ;
; -2.276 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -1.771     ; 1.492      ;
+--------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Memory_CLK'                                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.511 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -1.776     ; 1.724      ;
; -2.348 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -1.776     ; 1.561      ;
; -2.311 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -1.783     ; 1.517      ;
; -2.302 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -1.776     ; 1.515      ;
; -2.232 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.114      ; 3.335      ;
; -2.208 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.114      ; 3.311      ;
; -2.186 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -1.783     ; 1.392      ;
; -2.163 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.119      ; 3.271      ;
; -2.155 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -1.783     ; 1.361      ;
; -2.150 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.118      ; 3.257      ;
; -2.149 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.273     ; 2.865      ;
; -2.147 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.119      ; 3.255      ;
; -2.129 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.086     ; 3.032      ;
; -2.111 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.085     ; 3.015      ;
; -2.103 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]                  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg       ; Register_CLK ; Memory_CLK  ; 1.000        ; -1.780     ; 1.312      ;
; -2.098 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -1.779     ; 1.308      ;
; -2.079 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.119      ; 3.187      ;
; -2.071 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]                  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg       ; Register_CLK ; Memory_CLK  ; 1.000        ; -1.780     ; 1.280      ;
; -2.066 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.085     ; 2.970      ;
; -2.043 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.118      ; 3.150      ;
; -2.031 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -1.783     ; 1.237      ;
; -2.028 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]                  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg       ; Register_CLK ; Memory_CLK  ; 1.000        ; -1.780     ; 1.237      ;
; -2.026 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -1.783     ; 1.232      ;
; -2.007 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.100     ; 2.896      ;
; -1.990 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -1.779     ; 1.200      ;
; -1.976 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.118      ; 3.083      ;
; -1.950 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -1.779     ; 1.160      ;
; -1.945 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.273     ; 2.661      ;
; -1.940 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.273     ; 2.656      ;
; -1.934 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.119      ; 3.042      ;
; -1.927 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -1.783     ; 1.133      ;
; -1.903 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -1.779     ; 1.113      ;
; -1.892 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.118      ; 2.999      ;
; -1.825 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -1.779     ; 1.035      ;
; -1.823 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.119      ; 2.931      ;
; -1.786 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -1.779     ; 0.996      ;
; -1.784 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.118      ; 2.891      ;
; -1.762 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.273     ; 2.478      ;
; -1.759 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.269     ; 2.479      ;
; -1.717 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.269     ; 2.437      ;
; -1.634 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.269     ; 2.354      ;
; -1.631 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.119      ; 2.739      ;
; -1.624 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                   ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.118      ; 2.731      ;
; -1.607 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                   ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.118      ; 2.714      ;
; -1.601 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.114      ; 2.704      ;
; -1.588 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                   ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.119      ; 2.696      ;
; -1.545 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.269     ; 2.265      ;
; -1.515 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]             ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.113      ; 2.617      ;
; -1.442 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                   ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.118      ; 2.549      ;
; -1.294 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.276     ; 2.007      ;
; -1.262 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.276     ; 1.975      ;
; -1.216 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.276     ; 1.929      ;
; -1.210 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.272     ; 1.927      ;
; -1.170 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.276     ; 1.883      ;
; -1.151 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.272     ; 1.868      ;
; -1.145 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.272     ; 1.862      ;
; -1.138 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.276     ; 1.851      ;
; -1.119 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.272     ; 1.836      ;
; -1.109 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.272     ; 1.826      ;
; -1.063 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.276     ; 1.776      ;
; -1.041 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.276     ; 1.754      ;
; -1.026 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.272     ; 1.743      ;
; -1.013 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.276     ; 1.726      ;
; -0.937 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.272     ; 1.654      ;
; -0.892 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.272     ; 1.609      ;
; -0.876 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                          ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.023     ; 1.862      ;
; -0.835 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.062     ; 1.762      ;
; -0.728 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.062     ; 1.655      ;
; -0.520 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                          ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.023     ; 1.506      ;
; -0.476 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]             ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.110      ; 1.575      ;
; -0.358 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.062     ; 1.285      ;
; -0.338 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                                ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.061     ; 1.232      ;
; -0.338 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                                ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.061     ; 1.232      ;
; -0.338 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                                ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.061     ; 1.232      ;
; -0.338 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                                ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.061     ; 1.232      ;
; -0.337 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[4]                               ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[3]                               ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[2]                               ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[1]                               ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[0]                               ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[10]                         ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[9]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[8]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[7]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[6]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[5]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[4]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[3]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[2]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[1]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[0]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.060     ; 1.232      ;
; -0.330 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.062     ; 1.257      ;
; -0.256 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                          ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.023     ; 1.242      ;
; -0.219 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                          ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.023     ; 1.205      ;
; -0.057 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.062     ; 0.984      ;
; 0.047  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.066     ; 0.876      ;
; 0.177  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.066     ; 0.746      ;
; 0.195  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.069     ; 0.725      ;
; 0.204  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.066     ; 0.719      ;
; 0.213  ; stack_pointer:inst16|sp_addr_internal[1]                                                                             ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0      ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.088     ; 0.688      ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Register_CLK'                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                                                                                                  ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -0.448 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 1.943      ; 1.579      ;
; -0.418 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 1.943      ; 1.609      ;
; -0.418 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 1.943      ; 1.609      ;
; 0.096  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 1.572      ; 1.752      ;
; 0.096  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 1.572      ; 1.752      ;
; 0.096  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 1.572      ; 1.752      ;
; 0.140  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 1.572      ; 1.796      ;
; 0.140  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 1.572      ; 1.796      ;
; 0.140  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 1.572      ; 1.796      ;
; 0.146  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 1.572      ; 1.802      ;
; 0.164  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 1.572      ; 1.820      ;
; 0.164  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 1.572      ; 1.820      ;
; 0.174  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[6]        ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.290      ; 0.588      ;
; 0.179  ; stack_pointer:inst16|sp_addr_internal[0]                                                                 ; stack_pointer:inst16|sp_addr_internal[0]                                                                 ; Register_CLK ; Register_CLK ; 0.000        ; 0.044      ; 0.307      ;
; 0.183  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 1.572      ; 1.839      ;
; 0.195  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[9]        ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.290      ; 0.609      ;
; 0.201  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 1.572      ; 1.857      ;
; 0.201  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 1.572      ; 1.857      ;
; 0.209  ; stack_pointer:inst16|sp_addr_internal[3]                                                                 ; stack_pointer:inst16|sp_addr_internal[3]                                                                 ; Register_CLK ; Register_CLK ; 0.000        ; 0.044      ; 0.337      ;
; 0.210  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.043      ; 0.337      ;
; 0.252  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[7]        ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.290      ; 0.666      ;
; 0.300  ; stack_pointer:inst16|sp_addr_internal[2]                                                                 ; stack_pointer:inst16|sp_addr_internal[2]                                                                 ; Register_CLK ; Register_CLK ; 0.000        ; 0.044      ; 0.428      ;
; 0.310  ; stack_pointer:inst16|sp_addr_internal[1]                                                                 ; stack_pointer:inst16|sp_addr_internal[1]                                                                 ; Register_CLK ; Register_CLK ; 0.000        ; 0.044      ; 0.438      ;
; 0.311  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.043      ; 0.438      ;
; 0.311  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.043      ; 0.438      ;
; 0.311  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[8]        ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.290      ; 0.725      ;
; 0.312  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.043      ; 0.439      ;
; 0.339  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.215      ; 0.638      ;
; 0.343  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.215      ; 0.642      ;
; 0.366  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.043      ; 0.493      ;
; 0.398  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]      ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.036      ; 0.518      ;
; 0.407  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]      ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.036      ; 0.527      ;
; 0.458  ; stack_pointer:inst16|sp_addr_internal[2]                                                                 ; stack_pointer:inst16|sp_addr_internal[3]                                                                 ; Register_CLK ; Register_CLK ; 0.000        ; 0.044      ; 0.586      ;
; 0.458  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.043      ; 0.585      ;
; 0.459  ; stack_pointer:inst16|sp_addr_internal[1]                                                                 ; stack_pointer:inst16|sp_addr_internal[2]                                                                 ; Register_CLK ; Register_CLK ; 0.000        ; 0.044      ; 0.587      ;
; 0.460  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.043      ; 0.587      ;
; 0.461  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.043      ; 0.588      ;
; 0.464  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.215      ; 0.763      ;
; 0.469  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.234      ; 0.787      ;
; 0.470  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.043      ; 0.597      ;
; 0.471  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.215      ; 0.770      ;
; 0.473  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.043      ; 0.600      ;
; 0.506  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]              ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.105      ; 0.735      ;
; 0.515  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.043      ; 0.642      ;
; 0.522  ; stack_pointer:inst16|sp_addr_internal[1]                                                                 ; stack_pointer:inst16|sp_addr_internal[3]                                                                 ; Register_CLK ; Register_CLK ; 0.000        ; 0.044      ; 0.650      ;
; 0.523  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.043      ; 0.650      ;
; 0.524  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.043      ; 0.651      ;
; 0.526  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.043      ; 0.653      ;
; 0.527  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.043      ; 0.654      ;
; 0.534  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]      ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.036      ; 0.654      ;
; 0.538  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]              ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.090      ; 0.752      ;
; 0.547  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]      ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.036      ; 0.667      ;
; 0.604  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.220      ; 0.908      ;
; 0.631  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[10]       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.096     ; 0.659      ;
; 0.639  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.220      ; 0.943      ;
; 0.643  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[3]        ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.102     ; 0.665      ;
; 0.648  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[5]        ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.102     ; 0.670      ;
; 0.652  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[0]        ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.101     ; 0.675      ;
; 0.660  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[2]        ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.102     ; 0.682      ;
; 0.663  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[4]             ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.082      ; 0.869      ;
; 0.668  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[0]             ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.082      ; 0.874      ;
; 0.674  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[2]             ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.082      ; 0.880      ;
; 0.675  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[3]             ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.082      ; 0.881      ;
; 0.681  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]      ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.036      ; 0.801      ;
; 0.684  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]      ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.036      ; 0.804      ;
; 0.686  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[1]             ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.082      ; 0.892      ;
; 0.721  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.219      ; 1.024      ;
; 0.753  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[1]        ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.101     ; 0.776      ;
; 0.760  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]              ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.106      ; 0.990      ;
; 0.766  ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.216      ; 1.066      ;
; 0.768  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[4]        ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.102     ; 0.790      ;
; 0.775  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.239      ; 1.098      ;
; 0.776  ; stack_pointer:inst16|sp_addr_internal[0]                                                                 ; stack_pointer:inst16|sp_addr_internal[1]                                                                 ; Register_CLK ; Register_CLK ; 0.000        ; 0.050      ; 0.910      ;
; 0.779  ; stack_pointer:inst16|sp_addr_internal[0]                                                                 ; stack_pointer:inst16|sp_addr_internal[2]                                                                 ; Register_CLK ; Register_CLK ; 0.000        ; 0.050      ; 0.913      ;
; 0.787  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; over_flow:inst|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]              ; Register_CLK ; Register_CLK ; 0.000        ; -0.326     ; 0.545      ;
; 0.794  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.035      ; 0.913      ;
; 0.795  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.239      ; 1.118      ;
; 0.795  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.239      ; 1.118      ;
; 0.803  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.220      ; 1.107      ;
; 0.817  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.239      ; 1.140      ;
; 0.817  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.239      ; 1.140      ;
; 0.819  ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.225      ; 1.128      ;
; 0.821  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.220      ; 1.125      ;
; 0.824  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.220      ; 1.128      ;
; 0.825  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]      ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.036      ; 0.945      ;
; 0.842  ; stack_pointer:inst16|sp_addr_internal[0]                                                                 ; stack_pointer:inst16|sp_addr_internal[3]                                                                 ; Register_CLK ; Register_CLK ; 0.000        ; 0.050      ; 0.976      ;
; 0.843  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]      ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.036      ; 0.963      ;
; 0.852  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.220      ; 1.156      ;
; 0.862  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.225      ; 1.171      ;
; 0.870  ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.220      ; 1.174      ;
; 0.871  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; over_flow:inst|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]              ; Register_CLK ; Register_CLK ; 0.000        ; -0.326     ; 0.629      ;
; 0.874  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.249      ; 1.207      ;
; 0.874  ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.239      ; 1.197      ;
; 0.906  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.225      ; 1.215      ;
; 0.906  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]              ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.091      ; 1.121      ;
; 0.911  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]              ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.120      ; 1.155      ;
; 0.917  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]      ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.036      ; 1.037      ;
; 0.918  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; over_flow:inst|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]              ; Register_CLK ; Register_CLK ; 0.000        ; -0.326     ; 0.676      ;
; 0.943  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.235      ; 1.262      ;
; 0.947  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]              ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.094     ; 0.977      ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Memory_CLK'                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.305 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.048      ; 0.497      ;
; 0.306 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.048      ; 0.498      ;
; 0.312 ; stack_pointer:inst16|sp_addr_internal[0]                                                                             ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0      ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.033      ; 0.489      ;
; 0.325 ; stack_pointer:inst16|sp_addr_internal[3]                                                                             ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0      ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.027      ; 0.496      ;
; 0.391 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.046      ; 0.581      ;
; 0.394 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.046      ; 0.584      ;
; 0.407 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.046      ; 0.597      ;
; 0.408 ; stack_pointer:inst16|sp_addr_internal[2]                                                                             ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0      ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.027      ; 0.579      ;
; 0.414 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.048      ; 0.606      ;
; 0.417 ; stack_pointer:inst16|sp_addr_internal[1]                                                                             ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0      ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.027      ; 0.588      ;
; 0.427 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.046      ; 0.617      ;
; 0.438 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.048      ; 0.630      ;
; 0.558 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.048      ; 0.750      ;
; 0.623 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.051      ; 0.818      ;
; 0.623 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.051      ; 0.818      ;
; 0.638 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.051      ; 0.833      ;
; 0.643 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.051      ; 0.838      ;
; 0.746 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]             ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.220      ; 1.110      ;
; 0.887 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.051      ; 1.082      ;
; 0.891 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                          ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.063      ; 1.058      ;
; 0.932 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                          ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.063      ; 1.099      ;
; 1.017 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]             ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.218      ; 1.379      ;
; 1.035 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                                ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                                ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                                ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                                ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.026      ; 1.151      ;
; 1.036 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[4]                               ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[3]                               ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[2]                               ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[1]                               ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[0]                               ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[10]                         ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[9]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[8]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[7]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[6]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[5]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[4]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[3]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[2]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[1]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[0]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.025      ; 1.151      ;
; 1.052 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.225      ; 1.421      ;
; 1.147 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                   ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.225      ; 1.516      ;
; 1.149 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                          ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.063      ; 1.316      ;
; 1.151 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                   ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.225      ; 1.520      ;
; 1.163 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.148     ; 1.159      ;
; 1.230 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.148     ; 1.226      ;
; 1.246 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.221      ; 1.611      ;
; 1.261 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                   ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.225      ; 1.630      ;
; 1.267 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.225      ; 1.636      ;
; 1.317 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.225      ; 1.686      ;
; 1.346 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                   ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.225      ; 1.715      ;
; 1.348 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.225      ; 1.717      ;
; 1.349 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.148     ; 1.345      ;
; 1.356 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.225      ; 1.725      ;
; 1.402 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.150     ; 1.396      ;
; 1.403 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.151     ; 1.396      ;
; 1.404 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.151     ; 1.397      ;
; 1.425 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.225      ; 1.794      ;
; 1.442 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.148     ; 1.438      ;
; 1.456 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                          ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.063      ; 1.623      ;
; 1.466 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.225      ; 1.835      ;
; 1.469 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.150     ; 1.463      ;
; 1.488 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.225      ; 1.857      ;
; 1.498 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.151     ; 1.491      ;
; 1.507 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.225      ; 1.876      ;
; 1.509 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.029      ; 1.682      ;
; 1.512 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.225      ; 1.881      ;
; 1.519 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.151     ; 1.512      ;
; 1.536 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.150     ; 1.530      ;
; 1.550 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.016      ; 1.710      ;
; 1.567 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.153     ; 1.558      ;
; 1.596 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.150     ; 1.590      ;
; 1.596 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.221      ; 1.961      ;
; 1.632 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.225      ; 2.001      ;
; 1.634 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.153     ; 1.625      ;
; 1.636 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.153     ; 1.627      ;
; 1.655 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.150     ; 1.649      ;
; 1.658 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.153     ; 1.649      ;
; 1.676 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.150     ; 1.670      ;
; 1.716 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.150     ; 1.710      ;
; 1.727 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.029      ; 1.900      ;
; 1.733 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.029      ; 1.906      ;
; 1.737 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.153     ; 1.728      ;
; 1.749 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.150     ; 1.743      ;
; 1.750 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.153     ; 1.741      ;
; 1.778 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.153     ; 1.769      ;
; 1.818 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.221      ; 2.183      ;
; 1.882 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; -0.153     ; 1.873      ;
; 2.278 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; -1.564     ; 0.858      ;
; 2.327 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; -1.564     ; 0.907      ;
; 2.328 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; -1.562     ; 0.910      ;
; 2.353 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; -1.562     ; 0.935      ;
; 2.399 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; -1.562     ; 0.981      ;
; 2.427 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; -1.564     ; 1.007      ;
; 2.456 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; -1.564     ; 1.036      ;
; 2.477 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; -1.567     ; 1.054      ;
; 2.512 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]                  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg       ; Register_CLK ; Memory_CLK  ; 0.000        ; -1.565     ; 1.091      ;
; 2.515 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; -1.567     ; 1.092      ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Register_CLK'                                                                                                                                        ;
+--------+--------------+----------------+-----------------+--------------+------------+----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock        ; Clock Edge ; Target                                                                                                   ;
+--------+--------------+----------------+-----------------+--------------+------------+----------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; Register_CLK ; Rise       ; Register_CLK                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; over_flow:inst|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; stack_pointer:inst16|sp_addr_internal[0]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; stack_pointer:inst16|sp_addr_internal[1]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; stack_pointer:inst16|sp_addr_internal[2]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; stack_pointer:inst16|sp_addr_internal[3]                                                                 ;
; -0.088 ; 0.096        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ;
; -0.087 ; 0.097        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ;
; -0.086 ; 0.098        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ;
; -0.086 ; 0.098        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; stack_pointer:inst16|sp_addr_internal[0]                                                                 ;
; -0.084 ; 0.100        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; stack_pointer:inst16|sp_addr_internal[1]                                                                 ;
; -0.084 ; 0.100        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; stack_pointer:inst16|sp_addr_internal[2]                                                                 ;
; -0.084 ; 0.100        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; stack_pointer:inst16|sp_addr_internal[3]                                                                 ;
; -0.079 ; 0.105        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ;
; -0.075 ; 0.109        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ;
; -0.075 ; 0.109        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ;
; -0.074 ; 0.110        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ;
; -0.073 ; 0.111        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ;
; -0.073 ; 0.111        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ;
; -0.073 ; 0.111        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ;
; -0.073 ; 0.111        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ;
; -0.073 ; 0.111        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]      ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; over_flow:inst|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]              ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ;
; -0.022 ; 0.162        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[0]      ;
; -0.022 ; 0.162        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[1]      ;
; -0.022 ; 0.162        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated|counter_reg_bit[2]      ;
; 0.068  ; 0.252        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ;
; 0.068  ; 0.252        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ;
; 0.068  ; 0.252        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ;
; 0.068  ; 0.252        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ;
; 0.092  ; 0.092        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                        ;
; 0.093  ; 0.093        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                        ;
; 0.094  ; 0.094        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                        ;
+--------+--------------+----------------+-----------------+--------------+------------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Memory_CLK'                                                                                                                                                           ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                     ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; Memory_CLK ; Rise       ; Memory_CLK                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[10]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[1]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[2]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[3]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[4]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[5]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[6]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[7]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[8]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[9]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[0]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[1]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[2]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[3]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[4]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ;
; -0.122 ; 0.108        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                                ;
; -0.122 ; 0.108        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                                ;
; -0.122 ; 0.108        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                                ;
; -0.122 ; 0.108        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                                ;
; -0.122 ; 0.108        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -0.122 ; 0.108        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg       ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[0]                          ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[10]                         ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[1]                          ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[2]                          ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[3]                          ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[4]                          ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[5]                          ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[6]                          ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[7]                          ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[8]                          ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[9]                          ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0      ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[0]                               ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[1]                               ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[2]                               ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[3]                               ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[4]                               ;
; -0.119 ; 0.111        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; Memory_CLK~input|o                                                                                                         ;
; 0.121  ; 0.121        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; inst15|altsyncram_component|auto_generated|ram_block1a0|clk0                                                               ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; inst4|altsyncram_component|auto_generated|ram_block1a0|clk0                                                                ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; inst11|altsyncram_component|auto_generated|ram_block1a0|clk0                                                               ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; Memory_CLK~inputclkctrl|inclk[0]                                                                                           ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; Memory_CLK~inputclkctrl|outclk                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Memory_CLK ; Rise       ; Memory_CLK~input|i                                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; Memory_CLK~input|i                                                                                                         ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[0]                               ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[1]                               ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[2]                               ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[3]                               ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[4]                               ;
; 0.656  ; 0.886        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                                ;
; 0.656  ; 0.886        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                                ;
; 0.656  ; 0.886        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                                ;
; 0.656  ; 0.886        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                                ;
; 0.656  ; 0.886        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[0]                          ;
; 0.656  ; 0.886        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[10]                         ;
; 0.656  ; 0.886        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[1]                          ;
; 0.656  ; 0.886        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[2]                          ;
; 0.656  ; 0.886        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[3]                          ;
; 0.656  ; 0.886        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[4]                          ;
; 0.656  ; 0.886        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[5]                          ;
; 0.656  ; 0.886        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[6]                          ;
; 0.656  ; 0.886        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[7]                          ;
; 0.656  ; 0.886        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[8]                          ;
; 0.656  ; 0.886        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[9]                          ;
; 0.657  ; 0.887        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0      ;
; 0.657  ; 0.887        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ;
; 0.657  ; 0.887        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ;
; 0.657  ; 0.887        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ;
; 0.658  ; 0.888        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ;
; 0.658  ; 0.888        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ;
; 0.658  ; 0.888        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ;
; 0.658  ; 0.888        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ;
; 0.658  ; 0.888        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.658  ; 0.888        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg       ;
; 0.867  ; 0.867        ; 0.000          ; High Pulse Width ; Memory_CLK ; Rise       ; Memory_CLK~inputclkctrl|inclk[0]                                                                                           ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+--------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+--------------+-------+-------+------------+-----------------+
; Input[*]  ; Memory_CLK   ; 2.891 ; 3.740 ; Rise       ; Memory_CLK      ;
;  Input[0] ; Memory_CLK   ; 2.891 ; 3.740 ; Rise       ; Memory_CLK      ;
;  Input[1] ; Memory_CLK   ; 2.196 ; 2.940 ; Rise       ; Memory_CLK      ;
;  Input[2] ; Memory_CLK   ; 2.661 ; 3.384 ; Rise       ; Memory_CLK      ;
;  Input[3] ; Memory_CLK   ; 2.052 ; 2.778 ; Rise       ; Memory_CLK      ;
; Input[*]  ; Register_CLK ; 3.011 ; 3.835 ; Rise       ; Register_CLK    ;
;  Input[0] ; Register_CLK ; 3.011 ; 3.835 ; Rise       ; Register_CLK    ;
;  Input[1] ; Register_CLK ; 2.508 ; 3.258 ; Rise       ; Register_CLK    ;
;  Input[2] ; Register_CLK ; 2.986 ; 3.709 ; Rise       ; Register_CLK    ;
;  Input[3] ; Register_CLK ; 2.501 ; 3.239 ; Rise       ; Register_CLK    ;
+-----------+--------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-----------+--------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+--------------+--------+--------+------------+-----------------+
; Input[*]  ; Memory_CLK   ; -1.769 ; -2.392 ; Rise       ; Memory_CLK      ;
;  Input[0] ; Memory_CLK   ; -2.362 ; -3.028 ; Rise       ; Memory_CLK      ;
;  Input[1] ; Memory_CLK   ; -1.769 ; -2.392 ; Rise       ; Memory_CLK      ;
;  Input[2] ; Memory_CLK   ; -2.139 ; -2.903 ; Rise       ; Memory_CLK      ;
;  Input[3] ; Memory_CLK   ; -1.787 ; -2.504 ; Rise       ; Memory_CLK      ;
; Input[*]  ; Register_CLK ; -0.887 ; -1.484 ; Rise       ; Register_CLK    ;
;  Input[0] ; Register_CLK ; -1.281 ; -1.916 ; Rise       ; Register_CLK    ;
;  Input[1] ; Register_CLK ; -0.994 ; -1.605 ; Rise       ; Register_CLK    ;
;  Input[2] ; Register_CLK ; -1.007 ; -1.626 ; Rise       ; Register_CLK    ;
;  Input[3] ; Register_CLK ; -0.887 ; -1.484 ; Rise       ; Register_CLK    ;
+-----------+--------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------+
; Clock to Output Times                                                                ;
+------------------------+--------------+-------+-------+------------+-----------------+
; Data Port              ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------------+--------------+-------+-------+------------+-----------------+
; BUS[*]                 ; Memory_CLK   ; 4.639 ; 4.808 ; Rise       ; Memory_CLK      ;
;  BUS[0]                ; Memory_CLK   ; 4.639 ; 4.808 ; Rise       ; Memory_CLK      ;
;  BUS[1]                ; Memory_CLK   ; 4.554 ; 4.687 ; Rise       ; Memory_CLK      ;
;  BUS[2]                ; Memory_CLK   ; 4.393 ; 4.496 ; Rise       ; Memory_CLK      ;
;  BUS[3]                ; Memory_CLK   ; 4.631 ; 4.757 ; Rise       ; Memory_CLK      ;
; DataMemory[*]          ; Memory_CLK   ; 4.244 ; 4.363 ; Rise       ; Memory_CLK      ;
;  DataMemory[0]         ; Memory_CLK   ; 3.822 ; 3.900 ; Rise       ; Memory_CLK      ;
;  DataMemory[1]         ; Memory_CLK   ; 3.998 ; 4.091 ; Rise       ; Memory_CLK      ;
;  DataMemory[2]         ; Memory_CLK   ; 4.244 ; 4.363 ; Rise       ; Memory_CLK      ;
;  DataMemory[3]         ; Memory_CLK   ; 3.995 ; 4.088 ; Rise       ; Memory_CLK      ;
; InstructionMemory[*]   ; Memory_CLK   ; 4.164 ; 4.249 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[0]  ; Memory_CLK   ; 4.164 ; 4.249 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[1]  ; Memory_CLK   ; 3.649 ; 3.712 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[2]  ; Memory_CLK   ; 3.931 ; 4.005 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[3]  ; Memory_CLK   ; 3.593 ; 3.647 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[4]  ; Memory_CLK   ; 3.632 ; 3.688 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[5]  ; Memory_CLK   ; 3.809 ; 3.894 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[6]  ; Memory_CLK   ; 3.911 ; 4.010 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[7]  ; Memory_CLK   ; 3.713 ; 3.786 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[8]  ; Memory_CLK   ; 3.726 ; 3.794 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[9]  ; Memory_CLK   ; 3.553 ; 3.604 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[10] ; Memory_CLK   ; 3.997 ; 4.100 ; Rise       ; Memory_CLK      ;
; StackMemory[*]         ; Memory_CLK   ; 3.989 ; 4.102 ; Rise       ; Memory_CLK      ;
;  StackMemory[0]        ; Memory_CLK   ; 3.737 ; 3.776 ; Rise       ; Memory_CLK      ;
;  StackMemory[1]        ; Memory_CLK   ; 3.989 ; 4.102 ; Rise       ; Memory_CLK      ;
;  StackMemory[2]        ; Memory_CLK   ; 3.555 ; 3.613 ; Rise       ; Memory_CLK      ;
;  StackMemory[3]        ; Memory_CLK   ; 3.680 ; 3.770 ; Rise       ; Memory_CLK      ;
;  StackMemory[4]        ; Memory_CLK   ; 3.700 ; 3.779 ; Rise       ; Memory_CLK      ;
; ALU_Overflow           ; Register_CLK ; 6.175 ; 6.544 ; Rise       ; Register_CLK    ;
; ALU_out[*]             ; Register_CLK ; 6.847 ; 7.233 ; Rise       ; Register_CLK    ;
;  ALU_out[0]            ; Register_CLK ; 5.848 ; 5.992 ; Rise       ; Register_CLK    ;
;  ALU_out[1]            ; Register_CLK ; 6.567 ; 6.744 ; Rise       ; Register_CLK    ;
;  ALU_out[2]            ; Register_CLK ; 6.637 ; 6.848 ; Rise       ; Register_CLK    ;
;  ALU_out[3]            ; Register_CLK ; 6.847 ; 7.233 ; Rise       ; Register_CLK    ;
; AR_Q[*]                ; Register_CLK ; 4.097 ; 4.241 ; Rise       ; Register_CLK    ;
;  AR_Q[0]               ; Register_CLK ; 4.097 ; 4.241 ; Rise       ; Register_CLK    ;
;  AR_Q[1]               ; Register_CLK ; 3.924 ; 3.995 ; Rise       ; Register_CLK    ;
;  AR_Q[2]               ; Register_CLK ; 4.094 ; 4.212 ; Rise       ; Register_CLK    ;
;  AR_Q[3]               ; Register_CLK ; 3.978 ; 4.112 ; Rise       ; Register_CLK    ;
; BUS[*]                 ; Register_CLK ; 6.354 ; 6.498 ; Rise       ; Register_CLK    ;
;  BUS[0]                ; Register_CLK ; 6.028 ; 6.047 ; Rise       ; Register_CLK    ;
;  BUS[1]                ; Register_CLK ; 6.354 ; 6.498 ; Rise       ; Register_CLK    ;
;  BUS[2]                ; Register_CLK ; 6.288 ; 6.406 ; Rise       ; Register_CLK    ;
;  BUS[3]                ; Register_CLK ; 6.193 ; 6.435 ; Rise       ; Register_CLK    ;
; D0                     ; Register_CLK ; 5.128 ; 4.932 ; Rise       ; Register_CLK    ;
; D1                     ; Register_CLK ; 5.010 ; 4.890 ; Rise       ; Register_CLK    ;
; D2                     ; Register_CLK ; 4.945 ; 4.821 ; Rise       ; Register_CLK    ;
; D3                     ; Register_CLK ; 5.962 ; 5.955 ; Rise       ; Register_CLK    ;
; D4                     ; Register_CLK ; 4.776 ; 4.981 ; Rise       ; Register_CLK    ;
; D5                     ; Register_CLK ; 4.766 ; 4.955 ; Rise       ; Register_CLK    ;
; D6                     ; Register_CLK ; 4.792 ; 5.012 ; Rise       ; Register_CLK    ;
; D8                     ; Register_CLK ; 4.852 ; 4.834 ; Rise       ; Register_CLK    ;
; D9                     ; Register_CLK ; 4.672 ; 4.731 ; Rise       ; Register_CLK    ;
; D10                    ; Register_CLK ; 5.736 ; 5.879 ; Rise       ; Register_CLK    ;
; D11                    ; Register_CLK ; 5.068 ; 4.939 ; Rise       ; Register_CLK    ;
; D12                    ; Register_CLK ; 4.276 ; 4.258 ; Rise       ; Register_CLK    ;
; D13                    ; Register_CLK ; 4.475 ; 4.531 ; Rise       ; Register_CLK    ;
; D14                    ; Register_CLK ; 4.176 ; 4.260 ; Rise       ; Register_CLK    ;
; D15                    ; Register_CLK ; 4.388 ; 4.534 ; Rise       ; Register_CLK    ;
; IR_Q[*]                ; Register_CLK ; 4.343 ; 4.515 ; Rise       ; Register_CLK    ;
;  IR_Q[0]               ; Register_CLK ; 3.798 ; 3.863 ; Rise       ; Register_CLK    ;
;  IR_Q[1]               ; Register_CLK ; 3.615 ; 3.676 ; Rise       ; Register_CLK    ;
;  IR_Q[2]               ; Register_CLK ; 3.330 ; 3.390 ; Rise       ; Register_CLK    ;
;  IR_Q[3]               ; Register_CLK ; 3.711 ; 3.780 ; Rise       ; Register_CLK    ;
;  IR_Q[4]               ; Register_CLK ; 3.620 ; 3.720 ; Rise       ; Register_CLK    ;
;  IR_Q[5]               ; Register_CLK ; 3.443 ; 3.516 ; Rise       ; Register_CLK    ;
;  IR_Q[6]               ; Register_CLK ; 3.581 ; 3.632 ; Rise       ; Register_CLK    ;
;  IR_Q[7]               ; Register_CLK ; 3.841 ; 3.935 ; Rise       ; Register_CLK    ;
;  IR_Q[8]               ; Register_CLK ; 3.714 ; 3.780 ; Rise       ; Register_CLK    ;
;  IR_Q[9]               ; Register_CLK ; 4.100 ; 4.224 ; Rise       ; Register_CLK    ;
;  IR_Q[10]              ; Register_CLK ; 4.343 ; 4.515 ; Rise       ; Register_CLK    ;
; Input_Q[*]             ; Register_CLK ; 3.886 ; 4.041 ; Rise       ; Register_CLK    ;
;  Input_Q[0]            ; Register_CLK ; 3.591 ; 3.678 ; Rise       ; Register_CLK    ;
;  Input_Q[1]            ; Register_CLK ; 3.498 ; 3.568 ; Rise       ; Register_CLK    ;
;  Input_Q[2]            ; Register_CLK ; 3.384 ; 3.454 ; Rise       ; Register_CLK    ;
;  Input_Q[3]            ; Register_CLK ; 3.886 ; 4.041 ; Rise       ; Register_CLK    ;
; Output_Q[*]            ; Register_CLK ; 4.217 ; 4.419 ; Rise       ; Register_CLK    ;
;  Output_Q[0]           ; Register_CLK ; 3.652 ; 3.737 ; Rise       ; Register_CLK    ;
;  Output_Q[1]           ; Register_CLK ; 3.862 ; 3.925 ; Rise       ; Register_CLK    ;
;  Output_Q[2]           ; Register_CLK ; 4.131 ; 4.273 ; Rise       ; Register_CLK    ;
;  Output_Q[3]           ; Register_CLK ; 4.217 ; 4.419 ; Rise       ; Register_CLK    ;
; PC_Q[*]                ; Register_CLK ; 3.628 ; 3.708 ; Rise       ; Register_CLK    ;
;  PC_Q[0]               ; Register_CLK ; 3.480 ; 3.553 ; Rise       ; Register_CLK    ;
;  PC_Q[1]               ; Register_CLK ; 3.545 ; 3.616 ; Rise       ; Register_CLK    ;
;  PC_Q[2]               ; Register_CLK ; 3.617 ; 3.676 ; Rise       ; Register_CLK    ;
;  PC_Q[3]               ; Register_CLK ; 3.517 ; 3.588 ; Rise       ; Register_CLK    ;
;  PC_Q[4]               ; Register_CLK ; 3.628 ; 3.708 ; Rise       ; Register_CLK    ;
; R0_Q[*]                ; Register_CLK ; 3.670 ; 3.762 ; Rise       ; Register_CLK    ;
;  R0_Q[0]               ; Register_CLK ; 3.351 ; 3.398 ; Rise       ; Register_CLK    ;
;  R0_Q[1]               ; Register_CLK ; 3.599 ; 3.665 ; Rise       ; Register_CLK    ;
;  R0_Q[2]               ; Register_CLK ; 3.494 ; 3.546 ; Rise       ; Register_CLK    ;
;  R0_Q[3]               ; Register_CLK ; 3.670 ; 3.762 ; Rise       ; Register_CLK    ;
; R1_Q[*]                ; Register_CLK ; 3.744 ; 3.823 ; Rise       ; Register_CLK    ;
;  R1_Q[0]               ; Register_CLK ; 3.698 ; 3.786 ; Rise       ; Register_CLK    ;
;  R1_Q[1]               ; Register_CLK ; 3.744 ; 3.823 ; Rise       ; Register_CLK    ;
;  R1_Q[2]               ; Register_CLK ; 3.711 ; 3.782 ; Rise       ; Register_CLK    ;
;  R1_Q[3]               ; Register_CLK ; 3.670 ; 3.753 ; Rise       ; Register_CLK    ;
; R2_Q[*]                ; Register_CLK ; 3.783 ; 3.861 ; Rise       ; Register_CLK    ;
;  R2_Q[0]               ; Register_CLK ; 3.602 ; 3.663 ; Rise       ; Register_CLK    ;
;  R2_Q[1]               ; Register_CLK ; 3.643 ; 3.712 ; Rise       ; Register_CLK    ;
;  R2_Q[2]               ; Register_CLK ; 3.783 ; 3.861 ; Rise       ; Register_CLK    ;
;  R2_Q[3]               ; Register_CLK ; 3.571 ; 3.656 ; Rise       ; Register_CLK    ;
; SCOUT[*]               ; Register_CLK ; 5.554 ; 5.678 ; Rise       ; Register_CLK    ;
;  SCOUT[0]              ; Register_CLK ; 5.452 ; 5.560 ; Rise       ; Register_CLK    ;
;  SCOUT[1]              ; Register_CLK ; 5.468 ; 5.559 ; Rise       ; Register_CLK    ;
;  SCOUT[2]              ; Register_CLK ; 5.554 ; 5.678 ; Rise       ; Register_CLK    ;
; SP_Q[*]                ; Register_CLK ; 4.295 ; 4.452 ; Rise       ; Register_CLK    ;
;  SP_Q[0]               ; Register_CLK ; 4.116 ; 4.209 ; Rise       ; Register_CLK    ;
;  SP_Q[1]               ; Register_CLK ; 4.228 ; 4.391 ; Rise       ; Register_CLK    ;
;  SP_Q[2]               ; Register_CLK ; 4.295 ; 4.452 ; Rise       ; Register_CLK    ;
;  SP_Q[3]               ; Register_CLK ; 3.757 ; 3.810 ; Rise       ; Register_CLK    ;
; T0                     ; Register_CLK ; 5.685 ; 5.654 ; Rise       ; Register_CLK    ;
; T1                     ; Register_CLK ; 5.441 ; 5.409 ; Rise       ; Register_CLK    ;
; T2                     ; Register_CLK ; 6.495 ; 6.378 ; Rise       ; Register_CLK    ;
; T3                     ; Register_CLK ; 5.450 ; 5.416 ; Rise       ; Register_CLK    ;
; T4                     ; Register_CLK ; 5.625 ; 5.750 ; Rise       ; Register_CLK    ;
; over_flow              ; Register_CLK ; 4.713 ; 4.968 ; Rise       ; Register_CLK    ;
+------------------------+--------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                        ;
+------------------------+--------------+-------+-------+------------+-----------------+
; Data Port              ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------------+--------------+-------+-------+------------+-----------------+
; BUS[*]                 ; Memory_CLK   ; 4.289 ; 4.388 ; Rise       ; Memory_CLK      ;
;  BUS[0]                ; Memory_CLK   ; 4.517 ; 4.681 ; Rise       ; Memory_CLK      ;
;  BUS[1]                ; Memory_CLK   ; 4.437 ; 4.565 ; Rise       ; Memory_CLK      ;
;  BUS[2]                ; Memory_CLK   ; 4.289 ; 4.388 ; Rise       ; Memory_CLK      ;
;  BUS[3]                ; Memory_CLK   ; 4.516 ; 4.638 ; Rise       ; Memory_CLK      ;
; DataMemory[*]          ; Memory_CLK   ; 3.733 ; 3.808 ; Rise       ; Memory_CLK      ;
;  DataMemory[0]         ; Memory_CLK   ; 3.733 ; 3.808 ; Rise       ; Memory_CLK      ;
;  DataMemory[1]         ; Memory_CLK   ; 3.903 ; 3.992 ; Rise       ; Memory_CLK      ;
;  DataMemory[2]         ; Memory_CLK   ; 4.143 ; 4.257 ; Rise       ; Memory_CLK      ;
;  DataMemory[3]         ; Memory_CLK   ; 3.900 ; 3.988 ; Rise       ; Memory_CLK      ;
; InstructionMemory[*]   ; Memory_CLK   ; 3.476 ; 3.525 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[0]  ; Memory_CLK   ; 4.070 ; 4.151 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[1]  ; Memory_CLK   ; 3.568 ; 3.628 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[2]  ; Memory_CLK   ; 3.844 ; 3.914 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[3]  ; Memory_CLK   ; 3.513 ; 3.565 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[4]  ; Memory_CLK   ; 3.552 ; 3.605 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[5]  ; Memory_CLK   ; 3.721 ; 3.802 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[6]  ; Memory_CLK   ; 3.820 ; 3.915 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[7]  ; Memory_CLK   ; 3.628 ; 3.698 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[8]  ; Memory_CLK   ; 3.642 ; 3.708 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[9]  ; Memory_CLK   ; 3.476 ; 3.525 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[10] ; Memory_CLK   ; 3.903 ; 4.001 ; Rise       ; Memory_CLK      ;
; StackMemory[*]         ; Memory_CLK   ; 3.476 ; 3.532 ; Rise       ; Memory_CLK      ;
;  StackMemory[0]        ; Memory_CLK   ; 3.660 ; 3.697 ; Rise       ; Memory_CLK      ;
;  StackMemory[1]        ; Memory_CLK   ; 3.894 ; 4.001 ; Rise       ; Memory_CLK      ;
;  StackMemory[2]        ; Memory_CLK   ; 3.476 ; 3.532 ; Rise       ; Memory_CLK      ;
;  StackMemory[3]        ; Memory_CLK   ; 3.597 ; 3.683 ; Rise       ; Memory_CLK      ;
;  StackMemory[4]        ; Memory_CLK   ; 3.616 ; 3.692 ; Rise       ; Memory_CLK      ;
; ALU_Overflow           ; Register_CLK ; 4.377 ; 4.398 ; Rise       ; Register_CLK    ;
; ALU_out[*]             ; Register_CLK ; 4.507 ; 4.508 ; Rise       ; Register_CLK    ;
;  ALU_out[0]            ; Register_CLK ; 4.507 ; 4.508 ; Rise       ; Register_CLK    ;
;  ALU_out[1]            ; Register_CLK ; 4.628 ; 4.574 ; Rise       ; Register_CLK    ;
;  ALU_out[2]            ; Register_CLK ; 4.611 ; 4.584 ; Rise       ; Register_CLK    ;
;  ALU_out[3]            ; Register_CLK ; 4.998 ; 5.008 ; Rise       ; Register_CLK    ;
; AR_Q[*]                ; Register_CLK ; 3.836 ; 3.904 ; Rise       ; Register_CLK    ;
;  AR_Q[0]               ; Register_CLK ; 3.996 ; 4.134 ; Rise       ; Register_CLK    ;
;  AR_Q[1]               ; Register_CLK ; 3.836 ; 3.904 ; Rise       ; Register_CLK    ;
;  AR_Q[2]               ; Register_CLK ; 3.999 ; 4.112 ; Rise       ; Register_CLK    ;
;  AR_Q[3]               ; Register_CLK ; 3.883 ; 4.010 ; Rise       ; Register_CLK    ;
; BUS[*]                 ; Register_CLK ; 4.198 ; 4.318 ; Rise       ; Register_CLK    ;
;  BUS[0]                ; Register_CLK ; 4.376 ; 4.535 ; Rise       ; Register_CLK    ;
;  BUS[1]                ; Register_CLK ; 4.566 ; 4.648 ; Rise       ; Register_CLK    ;
;  BUS[2]                ; Register_CLK ; 4.198 ; 4.318 ; Rise       ; Register_CLK    ;
;  BUS[3]                ; Register_CLK ; 4.309 ; 4.392 ; Rise       ; Register_CLK    ;
; D0                     ; Register_CLK ; 4.604 ; 4.460 ; Rise       ; Register_CLK    ;
; D1                     ; Register_CLK ; 4.375 ; 4.494 ; Rise       ; Register_CLK    ;
; D2                     ; Register_CLK ; 4.367 ; 4.330 ; Rise       ; Register_CLK    ;
; D3                     ; Register_CLK ; 5.318 ; 5.576 ; Rise       ; Register_CLK    ;
; D4                     ; Register_CLK ; 4.393 ; 4.345 ; Rise       ; Register_CLK    ;
; D5                     ; Register_CLK ; 4.302 ; 4.419 ; Rise       ; Register_CLK    ;
; D6                     ; Register_CLK ; 4.393 ; 4.364 ; Rise       ; Register_CLK    ;
; D8                     ; Register_CLK ; 4.359 ; 4.457 ; Rise       ; Register_CLK    ;
; D9                     ; Register_CLK ; 4.376 ; 4.365 ; Rise       ; Register_CLK    ;
; D10                    ; Register_CLK ; 5.437 ; 5.615 ; Rise       ; Register_CLK    ;
; D11                    ; Register_CLK ; 4.447 ; 4.586 ; Rise       ; Register_CLK    ;
; D12                    ; Register_CLK ; 3.991 ; 4.094 ; Rise       ; Register_CLK    ;
; D13                    ; Register_CLK ; 4.080 ; 4.208 ; Rise       ; Register_CLK    ;
; D14                    ; Register_CLK ; 3.771 ; 3.824 ; Rise       ; Register_CLK    ;
; D15                    ; Register_CLK ; 4.083 ; 4.187 ; Rise       ; Register_CLK    ;
; IR_Q[*]                ; Register_CLK ; 3.261 ; 3.318 ; Rise       ; Register_CLK    ;
;  IR_Q[0]               ; Register_CLK ; 3.716 ; 3.779 ; Rise       ; Register_CLK    ;
;  IR_Q[1]               ; Register_CLK ; 3.539 ; 3.597 ; Rise       ; Register_CLK    ;
;  IR_Q[2]               ; Register_CLK ; 3.261 ; 3.318 ; Rise       ; Register_CLK    ;
;  IR_Q[3]               ; Register_CLK ; 3.634 ; 3.700 ; Rise       ; Register_CLK    ;
;  IR_Q[4]               ; Register_CLK ; 3.540 ; 3.635 ; Rise       ; Register_CLK    ;
;  IR_Q[5]               ; Register_CLK ; 3.370 ; 3.440 ; Rise       ; Register_CLK    ;
;  IR_Q[6]               ; Register_CLK ; 3.501 ; 3.549 ; Rise       ; Register_CLK    ;
;  IR_Q[7]               ; Register_CLK ; 3.751 ; 3.840 ; Rise       ; Register_CLK    ;
;  IR_Q[8]               ; Register_CLK ; 3.630 ; 3.692 ; Rise       ; Register_CLK    ;
;  IR_Q[9]               ; Register_CLK ; 4.000 ; 4.118 ; Rise       ; Register_CLK    ;
;  IR_Q[10]              ; Register_CLK ; 4.270 ; 4.439 ; Rise       ; Register_CLK    ;
; Input_Q[*]             ; Register_CLK ; 3.311 ; 3.378 ; Rise       ; Register_CLK    ;
;  Input_Q[0]            ; Register_CLK ; 3.510 ; 3.593 ; Rise       ; Register_CLK    ;
;  Input_Q[1]            ; Register_CLK ; 3.422 ; 3.489 ; Rise       ; Register_CLK    ;
;  Input_Q[2]            ; Register_CLK ; 3.311 ; 3.378 ; Rise       ; Register_CLK    ;
;  Input_Q[3]            ; Register_CLK ; 3.794 ; 3.943 ; Rise       ; Register_CLK    ;
; Output_Q[*]            ; Register_CLK ; 3.569 ; 3.651 ; Rise       ; Register_CLK    ;
;  Output_Q[0]           ; Register_CLK ; 3.569 ; 3.651 ; Rise       ; Register_CLK    ;
;  Output_Q[1]           ; Register_CLK ; 3.777 ; 3.837 ; Rise       ; Register_CLK    ;
;  Output_Q[2]           ; Register_CLK ; 4.031 ; 4.166 ; Rise       ; Register_CLK    ;
;  Output_Q[3]           ; Register_CLK ; 4.113 ; 4.307 ; Rise       ; Register_CLK    ;
; PC_Q[*]                ; Register_CLK ; 3.403 ; 3.473 ; Rise       ; Register_CLK    ;
;  PC_Q[0]               ; Register_CLK ; 3.403 ; 3.473 ; Rise       ; Register_CLK    ;
;  PC_Q[1]               ; Register_CLK ; 3.467 ; 3.535 ; Rise       ; Register_CLK    ;
;  PC_Q[2]               ; Register_CLK ; 3.536 ; 3.593 ; Rise       ; Register_CLK    ;
;  PC_Q[3]               ; Register_CLK ; 3.440 ; 3.508 ; Rise       ; Register_CLK    ;
;  PC_Q[4]               ; Register_CLK ; 3.546 ; 3.622 ; Rise       ; Register_CLK    ;
; R0_Q[*]                ; Register_CLK ; 3.281 ; 3.326 ; Rise       ; Register_CLK    ;
;  R0_Q[0]               ; Register_CLK ; 3.281 ; 3.326 ; Rise       ; Register_CLK    ;
;  R0_Q[1]               ; Register_CLK ; 3.519 ; 3.582 ; Rise       ; Register_CLK    ;
;  R0_Q[2]               ; Register_CLK ; 3.417 ; 3.467 ; Rise       ; Register_CLK    ;
;  R0_Q[3]               ; Register_CLK ; 3.588 ; 3.675 ; Rise       ; Register_CLK    ;
; R1_Q[*]                ; Register_CLK ; 3.593 ; 3.671 ; Rise       ; Register_CLK    ;
;  R1_Q[0]               ; Register_CLK ; 3.620 ; 3.703 ; Rise       ; Register_CLK    ;
;  R1_Q[1]               ; Register_CLK ; 3.664 ; 3.739 ; Rise       ; Register_CLK    ;
;  R1_Q[2]               ; Register_CLK ; 3.632 ; 3.700 ; Rise       ; Register_CLK    ;
;  R1_Q[3]               ; Register_CLK ; 3.593 ; 3.671 ; Rise       ; Register_CLK    ;
; R2_Q[*]                ; Register_CLK ; 3.491 ; 3.572 ; Rise       ; Register_CLK    ;
;  R2_Q[0]               ; Register_CLK ; 3.527 ; 3.585 ; Rise       ; Register_CLK    ;
;  R2_Q[1]               ; Register_CLK ; 3.562 ; 3.627 ; Rise       ; Register_CLK    ;
;  R2_Q[2]               ; Register_CLK ; 3.702 ; 3.776 ; Rise       ; Register_CLK    ;
;  R2_Q[3]               ; Register_CLK ; 3.491 ; 3.572 ; Rise       ; Register_CLK    ;
; SCOUT[*]               ; Register_CLK ; 5.264 ; 5.366 ; Rise       ; Register_CLK    ;
;  SCOUT[0]              ; Register_CLK ; 5.264 ; 5.368 ; Rise       ; Register_CLK    ;
;  SCOUT[1]              ; Register_CLK ; 5.280 ; 5.366 ; Rise       ; Register_CLK    ;
;  SCOUT[2]              ; Register_CLK ; 5.363 ; 5.482 ; Rise       ; Register_CLK    ;
; SP_Q[*]                ; Register_CLK ; 3.677 ; 3.728 ; Rise       ; Register_CLK    ;
;  SP_Q[0]               ; Register_CLK ; 4.020 ; 4.109 ; Rise       ; Register_CLK    ;
;  SP_Q[1]               ; Register_CLK ; 4.122 ; 4.278 ; Rise       ; Register_CLK    ;
;  SP_Q[2]               ; Register_CLK ; 4.188 ; 4.338 ; Rise       ; Register_CLK    ;
;  SP_Q[3]               ; Register_CLK ; 3.677 ; 3.728 ; Rise       ; Register_CLK    ;
; T0                     ; Register_CLK ; 5.345 ; 5.432 ; Rise       ; Register_CLK    ;
; T1                     ; Register_CLK ; 5.134 ; 5.202 ; Rise       ; Register_CLK    ;
; T2                     ; Register_CLK ; 5.759 ; 5.892 ; Rise       ; Register_CLK    ;
; T3                     ; Register_CLK ; 5.067 ; 5.130 ; Rise       ; Register_CLK    ;
; T4                     ; Register_CLK ; 5.311 ; 5.400 ; Rise       ; Register_CLK    ;
; over_flow              ; Register_CLK ; 4.628 ; 4.877 ; Rise       ; Register_CLK    ;
+------------------------+--------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; Input[0]   ; BUS[0]      ; 5.837 ; 5.724 ; 6.278 ; 6.678 ;
; Input[1]   ; BUS[1]      ; 5.604 ; 5.549 ; 6.076 ; 6.377 ;
; Input[2]   ; BUS[2]      ; 5.853 ; 5.944 ; 6.558 ; 6.667 ;
; Input[3]   ; BUS[3]      ; 5.310 ;       ;       ; 6.021 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; Input[0]   ; BUS[0]      ; 5.437 ; 5.558 ; 6.103 ; 6.244 ;
; Input[1]   ; BUS[1]      ; 5.288 ; 5.388 ; 5.911 ; 6.031 ;
; Input[2]   ; BUS[2]      ; 5.551 ; 5.728 ; 6.337 ; 6.308 ;
; Input[3]   ; BUS[3]      ; 5.168 ;       ;       ; 5.870 ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+----------+--------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack ; -5.482   ; -0.499 ; N/A      ; N/A     ; -3.000              ;
;  Memory_CLK      ; -4.982   ; 0.305  ; N/A      ; N/A     ; -3.000              ;
;  Register_CLK    ; -5.482   ; -0.499 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -287.547 ; -1.379 ; 0.0      ; 0.0     ; -119.22             ;
;  Memory_CLK      ; -67.589  ; 0.000  ; N/A      ; N/A     ; -68.220             ;
;  Register_CLK    ; -219.958 ; -1.379 ; N/A      ; N/A     ; -53.842             ;
+------------------+----------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+--------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+--------------+-------+-------+------------+-----------------+
; Input[*]  ; Memory_CLK   ; 5.352 ; 5.880 ; Rise       ; Memory_CLK      ;
;  Input[0] ; Memory_CLK   ; 5.352 ; 5.880 ; Rise       ; Memory_CLK      ;
;  Input[1] ; Memory_CLK   ; 4.094 ; 4.632 ; Rise       ; Memory_CLK      ;
;  Input[2] ; Memory_CLK   ; 4.820 ; 5.318 ; Rise       ; Memory_CLK      ;
;  Input[3] ; Memory_CLK   ; 3.805 ; 4.244 ; Rise       ; Memory_CLK      ;
; Input[*]  ; Register_CLK ; 5.648 ; 6.179 ; Rise       ; Register_CLK    ;
;  Input[0] ; Register_CLK ; 5.648 ; 6.179 ; Rise       ; Register_CLK    ;
;  Input[1] ; Register_CLK ; 4.696 ; 5.240 ; Rise       ; Register_CLK    ;
;  Input[2] ; Register_CLK ; 5.428 ; 5.926 ; Rise       ; Register_CLK    ;
;  Input[3] ; Register_CLK ; 4.669 ; 5.091 ; Rise       ; Register_CLK    ;
+-----------+--------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-----------+--------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+--------------+--------+--------+------------+-----------------+
; Input[*]  ; Memory_CLK   ; -1.769 ; -2.392 ; Rise       ; Memory_CLK      ;
;  Input[0] ; Memory_CLK   ; -2.362 ; -3.028 ; Rise       ; Memory_CLK      ;
;  Input[1] ; Memory_CLK   ; -1.769 ; -2.392 ; Rise       ; Memory_CLK      ;
;  Input[2] ; Memory_CLK   ; -2.139 ; -2.903 ; Rise       ; Memory_CLK      ;
;  Input[3] ; Memory_CLK   ; -1.787 ; -2.504 ; Rise       ; Memory_CLK      ;
; Input[*]  ; Register_CLK ; -0.887 ; -1.484 ; Rise       ; Register_CLK    ;
;  Input[0] ; Register_CLK ; -1.281 ; -1.916 ; Rise       ; Register_CLK    ;
;  Input[1] ; Register_CLK ; -0.994 ; -1.605 ; Rise       ; Register_CLK    ;
;  Input[2] ; Register_CLK ; -1.007 ; -1.626 ; Rise       ; Register_CLK    ;
;  Input[3] ; Register_CLK ; -0.887 ; -1.484 ; Rise       ; Register_CLK    ;
+-----------+--------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                  ;
+------------------------+--------------+--------+--------+------------+-----------------+
; Data Port              ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------------+--------------+--------+--------+------------+-----------------+
; BUS[*]                 ; Memory_CLK   ; 8.041  ; 7.956  ; Rise       ; Memory_CLK      ;
;  BUS[0]                ; Memory_CLK   ; 8.041  ; 7.956  ; Rise       ; Memory_CLK      ;
;  BUS[1]                ; Memory_CLK   ; 7.824  ; 7.777  ; Rise       ; Memory_CLK      ;
;  BUS[2]                ; Memory_CLK   ; 7.361  ; 7.368  ; Rise       ; Memory_CLK      ;
;  BUS[3]                ; Memory_CLK   ; 7.870  ; 7.853  ; Rise       ; Memory_CLK      ;
; DataMemory[*]          ; Memory_CLK   ; 7.150  ; 7.115  ; Rise       ; Memory_CLK      ;
;  DataMemory[0]         ; Memory_CLK   ; 6.477  ; 6.397  ; Rise       ; Memory_CLK      ;
;  DataMemory[1]         ; Memory_CLK   ; 6.772  ; 6.718  ; Rise       ; Memory_CLK      ;
;  DataMemory[2]         ; Memory_CLK   ; 7.150  ; 7.115  ; Rise       ; Memory_CLK      ;
;  DataMemory[3]         ; Memory_CLK   ; 6.756  ; 6.683  ; Rise       ; Memory_CLK      ;
; InstructionMemory[*]   ; Memory_CLK   ; 6.920  ; 6.894  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[0]  ; Memory_CLK   ; 6.920  ; 6.894  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[1]  ; Memory_CLK   ; 6.139  ; 6.094  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[2]  ; Memory_CLK   ; 6.589  ; 6.558  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[3]  ; Memory_CLK   ; 6.079  ; 6.021  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[4]  ; Memory_CLK   ; 6.118  ; 6.066  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[5]  ; Memory_CLK   ; 6.423  ; 6.391  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[6]  ; Memory_CLK   ; 6.544  ; 6.537  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[7]  ; Memory_CLK   ; 6.304  ; 6.246  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[8]  ; Memory_CLK   ; 6.282  ; 6.217  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[9]  ; Memory_CLK   ; 5.955  ; 5.924  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[10] ; Memory_CLK   ; 6.716  ; 6.695  ; Rise       ; Memory_CLK      ;
; StackMemory[*]         ; Memory_CLK   ; 6.794  ; 6.699  ; Rise       ; Memory_CLK      ;
;  StackMemory[0]        ; Memory_CLK   ; 6.149  ; 6.161  ; Rise       ; Memory_CLK      ;
;  StackMemory[1]        ; Memory_CLK   ; 6.794  ; 6.699  ; Rise       ; Memory_CLK      ;
;  StackMemory[2]        ; Memory_CLK   ; 6.031  ; 5.955  ; Rise       ; Memory_CLK      ;
;  StackMemory[3]        ; Memory_CLK   ; 6.202  ; 6.187  ; Rise       ; Memory_CLK      ;
;  StackMemory[4]        ; Memory_CLK   ; 6.279  ; 6.202  ; Rise       ; Memory_CLK      ;
; ALU_Overflow           ; Register_CLK ; 10.760 ; 10.966 ; Rise       ; Register_CLK    ;
; ALU_out[*]             ; Register_CLK ; 12.001 ; 12.185 ; Rise       ; Register_CLK    ;
;  ALU_out[0]            ; Register_CLK ; 9.980  ; 9.998  ; Rise       ; Register_CLK    ;
;  ALU_out[1]            ; Register_CLK ; 11.256 ; 11.276 ; Rise       ; Register_CLK    ;
;  ALU_out[2]            ; Register_CLK ; 11.464 ; 11.473 ; Rise       ; Register_CLK    ;
;  ALU_out[3]            ; Register_CLK ; 12.001 ; 12.185 ; Rise       ; Register_CLK    ;
; AR_Q[*]                ; Register_CLK ; 6.989  ; 7.021  ; Rise       ; Register_CLK    ;
;  AR_Q[0]               ; Register_CLK ; 6.989  ; 7.021  ; Rise       ; Register_CLK    ;
;  AR_Q[1]               ; Register_CLK ; 6.588  ; 6.574  ; Rise       ; Register_CLK    ;
;  AR_Q[2]               ; Register_CLK ; 6.853  ; 6.927  ; Rise       ; Register_CLK    ;
;  AR_Q[3]               ; Register_CLK ; 6.738  ; 6.784  ; Rise       ; Register_CLK    ;
; BUS[*]                 ; Register_CLK ; 11.015 ; 10.968 ; Rise       ; Register_CLK    ;
;  BUS[0]                ; Register_CLK ; 10.268 ; 10.205 ; Rise       ; Register_CLK    ;
;  BUS[1]                ; Register_CLK ; 11.015 ; 10.968 ; Rise       ; Register_CLK    ;
;  BUS[2]                ; Register_CLK ; 10.687 ; 10.731 ; Rise       ; Register_CLK    ;
;  BUS[3]                ; Register_CLK ; 10.664 ; 10.864 ; Rise       ; Register_CLK    ;
; D0                     ; Register_CLK ; 8.335  ; 8.275  ; Rise       ; Register_CLK    ;
; D1                     ; Register_CLK ; 8.373  ; 8.199  ; Rise       ; Register_CLK    ;
; D2                     ; Register_CLK ; 8.219  ; 8.058  ; Rise       ; Register_CLK    ;
; D3                     ; Register_CLK ; 9.704  ; 9.656  ; Rise       ; Register_CLK    ;
; D4                     ; Register_CLK ; 8.153  ; 8.195  ; Rise       ; Register_CLK    ;
; D5                     ; Register_CLK ; 8.096  ; 8.093  ; Rise       ; Register_CLK    ;
; D6                     ; Register_CLK ; 8.156  ; 8.193  ; Rise       ; Register_CLK    ;
; D8                     ; Register_CLK ; 8.036  ; 7.978  ; Rise       ; Register_CLK    ;
; D9                     ; Register_CLK ; 7.858  ; 7.770  ; Rise       ; Register_CLK    ;
; D10                    ; Register_CLK ; 9.325  ; 9.374  ; Rise       ; Register_CLK    ;
; D11                    ; Register_CLK ; 8.322  ; 8.197  ; Rise       ; Register_CLK    ;
; D12                    ; Register_CLK ; 7.172  ; 7.030  ; Rise       ; Register_CLK    ;
; D13                    ; Register_CLK ; 7.525  ; 7.434  ; Rise       ; Register_CLK    ;
; D14                    ; Register_CLK ; 6.975  ; 6.990  ; Rise       ; Register_CLK    ;
; D15                    ; Register_CLK ; 7.372  ; 7.457  ; Rise       ; Register_CLK    ;
; IR_Q[*]                ; Register_CLK ; 7.046  ; 7.141  ; Rise       ; Register_CLK    ;
;  IR_Q[0]               ; Register_CLK ; 6.319  ; 6.301  ; Rise       ; Register_CLK    ;
;  IR_Q[1]               ; Register_CLK ; 6.018  ; 6.026  ; Rise       ; Register_CLK    ;
;  IR_Q[2]               ; Register_CLK ; 5.596  ; 5.586  ; Rise       ; Register_CLK    ;
;  IR_Q[3]               ; Register_CLK ; 6.166  ; 6.186  ; Rise       ; Register_CLK    ;
;  IR_Q[4]               ; Register_CLK ; 6.110  ; 6.087  ; Rise       ; Register_CLK    ;
;  IR_Q[5]               ; Register_CLK ; 5.806  ; 5.791  ; Rise       ; Register_CLK    ;
;  IR_Q[6]               ; Register_CLK ; 5.923  ; 5.945  ; Rise       ; Register_CLK    ;
;  IR_Q[7]               ; Register_CLK ; 6.429  ; 6.411  ; Rise       ; Register_CLK    ;
;  IR_Q[8]               ; Register_CLK ; 6.173  ; 6.167  ; Rise       ; Register_CLK    ;
;  IR_Q[9]               ; Register_CLK ; 6.876  ; 6.863  ; Rise       ; Register_CLK    ;
;  IR_Q[10]              ; Register_CLK ; 7.046  ; 7.141  ; Rise       ; Register_CLK    ;
; Input_Q[*]             ; Register_CLK ; 6.628  ; 6.643  ; Rise       ; Register_CLK    ;
;  Input_Q[0]            ; Register_CLK ; 6.087  ; 6.062  ; Rise       ; Register_CLK    ;
;  Input_Q[1]            ; Register_CLK ; 5.902  ; 5.882  ; Rise       ; Register_CLK    ;
;  Input_Q[2]            ; Register_CLK ; 5.728  ; 5.710  ; Rise       ; Register_CLK    ;
;  Input_Q[3]            ; Register_CLK ; 6.628  ; 6.643  ; Rise       ; Register_CLK    ;
; Output_Q[*]            ; Register_CLK ; 7.147  ; 7.245  ; Rise       ; Register_CLK    ;
;  Output_Q[0]           ; Register_CLK ; 6.222  ; 6.180  ; Rise       ; Register_CLK    ;
;  Output_Q[1]           ; Register_CLK ; 6.465  ; 6.466  ; Rise       ; Register_CLK    ;
;  Output_Q[2]           ; Register_CLK ; 7.065  ; 7.034  ; Rise       ; Register_CLK    ;
;  Output_Q[3]           ; Register_CLK ; 7.147  ; 7.245  ; Rise       ; Register_CLK    ;
; PC_Q[*]                ; Register_CLK ; 6.183  ; 6.144  ; Rise       ; Register_CLK    ;
;  PC_Q[0]               ; Register_CLK ; 5.898  ; 5.889  ; Rise       ; Register_CLK    ;
;  PC_Q[1]               ; Register_CLK ; 6.001  ; 5.996  ; Rise       ; Register_CLK    ;
;  PC_Q[2]               ; Register_CLK ; 6.125  ; 6.088  ; Rise       ; Register_CLK    ;
;  PC_Q[3]               ; Register_CLK ; 5.950  ; 5.932  ; Rise       ; Register_CLK    ;
;  PC_Q[4]               ; Register_CLK ; 6.183  ; 6.144  ; Rise       ; Register_CLK    ;
; R0_Q[*]                ; Register_CLK ; 6.244  ; 6.205  ; Rise       ; Register_CLK    ;
;  R0_Q[0]               ; Register_CLK ; 5.662  ; 5.646  ; Rise       ; Register_CLK    ;
;  R0_Q[1]               ; Register_CLK ; 6.120  ; 6.080  ; Rise       ; Register_CLK    ;
;  R0_Q[2]               ; Register_CLK ; 5.916  ; 5.915  ; Rise       ; Register_CLK    ;
;  R0_Q[3]               ; Register_CLK ; 6.244  ; 6.205  ; Rise       ; Register_CLK    ;
; R1_Q[*]                ; Register_CLK ; 6.240  ; 6.271  ; Rise       ; Register_CLK    ;
;  R1_Q[0]               ; Register_CLK ; 6.220  ; 6.215  ; Rise       ; Register_CLK    ;
;  R1_Q[1]               ; Register_CLK ; 6.240  ; 6.271  ; Rise       ; Register_CLK    ;
;  R1_Q[2]               ; Register_CLK ; 6.156  ; 6.175  ; Rise       ; Register_CLK    ;
;  R1_Q[3]               ; Register_CLK ; 6.130  ; 6.157  ; Rise       ; Register_CLK    ;
; R2_Q[*]                ; Register_CLK ; 6.283  ; 6.277  ; Rise       ; Register_CLK    ;
;  R2_Q[0]               ; Register_CLK ; 6.001  ; 5.991  ; Rise       ; Register_CLK    ;
;  R2_Q[1]               ; Register_CLK ; 6.153  ; 6.143  ; Rise       ; Register_CLK    ;
;  R2_Q[2]               ; Register_CLK ; 6.283  ; 6.277  ; Rise       ; Register_CLK    ;
;  R2_Q[3]               ; Register_CLK ; 6.053  ; 6.038  ; Rise       ; Register_CLK    ;
; SCOUT[*]               ; Register_CLK ; 9.346  ; 9.390  ; Rise       ; Register_CLK    ;
;  SCOUT[0]              ; Register_CLK ; 9.219  ; 9.213  ; Rise       ; Register_CLK    ;
;  SCOUT[1]              ; Register_CLK ; 9.221  ; 9.225  ; Rise       ; Register_CLK    ;
;  SCOUT[2]              ; Register_CLK ; 9.346  ; 9.390  ; Rise       ; Register_CLK    ;
; SP_Q[*]                ; Register_CLK ; 7.342  ; 7.321  ; Rise       ; Register_CLK    ;
;  SP_Q[0]               ; Register_CLK ; 6.907  ; 6.918  ; Rise       ; Register_CLK    ;
;  SP_Q[1]               ; Register_CLK ; 7.247  ; 7.272  ; Rise       ; Register_CLK    ;
;  SP_Q[2]               ; Register_CLK ; 7.342  ; 7.321  ; Rise       ; Register_CLK    ;
;  SP_Q[3]               ; Register_CLK ; 6.259  ; 6.263  ; Rise       ; Register_CLK    ;
; T0                     ; Register_CLK ; 9.594  ; 9.477  ; Rise       ; Register_CLK    ;
; T1                     ; Register_CLK ; 9.176  ; 9.047  ; Rise       ; Register_CLK    ;
; T2                     ; Register_CLK ; 10.885 ; 10.701 ; Rise       ; Register_CLK    ;
; T3                     ; Register_CLK ; 9.197  ; 9.037  ; Rise       ; Register_CLK    ;
; T4                     ; Register_CLK ; 9.548  ; 9.619  ; Rise       ; Register_CLK    ;
; over_flow              ; Register_CLK ; 7.722  ; 7.914  ; Rise       ; Register_CLK    ;
+------------------------+--------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                        ;
+------------------------+--------------+-------+-------+------------+-----------------+
; Data Port              ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------------+--------------+-------+-------+------------+-----------------+
; BUS[*]                 ; Memory_CLK   ; 4.289 ; 4.388 ; Rise       ; Memory_CLK      ;
;  BUS[0]                ; Memory_CLK   ; 4.517 ; 4.681 ; Rise       ; Memory_CLK      ;
;  BUS[1]                ; Memory_CLK   ; 4.437 ; 4.565 ; Rise       ; Memory_CLK      ;
;  BUS[2]                ; Memory_CLK   ; 4.289 ; 4.388 ; Rise       ; Memory_CLK      ;
;  BUS[3]                ; Memory_CLK   ; 4.516 ; 4.638 ; Rise       ; Memory_CLK      ;
; DataMemory[*]          ; Memory_CLK   ; 3.733 ; 3.808 ; Rise       ; Memory_CLK      ;
;  DataMemory[0]         ; Memory_CLK   ; 3.733 ; 3.808 ; Rise       ; Memory_CLK      ;
;  DataMemory[1]         ; Memory_CLK   ; 3.903 ; 3.992 ; Rise       ; Memory_CLK      ;
;  DataMemory[2]         ; Memory_CLK   ; 4.143 ; 4.257 ; Rise       ; Memory_CLK      ;
;  DataMemory[3]         ; Memory_CLK   ; 3.900 ; 3.988 ; Rise       ; Memory_CLK      ;
; InstructionMemory[*]   ; Memory_CLK   ; 3.476 ; 3.525 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[0]  ; Memory_CLK   ; 4.070 ; 4.151 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[1]  ; Memory_CLK   ; 3.568 ; 3.628 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[2]  ; Memory_CLK   ; 3.844 ; 3.914 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[3]  ; Memory_CLK   ; 3.513 ; 3.565 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[4]  ; Memory_CLK   ; 3.552 ; 3.605 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[5]  ; Memory_CLK   ; 3.721 ; 3.802 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[6]  ; Memory_CLK   ; 3.820 ; 3.915 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[7]  ; Memory_CLK   ; 3.628 ; 3.698 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[8]  ; Memory_CLK   ; 3.642 ; 3.708 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[9]  ; Memory_CLK   ; 3.476 ; 3.525 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[10] ; Memory_CLK   ; 3.903 ; 4.001 ; Rise       ; Memory_CLK      ;
; StackMemory[*]         ; Memory_CLK   ; 3.476 ; 3.532 ; Rise       ; Memory_CLK      ;
;  StackMemory[0]        ; Memory_CLK   ; 3.660 ; 3.697 ; Rise       ; Memory_CLK      ;
;  StackMemory[1]        ; Memory_CLK   ; 3.894 ; 4.001 ; Rise       ; Memory_CLK      ;
;  StackMemory[2]        ; Memory_CLK   ; 3.476 ; 3.532 ; Rise       ; Memory_CLK      ;
;  StackMemory[3]        ; Memory_CLK   ; 3.597 ; 3.683 ; Rise       ; Memory_CLK      ;
;  StackMemory[4]        ; Memory_CLK   ; 3.616 ; 3.692 ; Rise       ; Memory_CLK      ;
; ALU_Overflow           ; Register_CLK ; 4.377 ; 4.398 ; Rise       ; Register_CLK    ;
; ALU_out[*]             ; Register_CLK ; 4.507 ; 4.508 ; Rise       ; Register_CLK    ;
;  ALU_out[0]            ; Register_CLK ; 4.507 ; 4.508 ; Rise       ; Register_CLK    ;
;  ALU_out[1]            ; Register_CLK ; 4.628 ; 4.574 ; Rise       ; Register_CLK    ;
;  ALU_out[2]            ; Register_CLK ; 4.611 ; 4.584 ; Rise       ; Register_CLK    ;
;  ALU_out[3]            ; Register_CLK ; 4.998 ; 5.008 ; Rise       ; Register_CLK    ;
; AR_Q[*]                ; Register_CLK ; 3.836 ; 3.904 ; Rise       ; Register_CLK    ;
;  AR_Q[0]               ; Register_CLK ; 3.996 ; 4.134 ; Rise       ; Register_CLK    ;
;  AR_Q[1]               ; Register_CLK ; 3.836 ; 3.904 ; Rise       ; Register_CLK    ;
;  AR_Q[2]               ; Register_CLK ; 3.999 ; 4.112 ; Rise       ; Register_CLK    ;
;  AR_Q[3]               ; Register_CLK ; 3.883 ; 4.010 ; Rise       ; Register_CLK    ;
; BUS[*]                 ; Register_CLK ; 4.198 ; 4.318 ; Rise       ; Register_CLK    ;
;  BUS[0]                ; Register_CLK ; 4.376 ; 4.535 ; Rise       ; Register_CLK    ;
;  BUS[1]                ; Register_CLK ; 4.566 ; 4.648 ; Rise       ; Register_CLK    ;
;  BUS[2]                ; Register_CLK ; 4.198 ; 4.318 ; Rise       ; Register_CLK    ;
;  BUS[3]                ; Register_CLK ; 4.309 ; 4.392 ; Rise       ; Register_CLK    ;
; D0                     ; Register_CLK ; 4.604 ; 4.460 ; Rise       ; Register_CLK    ;
; D1                     ; Register_CLK ; 4.375 ; 4.494 ; Rise       ; Register_CLK    ;
; D2                     ; Register_CLK ; 4.367 ; 4.330 ; Rise       ; Register_CLK    ;
; D3                     ; Register_CLK ; 5.318 ; 5.576 ; Rise       ; Register_CLK    ;
; D4                     ; Register_CLK ; 4.393 ; 4.345 ; Rise       ; Register_CLK    ;
; D5                     ; Register_CLK ; 4.302 ; 4.419 ; Rise       ; Register_CLK    ;
; D6                     ; Register_CLK ; 4.393 ; 4.364 ; Rise       ; Register_CLK    ;
; D8                     ; Register_CLK ; 4.359 ; 4.457 ; Rise       ; Register_CLK    ;
; D9                     ; Register_CLK ; 4.376 ; 4.365 ; Rise       ; Register_CLK    ;
; D10                    ; Register_CLK ; 5.437 ; 5.615 ; Rise       ; Register_CLK    ;
; D11                    ; Register_CLK ; 4.447 ; 4.586 ; Rise       ; Register_CLK    ;
; D12                    ; Register_CLK ; 3.991 ; 4.094 ; Rise       ; Register_CLK    ;
; D13                    ; Register_CLK ; 4.080 ; 4.208 ; Rise       ; Register_CLK    ;
; D14                    ; Register_CLK ; 3.771 ; 3.824 ; Rise       ; Register_CLK    ;
; D15                    ; Register_CLK ; 4.083 ; 4.187 ; Rise       ; Register_CLK    ;
; IR_Q[*]                ; Register_CLK ; 3.261 ; 3.318 ; Rise       ; Register_CLK    ;
;  IR_Q[0]               ; Register_CLK ; 3.716 ; 3.779 ; Rise       ; Register_CLK    ;
;  IR_Q[1]               ; Register_CLK ; 3.539 ; 3.597 ; Rise       ; Register_CLK    ;
;  IR_Q[2]               ; Register_CLK ; 3.261 ; 3.318 ; Rise       ; Register_CLK    ;
;  IR_Q[3]               ; Register_CLK ; 3.634 ; 3.700 ; Rise       ; Register_CLK    ;
;  IR_Q[4]               ; Register_CLK ; 3.540 ; 3.635 ; Rise       ; Register_CLK    ;
;  IR_Q[5]               ; Register_CLK ; 3.370 ; 3.440 ; Rise       ; Register_CLK    ;
;  IR_Q[6]               ; Register_CLK ; 3.501 ; 3.549 ; Rise       ; Register_CLK    ;
;  IR_Q[7]               ; Register_CLK ; 3.751 ; 3.840 ; Rise       ; Register_CLK    ;
;  IR_Q[8]               ; Register_CLK ; 3.630 ; 3.692 ; Rise       ; Register_CLK    ;
;  IR_Q[9]               ; Register_CLK ; 4.000 ; 4.118 ; Rise       ; Register_CLK    ;
;  IR_Q[10]              ; Register_CLK ; 4.270 ; 4.439 ; Rise       ; Register_CLK    ;
; Input_Q[*]             ; Register_CLK ; 3.311 ; 3.378 ; Rise       ; Register_CLK    ;
;  Input_Q[0]            ; Register_CLK ; 3.510 ; 3.593 ; Rise       ; Register_CLK    ;
;  Input_Q[1]            ; Register_CLK ; 3.422 ; 3.489 ; Rise       ; Register_CLK    ;
;  Input_Q[2]            ; Register_CLK ; 3.311 ; 3.378 ; Rise       ; Register_CLK    ;
;  Input_Q[3]            ; Register_CLK ; 3.794 ; 3.943 ; Rise       ; Register_CLK    ;
; Output_Q[*]            ; Register_CLK ; 3.569 ; 3.651 ; Rise       ; Register_CLK    ;
;  Output_Q[0]           ; Register_CLK ; 3.569 ; 3.651 ; Rise       ; Register_CLK    ;
;  Output_Q[1]           ; Register_CLK ; 3.777 ; 3.837 ; Rise       ; Register_CLK    ;
;  Output_Q[2]           ; Register_CLK ; 4.031 ; 4.166 ; Rise       ; Register_CLK    ;
;  Output_Q[3]           ; Register_CLK ; 4.113 ; 4.307 ; Rise       ; Register_CLK    ;
; PC_Q[*]                ; Register_CLK ; 3.403 ; 3.473 ; Rise       ; Register_CLK    ;
;  PC_Q[0]               ; Register_CLK ; 3.403 ; 3.473 ; Rise       ; Register_CLK    ;
;  PC_Q[1]               ; Register_CLK ; 3.467 ; 3.535 ; Rise       ; Register_CLK    ;
;  PC_Q[2]               ; Register_CLK ; 3.536 ; 3.593 ; Rise       ; Register_CLK    ;
;  PC_Q[3]               ; Register_CLK ; 3.440 ; 3.508 ; Rise       ; Register_CLK    ;
;  PC_Q[4]               ; Register_CLK ; 3.546 ; 3.622 ; Rise       ; Register_CLK    ;
; R0_Q[*]                ; Register_CLK ; 3.281 ; 3.326 ; Rise       ; Register_CLK    ;
;  R0_Q[0]               ; Register_CLK ; 3.281 ; 3.326 ; Rise       ; Register_CLK    ;
;  R0_Q[1]               ; Register_CLK ; 3.519 ; 3.582 ; Rise       ; Register_CLK    ;
;  R0_Q[2]               ; Register_CLK ; 3.417 ; 3.467 ; Rise       ; Register_CLK    ;
;  R0_Q[3]               ; Register_CLK ; 3.588 ; 3.675 ; Rise       ; Register_CLK    ;
; R1_Q[*]                ; Register_CLK ; 3.593 ; 3.671 ; Rise       ; Register_CLK    ;
;  R1_Q[0]               ; Register_CLK ; 3.620 ; 3.703 ; Rise       ; Register_CLK    ;
;  R1_Q[1]               ; Register_CLK ; 3.664 ; 3.739 ; Rise       ; Register_CLK    ;
;  R1_Q[2]               ; Register_CLK ; 3.632 ; 3.700 ; Rise       ; Register_CLK    ;
;  R1_Q[3]               ; Register_CLK ; 3.593 ; 3.671 ; Rise       ; Register_CLK    ;
; R2_Q[*]                ; Register_CLK ; 3.491 ; 3.572 ; Rise       ; Register_CLK    ;
;  R2_Q[0]               ; Register_CLK ; 3.527 ; 3.585 ; Rise       ; Register_CLK    ;
;  R2_Q[1]               ; Register_CLK ; 3.562 ; 3.627 ; Rise       ; Register_CLK    ;
;  R2_Q[2]               ; Register_CLK ; 3.702 ; 3.776 ; Rise       ; Register_CLK    ;
;  R2_Q[3]               ; Register_CLK ; 3.491 ; 3.572 ; Rise       ; Register_CLK    ;
; SCOUT[*]               ; Register_CLK ; 5.264 ; 5.366 ; Rise       ; Register_CLK    ;
;  SCOUT[0]              ; Register_CLK ; 5.264 ; 5.368 ; Rise       ; Register_CLK    ;
;  SCOUT[1]              ; Register_CLK ; 5.280 ; 5.366 ; Rise       ; Register_CLK    ;
;  SCOUT[2]              ; Register_CLK ; 5.363 ; 5.482 ; Rise       ; Register_CLK    ;
; SP_Q[*]                ; Register_CLK ; 3.677 ; 3.728 ; Rise       ; Register_CLK    ;
;  SP_Q[0]               ; Register_CLK ; 4.020 ; 4.109 ; Rise       ; Register_CLK    ;
;  SP_Q[1]               ; Register_CLK ; 4.122 ; 4.278 ; Rise       ; Register_CLK    ;
;  SP_Q[2]               ; Register_CLK ; 4.188 ; 4.338 ; Rise       ; Register_CLK    ;
;  SP_Q[3]               ; Register_CLK ; 3.677 ; 3.728 ; Rise       ; Register_CLK    ;
; T0                     ; Register_CLK ; 5.345 ; 5.432 ; Rise       ; Register_CLK    ;
; T1                     ; Register_CLK ; 5.134 ; 5.202 ; Rise       ; Register_CLK    ;
; T2                     ; Register_CLK ; 5.759 ; 5.892 ; Rise       ; Register_CLK    ;
; T3                     ; Register_CLK ; 5.067 ; 5.130 ; Rise       ; Register_CLK    ;
; T4                     ; Register_CLK ; 5.311 ; 5.400 ; Rise       ; Register_CLK    ;
; over_flow              ; Register_CLK ; 4.628 ; 4.877 ; Rise       ; Register_CLK    ;
+------------------------+--------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; Input[0]   ; BUS[0]      ; 10.323 ; 9.807  ; 10.333 ; 10.761 ;
; Input[1]   ; BUS[1]      ; 9.839  ; 9.487  ; 9.989  ; 10.298 ;
; Input[2]   ; BUS[2]      ; 10.094 ; 10.130 ; 10.560 ; 10.628 ;
; Input[3]   ; BUS[3]      ; 9.157  ;        ;        ; 9.549  ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; Input[0]   ; BUS[0]      ; 5.437 ; 5.558 ; 6.103 ; 6.244 ;
; Input[1]   ; BUS[1]      ; 5.288 ; 5.388 ; 5.911 ; 6.031 ;
; Input[2]   ; BUS[2]      ; 5.551 ; 5.728 ; 6.337 ; 6.308 ;
; Input[3]   ; BUS[3]      ; 5.168 ;       ;       ; 5.870 ;
+------------+-------------+-------+-------+-------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                   ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ALU_Overflow          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR_Q[10]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR_Q[9]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR_Q[8]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR_Q[7]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR_Q[6]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR_Q[5]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR_Q[4]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR_Q[3]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR_Q[2]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR_Q[1]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR_Q[0]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; T1                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; T4                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D8                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D14                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D13                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D9                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D10                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D15                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D6                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D4                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D2                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D3                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D1                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D0                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D12                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D11                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; T3                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionMemory[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionMemory[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionMemory[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionMemory[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionMemory[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionMemory[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionMemory[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionMemory[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionMemory[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionMemory[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionMemory[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; T0                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_Q[4]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_Q[3]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_Q[2]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_Q[1]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_Q[0]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; over_flow             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; StackMemory[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; StackMemory[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; StackMemory[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; StackMemory[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; StackMemory[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SP_Q[3]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SP_Q[2]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SP_Q[1]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SP_Q[0]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R0_Q[3]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R0_Q[2]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R0_Q[1]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R0_Q[0]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUS[3]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUS[2]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUS[1]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUS[0]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU_out[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU_out[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU_out[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU_out[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R1_Q[3]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R1_Q[2]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R1_Q[1]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R1_Q[0]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R2_Q[3]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R2_Q[2]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R2_Q[1]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R2_Q[0]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataMemory[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataMemory[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataMemory[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataMemory[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AR_Q[3]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AR_Q[2]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AR_Q[1]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AR_Q[0]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Input_Q[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Input_Q[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Input_Q[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Input_Q[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D7                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; T2                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Output_Q[3]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Output_Q[2]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Output_Q[1]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Output_Q[0]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCOUT[2]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCOUT[1]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCOUT[0]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Input[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Input[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Input[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Input[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Register_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Memory_CLK              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                   ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ALU_Overflow          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; IR_Q[10]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.33 V              ; -0.00341 V          ; 0.17 V                               ; 0.084 V                              ; 3.33e-09 s                  ; 3.24e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.33 V             ; -0.00341 V         ; 0.17 V                              ; 0.084 V                             ; 3.33e-09 s                 ; 3.24e-09 s                 ; Yes                       ; Yes                       ;
; IR_Q[9]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; IR_Q[8]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; IR_Q[7]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; IR_Q[6]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; IR_Q[5]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; IR_Q[4]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; IR_Q[3]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; IR_Q[2]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; IR_Q[1]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; IR_Q[0]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; T1                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; T4                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; D8                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; D14                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; D13                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; D9                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; D10                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.33 V              ; -0.00341 V          ; 0.17 V                               ; 0.084 V                              ; 3.33e-09 s                  ; 3.24e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.33 V             ; -0.00341 V         ; 0.17 V                              ; 0.084 V                             ; 3.33e-09 s                 ; 3.24e-09 s                 ; Yes                       ; Yes                       ;
; D15                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; D5                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; D6                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; D4                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; D2                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; D3                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.33 V              ; -0.00341 V          ; 0.17 V                               ; 0.084 V                              ; 3.33e-09 s                  ; 3.24e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.33 V             ; -0.00341 V         ; 0.17 V                              ; 0.084 V                             ; 3.33e-09 s                 ; 3.24e-09 s                 ; Yes                       ; Yes                       ;
; D1                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; D0                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; D12                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; D11                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; T3                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; InstructionMemory[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; InstructionMemory[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; InstructionMemory[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; InstructionMemory[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; InstructionMemory[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; InstructionMemory[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; InstructionMemory[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; InstructionMemory[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; InstructionMemory[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; InstructionMemory[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; InstructionMemory[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; T0                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; PC_Q[4]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; PC_Q[3]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; PC_Q[2]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; PC_Q[1]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; PC_Q[0]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; over_flow             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.33 V              ; -0.00317 V          ; 0.162 V                              ; 0.063 V                              ; 3.54e-09 s                  ; 3.41e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.33 V             ; -0.00317 V         ; 0.162 V                             ; 0.063 V                             ; 3.54e-09 s                 ; 3.41e-09 s                 ; Yes                       ; Yes                       ;
; StackMemory[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; StackMemory[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; StackMemory[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; StackMemory[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; StackMemory[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; SP_Q[3]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; SP_Q[2]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SP_Q[1]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SP_Q[0]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; R0_Q[3]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; R0_Q[2]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; R0_Q[1]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; R0_Q[0]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; BUS[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; BUS[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; BUS[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; BUS[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ALU_out[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ALU_out[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ALU_out[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ALU_out[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; R1_Q[3]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; R1_Q[2]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; R1_Q[1]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; R1_Q[0]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; R2_Q[3]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; R2_Q[2]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; R2_Q[1]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; R2_Q[0]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; DataMemory[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DataMemory[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; DataMemory[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DataMemory[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; AR_Q[3]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; AR_Q[2]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; AR_Q[1]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; AR_Q[0]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; Input_Q[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; Input_Q[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; Input_Q[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; Input_Q[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; D7                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; T2                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; Output_Q[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; Output_Q[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; Output_Q[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; Output_Q[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SCOUT[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SCOUT[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SCOUT[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+-----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                   ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ALU_Overflow          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; IR_Q[10]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; IR_Q[9]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; IR_Q[8]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; IR_Q[7]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; IR_Q[6]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; IR_Q[5]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; IR_Q[4]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; IR_Q[3]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; IR_Q[2]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; IR_Q[1]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; IR_Q[0]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; T1                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; T4                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; D8                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; D14                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; D13                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; D9                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; D10                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; D15                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; D5                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; D6                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; D4                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; D2                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; D3                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; D1                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; D0                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; D12                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; D11                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; T3                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; InstructionMemory[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; InstructionMemory[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; InstructionMemory[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; InstructionMemory[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; InstructionMemory[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; InstructionMemory[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; InstructionMemory[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; InstructionMemory[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; InstructionMemory[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; InstructionMemory[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; InstructionMemory[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; T0                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; PC_Q[4]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; PC_Q[3]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; PC_Q[2]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; PC_Q[1]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; PC_Q[0]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; over_flow             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; StackMemory[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; StackMemory[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; StackMemory[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; StackMemory[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; StackMemory[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; SP_Q[3]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; SP_Q[2]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SP_Q[1]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SP_Q[0]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; R0_Q[3]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; R0_Q[2]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; R0_Q[1]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; R0_Q[0]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; BUS[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; BUS[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; BUS[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; BUS[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ALU_out[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ALU_out[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ALU_out[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ALU_out[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; R1_Q[3]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; R1_Q[2]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; R1_Q[1]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; R1_Q[0]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; R2_Q[3]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; R2_Q[2]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; R2_Q[1]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; R2_Q[0]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; DataMemory[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DataMemory[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; DataMemory[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DataMemory[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; AR_Q[3]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; AR_Q[2]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; AR_Q[1]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; AR_Q[0]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Input_Q[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Input_Q[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Input_Q[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Input_Q[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; D7                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; T2                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Output_Q[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Output_Q[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Output_Q[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; Output_Q[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SCOUT[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SCOUT[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SCOUT[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+-----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------+
; Setup Transfers                                                         ;
+--------------+--------------+----------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+----------+----------+----------+----------+
; Memory_CLK   ; Memory_CLK   ; 24       ; 0        ; 0        ; 0        ;
; Register_CLK ; Memory_CLK   ; 902      ; 0        ; 0        ; 0        ;
; Memory_CLK   ; Register_CLK ; 32       ; 0        ; 0        ; 0        ;
; Register_CLK ; Register_CLK ; 4179     ; 0        ; 0        ; 0        ;
+--------------+--------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------+
; Hold Transfers                                                          ;
+--------------+--------------+----------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+----------+----------+----------+----------+
; Memory_CLK   ; Memory_CLK   ; 24       ; 0        ; 0        ; 0        ;
; Register_CLK ; Memory_CLK   ; 902      ; 0        ; 0        ; 0        ;
; Memory_CLK   ; Register_CLK ; 32       ; 0        ; 0        ; 0        ;
; Register_CLK ; Register_CLK ; 4179     ; 0        ; 0        ; 0        ;
+--------------+--------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 32    ; 32   ;
; Unconstrained Output Ports      ; 97    ; 97   ;
; Unconstrained Output Port Paths ; 355   ; 355  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue May 21 18:35:34 2024
Info: Command: quartus_sta Paria_2020510099_DEUARCH -c Paria_2020510099_DEUARCH
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Paria_2020510099_DEUARCH.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Register_CLK Register_CLK
    Info (332105): create_clock -period 1.000 -name Memory_CLK Memory_CLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.482
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.482      -219.958 Register_CLK 
    Info (332119):    -4.982       -67.589 Memory_CLK 
Info (332146): Worst-case hold slack is -0.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.499        -1.379 Register_CLK 
    Info (332119):     0.619         0.000 Memory_CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -68.220 Memory_CLK 
    Info (332119):    -3.000       -51.000 Register_CLK 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.868
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.868      -194.980 Register_CLK 
    Info (332119):    -4.420       -58.222 Memory_CLK 
Info (332146): Worst-case hold slack is -0.456
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.456        -1.254 Register_CLK 
    Info (332119):     0.571         0.000 Memory_CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -68.220 Memory_CLK 
    Info (332119):    -3.000       -51.000 Register_CLK 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.772
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.772      -106.931 Register_CLK 
    Info (332119):    -2.511       -21.933 Memory_CLK 
Info (332146): Worst-case hold slack is -0.448
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.448        -1.284 Register_CLK 
    Info (332119):     0.305         0.000 Memory_CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -53.842 Register_CLK 
    Info (332119):    -3.000       -36.635 Memory_CLK 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4590 megabytes
    Info: Processing ended: Tue May 21 18:35:37 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


