// Seed: 472442533
module module_0 (
    input  tri0 id_0,
    output wor  id_1
);
  tri0 id_3 = (id_0), id_4, id_5;
endmodule
module module_1 (
    input supply0 id_0,
    output supply0 id_1,
    input wor id_2,
    input supply1 id_3,
    input supply1 id_4,
    output wire id_5,
    output uwire id_6,
    input uwire id_7,
    output wire id_8,
    input supply1 id_9,
    input wor id_10,
    input tri0 id_11,
    input uwire id_12,
    input wand id_13,
    input tri1 id_14,
    output supply0 id_15,
    output tri0 id_16,
    output tri id_17,
    output tri id_18,
    input tri0 id_19,
    output tri1 id_20
);
  wire id_22;
  wire id_23;
  assign id_6 = id_12;
  tri0 id_24;
  wire id_25;
  tri0 id_26 = id_9;
  wire id_27, id_28, id_29, id_30;
  wire id_31;
  assign id_15 = id_24;
  assign id_20 = id_9;
  assign id_30 = id_31;
  module_0(
      id_19, id_1
  );
  assign id_29 = id_27;
endmodule
