[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of PCM1793DBR production of TEXAS INSTRUMENTS from the text:/C0080/C0067/C0077/C0049/C0055/C0057/C0051\nSLES076A − MARCH 2003 − REVISED JANUARY 2004\n/C0050/C0052/C0262/C0066/C0073/C0084/C0044  /C0049/C0057/C0050/C0262/C0107/C0072/C0122  /C0083/C0065/C0077/C0080/C0076/C0073/C0078/C0071/C0044  /C0065/C0068/C0086/C0065/C0078/C0067/C0069/C0068  /C0083/C0069/C0071/C0077/C0069/C0078/C0084/C0044\n/C0065/C0085/C0068/C0073/C0079  /C0083/C0084/C0069/C0082/C0069/C0079  /C0068/C0073/C0071/C0073/C0084/C0065/C0076/C0262/C0084/C0079/C0262/C0065/C0078/C0065/C0076/C0079/C0071  /C0067/C0079/C0078/C0086/C0069/C0082/C0084/C0069/C0082\n \nFEATURES\n/C006824-Bit Resolution\n/C0068Analog Performance:\n−  Dynamic Range: 113 dB−  THD+N: 0.001%−  Full-Scale Output: 2.1 V rms (at\nPostamplifier)\n/C0068Differential Voltage Output: 3.2 V p-p\n/C00688× Oversampling Digital Filter:\n−  Stop-Band Attenuation: –82 dB−  Pass-Band Ripple: ±0.002 dB\n/C0068Sampling Frequency: 10 kHz to 200 kHz\n/C0068System Clock: 128, 192, 256, 384, 512, or\n768 fS With Autodetect\n/C0068Accepts 16-, 20-, and 24-Bit Audio Data\n/C0068Data Formats: Standard, I 2S, and\nLeft-Justified\n/C0068Digital De-Emphasis\n/C0068Soft Mute\n/C0068Zero Flags for Each Output\n/C0068Dual Supply Operation:\n−  5-V Analog, 3.3-V Digital/C00685-V Tolerant Digital Inputs\n/C0068Small 28-Lead SSOP Package, Lead-FreeProduct\nAPPLICATIONS\n/C0068A/V Receivers\n/C0068DVD Players\n/C0068Musical Instruments\n/C0068HDTV Receivers\n/C0068Car Audio Systems\n/C0068Digital Multitrack Recorders\n/C0068Other Applications Requiring 24-Bit Audio\nDESCRIPTION\nThe PCM1793 is a monolithic CMOS integrated circuit that\nincludes stereo digital-to-analog converters and support\ncircuitry in a small 28-lead SSOP package. The data\nconverters use TI’s advanced segment DAC architectureto achieve excellent dynamic performance and improvedtolerance to clock jitter. The PCM1793 provides balanced\nvoltage outputs, allowing the user to optimize analog\nperformance externally . Sampling rates up to 200 kHz are\nsupported.\nThis integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate\nprecautions. Failure to observe proper handling and installation procedures can cause damage.\nESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to\ndamage because very small parametric changes could cause the device not to meet its published specifications.\n/C0080/C0082/C0079/C0068/C0085/C0067/C0084/C0073/C0079/C0078  /C0068/C0065/C0084/C0065  /C0105/C0110/C0102/C0111/C0114/C0109/C0097/C0116/C0105/C0111/C0110  /C0105/C0115 /C0099/C0117/C0114/C0114/C0101/C0110/C0116  /C0097/C0115 /C0111/C0102 /C0112/C0117/C0098/C0108/C0105/C0099/C0097/C0116/C0105/C0111/C0110  /C0100/C0097/C0116/C0101/C0046  /C0080/C0114/C0111/C0100/C0117/C0099/C0116/C0115\n/C0099/C0111/C0110/C0102/C0111/C0114/C0109  /C0116/C0111 /C0115/C0112/C0101/C0099/C0105/C0102/C0105/C0099/C0097/C0116/C0105/C0111/C0110/C0115  /C0112/C0101/C0114 /C0116/C0104/C0101 /C0116/C0101/C0114/C0109/C0115  /C0111/C0102 /C0084/C0101/C0120/C0097/C0115  /C0073/C0110/C0115/C0116/C0114/C0117/C0109/C0101/C0110/C0116/C0115  /C0115/C0116/C0097/C0110/C0100/C0097/C0114/C0100  /C0119/C0097/C0114/C0114/C0097/C0110/C0116/C0121/C0046\n/C0080/C0114/C0111/C0100/C0117/C0099/C0116/C0105/C0111/C0110  /C0112/C0114/C0111/C0099/C0101/C0115/C0115/C0105/C0110/C0103  /C0100/C0111/C0101/C0115  /C0110/C0111/C0116 /C0110/C0101/C0099/C0101/C0115/C0115/C0097/C0114/C0105/C0108/C0121  /C0105/C0110/C0099/C0108/C0117/C0100/C0101  /C0116/C0101/C0115/C0116/C0105/C0110/C0103  /C0111/C0102 /C0097/C0108/C0108 /C0112/C0097/C0114/C0097/C0109/C0101/C0116/C0101/C0114/C0115/C0046Please be aware that an important notice concerning availability , standard warranty, and use in critical applications of T exasInstruments\nsemiconductor products and disclaimers thereto appears at the end of this data sheet./C0066/C0117/C0114/C0114/C0262/C0066/C0114/C0111/C0119/C0110  /C0080/C0114/C0111/C0100/C0117/C0099/C0116/C0115\n/C0102/C0114/C0111/C0109  /C0084/C0101/C0120/C0097/C0115  /C0073/C0110/C0115/C0116/C0114/C0117/C0109/C0101/C0110/C0116/C0115\nCopyright \uf8e9 2004, Texas Instruments Incorporated\n\n/C0080/C0067/C0077/C0049/C0055/C0057/C0051\nSLES076A − MARCH 2003 − REVISED JANUARY 2004www.ti.com\n2ORDERING INFORMATION\nPRODUCT PACKAGE PACKAGE CODEOPERATION\nTEMPERATURE\nRANGEPACKAGE\nMARKINGORDERING\nNUMBERTRANSPORT\nMEDIA\nPCM1793DB 28-lead SSOP 28DB −25°C to 85 °CPCM1793PCM1793DB Tube\nPCM1793DB 28-lead SSOP 28DB −25°C to 85 °CPCM1793PCM1793DBR Tape and reel\nABSOLUTE MAXIMUM RATINGS\nover operating free-air temperature range unless otherwise noted (1)\nPCM1793\nSupply voltageVCCF, VCCL, VCCC, VCCR −0.3 V to 6.5 V\nSupply voltageVDD −0.3 V to 4 V\nSupply voltage differences: V CCF, VCCL, VCCC, VCCR ±0.1 V\nGround voltage dif ferences: AGNDF, AGNDL, AGNDC, AGNDR, DGND ±0.1 V\nDigital input voltageLRCK, DATA, BCK, SCK, DEMP0, DEMP1, FMT0, FMT1, FMT2, RST , MUTE –0.3 V to 6.5 V\nDigital input voltageZEROL, ZEROR –0.3 V to (V DD + 0.3 V) < 4 V\nAnalog input voltage –0.3 V to (V CC + 0.3 V) < 6.5 V\nInput current (any pins except supplies) ±10 mA\nAmbient temperature under bias –40°C to 125 °C\nStorage temperature –55°C to 150 °C\nJunction temperature 150°C\nLead temperature (soldering) 260°C, 5 s\nPackage temperature (IR reflow, peak) 260°C\n(1)Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, a nd\nfunctional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditi ons” is not\nimplied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.\nELECTRICAL CHARACTERISTICS\nall specifications at T A = 25 °C, VCC = 5 V, VDD = 3.3 V, fS = 44.1 kHz, system clock = 256 f S, and 24-bit data, unless otherwise noted\nPARAMETER TEST CONDITIONSPCM1793DB\nUNIT PARAMETER TEST CONDITIONSMIN TYP MAXUNIT\nRESOLUTION 24 Bits\nDATA FORMAT\nAudio data interface format Standard, I 2S, left justified\nAudio data bit length 16-, 20-, 24-bit selectable\nAudio data format MSB first, 2s complement\nfSSampling frequency 10 200kHz\nSystem clock frequency 128, 192, 256, 384, 512, 768 f S\nDIGITAL INPUT/OUTPUT\nLogic family TTL compatible\nVIHInput logic level2\nVDCVILInput logic level0.8VDC\nIIHInput logic currentVIN = VDD 10\nµAIILInput logic currentVIN = 0 V –10µA\nVOHOutput logic levelIOH = −2 mA 2.4\nVDCVOLOutput logic levelIOL = 2 mA 0.4VDC\n/C0080/C0067/C0077/C0049/C0055/C0057/C0051\nSLES076A − MARCH 2003 − REVISED JANUARY 2004www.ti.com\n3ELECTRICAL CHARACTERISTICS  (Continued)\nall specifications at T A = 25 °C, VCC = 5 V, VDD = 3.3 V, fS = 44.1 kHz, system clock = 256 f S, and 24-bit data, unless otherwise noted\nPARAMETER TEST CONDITIONSPCM1793DB\nUNIT PARAMETER TEST CONDITIONSMIN TYP MAXUNIT\nDYNAMIC PERFORMANCE (1)\nfS = 44.1 kHz 0.001% 0.002%\nTHD+N at V OUT = 0 dB fS = 96 kHz 0.0015% THD+N at V OUT = 0 dB\nfS = 192 kHz 0.003%\nEIAJ, A-weighted, f S = 44.1 kHz 110 113\nDynamic range EIAJ, A-weighted, f S = 96 kHz 113 dB Dynamic range\nEIAJ, A-weighted, f S = 192 kHz 113dB\nEIAJ, A-weighted, f S = 44.1 kHz 110 113\nSignal-to-noise ratio EIAJ, A-weighted, f S = 96 kHz 113 dB Signal-to-noise ratio\nEIAJ, A-weighted, f S = 192 kHz 113dB\nfS = 44.1 kHz 106 110\nChannel separation fS = 96 kHz 110 dB Channel separation\nfS = 192 kHz 109dB\nLevel linearity error VOUT = −120 dB ±1 dB\nANALOG OUTPUT\nGain error –8 ±3 8% of FSR\nGain mismatch, channel-to-channel –3 ±0.5 3% of FSR\nBipolar zero error At BPZ –2 ±0.5 2% of FSR\nDifferential output voltage (2) Full scale (0 dB) 3.2 V p-p\nBipolar zero voltage (2) At BPZ 1.4 V\nLoad impedance (2) R1 = R2 1.7 kΩ\nDIGITAL FIL TER PERFORMANCE\nDe-emphasis error ±0.1dB\nPass band±0.002 dB 0.454 fSPass band–3 dB 0.49 fS\nStop band 0.546 fS\nPass-band ripple ±0.002 dB\nStop-band attenuationStop band = 0.546 f S –75 dB\nStop-band attenuationStop band = 0.567 f S –82 dB\nDelay time 29/fS s\n(1)Dynamic performance and DC accuracy are specified at the output of the postamplifier as shown in Figure 28. Analog performance specific ations\nare measured using the System Two /C0116 Cascade audio measurement system by Audio Precision /C0116 in the averaging mode. At all sampling\nfrequency operations, measurement bandwidth is limited with a  20-kHz AES17 filter.\n(2)These parameters are defined at the PCM1793 output pin. Load impedance, R1 and R2, are input resistors of the postamplifier. These ar e defined\nas dc loads.\nAudio Precision and System Two are trademarks of Audio Precision, Inc.\nOther trademarks are the property of their respective owners.\n/C0080/C0067/C0077/C0049/C0055/C0057/C0051\nSLES076A − MARCH 2003 − REVISED JANUARY 2004www.ti.com\n4ELECTRICAL CHARACTERISTICS  (Continued)\nall specifications at T A = 25 °C, VCC = 5 V, VDD = 3.3 V, fS = 44.1 kHz, system clock = 256 f S, and 24-bit data, unless otherwise noted\nPARAMETER TEST CONDITIONSPCM1793DB\nUNIT PARAMETER TEST CONDITIONSMIN TYP MAXUNIT\nPOWER SUPPLY REQUIREMENTS\nVDDVoltage range33.3 3.6\nVDCVCCVoltage range4.5 5 5.5VDC\n(1)fS = 44.1 kHz 6.5 8\nIDDSupply current (1) fS = 96 kHz 13.5 mA IDDSupply current (1)\nfS = 192 kHz 28mA\n(1)fS = 44.1 kHz 14 16\nICCSupply current (1) fS = 96 kHz 15 mA ICCSupply current (1)\nfS = 192 kHz 16mA\n(1)fS = 44.1 kHz 90 110\nPower dissipation (1) fS = 96 kHz 120 mW Power dissipation (1)\nfS = 192 kHz 170mW\nTEMPERATURE RANGE\nOperation temperature –25 85 °C\nθJAThermal resistance 28-pin SSOP 100 °C/W\n(1)Input is BPZ data.\nPIN ASSIGNMENTS\n1\n23\n4 \n56789\n10\n1112131428\n2726\n25\n2423222120\n19\n18171615\nLRCK\nBCK\nDATA\nMUTE\nSCK\nRST\nVDD\nDGND\nAGNDF\nVCCR\nAGNDR\nVOUTR−\nVOUTR+\nVCOMFMT2FMT1FMT0DEMP1DEMP0ZEROLZERORV\nCCF\nVCCL\nAGNDLV\nOUTL−\nVOUTL+\nAGNDCV\nCCCPCM1793\n(TOP VIEW)\n/C0080/C0067/C0077/C0049/C0055/C0057/C0051\nSLES076A − MARCH 2003 − REVISED JANUARY 2004www.ti.com\n5Terminal Functions\nTERMINAL\nI/O DESCRIPTIONSNAME PINI/O DESCRIPTIONS\nAGNDC 16 −Analog ground (internal bias and current DAC)\nAGNDF 9 −Analog ground (DACFF)\nAGNDL 19 −Analog ground (L-channel I/V)\nAGNDR 11 −Analog ground (R-channel I/V)\nBCK 2 IBit clock input (1)\nDATA 3 ISerial audio data input (1)\nDEMP0 24 IDe-emphasis control 0 (1)\nDEMP1 25 IDe-emphasis control 1 (1)\nDGND 8 −Digital ground\nFMT0 26 IAudio data format select 0 (1)\nFMT1 27 IAudio data format select 1 (1)\nFMT2 28 IAudio data format select 2 (1)\nLRCK 1 ILeft and right clock (f S) input (1)\nMUTE 4 IAnalog output mute control (1)\nRST 6 IReset(1)\nSCK 5 ISystem clock input (1)\nVCCC 15 −Analog power supply (internal bias and current DAC), 5 V\nVCCF 21 −Analog power supply (DACFF), 5 V\nVCCL 20 −Analog power supply (L-channel I/V), 5 V\nVCCR 10 −Analog power supply (R-channel I/V), 5 V\nVCOM 14 −Internal bias decoupling pin\nVDD 7 −Digital power supply, 3.3 V\nVOUTL+ 17 OL-channel analog voltage output +\nVOUTL− 18 OL-channel analog voltage output −\nVOUTR+ 13 OR-channel analog voltage output +\nVOUTR− 12 OR-channel analog voltage output −\nZEROL 23 OZero flag for L-channel\nZEROR 22 OZero flag for R-channel\n(1)Schmitt-trigger input, 5-V tolerant\n/C0080/C0067/C0077/C0049/C0055/C0057/C0051\nSLES076A − MARCH 2003 − REVISED JANUARY 2004www.ti.com\n6FUNCTIONAL BLOCK DIAGRAM\nPower SupplyRST\nSCKAdvanced\nSegment\nDAC\nModulatorVOUTL+VOUTL−\nBias\nand\nVrefVCCFVDD\nAGNDR\nVCCR\nAGNDLAGNDFD/S and Filter /C00328\nOversampling\nDigital\nFilter\nand\nFunction\nControlAudio\nData Input\nI/FLRCK\nBCKDATA\nDEMP1\nDEMP0\nAGNDC\nVCCCDGNDCurrent\nSegment\nDAC\nand\nI/V Buffer\nVCOM\nFunction\nControl\nI/F\nZero\nDetectZEROL\nZERORSystem\nClock\nManagerFMT2MUTE\nVCCLVOUTR−VOUTR+\nD/S and FilterCurrent\nSegment\nDAC\nand\nI/V BufferFMT1\nFMT0\n/C0080/C0067/C0077/C0049/C0055/C0057/C0051\nSLES076A − MARCH 2003 − REVISED JANUARY 2004www.ti.com\n7TYPICAL PERFORMANCE CURVES\nDIGITAL FILTER\nDigital Filter Response\nFigure 1. Frequency Response, Sharp RolloffFrequency [ × fS]−160−140−120−100−80−60−40−200\n01234Amplitude − dBAMPLITUDE\nvs\nFREQUENCY\nFigure 2. Pass-Band Ripple, Sharp RolloffFrequency [ × fS]−3−2−10123\n0.0 0.1 0.2 0.3 0.4 0.5AMPLITUDE\nvs\nFREQUENCY\n0.003\n0\n−0.001\n−0.0030.0010.002\n−0.002Amplitude − dB\nFigure 3. Frequency Response, Slow RolloffFrequency [ × fS]−140−120−100−80−60−40−200\n01234Amplitude − dBAMPLITUDE\nvs\nFREQUENCY\nFigure 4. Transition Characteristics, Slow RolloffFrequency [ × fS]−20−18−16−14−12−10−8−6−4−20\n0.0 0.1 0.2 0.3 0.4 0.5 0.6Amplitude − dBAMPLITUDE\nvs\nFREQUENCY\n/C0080/C0067/C0077/C0049/C0055/C0057/C0051\nSLES076A − MARCH 2003 − REVISED JANUARY 2004www.ti.com\n8De-Emphasis Filter\nFigure 5f − Frequency − kHz−10−9−8−7−6−5−4−3−2−10\n024681 0 1 2 1 4De-emphasis Level − dBDE-EMPHASIS LEVEL\nvs\nFREQUENCY\nfS = 32 kHz\nFigure 6f − Frequency − kHz−0.5−0.4−0.3−0.2−0.1−0.00.10.20.30.40.5\n0 2 4 6 8 10 12 14DE-EMPHASIS ERROR\nvs\nFREQUENCY\nfS = 32 kHzDe-emphasis Error − dB0.0\nFigure 7f − Frequency − kHz−10−9−8−7−6−5−4−3−2−10\n02468 1 0 1 2 1 4 1 6 1 8 2 0De-emphasis Level − dBDE-EMPHASIS LEVEL\nvs\nFREQUENCY\nfS = 44.1 kHz\nFigure 8f − Frequency − kHz−0.5−0.4−0.3−0.2−0.1−0.00.10.20.30.40.5\n0 2 4 6 8 1 01 21 41 61 82 0DE-EMPHASIS ERROR\nvs\nFREQUENCY\n0.0fS = 44.1 kHzDe-emphasis Error − dB\n/C0080/C0067/C0077/C0049/C0055/C0057/C0051\nSLES076A − MARCH 2003 − REVISED JANUARY 2004www.ti.com\n9De-Emphasis Filter (Continued)\nFigure 9f − Frequency − kHz−10−9−8−7−6−5−4−3−2−10\n0 2 4 6 81 01 21 41 61 82 02 2De-emphasis Level − dBDE-EMPHASIS LEVEL\nvs\nFREQUENCY\nfS = 48 kHz\nFigure 10f − Frequency − kHz−0.5−0.4−0.3−0.2−0.1−0.00.10.20.30.40.5\n0 2 4 6 81 01 21 41 61 82 022DE-EMPHASIS ERROR\nvs\nFREQUENCY\nfS = 48 kHzDe-emphasis Error − dB0.0\n/C0080/C0067/C0077/C0049/C0055/C0057/C0051\nSLES076A − MARCH 2003 − REVISED JANUARY 2004www.ti.com\n10ANALOG DYNAMIC PERFORMANCE\nSupply Voltage Characteristics\nFigure 114.00 4.25 4.50 4.75 5.00 5.25 5.50 5.75 6.00\nVCC − Supply Voltage − VTOTAL HARMONIC DISTORTION + NOISE\nvs\nSUPPLY VOLTAGE\n0.01\n0.001\n0.0001fS = 192 kHz\nfS = 96 kHzTHD+N − Total Harmonic Distortion + Noise − %fS = 44.1 kHz\nFigure 12VCC − Supply Voltage − V108110112114116118\n4.00 4.25 4.50 4.75 5.00 5.25 5.50 5.75 6.00Dynamic Range − dBDYNAMIC RANGE\nvs\nSUPPLY VOLTAGE\nfS = 96 kHz\nfS = 44.1 kHz\nfS = 192 kHz\nFigure 13VCC − Supply Voltage − V108110112114116118\n4.00 4.25 4.50 4.75 5.00 5.25 5.50 5.75 6.00SNR − Signal-to-Noise Ratio − dBSIGNAL-to-NOISE RATIO\nvs\nSUPPLY VOLTAGE\nfS = 96 kHz\nfS = 192 kHz\nfS = 44.1 kHz\nFigure 14VCC − Supply Voltage − V102104106108110112114\n4.00 4.25 4.50 4.75 5.00 5.25 5.50 5.75 6.00Channel Separation − dBCHANNEL SEPARATION\nvs\nSUPPLY VOLTAGE\nfS = 96 kHz\nfS = 192 kHzfS = 44.1 kHz\nNOTE:PCM mode, T A = 25 °C, VDD = 3.3 V.\n/C0080/C0067/C0077/C0049/C0055/C0057/C0051\nSLES076A − MARCH 2003 − REVISED JANUARY 2004www.ti.com\n11Temperature Characteristics\nFigure 15−50 −25 0 25 50 75 100TOTAL HARMONIC DISTORTION + NOISE\nvs\nFREE-AIR TEMPERATURE\n0.01\n0.001\n0.0001fS = 192 kHz\nfS = 96 kHzTHD+N − Total Harmonic Distortion + Noise − %fS = 44.1 kHz\nTA − Free-Air Temperature − °C\nFigure 16TA − Free-Air Temperature − °C108110112114116118\n−50 −25 0 25 50 75 100Dynamic Range − dBDYNAMIC RANGE\nvs\nFREE-AIR TEMPERATURE\nfS = 192 kHzfS = 44.1 kHzfS = 96 kHz\nFigure 17TA − Free-Air Temperature − °C108110112114116118\n−50 −25 0 25 50 75 100SNR − Signal-to-Noise Ratio − dBSIGNAL-to-NOISE RATIO\nvs\nFREE-AIR TEMPERATURE\nfS = 96 kHzfS = 44.1 kHz\nfS = 192 kHz\nFigure 18TA − Free-Air Temperature − °C104106108110112114\n−50 −25 0 25 50 75 100Channel Separation − dBCHANNEL SEPARATION\nvs\nFREE-AIR TEMPERATURE\nfS = 192 kHzfS = 44.1 kHz\nfS = 96 kHz\nNOTE:PCM mode, V DD = 3.3 V, V CC = 5 V.\n/C0080/C0067/C0077/C0049/C0055/C0057/C0051\nSLES076A − MARCH 2003 − REVISED JANUARY 2004www.ti.com\n12f − Frequency − kHz−160−150−140−130−120−110−100−90−80−70−60−50\n0 5 10 15 20Amplitude − dBAMPLITUDE vs FREQUENCY\nFigure 19. −60-dB Output Spectrum, BW = 20 kHz Figure 20. −60-dB Output Spectrum, BW = 100 kHzf − Frequency − kHz−160−150−140−130−120−110−100−90−80−70−60−50\n01 02 03 04 05 06 07 08 09 0 1 0 0Amplitude − dBAMPLITUDE vs FREQUENCY\nNOTE:PCM mode, f S = 44.1 kHz, 32768 points, 8 average, T A = 25 °C, VDD = 3.3 V, V CC = 5 V.\n−100 −80 −60 −40 −20 0\nInput Level − dBFSTOTAL HARMONIC DISTORTION + NOISE\nvs\nINPUT LEVEL\n100\n0.1\n0.01\n0.001\n0.0001THD+N − Total Harmonic Distortion + Noise − %110\nFigure 21. THD+N vs Input Level, PCM Mode\nNOTE: PCM mode, fS = 44.1 kHz, T A = 25 °C, VDD = 3.3 V, V CC = 5 V.\n/C0080/C0067/C0077/C0049/C0055/C0057/C0051\nSLES076A − MARCH 2003 − REVISED JANUARY 2004www.ti.com\n13SYSTEM CLOCK AND RESET FUNCTIONS\nSystem Clock Input\nThe PCM1793 requires a system clock for operating the digital interpolation filters and advanced segment DAC\nmodulators. The system clock is applied at the SCK input (pin 5). The PCM1793 has a system clock detection circuit\nthat automatically senses which frequency the system clock is operating. Table 1 shows examples of system clock\nfrequencies for common audio sampling rates.\nFigure 22 shows the timing requirements for the system clock input. For optimal performance, it is important to use\na clock source with low phase jitter and noise. One of the T exas Instruments’ PLL1700 family of multiclock generators\nis an excellent choice for providing the PCM1793 system clock.\nTable 1. System Clock Rates for Common Audio Sampling Frequencies\nSAMPLING FREQUENCYSYSTEM CLOCK FREQUENCY (F SCK) (MHZ)\nSAMPLING FREQUENCY128 fS 192 fS 256 fS 384 fS 512 fS 768 fS\n32 kHz 4.096 6.144 8.192 12.288 16.384 24.576\n44.1 kHz 5.6488 8.4672 11.2896 16.9344 22.5792 33.8688\n48 kHz 6.144 9.216 12.288 18.432 24.576 36.864\n96 kHz 12.288 18.432 24.576 36.864 49.152 73.728\n192 kHz 24.576 36.864 49.152 73.728 (1) (1)\n(1)This system clock rate is not supported for the given sampling frequency.\nt(SCKH)\nSystem Clock (SCK)\nt(SCKL)2.0 V\n0.8 VH\nL\nt(SCY)\nPARAMETERS MINMAXUNITS\nt(SCY) System clock pulse cycle time 13 ns\nt(SCKH) System clock pulse duration, HIGH 5 ns\nt(SCKL) System clock pulse duration, LOW 5 ns\nFigure 22. System Clock Input Timing\nPower-On and External Reset Functions\nThe PCM1793 includes a power-on reset function. Figure 23 shows the operation of this function. With V DD > 2 V,\nthe power-on reset function is enabled. The initialization sequence requires 1024 system clocks from the time\nVDD > 2 V.\nThe PCM1793 also includes an external reset capability using the RST  input (pin 6). This allows an external controller\nor master reset circuit to force the PCM1793 to initialize to its default reset state.\nFigure 24 shows the external reset operation and timing. The RST  pin is set to logic 0 for a minimum of 20 ns. The\nRST pin is then set to a logic 1 state, thus starting the initialization sequence, which requires 1024 system clock\nperiods. The external reset is especially useful in applications where there is a delay between the PCM1793 power\nup and system clock activation.\n/C0080/C0067/C0077/C0049/C0055/C0057/C0051\nSLES076A − MARCH 2003 − REVISED JANUARY 2004www.ti.com\n14Reset Reset Removal\n1024 System ClocksVDD\n2.4 V (Max)\n2.0 V (Typ)\n1.6 V (Min)\nInternal Reset\nSystem Clock\nFigure 23. Power-On Reset Timing\nReset Reset Removal\n1024 System ClocksInternal Reset\nSystem ClockRST (Pin 6)\nt(RST)1.4 V\nPARAMETERS MINMAXUNITS\nt(RST) Reset pulse duration, LOW 20 ns\nFigure 24. External Reset Timing\n/C0080/C0067/C0077/C0049/C0055/C0057/C0051\nSLES076A − MARCH 2003 − REVISED JANUARY 2004www.ti.com\n15AUDIO DATA INTERFACE\nAudio Serial Interface\nThe audio interface port is a 3-wire serial port. It includes LRCK (pin 1), BCK (pin 2), and DATA (pin 3). BCK is the\nserial audio bit clock, and it is used to clock the serial data present on DATA into the serial shift register of the audio\ninterface. Serial data is clocked into the PCM1793 on the rising edge of BCK. LRCK is the serial audio left/right word\nclock.\nThe PCM1793 requires the synchronization of LRCK and the system clock, but does not need a specific phase\nrelation between LRCK and the system clock.\nIf the relationship between LRCK and the system clock changes more than ±6 BCK, internal operation is initialized\nwithin 1/f S and the analog outputs are forced to the bipolar zero level until resynchronization between LRCK and the\nsystem clock is completed.\nPCM Audio Data Formats and Timing\nThe PCM1793 supports industry-standard audio data formats, including standard right-justified, I 2S, and\nleft-justified. The data formats are shown in Figure 26. Data formats are selected using the format bits,FMT2 (pin 28), FMT1 (pin27), and FMT0 (pin26) as shown in Table 2. All formats require binary 2s complement,MSB-first audio data. Figure 25 shows a detailed timing diagram for the serial audio interface.\nTable 2. Audio Data Format Selection\nFMT2\nPIN 28FMT1\nPIN 27FMT0\nPIN 26FORMAT\nLOW LOW LOW 16-bit standard format, right-justified\nLOW LOW HIGH 20-bit standard format, right-justified\nLOW HIGH LOW 24-bit standard format, right-justified\nLOW HIGH HIGH 24-bit MSB-first, left-justified format\nHIGH LOW LOW 16-bit I2S format\nHIGH LOW HIGH 24-bit I2S format\nHIGH HIGH LOW Reserved\nHIGH HIGH HIGH Reserved\n/C0080/C0067/C0077/C0049/C0055/C0057/C0051\nSLES076A − MARCH 2003 − REVISED JANUARY 2004www.ti.com\n16DATAt(BCH)1.4 V\nBCKLRCK\nt(BCL) t(LB)\nt(BCY)\nt(DS) t(DH)1.4 V\n1.4 Vt(BL)\nPARAMETERS MINMAXUNITS\nt(BCY) BCK pulse cycle time 70 ns\nt(BCL) BCK pulse duration, LOW 30 ns\nt(BCH) BCK pulse duration, HIGH 30 ns\nt(BL) BCK rising edge to LRCK edge 10 ns\nt(LB) LRCK edge to BCK rising edge 10 ns\nt(DS) DATA setup time 10 ns\nt(DH) DATA hold time 10 ns\n— LRCK clock duty 50% ± 2 bit clocks\nFigure 25. Timing of Audio Interface\n/C0080/C0067/C0077/C0049/C0055/C0057/C0051\nSLES076A − MARCH 2003 − REVISED JANUARY 2004www.ti.com\n17141516 12 1516\nMSB LSB12 1516\n181920\nMSB LSB12 1920 12 1920\n222324\nLSB1 23 2 24 1 23 2 24\n21\nMSB LSB12 24 12 24\nLSB12 24 21 12 2421\nLSB12 16 12 16BCKL-Channel\nDATAR-Channel1/fS\nDATA\nDATALRCK\nAudio Data Word = 16-Bit\nAudio Data Word = 20-Bit\nAudio Data Word = 24-Bit\nBCKL-Channel\nDATAR-Channel1/fS\nLRCK\nAudio Data Word = 24-Bit\n23 23\n15 15\n23 23BCKL-Channel\nDATAR-Channel1/fSLRCK\nAudio Data Word = 24-BitDATAAudio Data Word = 16-BitMSB\nMSB\nMSB(2) Left Justified Data Format; L-Channel = HIGH, R-Channel = LOW(1) Standard Data Format (Right Justified); L-Channel = HIGH, R-Channel = LOW\n(3) I2S Data Format; L-Channel = LOW, R-Channel = HIGH\nFigure 26. Audio Data Input Formats\n/C0080/C0067/C0077/C0049/C0055/C0057/C0051\nSLES076A − MARCH 2003 − REVISED JANUARY 2004www.ti.com\n18FUNCTION DESCRIPTIONS\nZero Detect\nWhen the PCM1793 detects that the audio input data in the L-channel or R-channel is continuously zero for 1024\nfS, the PCM1793 sets ZEROL (pin 23) or ZEROR (pin 22) to HIGH.\nSoft Mute\nThe PCM1793 supports mute operation. When MUTE (pin 4) is set to HIGH, both analog outputs are transitioned\nto the bipolar zero level in −0.5-dB steps with a transition speed of 1/f S per step. This system provides pop-free muting\nof the DAC output.\nDe-Emphasis\nThe PCM1793 has de-emphasis filters for sampling frequencies of 32 kHz, 44.1 kHz, and 48 kHz. DEMP1 (pin 25)and DEMP0 (pin 24) select the sampling frequency for which de-emphasis filtering is performed, as shown in T able 3.\nTable 3. De-Emphasis Control\nDEMP1\nPIN 25DEMP0\nPIN 24DE-EMPHASIS FUNCTION\nLOW LOW Disabled\nLOW HIGH 48 kHz\nHIGH LOW 44.1 kHz\nHIGH HIGH 32 kHz\n/C0080/C0067/C0077/C0049/C0055/C0057/C0051\nSLES076A − MARCH 2003 − REVISED JANUARY 2004www.ti.com\n19TYPICAL CONNECTION DIAGRAM\nSCK 24\n232221\n20\n19181716\n155\n678\n9\n10\n11\n1213\n14\nPCM1793RST\nVDD\nDGND\nAGNDF\nVCCR\nAGNDRVOUTR−\nVOUTR+\nVCOMDEMP0\nVOUTL−ZEROL\nZEROR\nVCCF\nVCCL\nVOUTL+\nAGNDCAGNDLLRCK1\n234\nBCKDATAMUTE28\n272625\nFMT2\nFMT1FMT0\nDEMP1\nVCCCControllerL/R Clock (f S)\nBit Clock\nAudio Data\nSystem Clock\n+3.3 V\nAnalog\nOutput Stage\n(See  Figure 28)Analog\nOutput Stage\n(See  Figure 28)\nFigure 27. Typical Application Circuit\n/C0080/C0067/C0077/C0049/C0055/C0057/C0051\nSLES076A − MARCH 2003 − REVISED JANUARY 2004www.ti.com\n20APPLICATION INFORMATION\nANALOG OUTPUTS\nSCK 24\n23222120191817\n16\n155\n6789\n10\n11\n12\n13\n14\nPCM1793RST\nVDD\nDGND\nAGNDF\nVCCR\nAGNDRVOUTR−\nVOUTR+\nVCOMDEMP0\nVOUTL−ZEROL\nZEROR\nVCCF\nVCCL\nVOUTL+\nAGNDCAGNDLLRCK1\n234\nBCKDATAMUTE28\n272625\nFMT2\nFMT1FMT0\nDEMP1\nVCCC\n+\n1 µF−\n+C3L R6LR4L\nR5LC1L\nC2LR3LR2L\nR1LVOUT\nL-Channel+5 V\n−\n+VOUT\nR-Channel10 µF0.1 µF\nC3R R6RR4R\nR5RC1R\nC2RR3RR2R\nR1R\nNOTE:Example R and C values for f C = 77 kHz – R 1, R2: 1.8 k Ω, R3,R4: 3.3 k Ω, R5,R6: 680 Ω, C1: 1800 pF, C 2, C3: 560 pF.\nFigure 28. Typical Application for Analog Output Stage\nAnalog Output Level and LPF\nThe signal level of the DAC dif ferential-voltage output {(V OUTL+)–(VOUTL–), (VOUTR+)–(VOUTR–)} is 3.2 Vp-p\nat 0 dB (full scale). The voltage output of the LPF is given by following equation:\nVOUT = 3.2 Vp-p × (Rf /Ri)\nHere, Rf is the feedback resistor in the LPF, and R 3 = R4 in a typical application circuit. R i is the input resistor\nin the LPF, and R 1 = R2 in a typical application circuit.\nOp Amp for LPF\nAn OPA2134 or 5532 type op amp is recommended for the LPF circuit to obtain the specified audio\nperformance. Dynamic performance such as gain bandwidth, settling time, and slew rate of the op amp largely\ndetermines the audio dynamic performance of the LPF section. The input noise specification of the op ampshould be considered to obtain a 113-dB S/N ratio.\n/C0080/C0067/C0077/C0049/C0055/C0057/C0051\nSLES076A − MARCH 2003 − REVISED JANUARY 2004www.ti.com\n21Analog Gain of Balanced Amplifier\nThe DAC voltage outputs are followed by balanced amplifier stages, which sum the differential signals for each\nchannel, creating a single-ended voltage output. In addition, the balanced amplifiers provide a third-orderlow-pass filter function, which band limits the audio output signal. The cutoff frequency and gain are determined\nby external R and C component values. In this case, the cutoff frequency is 77 kHz with a gain of 1.83. Theoutput voltage for each channel is 5.9 Vp-p, or 2.1 V rms.\nTHEORY OF OPERATION\nAnalog\nVoltage\nOutputDigital\nInput\n24 Bit\n8 fS\nMSB\nand\nLower 18 BitUpper\n6 BitICOB\nDecoder\n3rd-Order\n5-Level\nSigma-DeltaAdvanced\nDWACurrent\nSegment\nDAC\n0−4\nLevel0−62\nLevel\n0−66\nI/V\nConverter\nFigure 29. Advanced Segment DAC With I/V Converter\nThe PCM1793 uses TI’s advanced segment DAC architecture to achieve excellent dynamic performance and\nimproved tolerance to clock jitter. The PCM1793 provides balanced voltage outputs.\nDigital input data via the digital filter is separated into 6 upper bits and 18 lower bits. The 6 upper bits are converted\nto inverted complementary offset binary (ICOB) code. The lower 18 bits, associated with the MSB, are processedby a five-level third-order delta-sigma modulator operated at 64 f\nS by default. The 1 level of the modulator is equivalent\nto the 1 LSB of the ICOB code converter. The data groups processed in the ICOB converter and third-orderdelta-sigma modulator are summed together to an up-to-66-level digital code, and then processed by data-weighted\naveraging (DWA) to reduce the noise produced by element mismatch. The data of up to 66 levels from the DWA is\nconverted to an analog output in the differential-current segment section.\nThis architecture has overcome the various drawbacks of conventional multibit processing and also achieves\nexcellent dynamic performance.\n/C0080/C0067/C0077/C0049/C0055/C0057/C0051\nSLES076A − MARCH 2003 − REVISED JANUARY 2004www.ti.com\n22CONSIDERATIONS FOR APPLICATION CIRCUITS\nPCB Layout Guidelines\nA typical PCB floor plan for the PCM1793 is shown in Figure 30. A ground plane is recommended, with the analog\nand digital sections being isolated from one another using a split or cut in the circuit board. The PCM1793 must be\noriented with the digital I/O pins facing the ground plane split/cut to allow for short, direct connections to the digital\naudio interface and control signals originating from the digital section of the board. Separate power supplies arerecommended for the digital and analog sections of the board. This prevents the switching noise present on the digital\nsupply from contaminating the analog power supply and degrading the dynamic performance of the D/A converters.\nIn cases where a common 5-V supply would be used for the analog and digital sections, an inductance (RF choke,\nferrite bead) must be placed between the analog and digital 5-V supply connections to avoid coupling of the digital\nswitching noise into the analog circuitry. Figure 31 shows the recommended approach for single-supply applications.\nDigital Logic\nand\nAudio\nProcessorDigital Power\n+VDDGND\nDigital Section Analog Section\nReturn Path for Digital SignalsAnalog Power\n+VS AGND −V S +5VA\nDigital\nGround\nAnalog\nGroundOutput\nCircuits\nPCM1793\nAGNDVCC\nVDD\nDGNDREG\nFigure 30. Recommended PCB Layout\n/C0080/C0067/C0077/C0049/C0055/C0057/C0051\nSLES076A − MARCH 2003 − REVISED JANUARY 2004www.ti.com\n23VDD\nDigital Section Analog SectionRF Choke or Ferrite BeadPower Supplies\nCommon\nGroundOutput\nCircuits\nAGNDVCC+VS +5V −V S AGND\nVDD\nDGNDREG\nPCM1793\nFigure 31. Single-Supply PCB Layout\nBypass and Decoupling Capacitor Requirements\nVarious-sized decoupling capacitors can be used, with no special tolerances being required. All capacitors must be\nlocated as close as possible to the appropriate pins of the PCM1793 to reduce noise pic kup from surrounding circuitry.\nAluminum electrolytic capacitors that are designed for hi-fi audio applications are recommended for larger values,while metal film or monolithic ceramic capacitors are used for smaller values.\nPost-LPF Design\nBy proper choice of the op amp and resistors used in the post-LPF circuit, excellent performance of the PCM1793\nshould be achieved. To obtain 0.001% THD+N, 113 dB signal-to-noise-ratio audio performance, the THD+N and input\nnoise performance of the op amp must be considered. This is because the input noise of the op amp contributesdirectly to the output noise level of the application. The V\nOUT pins of the PCM1793 and the input resistor of the\npost-LPF circuit must be connected as closely as possible.\nOut-of-band noise level and attenuated sampling spectrum level are much lower than for typical delta-sigma type\nDACs due to the combination of a high-performance digital filter and advanced segment DAC architecture. The use\nof a second-order or third-order post-LPF is recommended for the post-LPF of the PCM1793. The cutoff frequency\nof the post-LPF depends on the application. For example, there are many sampling-rate operations such asf\nS = 44.1 kHz on CDDA, f S = 96 kHz on DVD-M, f S = 192 kHz on DVD-A, f S = 64 fS on DSD (SACD).\n/C0080/C0067/C0077/C0049/C0055/C0057/C0051\nSLES076A − MARCH 2003 − REVISED JANUARY 2004www.ti.com\n24MECHANICAL DATA\nDB (R-PDSO-G**) PLASTIC SMALL-OUTLINE\n4040065/E 12/0128 PINS SHOWN\nGage Plane8,20\n7,40\n0,550,950,25\n38\n12,90\n12,3028\n10,5024\n8,50Seating Plane\n9,907,9030\n10,50\n9,900,38\n5,60\n5,00150,22\n14\nA28\n1\n2016\n6,506,50140,05 MIN\n5,905,90DIM\nA  MAX\nA  MINPINS **2,00 MAX\n6,907,500,65 M0,15\n0°− /C02578°\n0,100,090,25\nNOTES:A. All linear dimensions are in millimeters.\nB. This drawing is subject to change without notice.\nC. Body dimensions do not include mold flash or protrusion not to exceed 0,15.\nD. Falls within JEDEC MO-150\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nPCM1793DB ACTIVE SSOP DB2847RoHS & Green NIPDAU Level-1-260C-UNLIM -25 to 85 PCM1793\nPCM1793DBG4 ACTIVE SSOP DB2847RoHS & Green NIPDAU Level-1-260C-UNLIM -25 to 85 PCM1793\nPCM1793DBR ACTIVE SSOP DB282000RoHS & Green NIPDAU Level-1-260C-UNLIM -25 to 85 PCM1793\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2In no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nPCM1793DBR SSOP DB282000 330.0 17.4 8.510.82.412.016.0 Q1PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nPCM1793DBR SSOP DB 282000 336.6 336.6 28.6PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 2\nTUBE\n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nPCM1793DB DB SSOP 28 47 500 10.6 500 9.6\nPCM1793DBG4 DB SSOP 28 47 500 10.6 500 9.6PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 3\nwww.ti.comPACKAGE OUTLINE\nC\n26X 0.65\n2X\n8.45\n28X 0.38\n0.228.27.4 TYP\nSEATINGPLANE\n0.05 MIN0.25\nGAGE PLANE\n0-82 MAXB5.65.0\nNOTE 4A\n10.59.9\nNOTE 3\n0.950.55(0.15) TYPSSOP - 2 mm max height DB0028A\nSMALL OUTLINE PACKAGE\n4214853/B   03/20181\n14\n1528\n0.15 C A BPIN 1 INDEX AREA\nSEE DETAIL  A0.1 C\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-150. A  15DETAIL A\nTYPICALSCALE  1.500\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MAX\nALL AROUND0.07 MINALL AROUND28X (1.85)\n28X (0.45)\n26X (0.65)\n(7)(R0.05) TYPSSOP - 2 mm max height DB0028A\nSMALL OUTLINE PACKAGE\n4214853/B   03/2018\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. LAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 10XSYMMSYMM\n1\n14 1528\n15.000METALSOLDER MASK\nOPENINGMETAL UNDER\nSOLDER MASKSOLDER MASKOPENING\nEXPOSED METAL EXPOSED METAL\nSOLDER MASK DETAILSNON-SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n28X (1.85)\n28X (0.45)\n26X (0.65)\n(7)(R0.05) TYPSSOP - 2 mm max height DB0028A\nSMALL OUTLINE PACKAGE\n4214853/B   03/2018\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE: 10XSYMM\nSYMM1\n14 1528\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: PCM1793DBR

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Analog Supply Voltage (VCC): 4.5V to 5.5V
  - Digital Supply Voltage (VDD): 3.3V to 4V

- **Current Ratings:**
  - Supply Current (ID): Up to 28 mA (at 192 kHz)
  - Supply Current (IC): Up to 16 mA (at 192 kHz)

- **Power Consumption:**
  - Power Dissipation: Up to 170 mW (at 192 kHz)

- **Operating Temperature Range:**
  - -25°C to 85°C

- **Package Type:**
  - 28-lead SSOP (Small Outline Package)

- **Special Features:**
  - 24-bit resolution
  - Dynamic Range: 113 dB
  - Total Harmonic Distortion + Noise (THD+N): 0.001%
  - Dual Supply Operation: 5V Analog, 3.3V Digital
  - Supports multiple audio data formats (I2S, left-justified, standard)
  - Digital de-emphasis and soft mute features
  - Zero flags for each output
  - Moisture Sensitive Level: MSL Level 1 (JEDEC J-STD-020E)

**Description:**
The PCM1793 is a high-performance, monolithic CMOS integrated circuit that functions as a stereo digital-to-analog converter (DAC). It utilizes Texas Instruments' advanced segment DAC architecture to achieve superior dynamic performance and enhanced tolerance to clock jitter. The device provides balanced voltage outputs, which can be optimized for external analog performance. It supports sampling rates from 10 kHz to 200 kHz and accepts audio data in 16-, 20-, and 24-bit formats.

**Typical Applications:**
The PCM1793 is widely used in various audio applications, including:
- A/V Receivers
- DVD Players
- Musical Instruments
- HDTV Receivers
- Car Audio Systems
- Digital Multitrack Recorders
- Other applications requiring high-quality 24-bit audio output

This component is ideal for applications that demand high fidelity audio performance, making it suitable for both consumer electronics and professional audio equipment.