set tool_name "Questa Intel FPGA (Verilog)"
set corner_file_list {
    {{"Slow -6 1.2V 85 Model"} {seq_dtc_post_6_1200mv_85c_slow.vo seq_dtc_post_6_1200mv_85c_v_slow.sdo}}
    {{"Slow -6 1.2V 0 Model"} {seq_dtc_post_6_1200mv_0c_slow.vo seq_dtc_post_6_1200mv_0c_v_slow.sdo}}
    {{"Fast -M 1.2V 0 Model"} {seq_dtc_post_min_1200mv_0c_fast.vo seq_dtc_post_min_1200mv_0c_v_fast.sdo}}
}
