Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Mar 25 11:38:02 2024
| Host         : LAPTOP-ESNLEJG4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file master_timing_summary_routed.rpt -pb master_timing_summary_routed.pb -rpx master_timing_summary_routed.rpx -warn_on_violation
| Design       : master
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     77          
TIMING-18  Warning           Missing input or output delay   6           
TIMING-20  Warning           Non-clocked latch               12          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (101)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (193)
5. checking no_input_delay (3)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (101)
--------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: movement/atan/cordic/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[11].pipe_reg[11][0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: movement/atan/present_state_reg/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: screen/clk25/clk25mhz_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: screen/clk25/clk50mhz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (193)
--------------------------------------------------
 There are 193 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.063        0.000                      0                 9062        0.067        0.000                      0                 9062        4.020        0.000                       0                  3540  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.063        0.000                      0                 9062        0.067        0.000                      0                 9062        4.020        0.000                       0                  3540  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 screen/outMaster/pixelN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/outMaster/startAddr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.744ns  (logic 4.925ns (50.544%)  route 4.819ns (49.456%))
  Logic Levels:           13  (CARRY4=7 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 14.974 - 10.000 ) 
    Source Clock Delay      (SCD):    5.487ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.725     5.487    screen/outMaster/clk_IBUF_BUFG
    SLICE_X54Y44         FDRE                                         r  screen/outMaster/pixelN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y44         FDRE (Prop_fdre_C_Q)         0.478     5.965 f  screen/outMaster/pixelN_reg[1]/Q
                         net (fo=24, routed)          0.840     6.806    screen/outMaster/pixelN_reg_n_0_[1]
    SLICE_X55Y43         LUT6 (Prop_lut6_I2_O)        0.296     7.102 r  screen/outMaster/rowN[4]_i_3/O
                         net (fo=18, routed)          0.382     7.484    screen/outMaster/rowN[4]_i_3_n_0
    SLICE_X55Y42         LUT5 (Prop_lut5_I3_O)        0.124     7.608 f  screen/outMaster/rowNN[3]_i_1/O
                         net (fo=5, routed)           0.674     8.282    screen/outMaster/rowNN[3]
    SLICE_X53Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.406 r  screen/outMaster/startAddr[25]_i_32/O
                         net (fo=1, routed)           0.000     8.406    screen/outMaster/startAddr[25]_i_32_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.956 r  screen/outMaster/startAddr_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.956    screen/outMaster/startAddr_reg[25]_i_25_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.269 r  screen/outMaster/startAddr_reg[29]_i_25/O[3]
                         net (fo=3, routed)           0.903    10.171    outMaster/startAddr2[15]
    SLICE_X43Y44         LUT2 (Prop_lut2_I0_O)        0.306    10.477 r  startAddr[29]_i_29/O
                         net (fo=1, routed)           0.000    10.477    screen/outMaster/startAddr[29]_i_24[0]
    SLICE_X43Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.009 r  screen/outMaster/startAddr_reg[29]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.009    screen/outMaster/startAddr_reg[29]_i_12_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.231 r  screen/outMaster/startAddr_reg[31]_i_17/O[0]
                         net (fo=9, routed)           1.038    12.270    outMaster/startAddr1[20]
    SLICE_X40Y43         LUT4 (Prop_lut4_I0_O)        0.299    12.569 r  startAddr[31]_i_14/O
                         net (fo=1, routed)           0.000    12.569    screen/outMaster/startAddr[29]_i_9_1[1]
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.209 r  screen/outMaster/startAddr_reg[31]_i_5/O[3]
                         net (fo=3, routed)           0.982    14.190    screen/outMaster/startAddr_reg[31]_i_5_n_4
    SLICE_X44Y44         LUT4 (Prop_lut4_I3_O)        0.306    14.496 r  screen/outMaster/startAddr[29]_i_6/O
                         net (fo=1, routed)           0.000    14.496    screen/outMaster/startAddr[29]_i_6_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.897 r  screen/outMaster/startAddr_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.897    screen/outMaster/startAddr_reg[29]_i_1_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.231 r  screen/outMaster/startAddr_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.231    screen/outMaster/in67[31]
    SLICE_X44Y45         FDRE                                         r  screen/outMaster/startAddr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.491    14.974    screen/outMaster/clk_IBUF_BUFG
    SLICE_X44Y45         FDRE                                         r  screen/outMaster/startAddr_reg[31]/C
                         clock pessimism              0.294    15.268    
                         clock uncertainty           -0.035    15.232    
    SLICE_X44Y45         FDRE (Setup_fdre_C_D)        0.062    15.294    screen/outMaster/startAddr_reg[31]
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                         -15.231    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 movement/mover/playerX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/outMaster/angelCount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.307ns  (logic 3.983ns (42.797%)  route 5.324ns (57.203%))
  Logic Levels:           13  (CARRY4=9 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.652     5.414    movement/mover/clk_IBUF_BUFG
    SLICE_X50Y41         FDRE                                         r  movement/mover/playerX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDRE (Prop_fdre_C_Q)         0.518     5.932 r  movement/mover/playerX_reg[2]/Q
                         net (fo=10, routed)          0.821     6.753    movement/mover/DI[1]
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.390 r  movement/mover/angelCount_reg[11]_i_221/CO[3]
                         net (fo=1, routed)           0.000     7.390    movement/mover/angelCount_reg[11]_i_221_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.705 r  movement/mover/r_reg[2]_i_138/O[3]
                         net (fo=4, routed)           0.795     8.500    movement/mover/O[0]
    SLICE_X46Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.733     9.233 r  movement/mover/angelCount_reg[11]_i_188/CO[3]
                         net (fo=1, routed)           0.000     9.233    movement/mover/angelCount_reg[11]_i_188_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.350 r  movement/mover/angelCount_reg[11]_i_129/CO[3]
                         net (fo=1, routed)           0.000     9.350    movement/mover/angelCount_reg[11]_i_129_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.467 r  movement/mover/angelCount_reg[11]_i_128/CO[3]
                         net (fo=1, routed)           0.000     9.467    movement/mover/angelCount_reg[11]_i_128_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.584 r  movement/mover/angelCount_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000     9.584    movement/mover/angelCount_reg[11]_i_80_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.701 r  movement/mover/angelCount_reg[11]_i_79/CO[3]
                         net (fo=1, routed)           0.000     9.701    movement/mover/angelCount_reg[11]_i_79_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.930 r  movement/mover/angelCount_reg[11]_i_78/CO[2]
                         net (fo=2, routed)           0.728    10.659    screen/outMaster/angelCount_reg[11]_i_10_0[0]
    SLICE_X47Y45         LUT2 (Prop_lut2_I0_O)        0.310    10.969 r  screen/outMaster/angelCount[11]_i_38/O
                         net (fo=1, routed)           0.000    10.969    screen/outMaster/angelCount[11]_i_38_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.370 r  screen/outMaster/angelCount_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           1.201    12.570    screen/outMaster/enaAngel220_in
    SLICE_X56Y50         LUT3 (Prop_lut3_I2_O)        0.124    12.694 r  screen/outMaster/angelCount[11]_i_5/O
                         net (fo=3, routed)           0.593    13.287    screen/outMaster/angelCount[11]_i_5_n_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I5_O)        0.124    13.411 r  screen/outMaster/angelCount[11]_i_2/O
                         net (fo=13, routed)          0.548    13.960    screen/outMaster/angelCount[11]_i_2_n_0
    SLICE_X58Y61         LUT2 (Prop_lut2_I1_O)        0.124    14.084 r  screen/outMaster/angelCount[11]_i_1/O
                         net (fo=11, routed)          0.637    14.721    screen/outMaster/angelCount[11]_i_1_n_0
    SLICE_X59Y61         FDRE                                         r  screen/outMaster/angelCount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.537    15.019    screen/outMaster/clk_IBUF_BUFG
    SLICE_X59Y61         FDRE                                         r  screen/outMaster/angelCount_reg[1]/C
                         clock pessimism              0.280    15.299    
                         clock uncertainty           -0.035    15.264    
    SLICE_X59Y61         FDRE (Setup_fdre_C_R)       -0.429    14.835    screen/outMaster/angelCount_reg[1]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -14.721    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 movement/mover/playerX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/outMaster/angelCount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.307ns  (logic 3.983ns (42.797%)  route 5.324ns (57.203%))
  Logic Levels:           13  (CARRY4=9 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.652     5.414    movement/mover/clk_IBUF_BUFG
    SLICE_X50Y41         FDRE                                         r  movement/mover/playerX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDRE (Prop_fdre_C_Q)         0.518     5.932 r  movement/mover/playerX_reg[2]/Q
                         net (fo=10, routed)          0.821     6.753    movement/mover/DI[1]
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.390 r  movement/mover/angelCount_reg[11]_i_221/CO[3]
                         net (fo=1, routed)           0.000     7.390    movement/mover/angelCount_reg[11]_i_221_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.705 r  movement/mover/r_reg[2]_i_138/O[3]
                         net (fo=4, routed)           0.795     8.500    movement/mover/O[0]
    SLICE_X46Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.733     9.233 r  movement/mover/angelCount_reg[11]_i_188/CO[3]
                         net (fo=1, routed)           0.000     9.233    movement/mover/angelCount_reg[11]_i_188_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.350 r  movement/mover/angelCount_reg[11]_i_129/CO[3]
                         net (fo=1, routed)           0.000     9.350    movement/mover/angelCount_reg[11]_i_129_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.467 r  movement/mover/angelCount_reg[11]_i_128/CO[3]
                         net (fo=1, routed)           0.000     9.467    movement/mover/angelCount_reg[11]_i_128_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.584 r  movement/mover/angelCount_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000     9.584    movement/mover/angelCount_reg[11]_i_80_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.701 r  movement/mover/angelCount_reg[11]_i_79/CO[3]
                         net (fo=1, routed)           0.000     9.701    movement/mover/angelCount_reg[11]_i_79_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.930 r  movement/mover/angelCount_reg[11]_i_78/CO[2]
                         net (fo=2, routed)           0.728    10.659    screen/outMaster/angelCount_reg[11]_i_10_0[0]
    SLICE_X47Y45         LUT2 (Prop_lut2_I0_O)        0.310    10.969 r  screen/outMaster/angelCount[11]_i_38/O
                         net (fo=1, routed)           0.000    10.969    screen/outMaster/angelCount[11]_i_38_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.370 r  screen/outMaster/angelCount_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           1.201    12.570    screen/outMaster/enaAngel220_in
    SLICE_X56Y50         LUT3 (Prop_lut3_I2_O)        0.124    12.694 r  screen/outMaster/angelCount[11]_i_5/O
                         net (fo=3, routed)           0.593    13.287    screen/outMaster/angelCount[11]_i_5_n_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I5_O)        0.124    13.411 r  screen/outMaster/angelCount[11]_i_2/O
                         net (fo=13, routed)          0.548    13.960    screen/outMaster/angelCount[11]_i_2_n_0
    SLICE_X58Y61         LUT2 (Prop_lut2_I1_O)        0.124    14.084 r  screen/outMaster/angelCount[11]_i_1/O
                         net (fo=11, routed)          0.637    14.721    screen/outMaster/angelCount[11]_i_1_n_0
    SLICE_X59Y61         FDRE                                         r  screen/outMaster/angelCount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.537    15.019    screen/outMaster/clk_IBUF_BUFG
    SLICE_X59Y61         FDRE                                         r  screen/outMaster/angelCount_reg[2]/C
                         clock pessimism              0.280    15.299    
                         clock uncertainty           -0.035    15.264    
    SLICE_X59Y61         FDRE (Setup_fdre_C_R)       -0.429    14.835    screen/outMaster/angelCount_reg[2]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -14.721    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 movement/mover/playerX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/outMaster/angelCount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.307ns  (logic 3.983ns (42.797%)  route 5.324ns (57.203%))
  Logic Levels:           13  (CARRY4=9 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.652     5.414    movement/mover/clk_IBUF_BUFG
    SLICE_X50Y41         FDRE                                         r  movement/mover/playerX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDRE (Prop_fdre_C_Q)         0.518     5.932 r  movement/mover/playerX_reg[2]/Q
                         net (fo=10, routed)          0.821     6.753    movement/mover/DI[1]
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.390 r  movement/mover/angelCount_reg[11]_i_221/CO[3]
                         net (fo=1, routed)           0.000     7.390    movement/mover/angelCount_reg[11]_i_221_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.705 r  movement/mover/r_reg[2]_i_138/O[3]
                         net (fo=4, routed)           0.795     8.500    movement/mover/O[0]
    SLICE_X46Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.733     9.233 r  movement/mover/angelCount_reg[11]_i_188/CO[3]
                         net (fo=1, routed)           0.000     9.233    movement/mover/angelCount_reg[11]_i_188_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.350 r  movement/mover/angelCount_reg[11]_i_129/CO[3]
                         net (fo=1, routed)           0.000     9.350    movement/mover/angelCount_reg[11]_i_129_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.467 r  movement/mover/angelCount_reg[11]_i_128/CO[3]
                         net (fo=1, routed)           0.000     9.467    movement/mover/angelCount_reg[11]_i_128_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.584 r  movement/mover/angelCount_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000     9.584    movement/mover/angelCount_reg[11]_i_80_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.701 r  movement/mover/angelCount_reg[11]_i_79/CO[3]
                         net (fo=1, routed)           0.000     9.701    movement/mover/angelCount_reg[11]_i_79_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.930 r  movement/mover/angelCount_reg[11]_i_78/CO[2]
                         net (fo=2, routed)           0.728    10.659    screen/outMaster/angelCount_reg[11]_i_10_0[0]
    SLICE_X47Y45         LUT2 (Prop_lut2_I0_O)        0.310    10.969 r  screen/outMaster/angelCount[11]_i_38/O
                         net (fo=1, routed)           0.000    10.969    screen/outMaster/angelCount[11]_i_38_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.370 r  screen/outMaster/angelCount_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           1.201    12.570    screen/outMaster/enaAngel220_in
    SLICE_X56Y50         LUT3 (Prop_lut3_I2_O)        0.124    12.694 r  screen/outMaster/angelCount[11]_i_5/O
                         net (fo=3, routed)           0.593    13.287    screen/outMaster/angelCount[11]_i_5_n_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I5_O)        0.124    13.411 r  screen/outMaster/angelCount[11]_i_2/O
                         net (fo=13, routed)          0.548    13.960    screen/outMaster/angelCount[11]_i_2_n_0
    SLICE_X58Y61         LUT2 (Prop_lut2_I1_O)        0.124    14.084 r  screen/outMaster/angelCount[11]_i_1/O
                         net (fo=11, routed)          0.637    14.721    screen/outMaster/angelCount[11]_i_1_n_0
    SLICE_X59Y61         FDRE                                         r  screen/outMaster/angelCount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.537    15.019    screen/outMaster/clk_IBUF_BUFG
    SLICE_X59Y61         FDRE                                         r  screen/outMaster/angelCount_reg[3]/C
                         clock pessimism              0.280    15.299    
                         clock uncertainty           -0.035    15.264    
    SLICE_X59Y61         FDRE (Setup_fdre_C_R)       -0.429    14.835    screen/outMaster/angelCount_reg[3]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -14.721    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 movement/mover/playerX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/outMaster/angelCount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.307ns  (logic 3.983ns (42.797%)  route 5.324ns (57.203%))
  Logic Levels:           13  (CARRY4=9 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.652     5.414    movement/mover/clk_IBUF_BUFG
    SLICE_X50Y41         FDRE                                         r  movement/mover/playerX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDRE (Prop_fdre_C_Q)         0.518     5.932 r  movement/mover/playerX_reg[2]/Q
                         net (fo=10, routed)          0.821     6.753    movement/mover/DI[1]
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.390 r  movement/mover/angelCount_reg[11]_i_221/CO[3]
                         net (fo=1, routed)           0.000     7.390    movement/mover/angelCount_reg[11]_i_221_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.705 r  movement/mover/r_reg[2]_i_138/O[3]
                         net (fo=4, routed)           0.795     8.500    movement/mover/O[0]
    SLICE_X46Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.733     9.233 r  movement/mover/angelCount_reg[11]_i_188/CO[3]
                         net (fo=1, routed)           0.000     9.233    movement/mover/angelCount_reg[11]_i_188_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.350 r  movement/mover/angelCount_reg[11]_i_129/CO[3]
                         net (fo=1, routed)           0.000     9.350    movement/mover/angelCount_reg[11]_i_129_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.467 r  movement/mover/angelCount_reg[11]_i_128/CO[3]
                         net (fo=1, routed)           0.000     9.467    movement/mover/angelCount_reg[11]_i_128_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.584 r  movement/mover/angelCount_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000     9.584    movement/mover/angelCount_reg[11]_i_80_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.701 r  movement/mover/angelCount_reg[11]_i_79/CO[3]
                         net (fo=1, routed)           0.000     9.701    movement/mover/angelCount_reg[11]_i_79_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.930 r  movement/mover/angelCount_reg[11]_i_78/CO[2]
                         net (fo=2, routed)           0.728    10.659    screen/outMaster/angelCount_reg[11]_i_10_0[0]
    SLICE_X47Y45         LUT2 (Prop_lut2_I0_O)        0.310    10.969 r  screen/outMaster/angelCount[11]_i_38/O
                         net (fo=1, routed)           0.000    10.969    screen/outMaster/angelCount[11]_i_38_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.370 r  screen/outMaster/angelCount_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           1.201    12.570    screen/outMaster/enaAngel220_in
    SLICE_X56Y50         LUT3 (Prop_lut3_I2_O)        0.124    12.694 r  screen/outMaster/angelCount[11]_i_5/O
                         net (fo=3, routed)           0.593    13.287    screen/outMaster/angelCount[11]_i_5_n_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I5_O)        0.124    13.411 r  screen/outMaster/angelCount[11]_i_2/O
                         net (fo=13, routed)          0.548    13.960    screen/outMaster/angelCount[11]_i_2_n_0
    SLICE_X58Y61         LUT2 (Prop_lut2_I1_O)        0.124    14.084 r  screen/outMaster/angelCount[11]_i_1/O
                         net (fo=11, routed)          0.637    14.721    screen/outMaster/angelCount[11]_i_1_n_0
    SLICE_X59Y61         FDRE                                         r  screen/outMaster/angelCount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.537    15.019    screen/outMaster/clk_IBUF_BUFG
    SLICE_X59Y61         FDRE                                         r  screen/outMaster/angelCount_reg[4]/C
                         clock pessimism              0.280    15.299    
                         clock uncertainty           -0.035    15.264    
    SLICE_X59Y61         FDRE (Setup_fdre_C_R)       -0.429    14.835    screen/outMaster/angelCount_reg[4]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -14.721    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/outMaster/g_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.572ns  (logic 4.133ns (43.178%)  route 5.439ns (56.822%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.591ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.828     5.591    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/clka
    RAMB36_X5Y4          RAMB36E1                                     r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     8.045 f  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           2.115    10.159    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[66].ram.ram_doutb[1]
    SLICE_X65Y46         LUT6 (Prop_lut6_I5_O)        0.124    10.283 f  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    10.283    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_20_n_0
    SLICE_X65Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    10.500 f  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_8/O
                         net (fo=1, routed)           0.968    11.468    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_8_n_0
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.299    11.767 f  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    11.767    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_2_n_0
    SLICE_X61Y46         MUXF7 (Prop_muxf7_I1_O)      0.245    12.012 f  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=3, routed)           0.859    12.872    screen/outMaster/doutb[4]
    SLICE_X62Y46         LUT4 (Prop_lut4_I1_O)        0.298    13.170 r  screen/outMaster/r[1]_i_8/O
                         net (fo=1, routed)           0.308    13.478    screen/outMaster/r[1]_i_8_n_0
    SLICE_X60Y47         LUT6 (Prop_lut6_I5_O)        0.124    13.602 f  screen/outMaster/r[1]_i_6/O
                         net (fo=12, routed)          0.520    14.123    screen/outMaster/r[1]_i_6_n_0
    SLICE_X61Y49         LUT2 (Prop_lut2_I1_O)        0.124    14.247 r  screen/outMaster/g[0]_i_5/O
                         net (fo=1, routed)           0.404    14.651    screen/outMaster/g[0]_i_5_n_0
    SLICE_X61Y51         LUT6 (Prop_lut6_I0_O)        0.124    14.775 f  screen/outMaster/g[0]_i_3/O
                         net (fo=1, routed)           0.264    15.039    screen/outMaster/g[0]_i_3_n_0
    SLICE_X61Y51         LUT5 (Prop_lut5_I3_O)        0.124    15.163 r  screen/outMaster/g[0]_i_1/O
                         net (fo=1, routed)           0.000    15.163    screen/outMaster/g[0]_i_1_n_0
    SLICE_X61Y51         FDRE                                         r  screen/outMaster/g_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.544    15.026    screen/outMaster/clk_IBUF_BUFG
    SLICE_X61Y51         FDRE                                         r  screen/outMaster/g_reg[0]/C
                         clock pessimism              0.280    15.306    
                         clock uncertainty           -0.035    15.271    
    SLICE_X61Y51         FDRE (Setup_fdre_C_D)        0.031    15.302    screen/outMaster/g_reg[0]
  -------------------------------------------------------------------
                         required time                         15.302    
                         arrival time                         -15.163    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 screen/outMaster/pixelN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/outMaster/startAddr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.633ns  (logic 4.814ns (49.974%)  route 4.819ns (50.026%))
  Logic Levels:           13  (CARRY4=7 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 14.974 - 10.000 ) 
    Source Clock Delay      (SCD):    5.487ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.725     5.487    screen/outMaster/clk_IBUF_BUFG
    SLICE_X54Y44         FDRE                                         r  screen/outMaster/pixelN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y44         FDRE (Prop_fdre_C_Q)         0.478     5.965 f  screen/outMaster/pixelN_reg[1]/Q
                         net (fo=24, routed)          0.840     6.806    screen/outMaster/pixelN_reg_n_0_[1]
    SLICE_X55Y43         LUT6 (Prop_lut6_I2_O)        0.296     7.102 r  screen/outMaster/rowN[4]_i_3/O
                         net (fo=18, routed)          0.382     7.484    screen/outMaster/rowN[4]_i_3_n_0
    SLICE_X55Y42         LUT5 (Prop_lut5_I3_O)        0.124     7.608 f  screen/outMaster/rowNN[3]_i_1/O
                         net (fo=5, routed)           0.674     8.282    screen/outMaster/rowNN[3]
    SLICE_X53Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.406 r  screen/outMaster/startAddr[25]_i_32/O
                         net (fo=1, routed)           0.000     8.406    screen/outMaster/startAddr[25]_i_32_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.956 r  screen/outMaster/startAddr_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.956    screen/outMaster/startAddr_reg[25]_i_25_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.269 r  screen/outMaster/startAddr_reg[29]_i_25/O[3]
                         net (fo=3, routed)           0.903    10.171    outMaster/startAddr2[15]
    SLICE_X43Y44         LUT2 (Prop_lut2_I0_O)        0.306    10.477 r  startAddr[29]_i_29/O
                         net (fo=1, routed)           0.000    10.477    screen/outMaster/startAddr[29]_i_24[0]
    SLICE_X43Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.009 r  screen/outMaster/startAddr_reg[29]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.009    screen/outMaster/startAddr_reg[29]_i_12_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.231 r  screen/outMaster/startAddr_reg[31]_i_17/O[0]
                         net (fo=9, routed)           1.038    12.270    outMaster/startAddr1[20]
    SLICE_X40Y43         LUT4 (Prop_lut4_I0_O)        0.299    12.569 r  startAddr[31]_i_14/O
                         net (fo=1, routed)           0.000    12.569    screen/outMaster/startAddr[29]_i_9_1[1]
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.209 r  screen/outMaster/startAddr_reg[31]_i_5/O[3]
                         net (fo=3, routed)           0.982    14.190    screen/outMaster/startAddr_reg[31]_i_5_n_4
    SLICE_X44Y44         LUT4 (Prop_lut4_I3_O)        0.306    14.496 r  screen/outMaster/startAddr[29]_i_6/O
                         net (fo=1, routed)           0.000    14.496    screen/outMaster/startAddr[29]_i_6_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.897 r  screen/outMaster/startAddr_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.897    screen/outMaster/startAddr_reg[29]_i_1_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.120 r  screen/outMaster/startAddr_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.120    screen/outMaster/in67[30]
    SLICE_X44Y45         FDRE                                         r  screen/outMaster/startAddr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.491    14.974    screen/outMaster/clk_IBUF_BUFG
    SLICE_X44Y45         FDRE                                         r  screen/outMaster/startAddr_reg[30]/C
                         clock pessimism              0.294    15.268    
                         clock uncertainty           -0.035    15.232    
    SLICE_X44Y45         FDRE (Setup_fdre_C_D)        0.062    15.294    screen/outMaster/startAddr_reg[30]
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                         -15.120    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.195ns  (required time - arrival time)
  Source:                 movement/mover/playerX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/outMaster/angelCount_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.223ns  (logic 3.983ns (43.186%)  route 5.240ns (56.814%))
  Logic Levels:           13  (CARRY4=9 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.652     5.414    movement/mover/clk_IBUF_BUFG
    SLICE_X50Y41         FDRE                                         r  movement/mover/playerX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDRE (Prop_fdre_C_Q)         0.518     5.932 r  movement/mover/playerX_reg[2]/Q
                         net (fo=10, routed)          0.821     6.753    movement/mover/DI[1]
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.390 r  movement/mover/angelCount_reg[11]_i_221/CO[3]
                         net (fo=1, routed)           0.000     7.390    movement/mover/angelCount_reg[11]_i_221_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.705 r  movement/mover/r_reg[2]_i_138/O[3]
                         net (fo=4, routed)           0.795     8.500    movement/mover/O[0]
    SLICE_X46Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.733     9.233 r  movement/mover/angelCount_reg[11]_i_188/CO[3]
                         net (fo=1, routed)           0.000     9.233    movement/mover/angelCount_reg[11]_i_188_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.350 r  movement/mover/angelCount_reg[11]_i_129/CO[3]
                         net (fo=1, routed)           0.000     9.350    movement/mover/angelCount_reg[11]_i_129_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.467 r  movement/mover/angelCount_reg[11]_i_128/CO[3]
                         net (fo=1, routed)           0.000     9.467    movement/mover/angelCount_reg[11]_i_128_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.584 r  movement/mover/angelCount_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000     9.584    movement/mover/angelCount_reg[11]_i_80_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.701 r  movement/mover/angelCount_reg[11]_i_79/CO[3]
                         net (fo=1, routed)           0.000     9.701    movement/mover/angelCount_reg[11]_i_79_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.930 r  movement/mover/angelCount_reg[11]_i_78/CO[2]
                         net (fo=2, routed)           0.728    10.659    screen/outMaster/angelCount_reg[11]_i_10_0[0]
    SLICE_X47Y45         LUT2 (Prop_lut2_I0_O)        0.310    10.969 r  screen/outMaster/angelCount[11]_i_38/O
                         net (fo=1, routed)           0.000    10.969    screen/outMaster/angelCount[11]_i_38_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.370 r  screen/outMaster/angelCount_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           1.201    12.570    screen/outMaster/enaAngel220_in
    SLICE_X56Y50         LUT3 (Prop_lut3_I2_O)        0.124    12.694 r  screen/outMaster/angelCount[11]_i_5/O
                         net (fo=3, routed)           0.593    13.287    screen/outMaster/angelCount[11]_i_5_n_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I5_O)        0.124    13.411 r  screen/outMaster/angelCount[11]_i_2/O
                         net (fo=13, routed)          0.548    13.960    screen/outMaster/angelCount[11]_i_2_n_0
    SLICE_X58Y61         LUT2 (Prop_lut2_I1_O)        0.124    14.084 r  screen/outMaster/angelCount[11]_i_1/O
                         net (fo=11, routed)          0.554    14.637    screen/outMaster/angelCount[11]_i_1_n_0
    SLICE_X59Y63         FDRE                                         r  screen/outMaster/angelCount_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.535    15.017    screen/outMaster/clk_IBUF_BUFG
    SLICE_X59Y63         FDRE                                         r  screen/outMaster/angelCount_reg[10]/C
                         clock pessimism              0.280    15.297    
                         clock uncertainty           -0.035    15.262    
    SLICE_X59Y63         FDRE (Setup_fdre_C_R)       -0.429    14.833    screen/outMaster/angelCount_reg[10]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -14.637    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (required time - arrival time)
  Source:                 movement/mover/playerX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/outMaster/angelCount_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.223ns  (logic 3.983ns (43.186%)  route 5.240ns (56.814%))
  Logic Levels:           13  (CARRY4=9 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.652     5.414    movement/mover/clk_IBUF_BUFG
    SLICE_X50Y41         FDRE                                         r  movement/mover/playerX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDRE (Prop_fdre_C_Q)         0.518     5.932 r  movement/mover/playerX_reg[2]/Q
                         net (fo=10, routed)          0.821     6.753    movement/mover/DI[1]
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.390 r  movement/mover/angelCount_reg[11]_i_221/CO[3]
                         net (fo=1, routed)           0.000     7.390    movement/mover/angelCount_reg[11]_i_221_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.705 r  movement/mover/r_reg[2]_i_138/O[3]
                         net (fo=4, routed)           0.795     8.500    movement/mover/O[0]
    SLICE_X46Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.733     9.233 r  movement/mover/angelCount_reg[11]_i_188/CO[3]
                         net (fo=1, routed)           0.000     9.233    movement/mover/angelCount_reg[11]_i_188_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.350 r  movement/mover/angelCount_reg[11]_i_129/CO[3]
                         net (fo=1, routed)           0.000     9.350    movement/mover/angelCount_reg[11]_i_129_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.467 r  movement/mover/angelCount_reg[11]_i_128/CO[3]
                         net (fo=1, routed)           0.000     9.467    movement/mover/angelCount_reg[11]_i_128_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.584 r  movement/mover/angelCount_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000     9.584    movement/mover/angelCount_reg[11]_i_80_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.701 r  movement/mover/angelCount_reg[11]_i_79/CO[3]
                         net (fo=1, routed)           0.000     9.701    movement/mover/angelCount_reg[11]_i_79_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.930 r  movement/mover/angelCount_reg[11]_i_78/CO[2]
                         net (fo=2, routed)           0.728    10.659    screen/outMaster/angelCount_reg[11]_i_10_0[0]
    SLICE_X47Y45         LUT2 (Prop_lut2_I0_O)        0.310    10.969 r  screen/outMaster/angelCount[11]_i_38/O
                         net (fo=1, routed)           0.000    10.969    screen/outMaster/angelCount[11]_i_38_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.370 r  screen/outMaster/angelCount_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           1.201    12.570    screen/outMaster/enaAngel220_in
    SLICE_X56Y50         LUT3 (Prop_lut3_I2_O)        0.124    12.694 r  screen/outMaster/angelCount[11]_i_5/O
                         net (fo=3, routed)           0.593    13.287    screen/outMaster/angelCount[11]_i_5_n_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I5_O)        0.124    13.411 r  screen/outMaster/angelCount[11]_i_2/O
                         net (fo=13, routed)          0.548    13.960    screen/outMaster/angelCount[11]_i_2_n_0
    SLICE_X58Y61         LUT2 (Prop_lut2_I1_O)        0.124    14.084 r  screen/outMaster/angelCount[11]_i_1/O
                         net (fo=11, routed)          0.554    14.637    screen/outMaster/angelCount[11]_i_1_n_0
    SLICE_X59Y63         FDRE                                         r  screen/outMaster/angelCount_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.535    15.017    screen/outMaster/clk_IBUF_BUFG
    SLICE_X59Y63         FDRE                                         r  screen/outMaster/angelCount_reg[11]/C
                         clock pessimism              0.280    15.297    
                         clock uncertainty           -0.035    15.262    
    SLICE_X59Y63         FDRE (Setup_fdre_C_R)       -0.429    14.833    screen/outMaster/angelCount_reg[11]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -14.637    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (required time - arrival time)
  Source:                 movement/mover/playerX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/outMaster/angelCount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.223ns  (logic 3.983ns (43.186%)  route 5.240ns (56.814%))
  Logic Levels:           13  (CARRY4=9 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.652     5.414    movement/mover/clk_IBUF_BUFG
    SLICE_X50Y41         FDRE                                         r  movement/mover/playerX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDRE (Prop_fdre_C_Q)         0.518     5.932 r  movement/mover/playerX_reg[2]/Q
                         net (fo=10, routed)          0.821     6.753    movement/mover/DI[1]
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.390 r  movement/mover/angelCount_reg[11]_i_221/CO[3]
                         net (fo=1, routed)           0.000     7.390    movement/mover/angelCount_reg[11]_i_221_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.705 r  movement/mover/r_reg[2]_i_138/O[3]
                         net (fo=4, routed)           0.795     8.500    movement/mover/O[0]
    SLICE_X46Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.733     9.233 r  movement/mover/angelCount_reg[11]_i_188/CO[3]
                         net (fo=1, routed)           0.000     9.233    movement/mover/angelCount_reg[11]_i_188_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.350 r  movement/mover/angelCount_reg[11]_i_129/CO[3]
                         net (fo=1, routed)           0.000     9.350    movement/mover/angelCount_reg[11]_i_129_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.467 r  movement/mover/angelCount_reg[11]_i_128/CO[3]
                         net (fo=1, routed)           0.000     9.467    movement/mover/angelCount_reg[11]_i_128_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.584 r  movement/mover/angelCount_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000     9.584    movement/mover/angelCount_reg[11]_i_80_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.701 r  movement/mover/angelCount_reg[11]_i_79/CO[3]
                         net (fo=1, routed)           0.000     9.701    movement/mover/angelCount_reg[11]_i_79_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.930 r  movement/mover/angelCount_reg[11]_i_78/CO[2]
                         net (fo=2, routed)           0.728    10.659    screen/outMaster/angelCount_reg[11]_i_10_0[0]
    SLICE_X47Y45         LUT2 (Prop_lut2_I0_O)        0.310    10.969 r  screen/outMaster/angelCount[11]_i_38/O
                         net (fo=1, routed)           0.000    10.969    screen/outMaster/angelCount[11]_i_38_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.370 r  screen/outMaster/angelCount_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           1.201    12.570    screen/outMaster/enaAngel220_in
    SLICE_X56Y50         LUT3 (Prop_lut3_I2_O)        0.124    12.694 r  screen/outMaster/angelCount[11]_i_5/O
                         net (fo=3, routed)           0.593    13.287    screen/outMaster/angelCount[11]_i_5_n_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I5_O)        0.124    13.411 r  screen/outMaster/angelCount[11]_i_2/O
                         net (fo=13, routed)          0.548    13.960    screen/outMaster/angelCount[11]_i_2_n_0
    SLICE_X58Y61         LUT2 (Prop_lut2_I1_O)        0.124    14.084 r  screen/outMaster/angelCount[11]_i_1/O
                         net (fo=11, routed)          0.554    14.637    screen/outMaster/angelCount[11]_i_1_n_0
    SLICE_X59Y63         FDRE                                         r  screen/outMaster/angelCount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.535    15.017    screen/outMaster/clk_IBUF_BUFG
    SLICE_X59Y63         FDRE                                         r  screen/outMaster/angelCount_reg[9]/C
                         clock pessimism              0.280    15.297    
                         clock uncertainty           -0.035    15.262    
    SLICE_X59Y63         FDRE (Setup_fdre_C_R)       -0.429    14.833    screen/outMaster/angelCount_reg[9]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -14.637    
  -------------------------------------------------------------------
                         slack                                  0.195    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][0]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        0.550     1.497    movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/EXP/DET_SIGN_DELAY/i_pipe/aclk
    SLICE_X35Y26         FDRE                                         r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.694    movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.first_q
    SLICE_X34Y26         SRL16E                                       r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][0]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        0.813     2.007    movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/EXP/DET_SIGN_DELAY/i_pipe/aclk
    SLICE_X34Y26         SRL16E                                       r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][0]_srl8/CLK
                         clock pessimism             -0.497     1.510    
    SLICE_X34Y26         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.627    movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][0]_srl8
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 screen/dStruct/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.164ns (39.937%)  route 0.247ns (60.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        0.557     1.504    screen/dStruct/clk_IBUF_BUFG
    SLICE_X32Y62         FDRE                                         r  screen/dStruct/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  screen/dStruct/data_reg[2]/Q
                         net (fo=1, routed)           0.247     1.915    screen/memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[2]
    RAMB36_X2Y14         RAMB36E1                                     r  screen/memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        0.854     2.049    screen/memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  screen/memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.550    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.846    screen/memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 screen/dStruct/data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.998%)  route 0.257ns (61.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        0.557     1.504    screen/dStruct/clk_IBUF_BUFG
    SLICE_X32Y62         FDRE                                         r  screen/dStruct/data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  screen/dStruct/data_reg[11]/Q
                         net (fo=2, routed)           0.257     1.924    screen/memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[11]
    RAMB36_X2Y14         RAMB36E1                                     r  screen/memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        0.854     2.049    screen/memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  screen/memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.550    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[16])
                                                      0.296     1.846    screen/memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 screen/outMaster/borderAddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/outMaster/border/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.141ns (20.594%)  route 0.544ns (79.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        0.553     1.500    screen/outMaster/clk_IBUF_BUFG
    SLICE_X53Y92         FDRE                                         r  screen/outMaster/borderAddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  screen/outMaster/borderAddr_reg[5]/Q
                         net (fo=33, routed)          0.544     2.185    screen/outMaster/border/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[5]
    RAMB36_X3Y20         RAMB36E1                                     r  screen/outMaster/border/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        0.975     2.170    screen/outMaster/border/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X3Y20         RAMB36E1                                     r  screen/outMaster/border/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.252     1.918    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.101    screen/outMaster/border/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 screen/outMaster/initAddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/outMaster/startScreen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.378%)  route 0.217ns (60.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        0.598     1.545    screen/outMaster/clk_IBUF_BUFG
    SLICE_X93Y78         FDRE                                         r  screen/outMaster/initAddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y78         FDRE (Prop_fdre_C_Q)         0.141     1.686 r  screen/outMaster/initAddr_reg[3]/Q
                         net (fo=10, routed)          0.217     1.903    screen/outMaster/startScreen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[3]
    RAMB18_X4Y31         RAMB18E1                                     r  screen/outMaster/startScreen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        0.908     2.103    screen/outMaster/startScreen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB18_X4Y31         RAMB18E1                                     r  screen/outMaster/startScreen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.481     1.621    
    RAMB18_X4Y31         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.804    screen/outMaster/startScreen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 screen/outMaster/initAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/outMaster/startScreen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.132%)  route 0.219ns (60.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        0.598     1.545    screen/outMaster/clk_IBUF_BUFG
    SLICE_X93Y78         FDRE                                         r  screen/outMaster/initAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y78         FDRE (Prop_fdre_C_Q)         0.141     1.686 r  screen/outMaster/initAddr_reg[2]/Q
                         net (fo=10, routed)          0.219     1.905    screen/outMaster/startScreen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[2]
    RAMB18_X4Y31         RAMB18E1                                     r  screen/outMaster/startScreen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        0.908     2.103    screen/outMaster/startScreen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB18_X4Y31         RAMB18E1                                     r  screen/outMaster/startScreen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.481     1.621    
    RAMB18_X4Y31         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.804    screen/outMaster/startScreen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 screen/outMaster/initAddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/outMaster/startScreen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.987%)  route 0.221ns (61.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        0.598     1.545    screen/outMaster/clk_IBUF_BUFG
    SLICE_X93Y78         FDRE                                         r  screen/outMaster/initAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y78         FDRE (Prop_fdre_C_Q)         0.141     1.686 r  screen/outMaster/initAddr_reg[1]/Q
                         net (fo=10, routed)          0.221     1.907    screen/outMaster/startScreen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[1]
    RAMB18_X4Y31         RAMB18E1                                     r  screen/outMaster/startScreen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        0.908     2.103    screen/outMaster/startScreen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB18_X4Y31         RAMB18E1                                     r  screen/outMaster/startScreen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.481     1.621    
    RAMB18_X4Y31         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.804    screen/outMaster/startScreen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 screen/outMaster/multiple_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/collision/mul_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.387%)  route 0.275ns (59.613%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        0.555     1.502    screen/outMaster/clk_IBUF_BUFG
    SLICE_X53Y52         FDRE                                         r  screen/outMaster/multiple_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y52         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  screen/outMaster/multiple_reg/Q
                         net (fo=1, routed)           0.275     1.917    screen/outMaster/multiple
    SLICE_X45Y53         LUT2 (Prop_lut2_I0_O)        0.045     1.962 r  screen/outMaster/mul_i_1/O
                         net (fo=1, routed)           0.000     1.962    screen/collision/mul_reg_0
    SLICE_X45Y53         FDRE                                         r  screen/collision/mul_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        0.826     2.020    screen/collision/clk_IBUF_BUFG
    SLICE_X45Y53         FDRE                                         r  screen/collision/mul_reg/C
                         clock pessimism             -0.252     1.768    
    SLICE_X45Y53         FDRE (Hold_fdre_C_D)         0.091     1.859    screen/collision/mul_reg
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 movement/mover/calculator/inst/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/mover/calculator/inst/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[18].pipe_reg[18][0]_srl17/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.536%)  route 0.118ns (45.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        0.555     1.502    movement/mover/calculator/inst/i_synth/i_nd_to_rdy/aclk
    SLICE_X49Y35         FDRE                                         r  movement/mover/calculator/inst/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  movement/mover/calculator/inst/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.118     1.760    movement/mover/calculator/inst/i_synth/i_nd_to_rdy/opt_has_pipe.first_q
    SLICE_X46Y35         SRLC32E                                      r  movement/mover/calculator/inst/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[18].pipe_reg[18][0]_srl17/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        0.822     2.016    movement/mover/calculator/inst/i_synth/i_nd_to_rdy/aclk
    SLICE_X46Y35         SRLC32E                                      r  movement/mover/calculator/inst/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[18].pipe_reg[18][0]_srl17/CLK
                         clock pessimism             -0.480     1.536    
    SLICE_X46Y35         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.653    movement/mover/calculator/inst/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[18].pipe_reg[18][0]_srl17
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 movement/mover/playerX_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/outMaster/deadPosition_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.893%)  route 0.301ns (68.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        0.556     1.503    movement/mover/clk_IBUF_BUFG
    SLICE_X52Y45         FDRE                                         r  movement/mover/playerX_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y45         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  movement/mover/playerX_reg[28]/Q
                         net (fo=5, routed)           0.301     1.945    screen/outMaster/playerX[28]
    SLICE_X50Y52         FDRE                                         r  screen/outMaster/deadPosition_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        0.823     2.017    screen/outMaster/clk_IBUF_BUFG
    SLICE_X50Y52         FDRE                                         r  screen/outMaster/deadPosition_reg[28]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X50Y52         FDRE (Hold_fdre_C_D)         0.063     1.833    screen/outMaster/deadPosition_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y12  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y12  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y13  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y13  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y0   screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y0   screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y1   screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y1   screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y0   screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y0   screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y40  movement/atan/cordic/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[9].pipe_reg[9][0]_srl8___i_nd_to_rdy_opt_has_pipe.i_pipe_r_6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y40  movement/atan/cordic/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[9].pipe_reg[9][0]_srl8___i_nd_to_rdy_opt_has_pipe.i_pipe_r_6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y40  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[1]_srl5___i_nd_to_rdy_opt_has_pipe.i_pipe_r_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y40  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[1]_srl5___i_nd_to_rdy_opt_has_pipe.i_pipe_r_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y40  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[2]_srl5___i_nd_to_rdy_opt_has_pipe.i_pipe_r_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y40  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[2]_srl5___i_nd_to_rdy_opt_has_pipe.i_pipe_r_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y16  movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y16  movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y16  movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y16  movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y40  movement/atan/cordic/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[9].pipe_reg[9][0]_srl8___i_nd_to_rdy_opt_has_pipe.i_pipe_r_6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y40  movement/atan/cordic/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[9].pipe_reg[9][0]_srl8___i_nd_to_rdy_opt_has_pipe.i_pipe_r_6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y40  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[1]_srl5___i_nd_to_rdy_opt_has_pipe.i_pipe_r_3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y40  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[1]_srl5___i_nd_to_rdy_opt_has_pipe.i_pipe_r_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y40  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[2]_srl5___i_nd_to_rdy_opt_has_pipe.i_pipe_r_3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y40  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[2]_srl5___i_nd_to_rdy_opt_has_pipe.i_pipe_r_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y16  movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y16  movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y16  movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y16  movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           187 Endpoints
Min Delay           187 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 screen/vga/h_rn_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.701ns  (logic 4.679ns (36.839%)  route 8.022ns (63.161%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE                         0.000     0.000 r  screen/vga/h_rn_reg[28]/C
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  screen/vga/h_rn_reg[28]/Q
                         net (fo=2, routed)           1.075     1.593    screen/vga/h_rn[28]
    SLICE_X63Y58         LUT3 (Prop_lut3_I1_O)        0.124     1.717 r  screen/vga/v_rn[30]_i_7/O
                         net (fo=2, routed)           0.819     2.536    screen/vga/v_rn[30]_i_7_n_0
    SLICE_X63Y56         LUT5 (Prop_lut5_I0_O)        0.124     2.660 r  screen/vga/h_rn[30]_i_7/O
                         net (fo=2, routed)           0.656     3.315    screen/vga/h_rn[30]_i_7_n_0
    SLICE_X63Y56         LUT6 (Prop_lut6_I0_O)        0.124     3.439 r  screen/vga/h_rn[30]_i_3/O
                         net (fo=2, routed)           0.819     4.258    screen/vga/h_rn[30]_i_3_n_0
    SLICE_X63Y54         LUT6 (Prop_lut6_I0_O)        0.124     4.382 r  screen/vga/hsync_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.807     5.189    screen/vga/hsync_OBUF_inst_i_2_n_0
    SLICE_X63Y53         LUT4 (Prop_lut4_I0_O)        0.124     5.313 r  screen/vga/hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.847     9.160    hsync_OBUF
    AA19                 OBUF (Prop_obuf_I_O)         3.541    12.701 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    12.701    hsync
    AA19                                                              r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/v_rn_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.534ns  (logic 4.965ns (39.617%)  route 7.568ns (60.383%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y57         FDRE                         0.000     0.000 r  screen/vga/v_rn_reg[21]/C
    SLICE_X57Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  screen/vga/v_rn_reg[21]/Q
                         net (fo=2, routed)           1.014     1.470    screen/vga/v_rn_reg_n_0_[21]
    SLICE_X56Y57         LUT5 (Prop_lut5_I4_O)        0.124     1.594 r  screen/vga/vsync_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.647     2.241    screen/vga/vsync_OBUF_inst_i_8_n_0
    SLICE_X56Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.365 r  screen/vga/vsync_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.950     3.315    screen/vga/vsync_OBUF_inst_i_4_n_0
    SLICE_X56Y55         LUT5 (Prop_lut5_I0_O)        0.152     3.467 r  screen/vga/vsync_OBUF_inst_i_2/O
                         net (fo=3, routed)           1.114     4.581    screen/vga/vsync_OBUF_inst_i_2_n_0
    SLICE_X60Y53         LUT3 (Prop_lut3_I0_O)        0.354     4.935 r  screen/vga/vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.843     8.778    vsync_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         3.755    12.534 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    12.534    vsync
    Y19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/thresholds_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            thresholds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.501ns  (logic 4.379ns (51.511%)  route 4.122ns (48.489%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         LDCE                         0.000     0.000 r  movement/atan/thresholds_reg[3]/G
    SLICE_X36Y40         LDCE (EnToQ_ldce_G_Q)        0.849     0.849 r  movement/atan/thresholds_reg[3]/Q
                         net (fo=1, routed)           4.122     4.971    thresholds_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         3.530     8.501 r  thresholds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.501    thresholds[3]
    U21                                                               r  thresholds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/thresholds_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            thresholds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.469ns  (logic 4.371ns (51.614%)  route 4.098ns (48.386%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         LDCE                         0.000     0.000 r  movement/atan/thresholds_reg[0]/G
    SLICE_X36Y40         LDCE (EnToQ_ldce_G_Q)        0.849     0.849 r  movement/atan/thresholds_reg[0]/Q
                         net (fo=1, routed)           4.098     4.947    thresholds_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         3.522     8.469 r  thresholds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.469    thresholds[0]
    T22                                                               r  thresholds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/thresholds_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            thresholds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.467ns  (logic 4.380ns (51.729%)  route 4.087ns (48.271%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         LDCE                         0.000     0.000 r  movement/atan/thresholds_reg[2]/G
    SLICE_X36Y38         LDCE (EnToQ_ldce_G_Q)        0.849     0.849 r  movement/atan/thresholds_reg[2]/Q
                         net (fo=1, routed)           4.087     4.936    thresholds_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         3.531     8.467 r  thresholds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.467    thresholds[2]
    U22                                                               r  thresholds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/thresholds_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            thresholds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.466ns  (logic 4.363ns (51.530%)  route 4.104ns (48.470%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         LDCE                         0.000     0.000 r  movement/atan/thresholds_reg[1]/G
    SLICE_X38Y40         LDCE (EnToQ_ldce_G_Q)        0.849     0.849 r  movement/atan/thresholds_reg[1]/Q
                         net (fo=1, routed)           4.104     4.953    thresholds_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         3.514     8.466 r  thresholds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.466    thresholds[1]
    T21                                                               r  thresholds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/blue_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.683ns  (logic 3.988ns (51.911%)  route 3.695ns (48.089%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE                         0.000     0.000 r  screen/vga/blue_reg[0]/C
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  screen/vga/blue_reg[0]/Q
                         net (fo=1, routed)           3.695     4.151    blue_OBUF[0]
    Y21                  OBUF (Prop_obuf_I_O)         3.532     7.683 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.683    blue[0]
    Y21                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/blue_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.665ns  (logic 3.987ns (52.016%)  route 3.678ns (47.984%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE                         0.000     0.000 r  screen/vga/blue_reg[1]/C
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  screen/vga/blue_reg[1]/Q
                         net (fo=1, routed)           3.678     4.134    blue_OBUF[1]
    Y20                  OBUF (Prop_obuf_I_O)         3.531     7.665 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.665    blue[1]
    Y20                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/blue_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.559ns  (logic 3.993ns (52.820%)  route 3.566ns (47.180%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE                         0.000     0.000 r  screen/vga/blue_reg[3]/C
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  screen/vga/blue_reg[3]/Q
                         net (fo=1, routed)           3.566     4.022    blue_OBUF[3]
    AB19                 OBUF (Prop_obuf_I_O)         3.537     7.559 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.559    blue[3]
    AB19                                                              r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/blue_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.552ns  (logic 4.003ns (53.012%)  route 3.548ns (46.988%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE                         0.000     0.000 r  screen/vga/blue_reg[2]/C
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  screen/vga/blue_reg[2]/Q
                         net (fo=1, routed)           3.548     4.004    blue_OBUF[2]
    AB20                 OBUF (Prop_obuf_I_O)         3.547     7.552 r  blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.552    blue[2]
    AB20                                                              r  blue[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 screen/vga/v_rn_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/endFrame_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.186ns (54.596%)  route 0.155ns (45.404%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y53         FDRE                         0.000     0.000 r  screen/vga/v_rn_reg[5]/C
    SLICE_X57Y53         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  screen/vga/v_rn_reg[5]/Q
                         net (fo=7, routed)           0.155     0.296    screen/vga/v_rn_reg_n_0_[5]
    SLICE_X58Y54         LUT6 (Prop_lut6_I2_O)        0.045     0.341 r  screen/vga/endFrame_i_1/O
                         net (fo=1, routed)           0.000     0.341    screen/vga/endFrame_i_1_n_0
    SLICE_X58Y54         FDRE                                         r  screen/vga/endFrame_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/v_rn_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/v_rn_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58         FDRE                         0.000     0.000 r  screen/vga/v_rn_reg[28]/C
    SLICE_X57Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  screen/vga/v_rn_reg[28]/Q
                         net (fo=2, routed)           0.117     0.258    screen/vga/v_rn_reg_n_0_[28]
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  screen/vga/v_rn_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    screen/vga/data0[28]
    SLICE_X57Y58         FDRE                                         r  screen/vga/v_rn_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/v_rn_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/v_rn_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDRE                         0.000     0.000 r  screen/vga/v_rn_reg[0]/C
    SLICE_X59Y54         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  screen/vga/v_rn_reg[0]/Q
                         net (fo=5, routed)           0.180     0.321    screen/vga/v_rn_reg_n_0_[0]
    SLICE_X59Y54         LUT6 (Prop_lut6_I5_O)        0.045     0.366 r  screen/vga/v_rn[0]_i_1/O
                         net (fo=1, routed)           0.000     0.366    screen/vga/v_rn[0]_i_1_n_0
    SLICE_X59Y54         FDRE                                         r  screen/vga/v_rn_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/v_rn_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/v_rn_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y54         FDRE                         0.000     0.000 r  screen/vga/v_rn_reg[12]/C
    SLICE_X57Y54         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  screen/vga/v_rn_reg[12]/Q
                         net (fo=3, routed)           0.120     0.261    screen/vga/v_rn_reg_n_0_[12]
    SLICE_X57Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  screen/vga/v_rn_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    screen/vga/data0[12]
    SLICE_X57Y54         FDRE                                         r  screen/vga/v_rn_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/v_rn_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/v_rn_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y56         FDRE                         0.000     0.000 r  screen/vga/v_rn_reg[20]/C
    SLICE_X57Y56         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  screen/vga/v_rn_reg[20]/Q
                         net (fo=3, routed)           0.120     0.261    screen/vga/v_rn_reg_n_0_[20]
    SLICE_X57Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  screen/vga/v_rn_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    screen/vga/data0[20]
    SLICE_X57Y56         FDRE                                         r  screen/vga/v_rn_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/v_rn_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/v_rn_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y57         FDRE                         0.000     0.000 r  screen/vga/v_rn_reg[24]/C
    SLICE_X57Y57         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  screen/vga/v_rn_reg[24]/Q
                         net (fo=2, routed)           0.120     0.261    screen/vga/v_rn_reg_n_0_[24]
    SLICE_X57Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  screen/vga/v_rn_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    screen/vga/data0[24]
    SLICE_X57Y57         FDRE                                         r  screen/vga/v_rn_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/v_rn_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/v_rn_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE                         0.000     0.000 r  screen/vga/v_rn_reg[4]/C
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  screen/vga/v_rn_reg[4]/Q
                         net (fo=5, routed)           0.120     0.261    screen/vga/v_rn_reg_n_0_[4]
    SLICE_X57Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  screen/vga/v_rn_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    screen/vga/data0[4]
    SLICE_X57Y52         FDRE                                         r  screen/vga/v_rn_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/v_rn_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/v_rn_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDRE                         0.000     0.000 r  screen/vga/v_rn_reg[13]/C
    SLICE_X57Y55         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  screen/vga/v_rn_reg[13]/Q
                         net (fo=3, routed)           0.114     0.255    screen/vga/v_rn_reg_n_0_[13]
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.370 r  screen/vga/v_rn_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.370    screen/vga/data0[13]
    SLICE_X57Y55         FDRE                                         r  screen/vga/v_rn_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/v_rn_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/v_rn_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y57         FDRE                         0.000     0.000 r  screen/vga/v_rn_reg[21]/C
    SLICE_X57Y57         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  screen/vga/v_rn_reg[21]/Q
                         net (fo=2, routed)           0.114     0.255    screen/vga/v_rn_reg_n_0_[21]
    SLICE_X57Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.370 r  screen/vga/v_rn_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.370    screen/vga/data0[21]
    SLICE_X57Y57         FDRE                                         r  screen/vga/v_rn_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/v_rn_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/v_rn_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58         FDRE                         0.000     0.000 r  screen/vga/v_rn_reg[25]/C
    SLICE_X57Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  screen/vga/v_rn_reg[25]/Q
                         net (fo=2, routed)           0.116     0.257    screen/vga/v_rn_reg_n_0_[25]
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.372 r  screen/vga/v_rn_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.372    screen/vga/data0[25]
    SLICE_X57Y58         FDRE                                         r  screen/vga/v_rn_reg[25]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 movement/accelerometer/spi_master/cs_reg_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.607ns  (logic 4.317ns (65.348%)  route 2.289ns (34.652%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.752     5.514    movement/accelerometer/spi_master/clk_IBUF_BUFG
    SLICE_X19Y42         FDPE                                         r  movement/accelerometer/spi_master/cs_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDPE (Prop_fdpe_C_Q)         0.419     5.933 r  movement/accelerometer/spi_master/cs_reg_lopt_replica/Q
                         net (fo=1, routed)           2.289     8.223    lopt
    W12                  OBUF (Prop_obuf_I_O)         3.898    12.121 r  cs_OBUF_inst/O
                         net (fo=0)                   0.000    12.121    cs
    W12                                                               r  cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/mosi_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.425ns  (logic 4.087ns (63.614%)  route 2.338ns (36.386%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.752     5.514    movement/clk_IBUF_BUFG
    SLICE_X16Y42         FDPE                                         r  movement/mosi_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDPE (Prop_fdpe_C_Q)         0.518     6.032 f  movement/mosi_OBUFT_inst_i_1/Q
                         net (fo=2, routed)           2.338     8.370    mosi_TRI
    V10                  OBUFT (TriStatE_obuft_T_O)
                                                      3.569    11.939 r  mosi_OBUFT_inst/O
                         net (fo=0)                   0.000    11.939    mosi
    V10                                                               r  mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/accelerometer/spi_master/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.407ns  (logic 4.094ns (63.892%)  route 2.313ns (36.108%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.753     5.515    movement/accelerometer/spi_master/clk_IBUF_BUFG
    SLICE_X19Y43         FDRE                                         r  movement/accelerometer/spi_master/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_fdre_C_Q)         0.456     5.971 r  movement/accelerometer/spi_master/sclk_reg/Q
                         net (fo=2, routed)           2.313     8.285    sclk_OBUF
    W8                   OBUF (Prop_obuf_I_O)         3.638    11.922 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000    11.922    sclk
    W8                                                                r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/atan/angle_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.653ns  (logic 1.180ns (20.872%)  route 4.473ns (79.128%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.664     5.426    movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/aclk
    SLICE_X35Y39         FDRE                                         r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[1]/Q
                         net (fo=8, routed)           1.012     6.895    movement/atan/buffer_angle[1]
    SLICE_X38Y37         LUT2 (Prop_lut2_I1_O)        0.124     7.019 r  movement/atan/angle_reg[7]_i_7/O
                         net (fo=2, routed)           0.942     7.961    movement/atan/angle_reg[7]_i_7_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I2_O)        0.124     8.085 r  movement/atan/minusOp_carry_i_7/O
                         net (fo=2, routed)           0.532     8.616    movement/atan/minusOp_carry_i_7_n_0
    SLICE_X36Y39         LUT4 (Prop_lut4_I3_O)        0.148     8.764 r  movement/atan/angle_reg[3]_i_2/O
                         net (fo=2, routed)           0.974     9.738    movement/atan/angle_reg[3]_i_2_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.328    10.066 r  movement/atan/angle_reg[3]_i_1/O
                         net (fo=1, routed)           1.014    11.080    movement/atan/angle_reg[3]_i_1_n_0
    SLICE_X36Y37         LDCE                                         r  movement/atan/angle_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/atan/angle_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.308ns  (logic 1.778ns (33.494%)  route 3.530ns (66.506%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.664     5.426    movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/aclk
    SLICE_X35Y39         FDRE                                         r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[1]/Q
                         net (fo=8, routed)           1.012     6.895    movement/atan/buffer_angle[1]
    SLICE_X38Y37         LUT2 (Prop_lut2_I1_O)        0.124     7.019 r  movement/atan/angle_reg[7]_i_7/O
                         net (fo=2, routed)           0.942     7.961    movement/atan/angle_reg[7]_i_7_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I2_O)        0.124     8.085 r  movement/atan/minusOp_carry_i_7/O
                         net (fo=2, routed)           0.440     8.525    movement/atan/minusOp_carry_i_7_n_0
    SLICE_X36Y37         LUT3 (Prop_lut3_I1_O)        0.124     8.649 r  movement/atan/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     8.649    movement/atan/minusOp_carry_i_4_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.292 r  movement/atan/minusOp_carry/O[3]
                         net (fo=1, routed)           0.659     9.950    movement/atan/minusOp_carry_n_4
    SLICE_X38Y37         LUT5 (Prop_lut5_I2_O)        0.307    10.257 r  movement/atan/angle_reg[4]_i_1/O
                         net (fo=1, routed)           0.477    10.735    movement/atan/angle_reg[4]_i_1_n_0
    SLICE_X37Y37         LDCE                                         r  movement/atan/angle_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/atan/angle_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.123ns  (logic 1.180ns (23.033%)  route 3.943ns (76.967%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.664     5.426    movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/aclk
    SLICE_X35Y39         FDRE                                         r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[1]/Q
                         net (fo=8, routed)           1.012     6.895    movement/atan/buffer_angle[1]
    SLICE_X38Y37         LUT2 (Prop_lut2_I1_O)        0.124     7.019 r  movement/atan/angle_reg[7]_i_7/O
                         net (fo=2, routed)           0.942     7.961    movement/atan/angle_reg[7]_i_7_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I2_O)        0.124     8.085 r  movement/atan/minusOp_carry_i_7/O
                         net (fo=2, routed)           0.532     8.616    movement/atan/minusOp_carry_i_7_n_0
    SLICE_X36Y39         LUT4 (Prop_lut4_I3_O)        0.148     8.764 r  movement/atan/angle_reg[3]_i_2/O
                         net (fo=2, routed)           0.984     9.748    movement/atan/angle_reg[3]_i_2_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.328    10.076 r  movement/atan/angle_reg[2]_i_1/O
                         net (fo=1, routed)           0.473    10.549    movement/atan/angle_reg[2]_i_1_n_0
    SLICE_X36Y37         LDCE                                         r  movement/atan/angle_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/atan/angle_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.111ns  (logic 1.901ns (37.196%)  route 3.210ns (62.804%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.664     5.426    movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/aclk
    SLICE_X35Y39         FDRE                                         r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[1]/Q
                         net (fo=8, routed)           1.012     6.895    movement/atan/buffer_angle[1]
    SLICE_X38Y37         LUT2 (Prop_lut2_I1_O)        0.124     7.019 r  movement/atan/angle_reg[7]_i_7/O
                         net (fo=2, routed)           0.942     7.961    movement/atan/angle_reg[7]_i_7_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I2_O)        0.124     8.085 r  movement/atan/minusOp_carry_i_7/O
                         net (fo=2, routed)           0.440     8.525    movement/atan/minusOp_carry_i_7_n_0
    SLICE_X36Y37         LUT3 (Prop_lut3_I1_O)        0.124     8.649 r  movement/atan/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     8.649    movement/atan/minusOp_carry_i_4_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.182 r  movement/atan/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.182    movement/atan/minusOp_carry_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.421 r  movement/atan/minusOp_carry__0/O[2]
                         net (fo=1, routed)           0.816    10.236    movement/atan/minusOp_carry__0_n_5
    SLICE_X37Y37         LUT5 (Prop_lut5_I4_O)        0.301    10.537 r  movement/atan/angle_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    10.537    movement/atan/angle_reg[7]_i_1_n_0
    SLICE_X37Y37         LDCE                                         r  movement/atan/angle_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/atan/angle_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.029ns  (logic 1.990ns (39.568%)  route 3.039ns (60.432%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.664     5.426    movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/aclk
    SLICE_X35Y39         FDRE                                         r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[1]/Q
                         net (fo=8, routed)           1.012     6.895    movement/atan/buffer_angle[1]
    SLICE_X38Y37         LUT2 (Prop_lut2_I1_O)        0.124     7.019 r  movement/atan/angle_reg[7]_i_7/O
                         net (fo=2, routed)           0.942     7.961    movement/atan/angle_reg[7]_i_7_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I2_O)        0.124     8.085 r  movement/atan/minusOp_carry_i_7/O
                         net (fo=2, routed)           0.440     8.525    movement/atan/minusOp_carry_i_7_n_0
    SLICE_X36Y37         LUT3 (Prop_lut3_I1_O)        0.124     8.649 r  movement/atan/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     8.649    movement/atan/minusOp_carry_i_4_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.182 r  movement/atan/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.182    movement/atan/minusOp_carry_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.505 r  movement/atan/minusOp_carry__0/O[1]
                         net (fo=1, routed)           0.645    10.150    movement/atan/minusOp_carry__0_n_6
    SLICE_X37Y37         LUT5 (Prop_lut5_I4_O)        0.306    10.456 r  movement/atan/angle_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    10.456    movement/atan/angle_reg[6]_i_1_n_0
    SLICE_X37Y37         LDCE                                         r  movement/atan/angle_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/atan/angle_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.706ns  (logic 1.875ns (39.843%)  route 2.831ns (60.157%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.664     5.426    movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/aclk
    SLICE_X35Y39         FDRE                                         r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[1]/Q
                         net (fo=8, routed)           1.012     6.895    movement/atan/buffer_angle[1]
    SLICE_X38Y37         LUT2 (Prop_lut2_I1_O)        0.124     7.019 r  movement/atan/angle_reg[7]_i_7/O
                         net (fo=2, routed)           0.942     7.961    movement/atan/angle_reg[7]_i_7_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I2_O)        0.124     8.085 r  movement/atan/minusOp_carry_i_7/O
                         net (fo=2, routed)           0.440     8.525    movement/atan/minusOp_carry_i_7_n_0
    SLICE_X36Y37         LUT3 (Prop_lut3_I1_O)        0.124     8.649 r  movement/atan/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     8.649    movement/atan/minusOp_carry_i_4_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.182 r  movement/atan/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.182    movement/atan/minusOp_carry_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.401 r  movement/atan/minusOp_carry__0/O[0]
                         net (fo=1, routed)           0.437     9.837    movement/atan/minusOp_carry__0_n_7
    SLICE_X37Y37         LUT5 (Prop_lut5_I4_O)        0.295    10.132 r  movement/atan/angle_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    10.132    movement/atan/angle_reg[5]_i_1_n_0
    SLICE_X37Y37         LDCE                                         r  movement/atan/angle_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/atan/angle_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.515ns  (logic 1.277ns (28.280%)  route 3.238ns (71.720%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.664     5.426    movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/aclk
    SLICE_X35Y39         FDRE                                         r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.456     5.882 f  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[1]/Q
                         net (fo=8, routed)           1.002     6.884    movement/atan/buffer_angle[1]
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.008 r  movement/atan/minusOp_carry_i_6/O
                         net (fo=3, routed)           0.839     7.848    movement/atan/minusOp_carry_i_6_n_0
    SLICE_X36Y37         LUT4 (Prop_lut4_I1_O)        0.124     7.972 r  movement/atan/minusOp_carry_i_5/O
                         net (fo=1, routed)           0.000     7.972    movement/atan/minusOp_carry_i_5_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.224 r  movement/atan/minusOp_carry/O[0]
                         net (fo=1, routed)           0.685     8.909    movement/atan/minusOp_carry_n_7
    SLICE_X37Y37         LUT5 (Prop_lut5_I2_O)        0.321     9.230 r  movement/atan/angle_reg[1]_i_1/O
                         net (fo=1, routed)           0.712     9.942    movement/atan/angle_reg[1]_i_1_n_0
    SLICE_X36Y37         LDCE                                         r  movement/atan/angle_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 screen/outMaster/r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/vga/red_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.533%)  route 0.113ns (44.467%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        0.584     1.531    screen/outMaster/clk_IBUF_BUFG
    SLICE_X63Y48         FDRE                                         r  screen/outMaster/r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  screen/outMaster/r_reg[0]/Q
                         net (fo=1, routed)           0.113     1.785    screen/vga/r[0]
    SLICE_X64Y47         FDRE                                         r  screen/vga/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/outMaster/r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/vga/red_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.090%)  route 0.115ns (44.910%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        0.583     1.530    screen/outMaster/clk_IBUF_BUFG
    SLICE_X65Y46         FDRE                                         r  screen/outMaster/r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  screen/outMaster/r_reg[1]/Q
                         net (fo=1, routed)           0.115     1.786    screen/vga/r[1]
    SLICE_X64Y47         FDRE                                         r  screen/vga/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/outMaster/b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/vga/blue_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        0.584     1.531    screen/outMaster/clk_IBUF_BUFG
    SLICE_X61Y48         FDRE                                         r  screen/outMaster/b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y48         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  screen/outMaster/b_reg[1]/Q
                         net (fo=1, routed)           0.116     1.788    screen/vga/b[1]
    SLICE_X65Y48         FDRE                                         r  screen/vga/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/outMaster/r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/vga/red_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.141ns (48.929%)  route 0.147ns (51.071%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        0.582     1.529    screen/outMaster/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  screen/outMaster/r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  screen/outMaster/r_reg[3]/Q
                         net (fo=1, routed)           0.147     1.817    screen/vga/r[3]
    SLICE_X65Y48         FDRE                                         r  screen/vga/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/outMaster/g_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/vga/green_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.141ns (47.142%)  route 0.158ns (52.858%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        0.584     1.531    screen/outMaster/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  screen/outMaster/g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  screen/outMaster/g_reg[1]/Q
                         net (fo=1, routed)           0.158     1.830    screen/vga/g[1]
    SLICE_X65Y47         FDRE                                         r  screen/vga/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/outMaster/b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/vga/blue_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.141ns (41.071%)  route 0.202ns (58.929%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        0.581     1.528    screen/outMaster/clk_IBUF_BUFG
    SLICE_X63Y55         FDRE                                         r  screen/outMaster/b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  screen/outMaster/b_reg[3]/Q
                         net (fo=1, routed)           0.202     1.871    screen/vga/b[3]
    SLICE_X65Y48         FDRE                                         r  screen/vga/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/outMaster/r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/vga/red_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.141ns (37.873%)  route 0.231ns (62.127%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        0.581     1.528    screen/outMaster/clk_IBUF_BUFG
    SLICE_X65Y56         FDRE                                         r  screen/outMaster/r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  screen/outMaster/r_reg[2]/Q
                         net (fo=1, routed)           0.231     1.900    screen/vga/r[2]
    SLICE_X65Y48         FDRE                                         r  screen/vga/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/outMaster/g_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/vga/green_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.141ns (36.649%)  route 0.244ns (63.351%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        0.582     1.529    screen/outMaster/clk_IBUF_BUFG
    SLICE_X61Y51         FDRE                                         r  screen/outMaster/g_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  screen/outMaster/g_reg[0]/Q
                         net (fo=1, routed)           0.244     1.914    screen/vga/g[0]
    SLICE_X65Y47         FDRE                                         r  screen/vga/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/outMaster/g_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/vga/green_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.141ns (35.101%)  route 0.261ns (64.899%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        0.582     1.529    screen/outMaster/clk_IBUF_BUFG
    SLICE_X64Y52         FDRE                                         r  screen/outMaster/g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  screen/outMaster/g_reg[3]/Q
                         net (fo=1, routed)           0.261     1.931    screen/vga/g[3]
    SLICE_X64Y47         FDRE                                         r  screen/vga/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/outMaster/b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/vga/blue_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.141ns (34.455%)  route 0.268ns (65.545%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        0.583     1.530    screen/outMaster/clk_IBUF_BUFG
    SLICE_X63Y46         FDRE                                         r  screen/outMaster/b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  screen/outMaster/b_reg[0]/Q
                         net (fo=1, routed)           0.268     1.939    screen/vga/b[0]
    SLICE_X65Y48         FDRE                                         r  screen/vga/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           806 Endpoints
Min Delay           806 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            movement/accelerometer/spi_master/out_buffer_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.240ns  (logic 1.435ns (15.534%)  route 7.805ns (84.466%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  reset_IBUF_inst/O
                         net (fo=21, routed)          6.437     7.392    movement/accelerometer/spi_master/reset_IBUF
    SLICE_X19Y43         LUT4 (Prop_lut4_I1_O)        0.154     7.546 r  movement/accelerometer/spi_master/counter[31]_i_1__0/O
                         net (fo=30, routed)          0.690     8.235    movement/accelerometer/spi_master/switch_txrx0
    SLICE_X19Y43         LUT6 (Prop_lut6_I0_O)        0.327     8.562 r  movement/accelerometer/spi_master/out_buffer[7]_i_1/O
                         net (fo=8, routed)           0.678     9.240    movement/accelerometer/spi_master/out_buffer0
    SLICE_X20Y43         FDRE                                         r  movement/accelerometer/spi_master/out_buffer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.576     5.059    movement/accelerometer/spi_master/clk_IBUF_BUFG
    SLICE_X20Y43         FDRE                                         r  movement/accelerometer/spi_master/out_buffer_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            movement/accelerometer/spi_master/out_buffer_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.240ns  (logic 1.435ns (15.534%)  route 7.805ns (84.466%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  reset_IBUF_inst/O
                         net (fo=21, routed)          6.437     7.392    movement/accelerometer/spi_master/reset_IBUF
    SLICE_X19Y43         LUT4 (Prop_lut4_I1_O)        0.154     7.546 r  movement/accelerometer/spi_master/counter[31]_i_1__0/O
                         net (fo=30, routed)          0.690     8.235    movement/accelerometer/spi_master/switch_txrx0
    SLICE_X19Y43         LUT6 (Prop_lut6_I0_O)        0.327     8.562 r  movement/accelerometer/spi_master/out_buffer[7]_i_1/O
                         net (fo=8, routed)           0.678     9.240    movement/accelerometer/spi_master/out_buffer0
    SLICE_X20Y43         FDRE                                         r  movement/accelerometer/spi_master/out_buffer_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.576     5.059    movement/accelerometer/spi_master/clk_IBUF_BUFG
    SLICE_X20Y43         FDRE                                         r  movement/accelerometer/spi_master/out_buffer_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            movement/accelerometer/spi_master/out_buffer_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.240ns  (logic 1.435ns (15.534%)  route 7.805ns (84.466%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  reset_IBUF_inst/O
                         net (fo=21, routed)          6.437     7.392    movement/accelerometer/spi_master/reset_IBUF
    SLICE_X19Y43         LUT4 (Prop_lut4_I1_O)        0.154     7.546 r  movement/accelerometer/spi_master/counter[31]_i_1__0/O
                         net (fo=30, routed)          0.690     8.235    movement/accelerometer/spi_master/switch_txrx0
    SLICE_X19Y43         LUT6 (Prop_lut6_I0_O)        0.327     8.562 r  movement/accelerometer/spi_master/out_buffer[7]_i_1/O
                         net (fo=8, routed)           0.678     9.240    movement/accelerometer/spi_master/out_buffer0
    SLICE_X20Y43         FDRE                                         r  movement/accelerometer/spi_master/out_buffer_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.576     5.059    movement/accelerometer/spi_master/clk_IBUF_BUFG
    SLICE_X20Y43         FDRE                                         r  movement/accelerometer/spi_master/out_buffer_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            movement/accelerometer/spi_master/out_buffer_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.051ns  (logic 1.435ns (15.859%)  route 7.616ns (84.141%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  reset_IBUF_inst/O
                         net (fo=21, routed)          6.437     7.392    movement/accelerometer/spi_master/reset_IBUF
    SLICE_X19Y43         LUT4 (Prop_lut4_I1_O)        0.154     7.546 r  movement/accelerometer/spi_master/counter[31]_i_1__0/O
                         net (fo=30, routed)          0.690     8.235    movement/accelerometer/spi_master/switch_txrx0
    SLICE_X19Y43         LUT6 (Prop_lut6_I0_O)        0.327     8.562 r  movement/accelerometer/spi_master/out_buffer[7]_i_1/O
                         net (fo=8, routed)           0.489     9.051    movement/accelerometer/spi_master/out_buffer0
    SLICE_X21Y43         FDRE                                         r  movement/accelerometer/spi_master/out_buffer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.576     5.059    movement/accelerometer/spi_master/clk_IBUF_BUFG
    SLICE_X21Y43         FDRE                                         r  movement/accelerometer/spi_master/out_buffer_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            movement/accelerometer/spi_master/out_buffer_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.051ns  (logic 1.435ns (15.859%)  route 7.616ns (84.141%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  reset_IBUF_inst/O
                         net (fo=21, routed)          6.437     7.392    movement/accelerometer/spi_master/reset_IBUF
    SLICE_X19Y43         LUT4 (Prop_lut4_I1_O)        0.154     7.546 r  movement/accelerometer/spi_master/counter[31]_i_1__0/O
                         net (fo=30, routed)          0.690     8.235    movement/accelerometer/spi_master/switch_txrx0
    SLICE_X19Y43         LUT6 (Prop_lut6_I0_O)        0.327     8.562 r  movement/accelerometer/spi_master/out_buffer[7]_i_1/O
                         net (fo=8, routed)           0.489     9.051    movement/accelerometer/spi_master/out_buffer0
    SLICE_X21Y43         FDRE                                         r  movement/accelerometer/spi_master/out_buffer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.576     5.059    movement/accelerometer/spi_master/clk_IBUF_BUFG
    SLICE_X21Y43         FDRE                                         r  movement/accelerometer/spi_master/out_buffer_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            movement/accelerometer/spi_master/out_buffer_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.051ns  (logic 1.435ns (15.859%)  route 7.616ns (84.141%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  reset_IBUF_inst/O
                         net (fo=21, routed)          6.437     7.392    movement/accelerometer/spi_master/reset_IBUF
    SLICE_X19Y43         LUT4 (Prop_lut4_I1_O)        0.154     7.546 r  movement/accelerometer/spi_master/counter[31]_i_1__0/O
                         net (fo=30, routed)          0.690     8.235    movement/accelerometer/spi_master/switch_txrx0
    SLICE_X19Y43         LUT6 (Prop_lut6_I0_O)        0.327     8.562 r  movement/accelerometer/spi_master/out_buffer[7]_i_1/O
                         net (fo=8, routed)           0.489     9.051    movement/accelerometer/spi_master/out_buffer0
    SLICE_X21Y43         FDRE                                         r  movement/accelerometer/spi_master/out_buffer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.576     5.059    movement/accelerometer/spi_master/clk_IBUF_BUFG
    SLICE_X21Y43         FDRE                                         r  movement/accelerometer/spi_master/out_buffer_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            movement/accelerometer/spi_master/out_buffer_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.051ns  (logic 1.435ns (15.859%)  route 7.616ns (84.141%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  reset_IBUF_inst/O
                         net (fo=21, routed)          6.437     7.392    movement/accelerometer/spi_master/reset_IBUF
    SLICE_X19Y43         LUT4 (Prop_lut4_I1_O)        0.154     7.546 r  movement/accelerometer/spi_master/counter[31]_i_1__0/O
                         net (fo=30, routed)          0.690     8.235    movement/accelerometer/spi_master/switch_txrx0
    SLICE_X19Y43         LUT6 (Prop_lut6_I0_O)        0.327     8.562 r  movement/accelerometer/spi_master/out_buffer[7]_i_1/O
                         net (fo=8, routed)           0.489     9.051    movement/accelerometer/spi_master/out_buffer0
    SLICE_X21Y43         FDRE                                         r  movement/accelerometer/spi_master/out_buffer_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.576     5.059    movement/accelerometer/spi_master/clk_IBUF_BUFG
    SLICE_X21Y43         FDRE                                         r  movement/accelerometer/spi_master/out_buffer_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            movement/accelerometer/spi_master/out_buffer_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.051ns  (logic 1.435ns (15.859%)  route 7.616ns (84.141%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  reset_IBUF_inst/O
                         net (fo=21, routed)          6.437     7.392    movement/accelerometer/spi_master/reset_IBUF
    SLICE_X19Y43         LUT4 (Prop_lut4_I1_O)        0.154     7.546 r  movement/accelerometer/spi_master/counter[31]_i_1__0/O
                         net (fo=30, routed)          0.690     8.235    movement/accelerometer/spi_master/switch_txrx0
    SLICE_X19Y43         LUT6 (Prop_lut6_I0_O)        0.327     8.562 r  movement/accelerometer/spi_master/out_buffer[7]_i_1/O
                         net (fo=8, routed)           0.489     9.051    movement/accelerometer/spi_master/out_buffer0
    SLICE_X21Y43         FDRE                                         r  movement/accelerometer/spi_master/out_buffer_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.576     5.059    movement/accelerometer/spi_master/clk_IBUF_BUFG
    SLICE_X21Y43         FDRE                                         r  movement/accelerometer/spi_master/out_buffer_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            movement/accelerometer/acc_x_buff_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.998ns  (logic 1.202ns (13.363%)  route 7.796ns (86.637%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  reset_IBUF_inst/O
                         net (fo=21, routed)          6.113     7.067    movement/accelerometer/reset_IBUF
    SLICE_X24Y44         LUT4 (Prop_lut4_I0_O)        0.124     7.191 f  movement/accelerometer/acc_x_buff[15]_i_2/O
                         net (fo=2, routed)           1.116     8.307    movement/accelerometer/spi_master/acc_x_buff_reg[7]
    SLICE_X24Y40         LUT6 (Prop_lut6_I3_O)        0.124     8.431 r  movement/accelerometer/spi_master/acc_x_buff[15]_i_1/O
                         net (fo=8, routed)           0.567     8.998    movement/accelerometer/spi_master_n_28
    SLICE_X22Y39         FDRE                                         r  movement/accelerometer/acc_x_buff_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.573     5.056    movement/accelerometer/clk_IBUF_BUFG
    SLICE_X22Y39         FDRE                                         r  movement/accelerometer/acc_x_buff_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            movement/accelerometer/acc_x_buff_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.998ns  (logic 1.202ns (13.363%)  route 7.796ns (86.637%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  reset_IBUF_inst/O
                         net (fo=21, routed)          6.113     7.067    movement/accelerometer/reset_IBUF
    SLICE_X24Y44         LUT4 (Prop_lut4_I0_O)        0.124     7.191 f  movement/accelerometer/acc_x_buff[15]_i_2/O
                         net (fo=2, routed)           1.116     8.307    movement/accelerometer/spi_master/acc_x_buff_reg[7]
    SLICE_X24Y40         LUT6 (Prop_lut6_I3_O)        0.124     8.431 r  movement/accelerometer/spi_master/acc_x_buff[15]_i_1/O
                         net (fo=8, routed)           0.567     8.998    movement/accelerometer/spi_master_n_28
    SLICE_X22Y39         FDRE                                         r  movement/accelerometer/acc_x_buff_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.573     5.056    movement/accelerometer/clk_IBUF_BUFG
    SLICE_X22Y39         FDRE                                         r  movement/accelerometer/acc_x_buff_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[0]
                            (internal pin)
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y7           DSP48E1                      0.000     0.000 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/acout[0,0][0]
    DSP48_X2Y8           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.742     5.504    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y8           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[10]
                            (internal pin)
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y7           DSP48E1                      0.000     0.000 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/acout[0,0][10]
    DSP48_X2Y8           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.742     5.504    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y8           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[11]
                            (internal pin)
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y7           DSP48E1                      0.000     0.000 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/acout[0,0][11]
    DSP48_X2Y8           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.742     5.504    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y8           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[12]
                            (internal pin)
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y7           DSP48E1                      0.000     0.000 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/acout[0,0][12]
    DSP48_X2Y8           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.742     5.504    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y8           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[13]
                            (internal pin)
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y7           DSP48E1                      0.000     0.000 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/acout[0,0][13]
    DSP48_X2Y8           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.742     5.504    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y8           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[14]
                            (internal pin)
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y7           DSP48E1                      0.000     0.000 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/acout[0,0][14]
    DSP48_X2Y8           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.742     5.504    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y8           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[15]
                            (internal pin)
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y7           DSP48E1                      0.000     0.000 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/acout[0,0][15]
    DSP48_X2Y8           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.742     5.504    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y8           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[16]
                            (internal pin)
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y7           DSP48E1                      0.000     0.000 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/acout[0,0][16]
    DSP48_X2Y8           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.742     5.504    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y8           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[17]
                            (internal pin)
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y7           DSP48E1                      0.000     0.000 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/acout[0,0][17]
    DSP48_X2Y8           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.742     5.504    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y8           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[18]
                            (internal pin)
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y7           DSP48E1                      0.000     0.000 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/acout[0,0][18]
    DSP48_X2Y8           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.742     5.504    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y8           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK





