#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Dec 10 13:31:38 2024
# Process ID: 1080
# Current directory: F:/01_SoC/myOLEDrgb
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30856 F:\01_SoC\myOLEDrgb\myOLEDrgb.xpr
# Log file: F:/01_SoC/myOLEDrgb/vivado.log
# Journal file: F:/01_SoC/myOLEDrgb\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/01_SoC/myOLEDrgb/myOLEDrgb.xpr
update_compile_order -fileset sources_1
open_bd_design {F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myOLEDrgb:1.0 [get_ips  design_1_myOLEDrgb_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_myOLEDrgb_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_myOLEDrgb_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_myOLEDrgb_0_0_synth_1
export_simulation -of_objects [get_files F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files -ipstatic_source_dir F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/modelsim} {questa=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/questa} {riviera=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name myOLEDrgb_v1_0_project -directory F:/01_SoC/myOLEDrgb/myOLEDrgb.tmp/myOLEDrgb_v1_0_project f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 24 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/01_SoC/ip_repo
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myOLEDrgb:1.0 [get_ips  design_1_myOLEDrgb_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_myOLEDrgb_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_myOLEDrgb_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_myOLEDrgb_0_0_synth_1
export_simulation -of_objects [get_files F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files -ipstatic_source_dir F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/modelsim} {questa=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/questa} {riviera=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
regenerate_bd_layout
create_bd_port -dir O spi_en
create_bd_port -dir I spi_busy
delete_bd_objs [get_bd_ports spi_busy]
delete_bd_objs [get_bd_nets start_1] [get_bd_ports start]
startgroup
connect_bd_net [get_bd_ports spi_en] [get_bd_pins myOLEDrgb_0/spi_en]
endgroup
create_bd_port -dir O spi_busy
startgroup
connect_bd_net [get_bd_ports spi_busy] [get_bd_pins myOLEDrgb_0/spi_busy]
endgroup
create_bd_port -dir O spi_done
startgroup
connect_bd_net [get_bd_ports spi_done] [get_bd_pins myOLEDrgb_0/spi_done]
endgroup
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
launch_sdk -workspace F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk -hwspec F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf
report_ip_status -name ip_status 
regenerate_bd_layout
validate_bd_design -force
report_ip_status -name ip_status 
reset_run impl_1
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
file copy -force F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/impl_1/design_1_wrapper.sysdef F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf

ipx::edit_ip_in_project -upgrade true -name myOLEDrgb_v1_0_project -directory F:/01_SoC/myOLEDrgb/myOLEDrgb.tmp/myOLEDrgb_v1_0_project f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property library xil_defaultlib [get_files]
ipx::merge_project_changes files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
launch_simulation
source tb_oled.tcl
run 5 ms
run all
set_property core_revision 25 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 26 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:myOLEDrgb:1.0 [get_ips  design_1_myOLEDrgb_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_myOLEDrgb_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_myOLEDrgb_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_myOLEDrgb_0_0_synth_1
export_simulation -of_objects [get_files F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files -ipstatic_source_dir F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/modelsim} {questa=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/questa} {riviera=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
ipx::edit_ip_in_project -upgrade true -name myOLEDrgb_v1_0_project -directory F:/01_SoC/myOLEDrgb/myOLEDrgb.tmp/myOLEDrgb_v1_0_project f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml
ipx::edit_ip_in_project -upgrade true -name myOLEDrgb_v1_0_project -directory F:/01_SoC/myOLEDrgb/myOLEDrgb.tmp/myOLEDrgb_v1_0_project f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml
