// Seed: 3416416309
module module_0 (
    output wor   id_0,
    output uwire id_1,
    input  wire  id_2,
    input  uwire id_3,
    input  tri0  id_4
);
  wire id_6;
endmodule
module module_1 (
    input supply0 id_0,
    output wor id_1,
    output logic id_2,
    input wor id_3,
    input wor id_4,
    input wire id_5,
    input tri0 id_6,
    input wand id_7,
    input wor id_8,
    output supply0 id_9,
    input tri1 id_10,
    input supply1 id_11,
    output tri0 id_12,
    input supply0 id_13,
    output tri id_14,
    input tri1 id_15,
    input tri1 id_16,
    output supply1 id_17,
    input wor id_18,
    input tri0 id_19
);
  always @(posedge -1 or posedge 1) id_2 <= -1'b0;
  or primCall (id_1, id_10, id_3, id_11, id_0, id_8, id_19, id_13, id_5, id_15, id_16, id_7);
  module_0 modCall_1 (
      id_14,
      id_1,
      id_6,
      id_4,
      id_6
  );
  assign modCall_1.id_1 = 0;
endmodule
