;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD -1, <-20
	JMZ 0, #-404
	ADD 210, 30
	JMZ 0, #-404
	ADD 210, 30
	MOV @-127, 100
	SLT 12, @10
	ADD <-30, 9
	MOV -1, <-20
	SUB @127, 106
	SUB @121, 103
	SUB -807, -130
	JMZ 110, 9
	SUB -207, <-120
	CMP -207, <-120
	SUB 200, @0
	SUB @-127, 100
	SUB @121, 103
	DJN -1, @-20
	SLT 20, @12
	JMZ 110, 9
	MOV @121, 106
	SUB #72, @201
	SUB -207, <-120
	SUB @-127, 100
	ADD <-30, 9
	SUB @121, 106
	SPL <121, 106
	SUB 200, @0
	CMP -207, <-120
	CMP -207, <-120
	SPL -207, @-520
	MOV -1, <-20
	DJN 110, 9
	JMN 0, #-404
	CMP @0, @2
	CMP -207, <-120
	CMP -207, <-120
	SUB 20, @52
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	ADD #270, <1
	ADD 210, 30
