
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : processorCore
Synopsys HDL compiler and linker, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @

Modified Files: 1
FID:  path (prevtimestamp, timestamp)
10       C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v (2023-09-25 19:18:47, 2023-09-25 19:19:35)

*******************************************************************
Modules that may have changed as a result of file changes: 1
MID:  lib.cell.view
11       work.loadStoreGroupDecoder.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v (2023-09-25 19:18:47, 2023-09-25 19:19:35) <-- (module definition)

*******************************************************************
Unmodified files: 24
FID:  path (timestamp)
0        C:/Users/Duncan/git/ForthCPU/constants.v (2023-09-25 18:24:55)
1        C:/Users/Duncan/git/ForthCPU/testSetup.v (2023-09-16 15:06:23)
2        C:\Users\Duncan\git\ForthCPU\addressBusController\source\addressBusController.v (2023-09-25 17:07:03)
3        C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v (2023-09-25 18:57:58)
4        C:\Users\Duncan\git\ForthCPU\alu\source\alu.v (2023-09-20 17:49:57)
5        C:\Users\Duncan\git\ForthCPU\alu\source\aluBMux.v (2023-09-23 16:51:09)
6        C:\Users\Duncan\git\ForthCPU\alu\source\aluBlock.v (2023-09-20 17:46:30)
7        C:\Users\Duncan\git\ForthCPU\alu\source\fullALU.v (2023-09-23 16:52:53)
8        C:\Users\Duncan\git\ForthCPU\alu\source\incrementer.v (2023-09-23 16:51:39)
9        C:\Users\Duncan\git\ForthCPU\constants.v (2023-09-25 18:24:55)
11       C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\programCounterGroupDecoder.v (2023-09-25 16:56:47)
12       C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v (2023-09-25 19:17:27)
13       C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v (2023-09-25 19:16:18)
14       C:\Users\Duncan\git\ForthCPU\processorCore\source\opxMultiplexer.v (2023-09-25 18:49:41)
15       C:\Users\Duncan\git\ForthCPU\processorCore\test\processorCoreTests.v (2023-09-25 19:02:27)
16       C:\Users\Duncan\git\ForthCPU\programCounter\source\programCounter.v (2023-09-22 17:29:42)
17       C:\Users\Duncan\git\ForthCPU\registerFile\source\dpram.v (2023-09-04 15:17:45)
18       C:\Users\Duncan\git\ForthCPU\registerFile\source\register_file.v (2023-09-25 18:25:04)
19       C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v (2021-08-10 09:11:08)
20       C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v (2021-08-10 09:11:08)
21       C:\lscc\diamond\3.12\synpbase\lib\vlog\hypermods.v (2021-08-10 09:07:02)
22       C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_objects.v (2021-08-10 09:07:02)
23       C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_pipes.svh (2021-08-10 09:07:02)
24       C:\lscc\diamond\3.12\synpbase\lib\vlog\umr_capim.v (2021-08-10 09:07:02)

*******************************************************************
Unchanged modules: 15
MID:  lib.cell.view
0        work.addressBusController.verilog
1        work.alu.verilog
2        work.aluBMux.verilog
3        work.aluBlock.verilog
4        work.aluGroupDecoder.verilog
5        work.core.verilog
6        work.dpram.verilog
7        work.fullALU.verilog
8        work.incrementer.verilog
9        work.instructionPhaseDecoder.verilog
10       work.jumpGroupDecoder.verilog
12       work.opxMultiplexer.verilog
13       work.processorCoreTests.verilog
14       work.programCounter.verilog
15       work.register_file.verilog
