<?xml version="1.0" encoding="UTF-8"?>
<root>
  <macros>
    <macro>
        <type>RAM32M</type>
        <cells>
            <internal>
                <name>RAMA</name>
                <type>RAMD32</type>
            </internal>
            <internal>
                <name>RAMA_D1</name>
                <type>RAMD32</type>
            </internal>
            <internal>
                <name>RAMB</name>
                <type>RAMD32</type>
            </internal>
            <internal>
                <name>RAMB_D1</name>
                <type>RAMD32</type>
            </internal>
            <internal>
                <name>RAMC</name>
                <type>RAMD32</type>
            </internal>
            <internal>
                <name>RAMC_D1</name>
                <type>RAMD32</type>
            </internal>
            <internal>
                <name>RAMD</name>
                <type>RAMS32</type>
            </internal>
            <internal>
                <name>RAMD_D1</name>
                <type>RAMS32</type>
            </internal>
        </cells>
        <pins>
            <pin>
                <name>DOA[1]</name>
                <direction>output</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>RAMA_D1/O</pinname>
                </internalConnections>
            </pin>
            <pin>
                <name>DOA[0]</name>
                <direction>output</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>RAMA/O</pinname>
                </internalConnections>
            </pin>
            <pin>
                <name>DOB[1]</name>
                <direction>output</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>RAMB_D1/O</pinname>
                </internalConnections>
            </pin>
            <pin>
                <name>DOB[0]</name>
                <direction>output</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>RAMB/O</pinname>
                </internalConnections>
            </pin>
            <pin>
                <name>DOC[1]</name>
                <direction>output</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>RAMC_D1/O</pinname>
                </internalConnections>
            </pin>
            <pin>
                <name>DOC[0]</name>
                <direction>output</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>RAMC/O</pinname>
                </internalConnections>
            </pin>
            <pin>
                <name>DOD[1]</name>
                <direction>output</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>RAMD_D1/O</pinname>
                </internalConnections>
            </pin>
            <pin>
                <name>DOD[0]</name>
                <direction>output</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>RAMD/O</pinname>
                </internalConnections>
            </pin>
            <pin>
                <name>ADDRA[4]</name>
                <direction>input</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>RAMA/RADR4</pinname>
                    <pinname>RAMA_D1/RADR4</pinname>
                </internalConnections>
            </pin>
            <pin>
                <name>ADDRA[3]</name>
                <direction>input</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>RAMA/RADR3</pinname>
                    <pinname>RAMA_D1/RADR3</pinname>
                </internalConnections>
            </pin>
            <pin>
                <name>ADDRA[2]</name>
                <direction>input</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>RAMA/RADR2</pinname>
                    <pinname>RAMA_D1/RADR2</pinname>
                </internalConnections>
            </pin>
            <pin>
                <name>ADDRA[1]</name>
                <direction>input</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>RAMA/RADR1</pinname>
                    <pinname>RAMA_D1/RADR1</pinname>
                </internalConnections>
            </pin>
            <pin>
                <name>ADDRA[0]</name>
                <direction>input</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>RAMA/RADR0</pinname>
                    <pinname>RAMA_D1/RADR0</pinname>
                </internalConnections>
            </pin>
            <pin>
                <name>ADDRB[4]</name>
                <direction>input</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>RAMB/RADR4</pinname>
                    <pinname>RAMB_D1/RADR4</pinname>
                </internalConnections>
            </pin>
            <pin>
                <name>ADDRB[3]</name>
                <direction>input</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>RAMB/RADR3</pinname>
                    <pinname>RAMB_D1/RADR3</pinname>
                </internalConnections>
            </pin>
            <pin>
                <name>ADDRB[2]</name>
                <direction>input</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>RAMB/RADR2</pinname>
                    <pinname>RAMB_D1/RADR2</pinname>
                </internalConnections>
            </pin>
            <pin>
                <name>ADDRB[1]</name>
                <direction>input</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>RAMB/RADR1</pinname>
                    <pinname>RAMB_D1/RADR1</pinname>
                </internalConnections>
            </pin>
            <pin>
                <name>ADDRB[0]</name>
                <direction>input</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>RAMB/RADR0</pinname>
                    <pinname>RAMB_D1/RADR0</pinname>
                </internalConnections>
            </pin>
            <pin>
                <name>ADDRC[4]</name>
                <direction>input</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>RAMC/RADR4</pinname>
                    <pinname>RAMC_D1/RADR4</pinname>
                </internalConnections>
            </pin>
            <pin>
                <name>ADDRC[3]</name>
                <direction>input</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>RAMC/RADR3</pinname>
                    <pinname>RAMC_D1/RADR3</pinname>
                </internalConnections>
            </pin>
            <pin>
                <name>ADDRC[2]</name>
                <direction>input</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>RAMC/RADR2</pinname>
                    <pinname>RAMC_D1/RADR2</pinname>
                </internalConnections>
            </pin>
            <pin>
                <name>ADDRC[1]</name>
                <direction>input</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>RAMC/RADR1</pinname>
                    <pinname>RAMC_D1/RADR1</pinname>
                </internalConnections>
            </pin>
            <pin>
                <name>ADDRC[0]</name>
                <direction>input</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>RAMC/RADR0</pinname>
                    <pinname>RAMC_D1/RADR0</pinname>
                </internalConnections>
            </pin>
            <pin>
                <name>ADDRD[4]</name>
                <direction>input</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>RAMD/ADR4</pinname>
                    <pinname>RAMD_D1/ADR4</pinname>
                    <pinname>RAMA/WADR4</pinname>
                    <pinname>RAMA_D1/WADR4</pinname>
                    <pinname>RAMB/WADR4</pinname>
                    <pinname>RAMB_D1/WADR4</pinname>
                    <pinname>RAMC/WADR4</pinname>
                    <pinname>RAMC_D1/WADR4</pinname>
                </internalConnections>
            </pin>
            <pin>
                <name>ADDRD[3]</name>
                <direction>input</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>RAMD/ADR3</pinname>
                    <pinname>RAMD_D1/ADR3</pinname>
                    <pinname>RAMA/WADR3</pinname>
                    <pinname>RAMA_D1/WADR3</pinname>
                    <pinname>RAMB/WADR3</pinname>
                    <pinname>RAMB_D1/WADR3</pinname>
                    <pinname>RAMC/WADR3</pinname>
                    <pinname>RAMC_D1/WADR3</pinname>
                </internalConnections>
            </pin>
            <pin>
                <name>ADDRD[2]</name>
                <direction>input</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>RAMD/ADR2</pinname>
                    <pinname>RAMD_D1/ADR2</pinname>
                    <pinname>RAMA/WADR2</pinname>
                    <pinname>RAMA_D1/WADR2</pinname>
                    <pinname>RAMB/WADR2</pinname>
                    <pinname>RAMB_D1/WADR2</pinname>
                    <pinname>RAMC/WADR2</pinname>
                    <pinname>RAMC_D1/WADR2</pinname>
                </internalConnections>
            </pin>
            <pin>
                <name>ADDRD[1]</name>
                <direction>input</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>RAMD/ADR1</pinname>
                    <pinname>RAMD_D1/ADR1</pinname>
                    <pinname>RAMA/WADR1</pinname>
                    <pinname>RAMA_D1/WADR1</pinname>
                    <pinname>RAMB/WADR1</pinname>
                    <pinname>RAMB_D1/WADR1</pinname>
                    <pinname>RAMC/WADR1</pinname>
                    <pinname>RAMC_D1/WADR1</pinname>
                </internalConnections>
            </pin>
            <pin>
                <name>ADDRD[0]</name>
                <direction>input</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>RAMD/ADR0</pinname>
                    <pinname>RAMD_D1/ADR0</pinname>
                    <pinname>RAMA/WADR0</pinname>
                    <pinname>RAMA_D1/WADR0</pinname>
                    <pinname>RAMB/WADR0</pinname>
                    <pinname>RAMB_D1/WADR0</pinname>
                    <pinname>RAMC/WADR0</pinname>
                    <pinname>RAMC_D1/WADR0</pinname>
                </internalConnections>
            </pin>
            <pin>
                <name>DIA[1]</name>
                <direction>input</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>RAMA_D1/I</pinname>
                </internalConnections>
            </pin>
            <pin>
                <name>DIA[0]</name>
                <direction>input</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>RAMA/I</pinname>
                </internalConnections>
            </pin>
            <pin>
                <name>DIB[1]</name>
                <direction>input</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>RAMB_D1/I</pinname>
                </internalConnections>
            </pin>
            <pin>
                <name>DIB[0]</name>
                <direction>input</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>RAMB/I</pinname>
                </internalConnections>
            </pin>
            <pin>
                <name>DIC[1]</name>
                <direction>input</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>RAMC_D1/I</pinname>
                </internalConnections>
            </pin>
            <pin>
                <name>DIC[0]</name>
                <direction>input</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>RAMC/I</pinname>
                </internalConnections>
            </pin>
            <pin>
                <name>DID[1]</name>
                <direction>input</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>RAMD_D1/I</pinname>
                </internalConnections>
            </pin>
            <pin>
                <name>DID[0]</name>
                <direction>input</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>RAMD/I</pinname>
                </internalConnections>
            </pin>
            <pin>
                <name>WCLK</name>
                <direction>input</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>RAMA/CLK</pinname>
                    <pinname>RAMA_D1/CLK</pinname>
                    <pinname>RAMB/CLK</pinname>
                    <pinname>RAMB_D1/CLK</pinname>
                    <pinname>RAMC/CLK</pinname>
                    <pinname>RAMC_D1/CLK</pinname>
                    <pinname>RAMD/CLK</pinname>
                    <pinname>RAMD_D1/CLK</pinname>
                </internalConnections>
            </pin>
            <pin>
                <name>WE</name>
                <direction>input</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>RAMA/WE</pinname>
                    <pinname>RAMA_D1/WE</pinname>
                    <pinname>RAMB/WE</pinname>
                    <pinname>RAMB_D1/WE</pinname>
                    <pinname>RAMC/WE</pinname>
                    <pinname>RAMC_D1/WE</pinname>
                    <pinname>RAMD/WE</pinname>
                    <pinname>RAMD_D1/WE</pinname>
                </internalConnections>
            </pin>
        </pins>
    </macro>
  </macros>
</root>
