// Seed: 2761244387
module module_0 (
    input uwire id_0,
    input tri1 id_1,
    output wor id_2,
    input tri1 id_3,
    input wire id_4,
    input supply1 id_5,
    input tri1 id_6,
    input tri id_7
);
  genvar id_9;
  id_10(
      id_6, id_4, 1, 1
  );
  generate
    wire id_11;
    wire id_12;
  endgenerate
  wire id_13 = id_12;
  always_ff id_2 = 1;
endmodule
module module_1 (
    input wor id_0,
    input tri id_1,
    output wand id_2,
    input uwire id_3,
    input supply0 id_4,
    input supply0 id_5,
    input supply1 id_6,
    input supply0 id_7,
    output supply0 id_8,
    input wor id_9,
    input wand id_10,
    input supply1 id_11,
    input tri1 id_12,
    output uwire id_13,
    output wand id_14,
    output tri1 id_15,
    input wor id_16,
    output uwire id_17
);
  module_0 modCall_1 (
      id_4,
      id_16,
      id_17,
      id_4,
      id_4,
      id_3,
      id_4,
      id_10
  );
endmodule
