$date
	Mon Sep  9 11:35:47 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module comparator_tb $end
$var wire 1 ! G $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$var reg 1 % D $end
$var reg 1 & E $end
$var reg 1 ' F $end
$scope module uut $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 % D $end
$var wire 1 & E $end
$var wire 1 ' F $end
$var wire 1 ! G $end
$var wire 1 ( W0 $end
$var wire 1 ) W1 $end
$var wire 1 * W2 $end
$var wire 1 + W3 $end
$var wire 1 , W4 $end
$var wire 1 - W5 $end
$var wire 1 . W6 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#1
1!
1+
1'
#2
0+
1)
0'
1&
#3
1+
1,
1'
#4
0+
0)
0,
1(
0'
0&
1%
#5
1+
1-
1'
#6
0+
0-
1)
1*
0'
1&
#7
1+
1,
1-
1.
1'
#8
0!
0+
0)
0,
0(
0*
0-
0.
0'
0&
0%
1$
#9
1'
#10
1!
1)
0'
1&
#11
1'
#12
0)
1(
0'
0&
1%
#13
1'
#14
1)
1*
0'
1&
#15
1'
#16
0!
0)
0(
0*
0'
0&
0%
0$
1#
#17
1'
#18
0'
1&
#19
1!
1,
1'
#20
0,
1(
0'
0&
1%
#21
1'
#22
0'
1&
#23
1,
1.
1'
#24
0!
0,
0(
0.
0'
0&
0%
1$
#25
1'
#26
0'
1&
#27
1'
#28
1!
1(
0'
0&
1%
#29
1'
#30
0'
1&
#31
1'
#32
0!
0(
0'
0&
0%
0$
0#
1"
#33
1'
#34
0'
1&
#35
1'
#36
0'
0&
1%
#37
1-
1'
#38
1!
0-
1*
0'
1&
#39
1-
1.
1'
#40
0!
0*
0-
0.
0'
0&
0%
1$
#41
1'
#42
0'
1&
#43
1'
#44
0'
0&
1%
#45
1'
#46
1!
1*
0'
1&
#47
1'
#48
0!
0*
0'
0&
0%
0$
1#
#49
1'
#50
0'
1&
#51
1'
#52
0'
0&
1%
#53
1'
#54
0'
1&
#55
1!
1.
1'
#56
0!
0.
0'
0&
0%
1$
#57
1'
#58
0'
1&
#59
1'
#60
0'
0&
1%
#61
1'
#62
0'
1&
#63
1'
#64
