
ledcube_ver1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003904  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000108  08003a10  08003a10  00004a10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003b18  08003b18  00005068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08003b18  08003b18  00005068  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08003b18  08003b18  00005068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003b18  08003b18  00004b18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003b1c  08003b1c  00004b1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08003b20  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000314  20000068  08003b88  00005068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000037c  08003b88  0000537c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00005068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f074  00000000  00000000  00005091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002529  00000000  00000000  00014105  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001008  00000000  00000000  00016630  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c85  00000000  00000000  00017638  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019695  00000000  00000000  000182bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011a53  00000000  00000000  00031952  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00092f48  00000000  00000000  000433a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d62ed  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004ce4  00000000  00000000  000d6330  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  000db014  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000068 	.word	0x20000068
 8000128:	00000000 	.word	0x00000000
 800012c:	080039f8 	.word	0x080039f8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000006c 	.word	0x2000006c
 8000148:	080039f8 	.word	0x080039f8

0800014c <cube_clear>:
    HAL_GPIO_WritePin(port, pin, LAYER_ACTIVE_HIGH ? GPIO_PIN_SET : GPIO_PIN_RESET);
}

// ========== Xoá khối ==========
static void cube_clear(void)
{
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
    for (int z = 0; z < 8; z++)
 8000152:	2300      	movs	r3, #0
 8000154:	607b      	str	r3, [r7, #4]
 8000156:	e013      	b.n	8000180 <cube_clear+0x34>
        for (int y = 0; y < 8; y++)
 8000158:	2300      	movs	r3, #0
 800015a:	603b      	str	r3, [r7, #0]
 800015c:	e00a      	b.n	8000174 <cube_clear+0x28>
            cube[z][y] = 0x00;
 800015e:	4a0d      	ldr	r2, [pc, #52]	@ (8000194 <cube_clear+0x48>)
 8000160:	687b      	ldr	r3, [r7, #4]
 8000162:	00db      	lsls	r3, r3, #3
 8000164:	441a      	add	r2, r3
 8000166:	683b      	ldr	r3, [r7, #0]
 8000168:	4413      	add	r3, r2
 800016a:	2200      	movs	r2, #0
 800016c:	701a      	strb	r2, [r3, #0]
        for (int y = 0; y < 8; y++)
 800016e:	683b      	ldr	r3, [r7, #0]
 8000170:	3301      	adds	r3, #1
 8000172:	603b      	str	r3, [r7, #0]
 8000174:	683b      	ldr	r3, [r7, #0]
 8000176:	2b07      	cmp	r3, #7
 8000178:	ddf1      	ble.n	800015e <cube_clear+0x12>
    for (int z = 0; z < 8; z++)
 800017a:	687b      	ldr	r3, [r7, #4]
 800017c:	3301      	adds	r3, #1
 800017e:	607b      	str	r3, [r7, #4]
 8000180:	687b      	ldr	r3, [r7, #4]
 8000182:	2b07      	cmp	r3, #7
 8000184:	dde8      	ble.n	8000158 <cube_clear+0xc>
}
 8000186:	bf00      	nop
 8000188:	bf00      	nop
 800018a:	370c      	adds	r7, #12
 800018c:	46bd      	mov	sp, r7
 800018e:	bc80      	pop	{r7}
 8000190:	4770      	bx	lr
 8000192:	bf00      	nop
 8000194:	200001e0 	.word	0x200001e0

08000198 <effect_columns_layer_tick>:
static uint8_t  colIdx = 0;         // 0..63
static uint32_t lastStepTick = 0;

// Gọi lặp trong while(1): chạy trên 1 tầng z
void effect_columns_layer_tick(uint8_t z, uint32_t step_ms)
{
 8000198:	b580      	push	{r7, lr}
 800019a:	b084      	sub	sp, #16
 800019c:	af00      	add	r7, sp, #0
 800019e:	4603      	mov	r3, r0
 80001a0:	6039      	str	r1, [r7, #0]
 80001a2:	71fb      	strb	r3, [r7, #7]
  uint32_t now = HAL_GetTick();
 80001a4:	f000 fd38 	bl	8000c18 <HAL_GetTick>
 80001a8:	60f8      	str	r0, [r7, #12]
  if (now - lastStepTick < step_ms) return;
 80001aa:	4b17      	ldr	r3, [pc, #92]	@ (8000208 <effect_columns_layer_tick+0x70>)
 80001ac:	681b      	ldr	r3, [r3, #0]
 80001ae:	68fa      	ldr	r2, [r7, #12]
 80001b0:	1ad3      	subs	r3, r2, r3
 80001b2:	683a      	ldr	r2, [r7, #0]
 80001b4:	429a      	cmp	r2, r3
 80001b6:	d822      	bhi.n	80001fe <effect_columns_layer_tick+0x66>
  lastStepTick = now;
 80001b8:	4a13      	ldr	r2, [pc, #76]	@ (8000208 <effect_columns_layer_tick+0x70>)
 80001ba:	68fb      	ldr	r3, [r7, #12]
 80001bc:	6013      	str	r3, [r2, #0]

  // Tính y, x từ chỉ số cột 0..63
  uint8_t y = colIdx / 8;
 80001be:	4b13      	ldr	r3, [pc, #76]	@ (800020c <effect_columns_layer_tick+0x74>)
 80001c0:	781b      	ldrb	r3, [r3, #0]
 80001c2:	08db      	lsrs	r3, r3, #3
 80001c4:	72fb      	strb	r3, [r7, #11]
  uint8_t x = colIdx % 8;
 80001c6:	4b11      	ldr	r3, [pc, #68]	@ (800020c <effect_columns_layer_tick+0x74>)
 80001c8:	781b      	ldrb	r3, [r3, #0]
 80001ca:	f003 0307 	and.w	r3, r3, #7
 80001ce:	72bb      	strb	r3, [r7, #10]

  // Vẽ
//  plane_clear(z);
  cube[z][y] = (uint8_t)(1u << x);
 80001d0:	7abb      	ldrb	r3, [r7, #10]
 80001d2:	2201      	movs	r2, #1
 80001d4:	fa02 f103 	lsl.w	r1, r2, r3
 80001d8:	79fa      	ldrb	r2, [r7, #7]
 80001da:	7afb      	ldrb	r3, [r7, #11]
 80001dc:	b2c8      	uxtb	r0, r1
 80001de:	490c      	ldr	r1, [pc, #48]	@ (8000210 <effect_columns_layer_tick+0x78>)
 80001e0:	00d2      	lsls	r2, r2, #3
 80001e2:	440a      	add	r2, r1
 80001e4:	4413      	add	r3, r2
 80001e6:	4602      	mov	r2, r0
 80001e8:	701a      	strb	r2, [r3, #0]

  // Next
  colIdx = (uint8_t)((colIdx + 1) & 0x3F); // %64
 80001ea:	4b08      	ldr	r3, [pc, #32]	@ (800020c <effect_columns_layer_tick+0x74>)
 80001ec:	781b      	ldrb	r3, [r3, #0]
 80001ee:	3301      	adds	r3, #1
 80001f0:	b2db      	uxtb	r3, r3
 80001f2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80001f6:	b2da      	uxtb	r2, r3
 80001f8:	4b04      	ldr	r3, [pc, #16]	@ (800020c <effect_columns_layer_tick+0x74>)
 80001fa:	701a      	strb	r2, [r3, #0]
 80001fc:	e000      	b.n	8000200 <effect_columns_layer_tick+0x68>
  if (now - lastStepTick < step_ms) return;
 80001fe:	bf00      	nop
}
 8000200:	3710      	adds	r7, #16
 8000202:	46bd      	mov	sp, r7
 8000204:	bd80      	pop	{r7, pc}
 8000206:	bf00      	nop
 8000208:	20000224 	.word	0x20000224
 800020c:	20000220 	.word	0x20000220
 8000210:	200001e0 	.word	0x200001e0

08000214 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000214:	b580      	push	{r7, lr}
 8000216:	b082      	sub	sp, #8
 8000218:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800021a:	f000 fca5 	bl	8000b68 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800021e:	f000 f833 	bl	8000288 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000222:	f000 f995 	bl	8000550 <MX_GPIO_Init>
  MX_DMA_Init();
 8000226:	f000 f975 	bl	8000514 <MX_DMA_Init>
  MX_ADC1_Init();
 800022a:	f000 f889 	bl	8000340 <MX_ADC1_Init>
  MX_SPI1_Init();
 800022e:	f000 f8c5 	bl	80003bc <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8000232:	f000 f945 	bl	80004c0 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000236:	f000 f8f7 	bl	8000428 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  // Nếu dùng PB3/PB4 làm GPIO, tắt JTAG (giữ SWD):
    __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800023a:	4b11      	ldr	r3, [pc, #68]	@ (8000280 <main+0x6c>)
 800023c:	685b      	ldr	r3, [r3, #4]
 800023e:	607b      	str	r3, [r7, #4]
 8000240:	687b      	ldr	r3, [r7, #4]
 8000242:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000246:	607b      	str	r3, [r7, #4]
 8000248:	687b      	ldr	r3, [r7, #4]
 800024a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800024e:	607b      	str	r3, [r7, #4]
 8000250:	4a0b      	ldr	r2, [pc, #44]	@ (8000280 <main+0x6c>)
 8000252:	687b      	ldr	r3, [r7, #4]
 8000254:	6053      	str	r3, [r2, #4]

    // Seed random (đơn giản)
    srand( (unsigned)HAL_GetTick() ^ 0xA5A5u );
 8000256:	f000 fcdf 	bl	8000c18 <HAL_GetTick>
 800025a:	4603      	mov	r3, r0
 800025c:	f483 4325 	eor.w	r3, r3, #42240	@ 0xa500
 8000260:	f083 03a5 	eor.w	r3, r3, #165	@ 0xa5
 8000264:	4618      	mov	r0, r3
 8000266:	f002 fbf1 	bl	8002a4c <srand>

    cube_clear();
 800026a:	f7ff ff6f 	bl	800014c <cube_clear>

    // Bật timer quét tầng
    HAL_TIM_Base_Start_IT(&htim2);
 800026e:	4805      	ldr	r0, [pc, #20]	@ (8000284 <main+0x70>)
 8000270:	f002 f892 	bl	8002398 <HAL_TIM_Base_Start_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  effect_columns_layer_tick(0, 100);   // chạy trên z=0, mỗi 100 ms sang 1 cột
 8000274:	2164      	movs	r1, #100	@ 0x64
 8000276:	2000      	movs	r0, #0
 8000278:	f7ff ff8e 	bl	8000198 <effect_columns_layer_tick>
 800027c:	e7fa      	b.n	8000274 <main+0x60>
 800027e:	bf00      	nop
 8000280:	40010000 	.word	0x40010000
 8000284:	20000150 	.word	0x20000150

08000288 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000288:	b580      	push	{r7, lr}
 800028a:	b094      	sub	sp, #80	@ 0x50
 800028c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800028e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000292:	2228      	movs	r2, #40	@ 0x28
 8000294:	2100      	movs	r1, #0
 8000296:	4618      	mov	r0, r3
 8000298:	f002 fd0b 	bl	8002cb2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800029c:	f107 0314 	add.w	r3, r7, #20
 80002a0:	2200      	movs	r2, #0
 80002a2:	601a      	str	r2, [r3, #0]
 80002a4:	605a      	str	r2, [r3, #4]
 80002a6:	609a      	str	r2, [r3, #8]
 80002a8:	60da      	str	r2, [r3, #12]
 80002aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80002ac:	1d3b      	adds	r3, r7, #4
 80002ae:	2200      	movs	r2, #0
 80002b0:	601a      	str	r2, [r3, #0]
 80002b2:	605a      	str	r2, [r3, #4]
 80002b4:	609a      	str	r2, [r3, #8]
 80002b6:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80002b8:	2301      	movs	r3, #1
 80002ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80002bc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80002c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80002c2:	2300      	movs	r3, #0
 80002c4:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002c6:	2301      	movs	r3, #1
 80002c8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002ca:	2302      	movs	r3, #2
 80002cc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80002ce:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80002d2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80002d4:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80002d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002da:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80002de:	4618      	mov	r0, r3
 80002e0:	f001 fac0 	bl	8001864 <HAL_RCC_OscConfig>
 80002e4:	4603      	mov	r3, r0
 80002e6:	2b00      	cmp	r3, #0
 80002e8:	d001      	beq.n	80002ee <SystemClock_Config+0x66>
  {
    Error_Handler();
 80002ea:	f000 f9c9 	bl	8000680 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002ee:	230f      	movs	r3, #15
 80002f0:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002f2:	2302      	movs	r3, #2
 80002f4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002f6:	2300      	movs	r3, #0
 80002f8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80002fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80002fe:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000300:	2300      	movs	r3, #0
 8000302:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000304:	f107 0314 	add.w	r3, r7, #20
 8000308:	2102      	movs	r1, #2
 800030a:	4618      	mov	r0, r3
 800030c:	f001 fd2c 	bl	8001d68 <HAL_RCC_ClockConfig>
 8000310:	4603      	mov	r3, r0
 8000312:	2b00      	cmp	r3, #0
 8000314:	d001      	beq.n	800031a <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000316:	f000 f9b3 	bl	8000680 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800031a:	2302      	movs	r3, #2
 800031c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800031e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000322:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000324:	1d3b      	adds	r3, r7, #4
 8000326:	4618      	mov	r0, r3
 8000328:	f001 feac 	bl	8002084 <HAL_RCCEx_PeriphCLKConfig>
 800032c:	4603      	mov	r3, r0
 800032e:	2b00      	cmp	r3, #0
 8000330:	d001      	beq.n	8000336 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000332:	f000 f9a5 	bl	8000680 <Error_Handler>
  }
}
 8000336:	bf00      	nop
 8000338:	3750      	adds	r7, #80	@ 0x50
 800033a:	46bd      	mov	sp, r7
 800033c:	bd80      	pop	{r7, pc}
	...

08000340 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000340:	b580      	push	{r7, lr}
 8000342:	b084      	sub	sp, #16
 8000344:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000346:	1d3b      	adds	r3, r7, #4
 8000348:	2200      	movs	r2, #0
 800034a:	601a      	str	r2, [r3, #0]
 800034c:	605a      	str	r2, [r3, #4]
 800034e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000350:	4b18      	ldr	r3, [pc, #96]	@ (80003b4 <MX_ADC1_Init+0x74>)
 8000352:	4a19      	ldr	r2, [pc, #100]	@ (80003b8 <MX_ADC1_Init+0x78>)
 8000354:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000356:	4b17      	ldr	r3, [pc, #92]	@ (80003b4 <MX_ADC1_Init+0x74>)
 8000358:	2200      	movs	r2, #0
 800035a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800035c:	4b15      	ldr	r3, [pc, #84]	@ (80003b4 <MX_ADC1_Init+0x74>)
 800035e:	2201      	movs	r2, #1
 8000360:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000362:	4b14      	ldr	r3, [pc, #80]	@ (80003b4 <MX_ADC1_Init+0x74>)
 8000364:	2200      	movs	r2, #0
 8000366:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000368:	4b12      	ldr	r3, [pc, #72]	@ (80003b4 <MX_ADC1_Init+0x74>)
 800036a:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 800036e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000370:	4b10      	ldr	r3, [pc, #64]	@ (80003b4 <MX_ADC1_Init+0x74>)
 8000372:	2200      	movs	r2, #0
 8000374:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000376:	4b0f      	ldr	r3, [pc, #60]	@ (80003b4 <MX_ADC1_Init+0x74>)
 8000378:	2201      	movs	r2, #1
 800037a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800037c:	480d      	ldr	r0, [pc, #52]	@ (80003b4 <MX_ADC1_Init+0x74>)
 800037e:	f000 fc55 	bl	8000c2c <HAL_ADC_Init>
 8000382:	4603      	mov	r3, r0
 8000384:	2b00      	cmp	r3, #0
 8000386:	d001      	beq.n	800038c <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000388:	f000 f97a 	bl	8000680 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800038c:	2300      	movs	r3, #0
 800038e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000390:	2301      	movs	r3, #1
 8000392:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000394:	2300      	movs	r3, #0
 8000396:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000398:	1d3b      	adds	r3, r7, #4
 800039a:	4619      	mov	r1, r3
 800039c:	4805      	ldr	r0, [pc, #20]	@ (80003b4 <MX_ADC1_Init+0x74>)
 800039e:	f000 fd1d 	bl	8000ddc <HAL_ADC_ConfigChannel>
 80003a2:	4603      	mov	r3, r0
 80003a4:	2b00      	cmp	r3, #0
 80003a6:	d001      	beq.n	80003ac <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80003a8:	f000 f96a 	bl	8000680 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80003ac:	bf00      	nop
 80003ae:	3710      	adds	r7, #16
 80003b0:	46bd      	mov	sp, r7
 80003b2:	bd80      	pop	{r7, pc}
 80003b4:	20000084 	.word	0x20000084
 80003b8:	40012400 	.word	0x40012400

080003bc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80003bc:	b580      	push	{r7, lr}
 80003be:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80003c0:	4b17      	ldr	r3, [pc, #92]	@ (8000420 <MX_SPI1_Init+0x64>)
 80003c2:	4a18      	ldr	r2, [pc, #96]	@ (8000424 <MX_SPI1_Init+0x68>)
 80003c4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80003c6:	4b16      	ldr	r3, [pc, #88]	@ (8000420 <MX_SPI1_Init+0x64>)
 80003c8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80003cc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80003ce:	4b14      	ldr	r3, [pc, #80]	@ (8000420 <MX_SPI1_Init+0x64>)
 80003d0:	2200      	movs	r2, #0
 80003d2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80003d4:	4b12      	ldr	r3, [pc, #72]	@ (8000420 <MX_SPI1_Init+0x64>)
 80003d6:	2200      	movs	r2, #0
 80003d8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80003da:	4b11      	ldr	r3, [pc, #68]	@ (8000420 <MX_SPI1_Init+0x64>)
 80003dc:	2200      	movs	r2, #0
 80003de:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80003e0:	4b0f      	ldr	r3, [pc, #60]	@ (8000420 <MX_SPI1_Init+0x64>)
 80003e2:	2200      	movs	r2, #0
 80003e4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80003e6:	4b0e      	ldr	r3, [pc, #56]	@ (8000420 <MX_SPI1_Init+0x64>)
 80003e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80003ec:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80003ee:	4b0c      	ldr	r3, [pc, #48]	@ (8000420 <MX_SPI1_Init+0x64>)
 80003f0:	2218      	movs	r2, #24
 80003f2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80003f4:	4b0a      	ldr	r3, [pc, #40]	@ (8000420 <MX_SPI1_Init+0x64>)
 80003f6:	2200      	movs	r2, #0
 80003f8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80003fa:	4b09      	ldr	r3, [pc, #36]	@ (8000420 <MX_SPI1_Init+0x64>)
 80003fc:	2200      	movs	r2, #0
 80003fe:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000400:	4b07      	ldr	r3, [pc, #28]	@ (8000420 <MX_SPI1_Init+0x64>)
 8000402:	2200      	movs	r2, #0
 8000404:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000406:	4b06      	ldr	r3, [pc, #24]	@ (8000420 <MX_SPI1_Init+0x64>)
 8000408:	220a      	movs	r2, #10
 800040a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800040c:	4804      	ldr	r0, [pc, #16]	@ (8000420 <MX_SPI1_Init+0x64>)
 800040e:	f001 feef 	bl	80021f0 <HAL_SPI_Init>
 8000412:	4603      	mov	r3, r0
 8000414:	2b00      	cmp	r3, #0
 8000416:	d001      	beq.n	800041c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000418:	f000 f932 	bl	8000680 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800041c:	bf00      	nop
 800041e:	bd80      	pop	{r7, pc}
 8000420:	200000f8 	.word	0x200000f8
 8000424:	40013000 	.word	0x40013000

08000428 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000428:	b580      	push	{r7, lr}
 800042a:	b086      	sub	sp, #24
 800042c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800042e:	f107 0308 	add.w	r3, r7, #8
 8000432:	2200      	movs	r2, #0
 8000434:	601a      	str	r2, [r3, #0]
 8000436:	605a      	str	r2, [r3, #4]
 8000438:	609a      	str	r2, [r3, #8]
 800043a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800043c:	463b      	mov	r3, r7
 800043e:	2200      	movs	r2, #0
 8000440:	601a      	str	r2, [r3, #0]
 8000442:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000444:	4b1d      	ldr	r3, [pc, #116]	@ (80004bc <MX_TIM2_Init+0x94>)
 8000446:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800044a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7199;
 800044c:	4b1b      	ldr	r3, [pc, #108]	@ (80004bc <MX_TIM2_Init+0x94>)
 800044e:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8000452:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000454:	4b19      	ldr	r3, [pc, #100]	@ (80004bc <MX_TIM2_Init+0x94>)
 8000456:	2200      	movs	r2, #0
 8000458:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 800045a:	4b18      	ldr	r3, [pc, #96]	@ (80004bc <MX_TIM2_Init+0x94>)
 800045c:	2209      	movs	r2, #9
 800045e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000460:	4b16      	ldr	r3, [pc, #88]	@ (80004bc <MX_TIM2_Init+0x94>)
 8000462:	2200      	movs	r2, #0
 8000464:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000466:	4b15      	ldr	r3, [pc, #84]	@ (80004bc <MX_TIM2_Init+0x94>)
 8000468:	2200      	movs	r2, #0
 800046a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800046c:	4813      	ldr	r0, [pc, #76]	@ (80004bc <MX_TIM2_Init+0x94>)
 800046e:	f001 ff43 	bl	80022f8 <HAL_TIM_Base_Init>
 8000472:	4603      	mov	r3, r0
 8000474:	2b00      	cmp	r3, #0
 8000476:	d001      	beq.n	800047c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000478:	f000 f902 	bl	8000680 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800047c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000480:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000482:	f107 0308 	add.w	r3, r7, #8
 8000486:	4619      	mov	r1, r3
 8000488:	480c      	ldr	r0, [pc, #48]	@ (80004bc <MX_TIM2_Init+0x94>)
 800048a:	f001 ffd7 	bl	800243c <HAL_TIM_ConfigClockSource>
 800048e:	4603      	mov	r3, r0
 8000490:	2b00      	cmp	r3, #0
 8000492:	d001      	beq.n	8000498 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000494:	f000 f8f4 	bl	8000680 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000498:	2300      	movs	r3, #0
 800049a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800049c:	2300      	movs	r3, #0
 800049e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80004a0:	463b      	mov	r3, r7
 80004a2:	4619      	mov	r1, r3
 80004a4:	4805      	ldr	r0, [pc, #20]	@ (80004bc <MX_TIM2_Init+0x94>)
 80004a6:	f002 f995 	bl	80027d4 <HAL_TIMEx_MasterConfigSynchronization>
 80004aa:	4603      	mov	r3, r0
 80004ac:	2b00      	cmp	r3, #0
 80004ae:	d001      	beq.n	80004b4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80004b0:	f000 f8e6 	bl	8000680 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80004b4:	bf00      	nop
 80004b6:	3718      	adds	r7, #24
 80004b8:	46bd      	mov	sp, r7
 80004ba:	bd80      	pop	{r7, pc}
 80004bc:	20000150 	.word	0x20000150

080004c0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80004c4:	4b11      	ldr	r3, [pc, #68]	@ (800050c <MX_USART2_UART_Init+0x4c>)
 80004c6:	4a12      	ldr	r2, [pc, #72]	@ (8000510 <MX_USART2_UART_Init+0x50>)
 80004c8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80004ca:	4b10      	ldr	r3, [pc, #64]	@ (800050c <MX_USART2_UART_Init+0x4c>)
 80004cc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80004d0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80004d2:	4b0e      	ldr	r3, [pc, #56]	@ (800050c <MX_USART2_UART_Init+0x4c>)
 80004d4:	2200      	movs	r2, #0
 80004d6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80004d8:	4b0c      	ldr	r3, [pc, #48]	@ (800050c <MX_USART2_UART_Init+0x4c>)
 80004da:	2200      	movs	r2, #0
 80004dc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80004de:	4b0b      	ldr	r3, [pc, #44]	@ (800050c <MX_USART2_UART_Init+0x4c>)
 80004e0:	2200      	movs	r2, #0
 80004e2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80004e4:	4b09      	ldr	r3, [pc, #36]	@ (800050c <MX_USART2_UART_Init+0x4c>)
 80004e6:	220c      	movs	r2, #12
 80004e8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80004ea:	4b08      	ldr	r3, [pc, #32]	@ (800050c <MX_USART2_UART_Init+0x4c>)
 80004ec:	2200      	movs	r2, #0
 80004ee:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80004f0:	4b06      	ldr	r3, [pc, #24]	@ (800050c <MX_USART2_UART_Init+0x4c>)
 80004f2:	2200      	movs	r2, #0
 80004f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80004f6:	4805      	ldr	r0, [pc, #20]	@ (800050c <MX_USART2_UART_Init+0x4c>)
 80004f8:	f002 f9ca 	bl	8002890 <HAL_UART_Init>
 80004fc:	4603      	mov	r3, r0
 80004fe:	2b00      	cmp	r3, #0
 8000500:	d001      	beq.n	8000506 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000502:	f000 f8bd 	bl	8000680 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000506:	bf00      	nop
 8000508:	bd80      	pop	{r7, pc}
 800050a:	bf00      	nop
 800050c:	20000198 	.word	0x20000198
 8000510:	40004400 	.word	0x40004400

08000514 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000514:	b580      	push	{r7, lr}
 8000516:	b082      	sub	sp, #8
 8000518:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800051a:	4b0c      	ldr	r3, [pc, #48]	@ (800054c <MX_DMA_Init+0x38>)
 800051c:	695b      	ldr	r3, [r3, #20]
 800051e:	4a0b      	ldr	r2, [pc, #44]	@ (800054c <MX_DMA_Init+0x38>)
 8000520:	f043 0301 	orr.w	r3, r3, #1
 8000524:	6153      	str	r3, [r2, #20]
 8000526:	4b09      	ldr	r3, [pc, #36]	@ (800054c <MX_DMA_Init+0x38>)
 8000528:	695b      	ldr	r3, [r3, #20]
 800052a:	f003 0301 	and.w	r3, r3, #1
 800052e:	607b      	str	r3, [r7, #4]
 8000530:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000532:	2200      	movs	r2, #0
 8000534:	2100      	movs	r1, #0
 8000536:	200b      	movs	r0, #11
 8000538:	f000 fe61 	bl	80011fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800053c:	200b      	movs	r0, #11
 800053e:	f000 fe7a 	bl	8001236 <HAL_NVIC_EnableIRQ>

}
 8000542:	bf00      	nop
 8000544:	3708      	adds	r7, #8
 8000546:	46bd      	mov	sp, r7
 8000548:	bd80      	pop	{r7, pc}
 800054a:	bf00      	nop
 800054c:	40021000 	.word	0x40021000

08000550 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000550:	b580      	push	{r7, lr}
 8000552:	b088      	sub	sp, #32
 8000554:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000556:	f107 0310 	add.w	r3, r7, #16
 800055a:	2200      	movs	r2, #0
 800055c:	601a      	str	r2, [r3, #0]
 800055e:	605a      	str	r2, [r3, #4]
 8000560:	609a      	str	r2, [r3, #8]
 8000562:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000564:	4b42      	ldr	r3, [pc, #264]	@ (8000670 <MX_GPIO_Init+0x120>)
 8000566:	699b      	ldr	r3, [r3, #24]
 8000568:	4a41      	ldr	r2, [pc, #260]	@ (8000670 <MX_GPIO_Init+0x120>)
 800056a:	f043 0310 	orr.w	r3, r3, #16
 800056e:	6193      	str	r3, [r2, #24]
 8000570:	4b3f      	ldr	r3, [pc, #252]	@ (8000670 <MX_GPIO_Init+0x120>)
 8000572:	699b      	ldr	r3, [r3, #24]
 8000574:	f003 0310 	and.w	r3, r3, #16
 8000578:	60fb      	str	r3, [r7, #12]
 800057a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800057c:	4b3c      	ldr	r3, [pc, #240]	@ (8000670 <MX_GPIO_Init+0x120>)
 800057e:	699b      	ldr	r3, [r3, #24]
 8000580:	4a3b      	ldr	r2, [pc, #236]	@ (8000670 <MX_GPIO_Init+0x120>)
 8000582:	f043 0320 	orr.w	r3, r3, #32
 8000586:	6193      	str	r3, [r2, #24]
 8000588:	4b39      	ldr	r3, [pc, #228]	@ (8000670 <MX_GPIO_Init+0x120>)
 800058a:	699b      	ldr	r3, [r3, #24]
 800058c:	f003 0320 	and.w	r3, r3, #32
 8000590:	60bb      	str	r3, [r7, #8]
 8000592:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000594:	4b36      	ldr	r3, [pc, #216]	@ (8000670 <MX_GPIO_Init+0x120>)
 8000596:	699b      	ldr	r3, [r3, #24]
 8000598:	4a35      	ldr	r2, [pc, #212]	@ (8000670 <MX_GPIO_Init+0x120>)
 800059a:	f043 0304 	orr.w	r3, r3, #4
 800059e:	6193      	str	r3, [r2, #24]
 80005a0:	4b33      	ldr	r3, [pc, #204]	@ (8000670 <MX_GPIO_Init+0x120>)
 80005a2:	699b      	ldr	r3, [r3, #24]
 80005a4:	f003 0304 	and.w	r3, r3, #4
 80005a8:	607b      	str	r3, [r7, #4]
 80005aa:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005ac:	4b30      	ldr	r3, [pc, #192]	@ (8000670 <MX_GPIO_Init+0x120>)
 80005ae:	699b      	ldr	r3, [r3, #24]
 80005b0:	4a2f      	ldr	r2, [pc, #188]	@ (8000670 <MX_GPIO_Init+0x120>)
 80005b2:	f043 0308 	orr.w	r3, r3, #8
 80005b6:	6193      	str	r3, [r2, #24]
 80005b8:	4b2d      	ldr	r3, [pc, #180]	@ (8000670 <MX_GPIO_Init+0x120>)
 80005ba:	699b      	ldr	r3, [r3, #24]
 80005bc:	f003 0308 	and.w	r3, r3, #8
 80005c0:	603b      	str	r3, [r7, #0]
 80005c2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80005c4:	2200      	movs	r2, #0
 80005c6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80005ca:	482a      	ldr	r0, [pc, #168]	@ (8000674 <MX_GPIO_Init+0x124>)
 80005cc:	f001 f932 	bl	8001834 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Latch_GPIO_Port, Latch_Pin, GPIO_PIN_RESET);
 80005d0:	2200      	movs	r2, #0
 80005d2:	2110      	movs	r1, #16
 80005d4:	4828      	ldr	r0, [pc, #160]	@ (8000678 <MX_GPIO_Init+0x128>)
 80005d6:	f001 f92d 	bl	8001834 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, GPIO_PIN_SET);
 80005da:	2201      	movs	r2, #1
 80005dc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80005e0:	4825      	ldr	r0, [pc, #148]	@ (8000678 <MX_GPIO_Init+0x128>)
 80005e2:	f001 f927 	bl	8001834 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, R2_Pin|R3_Pin|R4_Pin|R5_Pin
 80005e6:	2201      	movs	r2, #1
 80005e8:	f44f 717e 	mov.w	r1, #1016	@ 0x3f8
 80005ec:	4823      	ldr	r0, [pc, #140]	@ (800067c <MX_GPIO_Init+0x12c>)
 80005ee:	f001 f921 	bl	8001834 <HAL_GPIO_WritePin>
                          |R6_Pin|R7_Pin|R8_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80005f2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80005f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005f8:	2301      	movs	r3, #1
 80005fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005fc:	2300      	movs	r3, #0
 80005fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000600:	2302      	movs	r3, #2
 8000602:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000604:	f107 0310 	add.w	r3, r7, #16
 8000608:	4619      	mov	r1, r3
 800060a:	481a      	ldr	r0, [pc, #104]	@ (8000674 <MX_GPIO_Init+0x124>)
 800060c:	f000 ff8e 	bl	800152c <HAL_GPIO_Init>

  /*Configure GPIO pin : Latch_Pin */
  GPIO_InitStruct.Pin = Latch_Pin;
 8000610:	2310      	movs	r3, #16
 8000612:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000614:	2301      	movs	r3, #1
 8000616:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000618:	2300      	movs	r3, #0
 800061a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800061c:	2302      	movs	r3, #2
 800061e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Latch_GPIO_Port, &GPIO_InitStruct);
 8000620:	f107 0310 	add.w	r3, r7, #16
 8000624:	4619      	mov	r1, r3
 8000626:	4814      	ldr	r0, [pc, #80]	@ (8000678 <MX_GPIO_Init+0x128>)
 8000628:	f000 ff80 	bl	800152c <HAL_GPIO_Init>

  /*Configure GPIO pin : R1_Pin */
  GPIO_InitStruct.Pin = R1_Pin;
 800062c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000630:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000632:	2301      	movs	r3, #1
 8000634:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000636:	2300      	movs	r3, #0
 8000638:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800063a:	2301      	movs	r3, #1
 800063c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(R1_GPIO_Port, &GPIO_InitStruct);
 800063e:	f107 0310 	add.w	r3, r7, #16
 8000642:	4619      	mov	r1, r3
 8000644:	480c      	ldr	r0, [pc, #48]	@ (8000678 <MX_GPIO_Init+0x128>)
 8000646:	f000 ff71 	bl	800152c <HAL_GPIO_Init>

  /*Configure GPIO pins : R2_Pin R3_Pin R4_Pin R5_Pin
                           R6_Pin R7_Pin R8_Pin */
  GPIO_InitStruct.Pin = R2_Pin|R3_Pin|R4_Pin|R5_Pin
 800064a:	f44f 737e 	mov.w	r3, #1016	@ 0x3f8
 800064e:	613b      	str	r3, [r7, #16]
                          |R6_Pin|R7_Pin|R8_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000650:	2301      	movs	r3, #1
 8000652:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000654:	2300      	movs	r3, #0
 8000656:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000658:	2301      	movs	r3, #1
 800065a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800065c:	f107 0310 	add.w	r3, r7, #16
 8000660:	4619      	mov	r1, r3
 8000662:	4806      	ldr	r0, [pc, #24]	@ (800067c <MX_GPIO_Init+0x12c>)
 8000664:	f000 ff62 	bl	800152c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000668:	bf00      	nop
 800066a:	3720      	adds	r7, #32
 800066c:	46bd      	mov	sp, r7
 800066e:	bd80      	pop	{r7, pc}
 8000670:	40021000 	.word	0x40021000
 8000674:	40011000 	.word	0x40011000
 8000678:	40010800 	.word	0x40010800
 800067c:	40010c00 	.word	0x40010c00

08000680 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000680:	b480      	push	{r7}
 8000682:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000684:	b672      	cpsid	i
}
 8000686:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000688:	bf00      	nop
 800068a:	e7fd      	b.n	8000688 <Error_Handler+0x8>

0800068c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800068c:	b480      	push	{r7}
 800068e:	b085      	sub	sp, #20
 8000690:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000692:	4b15      	ldr	r3, [pc, #84]	@ (80006e8 <HAL_MspInit+0x5c>)
 8000694:	699b      	ldr	r3, [r3, #24]
 8000696:	4a14      	ldr	r2, [pc, #80]	@ (80006e8 <HAL_MspInit+0x5c>)
 8000698:	f043 0301 	orr.w	r3, r3, #1
 800069c:	6193      	str	r3, [r2, #24]
 800069e:	4b12      	ldr	r3, [pc, #72]	@ (80006e8 <HAL_MspInit+0x5c>)
 80006a0:	699b      	ldr	r3, [r3, #24]
 80006a2:	f003 0301 	and.w	r3, r3, #1
 80006a6:	60bb      	str	r3, [r7, #8]
 80006a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006aa:	4b0f      	ldr	r3, [pc, #60]	@ (80006e8 <HAL_MspInit+0x5c>)
 80006ac:	69db      	ldr	r3, [r3, #28]
 80006ae:	4a0e      	ldr	r2, [pc, #56]	@ (80006e8 <HAL_MspInit+0x5c>)
 80006b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006b4:	61d3      	str	r3, [r2, #28]
 80006b6:	4b0c      	ldr	r3, [pc, #48]	@ (80006e8 <HAL_MspInit+0x5c>)
 80006b8:	69db      	ldr	r3, [r3, #28]
 80006ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006be:	607b      	str	r3, [r7, #4]
 80006c0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80006c2:	4b0a      	ldr	r3, [pc, #40]	@ (80006ec <HAL_MspInit+0x60>)
 80006c4:	685b      	ldr	r3, [r3, #4]
 80006c6:	60fb      	str	r3, [r7, #12]
 80006c8:	68fb      	ldr	r3, [r7, #12]
 80006ca:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80006ce:	60fb      	str	r3, [r7, #12]
 80006d0:	68fb      	ldr	r3, [r7, #12]
 80006d2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80006d6:	60fb      	str	r3, [r7, #12]
 80006d8:	4a04      	ldr	r2, [pc, #16]	@ (80006ec <HAL_MspInit+0x60>)
 80006da:	68fb      	ldr	r3, [r7, #12]
 80006dc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006de:	bf00      	nop
 80006e0:	3714      	adds	r7, #20
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bc80      	pop	{r7}
 80006e6:	4770      	bx	lr
 80006e8:	40021000 	.word	0x40021000
 80006ec:	40010000 	.word	0x40010000

080006f0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b088      	sub	sp, #32
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006f8:	f107 0310 	add.w	r3, r7, #16
 80006fc:	2200      	movs	r2, #0
 80006fe:	601a      	str	r2, [r3, #0]
 8000700:	605a      	str	r2, [r3, #4]
 8000702:	609a      	str	r2, [r3, #8]
 8000704:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	4a28      	ldr	r2, [pc, #160]	@ (80007ac <HAL_ADC_MspInit+0xbc>)
 800070c:	4293      	cmp	r3, r2
 800070e:	d149      	bne.n	80007a4 <HAL_ADC_MspInit+0xb4>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000710:	4b27      	ldr	r3, [pc, #156]	@ (80007b0 <HAL_ADC_MspInit+0xc0>)
 8000712:	699b      	ldr	r3, [r3, #24]
 8000714:	4a26      	ldr	r2, [pc, #152]	@ (80007b0 <HAL_ADC_MspInit+0xc0>)
 8000716:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800071a:	6193      	str	r3, [r2, #24]
 800071c:	4b24      	ldr	r3, [pc, #144]	@ (80007b0 <HAL_ADC_MspInit+0xc0>)
 800071e:	699b      	ldr	r3, [r3, #24]
 8000720:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000724:	60fb      	str	r3, [r7, #12]
 8000726:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000728:	4b21      	ldr	r3, [pc, #132]	@ (80007b0 <HAL_ADC_MspInit+0xc0>)
 800072a:	699b      	ldr	r3, [r3, #24]
 800072c:	4a20      	ldr	r2, [pc, #128]	@ (80007b0 <HAL_ADC_MspInit+0xc0>)
 800072e:	f043 0304 	orr.w	r3, r3, #4
 8000732:	6193      	str	r3, [r2, #24]
 8000734:	4b1e      	ldr	r3, [pc, #120]	@ (80007b0 <HAL_ADC_MspInit+0xc0>)
 8000736:	699b      	ldr	r3, [r3, #24]
 8000738:	f003 0304 	and.w	r3, r3, #4
 800073c:	60bb      	str	r3, [r7, #8]
 800073e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000740:	2301      	movs	r3, #1
 8000742:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000744:	2303      	movs	r3, #3
 8000746:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000748:	f107 0310 	add.w	r3, r7, #16
 800074c:	4619      	mov	r1, r3
 800074e:	4819      	ldr	r0, [pc, #100]	@ (80007b4 <HAL_ADC_MspInit+0xc4>)
 8000750:	f000 feec 	bl	800152c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000754:	4b18      	ldr	r3, [pc, #96]	@ (80007b8 <HAL_ADC_MspInit+0xc8>)
 8000756:	4a19      	ldr	r2, [pc, #100]	@ (80007bc <HAL_ADC_MspInit+0xcc>)
 8000758:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800075a:	4b17      	ldr	r3, [pc, #92]	@ (80007b8 <HAL_ADC_MspInit+0xc8>)
 800075c:	2200      	movs	r2, #0
 800075e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000760:	4b15      	ldr	r3, [pc, #84]	@ (80007b8 <HAL_ADC_MspInit+0xc8>)
 8000762:	2200      	movs	r2, #0
 8000764:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000766:	4b14      	ldr	r3, [pc, #80]	@ (80007b8 <HAL_ADC_MspInit+0xc8>)
 8000768:	2280      	movs	r2, #128	@ 0x80
 800076a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800076c:	4b12      	ldr	r3, [pc, #72]	@ (80007b8 <HAL_ADC_MspInit+0xc8>)
 800076e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000772:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000774:	4b10      	ldr	r3, [pc, #64]	@ (80007b8 <HAL_ADC_MspInit+0xc8>)
 8000776:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800077a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800077c:	4b0e      	ldr	r3, [pc, #56]	@ (80007b8 <HAL_ADC_MspInit+0xc8>)
 800077e:	2220      	movs	r2, #32
 8000780:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000782:	4b0d      	ldr	r3, [pc, #52]	@ (80007b8 <HAL_ADC_MspInit+0xc8>)
 8000784:	2200      	movs	r2, #0
 8000786:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000788:	480b      	ldr	r0, [pc, #44]	@ (80007b8 <HAL_ADC_MspInit+0xc8>)
 800078a:	f000 fd6f 	bl	800126c <HAL_DMA_Init>
 800078e:	4603      	mov	r3, r0
 8000790:	2b00      	cmp	r3, #0
 8000792:	d001      	beq.n	8000798 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8000794:	f7ff ff74 	bl	8000680 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	4a07      	ldr	r2, [pc, #28]	@ (80007b8 <HAL_ADC_MspInit+0xc8>)
 800079c:	621a      	str	r2, [r3, #32]
 800079e:	4a06      	ldr	r2, [pc, #24]	@ (80007b8 <HAL_ADC_MspInit+0xc8>)
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80007a4:	bf00      	nop
 80007a6:	3720      	adds	r7, #32
 80007a8:	46bd      	mov	sp, r7
 80007aa:	bd80      	pop	{r7, pc}
 80007ac:	40012400 	.word	0x40012400
 80007b0:	40021000 	.word	0x40021000
 80007b4:	40010800 	.word	0x40010800
 80007b8:	200000b4 	.word	0x200000b4
 80007bc:	40020008 	.word	0x40020008

080007c0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b088      	sub	sp, #32
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007c8:	f107 0310 	add.w	r3, r7, #16
 80007cc:	2200      	movs	r2, #0
 80007ce:	601a      	str	r2, [r3, #0]
 80007d0:	605a      	str	r2, [r3, #4]
 80007d2:	609a      	str	r2, [r3, #8]
 80007d4:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	4a1b      	ldr	r2, [pc, #108]	@ (8000848 <HAL_SPI_MspInit+0x88>)
 80007dc:	4293      	cmp	r3, r2
 80007de:	d12f      	bne.n	8000840 <HAL_SPI_MspInit+0x80>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80007e0:	4b1a      	ldr	r3, [pc, #104]	@ (800084c <HAL_SPI_MspInit+0x8c>)
 80007e2:	699b      	ldr	r3, [r3, #24]
 80007e4:	4a19      	ldr	r2, [pc, #100]	@ (800084c <HAL_SPI_MspInit+0x8c>)
 80007e6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80007ea:	6193      	str	r3, [r2, #24]
 80007ec:	4b17      	ldr	r3, [pc, #92]	@ (800084c <HAL_SPI_MspInit+0x8c>)
 80007ee:	699b      	ldr	r3, [r3, #24]
 80007f0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80007f4:	60fb      	str	r3, [r7, #12]
 80007f6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007f8:	4b14      	ldr	r3, [pc, #80]	@ (800084c <HAL_SPI_MspInit+0x8c>)
 80007fa:	699b      	ldr	r3, [r3, #24]
 80007fc:	4a13      	ldr	r2, [pc, #76]	@ (800084c <HAL_SPI_MspInit+0x8c>)
 80007fe:	f043 0304 	orr.w	r3, r3, #4
 8000802:	6193      	str	r3, [r2, #24]
 8000804:	4b11      	ldr	r3, [pc, #68]	@ (800084c <HAL_SPI_MspInit+0x8c>)
 8000806:	699b      	ldr	r3, [r3, #24]
 8000808:	f003 0304 	and.w	r3, r3, #4
 800080c:	60bb      	str	r3, [r7, #8]
 800080e:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000810:	23a0      	movs	r3, #160	@ 0xa0
 8000812:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000814:	2302      	movs	r3, #2
 8000816:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000818:	2303      	movs	r3, #3
 800081a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800081c:	f107 0310 	add.w	r3, r7, #16
 8000820:	4619      	mov	r1, r3
 8000822:	480b      	ldr	r0, [pc, #44]	@ (8000850 <HAL_SPI_MspInit+0x90>)
 8000824:	f000 fe82 	bl	800152c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000828:	2340      	movs	r3, #64	@ 0x40
 800082a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800082c:	2300      	movs	r3, #0
 800082e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000830:	2300      	movs	r3, #0
 8000832:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000834:	f107 0310 	add.w	r3, r7, #16
 8000838:	4619      	mov	r1, r3
 800083a:	4805      	ldr	r0, [pc, #20]	@ (8000850 <HAL_SPI_MspInit+0x90>)
 800083c:	f000 fe76 	bl	800152c <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000840:	bf00      	nop
 8000842:	3720      	adds	r7, #32
 8000844:	46bd      	mov	sp, r7
 8000846:	bd80      	pop	{r7, pc}
 8000848:	40013000 	.word	0x40013000
 800084c:	40021000 	.word	0x40021000
 8000850:	40010800 	.word	0x40010800

08000854 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000854:	b480      	push	{r7}
 8000856:	b085      	sub	sp, #20
 8000858:	af00      	add	r7, sp, #0
 800085a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000864:	d10b      	bne.n	800087e <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000866:	4b08      	ldr	r3, [pc, #32]	@ (8000888 <HAL_TIM_Base_MspInit+0x34>)
 8000868:	69db      	ldr	r3, [r3, #28]
 800086a:	4a07      	ldr	r2, [pc, #28]	@ (8000888 <HAL_TIM_Base_MspInit+0x34>)
 800086c:	f043 0301 	orr.w	r3, r3, #1
 8000870:	61d3      	str	r3, [r2, #28]
 8000872:	4b05      	ldr	r3, [pc, #20]	@ (8000888 <HAL_TIM_Base_MspInit+0x34>)
 8000874:	69db      	ldr	r3, [r3, #28]
 8000876:	f003 0301 	and.w	r3, r3, #1
 800087a:	60fb      	str	r3, [r7, #12]
 800087c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 800087e:	bf00      	nop
 8000880:	3714      	adds	r7, #20
 8000882:	46bd      	mov	sp, r7
 8000884:	bc80      	pop	{r7}
 8000886:	4770      	bx	lr
 8000888:	40021000 	.word	0x40021000

0800088c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b088      	sub	sp, #32
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000894:	f107 0310 	add.w	r3, r7, #16
 8000898:	2200      	movs	r2, #0
 800089a:	601a      	str	r2, [r3, #0]
 800089c:	605a      	str	r2, [r3, #4]
 800089e:	609a      	str	r2, [r3, #8]
 80008a0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	4a1b      	ldr	r2, [pc, #108]	@ (8000914 <HAL_UART_MspInit+0x88>)
 80008a8:	4293      	cmp	r3, r2
 80008aa:	d12f      	bne.n	800090c <HAL_UART_MspInit+0x80>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80008ac:	4b1a      	ldr	r3, [pc, #104]	@ (8000918 <HAL_UART_MspInit+0x8c>)
 80008ae:	69db      	ldr	r3, [r3, #28]
 80008b0:	4a19      	ldr	r2, [pc, #100]	@ (8000918 <HAL_UART_MspInit+0x8c>)
 80008b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80008b6:	61d3      	str	r3, [r2, #28]
 80008b8:	4b17      	ldr	r3, [pc, #92]	@ (8000918 <HAL_UART_MspInit+0x8c>)
 80008ba:	69db      	ldr	r3, [r3, #28]
 80008bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80008c0:	60fb      	str	r3, [r7, #12]
 80008c2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008c4:	4b14      	ldr	r3, [pc, #80]	@ (8000918 <HAL_UART_MspInit+0x8c>)
 80008c6:	699b      	ldr	r3, [r3, #24]
 80008c8:	4a13      	ldr	r2, [pc, #76]	@ (8000918 <HAL_UART_MspInit+0x8c>)
 80008ca:	f043 0304 	orr.w	r3, r3, #4
 80008ce:	6193      	str	r3, [r2, #24]
 80008d0:	4b11      	ldr	r3, [pc, #68]	@ (8000918 <HAL_UART_MspInit+0x8c>)
 80008d2:	699b      	ldr	r3, [r3, #24]
 80008d4:	f003 0304 	and.w	r3, r3, #4
 80008d8:	60bb      	str	r3, [r7, #8]
 80008da:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80008dc:	2304      	movs	r3, #4
 80008de:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008e0:	2302      	movs	r3, #2
 80008e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80008e4:	2303      	movs	r3, #3
 80008e6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008e8:	f107 0310 	add.w	r3, r7, #16
 80008ec:	4619      	mov	r1, r3
 80008ee:	480b      	ldr	r0, [pc, #44]	@ (800091c <HAL_UART_MspInit+0x90>)
 80008f0:	f000 fe1c 	bl	800152c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80008f4:	2308      	movs	r3, #8
 80008f6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008f8:	2300      	movs	r3, #0
 80008fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008fc:	2300      	movs	r3, #0
 80008fe:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000900:	f107 0310 	add.w	r3, r7, #16
 8000904:	4619      	mov	r1, r3
 8000906:	4805      	ldr	r0, [pc, #20]	@ (800091c <HAL_UART_MspInit+0x90>)
 8000908:	f000 fe10 	bl	800152c <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800090c:	bf00      	nop
 800090e:	3720      	adds	r7, #32
 8000910:	46bd      	mov	sp, r7
 8000912:	bd80      	pop	{r7, pc}
 8000914:	40004400 	.word	0x40004400
 8000918:	40021000 	.word	0x40021000
 800091c:	40010800 	.word	0x40010800

08000920 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000920:	b480      	push	{r7}
 8000922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000924:	bf00      	nop
 8000926:	e7fd      	b.n	8000924 <NMI_Handler+0x4>

08000928 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000928:	b480      	push	{r7}
 800092a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800092c:	bf00      	nop
 800092e:	e7fd      	b.n	800092c <HardFault_Handler+0x4>

08000930 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000930:	b480      	push	{r7}
 8000932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000934:	bf00      	nop
 8000936:	e7fd      	b.n	8000934 <MemManage_Handler+0x4>

08000938 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000938:	b480      	push	{r7}
 800093a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800093c:	bf00      	nop
 800093e:	e7fd      	b.n	800093c <BusFault_Handler+0x4>

08000940 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000940:	b480      	push	{r7}
 8000942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000944:	bf00      	nop
 8000946:	e7fd      	b.n	8000944 <UsageFault_Handler+0x4>

08000948 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000948:	b480      	push	{r7}
 800094a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800094c:	bf00      	nop
 800094e:	46bd      	mov	sp, r7
 8000950:	bc80      	pop	{r7}
 8000952:	4770      	bx	lr

08000954 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000954:	b480      	push	{r7}
 8000956:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000958:	bf00      	nop
 800095a:	46bd      	mov	sp, r7
 800095c:	bc80      	pop	{r7}
 800095e:	4770      	bx	lr

08000960 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000960:	b480      	push	{r7}
 8000962:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000964:	bf00      	nop
 8000966:	46bd      	mov	sp, r7
 8000968:	bc80      	pop	{r7}
 800096a:	4770      	bx	lr

0800096c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000970:	f000 f940 	bl	8000bf4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000974:	bf00      	nop
 8000976:	bd80      	pop	{r7, pc}

08000978 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800097c:	4802      	ldr	r0, [pc, #8]	@ (8000988 <DMA1_Channel1_IRQHandler+0x10>)
 800097e:	f000 fccf 	bl	8001320 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000982:	bf00      	nop
 8000984:	bd80      	pop	{r7, pc}
 8000986:	bf00      	nop
 8000988:	200000b4 	.word	0x200000b4

0800098c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800098c:	b480      	push	{r7}
 800098e:	af00      	add	r7, sp, #0
  return 1;
 8000990:	2301      	movs	r3, #1
}
 8000992:	4618      	mov	r0, r3
 8000994:	46bd      	mov	sp, r7
 8000996:	bc80      	pop	{r7}
 8000998:	4770      	bx	lr

0800099a <_kill>:

int _kill(int pid, int sig)
{
 800099a:	b580      	push	{r7, lr}
 800099c:	b082      	sub	sp, #8
 800099e:	af00      	add	r7, sp, #0
 80009a0:	6078      	str	r0, [r7, #4]
 80009a2:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80009a4:	f002 f9d4 	bl	8002d50 <__errno>
 80009a8:	4603      	mov	r3, r0
 80009aa:	2216      	movs	r2, #22
 80009ac:	601a      	str	r2, [r3, #0]
  return -1;
 80009ae:	f04f 33ff 	mov.w	r3, #4294967295
}
 80009b2:	4618      	mov	r0, r3
 80009b4:	3708      	adds	r7, #8
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}

080009ba <_exit>:

void _exit (int status)
{
 80009ba:	b580      	push	{r7, lr}
 80009bc:	b082      	sub	sp, #8
 80009be:	af00      	add	r7, sp, #0
 80009c0:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80009c2:	f04f 31ff 	mov.w	r1, #4294967295
 80009c6:	6878      	ldr	r0, [r7, #4]
 80009c8:	f7ff ffe7 	bl	800099a <_kill>
  while (1) {}    /* Make sure we hang here */
 80009cc:	bf00      	nop
 80009ce:	e7fd      	b.n	80009cc <_exit+0x12>

080009d0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b086      	sub	sp, #24
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	60f8      	str	r0, [r7, #12]
 80009d8:	60b9      	str	r1, [r7, #8]
 80009da:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009dc:	2300      	movs	r3, #0
 80009de:	617b      	str	r3, [r7, #20]
 80009e0:	e00a      	b.n	80009f8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80009e2:	f3af 8000 	nop.w
 80009e6:	4601      	mov	r1, r0
 80009e8:	68bb      	ldr	r3, [r7, #8]
 80009ea:	1c5a      	adds	r2, r3, #1
 80009ec:	60ba      	str	r2, [r7, #8]
 80009ee:	b2ca      	uxtb	r2, r1
 80009f0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009f2:	697b      	ldr	r3, [r7, #20]
 80009f4:	3301      	adds	r3, #1
 80009f6:	617b      	str	r3, [r7, #20]
 80009f8:	697a      	ldr	r2, [r7, #20]
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	429a      	cmp	r2, r3
 80009fe:	dbf0      	blt.n	80009e2 <_read+0x12>
  }

  return len;
 8000a00:	687b      	ldr	r3, [r7, #4]
}
 8000a02:	4618      	mov	r0, r3
 8000a04:	3718      	adds	r7, #24
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bd80      	pop	{r7, pc}

08000a0a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000a0a:	b580      	push	{r7, lr}
 8000a0c:	b086      	sub	sp, #24
 8000a0e:	af00      	add	r7, sp, #0
 8000a10:	60f8      	str	r0, [r7, #12]
 8000a12:	60b9      	str	r1, [r7, #8]
 8000a14:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a16:	2300      	movs	r3, #0
 8000a18:	617b      	str	r3, [r7, #20]
 8000a1a:	e009      	b.n	8000a30 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000a1c:	68bb      	ldr	r3, [r7, #8]
 8000a1e:	1c5a      	adds	r2, r3, #1
 8000a20:	60ba      	str	r2, [r7, #8]
 8000a22:	781b      	ldrb	r3, [r3, #0]
 8000a24:	4618      	mov	r0, r3
 8000a26:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a2a:	697b      	ldr	r3, [r7, #20]
 8000a2c:	3301      	adds	r3, #1
 8000a2e:	617b      	str	r3, [r7, #20]
 8000a30:	697a      	ldr	r2, [r7, #20]
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	429a      	cmp	r2, r3
 8000a36:	dbf1      	blt.n	8000a1c <_write+0x12>
  }
  return len;
 8000a38:	687b      	ldr	r3, [r7, #4]
}
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	3718      	adds	r7, #24
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	bd80      	pop	{r7, pc}

08000a42 <_close>:

int _close(int file)
{
 8000a42:	b480      	push	{r7}
 8000a44:	b083      	sub	sp, #12
 8000a46:	af00      	add	r7, sp, #0
 8000a48:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000a4a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a4e:	4618      	mov	r0, r3
 8000a50:	370c      	adds	r7, #12
 8000a52:	46bd      	mov	sp, r7
 8000a54:	bc80      	pop	{r7}
 8000a56:	4770      	bx	lr

08000a58 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a58:	b480      	push	{r7}
 8000a5a:	b083      	sub	sp, #12
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	6078      	str	r0, [r7, #4]
 8000a60:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000a62:	683b      	ldr	r3, [r7, #0]
 8000a64:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000a68:	605a      	str	r2, [r3, #4]
  return 0;
 8000a6a:	2300      	movs	r3, #0
}
 8000a6c:	4618      	mov	r0, r3
 8000a6e:	370c      	adds	r7, #12
 8000a70:	46bd      	mov	sp, r7
 8000a72:	bc80      	pop	{r7}
 8000a74:	4770      	bx	lr

08000a76 <_isatty>:

int _isatty(int file)
{
 8000a76:	b480      	push	{r7}
 8000a78:	b083      	sub	sp, #12
 8000a7a:	af00      	add	r7, sp, #0
 8000a7c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000a7e:	2301      	movs	r3, #1
}
 8000a80:	4618      	mov	r0, r3
 8000a82:	370c      	adds	r7, #12
 8000a84:	46bd      	mov	sp, r7
 8000a86:	bc80      	pop	{r7}
 8000a88:	4770      	bx	lr

08000a8a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a8a:	b480      	push	{r7}
 8000a8c:	b085      	sub	sp, #20
 8000a8e:	af00      	add	r7, sp, #0
 8000a90:	60f8      	str	r0, [r7, #12]
 8000a92:	60b9      	str	r1, [r7, #8]
 8000a94:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000a96:	2300      	movs	r3, #0
}
 8000a98:	4618      	mov	r0, r3
 8000a9a:	3714      	adds	r7, #20
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	bc80      	pop	{r7}
 8000aa0:	4770      	bx	lr
	...

08000aa4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b086      	sub	sp, #24
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000aac:	4a14      	ldr	r2, [pc, #80]	@ (8000b00 <_sbrk+0x5c>)
 8000aae:	4b15      	ldr	r3, [pc, #84]	@ (8000b04 <_sbrk+0x60>)
 8000ab0:	1ad3      	subs	r3, r2, r3
 8000ab2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ab4:	697b      	ldr	r3, [r7, #20]
 8000ab6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ab8:	4b13      	ldr	r3, [pc, #76]	@ (8000b08 <_sbrk+0x64>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d102      	bne.n	8000ac6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ac0:	4b11      	ldr	r3, [pc, #68]	@ (8000b08 <_sbrk+0x64>)
 8000ac2:	4a12      	ldr	r2, [pc, #72]	@ (8000b0c <_sbrk+0x68>)
 8000ac4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ac6:	4b10      	ldr	r3, [pc, #64]	@ (8000b08 <_sbrk+0x64>)
 8000ac8:	681a      	ldr	r2, [r3, #0]
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	4413      	add	r3, r2
 8000ace:	693a      	ldr	r2, [r7, #16]
 8000ad0:	429a      	cmp	r2, r3
 8000ad2:	d207      	bcs.n	8000ae4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ad4:	f002 f93c 	bl	8002d50 <__errno>
 8000ad8:	4603      	mov	r3, r0
 8000ada:	220c      	movs	r2, #12
 8000adc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ade:	f04f 33ff 	mov.w	r3, #4294967295
 8000ae2:	e009      	b.n	8000af8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ae4:	4b08      	ldr	r3, [pc, #32]	@ (8000b08 <_sbrk+0x64>)
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000aea:	4b07      	ldr	r3, [pc, #28]	@ (8000b08 <_sbrk+0x64>)
 8000aec:	681a      	ldr	r2, [r3, #0]
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	4413      	add	r3, r2
 8000af2:	4a05      	ldr	r2, [pc, #20]	@ (8000b08 <_sbrk+0x64>)
 8000af4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000af6:	68fb      	ldr	r3, [r7, #12]
}
 8000af8:	4618      	mov	r0, r3
 8000afa:	3718      	adds	r7, #24
 8000afc:	46bd      	mov	sp, r7
 8000afe:	bd80      	pop	{r7, pc}
 8000b00:	20005000 	.word	0x20005000
 8000b04:	00000400 	.word	0x00000400
 8000b08:	20000228 	.word	0x20000228
 8000b0c:	20000380 	.word	0x20000380

08000b10 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000b10:	b480      	push	{r7}
 8000b12:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b14:	bf00      	nop
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bc80      	pop	{r7}
 8000b1a:	4770      	bx	lr

08000b1c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000b1c:	f7ff fff8 	bl	8000b10 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b20:	480b      	ldr	r0, [pc, #44]	@ (8000b50 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000b22:	490c      	ldr	r1, [pc, #48]	@ (8000b54 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000b24:	4a0c      	ldr	r2, [pc, #48]	@ (8000b58 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000b26:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b28:	e002      	b.n	8000b30 <LoopCopyDataInit>

08000b2a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b2a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b2c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b2e:	3304      	adds	r3, #4

08000b30 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b30:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b32:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b34:	d3f9      	bcc.n	8000b2a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b36:	4a09      	ldr	r2, [pc, #36]	@ (8000b5c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000b38:	4c09      	ldr	r4, [pc, #36]	@ (8000b60 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000b3a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b3c:	e001      	b.n	8000b42 <LoopFillZerobss>

08000b3e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b3e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b40:	3204      	adds	r2, #4

08000b42 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b42:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b44:	d3fb      	bcc.n	8000b3e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b46:	f002 f909 	bl	8002d5c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000b4a:	f7ff fb63 	bl	8000214 <main>
  bx lr
 8000b4e:	4770      	bx	lr
  ldr r0, =_sdata
 8000b50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b54:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000b58:	08003b20 	.word	0x08003b20
  ldr r2, =_sbss
 8000b5c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000b60:	2000037c 	.word	0x2000037c

08000b64 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000b64:	e7fe      	b.n	8000b64 <ADC1_2_IRQHandler>
	...

08000b68 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b6c:	4b08      	ldr	r3, [pc, #32]	@ (8000b90 <HAL_Init+0x28>)
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	4a07      	ldr	r2, [pc, #28]	@ (8000b90 <HAL_Init+0x28>)
 8000b72:	f043 0310 	orr.w	r3, r3, #16
 8000b76:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b78:	2003      	movs	r0, #3
 8000b7a:	f000 fb35 	bl	80011e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b7e:	200f      	movs	r0, #15
 8000b80:	f000 f808 	bl	8000b94 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b84:	f7ff fd82 	bl	800068c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b88:	2300      	movs	r3, #0
}
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	bd80      	pop	{r7, pc}
 8000b8e:	bf00      	nop
 8000b90:	40022000 	.word	0x40022000

08000b94 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b082      	sub	sp, #8
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b9c:	4b12      	ldr	r3, [pc, #72]	@ (8000be8 <HAL_InitTick+0x54>)
 8000b9e:	681a      	ldr	r2, [r3, #0]
 8000ba0:	4b12      	ldr	r3, [pc, #72]	@ (8000bec <HAL_InitTick+0x58>)
 8000ba2:	781b      	ldrb	r3, [r3, #0]
 8000ba4:	4619      	mov	r1, r3
 8000ba6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000baa:	fbb3 f3f1 	udiv	r3, r3, r1
 8000bae:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	f000 fb4d 	bl	8001252 <HAL_SYSTICK_Config>
 8000bb8:	4603      	mov	r3, r0
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d001      	beq.n	8000bc2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000bbe:	2301      	movs	r3, #1
 8000bc0:	e00e      	b.n	8000be0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	2b0f      	cmp	r3, #15
 8000bc6:	d80a      	bhi.n	8000bde <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000bc8:	2200      	movs	r2, #0
 8000bca:	6879      	ldr	r1, [r7, #4]
 8000bcc:	f04f 30ff 	mov.w	r0, #4294967295
 8000bd0:	f000 fb15 	bl	80011fe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000bd4:	4a06      	ldr	r2, [pc, #24]	@ (8000bf0 <HAL_InitTick+0x5c>)
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000bda:	2300      	movs	r3, #0
 8000bdc:	e000      	b.n	8000be0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000bde:	2301      	movs	r3, #1
}
 8000be0:	4618      	mov	r0, r3
 8000be2:	3708      	adds	r7, #8
 8000be4:	46bd      	mov	sp, r7
 8000be6:	bd80      	pop	{r7, pc}
 8000be8:	20000000 	.word	0x20000000
 8000bec:	20000008 	.word	0x20000008
 8000bf0:	20000004 	.word	0x20000004

08000bf4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000bf8:	4b05      	ldr	r3, [pc, #20]	@ (8000c10 <HAL_IncTick+0x1c>)
 8000bfa:	781b      	ldrb	r3, [r3, #0]
 8000bfc:	461a      	mov	r2, r3
 8000bfe:	4b05      	ldr	r3, [pc, #20]	@ (8000c14 <HAL_IncTick+0x20>)
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	4413      	add	r3, r2
 8000c04:	4a03      	ldr	r2, [pc, #12]	@ (8000c14 <HAL_IncTick+0x20>)
 8000c06:	6013      	str	r3, [r2, #0]
}
 8000c08:	bf00      	nop
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	bc80      	pop	{r7}
 8000c0e:	4770      	bx	lr
 8000c10:	20000008 	.word	0x20000008
 8000c14:	2000022c 	.word	0x2000022c

08000c18 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	af00      	add	r7, sp, #0
  return uwTick;
 8000c1c:	4b02      	ldr	r3, [pc, #8]	@ (8000c28 <HAL_GetTick+0x10>)
 8000c1e:	681b      	ldr	r3, [r3, #0]
}
 8000c20:	4618      	mov	r0, r3
 8000c22:	46bd      	mov	sp, r7
 8000c24:	bc80      	pop	{r7}
 8000c26:	4770      	bx	lr
 8000c28:	2000022c 	.word	0x2000022c

08000c2c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b086      	sub	sp, #24
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000c34:	2300      	movs	r3, #0
 8000c36:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8000c38:	2300      	movs	r3, #0
 8000c3a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8000c40:	2300      	movs	r3, #0
 8000c42:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d101      	bne.n	8000c4e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8000c4a:	2301      	movs	r3, #1
 8000c4c:	e0be      	b.n	8000dcc <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	689b      	ldr	r3, [r3, #8]
 8000c52:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d109      	bne.n	8000c70 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	2200      	movs	r2, #0
 8000c60:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	2200      	movs	r2, #0
 8000c66:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000c6a:	6878      	ldr	r0, [r7, #4]
 8000c6c:	f7ff fd40 	bl	80006f0 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000c70:	6878      	ldr	r0, [r7, #4]
 8000c72:	f000 f9ab 	bl	8000fcc <ADC_ConversionStop_Disable>
 8000c76:	4603      	mov	r3, r0
 8000c78:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000c7e:	f003 0310 	and.w	r3, r3, #16
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	f040 8099 	bne.w	8000dba <HAL_ADC_Init+0x18e>
 8000c88:	7dfb      	ldrb	r3, [r7, #23]
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	f040 8095 	bne.w	8000dba <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000c94:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8000c98:	f023 0302 	bic.w	r3, r3, #2
 8000c9c:	f043 0202 	orr.w	r2, r3, #2
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000cac:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	7b1b      	ldrb	r3, [r3, #12]
 8000cb2:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000cb4:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000cb6:	68ba      	ldr	r2, [r7, #8]
 8000cb8:	4313      	orrs	r3, r2
 8000cba:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	689b      	ldr	r3, [r3, #8]
 8000cc0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000cc4:	d003      	beq.n	8000cce <HAL_ADC_Init+0xa2>
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	689b      	ldr	r3, [r3, #8]
 8000cca:	2b01      	cmp	r3, #1
 8000ccc:	d102      	bne.n	8000cd4 <HAL_ADC_Init+0xa8>
 8000cce:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000cd2:	e000      	b.n	8000cd6 <HAL_ADC_Init+0xaa>
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	693a      	ldr	r2, [r7, #16]
 8000cd8:	4313      	orrs	r3, r2
 8000cda:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	7d1b      	ldrb	r3, [r3, #20]
 8000ce0:	2b01      	cmp	r3, #1
 8000ce2:	d119      	bne.n	8000d18 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	7b1b      	ldrb	r3, [r3, #12]
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d109      	bne.n	8000d00 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	699b      	ldr	r3, [r3, #24]
 8000cf0:	3b01      	subs	r3, #1
 8000cf2:	035a      	lsls	r2, r3, #13
 8000cf4:	693b      	ldr	r3, [r7, #16]
 8000cf6:	4313      	orrs	r3, r2
 8000cf8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000cfc:	613b      	str	r3, [r7, #16]
 8000cfe:	e00b      	b.n	8000d18 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000d04:	f043 0220 	orr.w	r2, r3, #32
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d10:	f043 0201 	orr.w	r2, r3, #1
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	685b      	ldr	r3, [r3, #4]
 8000d1e:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	693a      	ldr	r2, [r7, #16]
 8000d28:	430a      	orrs	r2, r1
 8000d2a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	689a      	ldr	r2, [r3, #8]
 8000d32:	4b28      	ldr	r3, [pc, #160]	@ (8000dd4 <HAL_ADC_Init+0x1a8>)
 8000d34:	4013      	ands	r3, r2
 8000d36:	687a      	ldr	r2, [r7, #4]
 8000d38:	6812      	ldr	r2, [r2, #0]
 8000d3a:	68b9      	ldr	r1, [r7, #8]
 8000d3c:	430b      	orrs	r3, r1
 8000d3e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	689b      	ldr	r3, [r3, #8]
 8000d44:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000d48:	d003      	beq.n	8000d52 <HAL_ADC_Init+0x126>
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	689b      	ldr	r3, [r3, #8]
 8000d4e:	2b01      	cmp	r3, #1
 8000d50:	d104      	bne.n	8000d5c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	691b      	ldr	r3, [r3, #16]
 8000d56:	3b01      	subs	r3, #1
 8000d58:	051b      	lsls	r3, r3, #20
 8000d5a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d62:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	68fa      	ldr	r2, [r7, #12]
 8000d6c:	430a      	orrs	r2, r1
 8000d6e:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	689a      	ldr	r2, [r3, #8]
 8000d76:	4b18      	ldr	r3, [pc, #96]	@ (8000dd8 <HAL_ADC_Init+0x1ac>)
 8000d78:	4013      	ands	r3, r2
 8000d7a:	68ba      	ldr	r2, [r7, #8]
 8000d7c:	429a      	cmp	r2, r3
 8000d7e:	d10b      	bne.n	8000d98 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	2200      	movs	r2, #0
 8000d84:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000d8a:	f023 0303 	bic.w	r3, r3, #3
 8000d8e:	f043 0201 	orr.w	r2, r3, #1
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000d96:	e018      	b.n	8000dca <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000d9c:	f023 0312 	bic.w	r3, r3, #18
 8000da0:	f043 0210 	orr.w	r2, r3, #16
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000dac:	f043 0201 	orr.w	r2, r3, #1
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8000db4:	2301      	movs	r3, #1
 8000db6:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000db8:	e007      	b.n	8000dca <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000dbe:	f043 0210 	orr.w	r2, r3, #16
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8000dc6:	2301      	movs	r3, #1
 8000dc8:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000dca:	7dfb      	ldrb	r3, [r7, #23]
}
 8000dcc:	4618      	mov	r0, r3
 8000dce:	3718      	adds	r7, #24
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}
 8000dd4:	ffe1f7fd 	.word	0xffe1f7fd
 8000dd8:	ff1f0efe 	.word	0xff1f0efe

08000ddc <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8000ddc:	b480      	push	{r7}
 8000dde:	b085      	sub	sp, #20
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
 8000de4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000de6:	2300      	movs	r3, #0
 8000de8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8000dea:	2300      	movs	r3, #0
 8000dec:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8000df4:	2b01      	cmp	r3, #1
 8000df6:	d101      	bne.n	8000dfc <HAL_ADC_ConfigChannel+0x20>
 8000df8:	2302      	movs	r3, #2
 8000dfa:	e0dc      	b.n	8000fb6 <HAL_ADC_ConfigChannel+0x1da>
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	2201      	movs	r2, #1
 8000e00:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000e04:	683b      	ldr	r3, [r7, #0]
 8000e06:	685b      	ldr	r3, [r3, #4]
 8000e08:	2b06      	cmp	r3, #6
 8000e0a:	d81c      	bhi.n	8000e46 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8000e12:	683b      	ldr	r3, [r7, #0]
 8000e14:	685a      	ldr	r2, [r3, #4]
 8000e16:	4613      	mov	r3, r2
 8000e18:	009b      	lsls	r3, r3, #2
 8000e1a:	4413      	add	r3, r2
 8000e1c:	3b05      	subs	r3, #5
 8000e1e:	221f      	movs	r2, #31
 8000e20:	fa02 f303 	lsl.w	r3, r2, r3
 8000e24:	43db      	mvns	r3, r3
 8000e26:	4019      	ands	r1, r3
 8000e28:	683b      	ldr	r3, [r7, #0]
 8000e2a:	6818      	ldr	r0, [r3, #0]
 8000e2c:	683b      	ldr	r3, [r7, #0]
 8000e2e:	685a      	ldr	r2, [r3, #4]
 8000e30:	4613      	mov	r3, r2
 8000e32:	009b      	lsls	r3, r3, #2
 8000e34:	4413      	add	r3, r2
 8000e36:	3b05      	subs	r3, #5
 8000e38:	fa00 f203 	lsl.w	r2, r0, r3
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	430a      	orrs	r2, r1
 8000e42:	635a      	str	r2, [r3, #52]	@ 0x34
 8000e44:	e03c      	b.n	8000ec0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8000e46:	683b      	ldr	r3, [r7, #0]
 8000e48:	685b      	ldr	r3, [r3, #4]
 8000e4a:	2b0c      	cmp	r3, #12
 8000e4c:	d81c      	bhi.n	8000e88 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8000e54:	683b      	ldr	r3, [r7, #0]
 8000e56:	685a      	ldr	r2, [r3, #4]
 8000e58:	4613      	mov	r3, r2
 8000e5a:	009b      	lsls	r3, r3, #2
 8000e5c:	4413      	add	r3, r2
 8000e5e:	3b23      	subs	r3, #35	@ 0x23
 8000e60:	221f      	movs	r2, #31
 8000e62:	fa02 f303 	lsl.w	r3, r2, r3
 8000e66:	43db      	mvns	r3, r3
 8000e68:	4019      	ands	r1, r3
 8000e6a:	683b      	ldr	r3, [r7, #0]
 8000e6c:	6818      	ldr	r0, [r3, #0]
 8000e6e:	683b      	ldr	r3, [r7, #0]
 8000e70:	685a      	ldr	r2, [r3, #4]
 8000e72:	4613      	mov	r3, r2
 8000e74:	009b      	lsls	r3, r3, #2
 8000e76:	4413      	add	r3, r2
 8000e78:	3b23      	subs	r3, #35	@ 0x23
 8000e7a:	fa00 f203 	lsl.w	r2, r0, r3
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	430a      	orrs	r2, r1
 8000e84:	631a      	str	r2, [r3, #48]	@ 0x30
 8000e86:	e01b      	b.n	8000ec0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8000e8e:	683b      	ldr	r3, [r7, #0]
 8000e90:	685a      	ldr	r2, [r3, #4]
 8000e92:	4613      	mov	r3, r2
 8000e94:	009b      	lsls	r3, r3, #2
 8000e96:	4413      	add	r3, r2
 8000e98:	3b41      	subs	r3, #65	@ 0x41
 8000e9a:	221f      	movs	r2, #31
 8000e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea0:	43db      	mvns	r3, r3
 8000ea2:	4019      	ands	r1, r3
 8000ea4:	683b      	ldr	r3, [r7, #0]
 8000ea6:	6818      	ldr	r0, [r3, #0]
 8000ea8:	683b      	ldr	r3, [r7, #0]
 8000eaa:	685a      	ldr	r2, [r3, #4]
 8000eac:	4613      	mov	r3, r2
 8000eae:	009b      	lsls	r3, r3, #2
 8000eb0:	4413      	add	r3, r2
 8000eb2:	3b41      	subs	r3, #65	@ 0x41
 8000eb4:	fa00 f203 	lsl.w	r2, r0, r3
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	430a      	orrs	r2, r1
 8000ebe:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000ec0:	683b      	ldr	r3, [r7, #0]
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	2b09      	cmp	r3, #9
 8000ec6:	d91c      	bls.n	8000f02 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	68d9      	ldr	r1, [r3, #12]
 8000ece:	683b      	ldr	r3, [r7, #0]
 8000ed0:	681a      	ldr	r2, [r3, #0]
 8000ed2:	4613      	mov	r3, r2
 8000ed4:	005b      	lsls	r3, r3, #1
 8000ed6:	4413      	add	r3, r2
 8000ed8:	3b1e      	subs	r3, #30
 8000eda:	2207      	movs	r2, #7
 8000edc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee0:	43db      	mvns	r3, r3
 8000ee2:	4019      	ands	r1, r3
 8000ee4:	683b      	ldr	r3, [r7, #0]
 8000ee6:	6898      	ldr	r0, [r3, #8]
 8000ee8:	683b      	ldr	r3, [r7, #0]
 8000eea:	681a      	ldr	r2, [r3, #0]
 8000eec:	4613      	mov	r3, r2
 8000eee:	005b      	lsls	r3, r3, #1
 8000ef0:	4413      	add	r3, r2
 8000ef2:	3b1e      	subs	r3, #30
 8000ef4:	fa00 f203 	lsl.w	r2, r0, r3
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	430a      	orrs	r2, r1
 8000efe:	60da      	str	r2, [r3, #12]
 8000f00:	e019      	b.n	8000f36 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	6919      	ldr	r1, [r3, #16]
 8000f08:	683b      	ldr	r3, [r7, #0]
 8000f0a:	681a      	ldr	r2, [r3, #0]
 8000f0c:	4613      	mov	r3, r2
 8000f0e:	005b      	lsls	r3, r3, #1
 8000f10:	4413      	add	r3, r2
 8000f12:	2207      	movs	r2, #7
 8000f14:	fa02 f303 	lsl.w	r3, r2, r3
 8000f18:	43db      	mvns	r3, r3
 8000f1a:	4019      	ands	r1, r3
 8000f1c:	683b      	ldr	r3, [r7, #0]
 8000f1e:	6898      	ldr	r0, [r3, #8]
 8000f20:	683b      	ldr	r3, [r7, #0]
 8000f22:	681a      	ldr	r2, [r3, #0]
 8000f24:	4613      	mov	r3, r2
 8000f26:	005b      	lsls	r3, r3, #1
 8000f28:	4413      	add	r3, r2
 8000f2a:	fa00 f203 	lsl.w	r2, r0, r3
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	430a      	orrs	r2, r1
 8000f34:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000f36:	683b      	ldr	r3, [r7, #0]
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	2b10      	cmp	r3, #16
 8000f3c:	d003      	beq.n	8000f46 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8000f3e:	683b      	ldr	r3, [r7, #0]
 8000f40:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000f42:	2b11      	cmp	r3, #17
 8000f44:	d132      	bne.n	8000fac <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	4a1d      	ldr	r2, [pc, #116]	@ (8000fc0 <HAL_ADC_ConfigChannel+0x1e4>)
 8000f4c:	4293      	cmp	r3, r2
 8000f4e:	d125      	bne.n	8000f9c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	689b      	ldr	r3, [r3, #8]
 8000f56:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d126      	bne.n	8000fac <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	689a      	ldr	r2, [r3, #8]
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8000f6c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8000f6e:	683b      	ldr	r3, [r7, #0]
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	2b10      	cmp	r3, #16
 8000f74:	d11a      	bne.n	8000fac <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000f76:	4b13      	ldr	r3, [pc, #76]	@ (8000fc4 <HAL_ADC_ConfigChannel+0x1e8>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	4a13      	ldr	r2, [pc, #76]	@ (8000fc8 <HAL_ADC_ConfigChannel+0x1ec>)
 8000f7c:	fba2 2303 	umull	r2, r3, r2, r3
 8000f80:	0c9a      	lsrs	r2, r3, #18
 8000f82:	4613      	mov	r3, r2
 8000f84:	009b      	lsls	r3, r3, #2
 8000f86:	4413      	add	r3, r2
 8000f88:	005b      	lsls	r3, r3, #1
 8000f8a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000f8c:	e002      	b.n	8000f94 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8000f8e:	68bb      	ldr	r3, [r7, #8]
 8000f90:	3b01      	subs	r3, #1
 8000f92:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000f94:	68bb      	ldr	r3, [r7, #8]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d1f9      	bne.n	8000f8e <HAL_ADC_ConfigChannel+0x1b2>
 8000f9a:	e007      	b.n	8000fac <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000fa0:	f043 0220 	orr.w	r2, r3, #32
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8000fa8:	2301      	movs	r3, #1
 8000faa:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	2200      	movs	r2, #0
 8000fb0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8000fb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	3714      	adds	r7, #20
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bc80      	pop	{r7}
 8000fbe:	4770      	bx	lr
 8000fc0:	40012400 	.word	0x40012400
 8000fc4:	20000000 	.word	0x20000000
 8000fc8:	431bde83 	.word	0x431bde83

08000fcc <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b084      	sub	sp, #16
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	689b      	ldr	r3, [r3, #8]
 8000fde:	f003 0301 	and.w	r3, r3, #1
 8000fe2:	2b01      	cmp	r3, #1
 8000fe4:	d12e      	bne.n	8001044 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	689a      	ldr	r2, [r3, #8]
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	f022 0201 	bic.w	r2, r2, #1
 8000ff4:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8000ff6:	f7ff fe0f 	bl	8000c18 <HAL_GetTick>
 8000ffa:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000ffc:	e01b      	b.n	8001036 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000ffe:	f7ff fe0b 	bl	8000c18 <HAL_GetTick>
 8001002:	4602      	mov	r2, r0
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	1ad3      	subs	r3, r2, r3
 8001008:	2b02      	cmp	r3, #2
 800100a:	d914      	bls.n	8001036 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	689b      	ldr	r3, [r3, #8]
 8001012:	f003 0301 	and.w	r3, r3, #1
 8001016:	2b01      	cmp	r3, #1
 8001018:	d10d      	bne.n	8001036 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800101e:	f043 0210 	orr.w	r2, r3, #16
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800102a:	f043 0201 	orr.w	r2, r3, #1
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8001032:	2301      	movs	r3, #1
 8001034:	e007      	b.n	8001046 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	689b      	ldr	r3, [r3, #8]
 800103c:	f003 0301 	and.w	r3, r3, #1
 8001040:	2b01      	cmp	r3, #1
 8001042:	d0dc      	beq.n	8000ffe <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001044:	2300      	movs	r3, #0
}
 8001046:	4618      	mov	r0, r3
 8001048:	3710      	adds	r7, #16
 800104a:	46bd      	mov	sp, r7
 800104c:	bd80      	pop	{r7, pc}
	...

08001050 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001050:	b480      	push	{r7}
 8001052:	b085      	sub	sp, #20
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	f003 0307 	and.w	r3, r3, #7
 800105e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001060:	4b0c      	ldr	r3, [pc, #48]	@ (8001094 <__NVIC_SetPriorityGrouping+0x44>)
 8001062:	68db      	ldr	r3, [r3, #12]
 8001064:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001066:	68ba      	ldr	r2, [r7, #8]
 8001068:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800106c:	4013      	ands	r3, r2
 800106e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001074:	68bb      	ldr	r3, [r7, #8]
 8001076:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001078:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800107c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001080:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001082:	4a04      	ldr	r2, [pc, #16]	@ (8001094 <__NVIC_SetPriorityGrouping+0x44>)
 8001084:	68bb      	ldr	r3, [r7, #8]
 8001086:	60d3      	str	r3, [r2, #12]
}
 8001088:	bf00      	nop
 800108a:	3714      	adds	r7, #20
 800108c:	46bd      	mov	sp, r7
 800108e:	bc80      	pop	{r7}
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop
 8001094:	e000ed00 	.word	0xe000ed00

08001098 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001098:	b480      	push	{r7}
 800109a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800109c:	4b04      	ldr	r3, [pc, #16]	@ (80010b0 <__NVIC_GetPriorityGrouping+0x18>)
 800109e:	68db      	ldr	r3, [r3, #12]
 80010a0:	0a1b      	lsrs	r3, r3, #8
 80010a2:	f003 0307 	and.w	r3, r3, #7
}
 80010a6:	4618      	mov	r0, r3
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bc80      	pop	{r7}
 80010ac:	4770      	bx	lr
 80010ae:	bf00      	nop
 80010b0:	e000ed00 	.word	0xe000ed00

080010b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010b4:	b480      	push	{r7}
 80010b6:	b083      	sub	sp, #12
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	4603      	mov	r3, r0
 80010bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	db0b      	blt.n	80010de <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80010c6:	79fb      	ldrb	r3, [r7, #7]
 80010c8:	f003 021f 	and.w	r2, r3, #31
 80010cc:	4906      	ldr	r1, [pc, #24]	@ (80010e8 <__NVIC_EnableIRQ+0x34>)
 80010ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010d2:	095b      	lsrs	r3, r3, #5
 80010d4:	2001      	movs	r0, #1
 80010d6:	fa00 f202 	lsl.w	r2, r0, r2
 80010da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80010de:	bf00      	nop
 80010e0:	370c      	adds	r7, #12
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bc80      	pop	{r7}
 80010e6:	4770      	bx	lr
 80010e8:	e000e100 	.word	0xe000e100

080010ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010ec:	b480      	push	{r7}
 80010ee:	b083      	sub	sp, #12
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	4603      	mov	r3, r0
 80010f4:	6039      	str	r1, [r7, #0]
 80010f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	db0a      	blt.n	8001116 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001100:	683b      	ldr	r3, [r7, #0]
 8001102:	b2da      	uxtb	r2, r3
 8001104:	490c      	ldr	r1, [pc, #48]	@ (8001138 <__NVIC_SetPriority+0x4c>)
 8001106:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800110a:	0112      	lsls	r2, r2, #4
 800110c:	b2d2      	uxtb	r2, r2
 800110e:	440b      	add	r3, r1
 8001110:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001114:	e00a      	b.n	800112c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001116:	683b      	ldr	r3, [r7, #0]
 8001118:	b2da      	uxtb	r2, r3
 800111a:	4908      	ldr	r1, [pc, #32]	@ (800113c <__NVIC_SetPriority+0x50>)
 800111c:	79fb      	ldrb	r3, [r7, #7]
 800111e:	f003 030f 	and.w	r3, r3, #15
 8001122:	3b04      	subs	r3, #4
 8001124:	0112      	lsls	r2, r2, #4
 8001126:	b2d2      	uxtb	r2, r2
 8001128:	440b      	add	r3, r1
 800112a:	761a      	strb	r2, [r3, #24]
}
 800112c:	bf00      	nop
 800112e:	370c      	adds	r7, #12
 8001130:	46bd      	mov	sp, r7
 8001132:	bc80      	pop	{r7}
 8001134:	4770      	bx	lr
 8001136:	bf00      	nop
 8001138:	e000e100 	.word	0xe000e100
 800113c:	e000ed00 	.word	0xe000ed00

08001140 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001140:	b480      	push	{r7}
 8001142:	b089      	sub	sp, #36	@ 0x24
 8001144:	af00      	add	r7, sp, #0
 8001146:	60f8      	str	r0, [r7, #12]
 8001148:	60b9      	str	r1, [r7, #8]
 800114a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	f003 0307 	and.w	r3, r3, #7
 8001152:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001154:	69fb      	ldr	r3, [r7, #28]
 8001156:	f1c3 0307 	rsb	r3, r3, #7
 800115a:	2b04      	cmp	r3, #4
 800115c:	bf28      	it	cs
 800115e:	2304      	movcs	r3, #4
 8001160:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001162:	69fb      	ldr	r3, [r7, #28]
 8001164:	3304      	adds	r3, #4
 8001166:	2b06      	cmp	r3, #6
 8001168:	d902      	bls.n	8001170 <NVIC_EncodePriority+0x30>
 800116a:	69fb      	ldr	r3, [r7, #28]
 800116c:	3b03      	subs	r3, #3
 800116e:	e000      	b.n	8001172 <NVIC_EncodePriority+0x32>
 8001170:	2300      	movs	r3, #0
 8001172:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001174:	f04f 32ff 	mov.w	r2, #4294967295
 8001178:	69bb      	ldr	r3, [r7, #24]
 800117a:	fa02 f303 	lsl.w	r3, r2, r3
 800117e:	43da      	mvns	r2, r3
 8001180:	68bb      	ldr	r3, [r7, #8]
 8001182:	401a      	ands	r2, r3
 8001184:	697b      	ldr	r3, [r7, #20]
 8001186:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001188:	f04f 31ff 	mov.w	r1, #4294967295
 800118c:	697b      	ldr	r3, [r7, #20]
 800118e:	fa01 f303 	lsl.w	r3, r1, r3
 8001192:	43d9      	mvns	r1, r3
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001198:	4313      	orrs	r3, r2
         );
}
 800119a:	4618      	mov	r0, r3
 800119c:	3724      	adds	r7, #36	@ 0x24
 800119e:	46bd      	mov	sp, r7
 80011a0:	bc80      	pop	{r7}
 80011a2:	4770      	bx	lr

080011a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	3b01      	subs	r3, #1
 80011b0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80011b4:	d301      	bcc.n	80011ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80011b6:	2301      	movs	r3, #1
 80011b8:	e00f      	b.n	80011da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011ba:	4a0a      	ldr	r2, [pc, #40]	@ (80011e4 <SysTick_Config+0x40>)
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	3b01      	subs	r3, #1
 80011c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80011c2:	210f      	movs	r1, #15
 80011c4:	f04f 30ff 	mov.w	r0, #4294967295
 80011c8:	f7ff ff90 	bl	80010ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011cc:	4b05      	ldr	r3, [pc, #20]	@ (80011e4 <SysTick_Config+0x40>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011d2:	4b04      	ldr	r3, [pc, #16]	@ (80011e4 <SysTick_Config+0x40>)
 80011d4:	2207      	movs	r2, #7
 80011d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80011d8:	2300      	movs	r3, #0
}
 80011da:	4618      	mov	r0, r3
 80011dc:	3708      	adds	r7, #8
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	e000e010 	.word	0xe000e010

080011e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b082      	sub	sp, #8
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80011f0:	6878      	ldr	r0, [r7, #4]
 80011f2:	f7ff ff2d 	bl	8001050 <__NVIC_SetPriorityGrouping>
}
 80011f6:	bf00      	nop
 80011f8:	3708      	adds	r7, #8
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}

080011fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80011fe:	b580      	push	{r7, lr}
 8001200:	b086      	sub	sp, #24
 8001202:	af00      	add	r7, sp, #0
 8001204:	4603      	mov	r3, r0
 8001206:	60b9      	str	r1, [r7, #8]
 8001208:	607a      	str	r2, [r7, #4]
 800120a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800120c:	2300      	movs	r3, #0
 800120e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001210:	f7ff ff42 	bl	8001098 <__NVIC_GetPriorityGrouping>
 8001214:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001216:	687a      	ldr	r2, [r7, #4]
 8001218:	68b9      	ldr	r1, [r7, #8]
 800121a:	6978      	ldr	r0, [r7, #20]
 800121c:	f7ff ff90 	bl	8001140 <NVIC_EncodePriority>
 8001220:	4602      	mov	r2, r0
 8001222:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001226:	4611      	mov	r1, r2
 8001228:	4618      	mov	r0, r3
 800122a:	f7ff ff5f 	bl	80010ec <__NVIC_SetPriority>
}
 800122e:	bf00      	nop
 8001230:	3718      	adds	r7, #24
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}

08001236 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001236:	b580      	push	{r7, lr}
 8001238:	b082      	sub	sp, #8
 800123a:	af00      	add	r7, sp, #0
 800123c:	4603      	mov	r3, r0
 800123e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001240:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001244:	4618      	mov	r0, r3
 8001246:	f7ff ff35 	bl	80010b4 <__NVIC_EnableIRQ>
}
 800124a:	bf00      	nop
 800124c:	3708      	adds	r7, #8
 800124e:	46bd      	mov	sp, r7
 8001250:	bd80      	pop	{r7, pc}

08001252 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001252:	b580      	push	{r7, lr}
 8001254:	b082      	sub	sp, #8
 8001256:	af00      	add	r7, sp, #0
 8001258:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800125a:	6878      	ldr	r0, [r7, #4]
 800125c:	f7ff ffa2 	bl	80011a4 <SysTick_Config>
 8001260:	4603      	mov	r3, r0
}
 8001262:	4618      	mov	r0, r3
 8001264:	3708      	adds	r7, #8
 8001266:	46bd      	mov	sp, r7
 8001268:	bd80      	pop	{r7, pc}
	...

0800126c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800126c:	b480      	push	{r7}
 800126e:	b085      	sub	sp, #20
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001274:	2300      	movs	r3, #0
 8001276:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	2b00      	cmp	r3, #0
 800127c:	d101      	bne.n	8001282 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800127e:	2301      	movs	r3, #1
 8001280:	e043      	b.n	800130a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	461a      	mov	r2, r3
 8001288:	4b22      	ldr	r3, [pc, #136]	@ (8001314 <HAL_DMA_Init+0xa8>)
 800128a:	4413      	add	r3, r2
 800128c:	4a22      	ldr	r2, [pc, #136]	@ (8001318 <HAL_DMA_Init+0xac>)
 800128e:	fba2 2303 	umull	r2, r3, r2, r3
 8001292:	091b      	lsrs	r3, r3, #4
 8001294:	009a      	lsls	r2, r3, #2
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	4a1f      	ldr	r2, [pc, #124]	@ (800131c <HAL_DMA_Init+0xb0>)
 800129e:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	2202      	movs	r2, #2
 80012a4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80012b6:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80012ba:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80012c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	68db      	ldr	r3, [r3, #12]
 80012ca:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80012d0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	695b      	ldr	r3, [r3, #20]
 80012d6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80012dc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	69db      	ldr	r3, [r3, #28]
 80012e2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80012e4:	68fa      	ldr	r2, [r7, #12]
 80012e6:	4313      	orrs	r3, r2
 80012e8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	68fa      	ldr	r2, [r7, #12]
 80012f0:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	2200      	movs	r2, #0
 80012f6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	2201      	movs	r2, #1
 80012fc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	2200      	movs	r2, #0
 8001304:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001308:	2300      	movs	r3, #0
}
 800130a:	4618      	mov	r0, r3
 800130c:	3714      	adds	r7, #20
 800130e:	46bd      	mov	sp, r7
 8001310:	bc80      	pop	{r7}
 8001312:	4770      	bx	lr
 8001314:	bffdfff8 	.word	0xbffdfff8
 8001318:	cccccccd 	.word	0xcccccccd
 800131c:	40020000 	.word	0x40020000

08001320 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b084      	sub	sp, #16
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800133c:	2204      	movs	r2, #4
 800133e:	409a      	lsls	r2, r3
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	4013      	ands	r3, r2
 8001344:	2b00      	cmp	r3, #0
 8001346:	d04f      	beq.n	80013e8 <HAL_DMA_IRQHandler+0xc8>
 8001348:	68bb      	ldr	r3, [r7, #8]
 800134a:	f003 0304 	and.w	r3, r3, #4
 800134e:	2b00      	cmp	r3, #0
 8001350:	d04a      	beq.n	80013e8 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	f003 0320 	and.w	r3, r3, #32
 800135c:	2b00      	cmp	r3, #0
 800135e:	d107      	bne.n	8001370 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	681a      	ldr	r2, [r3, #0]
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	f022 0204 	bic.w	r2, r2, #4
 800136e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	4a66      	ldr	r2, [pc, #408]	@ (8001510 <HAL_DMA_IRQHandler+0x1f0>)
 8001376:	4293      	cmp	r3, r2
 8001378:	d029      	beq.n	80013ce <HAL_DMA_IRQHandler+0xae>
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	4a65      	ldr	r2, [pc, #404]	@ (8001514 <HAL_DMA_IRQHandler+0x1f4>)
 8001380:	4293      	cmp	r3, r2
 8001382:	d022      	beq.n	80013ca <HAL_DMA_IRQHandler+0xaa>
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	4a63      	ldr	r2, [pc, #396]	@ (8001518 <HAL_DMA_IRQHandler+0x1f8>)
 800138a:	4293      	cmp	r3, r2
 800138c:	d01a      	beq.n	80013c4 <HAL_DMA_IRQHandler+0xa4>
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	4a62      	ldr	r2, [pc, #392]	@ (800151c <HAL_DMA_IRQHandler+0x1fc>)
 8001394:	4293      	cmp	r3, r2
 8001396:	d012      	beq.n	80013be <HAL_DMA_IRQHandler+0x9e>
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	4a60      	ldr	r2, [pc, #384]	@ (8001520 <HAL_DMA_IRQHandler+0x200>)
 800139e:	4293      	cmp	r3, r2
 80013a0:	d00a      	beq.n	80013b8 <HAL_DMA_IRQHandler+0x98>
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	4a5f      	ldr	r2, [pc, #380]	@ (8001524 <HAL_DMA_IRQHandler+0x204>)
 80013a8:	4293      	cmp	r3, r2
 80013aa:	d102      	bne.n	80013b2 <HAL_DMA_IRQHandler+0x92>
 80013ac:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80013b0:	e00e      	b.n	80013d0 <HAL_DMA_IRQHandler+0xb0>
 80013b2:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80013b6:	e00b      	b.n	80013d0 <HAL_DMA_IRQHandler+0xb0>
 80013b8:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80013bc:	e008      	b.n	80013d0 <HAL_DMA_IRQHandler+0xb0>
 80013be:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80013c2:	e005      	b.n	80013d0 <HAL_DMA_IRQHandler+0xb0>
 80013c4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80013c8:	e002      	b.n	80013d0 <HAL_DMA_IRQHandler+0xb0>
 80013ca:	2340      	movs	r3, #64	@ 0x40
 80013cc:	e000      	b.n	80013d0 <HAL_DMA_IRQHandler+0xb0>
 80013ce:	2304      	movs	r3, #4
 80013d0:	4a55      	ldr	r2, [pc, #340]	@ (8001528 <HAL_DMA_IRQHandler+0x208>)
 80013d2:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80013d8:	2b00      	cmp	r3, #0
 80013da:	f000 8094 	beq.w	8001506 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80013e2:	6878      	ldr	r0, [r7, #4]
 80013e4:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80013e6:	e08e      	b.n	8001506 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013ec:	2202      	movs	r2, #2
 80013ee:	409a      	lsls	r2, r3
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	4013      	ands	r3, r2
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d056      	beq.n	80014a6 <HAL_DMA_IRQHandler+0x186>
 80013f8:	68bb      	ldr	r3, [r7, #8]
 80013fa:	f003 0302 	and.w	r3, r3, #2
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d051      	beq.n	80014a6 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	f003 0320 	and.w	r3, r3, #32
 800140c:	2b00      	cmp	r3, #0
 800140e:	d10b      	bne.n	8001428 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	681a      	ldr	r2, [r3, #0]
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	f022 020a 	bic.w	r2, r2, #10
 800141e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	2201      	movs	r2, #1
 8001424:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	4a38      	ldr	r2, [pc, #224]	@ (8001510 <HAL_DMA_IRQHandler+0x1f0>)
 800142e:	4293      	cmp	r3, r2
 8001430:	d029      	beq.n	8001486 <HAL_DMA_IRQHandler+0x166>
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	4a37      	ldr	r2, [pc, #220]	@ (8001514 <HAL_DMA_IRQHandler+0x1f4>)
 8001438:	4293      	cmp	r3, r2
 800143a:	d022      	beq.n	8001482 <HAL_DMA_IRQHandler+0x162>
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	4a35      	ldr	r2, [pc, #212]	@ (8001518 <HAL_DMA_IRQHandler+0x1f8>)
 8001442:	4293      	cmp	r3, r2
 8001444:	d01a      	beq.n	800147c <HAL_DMA_IRQHandler+0x15c>
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	4a34      	ldr	r2, [pc, #208]	@ (800151c <HAL_DMA_IRQHandler+0x1fc>)
 800144c:	4293      	cmp	r3, r2
 800144e:	d012      	beq.n	8001476 <HAL_DMA_IRQHandler+0x156>
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	4a32      	ldr	r2, [pc, #200]	@ (8001520 <HAL_DMA_IRQHandler+0x200>)
 8001456:	4293      	cmp	r3, r2
 8001458:	d00a      	beq.n	8001470 <HAL_DMA_IRQHandler+0x150>
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	4a31      	ldr	r2, [pc, #196]	@ (8001524 <HAL_DMA_IRQHandler+0x204>)
 8001460:	4293      	cmp	r3, r2
 8001462:	d102      	bne.n	800146a <HAL_DMA_IRQHandler+0x14a>
 8001464:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001468:	e00e      	b.n	8001488 <HAL_DMA_IRQHandler+0x168>
 800146a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800146e:	e00b      	b.n	8001488 <HAL_DMA_IRQHandler+0x168>
 8001470:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001474:	e008      	b.n	8001488 <HAL_DMA_IRQHandler+0x168>
 8001476:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800147a:	e005      	b.n	8001488 <HAL_DMA_IRQHandler+0x168>
 800147c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001480:	e002      	b.n	8001488 <HAL_DMA_IRQHandler+0x168>
 8001482:	2320      	movs	r3, #32
 8001484:	e000      	b.n	8001488 <HAL_DMA_IRQHandler+0x168>
 8001486:	2302      	movs	r3, #2
 8001488:	4a27      	ldr	r2, [pc, #156]	@ (8001528 <HAL_DMA_IRQHandler+0x208>)
 800148a:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	2200      	movs	r2, #0
 8001490:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001498:	2b00      	cmp	r3, #0
 800149a:	d034      	beq.n	8001506 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014a0:	6878      	ldr	r0, [r7, #4]
 80014a2:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80014a4:	e02f      	b.n	8001506 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014aa:	2208      	movs	r2, #8
 80014ac:	409a      	lsls	r2, r3
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	4013      	ands	r3, r2
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d028      	beq.n	8001508 <HAL_DMA_IRQHandler+0x1e8>
 80014b6:	68bb      	ldr	r3, [r7, #8]
 80014b8:	f003 0308 	and.w	r3, r3, #8
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d023      	beq.n	8001508 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	681a      	ldr	r2, [r3, #0]
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f022 020e 	bic.w	r2, r2, #14
 80014ce:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80014d8:	2101      	movs	r1, #1
 80014da:	fa01 f202 	lsl.w	r2, r1, r2
 80014de:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	2201      	movs	r2, #1
 80014e4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	2201      	movs	r2, #1
 80014ea:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	2200      	movs	r2, #0
 80014f2:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d004      	beq.n	8001508 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001502:	6878      	ldr	r0, [r7, #4]
 8001504:	4798      	blx	r3
    }
  }
  return;
 8001506:	bf00      	nop
 8001508:	bf00      	nop
}
 800150a:	3710      	adds	r7, #16
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}
 8001510:	40020008 	.word	0x40020008
 8001514:	4002001c 	.word	0x4002001c
 8001518:	40020030 	.word	0x40020030
 800151c:	40020044 	.word	0x40020044
 8001520:	40020058 	.word	0x40020058
 8001524:	4002006c 	.word	0x4002006c
 8001528:	40020000 	.word	0x40020000

0800152c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800152c:	b480      	push	{r7}
 800152e:	b08b      	sub	sp, #44	@ 0x2c
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
 8001534:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001536:	2300      	movs	r3, #0
 8001538:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800153a:	2300      	movs	r3, #0
 800153c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800153e:	e169      	b.n	8001814 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001540:	2201      	movs	r2, #1
 8001542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001544:	fa02 f303 	lsl.w	r3, r2, r3
 8001548:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800154a:	683b      	ldr	r3, [r7, #0]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	69fa      	ldr	r2, [r7, #28]
 8001550:	4013      	ands	r3, r2
 8001552:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001554:	69ba      	ldr	r2, [r7, #24]
 8001556:	69fb      	ldr	r3, [r7, #28]
 8001558:	429a      	cmp	r2, r3
 800155a:	f040 8158 	bne.w	800180e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800155e:	683b      	ldr	r3, [r7, #0]
 8001560:	685b      	ldr	r3, [r3, #4]
 8001562:	4a9a      	ldr	r2, [pc, #616]	@ (80017cc <HAL_GPIO_Init+0x2a0>)
 8001564:	4293      	cmp	r3, r2
 8001566:	d05e      	beq.n	8001626 <HAL_GPIO_Init+0xfa>
 8001568:	4a98      	ldr	r2, [pc, #608]	@ (80017cc <HAL_GPIO_Init+0x2a0>)
 800156a:	4293      	cmp	r3, r2
 800156c:	d875      	bhi.n	800165a <HAL_GPIO_Init+0x12e>
 800156e:	4a98      	ldr	r2, [pc, #608]	@ (80017d0 <HAL_GPIO_Init+0x2a4>)
 8001570:	4293      	cmp	r3, r2
 8001572:	d058      	beq.n	8001626 <HAL_GPIO_Init+0xfa>
 8001574:	4a96      	ldr	r2, [pc, #600]	@ (80017d0 <HAL_GPIO_Init+0x2a4>)
 8001576:	4293      	cmp	r3, r2
 8001578:	d86f      	bhi.n	800165a <HAL_GPIO_Init+0x12e>
 800157a:	4a96      	ldr	r2, [pc, #600]	@ (80017d4 <HAL_GPIO_Init+0x2a8>)
 800157c:	4293      	cmp	r3, r2
 800157e:	d052      	beq.n	8001626 <HAL_GPIO_Init+0xfa>
 8001580:	4a94      	ldr	r2, [pc, #592]	@ (80017d4 <HAL_GPIO_Init+0x2a8>)
 8001582:	4293      	cmp	r3, r2
 8001584:	d869      	bhi.n	800165a <HAL_GPIO_Init+0x12e>
 8001586:	4a94      	ldr	r2, [pc, #592]	@ (80017d8 <HAL_GPIO_Init+0x2ac>)
 8001588:	4293      	cmp	r3, r2
 800158a:	d04c      	beq.n	8001626 <HAL_GPIO_Init+0xfa>
 800158c:	4a92      	ldr	r2, [pc, #584]	@ (80017d8 <HAL_GPIO_Init+0x2ac>)
 800158e:	4293      	cmp	r3, r2
 8001590:	d863      	bhi.n	800165a <HAL_GPIO_Init+0x12e>
 8001592:	4a92      	ldr	r2, [pc, #584]	@ (80017dc <HAL_GPIO_Init+0x2b0>)
 8001594:	4293      	cmp	r3, r2
 8001596:	d046      	beq.n	8001626 <HAL_GPIO_Init+0xfa>
 8001598:	4a90      	ldr	r2, [pc, #576]	@ (80017dc <HAL_GPIO_Init+0x2b0>)
 800159a:	4293      	cmp	r3, r2
 800159c:	d85d      	bhi.n	800165a <HAL_GPIO_Init+0x12e>
 800159e:	2b12      	cmp	r3, #18
 80015a0:	d82a      	bhi.n	80015f8 <HAL_GPIO_Init+0xcc>
 80015a2:	2b12      	cmp	r3, #18
 80015a4:	d859      	bhi.n	800165a <HAL_GPIO_Init+0x12e>
 80015a6:	a201      	add	r2, pc, #4	@ (adr r2, 80015ac <HAL_GPIO_Init+0x80>)
 80015a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015ac:	08001627 	.word	0x08001627
 80015b0:	08001601 	.word	0x08001601
 80015b4:	08001613 	.word	0x08001613
 80015b8:	08001655 	.word	0x08001655
 80015bc:	0800165b 	.word	0x0800165b
 80015c0:	0800165b 	.word	0x0800165b
 80015c4:	0800165b 	.word	0x0800165b
 80015c8:	0800165b 	.word	0x0800165b
 80015cc:	0800165b 	.word	0x0800165b
 80015d0:	0800165b 	.word	0x0800165b
 80015d4:	0800165b 	.word	0x0800165b
 80015d8:	0800165b 	.word	0x0800165b
 80015dc:	0800165b 	.word	0x0800165b
 80015e0:	0800165b 	.word	0x0800165b
 80015e4:	0800165b 	.word	0x0800165b
 80015e8:	0800165b 	.word	0x0800165b
 80015ec:	0800165b 	.word	0x0800165b
 80015f0:	08001609 	.word	0x08001609
 80015f4:	0800161d 	.word	0x0800161d
 80015f8:	4a79      	ldr	r2, [pc, #484]	@ (80017e0 <HAL_GPIO_Init+0x2b4>)
 80015fa:	4293      	cmp	r3, r2
 80015fc:	d013      	beq.n	8001626 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80015fe:	e02c      	b.n	800165a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	68db      	ldr	r3, [r3, #12]
 8001604:	623b      	str	r3, [r7, #32]
          break;
 8001606:	e029      	b.n	800165c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	68db      	ldr	r3, [r3, #12]
 800160c:	3304      	adds	r3, #4
 800160e:	623b      	str	r3, [r7, #32]
          break;
 8001610:	e024      	b.n	800165c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001612:	683b      	ldr	r3, [r7, #0]
 8001614:	68db      	ldr	r3, [r3, #12]
 8001616:	3308      	adds	r3, #8
 8001618:	623b      	str	r3, [r7, #32]
          break;
 800161a:	e01f      	b.n	800165c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	68db      	ldr	r3, [r3, #12]
 8001620:	330c      	adds	r3, #12
 8001622:	623b      	str	r3, [r7, #32]
          break;
 8001624:	e01a      	b.n	800165c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	689b      	ldr	r3, [r3, #8]
 800162a:	2b00      	cmp	r3, #0
 800162c:	d102      	bne.n	8001634 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800162e:	2304      	movs	r3, #4
 8001630:	623b      	str	r3, [r7, #32]
          break;
 8001632:	e013      	b.n	800165c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	689b      	ldr	r3, [r3, #8]
 8001638:	2b01      	cmp	r3, #1
 800163a:	d105      	bne.n	8001648 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800163c:	2308      	movs	r3, #8
 800163e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	69fa      	ldr	r2, [r7, #28]
 8001644:	611a      	str	r2, [r3, #16]
          break;
 8001646:	e009      	b.n	800165c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001648:	2308      	movs	r3, #8
 800164a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	69fa      	ldr	r2, [r7, #28]
 8001650:	615a      	str	r2, [r3, #20]
          break;
 8001652:	e003      	b.n	800165c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001654:	2300      	movs	r3, #0
 8001656:	623b      	str	r3, [r7, #32]
          break;
 8001658:	e000      	b.n	800165c <HAL_GPIO_Init+0x130>
          break;
 800165a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800165c:	69bb      	ldr	r3, [r7, #24]
 800165e:	2bff      	cmp	r3, #255	@ 0xff
 8001660:	d801      	bhi.n	8001666 <HAL_GPIO_Init+0x13a>
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	e001      	b.n	800166a <HAL_GPIO_Init+0x13e>
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	3304      	adds	r3, #4
 800166a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800166c:	69bb      	ldr	r3, [r7, #24]
 800166e:	2bff      	cmp	r3, #255	@ 0xff
 8001670:	d802      	bhi.n	8001678 <HAL_GPIO_Init+0x14c>
 8001672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001674:	009b      	lsls	r3, r3, #2
 8001676:	e002      	b.n	800167e <HAL_GPIO_Init+0x152>
 8001678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800167a:	3b08      	subs	r3, #8
 800167c:	009b      	lsls	r3, r3, #2
 800167e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001680:	697b      	ldr	r3, [r7, #20]
 8001682:	681a      	ldr	r2, [r3, #0]
 8001684:	210f      	movs	r1, #15
 8001686:	693b      	ldr	r3, [r7, #16]
 8001688:	fa01 f303 	lsl.w	r3, r1, r3
 800168c:	43db      	mvns	r3, r3
 800168e:	401a      	ands	r2, r3
 8001690:	6a39      	ldr	r1, [r7, #32]
 8001692:	693b      	ldr	r3, [r7, #16]
 8001694:	fa01 f303 	lsl.w	r3, r1, r3
 8001698:	431a      	orrs	r2, r3
 800169a:	697b      	ldr	r3, [r7, #20]
 800169c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800169e:	683b      	ldr	r3, [r7, #0]
 80016a0:	685b      	ldr	r3, [r3, #4]
 80016a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	f000 80b1 	beq.w	800180e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80016ac:	4b4d      	ldr	r3, [pc, #308]	@ (80017e4 <HAL_GPIO_Init+0x2b8>)
 80016ae:	699b      	ldr	r3, [r3, #24]
 80016b0:	4a4c      	ldr	r2, [pc, #304]	@ (80017e4 <HAL_GPIO_Init+0x2b8>)
 80016b2:	f043 0301 	orr.w	r3, r3, #1
 80016b6:	6193      	str	r3, [r2, #24]
 80016b8:	4b4a      	ldr	r3, [pc, #296]	@ (80017e4 <HAL_GPIO_Init+0x2b8>)
 80016ba:	699b      	ldr	r3, [r3, #24]
 80016bc:	f003 0301 	and.w	r3, r3, #1
 80016c0:	60bb      	str	r3, [r7, #8]
 80016c2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80016c4:	4a48      	ldr	r2, [pc, #288]	@ (80017e8 <HAL_GPIO_Init+0x2bc>)
 80016c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016c8:	089b      	lsrs	r3, r3, #2
 80016ca:	3302      	adds	r3, #2
 80016cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016d0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80016d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016d4:	f003 0303 	and.w	r3, r3, #3
 80016d8:	009b      	lsls	r3, r3, #2
 80016da:	220f      	movs	r2, #15
 80016dc:	fa02 f303 	lsl.w	r3, r2, r3
 80016e0:	43db      	mvns	r3, r3
 80016e2:	68fa      	ldr	r2, [r7, #12]
 80016e4:	4013      	ands	r3, r2
 80016e6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	4a40      	ldr	r2, [pc, #256]	@ (80017ec <HAL_GPIO_Init+0x2c0>)
 80016ec:	4293      	cmp	r3, r2
 80016ee:	d013      	beq.n	8001718 <HAL_GPIO_Init+0x1ec>
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	4a3f      	ldr	r2, [pc, #252]	@ (80017f0 <HAL_GPIO_Init+0x2c4>)
 80016f4:	4293      	cmp	r3, r2
 80016f6:	d00d      	beq.n	8001714 <HAL_GPIO_Init+0x1e8>
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	4a3e      	ldr	r2, [pc, #248]	@ (80017f4 <HAL_GPIO_Init+0x2c8>)
 80016fc:	4293      	cmp	r3, r2
 80016fe:	d007      	beq.n	8001710 <HAL_GPIO_Init+0x1e4>
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	4a3d      	ldr	r2, [pc, #244]	@ (80017f8 <HAL_GPIO_Init+0x2cc>)
 8001704:	4293      	cmp	r3, r2
 8001706:	d101      	bne.n	800170c <HAL_GPIO_Init+0x1e0>
 8001708:	2303      	movs	r3, #3
 800170a:	e006      	b.n	800171a <HAL_GPIO_Init+0x1ee>
 800170c:	2304      	movs	r3, #4
 800170e:	e004      	b.n	800171a <HAL_GPIO_Init+0x1ee>
 8001710:	2302      	movs	r3, #2
 8001712:	e002      	b.n	800171a <HAL_GPIO_Init+0x1ee>
 8001714:	2301      	movs	r3, #1
 8001716:	e000      	b.n	800171a <HAL_GPIO_Init+0x1ee>
 8001718:	2300      	movs	r3, #0
 800171a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800171c:	f002 0203 	and.w	r2, r2, #3
 8001720:	0092      	lsls	r2, r2, #2
 8001722:	4093      	lsls	r3, r2
 8001724:	68fa      	ldr	r2, [r7, #12]
 8001726:	4313      	orrs	r3, r2
 8001728:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800172a:	492f      	ldr	r1, [pc, #188]	@ (80017e8 <HAL_GPIO_Init+0x2bc>)
 800172c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800172e:	089b      	lsrs	r3, r3, #2
 8001730:	3302      	adds	r3, #2
 8001732:	68fa      	ldr	r2, [r7, #12]
 8001734:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001738:	683b      	ldr	r3, [r7, #0]
 800173a:	685b      	ldr	r3, [r3, #4]
 800173c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001740:	2b00      	cmp	r3, #0
 8001742:	d006      	beq.n	8001752 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001744:	4b2d      	ldr	r3, [pc, #180]	@ (80017fc <HAL_GPIO_Init+0x2d0>)
 8001746:	689a      	ldr	r2, [r3, #8]
 8001748:	492c      	ldr	r1, [pc, #176]	@ (80017fc <HAL_GPIO_Init+0x2d0>)
 800174a:	69bb      	ldr	r3, [r7, #24]
 800174c:	4313      	orrs	r3, r2
 800174e:	608b      	str	r3, [r1, #8]
 8001750:	e006      	b.n	8001760 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001752:	4b2a      	ldr	r3, [pc, #168]	@ (80017fc <HAL_GPIO_Init+0x2d0>)
 8001754:	689a      	ldr	r2, [r3, #8]
 8001756:	69bb      	ldr	r3, [r7, #24]
 8001758:	43db      	mvns	r3, r3
 800175a:	4928      	ldr	r1, [pc, #160]	@ (80017fc <HAL_GPIO_Init+0x2d0>)
 800175c:	4013      	ands	r3, r2
 800175e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001760:	683b      	ldr	r3, [r7, #0]
 8001762:	685b      	ldr	r3, [r3, #4]
 8001764:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001768:	2b00      	cmp	r3, #0
 800176a:	d006      	beq.n	800177a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800176c:	4b23      	ldr	r3, [pc, #140]	@ (80017fc <HAL_GPIO_Init+0x2d0>)
 800176e:	68da      	ldr	r2, [r3, #12]
 8001770:	4922      	ldr	r1, [pc, #136]	@ (80017fc <HAL_GPIO_Init+0x2d0>)
 8001772:	69bb      	ldr	r3, [r7, #24]
 8001774:	4313      	orrs	r3, r2
 8001776:	60cb      	str	r3, [r1, #12]
 8001778:	e006      	b.n	8001788 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800177a:	4b20      	ldr	r3, [pc, #128]	@ (80017fc <HAL_GPIO_Init+0x2d0>)
 800177c:	68da      	ldr	r2, [r3, #12]
 800177e:	69bb      	ldr	r3, [r7, #24]
 8001780:	43db      	mvns	r3, r3
 8001782:	491e      	ldr	r1, [pc, #120]	@ (80017fc <HAL_GPIO_Init+0x2d0>)
 8001784:	4013      	ands	r3, r2
 8001786:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	685b      	ldr	r3, [r3, #4]
 800178c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001790:	2b00      	cmp	r3, #0
 8001792:	d006      	beq.n	80017a2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001794:	4b19      	ldr	r3, [pc, #100]	@ (80017fc <HAL_GPIO_Init+0x2d0>)
 8001796:	685a      	ldr	r2, [r3, #4]
 8001798:	4918      	ldr	r1, [pc, #96]	@ (80017fc <HAL_GPIO_Init+0x2d0>)
 800179a:	69bb      	ldr	r3, [r7, #24]
 800179c:	4313      	orrs	r3, r2
 800179e:	604b      	str	r3, [r1, #4]
 80017a0:	e006      	b.n	80017b0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80017a2:	4b16      	ldr	r3, [pc, #88]	@ (80017fc <HAL_GPIO_Init+0x2d0>)
 80017a4:	685a      	ldr	r2, [r3, #4]
 80017a6:	69bb      	ldr	r3, [r7, #24]
 80017a8:	43db      	mvns	r3, r3
 80017aa:	4914      	ldr	r1, [pc, #80]	@ (80017fc <HAL_GPIO_Init+0x2d0>)
 80017ac:	4013      	ands	r3, r2
 80017ae:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	685b      	ldr	r3, [r3, #4]
 80017b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d021      	beq.n	8001800 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80017bc:	4b0f      	ldr	r3, [pc, #60]	@ (80017fc <HAL_GPIO_Init+0x2d0>)
 80017be:	681a      	ldr	r2, [r3, #0]
 80017c0:	490e      	ldr	r1, [pc, #56]	@ (80017fc <HAL_GPIO_Init+0x2d0>)
 80017c2:	69bb      	ldr	r3, [r7, #24]
 80017c4:	4313      	orrs	r3, r2
 80017c6:	600b      	str	r3, [r1, #0]
 80017c8:	e021      	b.n	800180e <HAL_GPIO_Init+0x2e2>
 80017ca:	bf00      	nop
 80017cc:	10320000 	.word	0x10320000
 80017d0:	10310000 	.word	0x10310000
 80017d4:	10220000 	.word	0x10220000
 80017d8:	10210000 	.word	0x10210000
 80017dc:	10120000 	.word	0x10120000
 80017e0:	10110000 	.word	0x10110000
 80017e4:	40021000 	.word	0x40021000
 80017e8:	40010000 	.word	0x40010000
 80017ec:	40010800 	.word	0x40010800
 80017f0:	40010c00 	.word	0x40010c00
 80017f4:	40011000 	.word	0x40011000
 80017f8:	40011400 	.word	0x40011400
 80017fc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001800:	4b0b      	ldr	r3, [pc, #44]	@ (8001830 <HAL_GPIO_Init+0x304>)
 8001802:	681a      	ldr	r2, [r3, #0]
 8001804:	69bb      	ldr	r3, [r7, #24]
 8001806:	43db      	mvns	r3, r3
 8001808:	4909      	ldr	r1, [pc, #36]	@ (8001830 <HAL_GPIO_Init+0x304>)
 800180a:	4013      	ands	r3, r2
 800180c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800180e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001810:	3301      	adds	r3, #1
 8001812:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	681a      	ldr	r2, [r3, #0]
 8001818:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800181a:	fa22 f303 	lsr.w	r3, r2, r3
 800181e:	2b00      	cmp	r3, #0
 8001820:	f47f ae8e 	bne.w	8001540 <HAL_GPIO_Init+0x14>
  }
}
 8001824:	bf00      	nop
 8001826:	bf00      	nop
 8001828:	372c      	adds	r7, #44	@ 0x2c
 800182a:	46bd      	mov	sp, r7
 800182c:	bc80      	pop	{r7}
 800182e:	4770      	bx	lr
 8001830:	40010400 	.word	0x40010400

08001834 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001834:	b480      	push	{r7}
 8001836:	b083      	sub	sp, #12
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
 800183c:	460b      	mov	r3, r1
 800183e:	807b      	strh	r3, [r7, #2]
 8001840:	4613      	mov	r3, r2
 8001842:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001844:	787b      	ldrb	r3, [r7, #1]
 8001846:	2b00      	cmp	r3, #0
 8001848:	d003      	beq.n	8001852 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800184a:	887a      	ldrh	r2, [r7, #2]
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001850:	e003      	b.n	800185a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001852:	887b      	ldrh	r3, [r7, #2]
 8001854:	041a      	lsls	r2, r3, #16
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	611a      	str	r2, [r3, #16]
}
 800185a:	bf00      	nop
 800185c:	370c      	adds	r7, #12
 800185e:	46bd      	mov	sp, r7
 8001860:	bc80      	pop	{r7}
 8001862:	4770      	bx	lr

08001864 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b086      	sub	sp, #24
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	2b00      	cmp	r3, #0
 8001870:	d101      	bne.n	8001876 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001872:	2301      	movs	r3, #1
 8001874:	e272      	b.n	8001d5c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	f003 0301 	and.w	r3, r3, #1
 800187e:	2b00      	cmp	r3, #0
 8001880:	f000 8087 	beq.w	8001992 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001884:	4b92      	ldr	r3, [pc, #584]	@ (8001ad0 <HAL_RCC_OscConfig+0x26c>)
 8001886:	685b      	ldr	r3, [r3, #4]
 8001888:	f003 030c 	and.w	r3, r3, #12
 800188c:	2b04      	cmp	r3, #4
 800188e:	d00c      	beq.n	80018aa <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001890:	4b8f      	ldr	r3, [pc, #572]	@ (8001ad0 <HAL_RCC_OscConfig+0x26c>)
 8001892:	685b      	ldr	r3, [r3, #4]
 8001894:	f003 030c 	and.w	r3, r3, #12
 8001898:	2b08      	cmp	r3, #8
 800189a:	d112      	bne.n	80018c2 <HAL_RCC_OscConfig+0x5e>
 800189c:	4b8c      	ldr	r3, [pc, #560]	@ (8001ad0 <HAL_RCC_OscConfig+0x26c>)
 800189e:	685b      	ldr	r3, [r3, #4]
 80018a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80018a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80018a8:	d10b      	bne.n	80018c2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018aa:	4b89      	ldr	r3, [pc, #548]	@ (8001ad0 <HAL_RCC_OscConfig+0x26c>)
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d06c      	beq.n	8001990 <HAL_RCC_OscConfig+0x12c>
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	685b      	ldr	r3, [r3, #4]
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d168      	bne.n	8001990 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80018be:	2301      	movs	r3, #1
 80018c0:	e24c      	b.n	8001d5c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	685b      	ldr	r3, [r3, #4]
 80018c6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80018ca:	d106      	bne.n	80018da <HAL_RCC_OscConfig+0x76>
 80018cc:	4b80      	ldr	r3, [pc, #512]	@ (8001ad0 <HAL_RCC_OscConfig+0x26c>)
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	4a7f      	ldr	r2, [pc, #508]	@ (8001ad0 <HAL_RCC_OscConfig+0x26c>)
 80018d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80018d6:	6013      	str	r3, [r2, #0]
 80018d8:	e02e      	b.n	8001938 <HAL_RCC_OscConfig+0xd4>
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	685b      	ldr	r3, [r3, #4]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d10c      	bne.n	80018fc <HAL_RCC_OscConfig+0x98>
 80018e2:	4b7b      	ldr	r3, [pc, #492]	@ (8001ad0 <HAL_RCC_OscConfig+0x26c>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	4a7a      	ldr	r2, [pc, #488]	@ (8001ad0 <HAL_RCC_OscConfig+0x26c>)
 80018e8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80018ec:	6013      	str	r3, [r2, #0]
 80018ee:	4b78      	ldr	r3, [pc, #480]	@ (8001ad0 <HAL_RCC_OscConfig+0x26c>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	4a77      	ldr	r2, [pc, #476]	@ (8001ad0 <HAL_RCC_OscConfig+0x26c>)
 80018f4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80018f8:	6013      	str	r3, [r2, #0]
 80018fa:	e01d      	b.n	8001938 <HAL_RCC_OscConfig+0xd4>
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	685b      	ldr	r3, [r3, #4]
 8001900:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001904:	d10c      	bne.n	8001920 <HAL_RCC_OscConfig+0xbc>
 8001906:	4b72      	ldr	r3, [pc, #456]	@ (8001ad0 <HAL_RCC_OscConfig+0x26c>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	4a71      	ldr	r2, [pc, #452]	@ (8001ad0 <HAL_RCC_OscConfig+0x26c>)
 800190c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001910:	6013      	str	r3, [r2, #0]
 8001912:	4b6f      	ldr	r3, [pc, #444]	@ (8001ad0 <HAL_RCC_OscConfig+0x26c>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	4a6e      	ldr	r2, [pc, #440]	@ (8001ad0 <HAL_RCC_OscConfig+0x26c>)
 8001918:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800191c:	6013      	str	r3, [r2, #0]
 800191e:	e00b      	b.n	8001938 <HAL_RCC_OscConfig+0xd4>
 8001920:	4b6b      	ldr	r3, [pc, #428]	@ (8001ad0 <HAL_RCC_OscConfig+0x26c>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	4a6a      	ldr	r2, [pc, #424]	@ (8001ad0 <HAL_RCC_OscConfig+0x26c>)
 8001926:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800192a:	6013      	str	r3, [r2, #0]
 800192c:	4b68      	ldr	r3, [pc, #416]	@ (8001ad0 <HAL_RCC_OscConfig+0x26c>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	4a67      	ldr	r2, [pc, #412]	@ (8001ad0 <HAL_RCC_OscConfig+0x26c>)
 8001932:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001936:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	685b      	ldr	r3, [r3, #4]
 800193c:	2b00      	cmp	r3, #0
 800193e:	d013      	beq.n	8001968 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001940:	f7ff f96a 	bl	8000c18 <HAL_GetTick>
 8001944:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001946:	e008      	b.n	800195a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001948:	f7ff f966 	bl	8000c18 <HAL_GetTick>
 800194c:	4602      	mov	r2, r0
 800194e:	693b      	ldr	r3, [r7, #16]
 8001950:	1ad3      	subs	r3, r2, r3
 8001952:	2b64      	cmp	r3, #100	@ 0x64
 8001954:	d901      	bls.n	800195a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001956:	2303      	movs	r3, #3
 8001958:	e200      	b.n	8001d5c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800195a:	4b5d      	ldr	r3, [pc, #372]	@ (8001ad0 <HAL_RCC_OscConfig+0x26c>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001962:	2b00      	cmp	r3, #0
 8001964:	d0f0      	beq.n	8001948 <HAL_RCC_OscConfig+0xe4>
 8001966:	e014      	b.n	8001992 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001968:	f7ff f956 	bl	8000c18 <HAL_GetTick>
 800196c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800196e:	e008      	b.n	8001982 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001970:	f7ff f952 	bl	8000c18 <HAL_GetTick>
 8001974:	4602      	mov	r2, r0
 8001976:	693b      	ldr	r3, [r7, #16]
 8001978:	1ad3      	subs	r3, r2, r3
 800197a:	2b64      	cmp	r3, #100	@ 0x64
 800197c:	d901      	bls.n	8001982 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800197e:	2303      	movs	r3, #3
 8001980:	e1ec      	b.n	8001d5c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001982:	4b53      	ldr	r3, [pc, #332]	@ (8001ad0 <HAL_RCC_OscConfig+0x26c>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800198a:	2b00      	cmp	r3, #0
 800198c:	d1f0      	bne.n	8001970 <HAL_RCC_OscConfig+0x10c>
 800198e:	e000      	b.n	8001992 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001990:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	f003 0302 	and.w	r3, r3, #2
 800199a:	2b00      	cmp	r3, #0
 800199c:	d063      	beq.n	8001a66 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800199e:	4b4c      	ldr	r3, [pc, #304]	@ (8001ad0 <HAL_RCC_OscConfig+0x26c>)
 80019a0:	685b      	ldr	r3, [r3, #4]
 80019a2:	f003 030c 	and.w	r3, r3, #12
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d00b      	beq.n	80019c2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80019aa:	4b49      	ldr	r3, [pc, #292]	@ (8001ad0 <HAL_RCC_OscConfig+0x26c>)
 80019ac:	685b      	ldr	r3, [r3, #4]
 80019ae:	f003 030c 	and.w	r3, r3, #12
 80019b2:	2b08      	cmp	r3, #8
 80019b4:	d11c      	bne.n	80019f0 <HAL_RCC_OscConfig+0x18c>
 80019b6:	4b46      	ldr	r3, [pc, #280]	@ (8001ad0 <HAL_RCC_OscConfig+0x26c>)
 80019b8:	685b      	ldr	r3, [r3, #4]
 80019ba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d116      	bne.n	80019f0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019c2:	4b43      	ldr	r3, [pc, #268]	@ (8001ad0 <HAL_RCC_OscConfig+0x26c>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	f003 0302 	and.w	r3, r3, #2
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d005      	beq.n	80019da <HAL_RCC_OscConfig+0x176>
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	691b      	ldr	r3, [r3, #16]
 80019d2:	2b01      	cmp	r3, #1
 80019d4:	d001      	beq.n	80019da <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80019d6:	2301      	movs	r3, #1
 80019d8:	e1c0      	b.n	8001d5c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019da:	4b3d      	ldr	r3, [pc, #244]	@ (8001ad0 <HAL_RCC_OscConfig+0x26c>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	695b      	ldr	r3, [r3, #20]
 80019e6:	00db      	lsls	r3, r3, #3
 80019e8:	4939      	ldr	r1, [pc, #228]	@ (8001ad0 <HAL_RCC_OscConfig+0x26c>)
 80019ea:	4313      	orrs	r3, r2
 80019ec:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019ee:	e03a      	b.n	8001a66 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	691b      	ldr	r3, [r3, #16]
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d020      	beq.n	8001a3a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80019f8:	4b36      	ldr	r3, [pc, #216]	@ (8001ad4 <HAL_RCC_OscConfig+0x270>)
 80019fa:	2201      	movs	r2, #1
 80019fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019fe:	f7ff f90b 	bl	8000c18 <HAL_GetTick>
 8001a02:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a04:	e008      	b.n	8001a18 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a06:	f7ff f907 	bl	8000c18 <HAL_GetTick>
 8001a0a:	4602      	mov	r2, r0
 8001a0c:	693b      	ldr	r3, [r7, #16]
 8001a0e:	1ad3      	subs	r3, r2, r3
 8001a10:	2b02      	cmp	r3, #2
 8001a12:	d901      	bls.n	8001a18 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001a14:	2303      	movs	r3, #3
 8001a16:	e1a1      	b.n	8001d5c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a18:	4b2d      	ldr	r3, [pc, #180]	@ (8001ad0 <HAL_RCC_OscConfig+0x26c>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f003 0302 	and.w	r3, r3, #2
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d0f0      	beq.n	8001a06 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a24:	4b2a      	ldr	r3, [pc, #168]	@ (8001ad0 <HAL_RCC_OscConfig+0x26c>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	695b      	ldr	r3, [r3, #20]
 8001a30:	00db      	lsls	r3, r3, #3
 8001a32:	4927      	ldr	r1, [pc, #156]	@ (8001ad0 <HAL_RCC_OscConfig+0x26c>)
 8001a34:	4313      	orrs	r3, r2
 8001a36:	600b      	str	r3, [r1, #0]
 8001a38:	e015      	b.n	8001a66 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a3a:	4b26      	ldr	r3, [pc, #152]	@ (8001ad4 <HAL_RCC_OscConfig+0x270>)
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a40:	f7ff f8ea 	bl	8000c18 <HAL_GetTick>
 8001a44:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a46:	e008      	b.n	8001a5a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a48:	f7ff f8e6 	bl	8000c18 <HAL_GetTick>
 8001a4c:	4602      	mov	r2, r0
 8001a4e:	693b      	ldr	r3, [r7, #16]
 8001a50:	1ad3      	subs	r3, r2, r3
 8001a52:	2b02      	cmp	r3, #2
 8001a54:	d901      	bls.n	8001a5a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001a56:	2303      	movs	r3, #3
 8001a58:	e180      	b.n	8001d5c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a5a:	4b1d      	ldr	r3, [pc, #116]	@ (8001ad0 <HAL_RCC_OscConfig+0x26c>)
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	f003 0302 	and.w	r3, r3, #2
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d1f0      	bne.n	8001a48 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f003 0308 	and.w	r3, r3, #8
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d03a      	beq.n	8001ae8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	699b      	ldr	r3, [r3, #24]
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d019      	beq.n	8001aae <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a7a:	4b17      	ldr	r3, [pc, #92]	@ (8001ad8 <HAL_RCC_OscConfig+0x274>)
 8001a7c:	2201      	movs	r2, #1
 8001a7e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a80:	f7ff f8ca 	bl	8000c18 <HAL_GetTick>
 8001a84:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a86:	e008      	b.n	8001a9a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a88:	f7ff f8c6 	bl	8000c18 <HAL_GetTick>
 8001a8c:	4602      	mov	r2, r0
 8001a8e:	693b      	ldr	r3, [r7, #16]
 8001a90:	1ad3      	subs	r3, r2, r3
 8001a92:	2b02      	cmp	r3, #2
 8001a94:	d901      	bls.n	8001a9a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001a96:	2303      	movs	r3, #3
 8001a98:	e160      	b.n	8001d5c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a9a:	4b0d      	ldr	r3, [pc, #52]	@ (8001ad0 <HAL_RCC_OscConfig+0x26c>)
 8001a9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a9e:	f003 0302 	and.w	r3, r3, #2
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d0f0      	beq.n	8001a88 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001aa6:	2001      	movs	r0, #1
 8001aa8:	f000 face 	bl	8002048 <RCC_Delay>
 8001aac:	e01c      	b.n	8001ae8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001aae:	4b0a      	ldr	r3, [pc, #40]	@ (8001ad8 <HAL_RCC_OscConfig+0x274>)
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ab4:	f7ff f8b0 	bl	8000c18 <HAL_GetTick>
 8001ab8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001aba:	e00f      	b.n	8001adc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001abc:	f7ff f8ac 	bl	8000c18 <HAL_GetTick>
 8001ac0:	4602      	mov	r2, r0
 8001ac2:	693b      	ldr	r3, [r7, #16]
 8001ac4:	1ad3      	subs	r3, r2, r3
 8001ac6:	2b02      	cmp	r3, #2
 8001ac8:	d908      	bls.n	8001adc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001aca:	2303      	movs	r3, #3
 8001acc:	e146      	b.n	8001d5c <HAL_RCC_OscConfig+0x4f8>
 8001ace:	bf00      	nop
 8001ad0:	40021000 	.word	0x40021000
 8001ad4:	42420000 	.word	0x42420000
 8001ad8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001adc:	4b92      	ldr	r3, [pc, #584]	@ (8001d28 <HAL_RCC_OscConfig+0x4c4>)
 8001ade:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ae0:	f003 0302 	and.w	r3, r3, #2
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d1e9      	bne.n	8001abc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f003 0304 	and.w	r3, r3, #4
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	f000 80a6 	beq.w	8001c42 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001af6:	2300      	movs	r3, #0
 8001af8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001afa:	4b8b      	ldr	r3, [pc, #556]	@ (8001d28 <HAL_RCC_OscConfig+0x4c4>)
 8001afc:	69db      	ldr	r3, [r3, #28]
 8001afe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d10d      	bne.n	8001b22 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b06:	4b88      	ldr	r3, [pc, #544]	@ (8001d28 <HAL_RCC_OscConfig+0x4c4>)
 8001b08:	69db      	ldr	r3, [r3, #28]
 8001b0a:	4a87      	ldr	r2, [pc, #540]	@ (8001d28 <HAL_RCC_OscConfig+0x4c4>)
 8001b0c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b10:	61d3      	str	r3, [r2, #28]
 8001b12:	4b85      	ldr	r3, [pc, #532]	@ (8001d28 <HAL_RCC_OscConfig+0x4c4>)
 8001b14:	69db      	ldr	r3, [r3, #28]
 8001b16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b1a:	60bb      	str	r3, [r7, #8]
 8001b1c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b1e:	2301      	movs	r3, #1
 8001b20:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b22:	4b82      	ldr	r3, [pc, #520]	@ (8001d2c <HAL_RCC_OscConfig+0x4c8>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d118      	bne.n	8001b60 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b2e:	4b7f      	ldr	r3, [pc, #508]	@ (8001d2c <HAL_RCC_OscConfig+0x4c8>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	4a7e      	ldr	r2, [pc, #504]	@ (8001d2c <HAL_RCC_OscConfig+0x4c8>)
 8001b34:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b38:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b3a:	f7ff f86d 	bl	8000c18 <HAL_GetTick>
 8001b3e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b40:	e008      	b.n	8001b54 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b42:	f7ff f869 	bl	8000c18 <HAL_GetTick>
 8001b46:	4602      	mov	r2, r0
 8001b48:	693b      	ldr	r3, [r7, #16]
 8001b4a:	1ad3      	subs	r3, r2, r3
 8001b4c:	2b64      	cmp	r3, #100	@ 0x64
 8001b4e:	d901      	bls.n	8001b54 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001b50:	2303      	movs	r3, #3
 8001b52:	e103      	b.n	8001d5c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b54:	4b75      	ldr	r3, [pc, #468]	@ (8001d2c <HAL_RCC_OscConfig+0x4c8>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d0f0      	beq.n	8001b42 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	68db      	ldr	r3, [r3, #12]
 8001b64:	2b01      	cmp	r3, #1
 8001b66:	d106      	bne.n	8001b76 <HAL_RCC_OscConfig+0x312>
 8001b68:	4b6f      	ldr	r3, [pc, #444]	@ (8001d28 <HAL_RCC_OscConfig+0x4c4>)
 8001b6a:	6a1b      	ldr	r3, [r3, #32]
 8001b6c:	4a6e      	ldr	r2, [pc, #440]	@ (8001d28 <HAL_RCC_OscConfig+0x4c4>)
 8001b6e:	f043 0301 	orr.w	r3, r3, #1
 8001b72:	6213      	str	r3, [r2, #32]
 8001b74:	e02d      	b.n	8001bd2 <HAL_RCC_OscConfig+0x36e>
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	68db      	ldr	r3, [r3, #12]
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d10c      	bne.n	8001b98 <HAL_RCC_OscConfig+0x334>
 8001b7e:	4b6a      	ldr	r3, [pc, #424]	@ (8001d28 <HAL_RCC_OscConfig+0x4c4>)
 8001b80:	6a1b      	ldr	r3, [r3, #32]
 8001b82:	4a69      	ldr	r2, [pc, #420]	@ (8001d28 <HAL_RCC_OscConfig+0x4c4>)
 8001b84:	f023 0301 	bic.w	r3, r3, #1
 8001b88:	6213      	str	r3, [r2, #32]
 8001b8a:	4b67      	ldr	r3, [pc, #412]	@ (8001d28 <HAL_RCC_OscConfig+0x4c4>)
 8001b8c:	6a1b      	ldr	r3, [r3, #32]
 8001b8e:	4a66      	ldr	r2, [pc, #408]	@ (8001d28 <HAL_RCC_OscConfig+0x4c4>)
 8001b90:	f023 0304 	bic.w	r3, r3, #4
 8001b94:	6213      	str	r3, [r2, #32]
 8001b96:	e01c      	b.n	8001bd2 <HAL_RCC_OscConfig+0x36e>
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	68db      	ldr	r3, [r3, #12]
 8001b9c:	2b05      	cmp	r3, #5
 8001b9e:	d10c      	bne.n	8001bba <HAL_RCC_OscConfig+0x356>
 8001ba0:	4b61      	ldr	r3, [pc, #388]	@ (8001d28 <HAL_RCC_OscConfig+0x4c4>)
 8001ba2:	6a1b      	ldr	r3, [r3, #32]
 8001ba4:	4a60      	ldr	r2, [pc, #384]	@ (8001d28 <HAL_RCC_OscConfig+0x4c4>)
 8001ba6:	f043 0304 	orr.w	r3, r3, #4
 8001baa:	6213      	str	r3, [r2, #32]
 8001bac:	4b5e      	ldr	r3, [pc, #376]	@ (8001d28 <HAL_RCC_OscConfig+0x4c4>)
 8001bae:	6a1b      	ldr	r3, [r3, #32]
 8001bb0:	4a5d      	ldr	r2, [pc, #372]	@ (8001d28 <HAL_RCC_OscConfig+0x4c4>)
 8001bb2:	f043 0301 	orr.w	r3, r3, #1
 8001bb6:	6213      	str	r3, [r2, #32]
 8001bb8:	e00b      	b.n	8001bd2 <HAL_RCC_OscConfig+0x36e>
 8001bba:	4b5b      	ldr	r3, [pc, #364]	@ (8001d28 <HAL_RCC_OscConfig+0x4c4>)
 8001bbc:	6a1b      	ldr	r3, [r3, #32]
 8001bbe:	4a5a      	ldr	r2, [pc, #360]	@ (8001d28 <HAL_RCC_OscConfig+0x4c4>)
 8001bc0:	f023 0301 	bic.w	r3, r3, #1
 8001bc4:	6213      	str	r3, [r2, #32]
 8001bc6:	4b58      	ldr	r3, [pc, #352]	@ (8001d28 <HAL_RCC_OscConfig+0x4c4>)
 8001bc8:	6a1b      	ldr	r3, [r3, #32]
 8001bca:	4a57      	ldr	r2, [pc, #348]	@ (8001d28 <HAL_RCC_OscConfig+0x4c4>)
 8001bcc:	f023 0304 	bic.w	r3, r3, #4
 8001bd0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	68db      	ldr	r3, [r3, #12]
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d015      	beq.n	8001c06 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bda:	f7ff f81d 	bl	8000c18 <HAL_GetTick>
 8001bde:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001be0:	e00a      	b.n	8001bf8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001be2:	f7ff f819 	bl	8000c18 <HAL_GetTick>
 8001be6:	4602      	mov	r2, r0
 8001be8:	693b      	ldr	r3, [r7, #16]
 8001bea:	1ad3      	subs	r3, r2, r3
 8001bec:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bf0:	4293      	cmp	r3, r2
 8001bf2:	d901      	bls.n	8001bf8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001bf4:	2303      	movs	r3, #3
 8001bf6:	e0b1      	b.n	8001d5c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bf8:	4b4b      	ldr	r3, [pc, #300]	@ (8001d28 <HAL_RCC_OscConfig+0x4c4>)
 8001bfa:	6a1b      	ldr	r3, [r3, #32]
 8001bfc:	f003 0302 	and.w	r3, r3, #2
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d0ee      	beq.n	8001be2 <HAL_RCC_OscConfig+0x37e>
 8001c04:	e014      	b.n	8001c30 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c06:	f7ff f807 	bl	8000c18 <HAL_GetTick>
 8001c0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c0c:	e00a      	b.n	8001c24 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c0e:	f7ff f803 	bl	8000c18 <HAL_GetTick>
 8001c12:	4602      	mov	r2, r0
 8001c14:	693b      	ldr	r3, [r7, #16]
 8001c16:	1ad3      	subs	r3, r2, r3
 8001c18:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c1c:	4293      	cmp	r3, r2
 8001c1e:	d901      	bls.n	8001c24 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001c20:	2303      	movs	r3, #3
 8001c22:	e09b      	b.n	8001d5c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c24:	4b40      	ldr	r3, [pc, #256]	@ (8001d28 <HAL_RCC_OscConfig+0x4c4>)
 8001c26:	6a1b      	ldr	r3, [r3, #32]
 8001c28:	f003 0302 	and.w	r3, r3, #2
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d1ee      	bne.n	8001c0e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001c30:	7dfb      	ldrb	r3, [r7, #23]
 8001c32:	2b01      	cmp	r3, #1
 8001c34:	d105      	bne.n	8001c42 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c36:	4b3c      	ldr	r3, [pc, #240]	@ (8001d28 <HAL_RCC_OscConfig+0x4c4>)
 8001c38:	69db      	ldr	r3, [r3, #28]
 8001c3a:	4a3b      	ldr	r2, [pc, #236]	@ (8001d28 <HAL_RCC_OscConfig+0x4c4>)
 8001c3c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001c40:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	69db      	ldr	r3, [r3, #28]
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	f000 8087 	beq.w	8001d5a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c4c:	4b36      	ldr	r3, [pc, #216]	@ (8001d28 <HAL_RCC_OscConfig+0x4c4>)
 8001c4e:	685b      	ldr	r3, [r3, #4]
 8001c50:	f003 030c 	and.w	r3, r3, #12
 8001c54:	2b08      	cmp	r3, #8
 8001c56:	d061      	beq.n	8001d1c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	69db      	ldr	r3, [r3, #28]
 8001c5c:	2b02      	cmp	r3, #2
 8001c5e:	d146      	bne.n	8001cee <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c60:	4b33      	ldr	r3, [pc, #204]	@ (8001d30 <HAL_RCC_OscConfig+0x4cc>)
 8001c62:	2200      	movs	r2, #0
 8001c64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c66:	f7fe ffd7 	bl	8000c18 <HAL_GetTick>
 8001c6a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c6c:	e008      	b.n	8001c80 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c6e:	f7fe ffd3 	bl	8000c18 <HAL_GetTick>
 8001c72:	4602      	mov	r2, r0
 8001c74:	693b      	ldr	r3, [r7, #16]
 8001c76:	1ad3      	subs	r3, r2, r3
 8001c78:	2b02      	cmp	r3, #2
 8001c7a:	d901      	bls.n	8001c80 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001c7c:	2303      	movs	r3, #3
 8001c7e:	e06d      	b.n	8001d5c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c80:	4b29      	ldr	r3, [pc, #164]	@ (8001d28 <HAL_RCC_OscConfig+0x4c4>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d1f0      	bne.n	8001c6e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	6a1b      	ldr	r3, [r3, #32]
 8001c90:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001c94:	d108      	bne.n	8001ca8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001c96:	4b24      	ldr	r3, [pc, #144]	@ (8001d28 <HAL_RCC_OscConfig+0x4c4>)
 8001c98:	685b      	ldr	r3, [r3, #4]
 8001c9a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	689b      	ldr	r3, [r3, #8]
 8001ca2:	4921      	ldr	r1, [pc, #132]	@ (8001d28 <HAL_RCC_OscConfig+0x4c4>)
 8001ca4:	4313      	orrs	r3, r2
 8001ca6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001ca8:	4b1f      	ldr	r3, [pc, #124]	@ (8001d28 <HAL_RCC_OscConfig+0x4c4>)
 8001caa:	685b      	ldr	r3, [r3, #4]
 8001cac:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	6a19      	ldr	r1, [r3, #32]
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cb8:	430b      	orrs	r3, r1
 8001cba:	491b      	ldr	r1, [pc, #108]	@ (8001d28 <HAL_RCC_OscConfig+0x4c4>)
 8001cbc:	4313      	orrs	r3, r2
 8001cbe:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001cc0:	4b1b      	ldr	r3, [pc, #108]	@ (8001d30 <HAL_RCC_OscConfig+0x4cc>)
 8001cc2:	2201      	movs	r2, #1
 8001cc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cc6:	f7fe ffa7 	bl	8000c18 <HAL_GetTick>
 8001cca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ccc:	e008      	b.n	8001ce0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cce:	f7fe ffa3 	bl	8000c18 <HAL_GetTick>
 8001cd2:	4602      	mov	r2, r0
 8001cd4:	693b      	ldr	r3, [r7, #16]
 8001cd6:	1ad3      	subs	r3, r2, r3
 8001cd8:	2b02      	cmp	r3, #2
 8001cda:	d901      	bls.n	8001ce0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001cdc:	2303      	movs	r3, #3
 8001cde:	e03d      	b.n	8001d5c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ce0:	4b11      	ldr	r3, [pc, #68]	@ (8001d28 <HAL_RCC_OscConfig+0x4c4>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d0f0      	beq.n	8001cce <HAL_RCC_OscConfig+0x46a>
 8001cec:	e035      	b.n	8001d5a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cee:	4b10      	ldr	r3, [pc, #64]	@ (8001d30 <HAL_RCC_OscConfig+0x4cc>)
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cf4:	f7fe ff90 	bl	8000c18 <HAL_GetTick>
 8001cf8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001cfa:	e008      	b.n	8001d0e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cfc:	f7fe ff8c 	bl	8000c18 <HAL_GetTick>
 8001d00:	4602      	mov	r2, r0
 8001d02:	693b      	ldr	r3, [r7, #16]
 8001d04:	1ad3      	subs	r3, r2, r3
 8001d06:	2b02      	cmp	r3, #2
 8001d08:	d901      	bls.n	8001d0e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001d0a:	2303      	movs	r3, #3
 8001d0c:	e026      	b.n	8001d5c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d0e:	4b06      	ldr	r3, [pc, #24]	@ (8001d28 <HAL_RCC_OscConfig+0x4c4>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d1f0      	bne.n	8001cfc <HAL_RCC_OscConfig+0x498>
 8001d1a:	e01e      	b.n	8001d5a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	69db      	ldr	r3, [r3, #28]
 8001d20:	2b01      	cmp	r3, #1
 8001d22:	d107      	bne.n	8001d34 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001d24:	2301      	movs	r3, #1
 8001d26:	e019      	b.n	8001d5c <HAL_RCC_OscConfig+0x4f8>
 8001d28:	40021000 	.word	0x40021000
 8001d2c:	40007000 	.word	0x40007000
 8001d30:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001d34:	4b0b      	ldr	r3, [pc, #44]	@ (8001d64 <HAL_RCC_OscConfig+0x500>)
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	6a1b      	ldr	r3, [r3, #32]
 8001d44:	429a      	cmp	r2, r3
 8001d46:	d106      	bne.n	8001d56 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d52:	429a      	cmp	r2, r3
 8001d54:	d001      	beq.n	8001d5a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001d56:	2301      	movs	r3, #1
 8001d58:	e000      	b.n	8001d5c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001d5a:	2300      	movs	r3, #0
}
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	3718      	adds	r7, #24
 8001d60:	46bd      	mov	sp, r7
 8001d62:	bd80      	pop	{r7, pc}
 8001d64:	40021000 	.word	0x40021000

08001d68 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b084      	sub	sp, #16
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
 8001d70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d101      	bne.n	8001d7c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d78:	2301      	movs	r3, #1
 8001d7a:	e0d0      	b.n	8001f1e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001d7c:	4b6a      	ldr	r3, [pc, #424]	@ (8001f28 <HAL_RCC_ClockConfig+0x1c0>)
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f003 0307 	and.w	r3, r3, #7
 8001d84:	683a      	ldr	r2, [r7, #0]
 8001d86:	429a      	cmp	r2, r3
 8001d88:	d910      	bls.n	8001dac <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d8a:	4b67      	ldr	r3, [pc, #412]	@ (8001f28 <HAL_RCC_ClockConfig+0x1c0>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f023 0207 	bic.w	r2, r3, #7
 8001d92:	4965      	ldr	r1, [pc, #404]	@ (8001f28 <HAL_RCC_ClockConfig+0x1c0>)
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	4313      	orrs	r3, r2
 8001d98:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d9a:	4b63      	ldr	r3, [pc, #396]	@ (8001f28 <HAL_RCC_ClockConfig+0x1c0>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f003 0307 	and.w	r3, r3, #7
 8001da2:	683a      	ldr	r2, [r7, #0]
 8001da4:	429a      	cmp	r2, r3
 8001da6:	d001      	beq.n	8001dac <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001da8:	2301      	movs	r3, #1
 8001daa:	e0b8      	b.n	8001f1e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f003 0302 	and.w	r3, r3, #2
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d020      	beq.n	8001dfa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f003 0304 	and.w	r3, r3, #4
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d005      	beq.n	8001dd0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001dc4:	4b59      	ldr	r3, [pc, #356]	@ (8001f2c <HAL_RCC_ClockConfig+0x1c4>)
 8001dc6:	685b      	ldr	r3, [r3, #4]
 8001dc8:	4a58      	ldr	r2, [pc, #352]	@ (8001f2c <HAL_RCC_ClockConfig+0x1c4>)
 8001dca:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001dce:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f003 0308 	and.w	r3, r3, #8
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d005      	beq.n	8001de8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001ddc:	4b53      	ldr	r3, [pc, #332]	@ (8001f2c <HAL_RCC_ClockConfig+0x1c4>)
 8001dde:	685b      	ldr	r3, [r3, #4]
 8001de0:	4a52      	ldr	r2, [pc, #328]	@ (8001f2c <HAL_RCC_ClockConfig+0x1c4>)
 8001de2:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001de6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001de8:	4b50      	ldr	r3, [pc, #320]	@ (8001f2c <HAL_RCC_ClockConfig+0x1c4>)
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	689b      	ldr	r3, [r3, #8]
 8001df4:	494d      	ldr	r1, [pc, #308]	@ (8001f2c <HAL_RCC_ClockConfig+0x1c4>)
 8001df6:	4313      	orrs	r3, r2
 8001df8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f003 0301 	and.w	r3, r3, #1
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d040      	beq.n	8001e88 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	685b      	ldr	r3, [r3, #4]
 8001e0a:	2b01      	cmp	r3, #1
 8001e0c:	d107      	bne.n	8001e1e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e0e:	4b47      	ldr	r3, [pc, #284]	@ (8001f2c <HAL_RCC_ClockConfig+0x1c4>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d115      	bne.n	8001e46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	e07f      	b.n	8001f1e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	685b      	ldr	r3, [r3, #4]
 8001e22:	2b02      	cmp	r3, #2
 8001e24:	d107      	bne.n	8001e36 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e26:	4b41      	ldr	r3, [pc, #260]	@ (8001f2c <HAL_RCC_ClockConfig+0x1c4>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d109      	bne.n	8001e46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e32:	2301      	movs	r3, #1
 8001e34:	e073      	b.n	8001f1e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e36:	4b3d      	ldr	r3, [pc, #244]	@ (8001f2c <HAL_RCC_ClockConfig+0x1c4>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f003 0302 	and.w	r3, r3, #2
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d101      	bne.n	8001e46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e42:	2301      	movs	r3, #1
 8001e44:	e06b      	b.n	8001f1e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e46:	4b39      	ldr	r3, [pc, #228]	@ (8001f2c <HAL_RCC_ClockConfig+0x1c4>)
 8001e48:	685b      	ldr	r3, [r3, #4]
 8001e4a:	f023 0203 	bic.w	r2, r3, #3
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	685b      	ldr	r3, [r3, #4]
 8001e52:	4936      	ldr	r1, [pc, #216]	@ (8001f2c <HAL_RCC_ClockConfig+0x1c4>)
 8001e54:	4313      	orrs	r3, r2
 8001e56:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001e58:	f7fe fede 	bl	8000c18 <HAL_GetTick>
 8001e5c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e5e:	e00a      	b.n	8001e76 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e60:	f7fe feda 	bl	8000c18 <HAL_GetTick>
 8001e64:	4602      	mov	r2, r0
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	1ad3      	subs	r3, r2, r3
 8001e6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d901      	bls.n	8001e76 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001e72:	2303      	movs	r3, #3
 8001e74:	e053      	b.n	8001f1e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e76:	4b2d      	ldr	r3, [pc, #180]	@ (8001f2c <HAL_RCC_ClockConfig+0x1c4>)
 8001e78:	685b      	ldr	r3, [r3, #4]
 8001e7a:	f003 020c 	and.w	r2, r3, #12
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	685b      	ldr	r3, [r3, #4]
 8001e82:	009b      	lsls	r3, r3, #2
 8001e84:	429a      	cmp	r2, r3
 8001e86:	d1eb      	bne.n	8001e60 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001e88:	4b27      	ldr	r3, [pc, #156]	@ (8001f28 <HAL_RCC_ClockConfig+0x1c0>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f003 0307 	and.w	r3, r3, #7
 8001e90:	683a      	ldr	r2, [r7, #0]
 8001e92:	429a      	cmp	r2, r3
 8001e94:	d210      	bcs.n	8001eb8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e96:	4b24      	ldr	r3, [pc, #144]	@ (8001f28 <HAL_RCC_ClockConfig+0x1c0>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f023 0207 	bic.w	r2, r3, #7
 8001e9e:	4922      	ldr	r1, [pc, #136]	@ (8001f28 <HAL_RCC_ClockConfig+0x1c0>)
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	4313      	orrs	r3, r2
 8001ea4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ea6:	4b20      	ldr	r3, [pc, #128]	@ (8001f28 <HAL_RCC_ClockConfig+0x1c0>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f003 0307 	and.w	r3, r3, #7
 8001eae:	683a      	ldr	r2, [r7, #0]
 8001eb0:	429a      	cmp	r2, r3
 8001eb2:	d001      	beq.n	8001eb8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001eb4:	2301      	movs	r3, #1
 8001eb6:	e032      	b.n	8001f1e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f003 0304 	and.w	r3, r3, #4
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d008      	beq.n	8001ed6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ec4:	4b19      	ldr	r3, [pc, #100]	@ (8001f2c <HAL_RCC_ClockConfig+0x1c4>)
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	68db      	ldr	r3, [r3, #12]
 8001ed0:	4916      	ldr	r1, [pc, #88]	@ (8001f2c <HAL_RCC_ClockConfig+0x1c4>)
 8001ed2:	4313      	orrs	r3, r2
 8001ed4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f003 0308 	and.w	r3, r3, #8
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d009      	beq.n	8001ef6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001ee2:	4b12      	ldr	r3, [pc, #72]	@ (8001f2c <HAL_RCC_ClockConfig+0x1c4>)
 8001ee4:	685b      	ldr	r3, [r3, #4]
 8001ee6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	691b      	ldr	r3, [r3, #16]
 8001eee:	00db      	lsls	r3, r3, #3
 8001ef0:	490e      	ldr	r1, [pc, #56]	@ (8001f2c <HAL_RCC_ClockConfig+0x1c4>)
 8001ef2:	4313      	orrs	r3, r2
 8001ef4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001ef6:	f000 f821 	bl	8001f3c <HAL_RCC_GetSysClockFreq>
 8001efa:	4602      	mov	r2, r0
 8001efc:	4b0b      	ldr	r3, [pc, #44]	@ (8001f2c <HAL_RCC_ClockConfig+0x1c4>)
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	091b      	lsrs	r3, r3, #4
 8001f02:	f003 030f 	and.w	r3, r3, #15
 8001f06:	490a      	ldr	r1, [pc, #40]	@ (8001f30 <HAL_RCC_ClockConfig+0x1c8>)
 8001f08:	5ccb      	ldrb	r3, [r1, r3]
 8001f0a:	fa22 f303 	lsr.w	r3, r2, r3
 8001f0e:	4a09      	ldr	r2, [pc, #36]	@ (8001f34 <HAL_RCC_ClockConfig+0x1cc>)
 8001f10:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001f12:	4b09      	ldr	r3, [pc, #36]	@ (8001f38 <HAL_RCC_ClockConfig+0x1d0>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	4618      	mov	r0, r3
 8001f18:	f7fe fe3c 	bl	8000b94 <HAL_InitTick>

  return HAL_OK;
 8001f1c:	2300      	movs	r3, #0
}
 8001f1e:	4618      	mov	r0, r3
 8001f20:	3710      	adds	r7, #16
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	bf00      	nop
 8001f28:	40022000 	.word	0x40022000
 8001f2c:	40021000 	.word	0x40021000
 8001f30:	08003a10 	.word	0x08003a10
 8001f34:	20000000 	.word	0x20000000
 8001f38:	20000004 	.word	0x20000004

08001f3c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	b087      	sub	sp, #28
 8001f40:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001f42:	2300      	movs	r3, #0
 8001f44:	60fb      	str	r3, [r7, #12]
 8001f46:	2300      	movs	r3, #0
 8001f48:	60bb      	str	r3, [r7, #8]
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	617b      	str	r3, [r7, #20]
 8001f4e:	2300      	movs	r3, #0
 8001f50:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001f52:	2300      	movs	r3, #0
 8001f54:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001f56:	4b1e      	ldr	r3, [pc, #120]	@ (8001fd0 <HAL_RCC_GetSysClockFreq+0x94>)
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	f003 030c 	and.w	r3, r3, #12
 8001f62:	2b04      	cmp	r3, #4
 8001f64:	d002      	beq.n	8001f6c <HAL_RCC_GetSysClockFreq+0x30>
 8001f66:	2b08      	cmp	r3, #8
 8001f68:	d003      	beq.n	8001f72 <HAL_RCC_GetSysClockFreq+0x36>
 8001f6a:	e027      	b.n	8001fbc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001f6c:	4b19      	ldr	r3, [pc, #100]	@ (8001fd4 <HAL_RCC_GetSysClockFreq+0x98>)
 8001f6e:	613b      	str	r3, [r7, #16]
      break;
 8001f70:	e027      	b.n	8001fc2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	0c9b      	lsrs	r3, r3, #18
 8001f76:	f003 030f 	and.w	r3, r3, #15
 8001f7a:	4a17      	ldr	r2, [pc, #92]	@ (8001fd8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001f7c:	5cd3      	ldrb	r3, [r2, r3]
 8001f7e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d010      	beq.n	8001fac <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001f8a:	4b11      	ldr	r3, [pc, #68]	@ (8001fd0 <HAL_RCC_GetSysClockFreq+0x94>)
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	0c5b      	lsrs	r3, r3, #17
 8001f90:	f003 0301 	and.w	r3, r3, #1
 8001f94:	4a11      	ldr	r2, [pc, #68]	@ (8001fdc <HAL_RCC_GetSysClockFreq+0xa0>)
 8001f96:	5cd3      	ldrb	r3, [r2, r3]
 8001f98:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	4a0d      	ldr	r2, [pc, #52]	@ (8001fd4 <HAL_RCC_GetSysClockFreq+0x98>)
 8001f9e:	fb03 f202 	mul.w	r2, r3, r2
 8001fa2:	68bb      	ldr	r3, [r7, #8]
 8001fa4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fa8:	617b      	str	r3, [r7, #20]
 8001faa:	e004      	b.n	8001fb6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	4a0c      	ldr	r2, [pc, #48]	@ (8001fe0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001fb0:	fb02 f303 	mul.w	r3, r2, r3
 8001fb4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001fb6:	697b      	ldr	r3, [r7, #20]
 8001fb8:	613b      	str	r3, [r7, #16]
      break;
 8001fba:	e002      	b.n	8001fc2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001fbc:	4b05      	ldr	r3, [pc, #20]	@ (8001fd4 <HAL_RCC_GetSysClockFreq+0x98>)
 8001fbe:	613b      	str	r3, [r7, #16]
      break;
 8001fc0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001fc2:	693b      	ldr	r3, [r7, #16]
}
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	371c      	adds	r7, #28
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	bc80      	pop	{r7}
 8001fcc:	4770      	bx	lr
 8001fce:	bf00      	nop
 8001fd0:	40021000 	.word	0x40021000
 8001fd4:	007a1200 	.word	0x007a1200
 8001fd8:	08003a28 	.word	0x08003a28
 8001fdc:	08003a38 	.word	0x08003a38
 8001fe0:	003d0900 	.word	0x003d0900

08001fe4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001fe8:	4b02      	ldr	r3, [pc, #8]	@ (8001ff4 <HAL_RCC_GetHCLKFreq+0x10>)
 8001fea:	681b      	ldr	r3, [r3, #0]
}
 8001fec:	4618      	mov	r0, r3
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bc80      	pop	{r7}
 8001ff2:	4770      	bx	lr
 8001ff4:	20000000 	.word	0x20000000

08001ff8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001ffc:	f7ff fff2 	bl	8001fe4 <HAL_RCC_GetHCLKFreq>
 8002000:	4602      	mov	r2, r0
 8002002:	4b05      	ldr	r3, [pc, #20]	@ (8002018 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002004:	685b      	ldr	r3, [r3, #4]
 8002006:	0a1b      	lsrs	r3, r3, #8
 8002008:	f003 0307 	and.w	r3, r3, #7
 800200c:	4903      	ldr	r1, [pc, #12]	@ (800201c <HAL_RCC_GetPCLK1Freq+0x24>)
 800200e:	5ccb      	ldrb	r3, [r1, r3]
 8002010:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002014:	4618      	mov	r0, r3
 8002016:	bd80      	pop	{r7, pc}
 8002018:	40021000 	.word	0x40021000
 800201c:	08003a20 	.word	0x08003a20

08002020 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002024:	f7ff ffde 	bl	8001fe4 <HAL_RCC_GetHCLKFreq>
 8002028:	4602      	mov	r2, r0
 800202a:	4b05      	ldr	r3, [pc, #20]	@ (8002040 <HAL_RCC_GetPCLK2Freq+0x20>)
 800202c:	685b      	ldr	r3, [r3, #4]
 800202e:	0adb      	lsrs	r3, r3, #11
 8002030:	f003 0307 	and.w	r3, r3, #7
 8002034:	4903      	ldr	r1, [pc, #12]	@ (8002044 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002036:	5ccb      	ldrb	r3, [r1, r3]
 8002038:	fa22 f303 	lsr.w	r3, r2, r3
}
 800203c:	4618      	mov	r0, r3
 800203e:	bd80      	pop	{r7, pc}
 8002040:	40021000 	.word	0x40021000
 8002044:	08003a20 	.word	0x08003a20

08002048 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002048:	b480      	push	{r7}
 800204a:	b085      	sub	sp, #20
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002050:	4b0a      	ldr	r3, [pc, #40]	@ (800207c <RCC_Delay+0x34>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	4a0a      	ldr	r2, [pc, #40]	@ (8002080 <RCC_Delay+0x38>)
 8002056:	fba2 2303 	umull	r2, r3, r2, r3
 800205a:	0a5b      	lsrs	r3, r3, #9
 800205c:	687a      	ldr	r2, [r7, #4]
 800205e:	fb02 f303 	mul.w	r3, r2, r3
 8002062:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002064:	bf00      	nop
  }
  while (Delay --);
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	1e5a      	subs	r2, r3, #1
 800206a:	60fa      	str	r2, [r7, #12]
 800206c:	2b00      	cmp	r3, #0
 800206e:	d1f9      	bne.n	8002064 <RCC_Delay+0x1c>
}
 8002070:	bf00      	nop
 8002072:	bf00      	nop
 8002074:	3714      	adds	r7, #20
 8002076:	46bd      	mov	sp, r7
 8002078:	bc80      	pop	{r7}
 800207a:	4770      	bx	lr
 800207c:	20000000 	.word	0x20000000
 8002080:	10624dd3 	.word	0x10624dd3

08002084 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b086      	sub	sp, #24
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800208c:	2300      	movs	r3, #0
 800208e:	613b      	str	r3, [r7, #16]
 8002090:	2300      	movs	r3, #0
 8002092:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f003 0301 	and.w	r3, r3, #1
 800209c:	2b00      	cmp	r3, #0
 800209e:	d07d      	beq.n	800219c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80020a0:	2300      	movs	r3, #0
 80020a2:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020a4:	4b4f      	ldr	r3, [pc, #316]	@ (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020a6:	69db      	ldr	r3, [r3, #28]
 80020a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d10d      	bne.n	80020cc <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020b0:	4b4c      	ldr	r3, [pc, #304]	@ (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020b2:	69db      	ldr	r3, [r3, #28]
 80020b4:	4a4b      	ldr	r2, [pc, #300]	@ (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020ba:	61d3      	str	r3, [r2, #28]
 80020bc:	4b49      	ldr	r3, [pc, #292]	@ (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020be:	69db      	ldr	r3, [r3, #28]
 80020c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020c4:	60bb      	str	r3, [r7, #8]
 80020c6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80020c8:	2301      	movs	r3, #1
 80020ca:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020cc:	4b46      	ldr	r3, [pc, #280]	@ (80021e8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d118      	bne.n	800210a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80020d8:	4b43      	ldr	r3, [pc, #268]	@ (80021e8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	4a42      	ldr	r2, [pc, #264]	@ (80021e8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80020de:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80020e2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80020e4:	f7fe fd98 	bl	8000c18 <HAL_GetTick>
 80020e8:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020ea:	e008      	b.n	80020fe <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020ec:	f7fe fd94 	bl	8000c18 <HAL_GetTick>
 80020f0:	4602      	mov	r2, r0
 80020f2:	693b      	ldr	r3, [r7, #16]
 80020f4:	1ad3      	subs	r3, r2, r3
 80020f6:	2b64      	cmp	r3, #100	@ 0x64
 80020f8:	d901      	bls.n	80020fe <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80020fa:	2303      	movs	r3, #3
 80020fc:	e06d      	b.n	80021da <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020fe:	4b3a      	ldr	r3, [pc, #232]	@ (80021e8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002106:	2b00      	cmp	r3, #0
 8002108:	d0f0      	beq.n	80020ec <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800210a:	4b36      	ldr	r3, [pc, #216]	@ (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800210c:	6a1b      	ldr	r3, [r3, #32]
 800210e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002112:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	2b00      	cmp	r3, #0
 8002118:	d02e      	beq.n	8002178 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	685b      	ldr	r3, [r3, #4]
 800211e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002122:	68fa      	ldr	r2, [r7, #12]
 8002124:	429a      	cmp	r2, r3
 8002126:	d027      	beq.n	8002178 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002128:	4b2e      	ldr	r3, [pc, #184]	@ (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800212a:	6a1b      	ldr	r3, [r3, #32]
 800212c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002130:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002132:	4b2e      	ldr	r3, [pc, #184]	@ (80021ec <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002134:	2201      	movs	r2, #1
 8002136:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002138:	4b2c      	ldr	r3, [pc, #176]	@ (80021ec <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800213a:	2200      	movs	r2, #0
 800213c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800213e:	4a29      	ldr	r2, [pc, #164]	@ (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	f003 0301 	and.w	r3, r3, #1
 800214a:	2b00      	cmp	r3, #0
 800214c:	d014      	beq.n	8002178 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800214e:	f7fe fd63 	bl	8000c18 <HAL_GetTick>
 8002152:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002154:	e00a      	b.n	800216c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002156:	f7fe fd5f 	bl	8000c18 <HAL_GetTick>
 800215a:	4602      	mov	r2, r0
 800215c:	693b      	ldr	r3, [r7, #16]
 800215e:	1ad3      	subs	r3, r2, r3
 8002160:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002164:	4293      	cmp	r3, r2
 8002166:	d901      	bls.n	800216c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002168:	2303      	movs	r3, #3
 800216a:	e036      	b.n	80021da <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800216c:	4b1d      	ldr	r3, [pc, #116]	@ (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800216e:	6a1b      	ldr	r3, [r3, #32]
 8002170:	f003 0302 	and.w	r3, r3, #2
 8002174:	2b00      	cmp	r3, #0
 8002176:	d0ee      	beq.n	8002156 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002178:	4b1a      	ldr	r3, [pc, #104]	@ (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800217a:	6a1b      	ldr	r3, [r3, #32]
 800217c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	4917      	ldr	r1, [pc, #92]	@ (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002186:	4313      	orrs	r3, r2
 8002188:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800218a:	7dfb      	ldrb	r3, [r7, #23]
 800218c:	2b01      	cmp	r3, #1
 800218e:	d105      	bne.n	800219c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002190:	4b14      	ldr	r3, [pc, #80]	@ (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002192:	69db      	ldr	r3, [r3, #28]
 8002194:	4a13      	ldr	r2, [pc, #76]	@ (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002196:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800219a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f003 0302 	and.w	r3, r3, #2
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d008      	beq.n	80021ba <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80021a8:	4b0e      	ldr	r3, [pc, #56]	@ (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80021aa:	685b      	ldr	r3, [r3, #4]
 80021ac:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	689b      	ldr	r3, [r3, #8]
 80021b4:	490b      	ldr	r1, [pc, #44]	@ (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80021b6:	4313      	orrs	r3, r2
 80021b8:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f003 0310 	and.w	r3, r3, #16
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d008      	beq.n	80021d8 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80021c6:	4b07      	ldr	r3, [pc, #28]	@ (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80021c8:	685b      	ldr	r3, [r3, #4]
 80021ca:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	68db      	ldr	r3, [r3, #12]
 80021d2:	4904      	ldr	r1, [pc, #16]	@ (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80021d4:	4313      	orrs	r3, r2
 80021d6:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80021d8:	2300      	movs	r3, #0
}
 80021da:	4618      	mov	r0, r3
 80021dc:	3718      	adds	r7, #24
 80021de:	46bd      	mov	sp, r7
 80021e0:	bd80      	pop	{r7, pc}
 80021e2:	bf00      	nop
 80021e4:	40021000 	.word	0x40021000
 80021e8:	40007000 	.word	0x40007000
 80021ec:	42420440 	.word	0x42420440

080021f0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b082      	sub	sp, #8
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d101      	bne.n	8002202 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80021fe:	2301      	movs	r3, #1
 8002200:	e076      	b.n	80022f0 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002206:	2b00      	cmp	r3, #0
 8002208:	d108      	bne.n	800221c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	685b      	ldr	r3, [r3, #4]
 800220e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002212:	d009      	beq.n	8002228 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	2200      	movs	r2, #0
 8002218:	61da      	str	r2, [r3, #28]
 800221a:	e005      	b.n	8002228 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	2200      	movs	r2, #0
 8002220:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	2200      	movs	r2, #0
 8002226:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2200      	movs	r2, #0
 800222c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002234:	b2db      	uxtb	r3, r3
 8002236:	2b00      	cmp	r3, #0
 8002238:	d106      	bne.n	8002248 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	2200      	movs	r2, #0
 800223e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002242:	6878      	ldr	r0, [r7, #4]
 8002244:	f7fe fabc 	bl	80007c0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	2202      	movs	r2, #2
 800224c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	681a      	ldr	r2, [r3, #0]
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800225e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	689b      	ldr	r3, [r3, #8]
 800226c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002270:	431a      	orrs	r2, r3
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	68db      	ldr	r3, [r3, #12]
 8002276:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800227a:	431a      	orrs	r2, r3
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	691b      	ldr	r3, [r3, #16]
 8002280:	f003 0302 	and.w	r3, r3, #2
 8002284:	431a      	orrs	r2, r3
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	695b      	ldr	r3, [r3, #20]
 800228a:	f003 0301 	and.w	r3, r3, #1
 800228e:	431a      	orrs	r2, r3
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	699b      	ldr	r3, [r3, #24]
 8002294:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002298:	431a      	orrs	r2, r3
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	69db      	ldr	r3, [r3, #28]
 800229e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80022a2:	431a      	orrs	r2, r3
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6a1b      	ldr	r3, [r3, #32]
 80022a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022ac:	ea42 0103 	orr.w	r1, r2, r3
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022b4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	430a      	orrs	r2, r1
 80022be:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	699b      	ldr	r3, [r3, #24]
 80022c4:	0c1a      	lsrs	r2, r3, #16
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f002 0204 	and.w	r2, r2, #4
 80022ce:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	69da      	ldr	r2, [r3, #28]
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80022de:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2200      	movs	r2, #0
 80022e4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	2201      	movs	r2, #1
 80022ea:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80022ee:	2300      	movs	r3, #0
}
 80022f0:	4618      	mov	r0, r3
 80022f2:	3708      	adds	r7, #8
 80022f4:	46bd      	mov	sp, r7
 80022f6:	bd80      	pop	{r7, pc}

080022f8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b082      	sub	sp, #8
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	2b00      	cmp	r3, #0
 8002304:	d101      	bne.n	800230a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002306:	2301      	movs	r3, #1
 8002308:	e041      	b.n	800238e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002310:	b2db      	uxtb	r3, r3
 8002312:	2b00      	cmp	r3, #0
 8002314:	d106      	bne.n	8002324 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	2200      	movs	r2, #0
 800231a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800231e:	6878      	ldr	r0, [r7, #4]
 8002320:	f7fe fa98 	bl	8000854 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	2202      	movs	r2, #2
 8002328:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681a      	ldr	r2, [r3, #0]
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	3304      	adds	r3, #4
 8002334:	4619      	mov	r1, r3
 8002336:	4610      	mov	r0, r2
 8002338:	f000 f948 	bl	80025cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	2201      	movs	r2, #1
 8002340:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	2201      	movs	r2, #1
 8002348:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	2201      	movs	r2, #1
 8002350:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2201      	movs	r2, #1
 8002358:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	2201      	movs	r2, #1
 8002360:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	2201      	movs	r2, #1
 8002368:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	2201      	movs	r2, #1
 8002370:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	2201      	movs	r2, #1
 8002378:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2201      	movs	r2, #1
 8002380:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2201      	movs	r2, #1
 8002388:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800238c:	2300      	movs	r3, #0
}
 800238e:	4618      	mov	r0, r3
 8002390:	3708      	adds	r7, #8
 8002392:	46bd      	mov	sp, r7
 8002394:	bd80      	pop	{r7, pc}
	...

08002398 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002398:	b480      	push	{r7}
 800239a:	b085      	sub	sp, #20
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80023a6:	b2db      	uxtb	r3, r3
 80023a8:	2b01      	cmp	r3, #1
 80023aa:	d001      	beq.n	80023b0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80023ac:	2301      	movs	r3, #1
 80023ae:	e03a      	b.n	8002426 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2202      	movs	r2, #2
 80023b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	68da      	ldr	r2, [r3, #12]
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f042 0201 	orr.w	r2, r2, #1
 80023c6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	4a18      	ldr	r2, [pc, #96]	@ (8002430 <HAL_TIM_Base_Start_IT+0x98>)
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d00e      	beq.n	80023f0 <HAL_TIM_Base_Start_IT+0x58>
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80023da:	d009      	beq.n	80023f0 <HAL_TIM_Base_Start_IT+0x58>
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	4a14      	ldr	r2, [pc, #80]	@ (8002434 <HAL_TIM_Base_Start_IT+0x9c>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d004      	beq.n	80023f0 <HAL_TIM_Base_Start_IT+0x58>
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	4a13      	ldr	r2, [pc, #76]	@ (8002438 <HAL_TIM_Base_Start_IT+0xa0>)
 80023ec:	4293      	cmp	r3, r2
 80023ee:	d111      	bne.n	8002414 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	689b      	ldr	r3, [r3, #8]
 80023f6:	f003 0307 	and.w	r3, r3, #7
 80023fa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	2b06      	cmp	r3, #6
 8002400:	d010      	beq.n	8002424 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	681a      	ldr	r2, [r3, #0]
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f042 0201 	orr.w	r2, r2, #1
 8002410:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002412:	e007      	b.n	8002424 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	681a      	ldr	r2, [r3, #0]
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f042 0201 	orr.w	r2, r2, #1
 8002422:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002424:	2300      	movs	r3, #0
}
 8002426:	4618      	mov	r0, r3
 8002428:	3714      	adds	r7, #20
 800242a:	46bd      	mov	sp, r7
 800242c:	bc80      	pop	{r7}
 800242e:	4770      	bx	lr
 8002430:	40012c00 	.word	0x40012c00
 8002434:	40000400 	.word	0x40000400
 8002438:	40000800 	.word	0x40000800

0800243c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b084      	sub	sp, #16
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
 8002444:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002446:	2300      	movs	r3, #0
 8002448:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002450:	2b01      	cmp	r3, #1
 8002452:	d101      	bne.n	8002458 <HAL_TIM_ConfigClockSource+0x1c>
 8002454:	2302      	movs	r3, #2
 8002456:	e0b4      	b.n	80025c2 <HAL_TIM_ConfigClockSource+0x186>
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	2201      	movs	r2, #1
 800245c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	2202      	movs	r2, #2
 8002464:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	689b      	ldr	r3, [r3, #8]
 800246e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002470:	68bb      	ldr	r3, [r7, #8]
 8002472:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002476:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002478:	68bb      	ldr	r3, [r7, #8]
 800247a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800247e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	68ba      	ldr	r2, [r7, #8]
 8002486:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002490:	d03e      	beq.n	8002510 <HAL_TIM_ConfigClockSource+0xd4>
 8002492:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002496:	f200 8087 	bhi.w	80025a8 <HAL_TIM_ConfigClockSource+0x16c>
 800249a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800249e:	f000 8086 	beq.w	80025ae <HAL_TIM_ConfigClockSource+0x172>
 80024a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80024a6:	d87f      	bhi.n	80025a8 <HAL_TIM_ConfigClockSource+0x16c>
 80024a8:	2b70      	cmp	r3, #112	@ 0x70
 80024aa:	d01a      	beq.n	80024e2 <HAL_TIM_ConfigClockSource+0xa6>
 80024ac:	2b70      	cmp	r3, #112	@ 0x70
 80024ae:	d87b      	bhi.n	80025a8 <HAL_TIM_ConfigClockSource+0x16c>
 80024b0:	2b60      	cmp	r3, #96	@ 0x60
 80024b2:	d050      	beq.n	8002556 <HAL_TIM_ConfigClockSource+0x11a>
 80024b4:	2b60      	cmp	r3, #96	@ 0x60
 80024b6:	d877      	bhi.n	80025a8 <HAL_TIM_ConfigClockSource+0x16c>
 80024b8:	2b50      	cmp	r3, #80	@ 0x50
 80024ba:	d03c      	beq.n	8002536 <HAL_TIM_ConfigClockSource+0xfa>
 80024bc:	2b50      	cmp	r3, #80	@ 0x50
 80024be:	d873      	bhi.n	80025a8 <HAL_TIM_ConfigClockSource+0x16c>
 80024c0:	2b40      	cmp	r3, #64	@ 0x40
 80024c2:	d058      	beq.n	8002576 <HAL_TIM_ConfigClockSource+0x13a>
 80024c4:	2b40      	cmp	r3, #64	@ 0x40
 80024c6:	d86f      	bhi.n	80025a8 <HAL_TIM_ConfigClockSource+0x16c>
 80024c8:	2b30      	cmp	r3, #48	@ 0x30
 80024ca:	d064      	beq.n	8002596 <HAL_TIM_ConfigClockSource+0x15a>
 80024cc:	2b30      	cmp	r3, #48	@ 0x30
 80024ce:	d86b      	bhi.n	80025a8 <HAL_TIM_ConfigClockSource+0x16c>
 80024d0:	2b20      	cmp	r3, #32
 80024d2:	d060      	beq.n	8002596 <HAL_TIM_ConfigClockSource+0x15a>
 80024d4:	2b20      	cmp	r3, #32
 80024d6:	d867      	bhi.n	80025a8 <HAL_TIM_ConfigClockSource+0x16c>
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d05c      	beq.n	8002596 <HAL_TIM_ConfigClockSource+0x15a>
 80024dc:	2b10      	cmp	r3, #16
 80024de:	d05a      	beq.n	8002596 <HAL_TIM_ConfigClockSource+0x15a>
 80024e0:	e062      	b.n	80025a8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80024ea:	683b      	ldr	r3, [r7, #0]
 80024ec:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80024f2:	f000 f950 	bl	8002796 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	689b      	ldr	r3, [r3, #8]
 80024fc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80024fe:	68bb      	ldr	r3, [r7, #8]
 8002500:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002504:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	68ba      	ldr	r2, [r7, #8]
 800250c:	609a      	str	r2, [r3, #8]
      break;
 800250e:	e04f      	b.n	80025b0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002520:	f000 f939 	bl	8002796 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	689a      	ldr	r2, [r3, #8]
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002532:	609a      	str	r2, [r3, #8]
      break;
 8002534:	e03c      	b.n	80025b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800253a:	683b      	ldr	r3, [r7, #0]
 800253c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002542:	461a      	mov	r2, r3
 8002544:	f000 f8b0 	bl	80026a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	2150      	movs	r1, #80	@ 0x50
 800254e:	4618      	mov	r0, r3
 8002550:	f000 f907 	bl	8002762 <TIM_ITRx_SetConfig>
      break;
 8002554:	e02c      	b.n	80025b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002562:	461a      	mov	r2, r3
 8002564:	f000 f8ce 	bl	8002704 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	2160      	movs	r1, #96	@ 0x60
 800256e:	4618      	mov	r0, r3
 8002570:	f000 f8f7 	bl	8002762 <TIM_ITRx_SetConfig>
      break;
 8002574:	e01c      	b.n	80025b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002582:	461a      	mov	r2, r3
 8002584:	f000 f890 	bl	80026a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	2140      	movs	r1, #64	@ 0x40
 800258e:	4618      	mov	r0, r3
 8002590:	f000 f8e7 	bl	8002762 <TIM_ITRx_SetConfig>
      break;
 8002594:	e00c      	b.n	80025b0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681a      	ldr	r2, [r3, #0]
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	4619      	mov	r1, r3
 80025a0:	4610      	mov	r0, r2
 80025a2:	f000 f8de 	bl	8002762 <TIM_ITRx_SetConfig>
      break;
 80025a6:	e003      	b.n	80025b0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80025a8:	2301      	movs	r3, #1
 80025aa:	73fb      	strb	r3, [r7, #15]
      break;
 80025ac:	e000      	b.n	80025b0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80025ae:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2201      	movs	r2, #1
 80025b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2200      	movs	r2, #0
 80025bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80025c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80025c2:	4618      	mov	r0, r3
 80025c4:	3710      	adds	r7, #16
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}
	...

080025cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80025cc:	b480      	push	{r7}
 80025ce:	b085      	sub	sp, #20
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
 80025d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	4a2f      	ldr	r2, [pc, #188]	@ (800269c <TIM_Base_SetConfig+0xd0>)
 80025e0:	4293      	cmp	r3, r2
 80025e2:	d00b      	beq.n	80025fc <TIM_Base_SetConfig+0x30>
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80025ea:	d007      	beq.n	80025fc <TIM_Base_SetConfig+0x30>
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	4a2c      	ldr	r2, [pc, #176]	@ (80026a0 <TIM_Base_SetConfig+0xd4>)
 80025f0:	4293      	cmp	r3, r2
 80025f2:	d003      	beq.n	80025fc <TIM_Base_SetConfig+0x30>
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	4a2b      	ldr	r2, [pc, #172]	@ (80026a4 <TIM_Base_SetConfig+0xd8>)
 80025f8:	4293      	cmp	r3, r2
 80025fa:	d108      	bne.n	800260e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002602:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	685b      	ldr	r3, [r3, #4]
 8002608:	68fa      	ldr	r2, [r7, #12]
 800260a:	4313      	orrs	r3, r2
 800260c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	4a22      	ldr	r2, [pc, #136]	@ (800269c <TIM_Base_SetConfig+0xd0>)
 8002612:	4293      	cmp	r3, r2
 8002614:	d00b      	beq.n	800262e <TIM_Base_SetConfig+0x62>
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800261c:	d007      	beq.n	800262e <TIM_Base_SetConfig+0x62>
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	4a1f      	ldr	r2, [pc, #124]	@ (80026a0 <TIM_Base_SetConfig+0xd4>)
 8002622:	4293      	cmp	r3, r2
 8002624:	d003      	beq.n	800262e <TIM_Base_SetConfig+0x62>
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	4a1e      	ldr	r2, [pc, #120]	@ (80026a4 <TIM_Base_SetConfig+0xd8>)
 800262a:	4293      	cmp	r3, r2
 800262c:	d108      	bne.n	8002640 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002634:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002636:	683b      	ldr	r3, [r7, #0]
 8002638:	68db      	ldr	r3, [r3, #12]
 800263a:	68fa      	ldr	r2, [r7, #12]
 800263c:	4313      	orrs	r3, r2
 800263e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	695b      	ldr	r3, [r3, #20]
 800264a:	4313      	orrs	r3, r2
 800264c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	68fa      	ldr	r2, [r7, #12]
 8002652:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	689a      	ldr	r2, [r3, #8]
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	681a      	ldr	r2, [r3, #0]
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	4a0d      	ldr	r2, [pc, #52]	@ (800269c <TIM_Base_SetConfig+0xd0>)
 8002668:	4293      	cmp	r3, r2
 800266a:	d103      	bne.n	8002674 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	691a      	ldr	r2, [r3, #16]
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2201      	movs	r2, #1
 8002678:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	691b      	ldr	r3, [r3, #16]
 800267e:	f003 0301 	and.w	r3, r3, #1
 8002682:	2b00      	cmp	r3, #0
 8002684:	d005      	beq.n	8002692 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	691b      	ldr	r3, [r3, #16]
 800268a:	f023 0201 	bic.w	r2, r3, #1
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	611a      	str	r2, [r3, #16]
  }
}
 8002692:	bf00      	nop
 8002694:	3714      	adds	r7, #20
 8002696:	46bd      	mov	sp, r7
 8002698:	bc80      	pop	{r7}
 800269a:	4770      	bx	lr
 800269c:	40012c00 	.word	0x40012c00
 80026a0:	40000400 	.word	0x40000400
 80026a4:	40000800 	.word	0x40000800

080026a8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80026a8:	b480      	push	{r7}
 80026aa:	b087      	sub	sp, #28
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	60f8      	str	r0, [r7, #12]
 80026b0:	60b9      	str	r1, [r7, #8]
 80026b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	6a1b      	ldr	r3, [r3, #32]
 80026b8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	6a1b      	ldr	r3, [r3, #32]
 80026be:	f023 0201 	bic.w	r2, r3, #1
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	699b      	ldr	r3, [r3, #24]
 80026ca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80026cc:	693b      	ldr	r3, [r7, #16]
 80026ce:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80026d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	011b      	lsls	r3, r3, #4
 80026d8:	693a      	ldr	r2, [r7, #16]
 80026da:	4313      	orrs	r3, r2
 80026dc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80026de:	697b      	ldr	r3, [r7, #20]
 80026e0:	f023 030a 	bic.w	r3, r3, #10
 80026e4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80026e6:	697a      	ldr	r2, [r7, #20]
 80026e8:	68bb      	ldr	r3, [r7, #8]
 80026ea:	4313      	orrs	r3, r2
 80026ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	693a      	ldr	r2, [r7, #16]
 80026f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	697a      	ldr	r2, [r7, #20]
 80026f8:	621a      	str	r2, [r3, #32]
}
 80026fa:	bf00      	nop
 80026fc:	371c      	adds	r7, #28
 80026fe:	46bd      	mov	sp, r7
 8002700:	bc80      	pop	{r7}
 8002702:	4770      	bx	lr

08002704 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002704:	b480      	push	{r7}
 8002706:	b087      	sub	sp, #28
 8002708:	af00      	add	r7, sp, #0
 800270a:	60f8      	str	r0, [r7, #12]
 800270c:	60b9      	str	r1, [r7, #8]
 800270e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	6a1b      	ldr	r3, [r3, #32]
 8002714:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	6a1b      	ldr	r3, [r3, #32]
 800271a:	f023 0210 	bic.w	r2, r3, #16
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	699b      	ldr	r3, [r3, #24]
 8002726:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002728:	693b      	ldr	r3, [r7, #16]
 800272a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800272e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	031b      	lsls	r3, r3, #12
 8002734:	693a      	ldr	r2, [r7, #16]
 8002736:	4313      	orrs	r3, r2
 8002738:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800273a:	697b      	ldr	r3, [r7, #20]
 800273c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002740:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002742:	68bb      	ldr	r3, [r7, #8]
 8002744:	011b      	lsls	r3, r3, #4
 8002746:	697a      	ldr	r2, [r7, #20]
 8002748:	4313      	orrs	r3, r2
 800274a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	693a      	ldr	r2, [r7, #16]
 8002750:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	697a      	ldr	r2, [r7, #20]
 8002756:	621a      	str	r2, [r3, #32]
}
 8002758:	bf00      	nop
 800275a:	371c      	adds	r7, #28
 800275c:	46bd      	mov	sp, r7
 800275e:	bc80      	pop	{r7}
 8002760:	4770      	bx	lr

08002762 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002762:	b480      	push	{r7}
 8002764:	b085      	sub	sp, #20
 8002766:	af00      	add	r7, sp, #0
 8002768:	6078      	str	r0, [r7, #4]
 800276a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	689b      	ldr	r3, [r3, #8]
 8002770:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002778:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800277a:	683a      	ldr	r2, [r7, #0]
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	4313      	orrs	r3, r2
 8002780:	f043 0307 	orr.w	r3, r3, #7
 8002784:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	68fa      	ldr	r2, [r7, #12]
 800278a:	609a      	str	r2, [r3, #8]
}
 800278c:	bf00      	nop
 800278e:	3714      	adds	r7, #20
 8002790:	46bd      	mov	sp, r7
 8002792:	bc80      	pop	{r7}
 8002794:	4770      	bx	lr

08002796 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002796:	b480      	push	{r7}
 8002798:	b087      	sub	sp, #28
 800279a:	af00      	add	r7, sp, #0
 800279c:	60f8      	str	r0, [r7, #12]
 800279e:	60b9      	str	r1, [r7, #8]
 80027a0:	607a      	str	r2, [r7, #4]
 80027a2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	689b      	ldr	r3, [r3, #8]
 80027a8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80027aa:	697b      	ldr	r3, [r7, #20]
 80027ac:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80027b0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	021a      	lsls	r2, r3, #8
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	431a      	orrs	r2, r3
 80027ba:	68bb      	ldr	r3, [r7, #8]
 80027bc:	4313      	orrs	r3, r2
 80027be:	697a      	ldr	r2, [r7, #20]
 80027c0:	4313      	orrs	r3, r2
 80027c2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	697a      	ldr	r2, [r7, #20]
 80027c8:	609a      	str	r2, [r3, #8]
}
 80027ca:	bf00      	nop
 80027cc:	371c      	adds	r7, #28
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bc80      	pop	{r7}
 80027d2:	4770      	bx	lr

080027d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80027d4:	b480      	push	{r7}
 80027d6:	b085      	sub	sp, #20
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
 80027dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80027e4:	2b01      	cmp	r3, #1
 80027e6:	d101      	bne.n	80027ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80027e8:	2302      	movs	r3, #2
 80027ea:	e046      	b.n	800287a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2201      	movs	r2, #1
 80027f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2202      	movs	r2, #2
 80027f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	689b      	ldr	r3, [r3, #8]
 800280a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002812:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	68fa      	ldr	r2, [r7, #12]
 800281a:	4313      	orrs	r3, r2
 800281c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	68fa      	ldr	r2, [r7, #12]
 8002824:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	4a16      	ldr	r2, [pc, #88]	@ (8002884 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800282c:	4293      	cmp	r3, r2
 800282e:	d00e      	beq.n	800284e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002838:	d009      	beq.n	800284e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4a12      	ldr	r2, [pc, #72]	@ (8002888 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002840:	4293      	cmp	r3, r2
 8002842:	d004      	beq.n	800284e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4a10      	ldr	r2, [pc, #64]	@ (800288c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d10c      	bne.n	8002868 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800284e:	68bb      	ldr	r3, [r7, #8]
 8002850:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002854:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	685b      	ldr	r3, [r3, #4]
 800285a:	68ba      	ldr	r2, [r7, #8]
 800285c:	4313      	orrs	r3, r2
 800285e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	68ba      	ldr	r2, [r7, #8]
 8002866:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2201      	movs	r2, #1
 800286c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2200      	movs	r2, #0
 8002874:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002878:	2300      	movs	r3, #0
}
 800287a:	4618      	mov	r0, r3
 800287c:	3714      	adds	r7, #20
 800287e:	46bd      	mov	sp, r7
 8002880:	bc80      	pop	{r7}
 8002882:	4770      	bx	lr
 8002884:	40012c00 	.word	0x40012c00
 8002888:	40000400 	.word	0x40000400
 800288c:	40000800 	.word	0x40000800

08002890 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	b082      	sub	sp, #8
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2b00      	cmp	r3, #0
 800289c:	d101      	bne.n	80028a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800289e:	2301      	movs	r3, #1
 80028a0:	e042      	b.n	8002928 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80028a8:	b2db      	uxtb	r3, r3
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d106      	bne.n	80028bc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	2200      	movs	r2, #0
 80028b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80028b6:	6878      	ldr	r0, [r7, #4]
 80028b8:	f7fd ffe8 	bl	800088c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2224      	movs	r2, #36	@ 0x24
 80028c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	68da      	ldr	r2, [r3, #12]
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80028d2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80028d4:	6878      	ldr	r0, [r7, #4]
 80028d6:	f000 f82b 	bl	8002930 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	691a      	ldr	r2, [r3, #16]
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80028e8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	695a      	ldr	r2, [r3, #20]
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80028f8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	68da      	ldr	r2, [r3, #12]
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002908:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	2200      	movs	r2, #0
 800290e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2220      	movs	r2, #32
 8002914:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2220      	movs	r2, #32
 800291c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2200      	movs	r2, #0
 8002924:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002926:	2300      	movs	r3, #0
}
 8002928:	4618      	mov	r0, r3
 800292a:	3708      	adds	r7, #8
 800292c:	46bd      	mov	sp, r7
 800292e:	bd80      	pop	{r7, pc}

08002930 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b084      	sub	sp, #16
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	691b      	ldr	r3, [r3, #16]
 800293e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	68da      	ldr	r2, [r3, #12]
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	430a      	orrs	r2, r1
 800294c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	689a      	ldr	r2, [r3, #8]
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	691b      	ldr	r3, [r3, #16]
 8002956:	431a      	orrs	r2, r3
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	695b      	ldr	r3, [r3, #20]
 800295c:	4313      	orrs	r3, r2
 800295e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	68db      	ldr	r3, [r3, #12]
 8002966:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800296a:	f023 030c 	bic.w	r3, r3, #12
 800296e:	687a      	ldr	r2, [r7, #4]
 8002970:	6812      	ldr	r2, [r2, #0]
 8002972:	68b9      	ldr	r1, [r7, #8]
 8002974:	430b      	orrs	r3, r1
 8002976:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	695b      	ldr	r3, [r3, #20]
 800297e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	699a      	ldr	r2, [r3, #24]
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	430a      	orrs	r2, r1
 800298c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	4a2c      	ldr	r2, [pc, #176]	@ (8002a44 <UART_SetConfig+0x114>)
 8002994:	4293      	cmp	r3, r2
 8002996:	d103      	bne.n	80029a0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002998:	f7ff fb42 	bl	8002020 <HAL_RCC_GetPCLK2Freq>
 800299c:	60f8      	str	r0, [r7, #12]
 800299e:	e002      	b.n	80029a6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80029a0:	f7ff fb2a 	bl	8001ff8 <HAL_RCC_GetPCLK1Freq>
 80029a4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80029a6:	68fa      	ldr	r2, [r7, #12]
 80029a8:	4613      	mov	r3, r2
 80029aa:	009b      	lsls	r3, r3, #2
 80029ac:	4413      	add	r3, r2
 80029ae:	009a      	lsls	r2, r3, #2
 80029b0:	441a      	add	r2, r3
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	009b      	lsls	r3, r3, #2
 80029b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80029bc:	4a22      	ldr	r2, [pc, #136]	@ (8002a48 <UART_SetConfig+0x118>)
 80029be:	fba2 2303 	umull	r2, r3, r2, r3
 80029c2:	095b      	lsrs	r3, r3, #5
 80029c4:	0119      	lsls	r1, r3, #4
 80029c6:	68fa      	ldr	r2, [r7, #12]
 80029c8:	4613      	mov	r3, r2
 80029ca:	009b      	lsls	r3, r3, #2
 80029cc:	4413      	add	r3, r2
 80029ce:	009a      	lsls	r2, r3, #2
 80029d0:	441a      	add	r2, r3
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	685b      	ldr	r3, [r3, #4]
 80029d6:	009b      	lsls	r3, r3, #2
 80029d8:	fbb2 f2f3 	udiv	r2, r2, r3
 80029dc:	4b1a      	ldr	r3, [pc, #104]	@ (8002a48 <UART_SetConfig+0x118>)
 80029de:	fba3 0302 	umull	r0, r3, r3, r2
 80029e2:	095b      	lsrs	r3, r3, #5
 80029e4:	2064      	movs	r0, #100	@ 0x64
 80029e6:	fb00 f303 	mul.w	r3, r0, r3
 80029ea:	1ad3      	subs	r3, r2, r3
 80029ec:	011b      	lsls	r3, r3, #4
 80029ee:	3332      	adds	r3, #50	@ 0x32
 80029f0:	4a15      	ldr	r2, [pc, #84]	@ (8002a48 <UART_SetConfig+0x118>)
 80029f2:	fba2 2303 	umull	r2, r3, r2, r3
 80029f6:	095b      	lsrs	r3, r3, #5
 80029f8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80029fc:	4419      	add	r1, r3
 80029fe:	68fa      	ldr	r2, [r7, #12]
 8002a00:	4613      	mov	r3, r2
 8002a02:	009b      	lsls	r3, r3, #2
 8002a04:	4413      	add	r3, r2
 8002a06:	009a      	lsls	r2, r3, #2
 8002a08:	441a      	add	r2, r3
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	685b      	ldr	r3, [r3, #4]
 8002a0e:	009b      	lsls	r3, r3, #2
 8002a10:	fbb2 f2f3 	udiv	r2, r2, r3
 8002a14:	4b0c      	ldr	r3, [pc, #48]	@ (8002a48 <UART_SetConfig+0x118>)
 8002a16:	fba3 0302 	umull	r0, r3, r3, r2
 8002a1a:	095b      	lsrs	r3, r3, #5
 8002a1c:	2064      	movs	r0, #100	@ 0x64
 8002a1e:	fb00 f303 	mul.w	r3, r0, r3
 8002a22:	1ad3      	subs	r3, r2, r3
 8002a24:	011b      	lsls	r3, r3, #4
 8002a26:	3332      	adds	r3, #50	@ 0x32
 8002a28:	4a07      	ldr	r2, [pc, #28]	@ (8002a48 <UART_SetConfig+0x118>)
 8002a2a:	fba2 2303 	umull	r2, r3, r2, r3
 8002a2e:	095b      	lsrs	r3, r3, #5
 8002a30:	f003 020f 	and.w	r2, r3, #15
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	440a      	add	r2, r1
 8002a3a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002a3c:	bf00      	nop
 8002a3e:	3710      	adds	r7, #16
 8002a40:	46bd      	mov	sp, r7
 8002a42:	bd80      	pop	{r7, pc}
 8002a44:	40013800 	.word	0x40013800
 8002a48:	51eb851f 	.word	0x51eb851f

08002a4c <srand>:
 8002a4c:	b538      	push	{r3, r4, r5, lr}
 8002a4e:	4b10      	ldr	r3, [pc, #64]	@ (8002a90 <srand+0x44>)
 8002a50:	4604      	mov	r4, r0
 8002a52:	681d      	ldr	r5, [r3, #0]
 8002a54:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8002a56:	b9b3      	cbnz	r3, 8002a86 <srand+0x3a>
 8002a58:	2018      	movs	r0, #24
 8002a5a:	f000 fa0d 	bl	8002e78 <malloc>
 8002a5e:	4602      	mov	r2, r0
 8002a60:	6328      	str	r0, [r5, #48]	@ 0x30
 8002a62:	b920      	cbnz	r0, 8002a6e <srand+0x22>
 8002a64:	2146      	movs	r1, #70	@ 0x46
 8002a66:	4b0b      	ldr	r3, [pc, #44]	@ (8002a94 <srand+0x48>)
 8002a68:	480b      	ldr	r0, [pc, #44]	@ (8002a98 <srand+0x4c>)
 8002a6a:	f000 f99f 	bl	8002dac <__assert_func>
 8002a6e:	490b      	ldr	r1, [pc, #44]	@ (8002a9c <srand+0x50>)
 8002a70:	4b0b      	ldr	r3, [pc, #44]	@ (8002aa0 <srand+0x54>)
 8002a72:	e9c0 1300 	strd	r1, r3, [r0]
 8002a76:	4b0b      	ldr	r3, [pc, #44]	@ (8002aa4 <srand+0x58>)
 8002a78:	2100      	movs	r1, #0
 8002a7a:	6083      	str	r3, [r0, #8]
 8002a7c:	230b      	movs	r3, #11
 8002a7e:	8183      	strh	r3, [r0, #12]
 8002a80:	2001      	movs	r0, #1
 8002a82:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8002a86:	2200      	movs	r2, #0
 8002a88:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8002a8a:	611c      	str	r4, [r3, #16]
 8002a8c:	615a      	str	r2, [r3, #20]
 8002a8e:	bd38      	pop	{r3, r4, r5, pc}
 8002a90:	20000018 	.word	0x20000018
 8002a94:	08003a3a 	.word	0x08003a3a
 8002a98:	08003a51 	.word	0x08003a51
 8002a9c:	abcd330e 	.word	0xabcd330e
 8002aa0:	e66d1234 	.word	0xe66d1234
 8002aa4:	0005deec 	.word	0x0005deec

08002aa8 <std>:
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	b510      	push	{r4, lr}
 8002aac:	4604      	mov	r4, r0
 8002aae:	e9c0 3300 	strd	r3, r3, [r0]
 8002ab2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002ab6:	6083      	str	r3, [r0, #8]
 8002ab8:	8181      	strh	r1, [r0, #12]
 8002aba:	6643      	str	r3, [r0, #100]	@ 0x64
 8002abc:	81c2      	strh	r2, [r0, #14]
 8002abe:	6183      	str	r3, [r0, #24]
 8002ac0:	4619      	mov	r1, r3
 8002ac2:	2208      	movs	r2, #8
 8002ac4:	305c      	adds	r0, #92	@ 0x5c
 8002ac6:	f000 f8f4 	bl	8002cb2 <memset>
 8002aca:	4b0d      	ldr	r3, [pc, #52]	@ (8002b00 <std+0x58>)
 8002acc:	6224      	str	r4, [r4, #32]
 8002ace:	6263      	str	r3, [r4, #36]	@ 0x24
 8002ad0:	4b0c      	ldr	r3, [pc, #48]	@ (8002b04 <std+0x5c>)
 8002ad2:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002ad4:	4b0c      	ldr	r3, [pc, #48]	@ (8002b08 <std+0x60>)
 8002ad6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002ad8:	4b0c      	ldr	r3, [pc, #48]	@ (8002b0c <std+0x64>)
 8002ada:	6323      	str	r3, [r4, #48]	@ 0x30
 8002adc:	4b0c      	ldr	r3, [pc, #48]	@ (8002b10 <std+0x68>)
 8002ade:	429c      	cmp	r4, r3
 8002ae0:	d006      	beq.n	8002af0 <std+0x48>
 8002ae2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8002ae6:	4294      	cmp	r4, r2
 8002ae8:	d002      	beq.n	8002af0 <std+0x48>
 8002aea:	33d0      	adds	r3, #208	@ 0xd0
 8002aec:	429c      	cmp	r4, r3
 8002aee:	d105      	bne.n	8002afc <std+0x54>
 8002af0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002af4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002af8:	f000 b954 	b.w	8002da4 <__retarget_lock_init_recursive>
 8002afc:	bd10      	pop	{r4, pc}
 8002afe:	bf00      	nop
 8002b00:	08002c2d 	.word	0x08002c2d
 8002b04:	08002c4f 	.word	0x08002c4f
 8002b08:	08002c87 	.word	0x08002c87
 8002b0c:	08002cab 	.word	0x08002cab
 8002b10:	20000230 	.word	0x20000230

08002b14 <stdio_exit_handler>:
 8002b14:	4a02      	ldr	r2, [pc, #8]	@ (8002b20 <stdio_exit_handler+0xc>)
 8002b16:	4903      	ldr	r1, [pc, #12]	@ (8002b24 <stdio_exit_handler+0x10>)
 8002b18:	4803      	ldr	r0, [pc, #12]	@ (8002b28 <stdio_exit_handler+0x14>)
 8002b1a:	f000 b869 	b.w	8002bf0 <_fwalk_sglue>
 8002b1e:	bf00      	nop
 8002b20:	2000000c 	.word	0x2000000c
 8002b24:	080030e5 	.word	0x080030e5
 8002b28:	2000001c 	.word	0x2000001c

08002b2c <cleanup_stdio>:
 8002b2c:	6841      	ldr	r1, [r0, #4]
 8002b2e:	4b0c      	ldr	r3, [pc, #48]	@ (8002b60 <cleanup_stdio+0x34>)
 8002b30:	b510      	push	{r4, lr}
 8002b32:	4299      	cmp	r1, r3
 8002b34:	4604      	mov	r4, r0
 8002b36:	d001      	beq.n	8002b3c <cleanup_stdio+0x10>
 8002b38:	f000 fad4 	bl	80030e4 <_fflush_r>
 8002b3c:	68a1      	ldr	r1, [r4, #8]
 8002b3e:	4b09      	ldr	r3, [pc, #36]	@ (8002b64 <cleanup_stdio+0x38>)
 8002b40:	4299      	cmp	r1, r3
 8002b42:	d002      	beq.n	8002b4a <cleanup_stdio+0x1e>
 8002b44:	4620      	mov	r0, r4
 8002b46:	f000 facd 	bl	80030e4 <_fflush_r>
 8002b4a:	68e1      	ldr	r1, [r4, #12]
 8002b4c:	4b06      	ldr	r3, [pc, #24]	@ (8002b68 <cleanup_stdio+0x3c>)
 8002b4e:	4299      	cmp	r1, r3
 8002b50:	d004      	beq.n	8002b5c <cleanup_stdio+0x30>
 8002b52:	4620      	mov	r0, r4
 8002b54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002b58:	f000 bac4 	b.w	80030e4 <_fflush_r>
 8002b5c:	bd10      	pop	{r4, pc}
 8002b5e:	bf00      	nop
 8002b60:	20000230 	.word	0x20000230
 8002b64:	20000298 	.word	0x20000298
 8002b68:	20000300 	.word	0x20000300

08002b6c <global_stdio_init.part.0>:
 8002b6c:	b510      	push	{r4, lr}
 8002b6e:	4b0b      	ldr	r3, [pc, #44]	@ (8002b9c <global_stdio_init.part.0+0x30>)
 8002b70:	4c0b      	ldr	r4, [pc, #44]	@ (8002ba0 <global_stdio_init.part.0+0x34>)
 8002b72:	4a0c      	ldr	r2, [pc, #48]	@ (8002ba4 <global_stdio_init.part.0+0x38>)
 8002b74:	4620      	mov	r0, r4
 8002b76:	601a      	str	r2, [r3, #0]
 8002b78:	2104      	movs	r1, #4
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	f7ff ff94 	bl	8002aa8 <std>
 8002b80:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002b84:	2201      	movs	r2, #1
 8002b86:	2109      	movs	r1, #9
 8002b88:	f7ff ff8e 	bl	8002aa8 <std>
 8002b8c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002b90:	2202      	movs	r2, #2
 8002b92:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002b96:	2112      	movs	r1, #18
 8002b98:	f7ff bf86 	b.w	8002aa8 <std>
 8002b9c:	20000368 	.word	0x20000368
 8002ba0:	20000230 	.word	0x20000230
 8002ba4:	08002b15 	.word	0x08002b15

08002ba8 <__sfp_lock_acquire>:
 8002ba8:	4801      	ldr	r0, [pc, #4]	@ (8002bb0 <__sfp_lock_acquire+0x8>)
 8002baa:	f000 b8fc 	b.w	8002da6 <__retarget_lock_acquire_recursive>
 8002bae:	bf00      	nop
 8002bb0:	20000371 	.word	0x20000371

08002bb4 <__sfp_lock_release>:
 8002bb4:	4801      	ldr	r0, [pc, #4]	@ (8002bbc <__sfp_lock_release+0x8>)
 8002bb6:	f000 b8f7 	b.w	8002da8 <__retarget_lock_release_recursive>
 8002bba:	bf00      	nop
 8002bbc:	20000371 	.word	0x20000371

08002bc0 <__sinit>:
 8002bc0:	b510      	push	{r4, lr}
 8002bc2:	4604      	mov	r4, r0
 8002bc4:	f7ff fff0 	bl	8002ba8 <__sfp_lock_acquire>
 8002bc8:	6a23      	ldr	r3, [r4, #32]
 8002bca:	b11b      	cbz	r3, 8002bd4 <__sinit+0x14>
 8002bcc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002bd0:	f7ff bff0 	b.w	8002bb4 <__sfp_lock_release>
 8002bd4:	4b04      	ldr	r3, [pc, #16]	@ (8002be8 <__sinit+0x28>)
 8002bd6:	6223      	str	r3, [r4, #32]
 8002bd8:	4b04      	ldr	r3, [pc, #16]	@ (8002bec <__sinit+0x2c>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d1f5      	bne.n	8002bcc <__sinit+0xc>
 8002be0:	f7ff ffc4 	bl	8002b6c <global_stdio_init.part.0>
 8002be4:	e7f2      	b.n	8002bcc <__sinit+0xc>
 8002be6:	bf00      	nop
 8002be8:	08002b2d 	.word	0x08002b2d
 8002bec:	20000368 	.word	0x20000368

08002bf0 <_fwalk_sglue>:
 8002bf0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002bf4:	4607      	mov	r7, r0
 8002bf6:	4688      	mov	r8, r1
 8002bf8:	4614      	mov	r4, r2
 8002bfa:	2600      	movs	r6, #0
 8002bfc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002c00:	f1b9 0901 	subs.w	r9, r9, #1
 8002c04:	d505      	bpl.n	8002c12 <_fwalk_sglue+0x22>
 8002c06:	6824      	ldr	r4, [r4, #0]
 8002c08:	2c00      	cmp	r4, #0
 8002c0a:	d1f7      	bne.n	8002bfc <_fwalk_sglue+0xc>
 8002c0c:	4630      	mov	r0, r6
 8002c0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002c12:	89ab      	ldrh	r3, [r5, #12]
 8002c14:	2b01      	cmp	r3, #1
 8002c16:	d907      	bls.n	8002c28 <_fwalk_sglue+0x38>
 8002c18:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002c1c:	3301      	adds	r3, #1
 8002c1e:	d003      	beq.n	8002c28 <_fwalk_sglue+0x38>
 8002c20:	4629      	mov	r1, r5
 8002c22:	4638      	mov	r0, r7
 8002c24:	47c0      	blx	r8
 8002c26:	4306      	orrs	r6, r0
 8002c28:	3568      	adds	r5, #104	@ 0x68
 8002c2a:	e7e9      	b.n	8002c00 <_fwalk_sglue+0x10>

08002c2c <__sread>:
 8002c2c:	b510      	push	{r4, lr}
 8002c2e:	460c      	mov	r4, r1
 8002c30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002c34:	f000 f868 	bl	8002d08 <_read_r>
 8002c38:	2800      	cmp	r0, #0
 8002c3a:	bfab      	itete	ge
 8002c3c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8002c3e:	89a3      	ldrhlt	r3, [r4, #12]
 8002c40:	181b      	addge	r3, r3, r0
 8002c42:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8002c46:	bfac      	ite	ge
 8002c48:	6563      	strge	r3, [r4, #84]	@ 0x54
 8002c4a:	81a3      	strhlt	r3, [r4, #12]
 8002c4c:	bd10      	pop	{r4, pc}

08002c4e <__swrite>:
 8002c4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002c52:	461f      	mov	r7, r3
 8002c54:	898b      	ldrh	r3, [r1, #12]
 8002c56:	4605      	mov	r5, r0
 8002c58:	05db      	lsls	r3, r3, #23
 8002c5a:	460c      	mov	r4, r1
 8002c5c:	4616      	mov	r6, r2
 8002c5e:	d505      	bpl.n	8002c6c <__swrite+0x1e>
 8002c60:	2302      	movs	r3, #2
 8002c62:	2200      	movs	r2, #0
 8002c64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002c68:	f000 f83c 	bl	8002ce4 <_lseek_r>
 8002c6c:	89a3      	ldrh	r3, [r4, #12]
 8002c6e:	4632      	mov	r2, r6
 8002c70:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002c74:	81a3      	strh	r3, [r4, #12]
 8002c76:	4628      	mov	r0, r5
 8002c78:	463b      	mov	r3, r7
 8002c7a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002c7e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002c82:	f000 b853 	b.w	8002d2c <_write_r>

08002c86 <__sseek>:
 8002c86:	b510      	push	{r4, lr}
 8002c88:	460c      	mov	r4, r1
 8002c8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002c8e:	f000 f829 	bl	8002ce4 <_lseek_r>
 8002c92:	1c43      	adds	r3, r0, #1
 8002c94:	89a3      	ldrh	r3, [r4, #12]
 8002c96:	bf15      	itete	ne
 8002c98:	6560      	strne	r0, [r4, #84]	@ 0x54
 8002c9a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8002c9e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8002ca2:	81a3      	strheq	r3, [r4, #12]
 8002ca4:	bf18      	it	ne
 8002ca6:	81a3      	strhne	r3, [r4, #12]
 8002ca8:	bd10      	pop	{r4, pc}

08002caa <__sclose>:
 8002caa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002cae:	f000 b809 	b.w	8002cc4 <_close_r>

08002cb2 <memset>:
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	4402      	add	r2, r0
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d100      	bne.n	8002cbc <memset+0xa>
 8002cba:	4770      	bx	lr
 8002cbc:	f803 1b01 	strb.w	r1, [r3], #1
 8002cc0:	e7f9      	b.n	8002cb6 <memset+0x4>
	...

08002cc4 <_close_r>:
 8002cc4:	b538      	push	{r3, r4, r5, lr}
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	4d05      	ldr	r5, [pc, #20]	@ (8002ce0 <_close_r+0x1c>)
 8002cca:	4604      	mov	r4, r0
 8002ccc:	4608      	mov	r0, r1
 8002cce:	602b      	str	r3, [r5, #0]
 8002cd0:	f7fd feb7 	bl	8000a42 <_close>
 8002cd4:	1c43      	adds	r3, r0, #1
 8002cd6:	d102      	bne.n	8002cde <_close_r+0x1a>
 8002cd8:	682b      	ldr	r3, [r5, #0]
 8002cda:	b103      	cbz	r3, 8002cde <_close_r+0x1a>
 8002cdc:	6023      	str	r3, [r4, #0]
 8002cde:	bd38      	pop	{r3, r4, r5, pc}
 8002ce0:	2000036c 	.word	0x2000036c

08002ce4 <_lseek_r>:
 8002ce4:	b538      	push	{r3, r4, r5, lr}
 8002ce6:	4604      	mov	r4, r0
 8002ce8:	4608      	mov	r0, r1
 8002cea:	4611      	mov	r1, r2
 8002cec:	2200      	movs	r2, #0
 8002cee:	4d05      	ldr	r5, [pc, #20]	@ (8002d04 <_lseek_r+0x20>)
 8002cf0:	602a      	str	r2, [r5, #0]
 8002cf2:	461a      	mov	r2, r3
 8002cf4:	f7fd fec9 	bl	8000a8a <_lseek>
 8002cf8:	1c43      	adds	r3, r0, #1
 8002cfa:	d102      	bne.n	8002d02 <_lseek_r+0x1e>
 8002cfc:	682b      	ldr	r3, [r5, #0]
 8002cfe:	b103      	cbz	r3, 8002d02 <_lseek_r+0x1e>
 8002d00:	6023      	str	r3, [r4, #0]
 8002d02:	bd38      	pop	{r3, r4, r5, pc}
 8002d04:	2000036c 	.word	0x2000036c

08002d08 <_read_r>:
 8002d08:	b538      	push	{r3, r4, r5, lr}
 8002d0a:	4604      	mov	r4, r0
 8002d0c:	4608      	mov	r0, r1
 8002d0e:	4611      	mov	r1, r2
 8002d10:	2200      	movs	r2, #0
 8002d12:	4d05      	ldr	r5, [pc, #20]	@ (8002d28 <_read_r+0x20>)
 8002d14:	602a      	str	r2, [r5, #0]
 8002d16:	461a      	mov	r2, r3
 8002d18:	f7fd fe5a 	bl	80009d0 <_read>
 8002d1c:	1c43      	adds	r3, r0, #1
 8002d1e:	d102      	bne.n	8002d26 <_read_r+0x1e>
 8002d20:	682b      	ldr	r3, [r5, #0]
 8002d22:	b103      	cbz	r3, 8002d26 <_read_r+0x1e>
 8002d24:	6023      	str	r3, [r4, #0]
 8002d26:	bd38      	pop	{r3, r4, r5, pc}
 8002d28:	2000036c 	.word	0x2000036c

08002d2c <_write_r>:
 8002d2c:	b538      	push	{r3, r4, r5, lr}
 8002d2e:	4604      	mov	r4, r0
 8002d30:	4608      	mov	r0, r1
 8002d32:	4611      	mov	r1, r2
 8002d34:	2200      	movs	r2, #0
 8002d36:	4d05      	ldr	r5, [pc, #20]	@ (8002d4c <_write_r+0x20>)
 8002d38:	602a      	str	r2, [r5, #0]
 8002d3a:	461a      	mov	r2, r3
 8002d3c:	f7fd fe65 	bl	8000a0a <_write>
 8002d40:	1c43      	adds	r3, r0, #1
 8002d42:	d102      	bne.n	8002d4a <_write_r+0x1e>
 8002d44:	682b      	ldr	r3, [r5, #0]
 8002d46:	b103      	cbz	r3, 8002d4a <_write_r+0x1e>
 8002d48:	6023      	str	r3, [r4, #0]
 8002d4a:	bd38      	pop	{r3, r4, r5, pc}
 8002d4c:	2000036c 	.word	0x2000036c

08002d50 <__errno>:
 8002d50:	4b01      	ldr	r3, [pc, #4]	@ (8002d58 <__errno+0x8>)
 8002d52:	6818      	ldr	r0, [r3, #0]
 8002d54:	4770      	bx	lr
 8002d56:	bf00      	nop
 8002d58:	20000018 	.word	0x20000018

08002d5c <__libc_init_array>:
 8002d5c:	b570      	push	{r4, r5, r6, lr}
 8002d5e:	2600      	movs	r6, #0
 8002d60:	4d0c      	ldr	r5, [pc, #48]	@ (8002d94 <__libc_init_array+0x38>)
 8002d62:	4c0d      	ldr	r4, [pc, #52]	@ (8002d98 <__libc_init_array+0x3c>)
 8002d64:	1b64      	subs	r4, r4, r5
 8002d66:	10a4      	asrs	r4, r4, #2
 8002d68:	42a6      	cmp	r6, r4
 8002d6a:	d109      	bne.n	8002d80 <__libc_init_array+0x24>
 8002d6c:	f000 fe44 	bl	80039f8 <_init>
 8002d70:	2600      	movs	r6, #0
 8002d72:	4d0a      	ldr	r5, [pc, #40]	@ (8002d9c <__libc_init_array+0x40>)
 8002d74:	4c0a      	ldr	r4, [pc, #40]	@ (8002da0 <__libc_init_array+0x44>)
 8002d76:	1b64      	subs	r4, r4, r5
 8002d78:	10a4      	asrs	r4, r4, #2
 8002d7a:	42a6      	cmp	r6, r4
 8002d7c:	d105      	bne.n	8002d8a <__libc_init_array+0x2e>
 8002d7e:	bd70      	pop	{r4, r5, r6, pc}
 8002d80:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d84:	4798      	blx	r3
 8002d86:	3601      	adds	r6, #1
 8002d88:	e7ee      	b.n	8002d68 <__libc_init_array+0xc>
 8002d8a:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d8e:	4798      	blx	r3
 8002d90:	3601      	adds	r6, #1
 8002d92:	e7f2      	b.n	8002d7a <__libc_init_array+0x1e>
 8002d94:	08003b18 	.word	0x08003b18
 8002d98:	08003b18 	.word	0x08003b18
 8002d9c:	08003b18 	.word	0x08003b18
 8002da0:	08003b1c 	.word	0x08003b1c

08002da4 <__retarget_lock_init_recursive>:
 8002da4:	4770      	bx	lr

08002da6 <__retarget_lock_acquire_recursive>:
 8002da6:	4770      	bx	lr

08002da8 <__retarget_lock_release_recursive>:
 8002da8:	4770      	bx	lr
	...

08002dac <__assert_func>:
 8002dac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8002dae:	4614      	mov	r4, r2
 8002db0:	461a      	mov	r2, r3
 8002db2:	4b09      	ldr	r3, [pc, #36]	@ (8002dd8 <__assert_func+0x2c>)
 8002db4:	4605      	mov	r5, r0
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	68d8      	ldr	r0, [r3, #12]
 8002dba:	b14c      	cbz	r4, 8002dd0 <__assert_func+0x24>
 8002dbc:	4b07      	ldr	r3, [pc, #28]	@ (8002ddc <__assert_func+0x30>)
 8002dbe:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8002dc2:	9100      	str	r1, [sp, #0]
 8002dc4:	462b      	mov	r3, r5
 8002dc6:	4906      	ldr	r1, [pc, #24]	@ (8002de0 <__assert_func+0x34>)
 8002dc8:	f000 f9b4 	bl	8003134 <fiprintf>
 8002dcc:	f000 f9d4 	bl	8003178 <abort>
 8002dd0:	4b04      	ldr	r3, [pc, #16]	@ (8002de4 <__assert_func+0x38>)
 8002dd2:	461c      	mov	r4, r3
 8002dd4:	e7f3      	b.n	8002dbe <__assert_func+0x12>
 8002dd6:	bf00      	nop
 8002dd8:	20000018 	.word	0x20000018
 8002ddc:	08003aa9 	.word	0x08003aa9
 8002de0:	08003ab6 	.word	0x08003ab6
 8002de4:	08003ae4 	.word	0x08003ae4

08002de8 <_free_r>:
 8002de8:	b538      	push	{r3, r4, r5, lr}
 8002dea:	4605      	mov	r5, r0
 8002dec:	2900      	cmp	r1, #0
 8002dee:	d040      	beq.n	8002e72 <_free_r+0x8a>
 8002df0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002df4:	1f0c      	subs	r4, r1, #4
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	bfb8      	it	lt
 8002dfa:	18e4      	addlt	r4, r4, r3
 8002dfc:	f000 f8e6 	bl	8002fcc <__malloc_lock>
 8002e00:	4a1c      	ldr	r2, [pc, #112]	@ (8002e74 <_free_r+0x8c>)
 8002e02:	6813      	ldr	r3, [r2, #0]
 8002e04:	b933      	cbnz	r3, 8002e14 <_free_r+0x2c>
 8002e06:	6063      	str	r3, [r4, #4]
 8002e08:	6014      	str	r4, [r2, #0]
 8002e0a:	4628      	mov	r0, r5
 8002e0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002e10:	f000 b8e2 	b.w	8002fd8 <__malloc_unlock>
 8002e14:	42a3      	cmp	r3, r4
 8002e16:	d908      	bls.n	8002e2a <_free_r+0x42>
 8002e18:	6820      	ldr	r0, [r4, #0]
 8002e1a:	1821      	adds	r1, r4, r0
 8002e1c:	428b      	cmp	r3, r1
 8002e1e:	bf01      	itttt	eq
 8002e20:	6819      	ldreq	r1, [r3, #0]
 8002e22:	685b      	ldreq	r3, [r3, #4]
 8002e24:	1809      	addeq	r1, r1, r0
 8002e26:	6021      	streq	r1, [r4, #0]
 8002e28:	e7ed      	b.n	8002e06 <_free_r+0x1e>
 8002e2a:	461a      	mov	r2, r3
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	b10b      	cbz	r3, 8002e34 <_free_r+0x4c>
 8002e30:	42a3      	cmp	r3, r4
 8002e32:	d9fa      	bls.n	8002e2a <_free_r+0x42>
 8002e34:	6811      	ldr	r1, [r2, #0]
 8002e36:	1850      	adds	r0, r2, r1
 8002e38:	42a0      	cmp	r0, r4
 8002e3a:	d10b      	bne.n	8002e54 <_free_r+0x6c>
 8002e3c:	6820      	ldr	r0, [r4, #0]
 8002e3e:	4401      	add	r1, r0
 8002e40:	1850      	adds	r0, r2, r1
 8002e42:	4283      	cmp	r3, r0
 8002e44:	6011      	str	r1, [r2, #0]
 8002e46:	d1e0      	bne.n	8002e0a <_free_r+0x22>
 8002e48:	6818      	ldr	r0, [r3, #0]
 8002e4a:	685b      	ldr	r3, [r3, #4]
 8002e4c:	4408      	add	r0, r1
 8002e4e:	6010      	str	r0, [r2, #0]
 8002e50:	6053      	str	r3, [r2, #4]
 8002e52:	e7da      	b.n	8002e0a <_free_r+0x22>
 8002e54:	d902      	bls.n	8002e5c <_free_r+0x74>
 8002e56:	230c      	movs	r3, #12
 8002e58:	602b      	str	r3, [r5, #0]
 8002e5a:	e7d6      	b.n	8002e0a <_free_r+0x22>
 8002e5c:	6820      	ldr	r0, [r4, #0]
 8002e5e:	1821      	adds	r1, r4, r0
 8002e60:	428b      	cmp	r3, r1
 8002e62:	bf01      	itttt	eq
 8002e64:	6819      	ldreq	r1, [r3, #0]
 8002e66:	685b      	ldreq	r3, [r3, #4]
 8002e68:	1809      	addeq	r1, r1, r0
 8002e6a:	6021      	streq	r1, [r4, #0]
 8002e6c:	6063      	str	r3, [r4, #4]
 8002e6e:	6054      	str	r4, [r2, #4]
 8002e70:	e7cb      	b.n	8002e0a <_free_r+0x22>
 8002e72:	bd38      	pop	{r3, r4, r5, pc}
 8002e74:	20000378 	.word	0x20000378

08002e78 <malloc>:
 8002e78:	4b02      	ldr	r3, [pc, #8]	@ (8002e84 <malloc+0xc>)
 8002e7a:	4601      	mov	r1, r0
 8002e7c:	6818      	ldr	r0, [r3, #0]
 8002e7e:	f000 b825 	b.w	8002ecc <_malloc_r>
 8002e82:	bf00      	nop
 8002e84:	20000018 	.word	0x20000018

08002e88 <sbrk_aligned>:
 8002e88:	b570      	push	{r4, r5, r6, lr}
 8002e8a:	4e0f      	ldr	r6, [pc, #60]	@ (8002ec8 <sbrk_aligned+0x40>)
 8002e8c:	460c      	mov	r4, r1
 8002e8e:	6831      	ldr	r1, [r6, #0]
 8002e90:	4605      	mov	r5, r0
 8002e92:	b911      	cbnz	r1, 8002e9a <sbrk_aligned+0x12>
 8002e94:	f000 f960 	bl	8003158 <_sbrk_r>
 8002e98:	6030      	str	r0, [r6, #0]
 8002e9a:	4621      	mov	r1, r4
 8002e9c:	4628      	mov	r0, r5
 8002e9e:	f000 f95b 	bl	8003158 <_sbrk_r>
 8002ea2:	1c43      	adds	r3, r0, #1
 8002ea4:	d103      	bne.n	8002eae <sbrk_aligned+0x26>
 8002ea6:	f04f 34ff 	mov.w	r4, #4294967295
 8002eaa:	4620      	mov	r0, r4
 8002eac:	bd70      	pop	{r4, r5, r6, pc}
 8002eae:	1cc4      	adds	r4, r0, #3
 8002eb0:	f024 0403 	bic.w	r4, r4, #3
 8002eb4:	42a0      	cmp	r0, r4
 8002eb6:	d0f8      	beq.n	8002eaa <sbrk_aligned+0x22>
 8002eb8:	1a21      	subs	r1, r4, r0
 8002eba:	4628      	mov	r0, r5
 8002ebc:	f000 f94c 	bl	8003158 <_sbrk_r>
 8002ec0:	3001      	adds	r0, #1
 8002ec2:	d1f2      	bne.n	8002eaa <sbrk_aligned+0x22>
 8002ec4:	e7ef      	b.n	8002ea6 <sbrk_aligned+0x1e>
 8002ec6:	bf00      	nop
 8002ec8:	20000374 	.word	0x20000374

08002ecc <_malloc_r>:
 8002ecc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002ed0:	1ccd      	adds	r5, r1, #3
 8002ed2:	f025 0503 	bic.w	r5, r5, #3
 8002ed6:	3508      	adds	r5, #8
 8002ed8:	2d0c      	cmp	r5, #12
 8002eda:	bf38      	it	cc
 8002edc:	250c      	movcc	r5, #12
 8002ede:	2d00      	cmp	r5, #0
 8002ee0:	4606      	mov	r6, r0
 8002ee2:	db01      	blt.n	8002ee8 <_malloc_r+0x1c>
 8002ee4:	42a9      	cmp	r1, r5
 8002ee6:	d904      	bls.n	8002ef2 <_malloc_r+0x26>
 8002ee8:	230c      	movs	r3, #12
 8002eea:	6033      	str	r3, [r6, #0]
 8002eec:	2000      	movs	r0, #0
 8002eee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002ef2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002fc8 <_malloc_r+0xfc>
 8002ef6:	f000 f869 	bl	8002fcc <__malloc_lock>
 8002efa:	f8d8 3000 	ldr.w	r3, [r8]
 8002efe:	461c      	mov	r4, r3
 8002f00:	bb44      	cbnz	r4, 8002f54 <_malloc_r+0x88>
 8002f02:	4629      	mov	r1, r5
 8002f04:	4630      	mov	r0, r6
 8002f06:	f7ff ffbf 	bl	8002e88 <sbrk_aligned>
 8002f0a:	1c43      	adds	r3, r0, #1
 8002f0c:	4604      	mov	r4, r0
 8002f0e:	d158      	bne.n	8002fc2 <_malloc_r+0xf6>
 8002f10:	f8d8 4000 	ldr.w	r4, [r8]
 8002f14:	4627      	mov	r7, r4
 8002f16:	2f00      	cmp	r7, #0
 8002f18:	d143      	bne.n	8002fa2 <_malloc_r+0xd6>
 8002f1a:	2c00      	cmp	r4, #0
 8002f1c:	d04b      	beq.n	8002fb6 <_malloc_r+0xea>
 8002f1e:	6823      	ldr	r3, [r4, #0]
 8002f20:	4639      	mov	r1, r7
 8002f22:	4630      	mov	r0, r6
 8002f24:	eb04 0903 	add.w	r9, r4, r3
 8002f28:	f000 f916 	bl	8003158 <_sbrk_r>
 8002f2c:	4581      	cmp	r9, r0
 8002f2e:	d142      	bne.n	8002fb6 <_malloc_r+0xea>
 8002f30:	6821      	ldr	r1, [r4, #0]
 8002f32:	4630      	mov	r0, r6
 8002f34:	1a6d      	subs	r5, r5, r1
 8002f36:	4629      	mov	r1, r5
 8002f38:	f7ff ffa6 	bl	8002e88 <sbrk_aligned>
 8002f3c:	3001      	adds	r0, #1
 8002f3e:	d03a      	beq.n	8002fb6 <_malloc_r+0xea>
 8002f40:	6823      	ldr	r3, [r4, #0]
 8002f42:	442b      	add	r3, r5
 8002f44:	6023      	str	r3, [r4, #0]
 8002f46:	f8d8 3000 	ldr.w	r3, [r8]
 8002f4a:	685a      	ldr	r2, [r3, #4]
 8002f4c:	bb62      	cbnz	r2, 8002fa8 <_malloc_r+0xdc>
 8002f4e:	f8c8 7000 	str.w	r7, [r8]
 8002f52:	e00f      	b.n	8002f74 <_malloc_r+0xa8>
 8002f54:	6822      	ldr	r2, [r4, #0]
 8002f56:	1b52      	subs	r2, r2, r5
 8002f58:	d420      	bmi.n	8002f9c <_malloc_r+0xd0>
 8002f5a:	2a0b      	cmp	r2, #11
 8002f5c:	d917      	bls.n	8002f8e <_malloc_r+0xc2>
 8002f5e:	1961      	adds	r1, r4, r5
 8002f60:	42a3      	cmp	r3, r4
 8002f62:	6025      	str	r5, [r4, #0]
 8002f64:	bf18      	it	ne
 8002f66:	6059      	strne	r1, [r3, #4]
 8002f68:	6863      	ldr	r3, [r4, #4]
 8002f6a:	bf08      	it	eq
 8002f6c:	f8c8 1000 	streq.w	r1, [r8]
 8002f70:	5162      	str	r2, [r4, r5]
 8002f72:	604b      	str	r3, [r1, #4]
 8002f74:	4630      	mov	r0, r6
 8002f76:	f000 f82f 	bl	8002fd8 <__malloc_unlock>
 8002f7a:	f104 000b 	add.w	r0, r4, #11
 8002f7e:	1d23      	adds	r3, r4, #4
 8002f80:	f020 0007 	bic.w	r0, r0, #7
 8002f84:	1ac2      	subs	r2, r0, r3
 8002f86:	bf1c      	itt	ne
 8002f88:	1a1b      	subne	r3, r3, r0
 8002f8a:	50a3      	strne	r3, [r4, r2]
 8002f8c:	e7af      	b.n	8002eee <_malloc_r+0x22>
 8002f8e:	6862      	ldr	r2, [r4, #4]
 8002f90:	42a3      	cmp	r3, r4
 8002f92:	bf0c      	ite	eq
 8002f94:	f8c8 2000 	streq.w	r2, [r8]
 8002f98:	605a      	strne	r2, [r3, #4]
 8002f9a:	e7eb      	b.n	8002f74 <_malloc_r+0xa8>
 8002f9c:	4623      	mov	r3, r4
 8002f9e:	6864      	ldr	r4, [r4, #4]
 8002fa0:	e7ae      	b.n	8002f00 <_malloc_r+0x34>
 8002fa2:	463c      	mov	r4, r7
 8002fa4:	687f      	ldr	r7, [r7, #4]
 8002fa6:	e7b6      	b.n	8002f16 <_malloc_r+0x4a>
 8002fa8:	461a      	mov	r2, r3
 8002faa:	685b      	ldr	r3, [r3, #4]
 8002fac:	42a3      	cmp	r3, r4
 8002fae:	d1fb      	bne.n	8002fa8 <_malloc_r+0xdc>
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	6053      	str	r3, [r2, #4]
 8002fb4:	e7de      	b.n	8002f74 <_malloc_r+0xa8>
 8002fb6:	230c      	movs	r3, #12
 8002fb8:	4630      	mov	r0, r6
 8002fba:	6033      	str	r3, [r6, #0]
 8002fbc:	f000 f80c 	bl	8002fd8 <__malloc_unlock>
 8002fc0:	e794      	b.n	8002eec <_malloc_r+0x20>
 8002fc2:	6005      	str	r5, [r0, #0]
 8002fc4:	e7d6      	b.n	8002f74 <_malloc_r+0xa8>
 8002fc6:	bf00      	nop
 8002fc8:	20000378 	.word	0x20000378

08002fcc <__malloc_lock>:
 8002fcc:	4801      	ldr	r0, [pc, #4]	@ (8002fd4 <__malloc_lock+0x8>)
 8002fce:	f7ff beea 	b.w	8002da6 <__retarget_lock_acquire_recursive>
 8002fd2:	bf00      	nop
 8002fd4:	20000370 	.word	0x20000370

08002fd8 <__malloc_unlock>:
 8002fd8:	4801      	ldr	r0, [pc, #4]	@ (8002fe0 <__malloc_unlock+0x8>)
 8002fda:	f7ff bee5 	b.w	8002da8 <__retarget_lock_release_recursive>
 8002fde:	bf00      	nop
 8002fe0:	20000370 	.word	0x20000370

08002fe4 <__sflush_r>:
 8002fe4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002fe8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fea:	0716      	lsls	r6, r2, #28
 8002fec:	4605      	mov	r5, r0
 8002fee:	460c      	mov	r4, r1
 8002ff0:	d454      	bmi.n	800309c <__sflush_r+0xb8>
 8002ff2:	684b      	ldr	r3, [r1, #4]
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	dc02      	bgt.n	8002ffe <__sflush_r+0x1a>
 8002ff8:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	dd48      	ble.n	8003090 <__sflush_r+0xac>
 8002ffe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003000:	2e00      	cmp	r6, #0
 8003002:	d045      	beq.n	8003090 <__sflush_r+0xac>
 8003004:	2300      	movs	r3, #0
 8003006:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800300a:	682f      	ldr	r7, [r5, #0]
 800300c:	6a21      	ldr	r1, [r4, #32]
 800300e:	602b      	str	r3, [r5, #0]
 8003010:	d030      	beq.n	8003074 <__sflush_r+0x90>
 8003012:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003014:	89a3      	ldrh	r3, [r4, #12]
 8003016:	0759      	lsls	r1, r3, #29
 8003018:	d505      	bpl.n	8003026 <__sflush_r+0x42>
 800301a:	6863      	ldr	r3, [r4, #4]
 800301c:	1ad2      	subs	r2, r2, r3
 800301e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003020:	b10b      	cbz	r3, 8003026 <__sflush_r+0x42>
 8003022:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003024:	1ad2      	subs	r2, r2, r3
 8003026:	2300      	movs	r3, #0
 8003028:	4628      	mov	r0, r5
 800302a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800302c:	6a21      	ldr	r1, [r4, #32]
 800302e:	47b0      	blx	r6
 8003030:	1c43      	adds	r3, r0, #1
 8003032:	89a3      	ldrh	r3, [r4, #12]
 8003034:	d106      	bne.n	8003044 <__sflush_r+0x60>
 8003036:	6829      	ldr	r1, [r5, #0]
 8003038:	291d      	cmp	r1, #29
 800303a:	d82b      	bhi.n	8003094 <__sflush_r+0xb0>
 800303c:	4a28      	ldr	r2, [pc, #160]	@ (80030e0 <__sflush_r+0xfc>)
 800303e:	40ca      	lsrs	r2, r1
 8003040:	07d6      	lsls	r6, r2, #31
 8003042:	d527      	bpl.n	8003094 <__sflush_r+0xb0>
 8003044:	2200      	movs	r2, #0
 8003046:	6062      	str	r2, [r4, #4]
 8003048:	6922      	ldr	r2, [r4, #16]
 800304a:	04d9      	lsls	r1, r3, #19
 800304c:	6022      	str	r2, [r4, #0]
 800304e:	d504      	bpl.n	800305a <__sflush_r+0x76>
 8003050:	1c42      	adds	r2, r0, #1
 8003052:	d101      	bne.n	8003058 <__sflush_r+0x74>
 8003054:	682b      	ldr	r3, [r5, #0]
 8003056:	b903      	cbnz	r3, 800305a <__sflush_r+0x76>
 8003058:	6560      	str	r0, [r4, #84]	@ 0x54
 800305a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800305c:	602f      	str	r7, [r5, #0]
 800305e:	b1b9      	cbz	r1, 8003090 <__sflush_r+0xac>
 8003060:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003064:	4299      	cmp	r1, r3
 8003066:	d002      	beq.n	800306e <__sflush_r+0x8a>
 8003068:	4628      	mov	r0, r5
 800306a:	f7ff febd 	bl	8002de8 <_free_r>
 800306e:	2300      	movs	r3, #0
 8003070:	6363      	str	r3, [r4, #52]	@ 0x34
 8003072:	e00d      	b.n	8003090 <__sflush_r+0xac>
 8003074:	2301      	movs	r3, #1
 8003076:	4628      	mov	r0, r5
 8003078:	47b0      	blx	r6
 800307a:	4602      	mov	r2, r0
 800307c:	1c50      	adds	r0, r2, #1
 800307e:	d1c9      	bne.n	8003014 <__sflush_r+0x30>
 8003080:	682b      	ldr	r3, [r5, #0]
 8003082:	2b00      	cmp	r3, #0
 8003084:	d0c6      	beq.n	8003014 <__sflush_r+0x30>
 8003086:	2b1d      	cmp	r3, #29
 8003088:	d001      	beq.n	800308e <__sflush_r+0xaa>
 800308a:	2b16      	cmp	r3, #22
 800308c:	d11d      	bne.n	80030ca <__sflush_r+0xe6>
 800308e:	602f      	str	r7, [r5, #0]
 8003090:	2000      	movs	r0, #0
 8003092:	e021      	b.n	80030d8 <__sflush_r+0xf4>
 8003094:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003098:	b21b      	sxth	r3, r3
 800309a:	e01a      	b.n	80030d2 <__sflush_r+0xee>
 800309c:	690f      	ldr	r7, [r1, #16]
 800309e:	2f00      	cmp	r7, #0
 80030a0:	d0f6      	beq.n	8003090 <__sflush_r+0xac>
 80030a2:	0793      	lsls	r3, r2, #30
 80030a4:	bf18      	it	ne
 80030a6:	2300      	movne	r3, #0
 80030a8:	680e      	ldr	r6, [r1, #0]
 80030aa:	bf08      	it	eq
 80030ac:	694b      	ldreq	r3, [r1, #20]
 80030ae:	1bf6      	subs	r6, r6, r7
 80030b0:	600f      	str	r7, [r1, #0]
 80030b2:	608b      	str	r3, [r1, #8]
 80030b4:	2e00      	cmp	r6, #0
 80030b6:	ddeb      	ble.n	8003090 <__sflush_r+0xac>
 80030b8:	4633      	mov	r3, r6
 80030ba:	463a      	mov	r2, r7
 80030bc:	4628      	mov	r0, r5
 80030be:	6a21      	ldr	r1, [r4, #32]
 80030c0:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80030c4:	47e0      	blx	ip
 80030c6:	2800      	cmp	r0, #0
 80030c8:	dc07      	bgt.n	80030da <__sflush_r+0xf6>
 80030ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80030ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80030d2:	f04f 30ff 	mov.w	r0, #4294967295
 80030d6:	81a3      	strh	r3, [r4, #12]
 80030d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80030da:	4407      	add	r7, r0
 80030dc:	1a36      	subs	r6, r6, r0
 80030de:	e7e9      	b.n	80030b4 <__sflush_r+0xd0>
 80030e0:	20400001 	.word	0x20400001

080030e4 <_fflush_r>:
 80030e4:	b538      	push	{r3, r4, r5, lr}
 80030e6:	690b      	ldr	r3, [r1, #16]
 80030e8:	4605      	mov	r5, r0
 80030ea:	460c      	mov	r4, r1
 80030ec:	b913      	cbnz	r3, 80030f4 <_fflush_r+0x10>
 80030ee:	2500      	movs	r5, #0
 80030f0:	4628      	mov	r0, r5
 80030f2:	bd38      	pop	{r3, r4, r5, pc}
 80030f4:	b118      	cbz	r0, 80030fe <_fflush_r+0x1a>
 80030f6:	6a03      	ldr	r3, [r0, #32]
 80030f8:	b90b      	cbnz	r3, 80030fe <_fflush_r+0x1a>
 80030fa:	f7ff fd61 	bl	8002bc0 <__sinit>
 80030fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003102:	2b00      	cmp	r3, #0
 8003104:	d0f3      	beq.n	80030ee <_fflush_r+0xa>
 8003106:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003108:	07d0      	lsls	r0, r2, #31
 800310a:	d404      	bmi.n	8003116 <_fflush_r+0x32>
 800310c:	0599      	lsls	r1, r3, #22
 800310e:	d402      	bmi.n	8003116 <_fflush_r+0x32>
 8003110:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003112:	f7ff fe48 	bl	8002da6 <__retarget_lock_acquire_recursive>
 8003116:	4628      	mov	r0, r5
 8003118:	4621      	mov	r1, r4
 800311a:	f7ff ff63 	bl	8002fe4 <__sflush_r>
 800311e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003120:	4605      	mov	r5, r0
 8003122:	07da      	lsls	r2, r3, #31
 8003124:	d4e4      	bmi.n	80030f0 <_fflush_r+0xc>
 8003126:	89a3      	ldrh	r3, [r4, #12]
 8003128:	059b      	lsls	r3, r3, #22
 800312a:	d4e1      	bmi.n	80030f0 <_fflush_r+0xc>
 800312c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800312e:	f7ff fe3b 	bl	8002da8 <__retarget_lock_release_recursive>
 8003132:	e7dd      	b.n	80030f0 <_fflush_r+0xc>

08003134 <fiprintf>:
 8003134:	b40e      	push	{r1, r2, r3}
 8003136:	b503      	push	{r0, r1, lr}
 8003138:	4601      	mov	r1, r0
 800313a:	ab03      	add	r3, sp, #12
 800313c:	4805      	ldr	r0, [pc, #20]	@ (8003154 <fiprintf+0x20>)
 800313e:	f853 2b04 	ldr.w	r2, [r3], #4
 8003142:	6800      	ldr	r0, [r0, #0]
 8003144:	9301      	str	r3, [sp, #4]
 8003146:	f000 f845 	bl	80031d4 <_vfiprintf_r>
 800314a:	b002      	add	sp, #8
 800314c:	f85d eb04 	ldr.w	lr, [sp], #4
 8003150:	b003      	add	sp, #12
 8003152:	4770      	bx	lr
 8003154:	20000018 	.word	0x20000018

08003158 <_sbrk_r>:
 8003158:	b538      	push	{r3, r4, r5, lr}
 800315a:	2300      	movs	r3, #0
 800315c:	4d05      	ldr	r5, [pc, #20]	@ (8003174 <_sbrk_r+0x1c>)
 800315e:	4604      	mov	r4, r0
 8003160:	4608      	mov	r0, r1
 8003162:	602b      	str	r3, [r5, #0]
 8003164:	f7fd fc9e 	bl	8000aa4 <_sbrk>
 8003168:	1c43      	adds	r3, r0, #1
 800316a:	d102      	bne.n	8003172 <_sbrk_r+0x1a>
 800316c:	682b      	ldr	r3, [r5, #0]
 800316e:	b103      	cbz	r3, 8003172 <_sbrk_r+0x1a>
 8003170:	6023      	str	r3, [r4, #0]
 8003172:	bd38      	pop	{r3, r4, r5, pc}
 8003174:	2000036c 	.word	0x2000036c

08003178 <abort>:
 8003178:	2006      	movs	r0, #6
 800317a:	b508      	push	{r3, lr}
 800317c:	f000 fb8e 	bl	800389c <raise>
 8003180:	2001      	movs	r0, #1
 8003182:	f7fd fc1a 	bl	80009ba <_exit>

08003186 <__sfputc_r>:
 8003186:	6893      	ldr	r3, [r2, #8]
 8003188:	b410      	push	{r4}
 800318a:	3b01      	subs	r3, #1
 800318c:	2b00      	cmp	r3, #0
 800318e:	6093      	str	r3, [r2, #8]
 8003190:	da07      	bge.n	80031a2 <__sfputc_r+0x1c>
 8003192:	6994      	ldr	r4, [r2, #24]
 8003194:	42a3      	cmp	r3, r4
 8003196:	db01      	blt.n	800319c <__sfputc_r+0x16>
 8003198:	290a      	cmp	r1, #10
 800319a:	d102      	bne.n	80031a2 <__sfputc_r+0x1c>
 800319c:	bc10      	pop	{r4}
 800319e:	f000 bac1 	b.w	8003724 <__swbuf_r>
 80031a2:	6813      	ldr	r3, [r2, #0]
 80031a4:	1c58      	adds	r0, r3, #1
 80031a6:	6010      	str	r0, [r2, #0]
 80031a8:	7019      	strb	r1, [r3, #0]
 80031aa:	4608      	mov	r0, r1
 80031ac:	bc10      	pop	{r4}
 80031ae:	4770      	bx	lr

080031b0 <__sfputs_r>:
 80031b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031b2:	4606      	mov	r6, r0
 80031b4:	460f      	mov	r7, r1
 80031b6:	4614      	mov	r4, r2
 80031b8:	18d5      	adds	r5, r2, r3
 80031ba:	42ac      	cmp	r4, r5
 80031bc:	d101      	bne.n	80031c2 <__sfputs_r+0x12>
 80031be:	2000      	movs	r0, #0
 80031c0:	e007      	b.n	80031d2 <__sfputs_r+0x22>
 80031c2:	463a      	mov	r2, r7
 80031c4:	4630      	mov	r0, r6
 80031c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80031ca:	f7ff ffdc 	bl	8003186 <__sfputc_r>
 80031ce:	1c43      	adds	r3, r0, #1
 80031d0:	d1f3      	bne.n	80031ba <__sfputs_r+0xa>
 80031d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080031d4 <_vfiprintf_r>:
 80031d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80031d8:	460d      	mov	r5, r1
 80031da:	4614      	mov	r4, r2
 80031dc:	4698      	mov	r8, r3
 80031de:	4606      	mov	r6, r0
 80031e0:	b09d      	sub	sp, #116	@ 0x74
 80031e2:	b118      	cbz	r0, 80031ec <_vfiprintf_r+0x18>
 80031e4:	6a03      	ldr	r3, [r0, #32]
 80031e6:	b90b      	cbnz	r3, 80031ec <_vfiprintf_r+0x18>
 80031e8:	f7ff fcea 	bl	8002bc0 <__sinit>
 80031ec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80031ee:	07d9      	lsls	r1, r3, #31
 80031f0:	d405      	bmi.n	80031fe <_vfiprintf_r+0x2a>
 80031f2:	89ab      	ldrh	r3, [r5, #12]
 80031f4:	059a      	lsls	r2, r3, #22
 80031f6:	d402      	bmi.n	80031fe <_vfiprintf_r+0x2a>
 80031f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80031fa:	f7ff fdd4 	bl	8002da6 <__retarget_lock_acquire_recursive>
 80031fe:	89ab      	ldrh	r3, [r5, #12]
 8003200:	071b      	lsls	r3, r3, #28
 8003202:	d501      	bpl.n	8003208 <_vfiprintf_r+0x34>
 8003204:	692b      	ldr	r3, [r5, #16]
 8003206:	b99b      	cbnz	r3, 8003230 <_vfiprintf_r+0x5c>
 8003208:	4629      	mov	r1, r5
 800320a:	4630      	mov	r0, r6
 800320c:	f000 fac8 	bl	80037a0 <__swsetup_r>
 8003210:	b170      	cbz	r0, 8003230 <_vfiprintf_r+0x5c>
 8003212:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003214:	07dc      	lsls	r4, r3, #31
 8003216:	d504      	bpl.n	8003222 <_vfiprintf_r+0x4e>
 8003218:	f04f 30ff 	mov.w	r0, #4294967295
 800321c:	b01d      	add	sp, #116	@ 0x74
 800321e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003222:	89ab      	ldrh	r3, [r5, #12]
 8003224:	0598      	lsls	r0, r3, #22
 8003226:	d4f7      	bmi.n	8003218 <_vfiprintf_r+0x44>
 8003228:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800322a:	f7ff fdbd 	bl	8002da8 <__retarget_lock_release_recursive>
 800322e:	e7f3      	b.n	8003218 <_vfiprintf_r+0x44>
 8003230:	2300      	movs	r3, #0
 8003232:	9309      	str	r3, [sp, #36]	@ 0x24
 8003234:	2320      	movs	r3, #32
 8003236:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800323a:	2330      	movs	r3, #48	@ 0x30
 800323c:	f04f 0901 	mov.w	r9, #1
 8003240:	f8cd 800c 	str.w	r8, [sp, #12]
 8003244:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80033f0 <_vfiprintf_r+0x21c>
 8003248:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800324c:	4623      	mov	r3, r4
 800324e:	469a      	mov	sl, r3
 8003250:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003254:	b10a      	cbz	r2, 800325a <_vfiprintf_r+0x86>
 8003256:	2a25      	cmp	r2, #37	@ 0x25
 8003258:	d1f9      	bne.n	800324e <_vfiprintf_r+0x7a>
 800325a:	ebba 0b04 	subs.w	fp, sl, r4
 800325e:	d00b      	beq.n	8003278 <_vfiprintf_r+0xa4>
 8003260:	465b      	mov	r3, fp
 8003262:	4622      	mov	r2, r4
 8003264:	4629      	mov	r1, r5
 8003266:	4630      	mov	r0, r6
 8003268:	f7ff ffa2 	bl	80031b0 <__sfputs_r>
 800326c:	3001      	adds	r0, #1
 800326e:	f000 80a7 	beq.w	80033c0 <_vfiprintf_r+0x1ec>
 8003272:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003274:	445a      	add	r2, fp
 8003276:	9209      	str	r2, [sp, #36]	@ 0x24
 8003278:	f89a 3000 	ldrb.w	r3, [sl]
 800327c:	2b00      	cmp	r3, #0
 800327e:	f000 809f 	beq.w	80033c0 <_vfiprintf_r+0x1ec>
 8003282:	2300      	movs	r3, #0
 8003284:	f04f 32ff 	mov.w	r2, #4294967295
 8003288:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800328c:	f10a 0a01 	add.w	sl, sl, #1
 8003290:	9304      	str	r3, [sp, #16]
 8003292:	9307      	str	r3, [sp, #28]
 8003294:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003298:	931a      	str	r3, [sp, #104]	@ 0x68
 800329a:	4654      	mov	r4, sl
 800329c:	2205      	movs	r2, #5
 800329e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80032a2:	4853      	ldr	r0, [pc, #332]	@ (80033f0 <_vfiprintf_r+0x21c>)
 80032a4:	f000 fb16 	bl	80038d4 <memchr>
 80032a8:	9a04      	ldr	r2, [sp, #16]
 80032aa:	b9d8      	cbnz	r0, 80032e4 <_vfiprintf_r+0x110>
 80032ac:	06d1      	lsls	r1, r2, #27
 80032ae:	bf44      	itt	mi
 80032b0:	2320      	movmi	r3, #32
 80032b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80032b6:	0713      	lsls	r3, r2, #28
 80032b8:	bf44      	itt	mi
 80032ba:	232b      	movmi	r3, #43	@ 0x2b
 80032bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80032c0:	f89a 3000 	ldrb.w	r3, [sl]
 80032c4:	2b2a      	cmp	r3, #42	@ 0x2a
 80032c6:	d015      	beq.n	80032f4 <_vfiprintf_r+0x120>
 80032c8:	4654      	mov	r4, sl
 80032ca:	2000      	movs	r0, #0
 80032cc:	f04f 0c0a 	mov.w	ip, #10
 80032d0:	9a07      	ldr	r2, [sp, #28]
 80032d2:	4621      	mov	r1, r4
 80032d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80032d8:	3b30      	subs	r3, #48	@ 0x30
 80032da:	2b09      	cmp	r3, #9
 80032dc:	d94b      	bls.n	8003376 <_vfiprintf_r+0x1a2>
 80032de:	b1b0      	cbz	r0, 800330e <_vfiprintf_r+0x13a>
 80032e0:	9207      	str	r2, [sp, #28]
 80032e2:	e014      	b.n	800330e <_vfiprintf_r+0x13a>
 80032e4:	eba0 0308 	sub.w	r3, r0, r8
 80032e8:	fa09 f303 	lsl.w	r3, r9, r3
 80032ec:	4313      	orrs	r3, r2
 80032ee:	46a2      	mov	sl, r4
 80032f0:	9304      	str	r3, [sp, #16]
 80032f2:	e7d2      	b.n	800329a <_vfiprintf_r+0xc6>
 80032f4:	9b03      	ldr	r3, [sp, #12]
 80032f6:	1d19      	adds	r1, r3, #4
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	9103      	str	r1, [sp, #12]
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	bfbb      	ittet	lt
 8003300:	425b      	neglt	r3, r3
 8003302:	f042 0202 	orrlt.w	r2, r2, #2
 8003306:	9307      	strge	r3, [sp, #28]
 8003308:	9307      	strlt	r3, [sp, #28]
 800330a:	bfb8      	it	lt
 800330c:	9204      	strlt	r2, [sp, #16]
 800330e:	7823      	ldrb	r3, [r4, #0]
 8003310:	2b2e      	cmp	r3, #46	@ 0x2e
 8003312:	d10a      	bne.n	800332a <_vfiprintf_r+0x156>
 8003314:	7863      	ldrb	r3, [r4, #1]
 8003316:	2b2a      	cmp	r3, #42	@ 0x2a
 8003318:	d132      	bne.n	8003380 <_vfiprintf_r+0x1ac>
 800331a:	9b03      	ldr	r3, [sp, #12]
 800331c:	3402      	adds	r4, #2
 800331e:	1d1a      	adds	r2, r3, #4
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	9203      	str	r2, [sp, #12]
 8003324:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003328:	9305      	str	r3, [sp, #20]
 800332a:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80033f4 <_vfiprintf_r+0x220>
 800332e:	2203      	movs	r2, #3
 8003330:	4650      	mov	r0, sl
 8003332:	7821      	ldrb	r1, [r4, #0]
 8003334:	f000 face 	bl	80038d4 <memchr>
 8003338:	b138      	cbz	r0, 800334a <_vfiprintf_r+0x176>
 800333a:	2240      	movs	r2, #64	@ 0x40
 800333c:	9b04      	ldr	r3, [sp, #16]
 800333e:	eba0 000a 	sub.w	r0, r0, sl
 8003342:	4082      	lsls	r2, r0
 8003344:	4313      	orrs	r3, r2
 8003346:	3401      	adds	r4, #1
 8003348:	9304      	str	r3, [sp, #16]
 800334a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800334e:	2206      	movs	r2, #6
 8003350:	4829      	ldr	r0, [pc, #164]	@ (80033f8 <_vfiprintf_r+0x224>)
 8003352:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003356:	f000 fabd 	bl	80038d4 <memchr>
 800335a:	2800      	cmp	r0, #0
 800335c:	d03f      	beq.n	80033de <_vfiprintf_r+0x20a>
 800335e:	4b27      	ldr	r3, [pc, #156]	@ (80033fc <_vfiprintf_r+0x228>)
 8003360:	bb1b      	cbnz	r3, 80033aa <_vfiprintf_r+0x1d6>
 8003362:	9b03      	ldr	r3, [sp, #12]
 8003364:	3307      	adds	r3, #7
 8003366:	f023 0307 	bic.w	r3, r3, #7
 800336a:	3308      	adds	r3, #8
 800336c:	9303      	str	r3, [sp, #12]
 800336e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003370:	443b      	add	r3, r7
 8003372:	9309      	str	r3, [sp, #36]	@ 0x24
 8003374:	e76a      	b.n	800324c <_vfiprintf_r+0x78>
 8003376:	460c      	mov	r4, r1
 8003378:	2001      	movs	r0, #1
 800337a:	fb0c 3202 	mla	r2, ip, r2, r3
 800337e:	e7a8      	b.n	80032d2 <_vfiprintf_r+0xfe>
 8003380:	2300      	movs	r3, #0
 8003382:	f04f 0c0a 	mov.w	ip, #10
 8003386:	4619      	mov	r1, r3
 8003388:	3401      	adds	r4, #1
 800338a:	9305      	str	r3, [sp, #20]
 800338c:	4620      	mov	r0, r4
 800338e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003392:	3a30      	subs	r2, #48	@ 0x30
 8003394:	2a09      	cmp	r2, #9
 8003396:	d903      	bls.n	80033a0 <_vfiprintf_r+0x1cc>
 8003398:	2b00      	cmp	r3, #0
 800339a:	d0c6      	beq.n	800332a <_vfiprintf_r+0x156>
 800339c:	9105      	str	r1, [sp, #20]
 800339e:	e7c4      	b.n	800332a <_vfiprintf_r+0x156>
 80033a0:	4604      	mov	r4, r0
 80033a2:	2301      	movs	r3, #1
 80033a4:	fb0c 2101 	mla	r1, ip, r1, r2
 80033a8:	e7f0      	b.n	800338c <_vfiprintf_r+0x1b8>
 80033aa:	ab03      	add	r3, sp, #12
 80033ac:	9300      	str	r3, [sp, #0]
 80033ae:	462a      	mov	r2, r5
 80033b0:	4630      	mov	r0, r6
 80033b2:	4b13      	ldr	r3, [pc, #76]	@ (8003400 <_vfiprintf_r+0x22c>)
 80033b4:	a904      	add	r1, sp, #16
 80033b6:	f3af 8000 	nop.w
 80033ba:	4607      	mov	r7, r0
 80033bc:	1c78      	adds	r0, r7, #1
 80033be:	d1d6      	bne.n	800336e <_vfiprintf_r+0x19a>
 80033c0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80033c2:	07d9      	lsls	r1, r3, #31
 80033c4:	d405      	bmi.n	80033d2 <_vfiprintf_r+0x1fe>
 80033c6:	89ab      	ldrh	r3, [r5, #12]
 80033c8:	059a      	lsls	r2, r3, #22
 80033ca:	d402      	bmi.n	80033d2 <_vfiprintf_r+0x1fe>
 80033cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80033ce:	f7ff fceb 	bl	8002da8 <__retarget_lock_release_recursive>
 80033d2:	89ab      	ldrh	r3, [r5, #12]
 80033d4:	065b      	lsls	r3, r3, #25
 80033d6:	f53f af1f 	bmi.w	8003218 <_vfiprintf_r+0x44>
 80033da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80033dc:	e71e      	b.n	800321c <_vfiprintf_r+0x48>
 80033de:	ab03      	add	r3, sp, #12
 80033e0:	9300      	str	r3, [sp, #0]
 80033e2:	462a      	mov	r2, r5
 80033e4:	4630      	mov	r0, r6
 80033e6:	4b06      	ldr	r3, [pc, #24]	@ (8003400 <_vfiprintf_r+0x22c>)
 80033e8:	a904      	add	r1, sp, #16
 80033ea:	f000 f87d 	bl	80034e8 <_printf_i>
 80033ee:	e7e4      	b.n	80033ba <_vfiprintf_r+0x1e6>
 80033f0:	08003ae5 	.word	0x08003ae5
 80033f4:	08003aeb 	.word	0x08003aeb
 80033f8:	08003aef 	.word	0x08003aef
 80033fc:	00000000 	.word	0x00000000
 8003400:	080031b1 	.word	0x080031b1

08003404 <_printf_common>:
 8003404:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003408:	4616      	mov	r6, r2
 800340a:	4698      	mov	r8, r3
 800340c:	688a      	ldr	r2, [r1, #8]
 800340e:	690b      	ldr	r3, [r1, #16]
 8003410:	4607      	mov	r7, r0
 8003412:	4293      	cmp	r3, r2
 8003414:	bfb8      	it	lt
 8003416:	4613      	movlt	r3, r2
 8003418:	6033      	str	r3, [r6, #0]
 800341a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800341e:	460c      	mov	r4, r1
 8003420:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003424:	b10a      	cbz	r2, 800342a <_printf_common+0x26>
 8003426:	3301      	adds	r3, #1
 8003428:	6033      	str	r3, [r6, #0]
 800342a:	6823      	ldr	r3, [r4, #0]
 800342c:	0699      	lsls	r1, r3, #26
 800342e:	bf42      	ittt	mi
 8003430:	6833      	ldrmi	r3, [r6, #0]
 8003432:	3302      	addmi	r3, #2
 8003434:	6033      	strmi	r3, [r6, #0]
 8003436:	6825      	ldr	r5, [r4, #0]
 8003438:	f015 0506 	ands.w	r5, r5, #6
 800343c:	d106      	bne.n	800344c <_printf_common+0x48>
 800343e:	f104 0a19 	add.w	sl, r4, #25
 8003442:	68e3      	ldr	r3, [r4, #12]
 8003444:	6832      	ldr	r2, [r6, #0]
 8003446:	1a9b      	subs	r3, r3, r2
 8003448:	42ab      	cmp	r3, r5
 800344a:	dc2b      	bgt.n	80034a4 <_printf_common+0xa0>
 800344c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003450:	6822      	ldr	r2, [r4, #0]
 8003452:	3b00      	subs	r3, #0
 8003454:	bf18      	it	ne
 8003456:	2301      	movne	r3, #1
 8003458:	0692      	lsls	r2, r2, #26
 800345a:	d430      	bmi.n	80034be <_printf_common+0xba>
 800345c:	4641      	mov	r1, r8
 800345e:	4638      	mov	r0, r7
 8003460:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003464:	47c8      	blx	r9
 8003466:	3001      	adds	r0, #1
 8003468:	d023      	beq.n	80034b2 <_printf_common+0xae>
 800346a:	6823      	ldr	r3, [r4, #0]
 800346c:	6922      	ldr	r2, [r4, #16]
 800346e:	f003 0306 	and.w	r3, r3, #6
 8003472:	2b04      	cmp	r3, #4
 8003474:	bf14      	ite	ne
 8003476:	2500      	movne	r5, #0
 8003478:	6833      	ldreq	r3, [r6, #0]
 800347a:	f04f 0600 	mov.w	r6, #0
 800347e:	bf08      	it	eq
 8003480:	68e5      	ldreq	r5, [r4, #12]
 8003482:	f104 041a 	add.w	r4, r4, #26
 8003486:	bf08      	it	eq
 8003488:	1aed      	subeq	r5, r5, r3
 800348a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800348e:	bf08      	it	eq
 8003490:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003494:	4293      	cmp	r3, r2
 8003496:	bfc4      	itt	gt
 8003498:	1a9b      	subgt	r3, r3, r2
 800349a:	18ed      	addgt	r5, r5, r3
 800349c:	42b5      	cmp	r5, r6
 800349e:	d11a      	bne.n	80034d6 <_printf_common+0xd2>
 80034a0:	2000      	movs	r0, #0
 80034a2:	e008      	b.n	80034b6 <_printf_common+0xb2>
 80034a4:	2301      	movs	r3, #1
 80034a6:	4652      	mov	r2, sl
 80034a8:	4641      	mov	r1, r8
 80034aa:	4638      	mov	r0, r7
 80034ac:	47c8      	blx	r9
 80034ae:	3001      	adds	r0, #1
 80034b0:	d103      	bne.n	80034ba <_printf_common+0xb6>
 80034b2:	f04f 30ff 	mov.w	r0, #4294967295
 80034b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80034ba:	3501      	adds	r5, #1
 80034bc:	e7c1      	b.n	8003442 <_printf_common+0x3e>
 80034be:	2030      	movs	r0, #48	@ 0x30
 80034c0:	18e1      	adds	r1, r4, r3
 80034c2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80034c6:	1c5a      	adds	r2, r3, #1
 80034c8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80034cc:	4422      	add	r2, r4
 80034ce:	3302      	adds	r3, #2
 80034d0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80034d4:	e7c2      	b.n	800345c <_printf_common+0x58>
 80034d6:	2301      	movs	r3, #1
 80034d8:	4622      	mov	r2, r4
 80034da:	4641      	mov	r1, r8
 80034dc:	4638      	mov	r0, r7
 80034de:	47c8      	blx	r9
 80034e0:	3001      	adds	r0, #1
 80034e2:	d0e6      	beq.n	80034b2 <_printf_common+0xae>
 80034e4:	3601      	adds	r6, #1
 80034e6:	e7d9      	b.n	800349c <_printf_common+0x98>

080034e8 <_printf_i>:
 80034e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80034ec:	7e0f      	ldrb	r7, [r1, #24]
 80034ee:	4691      	mov	r9, r2
 80034f0:	2f78      	cmp	r7, #120	@ 0x78
 80034f2:	4680      	mov	r8, r0
 80034f4:	460c      	mov	r4, r1
 80034f6:	469a      	mov	sl, r3
 80034f8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80034fa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80034fe:	d807      	bhi.n	8003510 <_printf_i+0x28>
 8003500:	2f62      	cmp	r7, #98	@ 0x62
 8003502:	d80a      	bhi.n	800351a <_printf_i+0x32>
 8003504:	2f00      	cmp	r7, #0
 8003506:	f000 80d1 	beq.w	80036ac <_printf_i+0x1c4>
 800350a:	2f58      	cmp	r7, #88	@ 0x58
 800350c:	f000 80b8 	beq.w	8003680 <_printf_i+0x198>
 8003510:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003514:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003518:	e03a      	b.n	8003590 <_printf_i+0xa8>
 800351a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800351e:	2b15      	cmp	r3, #21
 8003520:	d8f6      	bhi.n	8003510 <_printf_i+0x28>
 8003522:	a101      	add	r1, pc, #4	@ (adr r1, 8003528 <_printf_i+0x40>)
 8003524:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003528:	08003581 	.word	0x08003581
 800352c:	08003595 	.word	0x08003595
 8003530:	08003511 	.word	0x08003511
 8003534:	08003511 	.word	0x08003511
 8003538:	08003511 	.word	0x08003511
 800353c:	08003511 	.word	0x08003511
 8003540:	08003595 	.word	0x08003595
 8003544:	08003511 	.word	0x08003511
 8003548:	08003511 	.word	0x08003511
 800354c:	08003511 	.word	0x08003511
 8003550:	08003511 	.word	0x08003511
 8003554:	08003693 	.word	0x08003693
 8003558:	080035bf 	.word	0x080035bf
 800355c:	0800364d 	.word	0x0800364d
 8003560:	08003511 	.word	0x08003511
 8003564:	08003511 	.word	0x08003511
 8003568:	080036b5 	.word	0x080036b5
 800356c:	08003511 	.word	0x08003511
 8003570:	080035bf 	.word	0x080035bf
 8003574:	08003511 	.word	0x08003511
 8003578:	08003511 	.word	0x08003511
 800357c:	08003655 	.word	0x08003655
 8003580:	6833      	ldr	r3, [r6, #0]
 8003582:	1d1a      	adds	r2, r3, #4
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	6032      	str	r2, [r6, #0]
 8003588:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800358c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003590:	2301      	movs	r3, #1
 8003592:	e09c      	b.n	80036ce <_printf_i+0x1e6>
 8003594:	6833      	ldr	r3, [r6, #0]
 8003596:	6820      	ldr	r0, [r4, #0]
 8003598:	1d19      	adds	r1, r3, #4
 800359a:	6031      	str	r1, [r6, #0]
 800359c:	0606      	lsls	r6, r0, #24
 800359e:	d501      	bpl.n	80035a4 <_printf_i+0xbc>
 80035a0:	681d      	ldr	r5, [r3, #0]
 80035a2:	e003      	b.n	80035ac <_printf_i+0xc4>
 80035a4:	0645      	lsls	r5, r0, #25
 80035a6:	d5fb      	bpl.n	80035a0 <_printf_i+0xb8>
 80035a8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80035ac:	2d00      	cmp	r5, #0
 80035ae:	da03      	bge.n	80035b8 <_printf_i+0xd0>
 80035b0:	232d      	movs	r3, #45	@ 0x2d
 80035b2:	426d      	negs	r5, r5
 80035b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80035b8:	230a      	movs	r3, #10
 80035ba:	4858      	ldr	r0, [pc, #352]	@ (800371c <_printf_i+0x234>)
 80035bc:	e011      	b.n	80035e2 <_printf_i+0xfa>
 80035be:	6821      	ldr	r1, [r4, #0]
 80035c0:	6833      	ldr	r3, [r6, #0]
 80035c2:	0608      	lsls	r0, r1, #24
 80035c4:	f853 5b04 	ldr.w	r5, [r3], #4
 80035c8:	d402      	bmi.n	80035d0 <_printf_i+0xe8>
 80035ca:	0649      	lsls	r1, r1, #25
 80035cc:	bf48      	it	mi
 80035ce:	b2ad      	uxthmi	r5, r5
 80035d0:	2f6f      	cmp	r7, #111	@ 0x6f
 80035d2:	6033      	str	r3, [r6, #0]
 80035d4:	bf14      	ite	ne
 80035d6:	230a      	movne	r3, #10
 80035d8:	2308      	moveq	r3, #8
 80035da:	4850      	ldr	r0, [pc, #320]	@ (800371c <_printf_i+0x234>)
 80035dc:	2100      	movs	r1, #0
 80035de:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80035e2:	6866      	ldr	r6, [r4, #4]
 80035e4:	2e00      	cmp	r6, #0
 80035e6:	60a6      	str	r6, [r4, #8]
 80035e8:	db05      	blt.n	80035f6 <_printf_i+0x10e>
 80035ea:	6821      	ldr	r1, [r4, #0]
 80035ec:	432e      	orrs	r6, r5
 80035ee:	f021 0104 	bic.w	r1, r1, #4
 80035f2:	6021      	str	r1, [r4, #0]
 80035f4:	d04b      	beq.n	800368e <_printf_i+0x1a6>
 80035f6:	4616      	mov	r6, r2
 80035f8:	fbb5 f1f3 	udiv	r1, r5, r3
 80035fc:	fb03 5711 	mls	r7, r3, r1, r5
 8003600:	5dc7      	ldrb	r7, [r0, r7]
 8003602:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003606:	462f      	mov	r7, r5
 8003608:	42bb      	cmp	r3, r7
 800360a:	460d      	mov	r5, r1
 800360c:	d9f4      	bls.n	80035f8 <_printf_i+0x110>
 800360e:	2b08      	cmp	r3, #8
 8003610:	d10b      	bne.n	800362a <_printf_i+0x142>
 8003612:	6823      	ldr	r3, [r4, #0]
 8003614:	07df      	lsls	r7, r3, #31
 8003616:	d508      	bpl.n	800362a <_printf_i+0x142>
 8003618:	6923      	ldr	r3, [r4, #16]
 800361a:	6861      	ldr	r1, [r4, #4]
 800361c:	4299      	cmp	r1, r3
 800361e:	bfde      	ittt	le
 8003620:	2330      	movle	r3, #48	@ 0x30
 8003622:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003626:	f106 36ff 	addle.w	r6, r6, #4294967295
 800362a:	1b92      	subs	r2, r2, r6
 800362c:	6122      	str	r2, [r4, #16]
 800362e:	464b      	mov	r3, r9
 8003630:	4621      	mov	r1, r4
 8003632:	4640      	mov	r0, r8
 8003634:	f8cd a000 	str.w	sl, [sp]
 8003638:	aa03      	add	r2, sp, #12
 800363a:	f7ff fee3 	bl	8003404 <_printf_common>
 800363e:	3001      	adds	r0, #1
 8003640:	d14a      	bne.n	80036d8 <_printf_i+0x1f0>
 8003642:	f04f 30ff 	mov.w	r0, #4294967295
 8003646:	b004      	add	sp, #16
 8003648:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800364c:	6823      	ldr	r3, [r4, #0]
 800364e:	f043 0320 	orr.w	r3, r3, #32
 8003652:	6023      	str	r3, [r4, #0]
 8003654:	2778      	movs	r7, #120	@ 0x78
 8003656:	4832      	ldr	r0, [pc, #200]	@ (8003720 <_printf_i+0x238>)
 8003658:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800365c:	6823      	ldr	r3, [r4, #0]
 800365e:	6831      	ldr	r1, [r6, #0]
 8003660:	061f      	lsls	r7, r3, #24
 8003662:	f851 5b04 	ldr.w	r5, [r1], #4
 8003666:	d402      	bmi.n	800366e <_printf_i+0x186>
 8003668:	065f      	lsls	r7, r3, #25
 800366a:	bf48      	it	mi
 800366c:	b2ad      	uxthmi	r5, r5
 800366e:	6031      	str	r1, [r6, #0]
 8003670:	07d9      	lsls	r1, r3, #31
 8003672:	bf44      	itt	mi
 8003674:	f043 0320 	orrmi.w	r3, r3, #32
 8003678:	6023      	strmi	r3, [r4, #0]
 800367a:	b11d      	cbz	r5, 8003684 <_printf_i+0x19c>
 800367c:	2310      	movs	r3, #16
 800367e:	e7ad      	b.n	80035dc <_printf_i+0xf4>
 8003680:	4826      	ldr	r0, [pc, #152]	@ (800371c <_printf_i+0x234>)
 8003682:	e7e9      	b.n	8003658 <_printf_i+0x170>
 8003684:	6823      	ldr	r3, [r4, #0]
 8003686:	f023 0320 	bic.w	r3, r3, #32
 800368a:	6023      	str	r3, [r4, #0]
 800368c:	e7f6      	b.n	800367c <_printf_i+0x194>
 800368e:	4616      	mov	r6, r2
 8003690:	e7bd      	b.n	800360e <_printf_i+0x126>
 8003692:	6833      	ldr	r3, [r6, #0]
 8003694:	6825      	ldr	r5, [r4, #0]
 8003696:	1d18      	adds	r0, r3, #4
 8003698:	6961      	ldr	r1, [r4, #20]
 800369a:	6030      	str	r0, [r6, #0]
 800369c:	062e      	lsls	r6, r5, #24
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	d501      	bpl.n	80036a6 <_printf_i+0x1be>
 80036a2:	6019      	str	r1, [r3, #0]
 80036a4:	e002      	b.n	80036ac <_printf_i+0x1c4>
 80036a6:	0668      	lsls	r0, r5, #25
 80036a8:	d5fb      	bpl.n	80036a2 <_printf_i+0x1ba>
 80036aa:	8019      	strh	r1, [r3, #0]
 80036ac:	2300      	movs	r3, #0
 80036ae:	4616      	mov	r6, r2
 80036b0:	6123      	str	r3, [r4, #16]
 80036b2:	e7bc      	b.n	800362e <_printf_i+0x146>
 80036b4:	6833      	ldr	r3, [r6, #0]
 80036b6:	2100      	movs	r1, #0
 80036b8:	1d1a      	adds	r2, r3, #4
 80036ba:	6032      	str	r2, [r6, #0]
 80036bc:	681e      	ldr	r6, [r3, #0]
 80036be:	6862      	ldr	r2, [r4, #4]
 80036c0:	4630      	mov	r0, r6
 80036c2:	f000 f907 	bl	80038d4 <memchr>
 80036c6:	b108      	cbz	r0, 80036cc <_printf_i+0x1e4>
 80036c8:	1b80      	subs	r0, r0, r6
 80036ca:	6060      	str	r0, [r4, #4]
 80036cc:	6863      	ldr	r3, [r4, #4]
 80036ce:	6123      	str	r3, [r4, #16]
 80036d0:	2300      	movs	r3, #0
 80036d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80036d6:	e7aa      	b.n	800362e <_printf_i+0x146>
 80036d8:	4632      	mov	r2, r6
 80036da:	4649      	mov	r1, r9
 80036dc:	4640      	mov	r0, r8
 80036de:	6923      	ldr	r3, [r4, #16]
 80036e0:	47d0      	blx	sl
 80036e2:	3001      	adds	r0, #1
 80036e4:	d0ad      	beq.n	8003642 <_printf_i+0x15a>
 80036e6:	6823      	ldr	r3, [r4, #0]
 80036e8:	079b      	lsls	r3, r3, #30
 80036ea:	d413      	bmi.n	8003714 <_printf_i+0x22c>
 80036ec:	68e0      	ldr	r0, [r4, #12]
 80036ee:	9b03      	ldr	r3, [sp, #12]
 80036f0:	4298      	cmp	r0, r3
 80036f2:	bfb8      	it	lt
 80036f4:	4618      	movlt	r0, r3
 80036f6:	e7a6      	b.n	8003646 <_printf_i+0x15e>
 80036f8:	2301      	movs	r3, #1
 80036fa:	4632      	mov	r2, r6
 80036fc:	4649      	mov	r1, r9
 80036fe:	4640      	mov	r0, r8
 8003700:	47d0      	blx	sl
 8003702:	3001      	adds	r0, #1
 8003704:	d09d      	beq.n	8003642 <_printf_i+0x15a>
 8003706:	3501      	adds	r5, #1
 8003708:	68e3      	ldr	r3, [r4, #12]
 800370a:	9903      	ldr	r1, [sp, #12]
 800370c:	1a5b      	subs	r3, r3, r1
 800370e:	42ab      	cmp	r3, r5
 8003710:	dcf2      	bgt.n	80036f8 <_printf_i+0x210>
 8003712:	e7eb      	b.n	80036ec <_printf_i+0x204>
 8003714:	2500      	movs	r5, #0
 8003716:	f104 0619 	add.w	r6, r4, #25
 800371a:	e7f5      	b.n	8003708 <_printf_i+0x220>
 800371c:	08003af6 	.word	0x08003af6
 8003720:	08003b07 	.word	0x08003b07

08003724 <__swbuf_r>:
 8003724:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003726:	460e      	mov	r6, r1
 8003728:	4614      	mov	r4, r2
 800372a:	4605      	mov	r5, r0
 800372c:	b118      	cbz	r0, 8003736 <__swbuf_r+0x12>
 800372e:	6a03      	ldr	r3, [r0, #32]
 8003730:	b90b      	cbnz	r3, 8003736 <__swbuf_r+0x12>
 8003732:	f7ff fa45 	bl	8002bc0 <__sinit>
 8003736:	69a3      	ldr	r3, [r4, #24]
 8003738:	60a3      	str	r3, [r4, #8]
 800373a:	89a3      	ldrh	r3, [r4, #12]
 800373c:	071a      	lsls	r2, r3, #28
 800373e:	d501      	bpl.n	8003744 <__swbuf_r+0x20>
 8003740:	6923      	ldr	r3, [r4, #16]
 8003742:	b943      	cbnz	r3, 8003756 <__swbuf_r+0x32>
 8003744:	4621      	mov	r1, r4
 8003746:	4628      	mov	r0, r5
 8003748:	f000 f82a 	bl	80037a0 <__swsetup_r>
 800374c:	b118      	cbz	r0, 8003756 <__swbuf_r+0x32>
 800374e:	f04f 37ff 	mov.w	r7, #4294967295
 8003752:	4638      	mov	r0, r7
 8003754:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003756:	6823      	ldr	r3, [r4, #0]
 8003758:	6922      	ldr	r2, [r4, #16]
 800375a:	b2f6      	uxtb	r6, r6
 800375c:	1a98      	subs	r0, r3, r2
 800375e:	6963      	ldr	r3, [r4, #20]
 8003760:	4637      	mov	r7, r6
 8003762:	4283      	cmp	r3, r0
 8003764:	dc05      	bgt.n	8003772 <__swbuf_r+0x4e>
 8003766:	4621      	mov	r1, r4
 8003768:	4628      	mov	r0, r5
 800376a:	f7ff fcbb 	bl	80030e4 <_fflush_r>
 800376e:	2800      	cmp	r0, #0
 8003770:	d1ed      	bne.n	800374e <__swbuf_r+0x2a>
 8003772:	68a3      	ldr	r3, [r4, #8]
 8003774:	3b01      	subs	r3, #1
 8003776:	60a3      	str	r3, [r4, #8]
 8003778:	6823      	ldr	r3, [r4, #0]
 800377a:	1c5a      	adds	r2, r3, #1
 800377c:	6022      	str	r2, [r4, #0]
 800377e:	701e      	strb	r6, [r3, #0]
 8003780:	6962      	ldr	r2, [r4, #20]
 8003782:	1c43      	adds	r3, r0, #1
 8003784:	429a      	cmp	r2, r3
 8003786:	d004      	beq.n	8003792 <__swbuf_r+0x6e>
 8003788:	89a3      	ldrh	r3, [r4, #12]
 800378a:	07db      	lsls	r3, r3, #31
 800378c:	d5e1      	bpl.n	8003752 <__swbuf_r+0x2e>
 800378e:	2e0a      	cmp	r6, #10
 8003790:	d1df      	bne.n	8003752 <__swbuf_r+0x2e>
 8003792:	4621      	mov	r1, r4
 8003794:	4628      	mov	r0, r5
 8003796:	f7ff fca5 	bl	80030e4 <_fflush_r>
 800379a:	2800      	cmp	r0, #0
 800379c:	d0d9      	beq.n	8003752 <__swbuf_r+0x2e>
 800379e:	e7d6      	b.n	800374e <__swbuf_r+0x2a>

080037a0 <__swsetup_r>:
 80037a0:	b538      	push	{r3, r4, r5, lr}
 80037a2:	4b29      	ldr	r3, [pc, #164]	@ (8003848 <__swsetup_r+0xa8>)
 80037a4:	4605      	mov	r5, r0
 80037a6:	6818      	ldr	r0, [r3, #0]
 80037a8:	460c      	mov	r4, r1
 80037aa:	b118      	cbz	r0, 80037b4 <__swsetup_r+0x14>
 80037ac:	6a03      	ldr	r3, [r0, #32]
 80037ae:	b90b      	cbnz	r3, 80037b4 <__swsetup_r+0x14>
 80037b0:	f7ff fa06 	bl	8002bc0 <__sinit>
 80037b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80037b8:	0719      	lsls	r1, r3, #28
 80037ba:	d422      	bmi.n	8003802 <__swsetup_r+0x62>
 80037bc:	06da      	lsls	r2, r3, #27
 80037be:	d407      	bmi.n	80037d0 <__swsetup_r+0x30>
 80037c0:	2209      	movs	r2, #9
 80037c2:	602a      	str	r2, [r5, #0]
 80037c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80037c8:	f04f 30ff 	mov.w	r0, #4294967295
 80037cc:	81a3      	strh	r3, [r4, #12]
 80037ce:	e033      	b.n	8003838 <__swsetup_r+0x98>
 80037d0:	0758      	lsls	r0, r3, #29
 80037d2:	d512      	bpl.n	80037fa <__swsetup_r+0x5a>
 80037d4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80037d6:	b141      	cbz	r1, 80037ea <__swsetup_r+0x4a>
 80037d8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80037dc:	4299      	cmp	r1, r3
 80037de:	d002      	beq.n	80037e6 <__swsetup_r+0x46>
 80037e0:	4628      	mov	r0, r5
 80037e2:	f7ff fb01 	bl	8002de8 <_free_r>
 80037e6:	2300      	movs	r3, #0
 80037e8:	6363      	str	r3, [r4, #52]	@ 0x34
 80037ea:	89a3      	ldrh	r3, [r4, #12]
 80037ec:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80037f0:	81a3      	strh	r3, [r4, #12]
 80037f2:	2300      	movs	r3, #0
 80037f4:	6063      	str	r3, [r4, #4]
 80037f6:	6923      	ldr	r3, [r4, #16]
 80037f8:	6023      	str	r3, [r4, #0]
 80037fa:	89a3      	ldrh	r3, [r4, #12]
 80037fc:	f043 0308 	orr.w	r3, r3, #8
 8003800:	81a3      	strh	r3, [r4, #12]
 8003802:	6923      	ldr	r3, [r4, #16]
 8003804:	b94b      	cbnz	r3, 800381a <__swsetup_r+0x7a>
 8003806:	89a3      	ldrh	r3, [r4, #12]
 8003808:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800380c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003810:	d003      	beq.n	800381a <__swsetup_r+0x7a>
 8003812:	4621      	mov	r1, r4
 8003814:	4628      	mov	r0, r5
 8003816:	f000 f890 	bl	800393a <__smakebuf_r>
 800381a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800381e:	f013 0201 	ands.w	r2, r3, #1
 8003822:	d00a      	beq.n	800383a <__swsetup_r+0x9a>
 8003824:	2200      	movs	r2, #0
 8003826:	60a2      	str	r2, [r4, #8]
 8003828:	6962      	ldr	r2, [r4, #20]
 800382a:	4252      	negs	r2, r2
 800382c:	61a2      	str	r2, [r4, #24]
 800382e:	6922      	ldr	r2, [r4, #16]
 8003830:	b942      	cbnz	r2, 8003844 <__swsetup_r+0xa4>
 8003832:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003836:	d1c5      	bne.n	80037c4 <__swsetup_r+0x24>
 8003838:	bd38      	pop	{r3, r4, r5, pc}
 800383a:	0799      	lsls	r1, r3, #30
 800383c:	bf58      	it	pl
 800383e:	6962      	ldrpl	r2, [r4, #20]
 8003840:	60a2      	str	r2, [r4, #8]
 8003842:	e7f4      	b.n	800382e <__swsetup_r+0x8e>
 8003844:	2000      	movs	r0, #0
 8003846:	e7f7      	b.n	8003838 <__swsetup_r+0x98>
 8003848:	20000018 	.word	0x20000018

0800384c <_raise_r>:
 800384c:	291f      	cmp	r1, #31
 800384e:	b538      	push	{r3, r4, r5, lr}
 8003850:	4605      	mov	r5, r0
 8003852:	460c      	mov	r4, r1
 8003854:	d904      	bls.n	8003860 <_raise_r+0x14>
 8003856:	2316      	movs	r3, #22
 8003858:	6003      	str	r3, [r0, #0]
 800385a:	f04f 30ff 	mov.w	r0, #4294967295
 800385e:	bd38      	pop	{r3, r4, r5, pc}
 8003860:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8003862:	b112      	cbz	r2, 800386a <_raise_r+0x1e>
 8003864:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8003868:	b94b      	cbnz	r3, 800387e <_raise_r+0x32>
 800386a:	4628      	mov	r0, r5
 800386c:	f000 f830 	bl	80038d0 <_getpid_r>
 8003870:	4622      	mov	r2, r4
 8003872:	4601      	mov	r1, r0
 8003874:	4628      	mov	r0, r5
 8003876:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800387a:	f000 b817 	b.w	80038ac <_kill_r>
 800387e:	2b01      	cmp	r3, #1
 8003880:	d00a      	beq.n	8003898 <_raise_r+0x4c>
 8003882:	1c59      	adds	r1, r3, #1
 8003884:	d103      	bne.n	800388e <_raise_r+0x42>
 8003886:	2316      	movs	r3, #22
 8003888:	6003      	str	r3, [r0, #0]
 800388a:	2001      	movs	r0, #1
 800388c:	e7e7      	b.n	800385e <_raise_r+0x12>
 800388e:	2100      	movs	r1, #0
 8003890:	4620      	mov	r0, r4
 8003892:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8003896:	4798      	blx	r3
 8003898:	2000      	movs	r0, #0
 800389a:	e7e0      	b.n	800385e <_raise_r+0x12>

0800389c <raise>:
 800389c:	4b02      	ldr	r3, [pc, #8]	@ (80038a8 <raise+0xc>)
 800389e:	4601      	mov	r1, r0
 80038a0:	6818      	ldr	r0, [r3, #0]
 80038a2:	f7ff bfd3 	b.w	800384c <_raise_r>
 80038a6:	bf00      	nop
 80038a8:	20000018 	.word	0x20000018

080038ac <_kill_r>:
 80038ac:	b538      	push	{r3, r4, r5, lr}
 80038ae:	2300      	movs	r3, #0
 80038b0:	4d06      	ldr	r5, [pc, #24]	@ (80038cc <_kill_r+0x20>)
 80038b2:	4604      	mov	r4, r0
 80038b4:	4608      	mov	r0, r1
 80038b6:	4611      	mov	r1, r2
 80038b8:	602b      	str	r3, [r5, #0]
 80038ba:	f7fd f86e 	bl	800099a <_kill>
 80038be:	1c43      	adds	r3, r0, #1
 80038c0:	d102      	bne.n	80038c8 <_kill_r+0x1c>
 80038c2:	682b      	ldr	r3, [r5, #0]
 80038c4:	b103      	cbz	r3, 80038c8 <_kill_r+0x1c>
 80038c6:	6023      	str	r3, [r4, #0]
 80038c8:	bd38      	pop	{r3, r4, r5, pc}
 80038ca:	bf00      	nop
 80038cc:	2000036c 	.word	0x2000036c

080038d0 <_getpid_r>:
 80038d0:	f7fd b85c 	b.w	800098c <_getpid>

080038d4 <memchr>:
 80038d4:	4603      	mov	r3, r0
 80038d6:	b510      	push	{r4, lr}
 80038d8:	b2c9      	uxtb	r1, r1
 80038da:	4402      	add	r2, r0
 80038dc:	4293      	cmp	r3, r2
 80038de:	4618      	mov	r0, r3
 80038e0:	d101      	bne.n	80038e6 <memchr+0x12>
 80038e2:	2000      	movs	r0, #0
 80038e4:	e003      	b.n	80038ee <memchr+0x1a>
 80038e6:	7804      	ldrb	r4, [r0, #0]
 80038e8:	3301      	adds	r3, #1
 80038ea:	428c      	cmp	r4, r1
 80038ec:	d1f6      	bne.n	80038dc <memchr+0x8>
 80038ee:	bd10      	pop	{r4, pc}

080038f0 <__swhatbuf_r>:
 80038f0:	b570      	push	{r4, r5, r6, lr}
 80038f2:	460c      	mov	r4, r1
 80038f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80038f8:	4615      	mov	r5, r2
 80038fa:	2900      	cmp	r1, #0
 80038fc:	461e      	mov	r6, r3
 80038fe:	b096      	sub	sp, #88	@ 0x58
 8003900:	da0c      	bge.n	800391c <__swhatbuf_r+0x2c>
 8003902:	89a3      	ldrh	r3, [r4, #12]
 8003904:	2100      	movs	r1, #0
 8003906:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800390a:	bf14      	ite	ne
 800390c:	2340      	movne	r3, #64	@ 0x40
 800390e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8003912:	2000      	movs	r0, #0
 8003914:	6031      	str	r1, [r6, #0]
 8003916:	602b      	str	r3, [r5, #0]
 8003918:	b016      	add	sp, #88	@ 0x58
 800391a:	bd70      	pop	{r4, r5, r6, pc}
 800391c:	466a      	mov	r2, sp
 800391e:	f000 f849 	bl	80039b4 <_fstat_r>
 8003922:	2800      	cmp	r0, #0
 8003924:	dbed      	blt.n	8003902 <__swhatbuf_r+0x12>
 8003926:	9901      	ldr	r1, [sp, #4]
 8003928:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800392c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8003930:	4259      	negs	r1, r3
 8003932:	4159      	adcs	r1, r3
 8003934:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003938:	e7eb      	b.n	8003912 <__swhatbuf_r+0x22>

0800393a <__smakebuf_r>:
 800393a:	898b      	ldrh	r3, [r1, #12]
 800393c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800393e:	079d      	lsls	r5, r3, #30
 8003940:	4606      	mov	r6, r0
 8003942:	460c      	mov	r4, r1
 8003944:	d507      	bpl.n	8003956 <__smakebuf_r+0x1c>
 8003946:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800394a:	6023      	str	r3, [r4, #0]
 800394c:	6123      	str	r3, [r4, #16]
 800394e:	2301      	movs	r3, #1
 8003950:	6163      	str	r3, [r4, #20]
 8003952:	b003      	add	sp, #12
 8003954:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003956:	466a      	mov	r2, sp
 8003958:	ab01      	add	r3, sp, #4
 800395a:	f7ff ffc9 	bl	80038f0 <__swhatbuf_r>
 800395e:	9f00      	ldr	r7, [sp, #0]
 8003960:	4605      	mov	r5, r0
 8003962:	4639      	mov	r1, r7
 8003964:	4630      	mov	r0, r6
 8003966:	f7ff fab1 	bl	8002ecc <_malloc_r>
 800396a:	b948      	cbnz	r0, 8003980 <__smakebuf_r+0x46>
 800396c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003970:	059a      	lsls	r2, r3, #22
 8003972:	d4ee      	bmi.n	8003952 <__smakebuf_r+0x18>
 8003974:	f023 0303 	bic.w	r3, r3, #3
 8003978:	f043 0302 	orr.w	r3, r3, #2
 800397c:	81a3      	strh	r3, [r4, #12]
 800397e:	e7e2      	b.n	8003946 <__smakebuf_r+0xc>
 8003980:	89a3      	ldrh	r3, [r4, #12]
 8003982:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8003986:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800398a:	81a3      	strh	r3, [r4, #12]
 800398c:	9b01      	ldr	r3, [sp, #4]
 800398e:	6020      	str	r0, [r4, #0]
 8003990:	b15b      	cbz	r3, 80039aa <__smakebuf_r+0x70>
 8003992:	4630      	mov	r0, r6
 8003994:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003998:	f000 f81e 	bl	80039d8 <_isatty_r>
 800399c:	b128      	cbz	r0, 80039aa <__smakebuf_r+0x70>
 800399e:	89a3      	ldrh	r3, [r4, #12]
 80039a0:	f023 0303 	bic.w	r3, r3, #3
 80039a4:	f043 0301 	orr.w	r3, r3, #1
 80039a8:	81a3      	strh	r3, [r4, #12]
 80039aa:	89a3      	ldrh	r3, [r4, #12]
 80039ac:	431d      	orrs	r5, r3
 80039ae:	81a5      	strh	r5, [r4, #12]
 80039b0:	e7cf      	b.n	8003952 <__smakebuf_r+0x18>
	...

080039b4 <_fstat_r>:
 80039b4:	b538      	push	{r3, r4, r5, lr}
 80039b6:	2300      	movs	r3, #0
 80039b8:	4d06      	ldr	r5, [pc, #24]	@ (80039d4 <_fstat_r+0x20>)
 80039ba:	4604      	mov	r4, r0
 80039bc:	4608      	mov	r0, r1
 80039be:	4611      	mov	r1, r2
 80039c0:	602b      	str	r3, [r5, #0]
 80039c2:	f7fd f849 	bl	8000a58 <_fstat>
 80039c6:	1c43      	adds	r3, r0, #1
 80039c8:	d102      	bne.n	80039d0 <_fstat_r+0x1c>
 80039ca:	682b      	ldr	r3, [r5, #0]
 80039cc:	b103      	cbz	r3, 80039d0 <_fstat_r+0x1c>
 80039ce:	6023      	str	r3, [r4, #0]
 80039d0:	bd38      	pop	{r3, r4, r5, pc}
 80039d2:	bf00      	nop
 80039d4:	2000036c 	.word	0x2000036c

080039d8 <_isatty_r>:
 80039d8:	b538      	push	{r3, r4, r5, lr}
 80039da:	2300      	movs	r3, #0
 80039dc:	4d05      	ldr	r5, [pc, #20]	@ (80039f4 <_isatty_r+0x1c>)
 80039de:	4604      	mov	r4, r0
 80039e0:	4608      	mov	r0, r1
 80039e2:	602b      	str	r3, [r5, #0]
 80039e4:	f7fd f847 	bl	8000a76 <_isatty>
 80039e8:	1c43      	adds	r3, r0, #1
 80039ea:	d102      	bne.n	80039f2 <_isatty_r+0x1a>
 80039ec:	682b      	ldr	r3, [r5, #0]
 80039ee:	b103      	cbz	r3, 80039f2 <_isatty_r+0x1a>
 80039f0:	6023      	str	r3, [r4, #0]
 80039f2:	bd38      	pop	{r3, r4, r5, pc}
 80039f4:	2000036c 	.word	0x2000036c

080039f8 <_init>:
 80039f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039fa:	bf00      	nop
 80039fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80039fe:	bc08      	pop	{r3}
 8003a00:	469e      	mov	lr, r3
 8003a02:	4770      	bx	lr

08003a04 <_fini>:
 8003a04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a06:	bf00      	nop
 8003a08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a0a:	bc08      	pop	{r3}
 8003a0c:	469e      	mov	lr, r3
 8003a0e:	4770      	bx	lr
