module top_module(
    input wire in,
    input wire [9:0] state,
    output wire [9:0] next_state,
    output wire out1,
    output wire out2
);

    // Next-State Logic (Pure Boolean Routing)
    assign next_state[0] = ~in & (state[0] | state[1] | state[2] | state[3] | state[4] | state[7] | state[8] | state[9]);
    assign next_state[1] =  in & (state[0] | state[8] | state[9]);
    
    // The sequential chain
    assign next_state[2] =  in & state[1];
    assign next_state[3] =  in & state[2];
    assign next_state[4] =  in & state[3];
    assign next_state[5] =  in & state[4];
    assign next_state[6] =  in & state[5];
    
    // The hold state and branch states
    assign next_state[7] =  in & (state[6] | state[7]);
    assign next_state[8] = ~in & state[5];
    assign next_state[9] = ~in & state[6];

    // Output Logic
    assign out1 = state[8] | state[9];
    assign out2 = state[7] | state[9];

endmodule