Reading OpenROAD database at '/home/lroot/count/runs/RUN_2025-02-20_02-26-26/41-openroad-repairantennas/1-diodeinsertion/counter_8bit.odb'…
Reading library file at '/home/lroot/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/1713bzlk8w8z17prigcs0xh0ha523ii5-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 2
[INFO] Setting input delay to: 2
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       28
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   counter_8bit
Die area:                 ( 0 0 ) ( 97800 108520 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     651
Number of terminals:      20
Number of snets:          2
Number of nets:           492

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 196.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 13633.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 1492.
[INFO DRT-0033] via shape region query size = 160.
[INFO DRT-0033] met2 shape region query size = 106.
[INFO DRT-0033] via2 shape region query size = 128.
[INFO DRT-0033] met3 shape region query size = 104.
[INFO DRT-0033] via3 shape region query size = 128.
[INFO DRT-0033] met4 shape region query size = 36.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 761 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 190 unique inst patterns.
[INFO DRT-0084]   Complete 287 groups.
#scanned instances     = 651
#unique  instances     = 196
#stdCellGenAp          = 5718
#stdCellValidPlanarAp  = 22
#stdCellValidViaAp     = 4521
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1857
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:40, elapsed time = 00:00:05, memory = 141.88 (MB), peak = 141.88 (MB)

[INFO DRT-0157] Number of guides:     4384

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 14 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 15 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 1506.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 1165.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 660.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 115.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 46.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 1.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 2212 vertical wires in 1 frboxes and 1281 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 288 vertical wires in 1 frboxes and 480 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:00, memory = 149.88 (MB), peak = 149.88 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 149.88 (MB), peak = 149.88 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 155.90 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:02, memory = 161.12 (MB).
    Completing 30% with 54 violations.
    elapsed time = 00:00:11, memory = 182.92 (MB).
    Completing 40% with 196 violations.
    elapsed time = 00:00:11, memory = 189.29 (MB).
    Completing 50% with 196 violations.
    elapsed time = 00:00:16, memory = 202.22 (MB).
    Completing 60% with 279 violations.
    elapsed time = 00:00:25, memory = 210.17 (MB).
[INFO DRT-0199]   Number of violations = 465.
Viol/Layer         li1   met1   met2   met3
Metal Spacing        1     65     15      2
Recheck              0     14     12      1
Short                0    332     23      0
[INFO DRT-0267] cpu time = 00:00:33, elapsed time = 00:00:26, memory = 572.25 (MB), peak = 572.25 (MB)
Total wire length = 15979 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 6982 um.
Total wire length on LAYER met2 = 6681 um.
Total wire length on LAYER met3 = 1315 um.
Total wire length on LAYER met4 = 968 um.
Total wire length on LAYER met5 = 31 um.
Total number of vias = 4209.
Up-via summary (total 4209):

-----------------------
 FR_MASTERSLICE       0
            li1    1848
           met1    2079
           met2     204
           met3      76
           met4       2
-----------------------
                   4209


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 465 violations.
    elapsed time = 00:00:00, memory = 576.88 (MB).
    Completing 20% with 465 violations.
    elapsed time = 00:00:00, memory = 577.40 (MB).
    Completing 30% with 465 violations.
    elapsed time = 00:00:00, memory = 577.40 (MB).
    Completing 40% with 465 violations.
    elapsed time = 00:00:00, memory = 577.40 (MB).
    Completing 50% with 458 violations.
    elapsed time = 00:00:00, memory = 604.13 (MB).
    Completing 60% with 458 violations.
    elapsed time = 00:00:04, memory = 617.08 (MB).
    Completing 70% with 454 violations.
    elapsed time = 00:00:05, memory = 617.08 (MB).
    Completing 80% with 454 violations.
    elapsed time = 00:00:07, memory = 617.08 (MB).
    Completing 90% with 411 violations.
    elapsed time = 00:00:23, memory = 621.12 (MB).
    Completing 100% with 278 violations.
    elapsed time = 00:00:23, memory = 621.12 (MB).
[INFO DRT-0199]   Number of violations = 278.
Viol/Layer        met1   met2   met3
Metal Spacing       32      9      2
Short              222     13      0
[INFO DRT-0267] cpu time = 00:00:30, elapsed time = 00:00:23, memory = 621.12 (MB), peak = 671.56 (MB)
Total wire length = 15834 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 6844 um.
Total wire length on LAYER met2 = 6588 um.
Total wire length on LAYER met3 = 1382 um.
Total wire length on LAYER met4 = 992 um.
Total wire length on LAYER met5 = 27 um.
Total number of vias = 4196.
Up-via summary (total 4196):

-----------------------
 FR_MASTERSLICE       0
            li1    1848
           met1    2066
           met2     200
           met3      80
           met4       2
-----------------------
                   4196


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 278 violations.
    elapsed time = 00:00:00, memory = 621.12 (MB).
    Completing 20% with 278 violations.
    elapsed time = 00:00:00, memory = 621.12 (MB).
    Completing 30% with 278 violations.
    elapsed time = 00:00:00, memory = 623.64 (MB).
    Completing 40% with 278 violations.
    elapsed time = 00:00:00, memory = 623.64 (MB).
    Completing 50% with 285 violations.
    elapsed time = 00:00:00, memory = 623.64 (MB).
    Completing 60% with 285 violations.
    elapsed time = 00:00:03, memory = 623.64 (MB).
    Completing 70% with 300 violations.
    elapsed time = 00:00:03, memory = 623.64 (MB).
    Completing 80% with 300 violations.
    elapsed time = 00:00:08, memory = 623.64 (MB).
    Completing 90% with 267 violations.
    elapsed time = 00:00:22, memory = 629.64 (MB).
    Completing 100% with 248 violations.
    elapsed time = 00:00:22, memory = 629.64 (MB).
[INFO DRT-0199]   Number of violations = 248.
Viol/Layer        met1   met2
Metal Spacing       23      5
Short              209     11
[INFO DRT-0267] cpu time = 00:00:29, elapsed time = 00:00:22, memory = 632.69 (MB), peak = 677.86 (MB)
Total wire length = 15735 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 6807 um.
Total wire length on LAYER met2 = 6526 um.
Total wire length on LAYER met3 = 1401 um.
Total wire length on LAYER met4 = 999 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4177.
Up-via summary (total 4177):

-----------------------
 FR_MASTERSLICE       0
            li1    1848
           met1    2041
           met2     203
           met3      85
           met4       0
-----------------------
                   4177


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 248 violations.
    elapsed time = 00:00:00, memory = 632.69 (MB).
    Completing 20% with 248 violations.
    elapsed time = 00:00:01, memory = 632.69 (MB).
    Completing 30% with 219 violations.
    elapsed time = 00:00:10, memory = 632.69 (MB).
    Completing 40% with 175 violations.
    elapsed time = 00:00:10, memory = 632.69 (MB).
    Completing 50% with 175 violations.
    elapsed time = 00:00:15, memory = 639.82 (MB).
    Completing 60% with 119 violations.
    elapsed time = 00:00:23, memory = 639.82 (MB).
[INFO DRT-0199]   Number of violations = 51.
Viol/Layer        met1   met2
Metal Spacing       23      1
Short               27      0
[INFO DRT-0267] cpu time = 00:00:30, elapsed time = 00:00:23, memory = 639.82 (MB), peak = 677.86 (MB)
Total wire length = 15752 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 6159 um.
Total wire length on LAYER met2 = 6506 um.
Total wire length on LAYER met3 = 2025 um.
Total wire length on LAYER met4 = 1060 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4270.
Up-via summary (total 4270):

-----------------------
 FR_MASTERSLICE       0
            li1    1848
           met1    2012
           met2     321
           met3      89
           met4       0
-----------------------
                   4270


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 51 violations.
    elapsed time = 00:00:00, memory = 639.82 (MB).
    Completing 20% with 51 violations.
    elapsed time = 00:00:00, memory = 639.82 (MB).
    Completing 30% with 51 violations.
    elapsed time = 00:00:00, memory = 639.82 (MB).
    Completing 40% with 51 violations.
    elapsed time = 00:00:00, memory = 639.82 (MB).
    Completing 50% with 51 violations.
    elapsed time = 00:00:00, memory = 639.82 (MB).
    Completing 60% with 51 violations.
    elapsed time = 00:00:01, memory = 639.82 (MB).
    Completing 70% with 49 violations.
    elapsed time = 00:00:01, memory = 639.82 (MB).
    Completing 80% with 49 violations.
    elapsed time = 00:00:01, memory = 639.82 (MB).
    Completing 90% with 49 violations.
    elapsed time = 00:00:04, memory = 639.82 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:04, memory = 639.82 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:05, memory = 639.82 (MB), peak = 677.86 (MB)
Total wire length = 15725 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 6141 um.
Total wire length on LAYER met2 = 6482 um.
Total wire length on LAYER met3 = 2011 um.
Total wire length on LAYER met4 = 1090 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4270.
Up-via summary (total 4270):

-----------------------
 FR_MASTERSLICE       0
            li1    1848
           met1    2010
           met2     321
           met3      91
           met4       0
-----------------------
                   4270


[INFO DRT-0198] Complete detail routing.
Total wire length = 15725 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 6141 um.
Total wire length on LAYER met2 = 6482 um.
Total wire length on LAYER met3 = 2011 um.
Total wire length on LAYER met4 = 1090 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4270.
Up-via summary (total 4270):

-----------------------
 FR_MASTERSLICE       0
            li1    1848
           met1    2010
           met2     321
           met3      91
           met4       0
-----------------------
                   4270


[INFO DRT-0267] cpu time = 00:02:11, elapsed time = 00:01:41, memory = 639.82 (MB), peak = 677.86 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                62     232.72
  Tap cell                                 99     123.87
  Clock buffer                              3      75.07
  Timing Repair Buffer                     72     427.91
  Inverter                                 18      67.56
  Sequential cell                           8     205.20
  Multi-Input combinational cell          389    2999.13
  Total                                   651    4131.46
Writing OpenROAD database to '/home/lroot/count/runs/RUN_2025-02-20_02-26-26/43-openroad-detailedrouting/counter_8bit.odb'…
Writing netlist to '/home/lroot/count/runs/RUN_2025-02-20_02-26-26/43-openroad-detailedrouting/counter_8bit.nl.v'…
Writing powered netlist to '/home/lroot/count/runs/RUN_2025-02-20_02-26-26/43-openroad-detailedrouting/counter_8bit.pnl.v'…
Writing layout to '/home/lroot/count/runs/RUN_2025-02-20_02-26-26/43-openroad-detailedrouting/counter_8bit.def'…
Writing timing constraints to '/home/lroot/count/runs/RUN_2025-02-20_02-26-26/43-openroad-detailedrouting/counter_8bit.sdc'…
