{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 05 10:15:44 2020 " "Info: Processing started: Wed Aug 05 10:15:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CAP -c CAP " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CAP -c CAP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "CAP EP2S15F672C3 " "Info: Automatically selected device EP2S15F672C3 for design CAP" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Info: Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 0 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Info: Found following RAM instances in design that are actually implemented ROM function because the write is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a18 " "Info: Atom \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a18\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a28 " "Info: Atom \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a28\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a27 " "Info: Atom \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a27\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a29 " "Info: Atom \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a29\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a31 " "Info: Atom \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a31\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a30 " "Info: Atom \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a30\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a23 " "Info: Atom \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a23\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a17 " "Info: Atom \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a17\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a22 " "Info: Atom \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a22\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a16 " "Info: Atom \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a16\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a21 " "Info: Atom \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a21\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a19 " "Info: Atom \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a19\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a24 " "Info: Atom \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a24\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a20 " "Info: Atom \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a20\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a25 " "Info: Atom \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a25\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a26 " "Info: Atom \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a26\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a13 " "Info: Atom \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a12 " "Info: Atom \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a11 " "Info: Atom \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a14 " "Info: Atom \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a15 " "Info: Atom \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a10 " "Info: Atom \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a9 " "Info: Atom \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a8 " "Info: Atom \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a7 " "Info: Atom \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a6 " "Info: Atom \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a5 " "Info: Atom \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a4 " "Info: Atom \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a3 " "Info: Atom \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a2 " "Info: Atom \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a1 " "Info: Atom \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a0 " "Info: Atom \"Instruction_MEM:inst30\|lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1}  } {  } 0 0 "Found following RAM instances in design that are actually implemented ROM function because the write is always disabled" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E16 " "Info: Pin ~DATA0~ is reserved at location E16" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "342 342 " "Warning: No exact pin location assignment(s) for 342 pins of 342 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WBe " "Info: Pin WBe not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { WBe } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 544 96 272 560 "WBe" "" } { 328 48 112 344 "WBe" "" } { 504 -1288 -1216 520 "WBe" "" } { 488 2712 2792 504 "WBe" "" } { 304 2904 2952 320 "WBe" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { WBe } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "falu_cond " "Info: Pin falu_cond not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { falu_cond } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 816 1328 1504 832 "falu_cond" "" } { 480 840 904 496 "falu_cond" "" } { 696 1248 1320 712 "falu_cond" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { falu_cond } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out12\[31\] " "Info: Pin RS_out12\[31\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out12[31] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 456 96 272 472 "RS_out12\[31..0\]" "" } { 96 744 1136 112 "RS_out12\[31..0\]" "" } { 16 984 1064 32 "RS_out12\[31..0\]" "" } { 584 936 1040 600 "RS_out12\[31..0\]" "" } { 184 1552 1640 200 "RS_out12\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out12[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out12\[30\] " "Info: Pin RS_out12\[30\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out12[30] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 456 96 272 472 "RS_out12\[31..0\]" "" } { 96 744 1136 112 "RS_out12\[31..0\]" "" } { 16 984 1064 32 "RS_out12\[31..0\]" "" } { 584 936 1040 600 "RS_out12\[31..0\]" "" } { 184 1552 1640 200 "RS_out12\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out12[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out12\[29\] " "Info: Pin RS_out12\[29\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out12[29] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 456 96 272 472 "RS_out12\[31..0\]" "" } { 96 744 1136 112 "RS_out12\[31..0\]" "" } { 16 984 1064 32 "RS_out12\[31..0\]" "" } { 584 936 1040 600 "RS_out12\[31..0\]" "" } { 184 1552 1640 200 "RS_out12\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out12[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out12\[28\] " "Info: Pin RS_out12\[28\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out12[28] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 456 96 272 472 "RS_out12\[31..0\]" "" } { 96 744 1136 112 "RS_out12\[31..0\]" "" } { 16 984 1064 32 "RS_out12\[31..0\]" "" } { 584 936 1040 600 "RS_out12\[31..0\]" "" } { 184 1552 1640 200 "RS_out12\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out12[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out12\[27\] " "Info: Pin RS_out12\[27\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out12[27] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 456 96 272 472 "RS_out12\[31..0\]" "" } { 96 744 1136 112 "RS_out12\[31..0\]" "" } { 16 984 1064 32 "RS_out12\[31..0\]" "" } { 584 936 1040 600 "RS_out12\[31..0\]" "" } { 184 1552 1640 200 "RS_out12\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out12[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out12\[26\] " "Info: Pin RS_out12\[26\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out12[26] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 456 96 272 472 "RS_out12\[31..0\]" "" } { 96 744 1136 112 "RS_out12\[31..0\]" "" } { 16 984 1064 32 "RS_out12\[31..0\]" "" } { 584 936 1040 600 "RS_out12\[31..0\]" "" } { 184 1552 1640 200 "RS_out12\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out12[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out12\[25\] " "Info: Pin RS_out12\[25\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out12[25] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 456 96 272 472 "RS_out12\[31..0\]" "" } { 96 744 1136 112 "RS_out12\[31..0\]" "" } { 16 984 1064 32 "RS_out12\[31..0\]" "" } { 584 936 1040 600 "RS_out12\[31..0\]" "" } { 184 1552 1640 200 "RS_out12\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out12[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out12\[24\] " "Info: Pin RS_out12\[24\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out12[24] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 456 96 272 472 "RS_out12\[31..0\]" "" } { 96 744 1136 112 "RS_out12\[31..0\]" "" } { 16 984 1064 32 "RS_out12\[31..0\]" "" } { 584 936 1040 600 "RS_out12\[31..0\]" "" } { 184 1552 1640 200 "RS_out12\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out12[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out12\[23\] " "Info: Pin RS_out12\[23\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out12[23] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 456 96 272 472 "RS_out12\[31..0\]" "" } { 96 744 1136 112 "RS_out12\[31..0\]" "" } { 16 984 1064 32 "RS_out12\[31..0\]" "" } { 584 936 1040 600 "RS_out12\[31..0\]" "" } { 184 1552 1640 200 "RS_out12\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out12[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out12\[22\] " "Info: Pin RS_out12\[22\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out12[22] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 456 96 272 472 "RS_out12\[31..0\]" "" } { 96 744 1136 112 "RS_out12\[31..0\]" "" } { 16 984 1064 32 "RS_out12\[31..0\]" "" } { 584 936 1040 600 "RS_out12\[31..0\]" "" } { 184 1552 1640 200 "RS_out12\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out12[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out12\[21\] " "Info: Pin RS_out12\[21\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out12[21] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 456 96 272 472 "RS_out12\[31..0\]" "" } { 96 744 1136 112 "RS_out12\[31..0\]" "" } { 16 984 1064 32 "RS_out12\[31..0\]" "" } { 584 936 1040 600 "RS_out12\[31..0\]" "" } { 184 1552 1640 200 "RS_out12\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out12[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out12\[20\] " "Info: Pin RS_out12\[20\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out12[20] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 456 96 272 472 "RS_out12\[31..0\]" "" } { 96 744 1136 112 "RS_out12\[31..0\]" "" } { 16 984 1064 32 "RS_out12\[31..0\]" "" } { 584 936 1040 600 "RS_out12\[31..0\]" "" } { 184 1552 1640 200 "RS_out12\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out12[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out12\[19\] " "Info: Pin RS_out12\[19\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out12[19] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 456 96 272 472 "RS_out12\[31..0\]" "" } { 96 744 1136 112 "RS_out12\[31..0\]" "" } { 16 984 1064 32 "RS_out12\[31..0\]" "" } { 584 936 1040 600 "RS_out12\[31..0\]" "" } { 184 1552 1640 200 "RS_out12\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out12[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out12\[18\] " "Info: Pin RS_out12\[18\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out12[18] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 456 96 272 472 "RS_out12\[31..0\]" "" } { 96 744 1136 112 "RS_out12\[31..0\]" "" } { 16 984 1064 32 "RS_out12\[31..0\]" "" } { 584 936 1040 600 "RS_out12\[31..0\]" "" } { 184 1552 1640 200 "RS_out12\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out12[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out12\[17\] " "Info: Pin RS_out12\[17\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out12[17] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 456 96 272 472 "RS_out12\[31..0\]" "" } { 96 744 1136 112 "RS_out12\[31..0\]" "" } { 16 984 1064 32 "RS_out12\[31..0\]" "" } { 584 936 1040 600 "RS_out12\[31..0\]" "" } { 184 1552 1640 200 "RS_out12\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out12[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out12\[16\] " "Info: Pin RS_out12\[16\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out12[16] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 456 96 272 472 "RS_out12\[31..0\]" "" } { 96 744 1136 112 "RS_out12\[31..0\]" "" } { 16 984 1064 32 "RS_out12\[31..0\]" "" } { 584 936 1040 600 "RS_out12\[31..0\]" "" } { 184 1552 1640 200 "RS_out12\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out12[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out12\[15\] " "Info: Pin RS_out12\[15\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out12[15] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 456 96 272 472 "RS_out12\[31..0\]" "" } { 96 744 1136 112 "RS_out12\[31..0\]" "" } { 16 984 1064 32 "RS_out12\[31..0\]" "" } { 584 936 1040 600 "RS_out12\[31..0\]" "" } { 184 1552 1640 200 "RS_out12\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out12[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out12\[14\] " "Info: Pin RS_out12\[14\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out12[14] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 456 96 272 472 "RS_out12\[31..0\]" "" } { 96 744 1136 112 "RS_out12\[31..0\]" "" } { 16 984 1064 32 "RS_out12\[31..0\]" "" } { 584 936 1040 600 "RS_out12\[31..0\]" "" } { 184 1552 1640 200 "RS_out12\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out12[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out12\[13\] " "Info: Pin RS_out12\[13\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out12[13] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 456 96 272 472 "RS_out12\[31..0\]" "" } { 96 744 1136 112 "RS_out12\[31..0\]" "" } { 16 984 1064 32 "RS_out12\[31..0\]" "" } { 584 936 1040 600 "RS_out12\[31..0\]" "" } { 184 1552 1640 200 "RS_out12\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out12[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out12\[12\] " "Info: Pin RS_out12\[12\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out12[12] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 456 96 272 472 "RS_out12\[31..0\]" "" } { 96 744 1136 112 "RS_out12\[31..0\]" "" } { 16 984 1064 32 "RS_out12\[31..0\]" "" } { 584 936 1040 600 "RS_out12\[31..0\]" "" } { 184 1552 1640 200 "RS_out12\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out12[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out12\[11\] " "Info: Pin RS_out12\[11\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out12[11] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 456 96 272 472 "RS_out12\[31..0\]" "" } { 96 744 1136 112 "RS_out12\[31..0\]" "" } { 16 984 1064 32 "RS_out12\[31..0\]" "" } { 584 936 1040 600 "RS_out12\[31..0\]" "" } { 184 1552 1640 200 "RS_out12\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out12[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out12\[10\] " "Info: Pin RS_out12\[10\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out12[10] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 456 96 272 472 "RS_out12\[31..0\]" "" } { 96 744 1136 112 "RS_out12\[31..0\]" "" } { 16 984 1064 32 "RS_out12\[31..0\]" "" } { 584 936 1040 600 "RS_out12\[31..0\]" "" } { 184 1552 1640 200 "RS_out12\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out12[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out12\[9\] " "Info: Pin RS_out12\[9\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out12[9] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 456 96 272 472 "RS_out12\[31..0\]" "" } { 96 744 1136 112 "RS_out12\[31..0\]" "" } { 16 984 1064 32 "RS_out12\[31..0\]" "" } { 584 936 1040 600 "RS_out12\[31..0\]" "" } { 184 1552 1640 200 "RS_out12\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out12[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out12\[8\] " "Info: Pin RS_out12\[8\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out12[8] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 456 96 272 472 "RS_out12\[31..0\]" "" } { 96 744 1136 112 "RS_out12\[31..0\]" "" } { 16 984 1064 32 "RS_out12\[31..0\]" "" } { 584 936 1040 600 "RS_out12\[31..0\]" "" } { 184 1552 1640 200 "RS_out12\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out12[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out12\[7\] " "Info: Pin RS_out12\[7\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out12[7] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 456 96 272 472 "RS_out12\[31..0\]" "" } { 96 744 1136 112 "RS_out12\[31..0\]" "" } { 16 984 1064 32 "RS_out12\[31..0\]" "" } { 584 936 1040 600 "RS_out12\[31..0\]" "" } { 184 1552 1640 200 "RS_out12\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out12[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out12\[6\] " "Info: Pin RS_out12\[6\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out12[6] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 456 96 272 472 "RS_out12\[31..0\]" "" } { 96 744 1136 112 "RS_out12\[31..0\]" "" } { 16 984 1064 32 "RS_out12\[31..0\]" "" } { 584 936 1040 600 "RS_out12\[31..0\]" "" } { 184 1552 1640 200 "RS_out12\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out12[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out12\[5\] " "Info: Pin RS_out12\[5\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out12[5] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 456 96 272 472 "RS_out12\[31..0\]" "" } { 96 744 1136 112 "RS_out12\[31..0\]" "" } { 16 984 1064 32 "RS_out12\[31..0\]" "" } { 584 936 1040 600 "RS_out12\[31..0\]" "" } { 184 1552 1640 200 "RS_out12\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out12[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out12\[4\] " "Info: Pin RS_out12\[4\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out12[4] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 456 96 272 472 "RS_out12\[31..0\]" "" } { 96 744 1136 112 "RS_out12\[31..0\]" "" } { 16 984 1064 32 "RS_out12\[31..0\]" "" } { 584 936 1040 600 "RS_out12\[31..0\]" "" } { 184 1552 1640 200 "RS_out12\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out12[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out12\[3\] " "Info: Pin RS_out12\[3\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out12[3] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 456 96 272 472 "RS_out12\[31..0\]" "" } { 96 744 1136 112 "RS_out12\[31..0\]" "" } { 16 984 1064 32 "RS_out12\[31..0\]" "" } { 584 936 1040 600 "RS_out12\[31..0\]" "" } { 184 1552 1640 200 "RS_out12\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out12[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out12\[2\] " "Info: Pin RS_out12\[2\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out12[2] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 456 96 272 472 "RS_out12\[31..0\]" "" } { 96 744 1136 112 "RS_out12\[31..0\]" "" } { 16 984 1064 32 "RS_out12\[31..0\]" "" } { 584 936 1040 600 "RS_out12\[31..0\]" "" } { 184 1552 1640 200 "RS_out12\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out12[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out12\[1\] " "Info: Pin RS_out12\[1\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out12[1] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 456 96 272 472 "RS_out12\[31..0\]" "" } { 96 744 1136 112 "RS_out12\[31..0\]" "" } { 16 984 1064 32 "RS_out12\[31..0\]" "" } { 584 936 1040 600 "RS_out12\[31..0\]" "" } { 184 1552 1640 200 "RS_out12\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out12[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out12\[0\] " "Info: Pin RS_out12\[0\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out12[0] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 456 96 272 472 "RS_out12\[31..0\]" "" } { 96 744 1136 112 "RS_out12\[31..0\]" "" } { 16 984 1064 32 "RS_out12\[31..0\]" "" } { 584 936 1040 600 "RS_out12\[31..0\]" "" } { 184 1552 1640 200 "RS_out12\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out12[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stall_sg\[3\] " "Info: Pin stall_sg\[3\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { stall_sg[3] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 704 -920 -744 720 "stall_sg\[3..0\]" "" } { 128 504 562 144 "stall_sg\[3\]" "" } { 568 512 584 584 "stall_sg\[3\]" "" } { 120 1552 1632 136 "stall_sg\[2\]" "" } { 40 2496 2560 56 "stall_sg\[1\]" "" } { 472 -544 -473 488 "stall_sg\[3..0\]" "" } { -72 1336 1387 -56 "stall_sg\[2\]" "" } { 864 512 584 880 "stall_sg\[3\]" "" } { 584 -1288 -1216 600 "stall_sg\[3..0\]" "" } { 352 504 584 368 "stall_sg\[3\]" "" } { 360 1592 1650 376 "stall_sg\[2\]" "" } { 368 2520 2578 384 "stall_sg\[1\]" "" } { 512 2496 2568 528 "stall_sg\[1\]" "" } { 504 1592 1650 520 "stall_sg\[2\]" "" } { 272 2904 2954 288 "stall_sg\[0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { stall_sg[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stall_sg\[2\] " "Info: Pin stall_sg\[2\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { stall_sg[2] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 704 -920 -744 720 "stall_sg\[3..0\]" "" } { 128 504 562 144 "stall_sg\[3\]" "" } { 568 512 584 584 "stall_sg\[3\]" "" } { 120 1552 1632 136 "stall_sg\[2\]" "" } { 40 2496 2560 56 "stall_sg\[1\]" "" } { 472 -544 -473 488 "stall_sg\[3..0\]" "" } { -72 1336 1387 -56 "stall_sg\[2\]" "" } { 864 512 584 880 "stall_sg\[3\]" "" } { 584 -1288 -1216 600 "stall_sg\[3..0\]" "" } { 352 504 584 368 "stall_sg\[3\]" "" } { 360 1592 1650 376 "stall_sg\[2\]" "" } { 368 2520 2578 384 "stall_sg\[1\]" "" } { 512 2496 2568 528 "stall_sg\[1\]" "" } { 504 1592 1650 520 "stall_sg\[2\]" "" } { 272 2904 2954 288 "stall_sg\[0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { stall_sg[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stall_sg\[1\] " "Info: Pin stall_sg\[1\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { stall_sg[1] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 704 -920 -744 720 "stall_sg\[3..0\]" "" } { 128 504 562 144 "stall_sg\[3\]" "" } { 568 512 584 584 "stall_sg\[3\]" "" } { 120 1552 1632 136 "stall_sg\[2\]" "" } { 40 2496 2560 56 "stall_sg\[1\]" "" } { 472 -544 -473 488 "stall_sg\[3..0\]" "" } { -72 1336 1387 -56 "stall_sg\[2\]" "" } { 864 512 584 880 "stall_sg\[3\]" "" } { 584 -1288 -1216 600 "stall_sg\[3..0\]" "" } { 352 504 584 368 "stall_sg\[3\]" "" } { 360 1592 1650 376 "stall_sg\[2\]" "" } { 368 2520 2578 384 "stall_sg\[1\]" "" } { 512 2496 2568 528 "stall_sg\[1\]" "" } { 504 1592 1650 520 "stall_sg\[2\]" "" } { 272 2904 2954 288 "stall_sg\[0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { stall_sg[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stall_sg\[0\] " "Info: Pin stall_sg\[0\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { stall_sg[0] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 704 -920 -744 720 "stall_sg\[3..0\]" "" } { 128 504 562 144 "stall_sg\[3\]" "" } { 568 512 584 584 "stall_sg\[3\]" "" } { 120 1552 1632 136 "stall_sg\[2\]" "" } { 40 2496 2560 56 "stall_sg\[1\]" "" } { 472 -544 -473 488 "stall_sg\[3..0\]" "" } { -72 1336 1387 -56 "stall_sg\[2\]" "" } { 864 512 584 880 "stall_sg\[3\]" "" } { 584 -1288 -1216 600 "stall_sg\[3..0\]" "" } { 352 504 584 368 "stall_sg\[3\]" "" } { 360 1592 1650 376 "stall_sg\[2\]" "" } { 368 2520 2578 384 "stall_sg\[1\]" "" } { 512 2496 2568 528 "stall_sg\[1\]" "" } { 504 1592 1650 520 "stall_sg\[2\]" "" } { 272 2904 2954 288 "stall_sg\[0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { stall_sg[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "branch_not " "Info: Pin branch_not not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { branch_not } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 776 1328 1504 792 "branch_not" "" } { -80 1456 1520 -64 "branch_not" "" } { 768 -768 -680 784 "branch_not" "" } { 408 -1536 -1472 424 "branch_not" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { branch_not } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_en " "Info: Pin pc_en not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { pc_en } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 680 -920 -744 696 "pc_en" "" } { 488 -544 -496 504 "PC_en" "" } { 80 -376 -312 96 "pc_en" "" } { 296 -352 -296 312 "pc_en" "" } { 528 -344 -296 544 "pc_en" "" } { 704 -360 -288 720 "pc_en" "" } { 944 -360 -288 960 "pc_en" "" } { 784 -768 -680 800 "pc_en" "" } { 392 -1536 -1472 408 "pc_en" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc_en } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out40\[31\] " "Info: Pin out40\[31\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { out40[31] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1088 1096 1272 1104 "out40\[31..0\]" "" } { 208 -752 -684 224 "out40\[31..0\]" "" } { 488 -840 -768 504 "out40\[31..26\]" "" } { 760 -1184 -1096 776 "out40\[31..26\]" "" } { 752 -768 -680 768 "out40\[31..26\]" "" } { 624 2904 2992 640 "out40\[31\]" "" } { 656 2904 2992 672 "out40\[29\]" "" } { 640 2904 2992 656 "out40\[30\]" "" } { 672 2904 2992 688 "out40\[28\]" "" } { 688 2904 2992 704 "out40\[27\]" "" } { 704 2904 2992 720 "out40\[26\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { out40[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out40\[30\] " "Info: Pin out40\[30\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { out40[30] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1088 1096 1272 1104 "out40\[31..0\]" "" } { 208 -752 -684 224 "out40\[31..0\]" "" } { 488 -840 -768 504 "out40\[31..26\]" "" } { 760 -1184 -1096 776 "out40\[31..26\]" "" } { 752 -768 -680 768 "out40\[31..26\]" "" } { 624 2904 2992 640 "out40\[31\]" "" } { 656 2904 2992 672 "out40\[29\]" "" } { 640 2904 2992 656 "out40\[30\]" "" } { 672 2904 2992 688 "out40\[28\]" "" } { 688 2904 2992 704 "out40\[27\]" "" } { 704 2904 2992 720 "out40\[26\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { out40[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out40\[29\] " "Info: Pin out40\[29\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { out40[29] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1088 1096 1272 1104 "out40\[31..0\]" "" } { 208 -752 -684 224 "out40\[31..0\]" "" } { 488 -840 -768 504 "out40\[31..26\]" "" } { 760 -1184 -1096 776 "out40\[31..26\]" "" } { 752 -768 -680 768 "out40\[31..26\]" "" } { 624 2904 2992 640 "out40\[31\]" "" } { 656 2904 2992 672 "out40\[29\]" "" } { 640 2904 2992 656 "out40\[30\]" "" } { 672 2904 2992 688 "out40\[28\]" "" } { 688 2904 2992 704 "out40\[27\]" "" } { 704 2904 2992 720 "out40\[26\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { out40[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out40\[28\] " "Info: Pin out40\[28\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { out40[28] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1088 1096 1272 1104 "out40\[31..0\]" "" } { 208 -752 -684 224 "out40\[31..0\]" "" } { 488 -840 -768 504 "out40\[31..26\]" "" } { 760 -1184 -1096 776 "out40\[31..26\]" "" } { 752 -768 -680 768 "out40\[31..26\]" "" } { 624 2904 2992 640 "out40\[31\]" "" } { 656 2904 2992 672 "out40\[29\]" "" } { 640 2904 2992 656 "out40\[30\]" "" } { 672 2904 2992 688 "out40\[28\]" "" } { 688 2904 2992 704 "out40\[27\]" "" } { 704 2904 2992 720 "out40\[26\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { out40[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out40\[27\] " "Info: Pin out40\[27\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { out40[27] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1088 1096 1272 1104 "out40\[31..0\]" "" } { 208 -752 -684 224 "out40\[31..0\]" "" } { 488 -840 -768 504 "out40\[31..26\]" "" } { 760 -1184 -1096 776 "out40\[31..26\]" "" } { 752 -768 -680 768 "out40\[31..26\]" "" } { 624 2904 2992 640 "out40\[31\]" "" } { 656 2904 2992 672 "out40\[29\]" "" } { 640 2904 2992 656 "out40\[30\]" "" } { 672 2904 2992 688 "out40\[28\]" "" } { 688 2904 2992 704 "out40\[27\]" "" } { 704 2904 2992 720 "out40\[26\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { out40[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out40\[26\] " "Info: Pin out40\[26\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { out40[26] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1088 1096 1272 1104 "out40\[31..0\]" "" } { 208 -752 -684 224 "out40\[31..0\]" "" } { 488 -840 -768 504 "out40\[31..26\]" "" } { 760 -1184 -1096 776 "out40\[31..26\]" "" } { 752 -768 -680 768 "out40\[31..26\]" "" } { 624 2904 2992 640 "out40\[31\]" "" } { 656 2904 2992 672 "out40\[29\]" "" } { 640 2904 2992 656 "out40\[30\]" "" } { 672 2904 2992 688 "out40\[28\]" "" } { 688 2904 2992 704 "out40\[27\]" "" } { 704 2904 2992 720 "out40\[26\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { out40[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out40\[25\] " "Info: Pin out40\[25\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { out40[25] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1088 1096 1272 1104 "out40\[31..0\]" "" } { 208 -752 -684 224 "out40\[31..0\]" "" } { 488 -840 -768 504 "out40\[31..26\]" "" } { 760 -1184 -1096 776 "out40\[31..26\]" "" } { 752 -768 -680 768 "out40\[31..26\]" "" } { 624 2904 2992 640 "out40\[31\]" "" } { 656 2904 2992 672 "out40\[29\]" "" } { 640 2904 2992 656 "out40\[30\]" "" } { 672 2904 2992 688 "out40\[28\]" "" } { 688 2904 2992 704 "out40\[27\]" "" } { 704 2904 2992 720 "out40\[26\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { out40[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out40\[24\] " "Info: Pin out40\[24\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { out40[24] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1088 1096 1272 1104 "out40\[31..0\]" "" } { 208 -752 -684 224 "out40\[31..0\]" "" } { 488 -840 -768 504 "out40\[31..26\]" "" } { 760 -1184 -1096 776 "out40\[31..26\]" "" } { 752 -768 -680 768 "out40\[31..26\]" "" } { 624 2904 2992 640 "out40\[31\]" "" } { 656 2904 2992 672 "out40\[29\]" "" } { 640 2904 2992 656 "out40\[30\]" "" } { 672 2904 2992 688 "out40\[28\]" "" } { 688 2904 2992 704 "out40\[27\]" "" } { 704 2904 2992 720 "out40\[26\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { out40[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out40\[23\] " "Info: Pin out40\[23\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { out40[23] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1088 1096 1272 1104 "out40\[31..0\]" "" } { 208 -752 -684 224 "out40\[31..0\]" "" } { 488 -840 -768 504 "out40\[31..26\]" "" } { 760 -1184 -1096 776 "out40\[31..26\]" "" } { 752 -768 -680 768 "out40\[31..26\]" "" } { 624 2904 2992 640 "out40\[31\]" "" } { 656 2904 2992 672 "out40\[29\]" "" } { 640 2904 2992 656 "out40\[30\]" "" } { 672 2904 2992 688 "out40\[28\]" "" } { 688 2904 2992 704 "out40\[27\]" "" } { 704 2904 2992 720 "out40\[26\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { out40[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out40\[22\] " "Info: Pin out40\[22\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { out40[22] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1088 1096 1272 1104 "out40\[31..0\]" "" } { 208 -752 -684 224 "out40\[31..0\]" "" } { 488 -840 -768 504 "out40\[31..26\]" "" } { 760 -1184 -1096 776 "out40\[31..26\]" "" } { 752 -768 -680 768 "out40\[31..26\]" "" } { 624 2904 2992 640 "out40\[31\]" "" } { 656 2904 2992 672 "out40\[29\]" "" } { 640 2904 2992 656 "out40\[30\]" "" } { 672 2904 2992 688 "out40\[28\]" "" } { 688 2904 2992 704 "out40\[27\]" "" } { 704 2904 2992 720 "out40\[26\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { out40[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out40\[21\] " "Info: Pin out40\[21\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { out40[21] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1088 1096 1272 1104 "out40\[31..0\]" "" } { 208 -752 -684 224 "out40\[31..0\]" "" } { 488 -840 -768 504 "out40\[31..26\]" "" } { 760 -1184 -1096 776 "out40\[31..26\]" "" } { 752 -768 -680 768 "out40\[31..26\]" "" } { 624 2904 2992 640 "out40\[31\]" "" } { 656 2904 2992 672 "out40\[29\]" "" } { 640 2904 2992 656 "out40\[30\]" "" } { 672 2904 2992 688 "out40\[28\]" "" } { 688 2904 2992 704 "out40\[27\]" "" } { 704 2904 2992 720 "out40\[26\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { out40[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out40\[20\] " "Info: Pin out40\[20\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { out40[20] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1088 1096 1272 1104 "out40\[31..0\]" "" } { 208 -752 -684 224 "out40\[31..0\]" "" } { 488 -840 -768 504 "out40\[31..26\]" "" } { 760 -1184 -1096 776 "out40\[31..26\]" "" } { 752 -768 -680 768 "out40\[31..26\]" "" } { 624 2904 2992 640 "out40\[31\]" "" } { 656 2904 2992 672 "out40\[29\]" "" } { 640 2904 2992 656 "out40\[30\]" "" } { 672 2904 2992 688 "out40\[28\]" "" } { 688 2904 2992 704 "out40\[27\]" "" } { 704 2904 2992 720 "out40\[26\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { out40[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out40\[19\] " "Info: Pin out40\[19\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { out40[19] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1088 1096 1272 1104 "out40\[31..0\]" "" } { 208 -752 -684 224 "out40\[31..0\]" "" } { 488 -840 -768 504 "out40\[31..26\]" "" } { 760 -1184 -1096 776 "out40\[31..26\]" "" } { 752 -768 -680 768 "out40\[31..26\]" "" } { 624 2904 2992 640 "out40\[31\]" "" } { 656 2904 2992 672 "out40\[29\]" "" } { 640 2904 2992 656 "out40\[30\]" "" } { 672 2904 2992 688 "out40\[28\]" "" } { 688 2904 2992 704 "out40\[27\]" "" } { 704 2904 2992 720 "out40\[26\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { out40[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out40\[18\] " "Info: Pin out40\[18\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { out40[18] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1088 1096 1272 1104 "out40\[31..0\]" "" } { 208 -752 -684 224 "out40\[31..0\]" "" } { 488 -840 -768 504 "out40\[31..26\]" "" } { 760 -1184 -1096 776 "out40\[31..26\]" "" } { 752 -768 -680 768 "out40\[31..26\]" "" } { 624 2904 2992 640 "out40\[31\]" "" } { 656 2904 2992 672 "out40\[29\]" "" } { 640 2904 2992 656 "out40\[30\]" "" } { 672 2904 2992 688 "out40\[28\]" "" } { 688 2904 2992 704 "out40\[27\]" "" } { 704 2904 2992 720 "out40\[26\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { out40[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out40\[17\] " "Info: Pin out40\[17\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { out40[17] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1088 1096 1272 1104 "out40\[31..0\]" "" } { 208 -752 -684 224 "out40\[31..0\]" "" } { 488 -840 -768 504 "out40\[31..26\]" "" } { 760 -1184 -1096 776 "out40\[31..26\]" "" } { 752 -768 -680 768 "out40\[31..26\]" "" } { 624 2904 2992 640 "out40\[31\]" "" } { 656 2904 2992 672 "out40\[29\]" "" } { 640 2904 2992 656 "out40\[30\]" "" } { 672 2904 2992 688 "out40\[28\]" "" } { 688 2904 2992 704 "out40\[27\]" "" } { 704 2904 2992 720 "out40\[26\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { out40[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out40\[16\] " "Info: Pin out40\[16\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { out40[16] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1088 1096 1272 1104 "out40\[31..0\]" "" } { 208 -752 -684 224 "out40\[31..0\]" "" } { 488 -840 -768 504 "out40\[31..26\]" "" } { 760 -1184 -1096 776 "out40\[31..26\]" "" } { 752 -768 -680 768 "out40\[31..26\]" "" } { 624 2904 2992 640 "out40\[31\]" "" } { 656 2904 2992 672 "out40\[29\]" "" } { 640 2904 2992 656 "out40\[30\]" "" } { 672 2904 2992 688 "out40\[28\]" "" } { 688 2904 2992 704 "out40\[27\]" "" } { 704 2904 2992 720 "out40\[26\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { out40[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out40\[15\] " "Info: Pin out40\[15\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { out40[15] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1088 1096 1272 1104 "out40\[31..0\]" "" } { 208 -752 -684 224 "out40\[31..0\]" "" } { 488 -840 -768 504 "out40\[31..26\]" "" } { 760 -1184 -1096 776 "out40\[31..26\]" "" } { 752 -768 -680 768 "out40\[31..26\]" "" } { 624 2904 2992 640 "out40\[31\]" "" } { 656 2904 2992 672 "out40\[29\]" "" } { 640 2904 2992 656 "out40\[30\]" "" } { 672 2904 2992 688 "out40\[28\]" "" } { 688 2904 2992 704 "out40\[27\]" "" } { 704 2904 2992 720 "out40\[26\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { out40[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out40\[14\] " "Info: Pin out40\[14\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { out40[14] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1088 1096 1272 1104 "out40\[31..0\]" "" } { 208 -752 -684 224 "out40\[31..0\]" "" } { 488 -840 -768 504 "out40\[31..26\]" "" } { 760 -1184 -1096 776 "out40\[31..26\]" "" } { 752 -768 -680 768 "out40\[31..26\]" "" } { 624 2904 2992 640 "out40\[31\]" "" } { 656 2904 2992 672 "out40\[29\]" "" } { 640 2904 2992 656 "out40\[30\]" "" } { 672 2904 2992 688 "out40\[28\]" "" } { 688 2904 2992 704 "out40\[27\]" "" } { 704 2904 2992 720 "out40\[26\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { out40[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out40\[13\] " "Info: Pin out40\[13\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { out40[13] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1088 1096 1272 1104 "out40\[31..0\]" "" } { 208 -752 -684 224 "out40\[31..0\]" "" } { 488 -840 -768 504 "out40\[31..26\]" "" } { 760 -1184 -1096 776 "out40\[31..26\]" "" } { 752 -768 -680 768 "out40\[31..26\]" "" } { 624 2904 2992 640 "out40\[31\]" "" } { 656 2904 2992 672 "out40\[29\]" "" } { 640 2904 2992 656 "out40\[30\]" "" } { 672 2904 2992 688 "out40\[28\]" "" } { 688 2904 2992 704 "out40\[27\]" "" } { 704 2904 2992 720 "out40\[26\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { out40[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out40\[12\] " "Info: Pin out40\[12\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { out40[12] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1088 1096 1272 1104 "out40\[31..0\]" "" } { 208 -752 -684 224 "out40\[31..0\]" "" } { 488 -840 -768 504 "out40\[31..26\]" "" } { 760 -1184 -1096 776 "out40\[31..26\]" "" } { 752 -768 -680 768 "out40\[31..26\]" "" } { 624 2904 2992 640 "out40\[31\]" "" } { 656 2904 2992 672 "out40\[29\]" "" } { 640 2904 2992 656 "out40\[30\]" "" } { 672 2904 2992 688 "out40\[28\]" "" } { 688 2904 2992 704 "out40\[27\]" "" } { 704 2904 2992 720 "out40\[26\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { out40[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out40\[11\] " "Info: Pin out40\[11\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { out40[11] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1088 1096 1272 1104 "out40\[31..0\]" "" } { 208 -752 -684 224 "out40\[31..0\]" "" } { 488 -840 -768 504 "out40\[31..26\]" "" } { 760 -1184 -1096 776 "out40\[31..26\]" "" } { 752 -768 -680 768 "out40\[31..26\]" "" } { 624 2904 2992 640 "out40\[31\]" "" } { 656 2904 2992 672 "out40\[29\]" "" } { 640 2904 2992 656 "out40\[30\]" "" } { 672 2904 2992 688 "out40\[28\]" "" } { 688 2904 2992 704 "out40\[27\]" "" } { 704 2904 2992 720 "out40\[26\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { out40[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out40\[10\] " "Info: Pin out40\[10\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { out40[10] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1088 1096 1272 1104 "out40\[31..0\]" "" } { 208 -752 -684 224 "out40\[31..0\]" "" } { 488 -840 -768 504 "out40\[31..26\]" "" } { 760 -1184 -1096 776 "out40\[31..26\]" "" } { 752 -768 -680 768 "out40\[31..26\]" "" } { 624 2904 2992 640 "out40\[31\]" "" } { 656 2904 2992 672 "out40\[29\]" "" } { 640 2904 2992 656 "out40\[30\]" "" } { 672 2904 2992 688 "out40\[28\]" "" } { 688 2904 2992 704 "out40\[27\]" "" } { 704 2904 2992 720 "out40\[26\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { out40[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out40\[9\] " "Info: Pin out40\[9\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { out40[9] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1088 1096 1272 1104 "out40\[31..0\]" "" } { 208 -752 -684 224 "out40\[31..0\]" "" } { 488 -840 -768 504 "out40\[31..26\]" "" } { 760 -1184 -1096 776 "out40\[31..26\]" "" } { 752 -768 -680 768 "out40\[31..26\]" "" } { 624 2904 2992 640 "out40\[31\]" "" } { 656 2904 2992 672 "out40\[29\]" "" } { 640 2904 2992 656 "out40\[30\]" "" } { 672 2904 2992 688 "out40\[28\]" "" } { 688 2904 2992 704 "out40\[27\]" "" } { 704 2904 2992 720 "out40\[26\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { out40[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out40\[8\] " "Info: Pin out40\[8\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { out40[8] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1088 1096 1272 1104 "out40\[31..0\]" "" } { 208 -752 -684 224 "out40\[31..0\]" "" } { 488 -840 -768 504 "out40\[31..26\]" "" } { 760 -1184 -1096 776 "out40\[31..26\]" "" } { 752 -768 -680 768 "out40\[31..26\]" "" } { 624 2904 2992 640 "out40\[31\]" "" } { 656 2904 2992 672 "out40\[29\]" "" } { 640 2904 2992 656 "out40\[30\]" "" } { 672 2904 2992 688 "out40\[28\]" "" } { 688 2904 2992 704 "out40\[27\]" "" } { 704 2904 2992 720 "out40\[26\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { out40[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out40\[7\] " "Info: Pin out40\[7\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { out40[7] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1088 1096 1272 1104 "out40\[31..0\]" "" } { 208 -752 -684 224 "out40\[31..0\]" "" } { 488 -840 -768 504 "out40\[31..26\]" "" } { 760 -1184 -1096 776 "out40\[31..26\]" "" } { 752 -768 -680 768 "out40\[31..26\]" "" } { 624 2904 2992 640 "out40\[31\]" "" } { 656 2904 2992 672 "out40\[29\]" "" } { 640 2904 2992 656 "out40\[30\]" "" } { 672 2904 2992 688 "out40\[28\]" "" } { 688 2904 2992 704 "out40\[27\]" "" } { 704 2904 2992 720 "out40\[26\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { out40[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out40\[6\] " "Info: Pin out40\[6\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { out40[6] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1088 1096 1272 1104 "out40\[31..0\]" "" } { 208 -752 -684 224 "out40\[31..0\]" "" } { 488 -840 -768 504 "out40\[31..26\]" "" } { 760 -1184 -1096 776 "out40\[31..26\]" "" } { 752 -768 -680 768 "out40\[31..26\]" "" } { 624 2904 2992 640 "out40\[31\]" "" } { 656 2904 2992 672 "out40\[29\]" "" } { 640 2904 2992 656 "out40\[30\]" "" } { 672 2904 2992 688 "out40\[28\]" "" } { 688 2904 2992 704 "out40\[27\]" "" } { 704 2904 2992 720 "out40\[26\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { out40[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out40\[5\] " "Info: Pin out40\[5\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { out40[5] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1088 1096 1272 1104 "out40\[31..0\]" "" } { 208 -752 -684 224 "out40\[31..0\]" "" } { 488 -840 -768 504 "out40\[31..26\]" "" } { 760 -1184 -1096 776 "out40\[31..26\]" "" } { 752 -768 -680 768 "out40\[31..26\]" "" } { 624 2904 2992 640 "out40\[31\]" "" } { 656 2904 2992 672 "out40\[29\]" "" } { 640 2904 2992 656 "out40\[30\]" "" } { 672 2904 2992 688 "out40\[28\]" "" } { 688 2904 2992 704 "out40\[27\]" "" } { 704 2904 2992 720 "out40\[26\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { out40[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out40\[4\] " "Info: Pin out40\[4\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { out40[4] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1088 1096 1272 1104 "out40\[31..0\]" "" } { 208 -752 -684 224 "out40\[31..0\]" "" } { 488 -840 -768 504 "out40\[31..26\]" "" } { 760 -1184 -1096 776 "out40\[31..26\]" "" } { 752 -768 -680 768 "out40\[31..26\]" "" } { 624 2904 2992 640 "out40\[31\]" "" } { 656 2904 2992 672 "out40\[29\]" "" } { 640 2904 2992 656 "out40\[30\]" "" } { 672 2904 2992 688 "out40\[28\]" "" } { 688 2904 2992 704 "out40\[27\]" "" } { 704 2904 2992 720 "out40\[26\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { out40[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out40\[3\] " "Info: Pin out40\[3\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { out40[3] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1088 1096 1272 1104 "out40\[31..0\]" "" } { 208 -752 -684 224 "out40\[31..0\]" "" } { 488 -840 -768 504 "out40\[31..26\]" "" } { 760 -1184 -1096 776 "out40\[31..26\]" "" } { 752 -768 -680 768 "out40\[31..26\]" "" } { 624 2904 2992 640 "out40\[31\]" "" } { 656 2904 2992 672 "out40\[29\]" "" } { 640 2904 2992 656 "out40\[30\]" "" } { 672 2904 2992 688 "out40\[28\]" "" } { 688 2904 2992 704 "out40\[27\]" "" } { 704 2904 2992 720 "out40\[26\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { out40[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out40\[2\] " "Info: Pin out40\[2\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { out40[2] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1088 1096 1272 1104 "out40\[31..0\]" "" } { 208 -752 -684 224 "out40\[31..0\]" "" } { 488 -840 -768 504 "out40\[31..26\]" "" } { 760 -1184 -1096 776 "out40\[31..26\]" "" } { 752 -768 -680 768 "out40\[31..26\]" "" } { 624 2904 2992 640 "out40\[31\]" "" } { 656 2904 2992 672 "out40\[29\]" "" } { 640 2904 2992 656 "out40\[30\]" "" } { 672 2904 2992 688 "out40\[28\]" "" } { 688 2904 2992 704 "out40\[27\]" "" } { 704 2904 2992 720 "out40\[26\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { out40[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out40\[1\] " "Info: Pin out40\[1\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { out40[1] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1088 1096 1272 1104 "out40\[31..0\]" "" } { 208 -752 -684 224 "out40\[31..0\]" "" } { 488 -840 -768 504 "out40\[31..26\]" "" } { 760 -1184 -1096 776 "out40\[31..26\]" "" } { 752 -768 -680 768 "out40\[31..26\]" "" } { 624 2904 2992 640 "out40\[31\]" "" } { 656 2904 2992 672 "out40\[29\]" "" } { 640 2904 2992 656 "out40\[30\]" "" } { 672 2904 2992 688 "out40\[28\]" "" } { 688 2904 2992 704 "out40\[27\]" "" } { 704 2904 2992 720 "out40\[26\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { out40[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out40\[0\] " "Info: Pin out40\[0\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { out40[0] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1088 1096 1272 1104 "out40\[31..0\]" "" } { 208 -752 -684 224 "out40\[31..0\]" "" } { 488 -840 -768 504 "out40\[31..26\]" "" } { 760 -1184 -1096 776 "out40\[31..26\]" "" } { 752 -768 -680 768 "out40\[31..26\]" "" } { 624 2904 2992 640 "out40\[31\]" "" } { 656 2904 2992 672 "out40\[29\]" "" } { 640 2904 2992 656 "out40\[30\]" "" } { 672 2904 2992 688 "out40\[28\]" "" } { 688 2904 2992 704 "out40\[27\]" "" } { 704 2904 2992 720 "out40\[26\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { out40[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "branch " "Info: Pin branch not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { branch } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 792 1328 1504 808 "branch" "" } { 280 -1368 -1352 336 "branch" "" } { -40 1456 1520 -24 "branch" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { branch } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "array\[31\] " "Info: Pin array\[31\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { array[31] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 656 -920 -744 672 "array\[31..0\]" "" } { 504 -1032 -768 520 "array\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { array[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "array\[30\] " "Info: Pin array\[30\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { array[30] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 656 -920 -744 672 "array\[31..0\]" "" } { 504 -1032 -768 520 "array\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { array[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "array\[29\] " "Info: Pin array\[29\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { array[29] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 656 -920 -744 672 "array\[31..0\]" "" } { 504 -1032 -768 520 "array\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { array[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "array\[28\] " "Info: Pin array\[28\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { array[28] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 656 -920 -744 672 "array\[31..0\]" "" } { 504 -1032 -768 520 "array\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { array[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "array\[27\] " "Info: Pin array\[27\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { array[27] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 656 -920 -744 672 "array\[31..0\]" "" } { 504 -1032 -768 520 "array\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { array[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "array\[26\] " "Info: Pin array\[26\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { array[26] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 656 -920 -744 672 "array\[31..0\]" "" } { 504 -1032 -768 520 "array\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { array[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "array\[25\] " "Info: Pin array\[25\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { array[25] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 656 -920 -744 672 "array\[31..0\]" "" } { 504 -1032 -768 520 "array\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { array[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "array\[24\] " "Info: Pin array\[24\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { array[24] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 656 -920 -744 672 "array\[31..0\]" "" } { 504 -1032 -768 520 "array\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { array[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "array\[23\] " "Info: Pin array\[23\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { array[23] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 656 -920 -744 672 "array\[31..0\]" "" } { 504 -1032 -768 520 "array\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { array[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "array\[22\] " "Info: Pin array\[22\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { array[22] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 656 -920 -744 672 "array\[31..0\]" "" } { 504 -1032 -768 520 "array\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { array[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "array\[21\] " "Info: Pin array\[21\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { array[21] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 656 -920 -744 672 "array\[31..0\]" "" } { 504 -1032 -768 520 "array\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { array[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "array\[20\] " "Info: Pin array\[20\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { array[20] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 656 -920 -744 672 "array\[31..0\]" "" } { 504 -1032 -768 520 "array\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { array[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "array\[19\] " "Info: Pin array\[19\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { array[19] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 656 -920 -744 672 "array\[31..0\]" "" } { 504 -1032 -768 520 "array\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { array[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "array\[18\] " "Info: Pin array\[18\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { array[18] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 656 -920 -744 672 "array\[31..0\]" "" } { 504 -1032 -768 520 "array\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { array[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "array\[17\] " "Info: Pin array\[17\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { array[17] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 656 -920 -744 672 "array\[31..0\]" "" } { 504 -1032 -768 520 "array\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { array[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "array\[16\] " "Info: Pin array\[16\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { array[16] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 656 -920 -744 672 "array\[31..0\]" "" } { 504 -1032 -768 520 "array\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { array[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "array\[15\] " "Info: Pin array\[15\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { array[15] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 656 -920 -744 672 "array\[31..0\]" "" } { 504 -1032 -768 520 "array\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { array[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "array\[14\] " "Info: Pin array\[14\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { array[14] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 656 -920 -744 672 "array\[31..0\]" "" } { 504 -1032 -768 520 "array\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { array[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "array\[13\] " "Info: Pin array\[13\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { array[13] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 656 -920 -744 672 "array\[31..0\]" "" } { 504 -1032 -768 520 "array\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { array[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "array\[12\] " "Info: Pin array\[12\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { array[12] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 656 -920 -744 672 "array\[31..0\]" "" } { 504 -1032 -768 520 "array\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { array[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "array\[11\] " "Info: Pin array\[11\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { array[11] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 656 -920 -744 672 "array\[31..0\]" "" } { 504 -1032 -768 520 "array\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { array[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "array\[10\] " "Info: Pin array\[10\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { array[10] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 656 -920 -744 672 "array\[31..0\]" "" } { 504 -1032 -768 520 "array\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { array[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "array\[9\] " "Info: Pin array\[9\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { array[9] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 656 -920 -744 672 "array\[31..0\]" "" } { 504 -1032 -768 520 "array\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { array[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "array\[8\] " "Info: Pin array\[8\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { array[8] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 656 -920 -744 672 "array\[31..0\]" "" } { 504 -1032 -768 520 "array\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { array[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "array\[7\] " "Info: Pin array\[7\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { array[7] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 656 -920 -744 672 "array\[31..0\]" "" } { 504 -1032 -768 520 "array\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { array[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "array\[6\] " "Info: Pin array\[6\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { array[6] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 656 -920 -744 672 "array\[31..0\]" "" } { 504 -1032 -768 520 "array\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { array[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "array\[5\] " "Info: Pin array\[5\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { array[5] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 656 -920 -744 672 "array\[31..0\]" "" } { 504 -1032 -768 520 "array\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { array[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "array\[4\] " "Info: Pin array\[4\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { array[4] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 656 -920 -744 672 "array\[31..0\]" "" } { 504 -1032 -768 520 "array\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { array[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "array\[3\] " "Info: Pin array\[3\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { array[3] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 656 -920 -744 672 "array\[31..0\]" "" } { 504 -1032 -768 520 "array\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { array[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "array\[2\] " "Info: Pin array\[2\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { array[2] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 656 -920 -744 672 "array\[31..0\]" "" } { 504 -1032 -768 520 "array\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { array[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "array\[1\] " "Info: Pin array\[1\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { array[1] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 656 -920 -744 672 "array\[31..0\]" "" } { 504 -1032 -768 520 "array\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { array[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "array\[0\] " "Info: Pin array\[0\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { array[0] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 656 -920 -744 672 "array\[31..0\]" "" } { 504 -1032 -768 520 "array\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { array[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS20\[4\] " "Info: Pin RS20\[4\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS20[4] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 672 -672 -496 688 "RS20\[4..0\]" "" } { 344 -520 -296 360 "RS20\[4..0\]" "" } { 552 -840 -768 568 "RS20\[4..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS20[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS20\[3\] " "Info: Pin RS20\[3\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS20[3] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 672 -672 -496 688 "RS20\[4..0\]" "" } { 344 -520 -296 360 "RS20\[4..0\]" "" } { 552 -840 -768 568 "RS20\[4..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS20[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS20\[2\] " "Info: Pin RS20\[2\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS20[2] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 672 -672 -496 688 "RS20\[4..0\]" "" } { 344 -520 -296 360 "RS20\[4..0\]" "" } { 552 -840 -768 568 "RS20\[4..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS20[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS20\[1\] " "Info: Pin RS20\[1\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS20[1] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 672 -672 -496 688 "RS20\[4..0\]" "" } { 344 -520 -296 360 "RS20\[4..0\]" "" } { 552 -840 -768 568 "RS20\[4..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS20[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS20\[0\] " "Info: Pin RS20\[0\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS20[0] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 672 -672 -496 688 "RS20\[4..0\]" "" } { 344 -520 -296 360 "RS20\[4..0\]" "" } { 552 -840 -768 568 "RS20\[4..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS20[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS10\[4\] " "Info: Pin RS10\[4\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS10[4] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 656 -672 -496 672 "RS10\[4..0\]" "" } { 328 -520 -296 344 "RS10\[4..0\]" "" } { 536 -840 -768 552 "RS10\[4..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS10[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS10\[3\] " "Info: Pin RS10\[3\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS10[3] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 656 -672 -496 672 "RS10\[4..0\]" "" } { 328 -520 -296 344 "RS10\[4..0\]" "" } { 536 -840 -768 552 "RS10\[4..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS10[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS10\[2\] " "Info: Pin RS10\[2\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS10[2] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 656 -672 -496 672 "RS10\[4..0\]" "" } { 328 -520 -296 344 "RS10\[4..0\]" "" } { 536 -840 -768 552 "RS10\[4..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS10[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS10\[1\] " "Info: Pin RS10\[1\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS10[1] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 656 -672 -496 672 "RS10\[4..0\]" "" } { 328 -520 -296 344 "RS10\[4..0\]" "" } { 536 -840 -768 552 "RS10\[4..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS10[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS10\[0\] " "Info: Pin RS10\[0\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS10[0] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 656 -672 -496 672 "RS10\[4..0\]" "" } { 328 -520 -296 344 "RS10\[4..0\]" "" } { 536 -840 -768 552 "RS10\[4..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS10[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WB_res\[31\] " "Info: Pin WB_res\[31\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { WB_res[31] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 576 96 272 592 "WB_res\[31..0\]" "" } { 312 48 121 328 "WB_res\[31..0\]" "" } { 8 3328 3408 24 "WB_res\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { WB_res[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WB_res\[30\] " "Info: Pin WB_res\[30\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { WB_res[30] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 576 96 272 592 "WB_res\[31..0\]" "" } { 312 48 121 328 "WB_res\[31..0\]" "" } { 8 3328 3408 24 "WB_res\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { WB_res[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WB_res\[29\] " "Info: Pin WB_res\[29\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { WB_res[29] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 576 96 272 592 "WB_res\[31..0\]" "" } { 312 48 121 328 "WB_res\[31..0\]" "" } { 8 3328 3408 24 "WB_res\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { WB_res[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WB_res\[28\] " "Info: Pin WB_res\[28\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { WB_res[28] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 576 96 272 592 "WB_res\[31..0\]" "" } { 312 48 121 328 "WB_res\[31..0\]" "" } { 8 3328 3408 24 "WB_res\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { WB_res[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WB_res\[27\] " "Info: Pin WB_res\[27\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { WB_res[27] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 576 96 272 592 "WB_res\[31..0\]" "" } { 312 48 121 328 "WB_res\[31..0\]" "" } { 8 3328 3408 24 "WB_res\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { WB_res[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WB_res\[26\] " "Info: Pin WB_res\[26\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { WB_res[26] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 576 96 272 592 "WB_res\[31..0\]" "" } { 312 48 121 328 "WB_res\[31..0\]" "" } { 8 3328 3408 24 "WB_res\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { WB_res[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WB_res\[25\] " "Info: Pin WB_res\[25\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { WB_res[25] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 576 96 272 592 "WB_res\[31..0\]" "" } { 312 48 121 328 "WB_res\[31..0\]" "" } { 8 3328 3408 24 "WB_res\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { WB_res[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WB_res\[24\] " "Info: Pin WB_res\[24\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { WB_res[24] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 576 96 272 592 "WB_res\[31..0\]" "" } { 312 48 121 328 "WB_res\[31..0\]" "" } { 8 3328 3408 24 "WB_res\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { WB_res[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WB_res\[23\] " "Info: Pin WB_res\[23\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { WB_res[23] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 576 96 272 592 "WB_res\[31..0\]" "" } { 312 48 121 328 "WB_res\[31..0\]" "" } { 8 3328 3408 24 "WB_res\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { WB_res[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WB_res\[22\] " "Info: Pin WB_res\[22\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { WB_res[22] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 576 96 272 592 "WB_res\[31..0\]" "" } { 312 48 121 328 "WB_res\[31..0\]" "" } { 8 3328 3408 24 "WB_res\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { WB_res[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WB_res\[21\] " "Info: Pin WB_res\[21\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { WB_res[21] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 576 96 272 592 "WB_res\[31..0\]" "" } { 312 48 121 328 "WB_res\[31..0\]" "" } { 8 3328 3408 24 "WB_res\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { WB_res[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WB_res\[20\] " "Info: Pin WB_res\[20\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { WB_res[20] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 576 96 272 592 "WB_res\[31..0\]" "" } { 312 48 121 328 "WB_res\[31..0\]" "" } { 8 3328 3408 24 "WB_res\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { WB_res[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WB_res\[19\] " "Info: Pin WB_res\[19\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { WB_res[19] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 576 96 272 592 "WB_res\[31..0\]" "" } { 312 48 121 328 "WB_res\[31..0\]" "" } { 8 3328 3408 24 "WB_res\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { WB_res[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WB_res\[18\] " "Info: Pin WB_res\[18\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { WB_res[18] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 576 96 272 592 "WB_res\[31..0\]" "" } { 312 48 121 328 "WB_res\[31..0\]" "" } { 8 3328 3408 24 "WB_res\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { WB_res[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WB_res\[17\] " "Info: Pin WB_res\[17\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { WB_res[17] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 576 96 272 592 "WB_res\[31..0\]" "" } { 312 48 121 328 "WB_res\[31..0\]" "" } { 8 3328 3408 24 "WB_res\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { WB_res[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WB_res\[16\] " "Info: Pin WB_res\[16\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { WB_res[16] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 576 96 272 592 "WB_res\[31..0\]" "" } { 312 48 121 328 "WB_res\[31..0\]" "" } { 8 3328 3408 24 "WB_res\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { WB_res[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WB_res\[15\] " "Info: Pin WB_res\[15\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { WB_res[15] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 576 96 272 592 "WB_res\[31..0\]" "" } { 312 48 121 328 "WB_res\[31..0\]" "" } { 8 3328 3408 24 "WB_res\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { WB_res[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WB_res\[14\] " "Info: Pin WB_res\[14\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { WB_res[14] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 576 96 272 592 "WB_res\[31..0\]" "" } { 312 48 121 328 "WB_res\[31..0\]" "" } { 8 3328 3408 24 "WB_res\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { WB_res[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WB_res\[13\] " "Info: Pin WB_res\[13\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { WB_res[13] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 576 96 272 592 "WB_res\[31..0\]" "" } { 312 48 121 328 "WB_res\[31..0\]" "" } { 8 3328 3408 24 "WB_res\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { WB_res[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WB_res\[12\] " "Info: Pin WB_res\[12\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { WB_res[12] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 576 96 272 592 "WB_res\[31..0\]" "" } { 312 48 121 328 "WB_res\[31..0\]" "" } { 8 3328 3408 24 "WB_res\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { WB_res[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WB_res\[11\] " "Info: Pin WB_res\[11\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { WB_res[11] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 576 96 272 592 "WB_res\[31..0\]" "" } { 312 48 121 328 "WB_res\[31..0\]" "" } { 8 3328 3408 24 "WB_res\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { WB_res[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WB_res\[10\] " "Info: Pin WB_res\[10\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { WB_res[10] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 576 96 272 592 "WB_res\[31..0\]" "" } { 312 48 121 328 "WB_res\[31..0\]" "" } { 8 3328 3408 24 "WB_res\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { WB_res[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WB_res\[9\] " "Info: Pin WB_res\[9\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { WB_res[9] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 576 96 272 592 "WB_res\[31..0\]" "" } { 312 48 121 328 "WB_res\[31..0\]" "" } { 8 3328 3408 24 "WB_res\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { WB_res[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WB_res\[8\] " "Info: Pin WB_res\[8\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { WB_res[8] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 576 96 272 592 "WB_res\[31..0\]" "" } { 312 48 121 328 "WB_res\[31..0\]" "" } { 8 3328 3408 24 "WB_res\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { WB_res[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WB_res\[7\] " "Info: Pin WB_res\[7\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { WB_res[7] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 576 96 272 592 "WB_res\[31..0\]" "" } { 312 48 121 328 "WB_res\[31..0\]" "" } { 8 3328 3408 24 "WB_res\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { WB_res[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WB_res\[6\] " "Info: Pin WB_res\[6\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { WB_res[6] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 576 96 272 592 "WB_res\[31..0\]" "" } { 312 48 121 328 "WB_res\[31..0\]" "" } { 8 3328 3408 24 "WB_res\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { WB_res[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WB_res\[5\] " "Info: Pin WB_res\[5\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { WB_res[5] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 576 96 272 592 "WB_res\[31..0\]" "" } { 312 48 121 328 "WB_res\[31..0\]" "" } { 8 3328 3408 24 "WB_res\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { WB_res[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WB_res\[4\] " "Info: Pin WB_res\[4\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { WB_res[4] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 576 96 272 592 "WB_res\[31..0\]" "" } { 312 48 121 328 "WB_res\[31..0\]" "" } { 8 3328 3408 24 "WB_res\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { WB_res[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WB_res\[3\] " "Info: Pin WB_res\[3\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { WB_res[3] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 576 96 272 592 "WB_res\[31..0\]" "" } { 312 48 121 328 "WB_res\[31..0\]" "" } { 8 3328 3408 24 "WB_res\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { WB_res[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WB_res\[2\] " "Info: Pin WB_res\[2\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { WB_res[2] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 576 96 272 592 "WB_res\[31..0\]" "" } { 312 48 121 328 "WB_res\[31..0\]" "" } { 8 3328 3408 24 "WB_res\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { WB_res[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WB_res\[1\] " "Info: Pin WB_res\[1\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { WB_res[1] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 576 96 272 592 "WB_res\[31..0\]" "" } { 312 48 121 328 "WB_res\[31..0\]" "" } { 8 3328 3408 24 "WB_res\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { WB_res[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WB_res\[0\] " "Info: Pin WB_res\[0\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { WB_res[0] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 576 96 272 592 "WB_res\[31..0\]" "" } { 312 48 121 328 "WB_res\[31..0\]" "" } { 8 3328 3408 24 "WB_res\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { WB_res[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out22\[31\] " "Info: Pin RS_out22\[31\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out22[31] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 480 96 272 496 "RS_out22\[31..0\]" "" } { 112 744 848 128 "RS_out22\[31..0\]" "" } { 600 936 1040 616 "RS_out22\[31..0\]" "" } { 152 1552 1640 168 "RS_out22\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out22[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out22\[30\] " "Info: Pin RS_out22\[30\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out22[30] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 480 96 272 496 "RS_out22\[31..0\]" "" } { 112 744 848 128 "RS_out22\[31..0\]" "" } { 600 936 1040 616 "RS_out22\[31..0\]" "" } { 152 1552 1640 168 "RS_out22\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out22[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out22\[29\] " "Info: Pin RS_out22\[29\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out22[29] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 480 96 272 496 "RS_out22\[31..0\]" "" } { 112 744 848 128 "RS_out22\[31..0\]" "" } { 600 936 1040 616 "RS_out22\[31..0\]" "" } { 152 1552 1640 168 "RS_out22\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out22[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out22\[28\] " "Info: Pin RS_out22\[28\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out22[28] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 480 96 272 496 "RS_out22\[31..0\]" "" } { 112 744 848 128 "RS_out22\[31..0\]" "" } { 600 936 1040 616 "RS_out22\[31..0\]" "" } { 152 1552 1640 168 "RS_out22\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out22[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out22\[27\] " "Info: Pin RS_out22\[27\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out22[27] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 480 96 272 496 "RS_out22\[31..0\]" "" } { 112 744 848 128 "RS_out22\[31..0\]" "" } { 600 936 1040 616 "RS_out22\[31..0\]" "" } { 152 1552 1640 168 "RS_out22\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out22[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out22\[26\] " "Info: Pin RS_out22\[26\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out22[26] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 480 96 272 496 "RS_out22\[31..0\]" "" } { 112 744 848 128 "RS_out22\[31..0\]" "" } { 600 936 1040 616 "RS_out22\[31..0\]" "" } { 152 1552 1640 168 "RS_out22\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out22[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out22\[25\] " "Info: Pin RS_out22\[25\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out22[25] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 480 96 272 496 "RS_out22\[31..0\]" "" } { 112 744 848 128 "RS_out22\[31..0\]" "" } { 600 936 1040 616 "RS_out22\[31..0\]" "" } { 152 1552 1640 168 "RS_out22\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out22[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out22\[24\] " "Info: Pin RS_out22\[24\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out22[24] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 480 96 272 496 "RS_out22\[31..0\]" "" } { 112 744 848 128 "RS_out22\[31..0\]" "" } { 600 936 1040 616 "RS_out22\[31..0\]" "" } { 152 1552 1640 168 "RS_out22\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out22[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out22\[23\] " "Info: Pin RS_out22\[23\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out22[23] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 480 96 272 496 "RS_out22\[31..0\]" "" } { 112 744 848 128 "RS_out22\[31..0\]" "" } { 600 936 1040 616 "RS_out22\[31..0\]" "" } { 152 1552 1640 168 "RS_out22\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out22[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out22\[22\] " "Info: Pin RS_out22\[22\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out22[22] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 480 96 272 496 "RS_out22\[31..0\]" "" } { 112 744 848 128 "RS_out22\[31..0\]" "" } { 600 936 1040 616 "RS_out22\[31..0\]" "" } { 152 1552 1640 168 "RS_out22\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out22[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out22\[21\] " "Info: Pin RS_out22\[21\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out22[21] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 480 96 272 496 "RS_out22\[31..0\]" "" } { 112 744 848 128 "RS_out22\[31..0\]" "" } { 600 936 1040 616 "RS_out22\[31..0\]" "" } { 152 1552 1640 168 "RS_out22\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out22[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out22\[20\] " "Info: Pin RS_out22\[20\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out22[20] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 480 96 272 496 "RS_out22\[31..0\]" "" } { 112 744 848 128 "RS_out22\[31..0\]" "" } { 600 936 1040 616 "RS_out22\[31..0\]" "" } { 152 1552 1640 168 "RS_out22\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out22[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out22\[19\] " "Info: Pin RS_out22\[19\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out22[19] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 480 96 272 496 "RS_out22\[31..0\]" "" } { 112 744 848 128 "RS_out22\[31..0\]" "" } { 600 936 1040 616 "RS_out22\[31..0\]" "" } { 152 1552 1640 168 "RS_out22\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out22[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out22\[18\] " "Info: Pin RS_out22\[18\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out22[18] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 480 96 272 496 "RS_out22\[31..0\]" "" } { 112 744 848 128 "RS_out22\[31..0\]" "" } { 600 936 1040 616 "RS_out22\[31..0\]" "" } { 152 1552 1640 168 "RS_out22\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out22[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out22\[17\] " "Info: Pin RS_out22\[17\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out22[17] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 480 96 272 496 "RS_out22\[31..0\]" "" } { 112 744 848 128 "RS_out22\[31..0\]" "" } { 600 936 1040 616 "RS_out22\[31..0\]" "" } { 152 1552 1640 168 "RS_out22\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out22[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out22\[16\] " "Info: Pin RS_out22\[16\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out22[16] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 480 96 272 496 "RS_out22\[31..0\]" "" } { 112 744 848 128 "RS_out22\[31..0\]" "" } { 600 936 1040 616 "RS_out22\[31..0\]" "" } { 152 1552 1640 168 "RS_out22\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out22[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out22\[15\] " "Info: Pin RS_out22\[15\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out22[15] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 480 96 272 496 "RS_out22\[31..0\]" "" } { 112 744 848 128 "RS_out22\[31..0\]" "" } { 600 936 1040 616 "RS_out22\[31..0\]" "" } { 152 1552 1640 168 "RS_out22\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out22[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out22\[14\] " "Info: Pin RS_out22\[14\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out22[14] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 480 96 272 496 "RS_out22\[31..0\]" "" } { 112 744 848 128 "RS_out22\[31..0\]" "" } { 600 936 1040 616 "RS_out22\[31..0\]" "" } { 152 1552 1640 168 "RS_out22\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out22[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out22\[13\] " "Info: Pin RS_out22\[13\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out22[13] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 480 96 272 496 "RS_out22\[31..0\]" "" } { 112 744 848 128 "RS_out22\[31..0\]" "" } { 600 936 1040 616 "RS_out22\[31..0\]" "" } { 152 1552 1640 168 "RS_out22\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out22[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out22\[12\] " "Info: Pin RS_out22\[12\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out22[12] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 480 96 272 496 "RS_out22\[31..0\]" "" } { 112 744 848 128 "RS_out22\[31..0\]" "" } { 600 936 1040 616 "RS_out22\[31..0\]" "" } { 152 1552 1640 168 "RS_out22\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out22[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out22\[11\] " "Info: Pin RS_out22\[11\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out22[11] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 480 96 272 496 "RS_out22\[31..0\]" "" } { 112 744 848 128 "RS_out22\[31..0\]" "" } { 600 936 1040 616 "RS_out22\[31..0\]" "" } { 152 1552 1640 168 "RS_out22\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out22[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out22\[10\] " "Info: Pin RS_out22\[10\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out22[10] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 480 96 272 496 "RS_out22\[31..0\]" "" } { 112 744 848 128 "RS_out22\[31..0\]" "" } { 600 936 1040 616 "RS_out22\[31..0\]" "" } { 152 1552 1640 168 "RS_out22\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out22[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out22\[9\] " "Info: Pin RS_out22\[9\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out22[9] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 480 96 272 496 "RS_out22\[31..0\]" "" } { 112 744 848 128 "RS_out22\[31..0\]" "" } { 600 936 1040 616 "RS_out22\[31..0\]" "" } { 152 1552 1640 168 "RS_out22\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out22[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out22\[8\] " "Info: Pin RS_out22\[8\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out22[8] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 480 96 272 496 "RS_out22\[31..0\]" "" } { 112 744 848 128 "RS_out22\[31..0\]" "" } { 600 936 1040 616 "RS_out22\[31..0\]" "" } { 152 1552 1640 168 "RS_out22\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out22[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out22\[7\] " "Info: Pin RS_out22\[7\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out22[7] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 480 96 272 496 "RS_out22\[31..0\]" "" } { 112 744 848 128 "RS_out22\[31..0\]" "" } { 600 936 1040 616 "RS_out22\[31..0\]" "" } { 152 1552 1640 168 "RS_out22\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out22[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out22\[6\] " "Info: Pin RS_out22\[6\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out22[6] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 480 96 272 496 "RS_out22\[31..0\]" "" } { 112 744 848 128 "RS_out22\[31..0\]" "" } { 600 936 1040 616 "RS_out22\[31..0\]" "" } { 152 1552 1640 168 "RS_out22\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out22[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out22\[5\] " "Info: Pin RS_out22\[5\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out22[5] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 480 96 272 496 "RS_out22\[31..0\]" "" } { 112 744 848 128 "RS_out22\[31..0\]" "" } { 600 936 1040 616 "RS_out22\[31..0\]" "" } { 152 1552 1640 168 "RS_out22\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out22[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out22\[4\] " "Info: Pin RS_out22\[4\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out22[4] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 480 96 272 496 "RS_out22\[31..0\]" "" } { 112 744 848 128 "RS_out22\[31..0\]" "" } { 600 936 1040 616 "RS_out22\[31..0\]" "" } { 152 1552 1640 168 "RS_out22\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out22[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out22\[3\] " "Info: Pin RS_out22\[3\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out22[3] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 480 96 272 496 "RS_out22\[31..0\]" "" } { 112 744 848 128 "RS_out22\[31..0\]" "" } { 600 936 1040 616 "RS_out22\[31..0\]" "" } { 152 1552 1640 168 "RS_out22\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out22[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out22\[2\] " "Info: Pin RS_out22\[2\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out22[2] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 480 96 272 496 "RS_out22\[31..0\]" "" } { 112 744 848 128 "RS_out22\[31..0\]" "" } { 600 936 1040 616 "RS_out22\[31..0\]" "" } { 152 1552 1640 168 "RS_out22\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out22[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out22\[1\] " "Info: Pin RS_out22\[1\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out22[1] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 480 96 272 496 "RS_out22\[31..0\]" "" } { 112 744 848 128 "RS_out22\[31..0\]" "" } { 600 936 1040 616 "RS_out22\[31..0\]" "" } { 152 1552 1640 168 "RS_out22\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out22[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_out22\[0\] " "Info: Pin RS_out22\[0\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { RS_out22[0] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 480 96 272 496 "RS_out22\[31..0\]" "" } { 112 744 848 128 "RS_out22\[31..0\]" "" } { 600 936 1040 616 "RS_out22\[31..0\]" "" } { 152 1552 1640 168 "RS_out22\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS_out22[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "faluS\[31\] " "Info: Pin faluS\[31\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { faluS[31] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1064 1096 1272 1080 "faluS\[31..0\]" "" } { 584 1248 1344 600 "faluS\[31..0\]" "" } { 864 952 1056 880 "faluS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { faluS[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "faluS\[30\] " "Info: Pin faluS\[30\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { faluS[30] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1064 1096 1272 1080 "faluS\[31..0\]" "" } { 584 1248 1344 600 "faluS\[31..0\]" "" } { 864 952 1056 880 "faluS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { faluS[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "faluS\[29\] " "Info: Pin faluS\[29\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { faluS[29] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1064 1096 1272 1080 "faluS\[31..0\]" "" } { 584 1248 1344 600 "faluS\[31..0\]" "" } { 864 952 1056 880 "faluS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { faluS[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "faluS\[28\] " "Info: Pin faluS\[28\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { faluS[28] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1064 1096 1272 1080 "faluS\[31..0\]" "" } { 584 1248 1344 600 "faluS\[31..0\]" "" } { 864 952 1056 880 "faluS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { faluS[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "faluS\[27\] " "Info: Pin faluS\[27\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { faluS[27] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1064 1096 1272 1080 "faluS\[31..0\]" "" } { 584 1248 1344 600 "faluS\[31..0\]" "" } { 864 952 1056 880 "faluS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { faluS[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "faluS\[26\] " "Info: Pin faluS\[26\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { faluS[26] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1064 1096 1272 1080 "faluS\[31..0\]" "" } { 584 1248 1344 600 "faluS\[31..0\]" "" } { 864 952 1056 880 "faluS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { faluS[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "faluS\[25\] " "Info: Pin faluS\[25\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { faluS[25] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1064 1096 1272 1080 "faluS\[31..0\]" "" } { 584 1248 1344 600 "faluS\[31..0\]" "" } { 864 952 1056 880 "faluS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { faluS[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "faluS\[24\] " "Info: Pin faluS\[24\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { faluS[24] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1064 1096 1272 1080 "faluS\[31..0\]" "" } { 584 1248 1344 600 "faluS\[31..0\]" "" } { 864 952 1056 880 "faluS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { faluS[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "faluS\[23\] " "Info: Pin faluS\[23\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { faluS[23] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1064 1096 1272 1080 "faluS\[31..0\]" "" } { 584 1248 1344 600 "faluS\[31..0\]" "" } { 864 952 1056 880 "faluS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { faluS[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "faluS\[22\] " "Info: Pin faluS\[22\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { faluS[22] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1064 1096 1272 1080 "faluS\[31..0\]" "" } { 584 1248 1344 600 "faluS\[31..0\]" "" } { 864 952 1056 880 "faluS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { faluS[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "faluS\[21\] " "Info: Pin faluS\[21\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { faluS[21] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1064 1096 1272 1080 "faluS\[31..0\]" "" } { 584 1248 1344 600 "faluS\[31..0\]" "" } { 864 952 1056 880 "faluS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { faluS[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "faluS\[20\] " "Info: Pin faluS\[20\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { faluS[20] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1064 1096 1272 1080 "faluS\[31..0\]" "" } { 584 1248 1344 600 "faluS\[31..0\]" "" } { 864 952 1056 880 "faluS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { faluS[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "faluS\[19\] " "Info: Pin faluS\[19\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { faluS[19] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1064 1096 1272 1080 "faluS\[31..0\]" "" } { 584 1248 1344 600 "faluS\[31..0\]" "" } { 864 952 1056 880 "faluS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { faluS[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "faluS\[18\] " "Info: Pin faluS\[18\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { faluS[18] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1064 1096 1272 1080 "faluS\[31..0\]" "" } { 584 1248 1344 600 "faluS\[31..0\]" "" } { 864 952 1056 880 "faluS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { faluS[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "faluS\[17\] " "Info: Pin faluS\[17\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { faluS[17] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1064 1096 1272 1080 "faluS\[31..0\]" "" } { 584 1248 1344 600 "faluS\[31..0\]" "" } { 864 952 1056 880 "faluS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { faluS[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "faluS\[16\] " "Info: Pin faluS\[16\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { faluS[16] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1064 1096 1272 1080 "faluS\[31..0\]" "" } { 584 1248 1344 600 "faluS\[31..0\]" "" } { 864 952 1056 880 "faluS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { faluS[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "faluS\[15\] " "Info: Pin faluS\[15\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { faluS[15] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1064 1096 1272 1080 "faluS\[31..0\]" "" } { 584 1248 1344 600 "faluS\[31..0\]" "" } { 864 952 1056 880 "faluS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { faluS[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "faluS\[14\] " "Info: Pin faluS\[14\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { faluS[14] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1064 1096 1272 1080 "faluS\[31..0\]" "" } { 584 1248 1344 600 "faluS\[31..0\]" "" } { 864 952 1056 880 "faluS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { faluS[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "faluS\[13\] " "Info: Pin faluS\[13\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { faluS[13] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1064 1096 1272 1080 "faluS\[31..0\]" "" } { 584 1248 1344 600 "faluS\[31..0\]" "" } { 864 952 1056 880 "faluS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { faluS[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "faluS\[12\] " "Info: Pin faluS\[12\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { faluS[12] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1064 1096 1272 1080 "faluS\[31..0\]" "" } { 584 1248 1344 600 "faluS\[31..0\]" "" } { 864 952 1056 880 "faluS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { faluS[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "faluS\[11\] " "Info: Pin faluS\[11\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { faluS[11] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1064 1096 1272 1080 "faluS\[31..0\]" "" } { 584 1248 1344 600 "faluS\[31..0\]" "" } { 864 952 1056 880 "faluS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { faluS[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "faluS\[10\] " "Info: Pin faluS\[10\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { faluS[10] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1064 1096 1272 1080 "faluS\[31..0\]" "" } { 584 1248 1344 600 "faluS\[31..0\]" "" } { 864 952 1056 880 "faluS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { faluS[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "faluS\[9\] " "Info: Pin faluS\[9\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { faluS[9] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1064 1096 1272 1080 "faluS\[31..0\]" "" } { 584 1248 1344 600 "faluS\[31..0\]" "" } { 864 952 1056 880 "faluS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { faluS[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "faluS\[8\] " "Info: Pin faluS\[8\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { faluS[8] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1064 1096 1272 1080 "faluS\[31..0\]" "" } { 584 1248 1344 600 "faluS\[31..0\]" "" } { 864 952 1056 880 "faluS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { faluS[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "faluS\[7\] " "Info: Pin faluS\[7\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { faluS[7] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1064 1096 1272 1080 "faluS\[31..0\]" "" } { 584 1248 1344 600 "faluS\[31..0\]" "" } { 864 952 1056 880 "faluS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { faluS[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "faluS\[6\] " "Info: Pin faluS\[6\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { faluS[6] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1064 1096 1272 1080 "faluS\[31..0\]" "" } { 584 1248 1344 600 "faluS\[31..0\]" "" } { 864 952 1056 880 "faluS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { faluS[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "faluS\[5\] " "Info: Pin faluS\[5\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { faluS[5] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1064 1096 1272 1080 "faluS\[31..0\]" "" } { 584 1248 1344 600 "faluS\[31..0\]" "" } { 864 952 1056 880 "faluS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { faluS[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "faluS\[4\] " "Info: Pin faluS\[4\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { faluS[4] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1064 1096 1272 1080 "faluS\[31..0\]" "" } { 584 1248 1344 600 "faluS\[31..0\]" "" } { 864 952 1056 880 "faluS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { faluS[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "faluS\[3\] " "Info: Pin faluS\[3\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { faluS[3] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1064 1096 1272 1080 "faluS\[31..0\]" "" } { 584 1248 1344 600 "faluS\[31..0\]" "" } { 864 952 1056 880 "faluS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { faluS[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "faluS\[2\] " "Info: Pin faluS\[2\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { faluS[2] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1064 1096 1272 1080 "faluS\[31..0\]" "" } { 584 1248 1344 600 "faluS\[31..0\]" "" } { 864 952 1056 880 "faluS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { faluS[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "faluS\[1\] " "Info: Pin faluS\[1\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { faluS[1] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1064 1096 1272 1080 "faluS\[31..0\]" "" } { 584 1248 1344 600 "faluS\[31..0\]" "" } { 864 952 1056 880 "faluS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { faluS[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "faluS\[0\] " "Info: Pin faluS\[0\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { faluS[0] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1064 1096 1272 1080 "faluS\[31..0\]" "" } { 584 1248 1344 600 "faluS\[31..0\]" "" } { 864 952 1056 880 "faluS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { faluS[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSS\[31\] " "Info: Pin SSS\[31\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { SSS[31] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { -96 2904 3080 -80 "SSS\[31..0\]" "" } { 24 2744 2944 40 "SSS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { SSS[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSS\[30\] " "Info: Pin SSS\[30\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { SSS[30] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { -96 2904 3080 -80 "SSS\[31..0\]" "" } { 24 2744 2944 40 "SSS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { SSS[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSS\[29\] " "Info: Pin SSS\[29\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { SSS[29] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { -96 2904 3080 -80 "SSS\[31..0\]" "" } { 24 2744 2944 40 "SSS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { SSS[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSS\[28\] " "Info: Pin SSS\[28\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { SSS[28] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { -96 2904 3080 -80 "SSS\[31..0\]" "" } { 24 2744 2944 40 "SSS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { SSS[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSS\[27\] " "Info: Pin SSS\[27\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { SSS[27] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { -96 2904 3080 -80 "SSS\[31..0\]" "" } { 24 2744 2944 40 "SSS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { SSS[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSS\[26\] " "Info: Pin SSS\[26\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { SSS[26] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { -96 2904 3080 -80 "SSS\[31..0\]" "" } { 24 2744 2944 40 "SSS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { SSS[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSS\[25\] " "Info: Pin SSS\[25\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { SSS[25] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { -96 2904 3080 -80 "SSS\[31..0\]" "" } { 24 2744 2944 40 "SSS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { SSS[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSS\[24\] " "Info: Pin SSS\[24\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { SSS[24] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { -96 2904 3080 -80 "SSS\[31..0\]" "" } { 24 2744 2944 40 "SSS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { SSS[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSS\[23\] " "Info: Pin SSS\[23\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { SSS[23] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { -96 2904 3080 -80 "SSS\[31..0\]" "" } { 24 2744 2944 40 "SSS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { SSS[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSS\[22\] " "Info: Pin SSS\[22\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { SSS[22] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { -96 2904 3080 -80 "SSS\[31..0\]" "" } { 24 2744 2944 40 "SSS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { SSS[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSS\[21\] " "Info: Pin SSS\[21\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { SSS[21] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { -96 2904 3080 -80 "SSS\[31..0\]" "" } { 24 2744 2944 40 "SSS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { SSS[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSS\[20\] " "Info: Pin SSS\[20\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { SSS[20] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { -96 2904 3080 -80 "SSS\[31..0\]" "" } { 24 2744 2944 40 "SSS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { SSS[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSS\[19\] " "Info: Pin SSS\[19\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { SSS[19] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { -96 2904 3080 -80 "SSS\[31..0\]" "" } { 24 2744 2944 40 "SSS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { SSS[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSS\[18\] " "Info: Pin SSS\[18\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { SSS[18] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { -96 2904 3080 -80 "SSS\[31..0\]" "" } { 24 2744 2944 40 "SSS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { SSS[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSS\[17\] " "Info: Pin SSS\[17\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { SSS[17] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { -96 2904 3080 -80 "SSS\[31..0\]" "" } { 24 2744 2944 40 "SSS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { SSS[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSS\[16\] " "Info: Pin SSS\[16\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { SSS[16] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { -96 2904 3080 -80 "SSS\[31..0\]" "" } { 24 2744 2944 40 "SSS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { SSS[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSS\[15\] " "Info: Pin SSS\[15\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { SSS[15] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { -96 2904 3080 -80 "SSS\[31..0\]" "" } { 24 2744 2944 40 "SSS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { SSS[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSS\[14\] " "Info: Pin SSS\[14\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { SSS[14] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { -96 2904 3080 -80 "SSS\[31..0\]" "" } { 24 2744 2944 40 "SSS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { SSS[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSS\[13\] " "Info: Pin SSS\[13\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { SSS[13] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { -96 2904 3080 -80 "SSS\[31..0\]" "" } { 24 2744 2944 40 "SSS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { SSS[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSS\[12\] " "Info: Pin SSS\[12\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { SSS[12] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { -96 2904 3080 -80 "SSS\[31..0\]" "" } { 24 2744 2944 40 "SSS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { SSS[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSS\[11\] " "Info: Pin SSS\[11\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { SSS[11] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { -96 2904 3080 -80 "SSS\[31..0\]" "" } { 24 2744 2944 40 "SSS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { SSS[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSS\[10\] " "Info: Pin SSS\[10\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { SSS[10] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { -96 2904 3080 -80 "SSS\[31..0\]" "" } { 24 2744 2944 40 "SSS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { SSS[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSS\[9\] " "Info: Pin SSS\[9\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { SSS[9] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { -96 2904 3080 -80 "SSS\[31..0\]" "" } { 24 2744 2944 40 "SSS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { SSS[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSS\[8\] " "Info: Pin SSS\[8\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { SSS[8] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { -96 2904 3080 -80 "SSS\[31..0\]" "" } { 24 2744 2944 40 "SSS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { SSS[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSS\[7\] " "Info: Pin SSS\[7\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { SSS[7] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { -96 2904 3080 -80 "SSS\[31..0\]" "" } { 24 2744 2944 40 "SSS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { SSS[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSS\[6\] " "Info: Pin SSS\[6\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { SSS[6] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { -96 2904 3080 -80 "SSS\[31..0\]" "" } { 24 2744 2944 40 "SSS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { SSS[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSS\[5\] " "Info: Pin SSS\[5\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { SSS[5] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { -96 2904 3080 -80 "SSS\[31..0\]" "" } { 24 2744 2944 40 "SSS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { SSS[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSS\[4\] " "Info: Pin SSS\[4\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { SSS[4] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { -96 2904 3080 -80 "SSS\[31..0\]" "" } { 24 2744 2944 40 "SSS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { SSS[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSS\[3\] " "Info: Pin SSS\[3\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { SSS[3] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { -96 2904 3080 -80 "SSS\[31..0\]" "" } { 24 2744 2944 40 "SSS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { SSS[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSS\[2\] " "Info: Pin SSS\[2\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { SSS[2] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { -96 2904 3080 -80 "SSS\[31..0\]" "" } { 24 2744 2944 40 "SSS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { SSS[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSS\[1\] " "Info: Pin SSS\[1\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { SSS[1] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { -96 2904 3080 -80 "SSS\[31..0\]" "" } { 24 2744 2944 40 "SSS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { SSS[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSS\[0\] " "Info: Pin SSS\[0\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { SSS[0] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { -96 2904 3080 -80 "SSS\[31..0\]" "" } { 24 2744 2944 40 "SSS\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { SSS[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_cycle_count\[31\] " "Info: Pin clk_cycle_count\[31\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { clk_cycle_count[31] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 592 3264 3471 608 "clk_cycle_count\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cycle_count[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_cycle_count\[30\] " "Info: Pin clk_cycle_count\[30\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { clk_cycle_count[30] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 592 3264 3471 608 "clk_cycle_count\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cycle_count[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_cycle_count\[29\] " "Info: Pin clk_cycle_count\[29\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { clk_cycle_count[29] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 592 3264 3471 608 "clk_cycle_count\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cycle_count[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_cycle_count\[28\] " "Info: Pin clk_cycle_count\[28\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { clk_cycle_count[28] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 592 3264 3471 608 "clk_cycle_count\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cycle_count[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_cycle_count\[27\] " "Info: Pin clk_cycle_count\[27\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { clk_cycle_count[27] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 592 3264 3471 608 "clk_cycle_count\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cycle_count[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_cycle_count\[26\] " "Info: Pin clk_cycle_count\[26\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { clk_cycle_count[26] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 592 3264 3471 608 "clk_cycle_count\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cycle_count[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_cycle_count\[25\] " "Info: Pin clk_cycle_count\[25\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { clk_cycle_count[25] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 592 3264 3471 608 "clk_cycle_count\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cycle_count[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_cycle_count\[24\] " "Info: Pin clk_cycle_count\[24\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { clk_cycle_count[24] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 592 3264 3471 608 "clk_cycle_count\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cycle_count[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_cycle_count\[23\] " "Info: Pin clk_cycle_count\[23\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { clk_cycle_count[23] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 592 3264 3471 608 "clk_cycle_count\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cycle_count[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_cycle_count\[22\] " "Info: Pin clk_cycle_count\[22\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { clk_cycle_count[22] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 592 3264 3471 608 "clk_cycle_count\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cycle_count[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_cycle_count\[21\] " "Info: Pin clk_cycle_count\[21\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { clk_cycle_count[21] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 592 3264 3471 608 "clk_cycle_count\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cycle_count[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_cycle_count\[20\] " "Info: Pin clk_cycle_count\[20\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { clk_cycle_count[20] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 592 3264 3471 608 "clk_cycle_count\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cycle_count[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_cycle_count\[19\] " "Info: Pin clk_cycle_count\[19\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { clk_cycle_count[19] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 592 3264 3471 608 "clk_cycle_count\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cycle_count[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_cycle_count\[18\] " "Info: Pin clk_cycle_count\[18\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { clk_cycle_count[18] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 592 3264 3471 608 "clk_cycle_count\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cycle_count[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_cycle_count\[17\] " "Info: Pin clk_cycle_count\[17\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { clk_cycle_count[17] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 592 3264 3471 608 "clk_cycle_count\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cycle_count[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_cycle_count\[16\] " "Info: Pin clk_cycle_count\[16\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { clk_cycle_count[16] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 592 3264 3471 608 "clk_cycle_count\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cycle_count[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_cycle_count\[15\] " "Info: Pin clk_cycle_count\[15\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { clk_cycle_count[15] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 592 3264 3471 608 "clk_cycle_count\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cycle_count[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_cycle_count\[14\] " "Info: Pin clk_cycle_count\[14\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { clk_cycle_count[14] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 592 3264 3471 608 "clk_cycle_count\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cycle_count[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_cycle_count\[13\] " "Info: Pin clk_cycle_count\[13\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { clk_cycle_count[13] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 592 3264 3471 608 "clk_cycle_count\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cycle_count[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_cycle_count\[12\] " "Info: Pin clk_cycle_count\[12\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { clk_cycle_count[12] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 592 3264 3471 608 "clk_cycle_count\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cycle_count[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_cycle_count\[11\] " "Info: Pin clk_cycle_count\[11\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { clk_cycle_count[11] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 592 3264 3471 608 "clk_cycle_count\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cycle_count[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_cycle_count\[10\] " "Info: Pin clk_cycle_count\[10\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { clk_cycle_count[10] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 592 3264 3471 608 "clk_cycle_count\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cycle_count[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_cycle_count\[9\] " "Info: Pin clk_cycle_count\[9\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { clk_cycle_count[9] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 592 3264 3471 608 "clk_cycle_count\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cycle_count[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_cycle_count\[8\] " "Info: Pin clk_cycle_count\[8\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { clk_cycle_count[8] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 592 3264 3471 608 "clk_cycle_count\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cycle_count[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_cycle_count\[7\] " "Info: Pin clk_cycle_count\[7\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { clk_cycle_count[7] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 592 3264 3471 608 "clk_cycle_count\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cycle_count[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_cycle_count\[6\] " "Info: Pin clk_cycle_count\[6\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { clk_cycle_count[6] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 592 3264 3471 608 "clk_cycle_count\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cycle_count[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_cycle_count\[5\] " "Info: Pin clk_cycle_count\[5\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { clk_cycle_count[5] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 592 3264 3471 608 "clk_cycle_count\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cycle_count[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_cycle_count\[4\] " "Info: Pin clk_cycle_count\[4\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { clk_cycle_count[4] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 592 3264 3471 608 "clk_cycle_count\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cycle_count[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_cycle_count\[3\] " "Info: Pin clk_cycle_count\[3\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { clk_cycle_count[3] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 592 3264 3471 608 "clk_cycle_count\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cycle_count[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_cycle_count\[2\] " "Info: Pin clk_cycle_count\[2\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { clk_cycle_count[2] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 592 3264 3471 608 "clk_cycle_count\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cycle_count[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_cycle_count\[1\] " "Info: Pin clk_cycle_count\[1\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { clk_cycle_count[1] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 592 3264 3471 608 "clk_cycle_count\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cycle_count[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_cycle_count\[0\] " "Info: Pin clk_cycle_count\[0\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { clk_cycle_count[0] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 592 3264 3471 608 "clk_cycle_count\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cycle_count[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg0\[31\] " "Info: Pin reg0\[31\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg0[31] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1016 1096 1272 1032 "reg0\[31..0\]" "" } { 296 336 408 312 "reg0\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg0[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg0\[30\] " "Info: Pin reg0\[30\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg0[30] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1016 1096 1272 1032 "reg0\[31..0\]" "" } { 296 336 408 312 "reg0\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg0[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg0\[29\] " "Info: Pin reg0\[29\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg0[29] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1016 1096 1272 1032 "reg0\[31..0\]" "" } { 296 336 408 312 "reg0\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg0[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg0\[28\] " "Info: Pin reg0\[28\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg0[28] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1016 1096 1272 1032 "reg0\[31..0\]" "" } { 296 336 408 312 "reg0\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg0[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg0\[27\] " "Info: Pin reg0\[27\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg0[27] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1016 1096 1272 1032 "reg0\[31..0\]" "" } { 296 336 408 312 "reg0\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg0[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg0\[26\] " "Info: Pin reg0\[26\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg0[26] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1016 1096 1272 1032 "reg0\[31..0\]" "" } { 296 336 408 312 "reg0\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg0[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg0\[25\] " "Info: Pin reg0\[25\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg0[25] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1016 1096 1272 1032 "reg0\[31..0\]" "" } { 296 336 408 312 "reg0\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg0[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg0\[24\] " "Info: Pin reg0\[24\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg0[24] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1016 1096 1272 1032 "reg0\[31..0\]" "" } { 296 336 408 312 "reg0\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg0[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg0\[23\] " "Info: Pin reg0\[23\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg0[23] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1016 1096 1272 1032 "reg0\[31..0\]" "" } { 296 336 408 312 "reg0\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg0[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg0\[22\] " "Info: Pin reg0\[22\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg0[22] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1016 1096 1272 1032 "reg0\[31..0\]" "" } { 296 336 408 312 "reg0\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg0[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg0\[21\] " "Info: Pin reg0\[21\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg0[21] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1016 1096 1272 1032 "reg0\[31..0\]" "" } { 296 336 408 312 "reg0\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg0[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg0\[20\] " "Info: Pin reg0\[20\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg0[20] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1016 1096 1272 1032 "reg0\[31..0\]" "" } { 296 336 408 312 "reg0\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg0[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg0\[19\] " "Info: Pin reg0\[19\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg0[19] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1016 1096 1272 1032 "reg0\[31..0\]" "" } { 296 336 408 312 "reg0\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg0[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg0\[18\] " "Info: Pin reg0\[18\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg0[18] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1016 1096 1272 1032 "reg0\[31..0\]" "" } { 296 336 408 312 "reg0\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg0[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg0\[17\] " "Info: Pin reg0\[17\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg0[17] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1016 1096 1272 1032 "reg0\[31..0\]" "" } { 296 336 408 312 "reg0\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg0[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg0\[16\] " "Info: Pin reg0\[16\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg0[16] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1016 1096 1272 1032 "reg0\[31..0\]" "" } { 296 336 408 312 "reg0\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg0[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg0\[15\] " "Info: Pin reg0\[15\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg0[15] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1016 1096 1272 1032 "reg0\[31..0\]" "" } { 296 336 408 312 "reg0\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg0[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg0\[14\] " "Info: Pin reg0\[14\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg0[14] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1016 1096 1272 1032 "reg0\[31..0\]" "" } { 296 336 408 312 "reg0\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg0[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg0\[13\] " "Info: Pin reg0\[13\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg0[13] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1016 1096 1272 1032 "reg0\[31..0\]" "" } { 296 336 408 312 "reg0\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg0[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg0\[12\] " "Info: Pin reg0\[12\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg0[12] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1016 1096 1272 1032 "reg0\[31..0\]" "" } { 296 336 408 312 "reg0\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg0[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg0\[11\] " "Info: Pin reg0\[11\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg0[11] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1016 1096 1272 1032 "reg0\[31..0\]" "" } { 296 336 408 312 "reg0\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg0[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg0\[10\] " "Info: Pin reg0\[10\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg0[10] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1016 1096 1272 1032 "reg0\[31..0\]" "" } { 296 336 408 312 "reg0\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg0[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg0\[9\] " "Info: Pin reg0\[9\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg0[9] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1016 1096 1272 1032 "reg0\[31..0\]" "" } { 296 336 408 312 "reg0\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg0[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg0\[8\] " "Info: Pin reg0\[8\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg0[8] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1016 1096 1272 1032 "reg0\[31..0\]" "" } { 296 336 408 312 "reg0\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg0[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg0\[7\] " "Info: Pin reg0\[7\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg0[7] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1016 1096 1272 1032 "reg0\[31..0\]" "" } { 296 336 408 312 "reg0\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg0[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg0\[6\] " "Info: Pin reg0\[6\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg0[6] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1016 1096 1272 1032 "reg0\[31..0\]" "" } { 296 336 408 312 "reg0\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg0[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg0\[5\] " "Info: Pin reg0\[5\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg0[5] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1016 1096 1272 1032 "reg0\[31..0\]" "" } { 296 336 408 312 "reg0\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg0[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg0\[4\] " "Info: Pin reg0\[4\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg0[4] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1016 1096 1272 1032 "reg0\[31..0\]" "" } { 296 336 408 312 "reg0\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg0[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg0\[3\] " "Info: Pin reg0\[3\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg0[3] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1016 1096 1272 1032 "reg0\[31..0\]" "" } { 296 336 408 312 "reg0\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg0\[2\] " "Info: Pin reg0\[2\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg0[2] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1016 1096 1272 1032 "reg0\[31..0\]" "" } { 296 336 408 312 "reg0\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg0\[1\] " "Info: Pin reg0\[1\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg0[1] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1016 1096 1272 1032 "reg0\[31..0\]" "" } { 296 336 408 312 "reg0\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg0\[0\] " "Info: Pin reg0\[0\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg0[0] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1016 1096 1272 1032 "reg0\[31..0\]" "" } { 296 336 408 312 "reg0\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[31\] " "Info: Pin reg2\[31\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg2[31] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1040 1096 1272 1056 "reg2\[31..0\]" "" } { 328 336 424 344 "reg2\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[30\] " "Info: Pin reg2\[30\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg2[30] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1040 1096 1272 1056 "reg2\[31..0\]" "" } { 328 336 424 344 "reg2\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[29\] " "Info: Pin reg2\[29\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg2[29] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1040 1096 1272 1056 "reg2\[31..0\]" "" } { 328 336 424 344 "reg2\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[28\] " "Info: Pin reg2\[28\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg2[28] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1040 1096 1272 1056 "reg2\[31..0\]" "" } { 328 336 424 344 "reg2\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[27\] " "Info: Pin reg2\[27\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg2[27] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1040 1096 1272 1056 "reg2\[31..0\]" "" } { 328 336 424 344 "reg2\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[26\] " "Info: Pin reg2\[26\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg2[26] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1040 1096 1272 1056 "reg2\[31..0\]" "" } { 328 336 424 344 "reg2\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[25\] " "Info: Pin reg2\[25\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg2[25] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1040 1096 1272 1056 "reg2\[31..0\]" "" } { 328 336 424 344 "reg2\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[24\] " "Info: Pin reg2\[24\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg2[24] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1040 1096 1272 1056 "reg2\[31..0\]" "" } { 328 336 424 344 "reg2\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[23\] " "Info: Pin reg2\[23\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg2[23] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1040 1096 1272 1056 "reg2\[31..0\]" "" } { 328 336 424 344 "reg2\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[22\] " "Info: Pin reg2\[22\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg2[22] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1040 1096 1272 1056 "reg2\[31..0\]" "" } { 328 336 424 344 "reg2\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[21\] " "Info: Pin reg2\[21\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg2[21] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1040 1096 1272 1056 "reg2\[31..0\]" "" } { 328 336 424 344 "reg2\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[20\] " "Info: Pin reg2\[20\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg2[20] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1040 1096 1272 1056 "reg2\[31..0\]" "" } { 328 336 424 344 "reg2\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[19\] " "Info: Pin reg2\[19\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg2[19] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1040 1096 1272 1056 "reg2\[31..0\]" "" } { 328 336 424 344 "reg2\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[18\] " "Info: Pin reg2\[18\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg2[18] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1040 1096 1272 1056 "reg2\[31..0\]" "" } { 328 336 424 344 "reg2\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[17\] " "Info: Pin reg2\[17\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg2[17] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1040 1096 1272 1056 "reg2\[31..0\]" "" } { 328 336 424 344 "reg2\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[16\] " "Info: Pin reg2\[16\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg2[16] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1040 1096 1272 1056 "reg2\[31..0\]" "" } { 328 336 424 344 "reg2\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[15\] " "Info: Pin reg2\[15\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg2[15] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1040 1096 1272 1056 "reg2\[31..0\]" "" } { 328 336 424 344 "reg2\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[14\] " "Info: Pin reg2\[14\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg2[14] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1040 1096 1272 1056 "reg2\[31..0\]" "" } { 328 336 424 344 "reg2\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[13\] " "Info: Pin reg2\[13\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg2[13] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1040 1096 1272 1056 "reg2\[31..0\]" "" } { 328 336 424 344 "reg2\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[12\] " "Info: Pin reg2\[12\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg2[12] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1040 1096 1272 1056 "reg2\[31..0\]" "" } { 328 336 424 344 "reg2\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[11\] " "Info: Pin reg2\[11\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg2[11] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1040 1096 1272 1056 "reg2\[31..0\]" "" } { 328 336 424 344 "reg2\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[10\] " "Info: Pin reg2\[10\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg2[10] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1040 1096 1272 1056 "reg2\[31..0\]" "" } { 328 336 424 344 "reg2\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[9\] " "Info: Pin reg2\[9\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg2[9] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1040 1096 1272 1056 "reg2\[31..0\]" "" } { 328 336 424 344 "reg2\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[8\] " "Info: Pin reg2\[8\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg2[8] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1040 1096 1272 1056 "reg2\[31..0\]" "" } { 328 336 424 344 "reg2\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[7\] " "Info: Pin reg2\[7\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg2[7] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1040 1096 1272 1056 "reg2\[31..0\]" "" } { 328 336 424 344 "reg2\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[6\] " "Info: Pin reg2\[6\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg2[6] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1040 1096 1272 1056 "reg2\[31..0\]" "" } { 328 336 424 344 "reg2\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[5\] " "Info: Pin reg2\[5\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg2[5] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1040 1096 1272 1056 "reg2\[31..0\]" "" } { 328 336 424 344 "reg2\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[4\] " "Info: Pin reg2\[4\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg2[4] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1040 1096 1272 1056 "reg2\[31..0\]" "" } { 328 336 424 344 "reg2\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[3\] " "Info: Pin reg2\[3\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg2[3] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1040 1096 1272 1056 "reg2\[31..0\]" "" } { 328 336 424 344 "reg2\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[2\] " "Info: Pin reg2\[2\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg2[2] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1040 1096 1272 1056 "reg2\[31..0\]" "" } { 328 336 424 344 "reg2\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[1\] " "Info: Pin reg2\[1\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg2[1] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1040 1096 1272 1056 "reg2\[31..0\]" "" } { 328 336 424 344 "reg2\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[0\] " "Info: Pin reg2\[0\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { reg2[0] } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1040 1096 1272 1056 "reg2\[31..0\]" "" } { 328 336 424 344 "reg2\[31..0\]" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aclr " "Info: Pin aclr not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { aclr } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 760 -1592 -1424 776 "aclr" "" } { 280 -344 -296 296 "aclr" "" } { 112 504 560 128 "aclr" "" } { 104 1552 1632 120 "aclr" "" } { 312 -1144 -1128 352 "aclr" "" } { 64 -376 -312 80 "aclr" "" } { 24 2496 2560 40 "aclr" "" } { 576 -232 -216 624 "aclr" "" } { 360 48 112 376 "aclr" "" } { 616 648 664 664 "aclr" "" } { 752 -224 -208 808 "aclr" "" } { 992 -224 -208 1048 "aclr" "" } { 912 648 664 968 "aclr" "" } { 816 -768 -680 832 "aclr" "" } { 600 -1288 -1216 616 "aclr" "" } { 400 648 664 448 "aclr" "" } { 416 2640 2656 448 "aclr" "" } { 560 2632 2648 592 "aclr" "" } { 552 1712 1728 592 "aclr" "" } { 408 1712 1728 440 "aclr" "" } { 648 936 1040 664 "aclr" "" } { 288 2904 2952 304 "aclr" "" } { 656 3152 3168 704 "aclr" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { aclr } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_sel " "Info: Pin clk_sel not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { clk_sel } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1064 -1600 -1432 1080 "clk_sel" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_sel } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "system_clk " "Info: Pin system_clk not assigned to an exact location on the device" {  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { system_clk } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 744 -1592 -1424 760 "system_clk" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { system_clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_clk (placed in PIN P23 (CLK3p, Input)) " "Info: Automatically promoted node system_clk (placed in PIN P23 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_gen:inst34\|counter32:inst\|lpm_counter:lpm_counter_component\|cntr_u3i:auto_generated\|counter_reg_bit1a\[5\] " "Info: Destination node clk_gen:inst34\|counter32:inst\|lpm_counter:lpm_counter_component\|cntr_u3i:auto_generated\|counter_reg_bit1a\[5\]" {  } { { "db/cntr_u3i.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/cntr_u3i.tdf" 71 19 0 } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_gen:inst34|counter32:inst|lpm_counter:lpm_counter_component|cntr_u3i:auto_generated|safe_q[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_gen:inst34\|counter32:inst\|lpm_counter:lpm_counter_component\|cntr_u3i:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node clk_gen:inst34\|counter32:inst\|lpm_counter:lpm_counter_component\|cntr_u3i:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_u3i.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/cntr_u3i.tdf" 71 19 0 } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_gen:inst34|counter32:inst|lpm_counter:lpm_counter_component|cntr_u3i:auto_generated|safe_q[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { system_clk } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 744 -1592 -1424 760 "system_clk" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { system_clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_gen:inst34\|counter32:inst\|lpm_counter:lpm_counter_component\|cntr_u3i:auto_generated\|safe_q\[0\]  " "Info: Automatically promoted node clk_gen:inst34\|counter32:inst\|lpm_counter:lpm_counter_component\|cntr_u3i:auto_generated\|safe_q\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_gen:inst34\|counter32:inst\|lpm_counter:lpm_counter_component\|cntr_u3i:auto_generated\|counter_comb_bita0 " "Info: Destination node clk_gen:inst34\|counter32:inst\|lpm_counter:lpm_counter_component\|cntr_u3i:auto_generated\|counter_comb_bita0" {  } { { "db/cntr_u3i.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/cntr_u3i.tdf" 35 2 0 } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_gen:inst34|counter32:inst|lpm_counter:lpm_counter_component|cntr_u3i:auto_generated|counter_comb_bita0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux2x1x1:inst47\|lpm_mux:lpm_mux_component\|mux_nnc:auto_generated\|l1_w0_n0_mux_dataout " "Info: Destination node mux2x1x1:inst47\|lpm_mux:lpm_mux_component\|mux_nnc:auto_generated\|l1_w0_n0_mux_dataout" {  } { { "db/mux_nnc.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/mux_nnc.tdf" 29 2 0 } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux2x1x1:inst47|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/cntr_u3i.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/cntr_u3i.tdf" 71 19 0 } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_gen:inst34|counter32:inst|lpm_counter:lpm_counter_component|cntr_u3i:auto_generated|safe_q[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mux2x1x1:inst47\|lpm_mux:lpm_mux_component\|mux_nnc:auto_generated\|l1_w0_n0_mux_dataout  " "Info: Automatically promoted node mux2x1x1:inst47\|lpm_mux:lpm_mux_component\|mux_nnc:auto_generated\|l1_w0_n0_mux_dataout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "buffer:inst6\|ff:inst5\|lpm_ff:lpm_ff_component\|dffs\[27\] " "Info: Destination node buffer:inst6\|ff:inst5\|lpm_ff:lpm_ff_component\|dffs\[27\]" {  } { { "lpm_ff.tdf" "" { Text "c:/program files/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer:inst6|ff:inst5|lpm_ff:lpm_ff_component|dffs[27] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "buffer:inst6\|ff:inst\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Destination node buffer:inst6\|ff:inst\|lpm_ff:lpm_ff_component\|dffs\[0\]" {  } { { "lpm_ff.tdf" "" { Text "c:/program files/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer:inst6|ff:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "buffer:inst6\|ff:inst\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Destination node buffer:inst6\|ff:inst\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/program files/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer:inst6|ff:inst|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Stall_Array:inst31\|inst83~0 " "Info: Destination node Stall_Array:inst31\|inst83~0" {  } { { "Stall_Array.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/Stall_Array.bdf" { { 1488 840 904 1568 "inst83" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stall_Array:inst31|inst83~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Stall_Array:inst31\|inst78~0 " "Info: Destination node Stall_Array:inst31\|inst78~0" {  } { { "Stall_Array.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/Stall_Array.bdf" { { 1200 792 896 1312 "inst78" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stall_Array:inst31|inst78~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Stall_Array:inst31\|inst20~0 " "Info: Destination node Stall_Array:inst31\|inst20~0" {  } { { "Stall_Array.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/Stall_Array.bdf" { { 1600 752 856 1712 "inst20" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stall_Array:inst31|inst20~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Stall_Array:inst31\|inst62~0 " "Info: Destination node Stall_Array:inst31\|inst62~0" {  } { { "Stall_Array.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/Stall_Array.bdf" { { 1096 1312 1376 1176 "inst62" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stall_Array:inst31|inst62~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_MEM:inst35\|inst18 " "Info: Destination node data_MEM:inst35\|inst18" {  } { { "data_MEM.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/data_MEM.bdf" { { 888 120 184 936 "inst18" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_MEM:inst35|inst18 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_MEM:inst35\|inst17 " "Info: Destination node data_MEM:inst35\|inst17" {  } { { "data_MEM.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/data_MEM.bdf" { { 712 120 184 760 "inst17" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_MEM:inst35|inst17 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_MEM:inst35\|inst16 " "Info: Destination node data_MEM:inst35\|inst16" {  } { { "data_MEM.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/data_MEM.bdf" { { 536 120 184 584 "inst16" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_MEM:inst35|inst16 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/mux_nnc.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/mux_nnc.tdf" 29 2 0 } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux2x1x1:inst47|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "data_MEM:inst35\|inst15  " "Info: Automatically promoted node data_MEM:inst35\|inst15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "data_MEM.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/data_MEM.bdf" { { 360 120 184 408 "inst15" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_MEM:inst35|inst15 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "data_MEM:inst35\|inst16  " "Info: Automatically promoted node data_MEM:inst35\|inst16 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "data_MEM.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/data_MEM.bdf" { { 536 120 184 584 "inst16" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_MEM:inst35|inst16 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "data_MEM:inst35\|inst17  " "Info: Automatically promoted node data_MEM:inst35\|inst17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "data_MEM.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/data_MEM.bdf" { { 712 120 184 760 "inst17" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_MEM:inst35|inst17 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "data_MEM:inst35\|inst18  " "Info: Automatically promoted node data_MEM:inst35\|inst18 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "data_MEM.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/data_MEM.bdf" { { 888 120 184 936 "inst18" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_MEM:inst35|inst18 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "aclr (placed in PIN N25 (CLK1p, Input)) " "Info: Automatically promoted node aclr (placed in PIN N25 (CLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Stall_Array:inst31\|inst8 " "Info: Destination node Stall_Array:inst31\|inst8" {  } { { "Stall_Array.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/Stall_Array.bdf" { { 752 1424 1488 800 "inst8" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stall_Array:inst31|inst8 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Stall_Array:inst31\|inst14 " "Info: Destination node Stall_Array:inst31\|inst14" {  } { { "Stall_Array.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/Stall_Array.bdf" { { 760 2224 2288 808 "inst14" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stall_Array:inst31|inst14 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Stall_Array:inst31\|inst7 " "Info: Destination node Stall_Array:inst31\|inst7" {  } { { "Stall_Array.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/Stall_Array.bdf" { { 744 952 1016 792 "inst7" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stall_Array:inst31|inst7 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Stall_Array:inst31\|inst3 " "Info: Destination node Stall_Array:inst31\|inst3" {  } { { "Stall_Array.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/Stall_Array.bdf" { { 352 1424 1488 400 "inst3" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stall_Array:inst31|inst3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Stall_Array:inst31\|inst4 " "Info: Destination node Stall_Array:inst31\|inst4" {  } { { "Stall_Array.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/Stall_Array.bdf" { { 360 2256 2320 408 "inst4" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stall_Array:inst31|inst4 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Stall_Array:inst31\|inst6 " "Info: Destination node Stall_Array:inst31\|inst6" {  } { { "Stall_Array.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/Stall_Array.bdf" { { 344 992 1056 392 "inst6" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stall_Array:inst31|inst6 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Stall_Array:inst31\|inst5 " "Info: Destination node Stall_Array:inst31\|inst5" {  } { { "Stall_Array.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/Stall_Array.bdf" { { 360 1816 1880 408 "inst5" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stall_Array:inst31|inst5 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Stall_Array:inst31\|inst12 " "Info: Destination node Stall_Array:inst31\|inst12" {  } { { "Stall_Array.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/Stall_Array.bdf" { { 752 1752 1816 800 "inst12" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stall_Array:inst31|inst12 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Stall_Array:inst31\|inst21 " "Info: Destination node Stall_Array:inst31\|inst21" {  } { { "Stall_Array.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/Stall_Array.bdf" { { 1592 1360 1424 1640 "inst21" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stall_Array:inst31|inst21 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Stall_Array:inst31\|inst94 " "Info: Destination node Stall_Array:inst31\|inst94" {  } { { "Stall_Array.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/Stall_Array.bdf" { { 1600 2160 2224 1648 "inst94" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stall_Array:inst31|inst94 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/bin/pin_planner.ppl" { aclr } } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 760 -1592 -1424 776 "aclr" "" } { 280 -344 -296 296 "aclr" "" } { 112 504 560 128 "aclr" "" } { 104 1552 1632 120 "aclr" "" } { 312 -1144 -1128 352 "aclr" "" } { 64 -376 -312 80 "aclr" "" } { 24 2496 2560 40 "aclr" "" } { 576 -232 -216 624 "aclr" "" } { 360 48 112 376 "aclr" "" } { 616 648 664 664 "aclr" "" } { 752 -224 -208 808 "aclr" "" } { 992 -224 -208 1048 "aclr" "" } { 912 648 664 968 "aclr" "" } { 816 -768 -680 832 "aclr" "" } { 600 -1288 -1216 616 "aclr" "" } { 400 648 664 448 "aclr" "" } { 416 2640 2656 448 "aclr" "" } { 560 2632 2648 592 "aclr" "" } { 552 1712 1728 592 "aclr" "" } { 408 1712 1728 440 "aclr" "" } { 648 936 1040 664 "aclr" "" } { 288 2904 2952 304 "aclr" "" } { 656 3152 3168 704 "aclr" "" } } } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { aclr } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FALU:inst37\|FINV:inst7\|FINV_altfp_inv_s5h:FINV_altfp_inv_s5h_component\|altshift_taps:man_dffe_2_rtl_2\|shift_taps_d2n:auto_generated\|dffe6  " "Info: Automatically promoted node FALU:inst37\|FINV:inst7\|FINV_altfp_inv_s5h:FINV_altfp_inv_s5h_component\|altshift_taps:man_dffe_2_rtl_2\|shift_taps_d2n:auto_generated\|dffe6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/shift_taps_d2n.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/shift_taps_d2n.tdf" 40 2 0 } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { FALU:inst37|FINV:inst7|FINV_altfp_inv_s5h:FINV_altfp_inv_s5h_component|altshift_taps:man_dffe_2_rtl_2|shift_taps_d2n:auto_generated|dffe6 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FALU:inst37\|FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|altshift_taps:exp_result_dffe_1_rtl_0\|shift_taps_c2n:auto_generated\|dffe6  " "Info: Automatically promoted node FALU:inst37\|FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|altshift_taps:exp_result_dffe_1_rtl_0\|shift_taps_c2n:auto_generated\|dffe6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/shift_taps_c2n.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/shift_taps_c2n.tdf" 40 2 0 } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { FALU:inst37|FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|altshift_taps:exp_result_dffe_1_rtl_0|shift_taps_c2n:auto_generated|dffe6 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FALU:inst37\|FRND:inst1\|FRND_altfp_convert_q7q:FRND_altfp_convert_q7q_component\|altshift_taps:exp_or_reg1_rtl_1\|shift_taps_92n:auto_generated\|dffe4  " "Info: Automatically promoted node FALU:inst37\|FRND:inst1\|FRND_altfp_convert_q7q:FRND_altfp_convert_q7q_component\|altshift_taps:exp_or_reg1_rtl_1\|shift_taps_92n:auto_generated\|dffe4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/shift_taps_92n.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/shift_taps_92n.tdf" 39 2 0 } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { FALU:inst37|FRND:inst1|FRND_altfp_convert_q7q:FRND_altfp_convert_q7q_component|altshift_taps:exp_or_reg1_rtl_1|shift_taps_92n:auto_generated|dffe4 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FALU:inst37\|FINV:inst7\|FINV_altfp_inv_s5h:FINV_altfp_inv_s5h_component\|altshift_taps:exp_dffe1_3_rtl_3\|shift_taps_v0n:auto_generated\|dffe6  " "Info: Automatically promoted node FALU:inst37\|FINV:inst7\|FINV_altfp_inv_s5h:FINV_altfp_inv_s5h_component\|altshift_taps:exp_dffe1_3_rtl_3\|shift_taps_v0n:auto_generated\|dffe6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/shift_taps_v0n.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/shift_taps_v0n.tdf" 40 2 0 } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { FALU:inst37|FINV:inst7|FINV_altfp_inv_s5h:FINV_altfp_inv_s5h_component|altshift_taps:exp_dffe1_3_rtl_3|shift_taps_v0n:auto_generated|dffe6 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Extra Info: Start inferring scan chains for DSP blocks" {  } {  } 1 0 "Start inferring scan chains for DSP blocks" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Extra Info: Inferring scan chains for DSP blocks is complete" {  } {  } 1 0 "Inferring scan chains for DSP blocks is complete" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 DSP block multiplier " "Extra Info: Packed 64 registers into blocks of type DSP block multiplier" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "64 " "Extra Info: Created 64 register duplicates" {  } {  } 1 0 "Created %1!d! register duplicates" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "340 unused 3.3V 1 339 0 " "Info: Number of I/O pins in group: 340 (unused VREF, 3.3V VCCIO, 1 input, 339 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 43 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 51 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  51 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 42 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 42 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 50 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  50 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Info: Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Info: Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register buffer:inst48\|ff:inst2\|lpm_ff:lpm_ff_component\|dffs\[6\] register buffer:inst6\|ff:inst\|lpm_ff:lpm_ff_component\|dffs\[28\] -94.621 ns " "Info: Slack time is -94.621 ns between source register \"buffer:inst48\|ff:inst2\|lpm_ff:lpm_ff_component\|dffs\[6\]\" and destination register \"buffer:inst6\|ff:inst\|lpm_ff:lpm_ff_component\|dffs\[28\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.816 ns + Largest register register " "Info: + Largest register to register requirement is 0.816 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_sel destination 4.313 ns   Shortest register " "Info:   Shortest clock path from clock \"clk_sel\" to destination register is 4.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns clk_sel 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk_sel'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_sel } "NODE_NAME" } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1064 -1600 -1432 1080 "clk_sel" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.153 ns) + CELL(0.272 ns) 2.212 ns mux2x1x1:inst47\|lpm_mux:lpm_mux_component\|mux_nnc:auto_generated\|l1_w0_n0_mux_dataout 2 COMB Unassigned 12 " "Info: 2: + IC(1.153 ns) + CELL(0.272 ns) = 2.212 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'mux2x1x1:inst47\|lpm_mux:lpm_mux_component\|mux_nnc:auto_generated\|l1_w0_n0_mux_dataout'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.425 ns" { clk_sel mux2x1x1:inst47|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout } "NODE_NAME" } } { "db/mux_nnc.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/mux_nnc.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(0.000 ns) 2.998 ns mux2x1x1:inst47\|lpm_mux:lpm_mux_component\|mux_nnc:auto_generated\|l1_w0_n0_mux_dataout~clkctrl 3 COMB Unassigned 2039 " "Info: 3: + IC(0.786 ns) + CELL(0.000 ns) = 2.998 ns; Loc. = Unassigned; Fanout = 2039; COMB Node = 'mux2x1x1:inst47\|lpm_mux:lpm_mux_component\|mux_nnc:auto_generated\|l1_w0_n0_mux_dataout~clkctrl'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.786 ns" { mux2x1x1:inst47|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout mux2x1x1:inst47|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~clkctrl } "NODE_NAME" } } { "db/mux_nnc.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/mux_nnc.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.618 ns) 4.313 ns buffer:inst6\|ff:inst\|lpm_ff:lpm_ff_component\|dffs\[28\] 4 REG Unassigned 1 " "Info: 4: + IC(0.697 ns) + CELL(0.618 ns) = 4.313 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'buffer:inst6\|ff:inst\|lpm_ff:lpm_ff_component\|dffs\[28\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { mux2x1x1:inst47|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~clkctrl buffer:inst6|ff:inst|lpm_ff:lpm_ff_component|dffs[28] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/program files/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 38.88 % ) " "Info: Total cell delay = 1.677 ns ( 38.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.636 ns ( 61.12 % ) " "Info: Total interconnect delay = 2.636 ns ( 61.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1064 -1600 -1432 1080 "clk_sel" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "system_clk destination 6.867 ns   Longest register " "Info:   Longest clock path from clock \"system_clk\" to destination register is 6.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns system_clk 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'system_clk'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { system_clk } "NODE_NAME" } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 744 -1592 -1424 760 "system_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.864 ns) + CELL(0.712 ns) 4.363 ns clk_gen:inst34\|counter32:inst\|lpm_counter:lpm_counter_component\|cntr_u3i:auto_generated\|safe_q\[0\] 2 REG Unassigned 4 " "Info: 2: + IC(2.864 ns) + CELL(0.712 ns) = 4.363 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'clk_gen:inst34\|counter32:inst\|lpm_counter:lpm_counter_component\|cntr_u3i:auto_generated\|safe_q\[0\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "3.576 ns" { system_clk clk_gen:inst34|counter32:inst|lpm_counter:lpm_counter_component|cntr_u3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_u3i.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/cntr_u3i.tdf" 79 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.046 ns) + CELL(0.357 ns) 4.766 ns mux2x1x1:inst47\|lpm_mux:lpm_mux_component\|mux_nnc:auto_generated\|l1_w0_n0_mux_dataout 3 COMB Unassigned 12 " "Info: 3: + IC(0.046 ns) + CELL(0.357 ns) = 4.766 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'mux2x1x1:inst47\|lpm_mux:lpm_mux_component\|mux_nnc:auto_generated\|l1_w0_n0_mux_dataout'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { clk_gen:inst34|counter32:inst|lpm_counter:lpm_counter_component|cntr_u3i:auto_generated|safe_q[0] mux2x1x1:inst47|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout } "NODE_NAME" } } { "db/mux_nnc.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/mux_nnc.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(0.000 ns) 5.552 ns mux2x1x1:inst47\|lpm_mux:lpm_mux_component\|mux_nnc:auto_generated\|l1_w0_n0_mux_dataout~clkctrl 4 COMB Unassigned 2039 " "Info: 4: + IC(0.786 ns) + CELL(0.000 ns) = 5.552 ns; Loc. = Unassigned; Fanout = 2039; COMB Node = 'mux2x1x1:inst47\|lpm_mux:lpm_mux_component\|mux_nnc:auto_generated\|l1_w0_n0_mux_dataout~clkctrl'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.786 ns" { mux2x1x1:inst47|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout mux2x1x1:inst47|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~clkctrl } "NODE_NAME" } } { "db/mux_nnc.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/mux_nnc.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.618 ns) 6.867 ns buffer:inst6\|ff:inst\|lpm_ff:lpm_ff_component\|dffs\[28\] 5 REG Unassigned 1 " "Info: 5: + IC(0.697 ns) + CELL(0.618 ns) = 6.867 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'buffer:inst6\|ff:inst\|lpm_ff:lpm_ff_component\|dffs\[28\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { mux2x1x1:inst47|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~clkctrl buffer:inst6|ff:inst|lpm_ff:lpm_ff_component|dffs[28] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/program files/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.474 ns ( 36.03 % ) " "Info: Total cell delay = 2.474 ns ( 36.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.393 ns ( 63.97 % ) " "Info: Total interconnect delay = 4.393 ns ( 63.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 744 -1592 -1424 760 "system_clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_sel source 4.313 ns   Shortest register " "Info:   Shortest clock path from clock \"clk_sel\" to source register is 4.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns clk_sel 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk_sel'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_sel } "NODE_NAME" } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1064 -1600 -1432 1080 "clk_sel" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.153 ns) + CELL(0.272 ns) 2.212 ns mux2x1x1:inst47\|lpm_mux:lpm_mux_component\|mux_nnc:auto_generated\|l1_w0_n0_mux_dataout 2 COMB Unassigned 12 " "Info: 2: + IC(1.153 ns) + CELL(0.272 ns) = 2.212 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'mux2x1x1:inst47\|lpm_mux:lpm_mux_component\|mux_nnc:auto_generated\|l1_w0_n0_mux_dataout'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.425 ns" { clk_sel mux2x1x1:inst47|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout } "NODE_NAME" } } { "db/mux_nnc.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/mux_nnc.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(0.000 ns) 2.998 ns mux2x1x1:inst47\|lpm_mux:lpm_mux_component\|mux_nnc:auto_generated\|l1_w0_n0_mux_dataout~clkctrl 3 COMB Unassigned 2039 " "Info: 3: + IC(0.786 ns) + CELL(0.000 ns) = 2.998 ns; Loc. = Unassigned; Fanout = 2039; COMB Node = 'mux2x1x1:inst47\|lpm_mux:lpm_mux_component\|mux_nnc:auto_generated\|l1_w0_n0_mux_dataout~clkctrl'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.786 ns" { mux2x1x1:inst47|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout mux2x1x1:inst47|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~clkctrl } "NODE_NAME" } } { "db/mux_nnc.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/mux_nnc.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.618 ns) 4.313 ns buffer:inst48\|ff:inst2\|lpm_ff:lpm_ff_component\|dffs\[6\] 4 REG Unassigned 15 " "Info: 4: + IC(0.697 ns) + CELL(0.618 ns) = 4.313 ns; Loc. = Unassigned; Fanout = 15; REG Node = 'buffer:inst48\|ff:inst2\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { mux2x1x1:inst47|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~clkctrl buffer:inst48|ff:inst2|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/program files/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 38.88 % ) " "Info: Total cell delay = 1.677 ns ( 38.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.636 ns ( 61.12 % ) " "Info: Total interconnect delay = 2.636 ns ( 61.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 1064 -1600 -1432 1080 "clk_sel" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "system_clk source 6.867 ns   Longest register " "Info:   Longest clock path from clock \"system_clk\" to source register is 6.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns system_clk 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'system_clk'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { system_clk } "NODE_NAME" } } { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 744 -1592 -1424 760 "system_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.864 ns) + CELL(0.712 ns) 4.363 ns clk_gen:inst34\|counter32:inst\|lpm_counter:lpm_counter_component\|cntr_u3i:auto_generated\|safe_q\[0\] 2 REG Unassigned 4 " "Info: 2: + IC(2.864 ns) + CELL(0.712 ns) = 4.363 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'clk_gen:inst34\|counter32:inst\|lpm_counter:lpm_counter_component\|cntr_u3i:auto_generated\|safe_q\[0\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "3.576 ns" { system_clk clk_gen:inst34|counter32:inst|lpm_counter:lpm_counter_component|cntr_u3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_u3i.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/cntr_u3i.tdf" 79 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.046 ns) + CELL(0.357 ns) 4.766 ns mux2x1x1:inst47\|lpm_mux:lpm_mux_component\|mux_nnc:auto_generated\|l1_w0_n0_mux_dataout 3 COMB Unassigned 12 " "Info: 3: + IC(0.046 ns) + CELL(0.357 ns) = 4.766 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'mux2x1x1:inst47\|lpm_mux:lpm_mux_component\|mux_nnc:auto_generated\|l1_w0_n0_mux_dataout'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { clk_gen:inst34|counter32:inst|lpm_counter:lpm_counter_component|cntr_u3i:auto_generated|safe_q[0] mux2x1x1:inst47|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout } "NODE_NAME" } } { "db/mux_nnc.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/mux_nnc.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(0.000 ns) 5.552 ns mux2x1x1:inst47\|lpm_mux:lpm_mux_component\|mux_nnc:auto_generated\|l1_w0_n0_mux_dataout~clkctrl 4 COMB Unassigned 2039 " "Info: 4: + IC(0.786 ns) + CELL(0.000 ns) = 5.552 ns; Loc. = Unassigned; Fanout = 2039; COMB Node = 'mux2x1x1:inst47\|lpm_mux:lpm_mux_component\|mux_nnc:auto_generated\|l1_w0_n0_mux_dataout~clkctrl'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.786 ns" { mux2x1x1:inst47|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout mux2x1x1:inst47|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~clkctrl } "NODE_NAME" } } { "db/mux_nnc.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/mux_nnc.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.618 ns) 6.867 ns buffer:inst48\|ff:inst2\|lpm_ff:lpm_ff_component\|dffs\[6\] 5 REG Unassigned 15 " "Info: 5: + IC(0.697 ns) + CELL(0.618 ns) = 6.867 ns; Loc. = Unassigned; Fanout = 15; REG Node = 'buffer:inst48\|ff:inst2\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { mux2x1x1:inst47|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~clkctrl buffer:inst48|ff:inst2|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/program files/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.474 ns ( 36.03 % ) " "Info: Total cell delay = 2.474 ns ( 36.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.393 ns ( 63.97 % ) " "Info: Total interconnect delay = 4.393 ns ( 63.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CAP.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/CAP.bdf" { { 744 -1592 -1424 760 "system_clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns   " "Info:   Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/program files/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns   " "Info:   Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/program files/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "95.437 ns - Longest register register " "Info: - Longest register to register delay is 95.437 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns buffer:inst48\|ff:inst2\|lpm_ff:lpm_ff_component\|dffs\[6\] 1 REG Unassigned 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 15; REG Node = 'buffer:inst48\|ff:inst2\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer:inst48|ff:inst2|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/program files/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.436 ns) 1.193 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~22 2 COMB Unassigned 2 " "Info: 2: + IC(0.757 ns) + CELL(0.436 ns) = 1.193 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~22'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.193 ns" { buffer:inst48|ff:inst2|lpm_ff:lpm_ff_component|dffs[6] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.228 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~26 3 COMB Unassigned 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 1.228 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~26'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.263 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~30 4 COMB Unassigned 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 1.263 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~30'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.165 ns) + CELL(0.035 ns) 1.463 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~34 5 COMB Unassigned 2 " "Info: 5: + IC(0.165 ns) + CELL(0.035 ns) = 1.463 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~34'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.498 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~38 6 COMB Unassigned 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 1.498 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~38'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.533 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~42 7 COMB Unassigned 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 1.533 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~42'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.568 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~46 8 COMB Unassigned 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 1.568 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~46'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~46 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.603 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~50 9 COMB Unassigned 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 1.603 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~50'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.638 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~54 10 COMB Unassigned 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 1.638 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~54'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~54 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.673 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~58 11 COMB Unassigned 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 1.673 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~58'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~58 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.708 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~62 12 COMB Unassigned 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 1.708 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~62'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~62 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.061 ns) + CELL(0.035 ns) 1.804 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~66 13 COMB Unassigned 2 " "Info: 13: + IC(0.061 ns) + CELL(0.035 ns) = 1.804 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~66'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~66 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.839 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~70 14 COMB Unassigned 2 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 1.839 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~70'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~70 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.874 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~74 15 COMB Unassigned 2 " "Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 1.874 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~74'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~74 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.909 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~78 16 COMB Unassigned 2 " "Info: 16: + IC(0.000 ns) + CELL(0.035 ns) = 1.909 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~78'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~78 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.944 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~82 17 COMB Unassigned 2 " "Info: 17: + IC(0.000 ns) + CELL(0.035 ns) = 1.944 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~82'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~82 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.979 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~86 18 COMB Unassigned 2 " "Info: 18: + IC(0.000 ns) + CELL(0.035 ns) = 1.979 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~86'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~86 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.014 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~90 19 COMB Unassigned 2 " "Info: 19: + IC(0.000 ns) + CELL(0.035 ns) = 2.014 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~90'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~90 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.049 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~94 20 COMB Unassigned 2 " "Info: 20: + IC(0.000 ns) + CELL(0.035 ns) = 2.049 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~94'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~94 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.165 ns) + CELL(0.035 ns) 2.249 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~98 21 COMB Unassigned 2 " "Info: 21: + IC(0.165 ns) + CELL(0.035 ns) = 2.249 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~98'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~94 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~98 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.284 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~102 22 COMB Unassigned 2 " "Info: 22: + IC(0.000 ns) + CELL(0.035 ns) = 2.284 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~102'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~98 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~102 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.319 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~106 23 COMB Unassigned 2 " "Info: 23: + IC(0.000 ns) + CELL(0.035 ns) = 2.319 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~106'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~102 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~106 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.354 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~110 24 COMB Unassigned 2 " "Info: 24: + IC(0.000 ns) + CELL(0.035 ns) = 2.354 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~110'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~106 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~110 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.479 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~113 25 COMB Unassigned 5 " "Info: 25: + IC(0.000 ns) + CELL(0.125 ns) = 2.479 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~113'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~110 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~113 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 2.880 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|den_choice\[29\]~92 26 COMB Unassigned 23 " "Info: 26: + IC(0.247 ns) + CELL(0.154 ns) = 2.880 ns; Loc. = Unassigned; Fanout = 23; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|den_choice\[29\]~92'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~113 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|den_choice[29]~92 } "NODE_NAME" } } { "db/sign_div_unsign_39h.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/sign_div_unsign_39h.tdf" 49 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.053 ns) 3.281 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[891\]~32 27 COMB Unassigned 22 " "Info: 27: + IC(0.348 ns) + CELL(0.053 ns) = 3.281 ns; Loc. = Unassigned; Fanout = 22; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[891\]~32'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|den_choice[29]~92 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[891]~32 } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.154 ns) 4.118 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[759\]~33 28 COMB Unassigned 22 " "Info: 28: + IC(0.683 ns) + CELL(0.154 ns) = 4.118 ns; Loc. = Unassigned; Fanout = 22; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[759\]~33'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[891]~32 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[759]~33 } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 4.519 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[627\]~34 29 COMB Unassigned 21 " "Info: 29: + IC(0.247 ns) + CELL(0.154 ns) = 4.519 ns; Loc. = Unassigned; Fanout = 21; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[627\]~34'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[759]~33 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[627]~34 } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.620 ns) + CELL(0.154 ns) 5.293 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[495\]~35 30 COMB Unassigned 32 " "Info: 30: + IC(0.620 ns) + CELL(0.154 ns) = 5.293 ns; Loc. = Unassigned; Fanout = 32; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[495\]~35'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[627]~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[495]~35 } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.620 ns) + CELL(0.154 ns) 6.067 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[363\]~36 31 COMB Unassigned 15 " "Info: 31: + IC(0.620 ns) + CELL(0.154 ns) = 6.067 ns; Loc. = Unassigned; Fanout = 15; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[363\]~36'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[495]~35 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[363]~36 } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 6.468 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[231\]~37 32 COMB Unassigned 10 " "Info: 32: + IC(0.247 ns) + CELL(0.154 ns) = 6.468 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[231\]~37'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[363]~36 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[231]~37 } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.070 ns) + CELL(0.154 ns) 7.692 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[99\]~38 33 COMB Unassigned 6 " "Info: 33: + IC(1.070 ns) + CELL(0.154 ns) = 7.692 ns; Loc. = Unassigned; Fanout = 6; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[99\]~38'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.224 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[231]~37 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[99]~38 } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.272 ns) 8.187 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[33\] 34 COMB Unassigned 11 " "Info: 34: + IC(0.223 ns) + CELL(0.272 ns) = 8.187 ns; Loc. = Unassigned; Fanout = 11; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[33\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[99]~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[33] } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.545 ns) 8.974 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_13~10 35 COMB Unassigned 2 " "Info: 35: + IC(0.242 ns) + CELL(0.545 ns) = 8.974 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_13~10'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.787 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[33] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_13~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.009 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_13~14 36 COMB Unassigned 1 " "Info: 36: + IC(0.000 ns) + CELL(0.035 ns) = 9.009 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_13~14'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_13~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_13~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 9.134 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_13~17 37 COMB Unassigned 1 " "Info: 37: + IC(0.000 ns) + CELL(0.125 ns) = 9.134 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_13~17'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_13~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_13~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.272 ns) 9.629 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[66\] 38 COMB Unassigned 12 " "Info: 38: + IC(0.223 ns) + CELL(0.272 ns) = 9.629 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[66\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_13~17 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[66] } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.545 ns) 10.501 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_24~10 39 COMB Unassigned 2 " "Info: 39: + IC(0.327 ns) + CELL(0.545 ns) = 10.501 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_24~10'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[66] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_24~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.536 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_24~14 40 COMB Unassigned 2 " "Info: 40: + IC(0.000 ns) + CELL(0.035 ns) = 10.536 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_24~14'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_24~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_24~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.571 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_24~18 41 COMB Unassigned 1 " "Info: 41: + IC(0.000 ns) + CELL(0.035 ns) = 10.571 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_24~18'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_24~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_24~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 10.696 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_24~21 42 COMB Unassigned 3 " "Info: 42: + IC(0.000 ns) + CELL(0.125 ns) = 10.696 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_24~21'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_24~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_24~21 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 11.097 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[99\] 43 COMB Unassigned 9 " "Info: 43: + IC(0.044 ns) + CELL(0.357 ns) = 11.097 ns; Loc. = Unassigned; Fanout = 9; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[99\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_24~21 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[99] } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.421 ns) + CELL(0.545 ns) 12.063 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_27~10 44 COMB Unassigned 2 " "Info: 44: + IC(0.421 ns) + CELL(0.545 ns) = 12.063 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_27~10'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[99] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_27~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.098 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_27~14 45 COMB Unassigned 2 " "Info: 45: + IC(0.000 ns) + CELL(0.035 ns) = 12.098 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_27~14'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_27~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_27~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.133 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_27~18 46 COMB Unassigned 2 " "Info: 46: + IC(0.000 ns) + CELL(0.035 ns) = 12.133 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_27~18'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_27~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_27~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.168 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_27~22 47 COMB Unassigned 1 " "Info: 47: + IC(0.000 ns) + CELL(0.035 ns) = 12.168 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_27~22'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_27~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_27~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 12.293 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_27~25 48 COMB Unassigned 5 " "Info: 48: + IC(0.000 ns) + CELL(0.125 ns) = 12.293 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_27~25'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_27~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_27~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.357 ns) 13.045 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[132\] 49 COMB Unassigned 8 " "Info: 49: + IC(0.395 ns) + CELL(0.357 ns) = 13.045 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[132\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.752 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_27~25 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[132] } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.545 ns) 13.917 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_28~10 50 COMB Unassigned 2 " "Info: 50: + IC(0.327 ns) + CELL(0.545 ns) = 13.917 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_28~10'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[132] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_28~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 13.952 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_28~14 51 COMB Unassigned 2 " "Info: 51: + IC(0.000 ns) + CELL(0.035 ns) = 13.952 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_28~14'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_28~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_28~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 13.987 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_28~18 52 COMB Unassigned 2 " "Info: 52: + IC(0.000 ns) + CELL(0.035 ns) = 13.987 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_28~18'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_28~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_28~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 14.022 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_28~22 53 COMB Unassigned 2 " "Info: 53: + IC(0.000 ns) + CELL(0.035 ns) = 14.022 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_28~22'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_28~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_28~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 14.057 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_28~26 54 COMB Unassigned 1 " "Info: 54: + IC(0.000 ns) + CELL(0.035 ns) = 14.057 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_28~26'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_28~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_28~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 14.182 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_28~29 55 COMB Unassigned 5 " "Info: 55: + IC(0.000 ns) + CELL(0.125 ns) = 14.182 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_28~29'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_28~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_28~29 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.502 ns) + CELL(0.272 ns) 14.956 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[165\] 56 COMB Unassigned 9 " "Info: 56: + IC(0.502 ns) + CELL(0.272 ns) = 14.956 ns; Loc. = Unassigned; Fanout = 9; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[165\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_28~29 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[165] } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.545 ns) 15.828 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_29~10 57 COMB Unassigned 2 " "Info: 57: + IC(0.327 ns) + CELL(0.545 ns) = 15.828 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_29~10'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[165] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_29~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 15.863 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_29~14 58 COMB Unassigned 2 " "Info: 58: + IC(0.000 ns) + CELL(0.035 ns) = 15.863 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_29~14'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_29~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_29~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 15.898 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_29~18 59 COMB Unassigned 2 " "Info: 59: + IC(0.000 ns) + CELL(0.035 ns) = 15.898 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_29~18'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_29~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_29~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 15.933 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_29~22 60 COMB Unassigned 2 " "Info: 60: + IC(0.000 ns) + CELL(0.035 ns) = 15.933 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_29~22'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_29~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_29~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 15.968 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_29~26 61 COMB Unassigned 2 " "Info: 61: + IC(0.000 ns) + CELL(0.035 ns) = 15.968 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_29~26'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_29~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_29~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 16.003 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_29~30 62 COMB Unassigned 1 " "Info: 62: + IC(0.000 ns) + CELL(0.035 ns) = 16.003 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_29~30'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_29~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_29~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 16.128 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_29~33 63 COMB Unassigned 6 " "Info: 63: + IC(0.000 ns) + CELL(0.125 ns) = 16.128 ns; Loc. = Unassigned; Fanout = 6; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_29~33'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_29~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_29~33 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.138 ns) + CELL(0.357 ns) 16.623 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[198\] 64 COMB Unassigned 9 " "Info: 64: + IC(0.138 ns) + CELL(0.357 ns) = 16.623 ns; Loc. = Unassigned; Fanout = 9; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[198\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_29~33 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[198] } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.545 ns) 17.495 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_30~10 65 COMB Unassigned 2 " "Info: 65: + IC(0.327 ns) + CELL(0.545 ns) = 17.495 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_30~10'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[198] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_30~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 17.530 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_30~14 66 COMB Unassigned 2 " "Info: 66: + IC(0.000 ns) + CELL(0.035 ns) = 17.530 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_30~14'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_30~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_30~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 17.565 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_30~18 67 COMB Unassigned 2 " "Info: 67: + IC(0.000 ns) + CELL(0.035 ns) = 17.565 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_30~18'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_30~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_30~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 17.600 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_30~22 68 COMB Unassigned 2 " "Info: 68: + IC(0.000 ns) + CELL(0.035 ns) = 17.600 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_30~22'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_30~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_30~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 17.635 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_30~26 69 COMB Unassigned 2 " "Info: 69: + IC(0.000 ns) + CELL(0.035 ns) = 17.635 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_30~26'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_30~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_30~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 17.670 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_30~30 70 COMB Unassigned 2 " "Info: 70: + IC(0.000 ns) + CELL(0.035 ns) = 17.670 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_30~30'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_30~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_30~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 17.705 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_30~34 71 COMB Unassigned 1 " "Info: 71: + IC(0.000 ns) + CELL(0.035 ns) = 17.705 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_30~34'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_30~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_30~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 17.830 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_30~37 72 COMB Unassigned 7 " "Info: 72: + IC(0.000 ns) + CELL(0.125 ns) = 17.830 ns; Loc. = Unassigned; Fanout = 7; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_30~37'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_30~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_30~37 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.138 ns) + CELL(0.357 ns) 18.325 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[231\] 73 COMB Unassigned 9 " "Info: 73: + IC(0.138 ns) + CELL(0.357 ns) = 18.325 ns; Loc. = Unassigned; Fanout = 9; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[231\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_30~37 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[231] } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.545 ns) 19.197 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_31~10 74 COMB Unassigned 2 " "Info: 74: + IC(0.327 ns) + CELL(0.545 ns) = 19.197 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_31~10'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[231] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 19.232 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_31~14 75 COMB Unassigned 2 " "Info: 75: + IC(0.000 ns) + CELL(0.035 ns) = 19.232 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_31~14'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 19.267 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_31~18 76 COMB Unassigned 2 " "Info: 76: + IC(0.000 ns) + CELL(0.035 ns) = 19.267 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_31~18'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 19.302 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_31~22 77 COMB Unassigned 2 " "Info: 77: + IC(0.000 ns) + CELL(0.035 ns) = 19.302 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_31~22'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 19.337 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_31~26 78 COMB Unassigned 2 " "Info: 78: + IC(0.000 ns) + CELL(0.035 ns) = 19.337 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_31~26'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 19.372 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_31~30 79 COMB Unassigned 2 " "Info: 79: + IC(0.000 ns) + CELL(0.035 ns) = 19.372 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_31~30'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 19.407 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_31~34 80 COMB Unassigned 2 " "Info: 80: + IC(0.000 ns) + CELL(0.035 ns) = 19.407 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_31~34'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 19.442 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_31~38 81 COMB Unassigned 1 " "Info: 81: + IC(0.000 ns) + CELL(0.035 ns) = 19.442 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_31~38'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 19.567 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_31~41 82 COMB Unassigned 8 " "Info: 82: + IC(0.000 ns) + CELL(0.125 ns) = 19.567 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_31~41'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~41 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.357 ns) 20.300 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[264\] 83 COMB Unassigned 9 " "Info: 83: + IC(0.376 ns) + CELL(0.357 ns) = 20.300 ns; Loc. = Unassigned; Fanout = 9; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[264\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.733 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~41 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[264] } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.421 ns) + CELL(0.545 ns) 21.266 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_32~10 84 COMB Unassigned 2 " "Info: 84: + IC(0.421 ns) + CELL(0.545 ns) = 21.266 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_32~10'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[264] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 21.301 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_32~14 85 COMB Unassigned 2 " "Info: 85: + IC(0.000 ns) + CELL(0.035 ns) = 21.301 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_32~14'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 21.336 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_32~18 86 COMB Unassigned 2 " "Info: 86: + IC(0.000 ns) + CELL(0.035 ns) = 21.336 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_32~18'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 21.371 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_32~22 87 COMB Unassigned 2 " "Info: 87: + IC(0.000 ns) + CELL(0.035 ns) = 21.371 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_32~22'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 21.406 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_32~26 88 COMB Unassigned 2 " "Info: 88: + IC(0.000 ns) + CELL(0.035 ns) = 21.406 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_32~26'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 21.441 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_32~30 89 COMB Unassigned 2 " "Info: 89: + IC(0.000 ns) + CELL(0.035 ns) = 21.441 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_32~30'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 21.476 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_32~34 90 COMB Unassigned 2 " "Info: 90: + IC(0.000 ns) + CELL(0.035 ns) = 21.476 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_32~34'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 21.511 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_32~38 91 COMB Unassigned 2 " "Info: 91: + IC(0.000 ns) + CELL(0.035 ns) = 21.511 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_32~38'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 21.546 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_32~42 92 COMB Unassigned 1 " "Info: 92: + IC(0.000 ns) + CELL(0.035 ns) = 21.546 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_32~42'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 21.671 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_32~45 93 COMB Unassigned 9 " "Info: 93: + IC(0.000 ns) + CELL(0.125 ns) = 21.671 ns; Loc. = Unassigned; Fanout = 9; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_32~45'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~45 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.138 ns) + CELL(0.357 ns) 22.166 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[297\] 94 COMB Unassigned 9 " "Info: 94: + IC(0.138 ns) + CELL(0.357 ns) = 22.166 ns; Loc. = Unassigned; Fanout = 9; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[297\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~45 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[297] } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.202 ns) + CELL(0.545 ns) 23.913 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_3~10 95 COMB Unassigned 2 " "Info: 95: + IC(1.202 ns) + CELL(0.545 ns) = 23.913 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_3~10'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.747 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[297] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 23.948 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_3~14 96 COMB Unassigned 2 " "Info: 96: + IC(0.000 ns) + CELL(0.035 ns) = 23.948 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_3~14'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 23.983 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_3~18 97 COMB Unassigned 2 " "Info: 97: + IC(0.000 ns) + CELL(0.035 ns) = 23.983 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_3~18'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 24.018 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_3~22 98 COMB Unassigned 2 " "Info: 98: + IC(0.000 ns) + CELL(0.035 ns) = 24.018 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_3~22'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 24.053 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_3~26 99 COMB Unassigned 2 " "Info: 99: + IC(0.000 ns) + CELL(0.035 ns) = 24.053 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_3~26'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 24.088 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_3~30 100 COMB Unassigned 2 " "Info: 100: + IC(0.000 ns) + CELL(0.035 ns) = 24.088 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_3~30'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 24.123 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_3~34 101 COMB Unassigned 2 " "Info: 101: + IC(0.000 ns) + CELL(0.035 ns) = 24.123 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_3~34'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 24.158 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_3~38 102 COMB Unassigned 2 " "Info: 102: + IC(0.000 ns) + CELL(0.035 ns) = 24.158 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_3~38'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.035 ns) 24.325 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_3~42 103 COMB Unassigned 2 " "Info: 103: + IC(0.132 ns) + CELL(0.035 ns) = 24.325 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_3~42'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.167 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 24.360 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_3~46 104 COMB Unassigned 1 " "Info: 104: + IC(0.000 ns) + CELL(0.035 ns) = 24.360 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_3~46'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~46 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 24.485 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_3~49 105 COMB Unassigned 10 " "Info: 105: + IC(0.000 ns) + CELL(0.125 ns) = 24.485 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_3~49'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~49 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.417 ns) + CELL(0.357 ns) 25.259 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[330\] 106 COMB Unassigned 9 " "Info: 106: + IC(0.417 ns) + CELL(0.357 ns) = 25.259 ns; Loc. = Unassigned; Fanout = 9; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[330\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~49 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[330] } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.545 ns) 26.531 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_4~10 107 COMB Unassigned 2 " "Info: 107: + IC(0.727 ns) + CELL(0.545 ns) = 26.531 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_4~10'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[330] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 26.566 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_4~14 108 COMB Unassigned 2 " "Info: 108: + IC(0.000 ns) + CELL(0.035 ns) = 26.566 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_4~14'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 26.601 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_4~18 109 COMB Unassigned 2 " "Info: 109: + IC(0.000 ns) + CELL(0.035 ns) = 26.601 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_4~18'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 26.636 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_4~22 110 COMB Unassigned 2 " "Info: 110: + IC(0.000 ns) + CELL(0.035 ns) = 26.636 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_4~22'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 26.671 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_4~26 111 COMB Unassigned 2 " "Info: 111: + IC(0.000 ns) + CELL(0.035 ns) = 26.671 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_4~26'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 26.706 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_4~30 112 COMB Unassigned 2 " "Info: 112: + IC(0.000 ns) + CELL(0.035 ns) = 26.706 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_4~30'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 26.741 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_4~34 113 COMB Unassigned 2 " "Info: 113: + IC(0.000 ns) + CELL(0.035 ns) = 26.741 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_4~34'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 26.776 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_4~38 114 COMB Unassigned 2 " "Info: 114: + IC(0.000 ns) + CELL(0.035 ns) = 26.776 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_4~38'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.165 ns) + CELL(0.035 ns) 26.976 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_4~42 115 COMB Unassigned 2 " "Info: 115: + IC(0.165 ns) + CELL(0.035 ns) = 26.976 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_4~42'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 27.011 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_4~46 116 COMB Unassigned 2 " "Info: 116: + IC(0.000 ns) + CELL(0.035 ns) = 27.011 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_4~46'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~46 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 27.046 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_4~50 117 COMB Unassigned 1 " "Info: 117: + IC(0.000 ns) + CELL(0.035 ns) = 27.046 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_4~50'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 27.171 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_4~53 118 COMB Unassigned 11 " "Info: 118: + IC(0.000 ns) + CELL(0.125 ns) = 27.171 ns; Loc. = Unassigned; Fanout = 11; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_4~53'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~53 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.417 ns) + CELL(0.357 ns) 27.945 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[363\] 119 COMB Unassigned 9 " "Info: 119: + IC(0.417 ns) + CELL(0.357 ns) = 27.945 ns; Loc. = Unassigned; Fanout = 9; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[363\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~53 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[363] } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.421 ns) + CELL(0.545 ns) 28.911 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_5~10 120 COMB Unassigned 2 " "Info: 120: + IC(0.421 ns) + CELL(0.545 ns) = 28.911 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_5~10'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[363] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 28.946 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_5~14 121 COMB Unassigned 2 " "Info: 121: + IC(0.000 ns) + CELL(0.035 ns) = 28.946 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_5~14'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 28.981 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_5~18 122 COMB Unassigned 2 " "Info: 122: + IC(0.000 ns) + CELL(0.035 ns) = 28.981 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_5~18'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 29.016 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_5~22 123 COMB Unassigned 2 " "Info: 123: + IC(0.000 ns) + CELL(0.035 ns) = 29.016 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_5~22'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 29.051 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_5~26 124 COMB Unassigned 2 " "Info: 124: + IC(0.000 ns) + CELL(0.035 ns) = 29.051 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_5~26'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 29.086 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_5~30 125 COMB Unassigned 2 " "Info: 125: + IC(0.000 ns) + CELL(0.035 ns) = 29.086 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_5~30'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 29.121 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_5~34 126 COMB Unassigned 2 " "Info: 126: + IC(0.000 ns) + CELL(0.035 ns) = 29.121 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_5~34'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 29.156 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_5~38 127 COMB Unassigned 2 " "Info: 127: + IC(0.000 ns) + CELL(0.035 ns) = 29.156 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_5~38'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.035 ns) 29.323 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_5~42 128 COMB Unassigned 2 " "Info: 128: + IC(0.132 ns) + CELL(0.035 ns) = 29.323 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_5~42'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.167 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 29.358 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_5~46 129 COMB Unassigned 2 " "Info: 129: + IC(0.000 ns) + CELL(0.035 ns) = 29.358 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_5~46'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~46 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 29.393 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_5~50 130 COMB Unassigned 2 " "Info: 130: + IC(0.000 ns) + CELL(0.035 ns) = 29.393 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_5~50'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 29.428 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_5~54 131 COMB Unassigned 1 " "Info: 131: + IC(0.000 ns) + CELL(0.035 ns) = 29.428 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_5~54'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~54 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 29.553 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_5~57 132 COMB Unassigned 12 " "Info: 132: + IC(0.000 ns) + CELL(0.125 ns) = 29.553 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_5~57'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~57 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.417 ns) + CELL(0.357 ns) 30.327 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[396\] 133 COMB Unassigned 9 " "Info: 133: + IC(0.417 ns) + CELL(0.357 ns) = 30.327 ns; Loc. = Unassigned; Fanout = 9; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[396\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~57 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[396] } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.545 ns) 31.551 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_6~10 134 COMB Unassigned 2 " "Info: 134: + IC(0.679 ns) + CELL(0.545 ns) = 31.551 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_6~10'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.224 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[396] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 31.586 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_6~14 135 COMB Unassigned 2 " "Info: 135: + IC(0.000 ns) + CELL(0.035 ns) = 31.586 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_6~14'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 31.621 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_6~18 136 COMB Unassigned 2 " "Info: 136: + IC(0.000 ns) + CELL(0.035 ns) = 31.621 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_6~18'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 31.656 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_6~22 137 COMB Unassigned 2 " "Info: 137: + IC(0.000 ns) + CELL(0.035 ns) = 31.656 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_6~22'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 31.691 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_6~26 138 COMB Unassigned 2 " "Info: 138: + IC(0.000 ns) + CELL(0.035 ns) = 31.691 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_6~26'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 31.726 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_6~30 139 COMB Unassigned 2 " "Info: 139: + IC(0.000 ns) + CELL(0.035 ns) = 31.726 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_6~30'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 31.761 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_6~34 140 COMB Unassigned 2 " "Info: 140: + IC(0.000 ns) + CELL(0.035 ns) = 31.761 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_6~34'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 31.796 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_6~38 141 COMB Unassigned 2 " "Info: 141: + IC(0.000 ns) + CELL(0.035 ns) = 31.796 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_6~38'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.165 ns) + CELL(0.035 ns) 31.996 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_6~42 142 COMB Unassigned 2 " "Info: 142: + IC(0.165 ns) + CELL(0.035 ns) = 31.996 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_6~42'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 32.031 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_6~46 143 COMB Unassigned 2 " "Info: 143: + IC(0.000 ns) + CELL(0.035 ns) = 32.031 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_6~46'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~46 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 32.066 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_6~50 144 COMB Unassigned 2 " "Info: 144: + IC(0.000 ns) + CELL(0.035 ns) = 32.066 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_6~50'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 32.101 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_6~54 145 COMB Unassigned 2 " "Info: 145: + IC(0.000 ns) + CELL(0.035 ns) = 32.101 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_6~54'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~54 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 32.136 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_6~58 146 COMB Unassigned 1 " "Info: 146: + IC(0.000 ns) + CELL(0.035 ns) = 32.136 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_6~58'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~58 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 32.261 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_6~61 147 COMB Unassigned 13 " "Info: 147: + IC(0.000 ns) + CELL(0.125 ns) = 32.261 ns; Loc. = Unassigned; Fanout = 13; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_6~61'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~61 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.417 ns) + CELL(0.357 ns) 33.035 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[429\] 148 COMB Unassigned 9 " "Info: 148: + IC(0.417 ns) + CELL(0.357 ns) = 33.035 ns; Loc. = Unassigned; Fanout = 9; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[429\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~61 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[429] } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.545 ns) 34.735 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_7~10 149 COMB Unassigned 2 " "Info: 149: + IC(1.155 ns) + CELL(0.545 ns) = 34.735 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_7~10'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[429] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 34.770 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_7~14 150 COMB Unassigned 2 " "Info: 150: + IC(0.000 ns) + CELL(0.035 ns) = 34.770 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_7~14'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 34.805 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_7~18 151 COMB Unassigned 2 " "Info: 151: + IC(0.000 ns) + CELL(0.035 ns) = 34.805 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_7~18'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 34.840 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_7~22 152 COMB Unassigned 2 " "Info: 152: + IC(0.000 ns) + CELL(0.035 ns) = 34.840 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_7~22'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 34.875 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_7~26 153 COMB Unassigned 2 " "Info: 153: + IC(0.000 ns) + CELL(0.035 ns) = 34.875 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_7~26'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 34.910 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_7~30 154 COMB Unassigned 2 " "Info: 154: + IC(0.000 ns) + CELL(0.035 ns) = 34.910 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_7~30'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.035 ns) 35.077 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_7~34 155 COMB Unassigned 2 " "Info: 155: + IC(0.132 ns) + CELL(0.035 ns) = 35.077 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_7~34'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.167 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 35.112 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_7~38 156 COMB Unassigned 2 " "Info: 156: + IC(0.000 ns) + CELL(0.035 ns) = 35.112 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_7~38'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 35.147 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_7~42 157 COMB Unassigned 2 " "Info: 157: + IC(0.000 ns) + CELL(0.035 ns) = 35.147 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_7~42'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 35.182 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_7~46 158 COMB Unassigned 2 " "Info: 158: + IC(0.000 ns) + CELL(0.035 ns) = 35.182 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_7~46'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~46 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 35.217 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_7~50 159 COMB Unassigned 2 " "Info: 159: + IC(0.000 ns) + CELL(0.035 ns) = 35.217 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_7~50'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 35.252 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_7~54 160 COMB Unassigned 2 " "Info: 160: + IC(0.000 ns) + CELL(0.035 ns) = 35.252 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_7~54'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~54 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 35.287 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_7~58 161 COMB Unassigned 2 " "Info: 161: + IC(0.000 ns) + CELL(0.035 ns) = 35.287 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_7~58'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~58 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 35.322 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_7~62 162 COMB Unassigned 1 " "Info: 162: + IC(0.000 ns) + CELL(0.035 ns) = 35.322 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_7~62'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~62 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.088 ns) + CELL(0.125 ns) 35.535 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_7~65 163 COMB Unassigned 14 " "Info: 163: + IC(0.088 ns) + CELL(0.125 ns) = 35.535 ns; Loc. = Unassigned; Fanout = 14; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_7~65'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.213 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~65 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.154 ns) 36.739 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|StageOut\[451\]~1158 164 COMB Unassigned 3 " "Info: 164: + IC(1.050 ns) + CELL(0.154 ns) = 36.739 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|StageOut\[451\]~1158'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.204 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~65 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|StageOut[451]~1158 } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 202 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.703 ns) + CELL(0.350 ns) 37.792 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_8~22 165 COMB Unassigned 2 " "Info: 165: + IC(0.703 ns) + CELL(0.350 ns) = 37.792 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_8~22'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.053 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|StageOut[451]~1158 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 37.827 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_8~26 166 COMB Unassigned 2 " "Info: 166: + IC(0.000 ns) + CELL(0.035 ns) = 37.827 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_8~26'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 37.862 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_8~30 167 COMB Unassigned 2 " "Info: 167: + IC(0.000 ns) + CELL(0.035 ns) = 37.862 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_8~30'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 37.897 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_8~34 168 COMB Unassigned 2 " "Info: 168: + IC(0.000 ns) + CELL(0.035 ns) = 37.897 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_8~34'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 37.932 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_8~38 169 COMB Unassigned 2 " "Info: 169: + IC(0.000 ns) + CELL(0.035 ns) = 37.932 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_8~38'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.165 ns) + CELL(0.035 ns) 38.132 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_8~42 170 COMB Unassigned 2 " "Info: 170: + IC(0.165 ns) + CELL(0.035 ns) = 38.132 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_8~42'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 38.167 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_8~46 171 COMB Unassigned 2 " "Info: 171: + IC(0.000 ns) + CELL(0.035 ns) = 38.167 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_8~46'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~46 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 38.202 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_8~50 172 COMB Unassigned 2 " "Info: 172: + IC(0.000 ns) + CELL(0.035 ns) = 38.202 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_8~50'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 38.237 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_8~54 173 COMB Unassigned 2 " "Info: 173: + IC(0.000 ns) + CELL(0.035 ns) = 38.237 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_8~54'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~54 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 38.272 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_8~58 174 COMB Unassigned 2 " "Info: 174: + IC(0.000 ns) + CELL(0.035 ns) = 38.272 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_8~58'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~58 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 38.307 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_8~62 175 COMB Unassigned 2 " "Info: 175: + IC(0.000 ns) + CELL(0.035 ns) = 38.307 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_8~62'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~62 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 38.342 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_8~66 176 COMB Unassigned 1 " "Info: 176: + IC(0.000 ns) + CELL(0.035 ns) = 38.342 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_8~66'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~66 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 38.467 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_8~69 177 COMB Unassigned 15 " "Info: 177: + IC(0.000 ns) + CELL(0.125 ns) = 38.467 ns; Loc. = Unassigned; Fanout = 15; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_8~69'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~69 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.417 ns) + CELL(0.357 ns) 39.241 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[495\] 178 COMB Unassigned 9 " "Info: 178: + IC(0.417 ns) + CELL(0.357 ns) = 39.241 ns; Loc. = Unassigned; Fanout = 9; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[495\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~69 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[495] } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.545 ns) 40.464 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~10 179 COMB Unassigned 2 " "Info: 179: + IC(0.678 ns) + CELL(0.545 ns) = 40.464 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~10'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[495] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 40.499 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~14 180 COMB Unassigned 2 " "Info: 180: + IC(0.000 ns) + CELL(0.035 ns) = 40.499 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~14'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 40.534 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~18 181 COMB Unassigned 2 " "Info: 181: + IC(0.000 ns) + CELL(0.035 ns) = 40.534 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~18'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 40.569 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~22 182 COMB Unassigned 2 " "Info: 182: + IC(0.000 ns) + CELL(0.035 ns) = 40.569 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~22'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 40.604 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~26 183 COMB Unassigned 2 " "Info: 183: + IC(0.000 ns) + CELL(0.035 ns) = 40.604 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~26'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 40.639 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~30 184 COMB Unassigned 2 " "Info: 184: + IC(0.000 ns) + CELL(0.035 ns) = 40.639 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~30'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 40.674 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~34 185 COMB Unassigned 2 " "Info: 185: + IC(0.000 ns) + CELL(0.035 ns) = 40.674 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~34'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 40.709 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~38 186 COMB Unassigned 2 " "Info: 186: + IC(0.000 ns) + CELL(0.035 ns) = 40.709 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~38'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.165 ns) + CELL(0.035 ns) 40.909 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~42 187 COMB Unassigned 2 " "Info: 187: + IC(0.165 ns) + CELL(0.035 ns) = 40.909 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~42'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 40.944 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~46 188 COMB Unassigned 2 " "Info: 188: + IC(0.000 ns) + CELL(0.035 ns) = 40.944 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~46'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~46 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 40.979 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~50 189 COMB Unassigned 2 " "Info: 189: + IC(0.000 ns) + CELL(0.035 ns) = 40.979 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~50'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 41.014 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~54 190 COMB Unassigned 2 " "Info: 190: + IC(0.000 ns) + CELL(0.035 ns) = 41.014 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~54'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~54 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 41.049 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~58 191 COMB Unassigned 2 " "Info: 191: + IC(0.000 ns) + CELL(0.035 ns) = 41.049 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~58'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~58 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 41.084 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~62 192 COMB Unassigned 2 " "Info: 192: + IC(0.000 ns) + CELL(0.035 ns) = 41.084 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~62'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~62 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 41.119 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~66 193 COMB Unassigned 2 " "Info: 193: + IC(0.000 ns) + CELL(0.035 ns) = 41.119 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~66'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~66 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 41.154 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~70 194 COMB Unassigned 1 " "Info: 194: + IC(0.000 ns) + CELL(0.035 ns) = 41.154 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~70'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~70 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.061 ns) + CELL(0.125 ns) 41.340 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~73 195 COMB Unassigned 16 " "Info: 195: + IC(0.061 ns) + CELL(0.125 ns) = 41.340 ns; Loc. = Unassigned; Fanout = 16; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~73'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.186 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~73 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.480 ns) + CELL(0.272 ns) 42.092 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[528\] 196 COMB Unassigned 9 " "Info: 196: + IC(0.480 ns) + CELL(0.272 ns) = 42.092 ns; Loc. = Unassigned; Fanout = 9; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[528\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.752 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~73 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[528] } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.545 ns) 43.565 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~10 197 COMB Unassigned 2 " "Info: 197: + IC(0.928 ns) + CELL(0.545 ns) = 43.565 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~10'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[528] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 43.600 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~14 198 COMB Unassigned 2 " "Info: 198: + IC(0.000 ns) + CELL(0.035 ns) = 43.600 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~14'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 43.635 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~18 199 COMB Unassigned 2 " "Info: 199: + IC(0.000 ns) + CELL(0.035 ns) = 43.635 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~18'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 43.670 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~22 200 COMB Unassigned 2 " "Info: 200: + IC(0.000 ns) + CELL(0.035 ns) = 43.670 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~22'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 43.705 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~26 201 COMB Unassigned 2 " "Info: 201: + IC(0.000 ns) + CELL(0.035 ns) = 43.705 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~26'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 43.740 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~30 202 COMB Unassigned 2 " "Info: 202: + IC(0.000 ns) + CELL(0.035 ns) = 43.740 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~30'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 43.775 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~34 203 COMB Unassigned 2 " "Info: 203: + IC(0.000 ns) + CELL(0.035 ns) = 43.775 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~34'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 43.810 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~38 204 COMB Unassigned 2 " "Info: 204: + IC(0.000 ns) + CELL(0.035 ns) = 43.810 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~38'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.035 ns) 43.977 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~42 205 COMB Unassigned 2 " "Info: 205: + IC(0.132 ns) + CELL(0.035 ns) = 43.977 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~42'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.167 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 44.012 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~46 206 COMB Unassigned 2 " "Info: 206: + IC(0.000 ns) + CELL(0.035 ns) = 44.012 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~46'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~46 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 44.047 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~50 207 COMB Unassigned 2 " "Info: 207: + IC(0.000 ns) + CELL(0.035 ns) = 44.047 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~50'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 44.082 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~54 208 COMB Unassigned 2 " "Info: 208: + IC(0.000 ns) + CELL(0.035 ns) = 44.082 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~54'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~54 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 44.117 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~58 209 COMB Unassigned 2 " "Info: 209: + IC(0.000 ns) + CELL(0.035 ns) = 44.117 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~58'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~58 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 44.152 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~62 210 COMB Unassigned 2 " "Info: 210: + IC(0.000 ns) + CELL(0.035 ns) = 44.152 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~62'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~62 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 44.187 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~66 211 COMB Unassigned 2 " "Info: 211: + IC(0.000 ns) + CELL(0.035 ns) = 44.187 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~66'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~66 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 44.222 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~70 212 COMB Unassigned 2 " "Info: 212: + IC(0.000 ns) + CELL(0.035 ns) = 44.222 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~70'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~70 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.088 ns) + CELL(0.035 ns) 44.345 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~74 213 COMB Unassigned 1 " "Info: 213: + IC(0.088 ns) + CELL(0.035 ns) = 44.345 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~74'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~74 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 44.470 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~77 214 COMB Unassigned 17 " "Info: 214: + IC(0.000 ns) + CELL(0.125 ns) = 44.470 ns; Loc. = Unassigned; Fanout = 17; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~77'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~77 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.701 ns) + CELL(0.272 ns) 45.443 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|StageOut\[548\]~1205 215 COMB Unassigned 3 " "Info: 215: + IC(0.701 ns) + CELL(0.272 ns) = 45.443 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|StageOut\[548\]~1205'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~77 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|StageOut[548]~1205 } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 202 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.350 ns) 46.274 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_11~26 216 COMB Unassigned 2 " "Info: 216: + IC(0.481 ns) + CELL(0.350 ns) = 46.274 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_11~26'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.831 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|StageOut[548]~1205 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 46.309 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_11~30 217 COMB Unassigned 2 " "Info: 217: + IC(0.000 ns) + CELL(0.035 ns) = 46.309 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_11~30'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 46.344 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_11~34 218 COMB Unassigned 2 " "Info: 218: + IC(0.000 ns) + CELL(0.035 ns) = 46.344 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_11~34'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 46.379 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_11~38 219 COMB Unassigned 2 " "Info: 219: + IC(0.000 ns) + CELL(0.035 ns) = 46.379 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_11~38'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.165 ns) + CELL(0.035 ns) 46.579 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_11~42 220 COMB Unassigned 2 " "Info: 220: + IC(0.165 ns) + CELL(0.035 ns) = 46.579 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_11~42'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 46.614 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_11~46 221 COMB Unassigned 2 " "Info: 221: + IC(0.000 ns) + CELL(0.035 ns) = 46.614 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_11~46'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~46 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 46.649 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_11~50 222 COMB Unassigned 2 " "Info: 222: + IC(0.000 ns) + CELL(0.035 ns) = 46.649 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_11~50'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 46.684 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_11~54 223 COMB Unassigned 2 " "Info: 223: + IC(0.000 ns) + CELL(0.035 ns) = 46.684 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_11~54'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~54 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 46.719 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_11~58 224 COMB Unassigned 2 " "Info: 224: + IC(0.000 ns) + CELL(0.035 ns) = 46.719 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_11~58'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~58 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 46.754 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_11~62 225 COMB Unassigned 2 " "Info: 225: + IC(0.000 ns) + CELL(0.035 ns) = 46.754 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_11~62'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~62 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 46.789 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_11~66 226 COMB Unassigned 2 " "Info: 226: + IC(0.000 ns) + CELL(0.035 ns) = 46.789 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_11~66'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~66 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 46.824 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_11~70 227 COMB Unassigned 2 " "Info: 227: + IC(0.000 ns) + CELL(0.035 ns) = 46.824 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_11~70'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~70 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.061 ns) + CELL(0.035 ns) 46.920 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_11~74 228 COMB Unassigned 2 " "Info: 228: + IC(0.061 ns) + CELL(0.035 ns) = 46.920 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_11~74'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~74 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 46.955 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_11~78 229 COMB Unassigned 1 " "Info: 229: + IC(0.000 ns) + CELL(0.035 ns) = 46.955 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_11~78'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~78 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 47.080 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_11~81 230 COMB Unassigned 18 " "Info: 230: + IC(0.000 ns) + CELL(0.125 ns) = 47.080 ns; Loc. = Unassigned; Fanout = 18; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_11~81'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~81 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.645 ns) + CELL(0.357 ns) 48.082 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[594\] 231 COMB Unassigned 9 " "Info: 231: + IC(0.645 ns) + CELL(0.357 ns) = 48.082 ns; Loc. = Unassigned; Fanout = 9; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[594\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~81 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[594] } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.545 ns) 49.306 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~10 232 COMB Unassigned 2 " "Info: 232: + IC(0.679 ns) + CELL(0.545 ns) = 49.306 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~10'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.224 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[594] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 49.341 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~14 233 COMB Unassigned 2 " "Info: 233: + IC(0.000 ns) + CELL(0.035 ns) = 49.341 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~14'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 49.376 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~18 234 COMB Unassigned 2 " "Info: 234: + IC(0.000 ns) + CELL(0.035 ns) = 49.376 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~18'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 49.411 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~22 235 COMB Unassigned 2 " "Info: 235: + IC(0.000 ns) + CELL(0.035 ns) = 49.411 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~22'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 49.446 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~26 236 COMB Unassigned 2 " "Info: 236: + IC(0.000 ns) + CELL(0.035 ns) = 49.446 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~26'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 49.481 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~30 237 COMB Unassigned 2 " "Info: 237: + IC(0.000 ns) + CELL(0.035 ns) = 49.481 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~30'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 49.516 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~34 238 COMB Unassigned 2 " "Info: 238: + IC(0.000 ns) + CELL(0.035 ns) = 49.516 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~34'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 49.551 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~38 239 COMB Unassigned 2 " "Info: 239: + IC(0.000 ns) + CELL(0.035 ns) = 49.551 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~38'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.165 ns) + CELL(0.035 ns) 49.751 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~42 240 COMB Unassigned 2 " "Info: 240: + IC(0.165 ns) + CELL(0.035 ns) = 49.751 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~42'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 49.786 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~46 241 COMB Unassigned 2 " "Info: 241: + IC(0.000 ns) + CELL(0.035 ns) = 49.786 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~46'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~46 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 49.821 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~50 242 COMB Unassigned 2 " "Info: 242: + IC(0.000 ns) + CELL(0.035 ns) = 49.821 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~50'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 49.856 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~54 243 COMB Unassigned 2 " "Info: 243: + IC(0.000 ns) + CELL(0.035 ns) = 49.856 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~54'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~54 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 49.891 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~58 244 COMB Unassigned 2 " "Info: 244: + IC(0.000 ns) + CELL(0.035 ns) = 49.891 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~58'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~58 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 49.926 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~62 245 COMB Unassigned 2 " "Info: 245: + IC(0.000 ns) + CELL(0.035 ns) = 49.926 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~62'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~62 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 49.961 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~66 246 COMB Unassigned 2 " "Info: 246: + IC(0.000 ns) + CELL(0.035 ns) = 49.961 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~66'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~66 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 49.996 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~70 247 COMB Unassigned 2 " "Info: 247: + IC(0.000 ns) + CELL(0.035 ns) = 49.996 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~70'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~70 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.061 ns) + CELL(0.035 ns) 50.092 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~74 248 COMB Unassigned 2 " "Info: 248: + IC(0.061 ns) + CELL(0.035 ns) = 50.092 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~74'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~74 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 50.127 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~78 249 COMB Unassigned 2 " "Info: 249: + IC(0.000 ns) + CELL(0.035 ns) = 50.127 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~78'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~78 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 50.162 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~82 250 COMB Unassigned 1 " "Info: 250: + IC(0.000 ns) + CELL(0.035 ns) = 50.162 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~82'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~82 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 50.287 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~85 251 COMB Unassigned 18 " "Info: 251: + IC(0.000 ns) + CELL(0.125 ns) = 50.287 ns; Loc. = Unassigned; Fanout = 18; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~85'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~85 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.272 ns) 51.289 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|StageOut\[614\]~1240 252 COMB Unassigned 3 " "Info: 252: + IC(0.730 ns) + CELL(0.272 ns) = 51.289 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|StageOut\[614\]~1240'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~85 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|StageOut[614]~1240 } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 202 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.731 ns) + CELL(0.350 ns) 52.370 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_14~34 253 COMB Unassigned 2 " "Info: 253: + IC(0.731 ns) + CELL(0.350 ns) = 52.370 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_14~34'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.081 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|StageOut[614]~1240 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 52.405 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_14~38 254 COMB Unassigned 2 " "Info: 254: + IC(0.000 ns) + CELL(0.035 ns) = 52.405 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_14~38'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 52.440 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_14~42 255 COMB Unassigned 2 " "Info: 255: + IC(0.000 ns) + CELL(0.035 ns) = 52.440 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_14~42'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 52.475 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_14~46 256 COMB Unassigned 2 " "Info: 256: + IC(0.000 ns) + CELL(0.035 ns) = 52.475 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_14~46'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~46 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 52.510 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_14~50 257 COMB Unassigned 2 " "Info: 257: + IC(0.000 ns) + CELL(0.035 ns) = 52.510 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_14~50'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 52.545 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_14~54 258 COMB Unassigned 2 " "Info: 258: + IC(0.000 ns) + CELL(0.035 ns) = 52.545 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_14~54'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~54 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 52.580 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_14~58 259 COMB Unassigned 2 " "Info: 259: + IC(0.000 ns) + CELL(0.035 ns) = 52.580 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_14~58'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~58 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 52.615 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_14~62 260 COMB Unassigned 2 " "Info: 260: + IC(0.000 ns) + CELL(0.035 ns) = 52.615 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_14~62'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~62 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.035 ns) 52.782 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_14~66 261 COMB Unassigned 2 " "Info: 261: + IC(0.132 ns) + CELL(0.035 ns) = 52.782 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_14~66'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.167 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~66 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 52.817 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_14~70 262 COMB Unassigned 2 " "Info: 262: + IC(0.000 ns) + CELL(0.035 ns) = 52.817 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_14~70'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~70 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 52.852 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_14~74 263 COMB Unassigned 2 " "Info: 263: + IC(0.000 ns) + CELL(0.035 ns) = 52.852 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_14~74'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~74 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 52.887 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_14~78 264 COMB Unassigned 2 " "Info: 264: + IC(0.000 ns) + CELL(0.035 ns) = 52.887 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_14~78'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~78 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 52.922 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_14~82 265 COMB Unassigned 2 " "Info: 265: + IC(0.000 ns) + CELL(0.035 ns) = 52.922 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_14~82'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~82 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 52.957 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_14~86 266 COMB Unassigned 1 " "Info: 266: + IC(0.000 ns) + CELL(0.035 ns) = 52.957 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_14~86'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~86 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 53.082 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_14~89 267 COMB Unassigned 18 " "Info: 267: + IC(0.000 ns) + CELL(0.125 ns) = 53.082 ns; Loc. = Unassigned; Fanout = 18; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_14~89'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~89 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.357 ns) 54.112 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[660\] 268 COMB Unassigned 11 " "Info: 268: + IC(0.673 ns) + CELL(0.357 ns) = 54.112 ns; Loc. = Unassigned; Fanout = 11; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[660\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.030 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~89 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[660] } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.872 ns) + CELL(0.545 ns) 55.529 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~10 269 COMB Unassigned 2 " "Info: 269: + IC(0.872 ns) + CELL(0.545 ns) = 55.529 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~10'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.417 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[660] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 55.564 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~14 270 COMB Unassigned 2 " "Info: 270: + IC(0.000 ns) + CELL(0.035 ns) = 55.564 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~14'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 55.599 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~18 271 COMB Unassigned 2 " "Info: 271: + IC(0.000 ns) + CELL(0.035 ns) = 55.599 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~18'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 55.634 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~22 272 COMB Unassigned 2 " "Info: 272: + IC(0.000 ns) + CELL(0.035 ns) = 55.634 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~22'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 55.669 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~26 273 COMB Unassigned 2 " "Info: 273: + IC(0.000 ns) + CELL(0.035 ns) = 55.669 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~26'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 55.704 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~30 274 COMB Unassigned 2 " "Info: 274: + IC(0.000 ns) + CELL(0.035 ns) = 55.704 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~30'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.165 ns) + CELL(0.035 ns) 55.904 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~34 275 COMB Unassigned 2 " "Info: 275: + IC(0.165 ns) + CELL(0.035 ns) = 55.904 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~34'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 55.939 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~38 276 COMB Unassigned 2 " "Info: 276: + IC(0.000 ns) + CELL(0.035 ns) = 55.939 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~38'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 55.974 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~42 277 COMB Unassigned 2 " "Info: 277: + IC(0.000 ns) + CELL(0.035 ns) = 55.974 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~42'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 56.009 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~46 278 COMB Unassigned 2 " "Info: 278: + IC(0.000 ns) + CELL(0.035 ns) = 56.009 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~46'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~46 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 56.044 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~50 279 COMB Unassigned 2 " "Info: 279: + IC(0.000 ns) + CELL(0.035 ns) = 56.044 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~50'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 56.079 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~54 280 COMB Unassigned 2 " "Info: 280: + IC(0.000 ns) + CELL(0.035 ns) = 56.079 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~54'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~54 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 56.114 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~58 281 COMB Unassigned 2 " "Info: 281: + IC(0.000 ns) + CELL(0.035 ns) = 56.114 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~58'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~58 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 56.149 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~62 282 COMB Unassigned 2 " "Info: 282: + IC(0.000 ns) + CELL(0.035 ns) = 56.149 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~62'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~62 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.173 ns) + CELL(0.035 ns) 56.357 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~66 283 COMB Unassigned 2 " "Info: 283: + IC(0.173 ns) + CELL(0.035 ns) = 56.357 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~66'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~66 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 56.392 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~70 284 COMB Unassigned 2 " "Info: 284: + IC(0.000 ns) + CELL(0.035 ns) = 56.392 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~70'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~70 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 56.427 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~74 285 COMB Unassigned 2 " "Info: 285: + IC(0.000 ns) + CELL(0.035 ns) = 56.427 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~74'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~74 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 56.462 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~78 286 COMB Unassigned 2 " "Info: 286: + IC(0.000 ns) + CELL(0.035 ns) = 56.462 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~78'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~78 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 56.497 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~82 287 COMB Unassigned 2 " "Info: 287: + IC(0.000 ns) + CELL(0.035 ns) = 56.497 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~82'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~82 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 56.532 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~86 288 COMB Unassigned 2 " "Info: 288: + IC(0.000 ns) + CELL(0.035 ns) = 56.532 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~86'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~86 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 56.567 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~90 289 COMB Unassigned 1 " "Info: 289: + IC(0.000 ns) + CELL(0.035 ns) = 56.567 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~90'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~90 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 56.692 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~93 290 COMB Unassigned 18 " "Info: 290: + IC(0.000 ns) + CELL(0.125 ns) = 56.692 ns; Loc. = Unassigned; Fanout = 18; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~93'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~93 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.864 ns) + CELL(0.357 ns) 57.913 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[693\] 291 COMB Unassigned 12 " "Info: 291: + IC(0.864 ns) + CELL(0.357 ns) = 57.913 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[693\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.221 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~93 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[693] } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.094 ns) + CELL(0.545 ns) 59.552 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~10 292 COMB Unassigned 2 " "Info: 292: + IC(1.094 ns) + CELL(0.545 ns) = 59.552 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~10'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.639 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[693] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 59.587 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~14 293 COMB Unassigned 2 " "Info: 293: + IC(0.000 ns) + CELL(0.035 ns) = 59.587 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~14'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 59.622 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~18 294 COMB Unassigned 2 " "Info: 294: + IC(0.000 ns) + CELL(0.035 ns) = 59.622 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~18'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 59.657 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~22 295 COMB Unassigned 2 " "Info: 295: + IC(0.000 ns) + CELL(0.035 ns) = 59.657 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~22'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 59.692 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~26 296 COMB Unassigned 2 " "Info: 296: + IC(0.000 ns) + CELL(0.035 ns) = 59.692 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~26'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 59.727 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~30 297 COMB Unassigned 2 " "Info: 297: + IC(0.000 ns) + CELL(0.035 ns) = 59.727 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~30'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.165 ns) + CELL(0.035 ns) 59.927 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~34 298 COMB Unassigned 2 " "Info: 298: + IC(0.165 ns) + CELL(0.035 ns) = 59.927 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~34'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 59.962 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~38 299 COMB Unassigned 2 " "Info: 299: + IC(0.000 ns) + CELL(0.035 ns) = 59.962 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~38'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 59.997 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~42 300 COMB Unassigned 2 " "Info: 300: + IC(0.000 ns) + CELL(0.035 ns) = 59.997 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~42'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 60.032 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~46 301 COMB Unassigned 2 " "Info: 301: + IC(0.000 ns) + CELL(0.035 ns) = 60.032 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~46'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~46 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 60.067 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~50 302 COMB Unassigned 2 " "Info: 302: + IC(0.000 ns) + CELL(0.035 ns) = 60.067 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~50'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 60.102 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~54 303 COMB Unassigned 2 " "Info: 303: + IC(0.000 ns) + CELL(0.035 ns) = 60.102 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~54'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~54 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 60.137 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~58 304 COMB Unassigned 2 " "Info: 304: + IC(0.000 ns) + CELL(0.035 ns) = 60.137 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~58'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~58 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 60.172 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~62 305 COMB Unassigned 2 " "Info: 305: + IC(0.000 ns) + CELL(0.035 ns) = 60.172 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~62'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~62 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.173 ns) + CELL(0.035 ns) 60.380 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~66 306 COMB Unassigned 2 " "Info: 306: + IC(0.173 ns) + CELL(0.035 ns) = 60.380 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~66'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~66 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 60.415 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~70 307 COMB Unassigned 2 " "Info: 307: + IC(0.000 ns) + CELL(0.035 ns) = 60.415 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~70'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~70 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 60.450 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~74 308 COMB Unassigned 2 " "Info: 308: + IC(0.000 ns) + CELL(0.035 ns) = 60.450 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~74'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~74 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 60.485 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~78 309 COMB Unassigned 2 " "Info: 309: + IC(0.000 ns) + CELL(0.035 ns) = 60.485 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~78'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~78 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 60.520 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~82 310 COMB Unassigned 2 " "Info: 310: + IC(0.000 ns) + CELL(0.035 ns) = 60.520 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~82'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~82 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 60.555 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~86 311 COMB Unassigned 2 " "Info: 311: + IC(0.000 ns) + CELL(0.035 ns) = 60.555 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~86'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~86 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 60.590 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~90 312 COMB Unassigned 2 " "Info: 312: + IC(0.000 ns) + CELL(0.035 ns) = 60.590 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~90'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~90 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 60.625 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~94 313 COMB Unassigned 1 " "Info: 313: + IC(0.000 ns) + CELL(0.035 ns) = 60.625 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~94'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~94 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.061 ns) + CELL(0.125 ns) 60.811 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~97 314 COMB Unassigned 18 " "Info: 314: + IC(0.061 ns) + CELL(0.125 ns) = 60.811 ns; Loc. = Unassigned; Fanout = 18; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~97'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.186 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~94 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~97 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.895 ns) + CELL(0.357 ns) 62.063 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[726\] 315 COMB Unassigned 13 " "Info: 315: + IC(0.895 ns) + CELL(0.357 ns) = 62.063 ns; Loc. = Unassigned; Fanout = 13; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[726\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.252 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~97 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[726] } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.565 ns) + CELL(0.545 ns) 64.173 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~10 316 COMB Unassigned 2 " "Info: 316: + IC(1.565 ns) + CELL(0.545 ns) = 64.173 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~10'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.110 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[726] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 64.208 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~14 317 COMB Unassigned 2 " "Info: 317: + IC(0.000 ns) + CELL(0.035 ns) = 64.208 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~14'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 64.243 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~18 318 COMB Unassigned 2 " "Info: 318: + IC(0.000 ns) + CELL(0.035 ns) = 64.243 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~18'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 64.278 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~22 319 COMB Unassigned 2 " "Info: 319: + IC(0.000 ns) + CELL(0.035 ns) = 64.278 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~22'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 64.313 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~26 320 COMB Unassigned 2 " "Info: 320: + IC(0.000 ns) + CELL(0.035 ns) = 64.313 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~26'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 64.348 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~30 321 COMB Unassigned 2 " "Info: 321: + IC(0.000 ns) + CELL(0.035 ns) = 64.348 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~30'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.165 ns) + CELL(0.035 ns) 64.548 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~34 322 COMB Unassigned 2 " "Info: 322: + IC(0.165 ns) + CELL(0.035 ns) = 64.548 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~34'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 64.583 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~38 323 COMB Unassigned 2 " "Info: 323: + IC(0.000 ns) + CELL(0.035 ns) = 64.583 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~38'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 64.618 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~42 324 COMB Unassigned 2 " "Info: 324: + IC(0.000 ns) + CELL(0.035 ns) = 64.618 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~42'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 64.653 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~46 325 COMB Unassigned 2 " "Info: 325: + IC(0.000 ns) + CELL(0.035 ns) = 64.653 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~46'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~46 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 64.688 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~50 326 COMB Unassigned 2 " "Info: 326: + IC(0.000 ns) + CELL(0.035 ns) = 64.688 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~50'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 64.723 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~54 327 COMB Unassigned 2 " "Info: 327: + IC(0.000 ns) + CELL(0.035 ns) = 64.723 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~54'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~54 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 64.758 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~58 328 COMB Unassigned 2 " "Info: 328: + IC(0.000 ns) + CELL(0.035 ns) = 64.758 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~58'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~58 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 64.793 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~62 329 COMB Unassigned 2 " "Info: 329: + IC(0.000 ns) + CELL(0.035 ns) = 64.793 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~62'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~62 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.173 ns) + CELL(0.035 ns) 65.001 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~66 330 COMB Unassigned 2 " "Info: 330: + IC(0.173 ns) + CELL(0.035 ns) = 65.001 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~66'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~66 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 65.036 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~70 331 COMB Unassigned 2 " "Info: 331: + IC(0.000 ns) + CELL(0.035 ns) = 65.036 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~70'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~70 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 65.071 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~74 332 COMB Unassigned 2 " "Info: 332: + IC(0.000 ns) + CELL(0.035 ns) = 65.071 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~74'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~74 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 65.106 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~78 333 COMB Unassigned 2 " "Info: 333: + IC(0.000 ns) + CELL(0.035 ns) = 65.106 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~78'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~78 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 65.141 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~82 334 COMB Unassigned 2 " "Info: 334: + IC(0.000 ns) + CELL(0.035 ns) = 65.141 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~82'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~82 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 65.176 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~86 335 COMB Unassigned 2 " "Info: 335: + IC(0.000 ns) + CELL(0.035 ns) = 65.176 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~86'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~86 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 65.211 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~90 336 COMB Unassigned 2 " "Info: 336: + IC(0.000 ns) + CELL(0.035 ns) = 65.211 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~90'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~90 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 65.246 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~94 337 COMB Unassigned 2 " "Info: 337: + IC(0.000 ns) + CELL(0.035 ns) = 65.246 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~94'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~94 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.061 ns) + CELL(0.035 ns) 65.342 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~98 338 COMB Unassigned 1 " "Info: 338: + IC(0.061 ns) + CELL(0.035 ns) = 65.342 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~98'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~94 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~98 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 65.467 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~101 339 COMB Unassigned 18 " "Info: 339: + IC(0.000 ns) + CELL(0.125 ns) = 65.467 ns; Loc. = Unassigned; Fanout = 18; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~101'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~98 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~101 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.367 ns) + CELL(0.272 ns) 67.106 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|StageOut\[746\]~1322 340 COMB Unassigned 3 " "Info: 340: + IC(1.367 ns) + CELL(0.272 ns) = 67.106 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|StageOut\[746\]~1322'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.639 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~101 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|StageOut[746]~1322 } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 202 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.350 ns) 68.605 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_18~50 341 COMB Unassigned 2 " "Info: 341: + IC(1.149 ns) + CELL(0.350 ns) = 68.605 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_18~50'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|StageOut[746]~1322 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 68.640 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_18~54 342 COMB Unassigned 2 " "Info: 342: + IC(0.000 ns) + CELL(0.035 ns) = 68.640 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_18~54'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~54 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 68.675 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_18~58 343 COMB Unassigned 2 " "Info: 343: + IC(0.000 ns) + CELL(0.035 ns) = 68.675 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_18~58'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~58 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 68.710 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_18~62 344 COMB Unassigned 2 " "Info: 344: + IC(0.000 ns) + CELL(0.035 ns) = 68.710 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_18~62'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~62 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.035 ns) 68.877 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_18~66 345 COMB Unassigned 2 " "Info: 345: + IC(0.132 ns) + CELL(0.035 ns) = 68.877 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_18~66'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.167 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~66 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 68.912 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_18~70 346 COMB Unassigned 2 " "Info: 346: + IC(0.000 ns) + CELL(0.035 ns) = 68.912 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_18~70'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~70 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 68.947 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_18~74 347 COMB Unassigned 2 " "Info: 347: + IC(0.000 ns) + CELL(0.035 ns) = 68.947 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_18~74'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~74 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 68.982 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_18~78 348 COMB Unassigned 2 " "Info: 348: + IC(0.000 ns) + CELL(0.035 ns) = 68.982 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_18~78'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~78 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 69.017 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_18~82 349 COMB Unassigned 2 " "Info: 349: + IC(0.000 ns) + CELL(0.035 ns) = 69.017 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_18~82'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~82 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 69.052 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_18~86 350 COMB Unassigned 2 " "Info: 350: + IC(0.000 ns) + CELL(0.035 ns) = 69.052 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_18~86'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~86 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 69.087 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_18~90 351 COMB Unassigned 2 " "Info: 351: + IC(0.000 ns) + CELL(0.035 ns) = 69.087 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_18~90'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~90 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 69.122 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_18~94 352 COMB Unassigned 2 " "Info: 352: + IC(0.000 ns) + CELL(0.035 ns) = 69.122 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_18~94'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~94 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.088 ns) + CELL(0.035 ns) 69.245 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_18~98 353 COMB Unassigned 2 " "Info: 353: + IC(0.088 ns) + CELL(0.035 ns) = 69.245 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_18~98'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~94 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~98 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 69.280 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_18~102 354 COMB Unassigned 1 " "Info: 354: + IC(0.000 ns) + CELL(0.035 ns) = 69.280 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_18~102'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~98 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~102 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 69.405 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_18~105 355 COMB Unassigned 18 " "Info: 355: + IC(0.000 ns) + CELL(0.125 ns) = 69.405 ns; Loc. = Unassigned; Fanout = 18; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_18~105'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~102 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~105 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.357 ns) 70.206 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[792\] 356 COMB Unassigned 15 " "Info: 356: + IC(0.444 ns) + CELL(0.357 ns) = 70.206 ns; Loc. = Unassigned; Fanout = 15; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[792\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~105 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[792] } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.545 ns) 71.078 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~10 357 COMB Unassigned 2 " "Info: 357: + IC(0.327 ns) + CELL(0.545 ns) = 71.078 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~10'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[792] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 71.113 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~14 358 COMB Unassigned 2 " "Info: 358: + IC(0.000 ns) + CELL(0.035 ns) = 71.113 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~14'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 71.148 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~18 359 COMB Unassigned 2 " "Info: 359: + IC(0.000 ns) + CELL(0.035 ns) = 71.148 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~18'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 71.183 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~22 360 COMB Unassigned 2 " "Info: 360: + IC(0.000 ns) + CELL(0.035 ns) = 71.183 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~22'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 71.218 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~26 361 COMB Unassigned 2 " "Info: 361: + IC(0.000 ns) + CELL(0.035 ns) = 71.218 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~26'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 71.253 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~30 362 COMB Unassigned 2 " "Info: 362: + IC(0.000 ns) + CELL(0.035 ns) = 71.253 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~30'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.165 ns) + CELL(0.035 ns) 71.453 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~34 363 COMB Unassigned 2 " "Info: 363: + IC(0.165 ns) + CELL(0.035 ns) = 71.453 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~34'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 71.488 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~38 364 COMB Unassigned 2 " "Info: 364: + IC(0.000 ns) + CELL(0.035 ns) = 71.488 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~38'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 71.523 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~42 365 COMB Unassigned 2 " "Info: 365: + IC(0.000 ns) + CELL(0.035 ns) = 71.523 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~42'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 71.558 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~46 366 COMB Unassigned 2 " "Info: 366: + IC(0.000 ns) + CELL(0.035 ns) = 71.558 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~46'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~46 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 71.593 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~50 367 COMB Unassigned 2 " "Info: 367: + IC(0.000 ns) + CELL(0.035 ns) = 71.593 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~50'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 71.628 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~54 368 COMB Unassigned 2 " "Info: 368: + IC(0.000 ns) + CELL(0.035 ns) = 71.628 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~54'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~54 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 71.663 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~58 369 COMB Unassigned 2 " "Info: 369: + IC(0.000 ns) + CELL(0.035 ns) = 71.663 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~58'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~58 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 71.698 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~62 370 COMB Unassigned 2 " "Info: 370: + IC(0.000 ns) + CELL(0.035 ns) = 71.698 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~62'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~62 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.173 ns) + CELL(0.035 ns) 71.906 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~66 371 COMB Unassigned 2 " "Info: 371: + IC(0.173 ns) + CELL(0.035 ns) = 71.906 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~66'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~66 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 71.941 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~70 372 COMB Unassigned 2 " "Info: 372: + IC(0.000 ns) + CELL(0.035 ns) = 71.941 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~70'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~70 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 71.976 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~74 373 COMB Unassigned 2 " "Info: 373: + IC(0.000 ns) + CELL(0.035 ns) = 71.976 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~74'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~74 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 72.011 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~78 374 COMB Unassigned 2 " "Info: 374: + IC(0.000 ns) + CELL(0.035 ns) = 72.011 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~78'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~78 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 72.046 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~82 375 COMB Unassigned 2 " "Info: 375: + IC(0.000 ns) + CELL(0.035 ns) = 72.046 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~82'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~82 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 72.081 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~86 376 COMB Unassigned 2 " "Info: 376: + IC(0.000 ns) + CELL(0.035 ns) = 72.081 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~86'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~86 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 72.116 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~90 377 COMB Unassigned 2 " "Info: 377: + IC(0.000 ns) + CELL(0.035 ns) = 72.116 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~90'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~90 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 72.151 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~94 378 COMB Unassigned 2 " "Info: 378: + IC(0.000 ns) + CELL(0.035 ns) = 72.151 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~94'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~94 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.061 ns) + CELL(0.035 ns) 72.247 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~98 379 COMB Unassigned 2 " "Info: 379: + IC(0.061 ns) + CELL(0.035 ns) = 72.247 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~98'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~94 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~98 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 72.282 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~102 380 COMB Unassigned 2 " "Info: 380: + IC(0.000 ns) + CELL(0.035 ns) = 72.282 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~102'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~98 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~102 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 72.317 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~106 381 COMB Unassigned 1 " "Info: 381: + IC(0.000 ns) + CELL(0.035 ns) = 72.317 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~106'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~102 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~106 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 72.442 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~109 382 COMB Unassigned 18 " "Info: 382: + IC(0.000 ns) + CELL(0.125 ns) = 72.442 ns; Loc. = Unassigned; Fanout = 18; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~109'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~106 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~109 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.417 ns) + CELL(0.357 ns) 73.216 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[825\] 383 COMB Unassigned 16 " "Info: 383: + IC(0.417 ns) + CELL(0.357 ns) = 73.216 ns; Loc. = Unassigned; Fanout = 16; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[825\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~109 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[825] } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.545 ns) 74.088 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~10 384 COMB Unassigned 2 " "Info: 384: + IC(0.327 ns) + CELL(0.545 ns) = 74.088 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~10'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[825] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 74.123 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~14 385 COMB Unassigned 2 " "Info: 385: + IC(0.000 ns) + CELL(0.035 ns) = 74.123 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~14'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 74.158 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~18 386 COMB Unassigned 2 " "Info: 386: + IC(0.000 ns) + CELL(0.035 ns) = 74.158 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~18'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 74.193 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~22 387 COMB Unassigned 2 " "Info: 387: + IC(0.000 ns) + CELL(0.035 ns) = 74.193 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~22'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 74.228 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~26 388 COMB Unassigned 2 " "Info: 388: + IC(0.000 ns) + CELL(0.035 ns) = 74.228 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~26'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 74.263 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~30 389 COMB Unassigned 2 " "Info: 389: + IC(0.000 ns) + CELL(0.035 ns) = 74.263 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~30'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.035 ns) 74.440 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~34 390 COMB Unassigned 2 " "Info: 390: + IC(0.142 ns) + CELL(0.035 ns) = 74.440 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~34'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.177 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 74.475 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~38 391 COMB Unassigned 2 " "Info: 391: + IC(0.000 ns) + CELL(0.035 ns) = 74.475 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~38'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 74.510 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~42 392 COMB Unassigned 2 " "Info: 392: + IC(0.000 ns) + CELL(0.035 ns) = 74.510 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~42'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 74.545 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~46 393 COMB Unassigned 2 " "Info: 393: + IC(0.000 ns) + CELL(0.035 ns) = 74.545 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~46'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~46 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 74.580 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~50 394 COMB Unassigned 2 " "Info: 394: + IC(0.000 ns) + CELL(0.035 ns) = 74.580 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~50'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 74.615 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~54 395 COMB Unassigned 2 " "Info: 395: + IC(0.000 ns) + CELL(0.035 ns) = 74.615 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~54'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~54 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 74.650 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~58 396 COMB Unassigned 2 " "Info: 396: + IC(0.000 ns) + CELL(0.035 ns) = 74.650 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~58'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~58 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 74.685 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~62 397 COMB Unassigned 2 " "Info: 397: + IC(0.000 ns) + CELL(0.035 ns) = 74.685 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~62'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~62 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.035 ns) 74.862 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~66 398 COMB Unassigned 2 " "Info: 398: + IC(0.142 ns) + CELL(0.035 ns) = 74.862 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~66'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.177 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~66 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 74.897 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~70 399 COMB Unassigned 2 " "Info: 399: + IC(0.000 ns) + CELL(0.035 ns) = 74.897 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~70'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~70 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 74.932 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~74 400 COMB Unassigned 2 " "Info: 400: + IC(0.000 ns) + CELL(0.035 ns) = 74.932 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~74'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~74 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 74.967 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~78 401 COMB Unassigned 2 " "Info: 401: + IC(0.000 ns) + CELL(0.035 ns) = 74.967 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~78'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~78 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 75.002 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~82 402 COMB Unassigned 2 " "Info: 402: + IC(0.000 ns) + CELL(0.035 ns) = 75.002 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~82'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~82 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 75.037 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~86 403 COMB Unassigned 2 " "Info: 403: + IC(0.000 ns) + CELL(0.035 ns) = 75.037 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~86'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~86 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 75.072 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~90 404 COMB Unassigned 2 " "Info: 404: + IC(0.000 ns) + CELL(0.035 ns) = 75.072 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~90'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~90 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 75.107 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~94 405 COMB Unassigned 2 " "Info: 405: + IC(0.000 ns) + CELL(0.035 ns) = 75.107 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~94'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~94 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.035 ns) 75.274 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~98 406 COMB Unassigned 2 " "Info: 406: + IC(0.132 ns) + CELL(0.035 ns) = 75.274 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~98'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.167 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~94 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~98 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 75.309 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~102 407 COMB Unassigned 2 " "Info: 407: + IC(0.000 ns) + CELL(0.035 ns) = 75.309 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~102'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~98 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~102 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 75.344 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~106 408 COMB Unassigned 2 " "Info: 408: + IC(0.000 ns) + CELL(0.035 ns) = 75.344 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~106'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~102 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~106 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 75.379 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~110 409 COMB Unassigned 1 " "Info: 409: + IC(0.000 ns) + CELL(0.035 ns) = 75.379 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~110'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~106 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~110 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 75.504 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~113 410 COMB Unassigned 18 " "Info: 410: + IC(0.000 ns) + CELL(0.125 ns) = 75.504 ns; Loc. = Unassigned; Fanout = 18; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~113'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~110 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~113 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.357 ns) 76.312 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[858\] 411 COMB Unassigned 17 " "Info: 411: + IC(0.451 ns) + CELL(0.357 ns) = 76.312 ns; Loc. = Unassigned; Fanout = 17; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[858\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~113 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[858] } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.545 ns) 77.184 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~10 412 COMB Unassigned 2 " "Info: 412: + IC(0.327 ns) + CELL(0.545 ns) = 77.184 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~10'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[858] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 77.219 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~14 413 COMB Unassigned 2 " "Info: 413: + IC(0.000 ns) + CELL(0.035 ns) = 77.219 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~14'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 77.254 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~18 414 COMB Unassigned 2 " "Info: 414: + IC(0.000 ns) + CELL(0.035 ns) = 77.254 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~18'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 77.289 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~22 415 COMB Unassigned 2 " "Info: 415: + IC(0.000 ns) + CELL(0.035 ns) = 77.289 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~22'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 77.324 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~26 416 COMB Unassigned 2 " "Info: 416: + IC(0.000 ns) + CELL(0.035 ns) = 77.324 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~26'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 77.359 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~30 417 COMB Unassigned 2 " "Info: 417: + IC(0.000 ns) + CELL(0.035 ns) = 77.359 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~30'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.165 ns) + CELL(0.035 ns) 77.559 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~34 418 COMB Unassigned 2 " "Info: 418: + IC(0.165 ns) + CELL(0.035 ns) = 77.559 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~34'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 77.594 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~38 419 COMB Unassigned 2 " "Info: 419: + IC(0.000 ns) + CELL(0.035 ns) = 77.594 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~38'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 77.629 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~42 420 COMB Unassigned 2 " "Info: 420: + IC(0.000 ns) + CELL(0.035 ns) = 77.629 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~42'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 77.664 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~46 421 COMB Unassigned 2 " "Info: 421: + IC(0.000 ns) + CELL(0.035 ns) = 77.664 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~46'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~46 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 77.699 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~50 422 COMB Unassigned 2 " "Info: 422: + IC(0.000 ns) + CELL(0.035 ns) = 77.699 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~50'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 77.734 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~54 423 COMB Unassigned 2 " "Info: 423: + IC(0.000 ns) + CELL(0.035 ns) = 77.734 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~54'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~54 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 77.769 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~58 424 COMB Unassigned 2 " "Info: 424: + IC(0.000 ns) + CELL(0.035 ns) = 77.769 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~58'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~58 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 77.804 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~62 425 COMB Unassigned 2 " "Info: 425: + IC(0.000 ns) + CELL(0.035 ns) = 77.804 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~62'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~62 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.173 ns) + CELL(0.035 ns) 78.012 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~66 426 COMB Unassigned 2 " "Info: 426: + IC(0.173 ns) + CELL(0.035 ns) = 78.012 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~66'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~66 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 78.047 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~70 427 COMB Unassigned 2 " "Info: 427: + IC(0.000 ns) + CELL(0.035 ns) = 78.047 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~70'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~70 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 78.082 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~74 428 COMB Unassigned 2 " "Info: 428: + IC(0.000 ns) + CELL(0.035 ns) = 78.082 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~74'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~74 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 78.117 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~78 429 COMB Unassigned 2 " "Info: 429: + IC(0.000 ns) + CELL(0.035 ns) = 78.117 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~78'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~78 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 78.152 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~82 430 COMB Unassigned 2 " "Info: 430: + IC(0.000 ns) + CELL(0.035 ns) = 78.152 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~82'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~82 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 78.187 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~86 431 COMB Unassigned 2 " "Info: 431: + IC(0.000 ns) + CELL(0.035 ns) = 78.187 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~86'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~86 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 78.222 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~90 432 COMB Unassigned 2 " "Info: 432: + IC(0.000 ns) + CELL(0.035 ns) = 78.222 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~90'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~90 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 78.257 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~94 433 COMB Unassigned 2 " "Info: 433: + IC(0.000 ns) + CELL(0.035 ns) = 78.257 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~94'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~94 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.173 ns) + CELL(0.035 ns) 78.465 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~98 434 COMB Unassigned 2 " "Info: 434: + IC(0.173 ns) + CELL(0.035 ns) = 78.465 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~98'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~94 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~98 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 78.500 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~102 435 COMB Unassigned 2 " "Info: 435: + IC(0.000 ns) + CELL(0.035 ns) = 78.500 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~102'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~98 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~102 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 78.535 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~106 436 COMB Unassigned 2 " "Info: 436: + IC(0.000 ns) + CELL(0.035 ns) = 78.535 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~106'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~102 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~106 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 78.570 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~110 437 COMB Unassigned 2 " "Info: 437: + IC(0.000 ns) + CELL(0.035 ns) = 78.570 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~110'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~106 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~110 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 78.605 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~114 438 COMB Unassigned 1 " "Info: 438: + IC(0.000 ns) + CELL(0.035 ns) = 78.605 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~114'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~110 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~114 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 78.730 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~117 439 COMB Unassigned 18 " "Info: 439: + IC(0.000 ns) + CELL(0.125 ns) = 78.730 ns; Loc. = Unassigned; Fanout = 18; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~117'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~114 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~117 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.357 ns) 79.538 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[891\] 440 COMB Unassigned 18 " "Info: 440: + IC(0.451 ns) + CELL(0.357 ns) = 79.538 ns; Loc. = Unassigned; Fanout = 18; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[891\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~117 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[891] } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.545 ns) 80.410 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~10 441 COMB Unassigned 2 " "Info: 441: + IC(0.327 ns) + CELL(0.545 ns) = 80.410 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~10'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[891] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 80.445 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~14 442 COMB Unassigned 2 " "Info: 442: + IC(0.000 ns) + CELL(0.035 ns) = 80.445 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~14'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 80.480 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~18 443 COMB Unassigned 2 " "Info: 443: + IC(0.000 ns) + CELL(0.035 ns) = 80.480 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~18'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 80.515 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~22 444 COMB Unassigned 2 " "Info: 444: + IC(0.000 ns) + CELL(0.035 ns) = 80.515 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~22'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 80.550 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~26 445 COMB Unassigned 2 " "Info: 445: + IC(0.000 ns) + CELL(0.035 ns) = 80.550 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~26'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 80.585 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~30 446 COMB Unassigned 2 " "Info: 446: + IC(0.000 ns) + CELL(0.035 ns) = 80.585 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~30'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.035 ns) 80.762 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~34 447 COMB Unassigned 2 " "Info: 447: + IC(0.142 ns) + CELL(0.035 ns) = 80.762 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~34'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.177 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 80.797 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~38 448 COMB Unassigned 2 " "Info: 448: + IC(0.000 ns) + CELL(0.035 ns) = 80.797 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~38'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 80.832 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~42 449 COMB Unassigned 2 " "Info: 449: + IC(0.000 ns) + CELL(0.035 ns) = 80.832 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~42'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 80.867 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~46 450 COMB Unassigned 2 " "Info: 450: + IC(0.000 ns) + CELL(0.035 ns) = 80.867 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~46'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~46 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 80.902 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~50 451 COMB Unassigned 2 " "Info: 451: + IC(0.000 ns) + CELL(0.035 ns) = 80.902 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~50'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 80.937 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~54 452 COMB Unassigned 2 " "Info: 452: + IC(0.000 ns) + CELL(0.035 ns) = 80.937 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~54'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~54 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 80.972 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~58 453 COMB Unassigned 2 " "Info: 453: + IC(0.000 ns) + CELL(0.035 ns) = 80.972 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~58'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~58 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 81.007 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~62 454 COMB Unassigned 2 " "Info: 454: + IC(0.000 ns) + CELL(0.035 ns) = 81.007 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~62'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~62 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.035 ns) 81.184 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~66 455 COMB Unassigned 2 " "Info: 455: + IC(0.142 ns) + CELL(0.035 ns) = 81.184 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~66'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.177 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~66 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 81.219 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~70 456 COMB Unassigned 2 " "Info: 456: + IC(0.000 ns) + CELL(0.035 ns) = 81.219 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~70'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~70 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 81.254 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~74 457 COMB Unassigned 2 " "Info: 457: + IC(0.000 ns) + CELL(0.035 ns) = 81.254 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~74'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~74 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 81.289 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~78 458 COMB Unassigned 2 " "Info: 458: + IC(0.000 ns) + CELL(0.035 ns) = 81.289 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~78'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~78 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 81.324 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~82 459 COMB Unassigned 2 " "Info: 459: + IC(0.000 ns) + CELL(0.035 ns) = 81.324 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~82'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~82 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 81.359 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~86 460 COMB Unassigned 2 " "Info: 460: + IC(0.000 ns) + CELL(0.035 ns) = 81.359 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~86'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~86 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 81.394 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~90 461 COMB Unassigned 2 " "Info: 461: + IC(0.000 ns) + CELL(0.035 ns) = 81.394 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~90'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~90 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 81.429 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~94 462 COMB Unassigned 2 " "Info: 462: + IC(0.000 ns) + CELL(0.035 ns) = 81.429 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~94'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~94 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.035 ns) 81.596 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~98 463 COMB Unassigned 2 " "Info: 463: + IC(0.132 ns) + CELL(0.035 ns) = 81.596 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~98'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.167 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~94 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~98 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 81.631 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~102 464 COMB Unassigned 2 " "Info: 464: + IC(0.000 ns) + CELL(0.035 ns) = 81.631 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~102'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~98 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~102 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 81.666 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~106 465 COMB Unassigned 2 " "Info: 465: + IC(0.000 ns) + CELL(0.035 ns) = 81.666 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~106'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~102 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~106 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 81.701 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~110 466 COMB Unassigned 2 " "Info: 466: + IC(0.000 ns) + CELL(0.035 ns) = 81.701 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~110'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~106 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~110 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 81.736 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~114 467 COMB Unassigned 2 " "Info: 467: + IC(0.000 ns) + CELL(0.035 ns) = 81.736 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~114'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~110 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~114 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 81.771 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~118 468 COMB Unassigned 1 " "Info: 468: + IC(0.000 ns) + CELL(0.035 ns) = 81.771 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~118'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~114 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~118 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 81.896 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~121 469 COMB Unassigned 18 " "Info: 469: + IC(0.000 ns) + CELL(0.125 ns) = 81.896 ns; Loc. = Unassigned; Fanout = 18; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~121'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~118 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~121 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.272 ns) 82.901 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[924\] 470 COMB Unassigned 19 " "Info: 470: + IC(0.733 ns) + CELL(0.272 ns) = 82.901 ns; Loc. = Unassigned; Fanout = 19; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[924\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.005 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~121 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[924] } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.545 ns) 83.773 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~10 471 COMB Unassigned 2 " "Info: 471: + IC(0.327 ns) + CELL(0.545 ns) = 83.773 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~10'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[924] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 83.808 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~14 472 COMB Unassigned 2 " "Info: 472: + IC(0.000 ns) + CELL(0.035 ns) = 83.808 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~14'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 83.843 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~18 473 COMB Unassigned 2 " "Info: 473: + IC(0.000 ns) + CELL(0.035 ns) = 83.843 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~18'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 83.878 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~22 474 COMB Unassigned 2 " "Info: 474: + IC(0.000 ns) + CELL(0.035 ns) = 83.878 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~22'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 83.913 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~26 475 COMB Unassigned 2 " "Info: 475: + IC(0.000 ns) + CELL(0.035 ns) = 83.913 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~26'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 83.948 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~30 476 COMB Unassigned 2 " "Info: 476: + IC(0.000 ns) + CELL(0.035 ns) = 83.948 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~30'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.165 ns) + CELL(0.035 ns) 84.148 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~34 477 COMB Unassigned 2 " "Info: 477: + IC(0.165 ns) + CELL(0.035 ns) = 84.148 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~34'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 84.183 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~38 478 COMB Unassigned 2 " "Info: 478: + IC(0.000 ns) + CELL(0.035 ns) = 84.183 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~38'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 84.218 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~42 479 COMB Unassigned 2 " "Info: 479: + IC(0.000 ns) + CELL(0.035 ns) = 84.218 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~42'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 84.253 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~46 480 COMB Unassigned 2 " "Info: 480: + IC(0.000 ns) + CELL(0.035 ns) = 84.253 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~46'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~46 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 84.288 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~50 481 COMB Unassigned 2 " "Info: 481: + IC(0.000 ns) + CELL(0.035 ns) = 84.288 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~50'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 84.323 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~54 482 COMB Unassigned 2 " "Info: 482: + IC(0.000 ns) + CELL(0.035 ns) = 84.323 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~54'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~54 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 84.358 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~58 483 COMB Unassigned 2 " "Info: 483: + IC(0.000 ns) + CELL(0.035 ns) = 84.358 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~58'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~58 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 84.393 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~62 484 COMB Unassigned 2 " "Info: 484: + IC(0.000 ns) + CELL(0.035 ns) = 84.393 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~62'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~62 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.173 ns) + CELL(0.035 ns) 84.601 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~66 485 COMB Unassigned 2 " "Info: 485: + IC(0.173 ns) + CELL(0.035 ns) = 84.601 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~66'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~66 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 84.636 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~70 486 COMB Unassigned 2 " "Info: 486: + IC(0.000 ns) + CELL(0.035 ns) = 84.636 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~70'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~70 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 84.671 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~74 487 COMB Unassigned 2 " "Info: 487: + IC(0.000 ns) + CELL(0.035 ns) = 84.671 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~74'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~74 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 84.706 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~78 488 COMB Unassigned 2 " "Info: 488: + IC(0.000 ns) + CELL(0.035 ns) = 84.706 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~78'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~78 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 84.741 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~82 489 COMB Unassigned 2 " "Info: 489: + IC(0.000 ns) + CELL(0.035 ns) = 84.741 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~82'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~82 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 84.776 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~86 490 COMB Unassigned 2 " "Info: 490: + IC(0.000 ns) + CELL(0.035 ns) = 84.776 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~86'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~86 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 84.811 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~90 491 COMB Unassigned 2 " "Info: 491: + IC(0.000 ns) + CELL(0.035 ns) = 84.811 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~90'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~90 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 84.846 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~94 492 COMB Unassigned 2 " "Info: 492: + IC(0.000 ns) + CELL(0.035 ns) = 84.846 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~94'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~94 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.173 ns) + CELL(0.035 ns) 85.054 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~98 493 COMB Unassigned 2 " "Info: 493: + IC(0.173 ns) + CELL(0.035 ns) = 85.054 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~98'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~94 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~98 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 85.089 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~102 494 COMB Unassigned 2 " "Info: 494: + IC(0.000 ns) + CELL(0.035 ns) = 85.089 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~102'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~98 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~102 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 85.124 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~106 495 COMB Unassigned 2 " "Info: 495: + IC(0.000 ns) + CELL(0.035 ns) = 85.124 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~106'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~102 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~106 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 85.159 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~110 496 COMB Unassigned 2 " "Info: 496: + IC(0.000 ns) + CELL(0.035 ns) = 85.159 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~110'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~106 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~110 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 85.194 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~114 497 COMB Unassigned 2 " "Info: 497: + IC(0.000 ns) + CELL(0.035 ns) = 85.194 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~114'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~110 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~114 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 85.229 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~118 498 COMB Unassigned 2 " "Info: 498: + IC(0.000 ns) + CELL(0.035 ns) = 85.229 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~118'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~114 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~118 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 85.264 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~122 499 COMB Unassigned 1 " "Info: 499: + IC(0.000 ns) + CELL(0.035 ns) = 85.264 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~122'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~118 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~122 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 85.389 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~125 500 COMB Unassigned 63 " "Info: 500: + IC(0.000 ns) + CELL(0.125 ns) = 85.389 ns; Loc. = Unassigned; Fanout = 63; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~125'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~122 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~125 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.516 ns) 86.660 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~10 501 COMB Unassigned 2 " "Info: 501: + IC(0.755 ns) + CELL(0.516 ns) = 86.660 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~10'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~125 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 86.695 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~14 502 COMB Unassigned 2 " "Info: 502: + IC(0.000 ns) + CELL(0.035 ns) = 86.695 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~14'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 86.730 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~18 503 COMB Unassigned 2 " "Info: 503: + IC(0.000 ns) + CELL(0.035 ns) = 86.730 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~18'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 86.765 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~22 504 COMB Unassigned 2 " "Info: 504: + IC(0.000 ns) + CELL(0.035 ns) = 86.765 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~22'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 86.800 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~26 505 COMB Unassigned 2 " "Info: 505: + IC(0.000 ns) + CELL(0.035 ns) = 86.800 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~26'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 86.835 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~30 506 COMB Unassigned 2 " "Info: 506: + IC(0.000 ns) + CELL(0.035 ns) = 86.835 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~30'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.035 ns) 87.012 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~34 507 COMB Unassigned 2 " "Info: 507: + IC(0.142 ns) + CELL(0.035 ns) = 87.012 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~34'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.177 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 87.047 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~38 508 COMB Unassigned 2 " "Info: 508: + IC(0.000 ns) + CELL(0.035 ns) = 87.047 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~38'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 87.082 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~42 509 COMB Unassigned 2 " "Info: 509: + IC(0.000 ns) + CELL(0.035 ns) = 87.082 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~42'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 87.117 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~46 510 COMB Unassigned 2 " "Info: 510: + IC(0.000 ns) + CELL(0.035 ns) = 87.117 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~46'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~46 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 87.152 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~50 511 COMB Unassigned 2 " "Info: 511: + IC(0.000 ns) + CELL(0.035 ns) = 87.152 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~50'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 87.187 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~54 512 COMB Unassigned 2 " "Info: 512: + IC(0.000 ns) + CELL(0.035 ns) = 87.187 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~54'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~54 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 87.222 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~58 513 COMB Unassigned 2 " "Info: 513: + IC(0.000 ns) + CELL(0.035 ns) = 87.222 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~58'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~58 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 87.257 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~62 514 COMB Unassigned 2 " "Info: 514: + IC(0.000 ns) + CELL(0.035 ns) = 87.257 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~62'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~62 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.035 ns) 87.434 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~66 515 COMB Unassigned 2 " "Info: 515: + IC(0.142 ns) + CELL(0.035 ns) = 87.434 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~66'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.177 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~66 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 87.469 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~70 516 COMB Unassigned 2 " "Info: 516: + IC(0.000 ns) + CELL(0.035 ns) = 87.469 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~70'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~70 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 87.504 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~74 517 COMB Unassigned 2 " "Info: 517: + IC(0.000 ns) + CELL(0.035 ns) = 87.504 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~74'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~74 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 87.539 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~78 518 COMB Unassigned 2 " "Info: 518: + IC(0.000 ns) + CELL(0.035 ns) = 87.539 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~78'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~78 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 87.574 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~82 519 COMB Unassigned 2 " "Info: 519: + IC(0.000 ns) + CELL(0.035 ns) = 87.574 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~82'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~82 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 87.609 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~86 520 COMB Unassigned 2 " "Info: 520: + IC(0.000 ns) + CELL(0.035 ns) = 87.609 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~86'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~86 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 87.644 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~90 521 COMB Unassigned 2 " "Info: 521: + IC(0.000 ns) + CELL(0.035 ns) = 87.644 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~90'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~90 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 87.679 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~94 522 COMB Unassigned 2 " "Info: 522: + IC(0.000 ns) + CELL(0.035 ns) = 87.679 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~94'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~94 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.035 ns) 87.846 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~98 523 COMB Unassigned 2 " "Info: 523: + IC(0.132 ns) + CELL(0.035 ns) = 87.846 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~98'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.167 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~94 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~98 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 87.881 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~102 524 COMB Unassigned 2 " "Info: 524: + IC(0.000 ns) + CELL(0.035 ns) = 87.881 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~102'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~98 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~102 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 87.916 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~106 525 COMB Unassigned 2 " "Info: 525: + IC(0.000 ns) + CELL(0.035 ns) = 87.916 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~106'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~102 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~106 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 87.951 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~110 526 COMB Unassigned 2 " "Info: 526: + IC(0.000 ns) + CELL(0.035 ns) = 87.951 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~110'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~106 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~110 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 87.986 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~114 527 COMB Unassigned 2 " "Info: 527: + IC(0.000 ns) + CELL(0.035 ns) = 87.986 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~114'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~110 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~114 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 88.021 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~118 528 COMB Unassigned 2 " "Info: 528: + IC(0.000 ns) + CELL(0.035 ns) = 88.021 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~118'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~114 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~118 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 88.056 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~122 529 COMB Unassigned 2 " "Info: 529: + IC(0.000 ns) + CELL(0.035 ns) = 88.056 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~122'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~118 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~122 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 88.091 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~126 530 COMB Unassigned 1 " "Info: 530: + IC(0.000 ns) + CELL(0.035 ns) = 88.091 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~126'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~122 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~126 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.088 ns) + CELL(0.125 ns) 88.304 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~129 531 COMB Unassigned 65 " "Info: 531: + IC(0.088 ns) + CELL(0.125 ns) = 88.304 ns; Loc. = Unassigned; Fanout = 65; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~129'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.213 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~126 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~129 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.516 ns) 89.575 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~10 532 COMB Unassigned 2 " "Info: 532: + IC(0.755 ns) + CELL(0.516 ns) = 89.575 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~10'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~129 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 89.610 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~14 533 COMB Unassigned 2 " "Info: 533: + IC(0.000 ns) + CELL(0.035 ns) = 89.610 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~14'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 89.645 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~18 534 COMB Unassigned 2 " "Info: 534: + IC(0.000 ns) + CELL(0.035 ns) = 89.645 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~18'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 89.680 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~22 535 COMB Unassigned 2 " "Info: 535: + IC(0.000 ns) + CELL(0.035 ns) = 89.680 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~22'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 89.715 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~26 536 COMB Unassigned 2 " "Info: 536: + IC(0.000 ns) + CELL(0.035 ns) = 89.715 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~26'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 89.750 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~30 537 COMB Unassigned 2 " "Info: 537: + IC(0.000 ns) + CELL(0.035 ns) = 89.750 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~30'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.165 ns) + CELL(0.035 ns) 89.950 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~34 538 COMB Unassigned 2 " "Info: 538: + IC(0.165 ns) + CELL(0.035 ns) = 89.950 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~34'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 89.985 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~38 539 COMB Unassigned 2 " "Info: 539: + IC(0.000 ns) + CELL(0.035 ns) = 89.985 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~38'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 90.020 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~42 540 COMB Unassigned 2 " "Info: 540: + IC(0.000 ns) + CELL(0.035 ns) = 90.020 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~42'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 90.055 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~46 541 COMB Unassigned 2 " "Info: 541: + IC(0.000 ns) + CELL(0.035 ns) = 90.055 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~46'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~46 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 90.090 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~50 542 COMB Unassigned 2 " "Info: 542: + IC(0.000 ns) + CELL(0.035 ns) = 90.090 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~50'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 90.125 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~54 543 COMB Unassigned 2 " "Info: 543: + IC(0.000 ns) + CELL(0.035 ns) = 90.125 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~54'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~54 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 90.160 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~58 544 COMB Unassigned 2 " "Info: 544: + IC(0.000 ns) + CELL(0.035 ns) = 90.160 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~58'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~58 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 90.195 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~62 545 COMB Unassigned 2 " "Info: 545: + IC(0.000 ns) + CELL(0.035 ns) = 90.195 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~62'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~62 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.173 ns) + CELL(0.035 ns) 90.403 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~66 546 COMB Unassigned 2 " "Info: 546: + IC(0.173 ns) + CELL(0.035 ns) = 90.403 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~66'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~66 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 90.438 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~70 547 COMB Unassigned 2 " "Info: 547: + IC(0.000 ns) + CELL(0.035 ns) = 90.438 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~70'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~70 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 90.473 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~74 548 COMB Unassigned 2 " "Info: 548: + IC(0.000 ns) + CELL(0.035 ns) = 90.473 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~74'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~74 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 90.508 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~78 549 COMB Unassigned 2 " "Info: 549: + IC(0.000 ns) + CELL(0.035 ns) = 90.508 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~78'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~78 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 90.543 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~82 550 COMB Unassigned 2 " "Info: 550: + IC(0.000 ns) + CELL(0.035 ns) = 90.543 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~82'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~82 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 90.578 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~86 551 COMB Unassigned 2 " "Info: 551: + IC(0.000 ns) + CELL(0.035 ns) = 90.578 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~86'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~86 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 90.613 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~90 552 COMB Unassigned 2 " "Info: 552: + IC(0.000 ns) + CELL(0.035 ns) = 90.613 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~90'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~90 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 90.648 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~94 553 COMB Unassigned 2 " "Info: 553: + IC(0.000 ns) + CELL(0.035 ns) = 90.648 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~94'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~94 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.173 ns) + CELL(0.035 ns) 90.856 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~98 554 COMB Unassigned 2 " "Info: 554: + IC(0.173 ns) + CELL(0.035 ns) = 90.856 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~98'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~94 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~98 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 90.891 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~102 555 COMB Unassigned 2 " "Info: 555: + IC(0.000 ns) + CELL(0.035 ns) = 90.891 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~102'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~98 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~102 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 90.926 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~106 556 COMB Unassigned 2 " "Info: 556: + IC(0.000 ns) + CELL(0.035 ns) = 90.926 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~106'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~102 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~106 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 90.961 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~110 557 COMB Unassigned 2 " "Info: 557: + IC(0.000 ns) + CELL(0.035 ns) = 90.961 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~110'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~106 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~110 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 90.996 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~114 558 COMB Unassigned 2 " "Info: 558: + IC(0.000 ns) + CELL(0.035 ns) = 90.996 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~114'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~110 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~114 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 91.031 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~118 559 COMB Unassigned 2 " "Info: 559: + IC(0.000 ns) + CELL(0.035 ns) = 91.031 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~118'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~114 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~118 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 91.066 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~122 560 COMB Unassigned 2 " "Info: 560: + IC(0.000 ns) + CELL(0.035 ns) = 91.066 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~122'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~118 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~122 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 91.101 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~126 561 COMB Unassigned 2 " "Info: 561: + IC(0.000 ns) + CELL(0.035 ns) = 91.101 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~126'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~122 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~126 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.061 ns) + CELL(0.035 ns) 91.197 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~130 562 COMB Unassigned 1 " "Info: 562: + IC(0.061 ns) + CELL(0.035 ns) = 91.197 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~130'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~126 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~130 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 91.322 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~133 563 COMB Unassigned 40 " "Info: 563: + IC(0.000 ns) + CELL(0.125 ns) = 91.322 ns; Loc. = Unassigned; Fanout = 40; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~133'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~130 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~133 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.547 ns) + CELL(0.272 ns) 92.141 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|StageOut\[995\]~1521 564 COMB Unassigned 3 " "Info: 564: + IC(0.547 ns) + CELL(0.272 ns) = 92.141 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|StageOut\[995\]~1521'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.819 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~133 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|StageOut[995]~1521 } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 202 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.350 ns) 92.955 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~14 565 COMB Unassigned 2 " "Info: 565: + IC(0.464 ns) + CELL(0.350 ns) = 92.955 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~14'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|StageOut[995]~1521 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 92.990 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~18 566 COMB Unassigned 2 " "Info: 566: + IC(0.000 ns) + CELL(0.035 ns) = 92.990 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~18'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 93.025 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~22 567 COMB Unassigned 2 " "Info: 567: + IC(0.000 ns) + CELL(0.035 ns) = 93.025 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~22'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 93.060 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~26 568 COMB Unassigned 2 " "Info: 568: + IC(0.000 ns) + CELL(0.035 ns) = 93.060 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~26'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 93.095 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~30 569 COMB Unassigned 2 " "Info: 569: + IC(0.000 ns) + CELL(0.035 ns) = 93.095 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~30'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.035 ns) 93.272 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~34 570 COMB Unassigned 2 " "Info: 570: + IC(0.142 ns) + CELL(0.035 ns) = 93.272 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~34'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.177 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 93.307 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~38 571 COMB Unassigned 2 " "Info: 571: + IC(0.000 ns) + CELL(0.035 ns) = 93.307 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~38'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 93.342 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~42 572 COMB Unassigned 2 " "Info: 572: + IC(0.000 ns) + CELL(0.035 ns) = 93.342 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~42'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 93.377 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~46 573 COMB Unassigned 2 " "Info: 573: + IC(0.000 ns) + CELL(0.035 ns) = 93.377 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~46'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~46 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 93.412 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~50 574 COMB Unassigned 2 " "Info: 574: + IC(0.000 ns) + CELL(0.035 ns) = 93.412 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~50'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 93.447 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~54 575 COMB Unassigned 2 " "Info: 575: + IC(0.000 ns) + CELL(0.035 ns) = 93.447 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~54'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~54 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 93.482 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~58 576 COMB Unassigned 2 " "Info: 576: + IC(0.000 ns) + CELL(0.035 ns) = 93.482 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~58'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~58 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 93.517 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~62 577 COMB Unassigned 2 " "Info: 577: + IC(0.000 ns) + CELL(0.035 ns) = 93.517 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~62'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~62 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.035 ns) 93.694 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~66 578 COMB Unassigned 2 " "Info: 578: + IC(0.142 ns) + CELL(0.035 ns) = 93.694 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~66'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.177 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~66 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 93.729 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~70 579 COMB Unassigned 2 " "Info: 579: + IC(0.000 ns) + CELL(0.035 ns) = 93.729 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~70'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~70 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 93.764 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~74 580 COMB Unassigned 2 " "Info: 580: + IC(0.000 ns) + CELL(0.035 ns) = 93.764 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~74'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~74 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 93.799 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~78 581 COMB Unassigned 2 " "Info: 581: + IC(0.000 ns) + CELL(0.035 ns) = 93.799 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~78'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~78 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 93.834 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~82 582 COMB Unassigned 2 " "Info: 582: + IC(0.000 ns) + CELL(0.035 ns) = 93.834 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~82'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~82 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 93.869 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~86 583 COMB Unassigned 2 " "Info: 583: + IC(0.000 ns) + CELL(0.035 ns) = 93.869 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~86'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~86 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 93.904 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~90 584 COMB Unassigned 2 " "Info: 584: + IC(0.000 ns) + CELL(0.035 ns) = 93.904 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~90'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~90 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 93.939 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~94 585 COMB Unassigned 2 " "Info: 585: + IC(0.000 ns) + CELL(0.035 ns) = 93.939 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~94'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~94 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.035 ns) 94.106 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~98 586 COMB Unassigned 2 " "Info: 586: + IC(0.132 ns) + CELL(0.035 ns) = 94.106 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~98'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.167 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~94 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~98 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 94.141 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~102 587 COMB Unassigned 2 " "Info: 587: + IC(0.000 ns) + CELL(0.035 ns) = 94.141 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~102'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~98 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~102 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 94.176 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~106 588 COMB Unassigned 2 " "Info: 588: + IC(0.000 ns) + CELL(0.035 ns) = 94.176 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~106'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~102 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~106 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 94.211 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~110 589 COMB Unassigned 2 " "Info: 589: + IC(0.000 ns) + CELL(0.035 ns) = 94.211 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~110'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~106 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~110 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 94.336 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~113 590 COMB Unassigned 1 " "Info: 590: + IC(0.000 ns) + CELL(0.125 ns) = 94.336 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~113'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~110 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~113 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.272 ns) 95.282 ns mux32x2x1:inst43\|lpm_mux:lpm_mux_component\|mux_bpc:auto_generated\|l1_w28_n0_mux_dataout~10 591 COMB Unassigned 1 " "Info: 591: + IC(0.674 ns) + CELL(0.272 ns) = 95.282 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'mux32x2x1:inst43\|lpm_mux:lpm_mux_component\|mux_bpc:auto_generated\|l1_w28_n0_mux_dataout~10'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.946 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~113 mux32x2x1:inst43|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w28_n0_mux_dataout~10 } "NODE_NAME" } } { "db/mux_bpc.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/mux_bpc.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 95.437 ns buffer:inst6\|ff:inst\|lpm_ff:lpm_ff_component\|dffs\[28\] 592 REG Unassigned 1 " "Info: 592: + IC(0.000 ns) + CELL(0.155 ns) = 95.437 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'buffer:inst6\|ff:inst\|lpm_ff:lpm_ff_component\|dffs\[28\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { mux32x2x1:inst43|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w28_n0_mux_dataout~10 buffer:inst6|ff:inst|lpm_ff:lpm_ff_component|dffs[28] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/program files/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "48.321 ns ( 50.63 % ) " "Info: Total cell delay = 48.321 ns ( 50.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "47.116 ns ( 49.37 % ) " "Info: Total interconnect delay = 47.116 ns ( 49.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "95.437 ns" { buffer:inst48|ff:inst2|lpm_ff:lpm_ff_component|dffs[6] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~94 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~98 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~102 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~106 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~110 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~113 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|den_choice[29]~92 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[891]~32 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[759]~33 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[627]~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[495]~35 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[363]~36 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[231]~37 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[99]~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[33] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_13~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_13~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_13~17 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[66] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_24~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_24~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_24~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_24~21 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[99] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_27~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_27~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_27~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_27~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_27~25 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[132] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_28~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_28~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_28~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_28~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_28~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_28~29 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[165] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_29~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_29~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_29~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_29~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_29~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_29~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_29~33 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[198] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_30~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_30~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_30~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_30~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_30~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_30~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_30~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_30~37 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[231] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~41 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[264] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~45 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[297] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~49 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[330] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~53 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[363] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~57 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[396] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~61 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[429] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~65 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|StageOut[451]~1158 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~69 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[495] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~73 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[528] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~77 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|StageOut[548]~1205 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~81 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[594] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~85 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|StageOut[614]~1240 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~89 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[660] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~93 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[693] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~94 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~97 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[726] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~94 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~98 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~101 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|StageOut[746]~1322 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~94 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~98 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~102 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~105 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[792] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~94 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~98 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~102 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~106 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~109 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[825] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~94 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~98 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~102 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~106 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~110 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~113 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[858] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~94 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~98 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~102 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~106 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~110 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~114 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~117 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[891] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~94 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~98 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~102 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~106 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~110 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~114 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~118 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~121 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[924] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~94 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~98 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~102 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~106 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~110 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~114 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~118 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~122 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~125 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~94 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~98 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~102 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~106 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~110 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~114 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~118 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~122 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~126 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~129 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~94 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~98 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~102 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~106 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~110 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~114 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~118 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~122 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~126 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~130 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~133 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|StageOut[995]~1521 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~94 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~98 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~102 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~106 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~110 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~113 mux32x2x1:inst43|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w28_n0_mux_dataout~10 buffer:inst6|ff:inst|lpm_ff:lpm_ff_component|dffs[28] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "95.437 ns" { buffer:inst48|ff:inst2|lpm_ff:lpm_ff_component|dffs[6] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~94 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~98 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~102 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~106 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~110 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~113 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|den_choice[29]~92 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[891]~32 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[759]~33 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[627]~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[495]~35 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[363]~36 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[231]~37 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[99]~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[33] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_13~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_13~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_13~17 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[66] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_24~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_24~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_24~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_24~21 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[99] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_27~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_27~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_27~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_27~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_27~25 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[132] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_28~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_28~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_28~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_28~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_28~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_28~29 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[165] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_29~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_29~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_29~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_29~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_29~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_29~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_29~33 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[198] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_30~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_30~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_30~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_30~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_30~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_30~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_30~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_30~37 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[231] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~41 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[264] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~45 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[297] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~49 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[330] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~53 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[363] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~57 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[396] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~61 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[429] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~65 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|StageOut[451]~1158 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~69 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[495] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~73 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[528] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~77 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|StageOut[548]~1205 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~81 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[594] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~85 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|StageOut[614]~1240 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~89 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[660] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~93 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[693] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~94 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~97 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[726] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~94 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~98 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~101 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|StageOut[746]~1322 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~94 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~98 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~102 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~105 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[792] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~94 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~98 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~102 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~106 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~109 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[825] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~94 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~98 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~102 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~106 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~110 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~113 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[858] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~94 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~98 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~102 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~106 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~110 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~114 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~117 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[891] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~94 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~98 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~102 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~106 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~110 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~114 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~118 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~121 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[924] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~94 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~98 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~102 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~106 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~110 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~114 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~118 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~122 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~125 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~94 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~98 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~102 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~106 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~110 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~114 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~118 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~122 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~126 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~129 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~94 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~98 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~102 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~106 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~110 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~114 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~118 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~122 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~126 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~130 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~133 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|StageOut[995]~1521 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~94 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~98 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~102 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~106 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~110 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~113 mux32x2x1:inst43|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w28_n0_mux_dataout~10 buffer:inst6|ff:inst|lpm_ff:lpm_ff_component|dffs[28] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "95.437 ns register register " "Info: Estimated most critical path is register to register delay of 95.437 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns buffer:inst48\|ff:inst2\|lpm_ff:lpm_ff_component\|dffs\[6\] 1 REG LAB_X18_Y17 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X18_Y17; Fanout = 15; REG Node = 'buffer:inst48\|ff:inst2\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer:inst48|ff:inst2|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/program files/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.436 ns) 1.193 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~22 2 COMB LAB_X19_Y14 2 " "Info: 2: + IC(0.757 ns) + CELL(0.436 ns) = 1.193 ns; Loc. = LAB_X19_Y14; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~22'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.193 ns" { buffer:inst48|ff:inst2|lpm_ff:lpm_ff_component|dffs[6] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.228 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~26 3 COMB LAB_X19_Y14 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 1.228 ns; Loc. = LAB_X19_Y14; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~26'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.263 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~30 4 COMB LAB_X19_Y14 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 1.263 ns; Loc. = LAB_X19_Y14; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~30'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.165 ns) + CELL(0.035 ns) 1.463 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~34 5 COMB LAB_X19_Y13 2 " "Info: 5: + IC(0.165 ns) + CELL(0.035 ns) = 1.463 ns; Loc. = LAB_X19_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~34'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.498 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~38 6 COMB LAB_X19_Y13 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 1.498 ns; Loc. = LAB_X19_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~38'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.533 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~42 7 COMB LAB_X19_Y13 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 1.533 ns; Loc. = LAB_X19_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~42'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.568 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~46 8 COMB LAB_X19_Y13 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 1.568 ns; Loc. = LAB_X19_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~46'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~46 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.603 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~50 9 COMB LAB_X19_Y13 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 1.603 ns; Loc. = LAB_X19_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~50'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.638 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~54 10 COMB LAB_X19_Y13 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 1.638 ns; Loc. = LAB_X19_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~54'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~54 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.673 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~58 11 COMB LAB_X19_Y13 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 1.673 ns; Loc. = LAB_X19_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~58'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~58 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.708 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~62 12 COMB LAB_X19_Y13 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 1.708 ns; Loc. = LAB_X19_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~62'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~62 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.061 ns) + CELL(0.035 ns) 1.804 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~66 13 COMB LAB_X19_Y13 2 " "Info: 13: + IC(0.061 ns) + CELL(0.035 ns) = 1.804 ns; Loc. = LAB_X19_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~66'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~66 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.839 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~70 14 COMB LAB_X19_Y13 2 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 1.839 ns; Loc. = LAB_X19_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~70'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~70 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.874 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~74 15 COMB LAB_X19_Y13 2 " "Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 1.874 ns; Loc. = LAB_X19_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~74'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~74 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.909 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~78 16 COMB LAB_X19_Y13 2 " "Info: 16: + IC(0.000 ns) + CELL(0.035 ns) = 1.909 ns; Loc. = LAB_X19_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~78'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~78 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.944 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~82 17 COMB LAB_X19_Y13 2 " "Info: 17: + IC(0.000 ns) + CELL(0.035 ns) = 1.944 ns; Loc. = LAB_X19_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~82'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~82 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.979 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~86 18 COMB LAB_X19_Y13 2 " "Info: 18: + IC(0.000 ns) + CELL(0.035 ns) = 1.979 ns; Loc. = LAB_X19_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~86'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~86 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.014 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~90 19 COMB LAB_X19_Y13 2 " "Info: 19: + IC(0.000 ns) + CELL(0.035 ns) = 2.014 ns; Loc. = LAB_X19_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~90'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~90 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.049 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~94 20 COMB LAB_X19_Y13 2 " "Info: 20: + IC(0.000 ns) + CELL(0.035 ns) = 2.049 ns; Loc. = LAB_X19_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~94'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~94 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.165 ns) + CELL(0.035 ns) 2.249 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~98 21 COMB LAB_X19_Y12 2 " "Info: 21: + IC(0.165 ns) + CELL(0.035 ns) = 2.249 ns; Loc. = LAB_X19_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~98'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~94 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~98 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.284 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~102 22 COMB LAB_X19_Y12 2 " "Info: 22: + IC(0.000 ns) + CELL(0.035 ns) = 2.284 ns; Loc. = LAB_X19_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~102'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~98 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~102 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.319 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~106 23 COMB LAB_X19_Y12 2 " "Info: 23: + IC(0.000 ns) + CELL(0.035 ns) = 2.319 ns; Loc. = LAB_X19_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~106'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~102 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~106 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.354 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~110 24 COMB LAB_X19_Y12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.035 ns) = 2.354 ns; Loc. = LAB_X19_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~110'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~106 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~110 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.479 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~113 25 COMB LAB_X19_Y12 5 " "Info: 25: + IC(0.000 ns) + CELL(0.125 ns) = 2.479 ns; Loc. = LAB_X19_Y12; Fanout = 5; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_2~113'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~110 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~113 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 2.880 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|den_choice\[29\]~92 26 COMB LAB_X19_Y12 23 " "Info: 26: + IC(0.247 ns) + CELL(0.154 ns) = 2.880 ns; Loc. = LAB_X19_Y12; Fanout = 23; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|den_choice\[29\]~92'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~113 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|den_choice[29]~92 } "NODE_NAME" } } { "db/sign_div_unsign_39h.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/sign_div_unsign_39h.tdf" 49 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.053 ns) 3.281 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[891\]~32 27 COMB LAB_X19_Y12 22 " "Info: 27: + IC(0.348 ns) + CELL(0.053 ns) = 3.281 ns; Loc. = LAB_X19_Y12; Fanout = 22; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[891\]~32'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|den_choice[29]~92 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[891]~32 } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.154 ns) 4.118 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[759\]~33 28 COMB LAB_X18_Y8 22 " "Info: 28: + IC(0.683 ns) + CELL(0.154 ns) = 4.118 ns; Loc. = LAB_X18_Y8; Fanout = 22; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[759\]~33'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[891]~32 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[759]~33 } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 4.519 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[627\]~34 29 COMB LAB_X18_Y8 21 " "Info: 29: + IC(0.247 ns) + CELL(0.154 ns) = 4.519 ns; Loc. = LAB_X18_Y8; Fanout = 21; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[627\]~34'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[759]~33 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[627]~34 } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.620 ns) + CELL(0.154 ns) 5.293 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[495\]~35 30 COMB LAB_X18_Y9 32 " "Info: 30: + IC(0.620 ns) + CELL(0.154 ns) = 5.293 ns; Loc. = LAB_X18_Y9; Fanout = 32; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[495\]~35'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[627]~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[495]~35 } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.620 ns) + CELL(0.154 ns) 6.067 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[363\]~36 31 COMB LAB_X18_Y10 15 " "Info: 31: + IC(0.620 ns) + CELL(0.154 ns) = 6.067 ns; Loc. = LAB_X18_Y10; Fanout = 15; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[363\]~36'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[495]~35 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[363]~36 } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 6.468 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[231\]~37 32 COMB LAB_X18_Y10 10 " "Info: 32: + IC(0.247 ns) + CELL(0.154 ns) = 6.468 ns; Loc. = LAB_X18_Y10; Fanout = 10; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[231\]~37'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[363]~36 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[231]~37 } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.070 ns) + CELL(0.154 ns) 7.692 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[99\]~38 33 COMB LAB_X26_Y9 6 " "Info: 33: + IC(1.070 ns) + CELL(0.154 ns) = 7.692 ns; Loc. = LAB_X26_Y9; Fanout = 6; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[99\]~38'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.224 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[231]~37 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[99]~38 } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.272 ns) 8.187 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[33\] 34 COMB LAB_X27_Y9 11 " "Info: 34: + IC(0.223 ns) + CELL(0.272 ns) = 8.187 ns; Loc. = LAB_X27_Y9; Fanout = 11; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[33\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[99]~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[33] } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.545 ns) 8.974 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_13~10 35 COMB LAB_X27_Y9 2 " "Info: 35: + IC(0.242 ns) + CELL(0.545 ns) = 8.974 ns; Loc. = LAB_X27_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_13~10'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.787 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[33] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_13~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.009 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_13~14 36 COMB LAB_X27_Y9 1 " "Info: 36: + IC(0.000 ns) + CELL(0.035 ns) = 9.009 ns; Loc. = LAB_X27_Y9; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_13~14'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_13~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_13~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 9.134 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_13~17 37 COMB LAB_X27_Y9 1 " "Info: 37: + IC(0.000 ns) + CELL(0.125 ns) = 9.134 ns; Loc. = LAB_X27_Y9; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_13~17'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_13~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_13~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.272 ns) 9.629 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[66\] 38 COMB LAB_X26_Y9 12 " "Info: 38: + IC(0.223 ns) + CELL(0.272 ns) = 9.629 ns; Loc. = LAB_X26_Y9; Fanout = 12; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[66\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_13~17 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[66] } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.545 ns) 10.501 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_24~10 39 COMB LAB_X26_Y9 2 " "Info: 39: + IC(0.327 ns) + CELL(0.545 ns) = 10.501 ns; Loc. = LAB_X26_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_24~10'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[66] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_24~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.536 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_24~14 40 COMB LAB_X26_Y9 2 " "Info: 40: + IC(0.000 ns) + CELL(0.035 ns) = 10.536 ns; Loc. = LAB_X26_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_24~14'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_24~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_24~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.571 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_24~18 41 COMB LAB_X26_Y9 1 " "Info: 41: + IC(0.000 ns) + CELL(0.035 ns) = 10.571 ns; Loc. = LAB_X26_Y9; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_24~18'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_24~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_24~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 10.696 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_24~21 42 COMB LAB_X26_Y9 3 " "Info: 42: + IC(0.000 ns) + CELL(0.125 ns) = 10.696 ns; Loc. = LAB_X26_Y9; Fanout = 3; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_24~21'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_24~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_24~21 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 11.097 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[99\] 43 COMB LAB_X26_Y9 9 " "Info: 43: + IC(0.044 ns) + CELL(0.357 ns) = 11.097 ns; Loc. = LAB_X26_Y9; Fanout = 9; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[99\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_24~21 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[99] } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.421 ns) + CELL(0.545 ns) 12.063 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_27~10 44 COMB LAB_X27_Y9 2 " "Info: 44: + IC(0.421 ns) + CELL(0.545 ns) = 12.063 ns; Loc. = LAB_X27_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_27~10'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[99] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_27~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.098 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_27~14 45 COMB LAB_X27_Y9 2 " "Info: 45: + IC(0.000 ns) + CELL(0.035 ns) = 12.098 ns; Loc. = LAB_X27_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_27~14'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_27~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_27~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.133 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_27~18 46 COMB LAB_X27_Y9 2 " "Info: 46: + IC(0.000 ns) + CELL(0.035 ns) = 12.133 ns; Loc. = LAB_X27_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_27~18'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_27~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_27~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.168 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_27~22 47 COMB LAB_X27_Y9 1 " "Info: 47: + IC(0.000 ns) + CELL(0.035 ns) = 12.168 ns; Loc. = LAB_X27_Y9; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_27~22'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_27~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_27~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 12.293 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_27~25 48 COMB LAB_X27_Y9 5 " "Info: 48: + IC(0.000 ns) + CELL(0.125 ns) = 12.293 ns; Loc. = LAB_X27_Y9; Fanout = 5; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_27~25'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_27~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_27~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.357 ns) 13.045 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[132\] 49 COMB LAB_X30_Y9 8 " "Info: 49: + IC(0.395 ns) + CELL(0.357 ns) = 13.045 ns; Loc. = LAB_X30_Y9; Fanout = 8; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[132\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.752 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_27~25 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[132] } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.545 ns) 13.917 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_28~10 50 COMB LAB_X30_Y9 2 " "Info: 50: + IC(0.327 ns) + CELL(0.545 ns) = 13.917 ns; Loc. = LAB_X30_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_28~10'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[132] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_28~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 13.952 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_28~14 51 COMB LAB_X30_Y9 2 " "Info: 51: + IC(0.000 ns) + CELL(0.035 ns) = 13.952 ns; Loc. = LAB_X30_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_28~14'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_28~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_28~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 13.987 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_28~18 52 COMB LAB_X30_Y9 2 " "Info: 52: + IC(0.000 ns) + CELL(0.035 ns) = 13.987 ns; Loc. = LAB_X30_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_28~18'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_28~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_28~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 14.022 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_28~22 53 COMB LAB_X30_Y9 2 " "Info: 53: + IC(0.000 ns) + CELL(0.035 ns) = 14.022 ns; Loc. = LAB_X30_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_28~22'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_28~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_28~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 14.057 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_28~26 54 COMB LAB_X30_Y9 1 " "Info: 54: + IC(0.000 ns) + CELL(0.035 ns) = 14.057 ns; Loc. = LAB_X30_Y9; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_28~26'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_28~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_28~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 14.182 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_28~29 55 COMB LAB_X30_Y9 5 " "Info: 55: + IC(0.000 ns) + CELL(0.125 ns) = 14.182 ns; Loc. = LAB_X30_Y9; Fanout = 5; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_28~29'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_28~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_28~29 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.502 ns) + CELL(0.272 ns) 14.956 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[165\] 56 COMB LAB_X31_Y10 9 " "Info: 56: + IC(0.502 ns) + CELL(0.272 ns) = 14.956 ns; Loc. = LAB_X31_Y10; Fanout = 9; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[165\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_28~29 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[165] } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.545 ns) 15.828 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_29~10 57 COMB LAB_X31_Y10 2 " "Info: 57: + IC(0.327 ns) + CELL(0.545 ns) = 15.828 ns; Loc. = LAB_X31_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_29~10'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[165] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_29~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 15.863 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_29~14 58 COMB LAB_X31_Y10 2 " "Info: 58: + IC(0.000 ns) + CELL(0.035 ns) = 15.863 ns; Loc. = LAB_X31_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_29~14'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_29~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_29~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 15.898 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_29~18 59 COMB LAB_X31_Y10 2 " "Info: 59: + IC(0.000 ns) + CELL(0.035 ns) = 15.898 ns; Loc. = LAB_X31_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_29~18'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_29~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_29~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 15.933 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_29~22 60 COMB LAB_X31_Y10 2 " "Info: 60: + IC(0.000 ns) + CELL(0.035 ns) = 15.933 ns; Loc. = LAB_X31_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_29~22'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_29~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_29~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 15.968 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_29~26 61 COMB LAB_X31_Y10 2 " "Info: 61: + IC(0.000 ns) + CELL(0.035 ns) = 15.968 ns; Loc. = LAB_X31_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_29~26'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_29~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_29~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 16.003 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_29~30 62 COMB LAB_X31_Y10 1 " "Info: 62: + IC(0.000 ns) + CELL(0.035 ns) = 16.003 ns; Loc. = LAB_X31_Y10; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_29~30'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_29~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_29~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 16.128 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_29~33 63 COMB LAB_X31_Y10 6 " "Info: 63: + IC(0.000 ns) + CELL(0.125 ns) = 16.128 ns; Loc. = LAB_X31_Y10; Fanout = 6; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_29~33'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_29~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_29~33 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.138 ns) + CELL(0.357 ns) 16.623 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[198\] 64 COMB LAB_X30_Y10 9 " "Info: 64: + IC(0.138 ns) + CELL(0.357 ns) = 16.623 ns; Loc. = LAB_X30_Y10; Fanout = 9; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[198\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_29~33 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[198] } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.545 ns) 17.495 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_30~10 65 COMB LAB_X30_Y10 2 " "Info: 65: + IC(0.327 ns) + CELL(0.545 ns) = 17.495 ns; Loc. = LAB_X30_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_30~10'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[198] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_30~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 17.530 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_30~14 66 COMB LAB_X30_Y10 2 " "Info: 66: + IC(0.000 ns) + CELL(0.035 ns) = 17.530 ns; Loc. = LAB_X30_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_30~14'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_30~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_30~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 17.565 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_30~18 67 COMB LAB_X30_Y10 2 " "Info: 67: + IC(0.000 ns) + CELL(0.035 ns) = 17.565 ns; Loc. = LAB_X30_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_30~18'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_30~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_30~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 17.600 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_30~22 68 COMB LAB_X30_Y10 2 " "Info: 68: + IC(0.000 ns) + CELL(0.035 ns) = 17.600 ns; Loc. = LAB_X30_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_30~22'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_30~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_30~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 17.635 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_30~26 69 COMB LAB_X30_Y10 2 " "Info: 69: + IC(0.000 ns) + CELL(0.035 ns) = 17.635 ns; Loc. = LAB_X30_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_30~26'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_30~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_30~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 17.670 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_30~30 70 COMB LAB_X30_Y10 2 " "Info: 70: + IC(0.000 ns) + CELL(0.035 ns) = 17.670 ns; Loc. = LAB_X30_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_30~30'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_30~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_30~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 17.705 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_30~34 71 COMB LAB_X30_Y10 1 " "Info: 71: + IC(0.000 ns) + CELL(0.035 ns) = 17.705 ns; Loc. = LAB_X30_Y10; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_30~34'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_30~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_30~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 17.830 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_30~37 72 COMB LAB_X30_Y10 7 " "Info: 72: + IC(0.000 ns) + CELL(0.125 ns) = 17.830 ns; Loc. = LAB_X30_Y10; Fanout = 7; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_30~37'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_30~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_30~37 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.138 ns) + CELL(0.357 ns) 18.325 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[231\] 73 COMB LAB_X29_Y10 9 " "Info: 73: + IC(0.138 ns) + CELL(0.357 ns) = 18.325 ns; Loc. = LAB_X29_Y10; Fanout = 9; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[231\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_30~37 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[231] } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.545 ns) 19.197 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_31~10 74 COMB LAB_X29_Y10 2 " "Info: 74: + IC(0.327 ns) + CELL(0.545 ns) = 19.197 ns; Loc. = LAB_X29_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_31~10'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[231] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 19.232 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_31~14 75 COMB LAB_X29_Y10 2 " "Info: 75: + IC(0.000 ns) + CELL(0.035 ns) = 19.232 ns; Loc. = LAB_X29_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_31~14'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 19.267 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_31~18 76 COMB LAB_X29_Y10 2 " "Info: 76: + IC(0.000 ns) + CELL(0.035 ns) = 19.267 ns; Loc. = LAB_X29_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_31~18'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 19.302 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_31~22 77 COMB LAB_X29_Y10 2 " "Info: 77: + IC(0.000 ns) + CELL(0.035 ns) = 19.302 ns; Loc. = LAB_X29_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_31~22'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 19.337 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_31~26 78 COMB LAB_X29_Y10 2 " "Info: 78: + IC(0.000 ns) + CELL(0.035 ns) = 19.337 ns; Loc. = LAB_X29_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_31~26'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 19.372 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_31~30 79 COMB LAB_X29_Y10 2 " "Info: 79: + IC(0.000 ns) + CELL(0.035 ns) = 19.372 ns; Loc. = LAB_X29_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_31~30'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 19.407 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_31~34 80 COMB LAB_X29_Y10 2 " "Info: 80: + IC(0.000 ns) + CELL(0.035 ns) = 19.407 ns; Loc. = LAB_X29_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_31~34'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 19.442 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_31~38 81 COMB LAB_X29_Y10 1 " "Info: 81: + IC(0.000 ns) + CELL(0.035 ns) = 19.442 ns; Loc. = LAB_X29_Y10; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_31~38'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 19.567 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_31~41 82 COMB LAB_X29_Y10 8 " "Info: 82: + IC(0.000 ns) + CELL(0.125 ns) = 19.567 ns; Loc. = LAB_X29_Y10; Fanout = 8; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_31~41'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~41 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.357 ns) 20.300 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[264\] 83 COMB LAB_X27_Y10 9 " "Info: 83: + IC(0.376 ns) + CELL(0.357 ns) = 20.300 ns; Loc. = LAB_X27_Y10; Fanout = 9; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[264\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.733 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~41 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[264] } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.421 ns) + CELL(0.545 ns) 21.266 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_32~10 84 COMB LAB_X26_Y10 2 " "Info: 84: + IC(0.421 ns) + CELL(0.545 ns) = 21.266 ns; Loc. = LAB_X26_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_32~10'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[264] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 21.301 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_32~14 85 COMB LAB_X26_Y10 2 " "Info: 85: + IC(0.000 ns) + CELL(0.035 ns) = 21.301 ns; Loc. = LAB_X26_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_32~14'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 21.336 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_32~18 86 COMB LAB_X26_Y10 2 " "Info: 86: + IC(0.000 ns) + CELL(0.035 ns) = 21.336 ns; Loc. = LAB_X26_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_32~18'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 21.371 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_32~22 87 COMB LAB_X26_Y10 2 " "Info: 87: + IC(0.000 ns) + CELL(0.035 ns) = 21.371 ns; Loc. = LAB_X26_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_32~22'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 21.406 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_32~26 88 COMB LAB_X26_Y10 2 " "Info: 88: + IC(0.000 ns) + CELL(0.035 ns) = 21.406 ns; Loc. = LAB_X26_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_32~26'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 21.441 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_32~30 89 COMB LAB_X26_Y10 2 " "Info: 89: + IC(0.000 ns) + CELL(0.035 ns) = 21.441 ns; Loc. = LAB_X26_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_32~30'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 21.476 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_32~34 90 COMB LAB_X26_Y10 2 " "Info: 90: + IC(0.000 ns) + CELL(0.035 ns) = 21.476 ns; Loc. = LAB_X26_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_32~34'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 21.511 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_32~38 91 COMB LAB_X26_Y10 2 " "Info: 91: + IC(0.000 ns) + CELL(0.035 ns) = 21.511 ns; Loc. = LAB_X26_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_32~38'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 21.546 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_32~42 92 COMB LAB_X26_Y10 1 " "Info: 92: + IC(0.000 ns) + CELL(0.035 ns) = 21.546 ns; Loc. = LAB_X26_Y10; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_32~42'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 21.671 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_32~45 93 COMB LAB_X26_Y10 9 " "Info: 93: + IC(0.000 ns) + CELL(0.125 ns) = 21.671 ns; Loc. = LAB_X26_Y10; Fanout = 9; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_32~45'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~45 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.138 ns) + CELL(0.357 ns) 22.166 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[297\] 94 COMB LAB_X27_Y10 9 " "Info: 94: + IC(0.138 ns) + CELL(0.357 ns) = 22.166 ns; Loc. = LAB_X27_Y10; Fanout = 9; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[297\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~45 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[297] } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.202 ns) + CELL(0.545 ns) 23.913 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_3~10 95 COMB LAB_X18_Y14 2 " "Info: 95: + IC(1.202 ns) + CELL(0.545 ns) = 23.913 ns; Loc. = LAB_X18_Y14; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_3~10'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.747 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[297] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 23.948 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_3~14 96 COMB LAB_X18_Y14 2 " "Info: 96: + IC(0.000 ns) + CELL(0.035 ns) = 23.948 ns; Loc. = LAB_X18_Y14; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_3~14'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 23.983 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_3~18 97 COMB LAB_X18_Y14 2 " "Info: 97: + IC(0.000 ns) + CELL(0.035 ns) = 23.983 ns; Loc. = LAB_X18_Y14; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_3~18'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 24.018 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_3~22 98 COMB LAB_X18_Y14 2 " "Info: 98: + IC(0.000 ns) + CELL(0.035 ns) = 24.018 ns; Loc. = LAB_X18_Y14; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_3~22'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 24.053 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_3~26 99 COMB LAB_X18_Y14 2 " "Info: 99: + IC(0.000 ns) + CELL(0.035 ns) = 24.053 ns; Loc. = LAB_X18_Y14; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_3~26'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 24.088 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_3~30 100 COMB LAB_X18_Y14 2 " "Info: 100: + IC(0.000 ns) + CELL(0.035 ns) = 24.088 ns; Loc. = LAB_X18_Y14; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_3~30'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 24.123 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_3~34 101 COMB LAB_X18_Y14 2 " "Info: 101: + IC(0.000 ns) + CELL(0.035 ns) = 24.123 ns; Loc. = LAB_X18_Y14; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_3~34'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 24.158 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_3~38 102 COMB LAB_X18_Y14 2 " "Info: 102: + IC(0.000 ns) + CELL(0.035 ns) = 24.158 ns; Loc. = LAB_X18_Y14; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_3~38'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.035 ns) 24.325 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_3~42 103 COMB LAB_X18_Y13 2 " "Info: 103: + IC(0.132 ns) + CELL(0.035 ns) = 24.325 ns; Loc. = LAB_X18_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_3~42'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.167 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 24.360 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_3~46 104 COMB LAB_X18_Y13 1 " "Info: 104: + IC(0.000 ns) + CELL(0.035 ns) = 24.360 ns; Loc. = LAB_X18_Y13; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_3~46'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~46 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 24.485 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_3~49 105 COMB LAB_X18_Y13 10 " "Info: 105: + IC(0.000 ns) + CELL(0.125 ns) = 24.485 ns; Loc. = LAB_X18_Y13; Fanout = 10; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_3~49'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~49 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.417 ns) + CELL(0.357 ns) 25.259 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[330\] 106 COMB LAB_X18_Y14 9 " "Info: 106: + IC(0.417 ns) + CELL(0.357 ns) = 25.259 ns; Loc. = LAB_X18_Y14; Fanout = 9; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[330\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~49 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[330] } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.545 ns) 26.531 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_4~10 107 COMB LAB_X17_Y16 2 " "Info: 107: + IC(0.727 ns) + CELL(0.545 ns) = 26.531 ns; Loc. = LAB_X17_Y16; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_4~10'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[330] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 26.566 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_4~14 108 COMB LAB_X17_Y16 2 " "Info: 108: + IC(0.000 ns) + CELL(0.035 ns) = 26.566 ns; Loc. = LAB_X17_Y16; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_4~14'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 26.601 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_4~18 109 COMB LAB_X17_Y16 2 " "Info: 109: + IC(0.000 ns) + CELL(0.035 ns) = 26.601 ns; Loc. = LAB_X17_Y16; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_4~18'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 26.636 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_4~22 110 COMB LAB_X17_Y16 2 " "Info: 110: + IC(0.000 ns) + CELL(0.035 ns) = 26.636 ns; Loc. = LAB_X17_Y16; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_4~22'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 26.671 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_4~26 111 COMB LAB_X17_Y16 2 " "Info: 111: + IC(0.000 ns) + CELL(0.035 ns) = 26.671 ns; Loc. = LAB_X17_Y16; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_4~26'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 26.706 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_4~30 112 COMB LAB_X17_Y16 2 " "Info: 112: + IC(0.000 ns) + CELL(0.035 ns) = 26.706 ns; Loc. = LAB_X17_Y16; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_4~30'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 26.741 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_4~34 113 COMB LAB_X17_Y16 2 " "Info: 113: + IC(0.000 ns) + CELL(0.035 ns) = 26.741 ns; Loc. = LAB_X17_Y16; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_4~34'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 26.776 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_4~38 114 COMB LAB_X17_Y16 2 " "Info: 114: + IC(0.000 ns) + CELL(0.035 ns) = 26.776 ns; Loc. = LAB_X17_Y16; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_4~38'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.165 ns) + CELL(0.035 ns) 26.976 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_4~42 115 COMB LAB_X17_Y15 2 " "Info: 115: + IC(0.165 ns) + CELL(0.035 ns) = 26.976 ns; Loc. = LAB_X17_Y15; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_4~42'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 27.011 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_4~46 116 COMB LAB_X17_Y15 2 " "Info: 116: + IC(0.000 ns) + CELL(0.035 ns) = 27.011 ns; Loc. = LAB_X17_Y15; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_4~46'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~46 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 27.046 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_4~50 117 COMB LAB_X17_Y15 1 " "Info: 117: + IC(0.000 ns) + CELL(0.035 ns) = 27.046 ns; Loc. = LAB_X17_Y15; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_4~50'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 27.171 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_4~53 118 COMB LAB_X17_Y15 11 " "Info: 118: + IC(0.000 ns) + CELL(0.125 ns) = 27.171 ns; Loc. = LAB_X17_Y15; Fanout = 11; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_4~53'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~53 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.417 ns) + CELL(0.357 ns) 27.945 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[363\] 119 COMB LAB_X17_Y16 9 " "Info: 119: + IC(0.417 ns) + CELL(0.357 ns) = 27.945 ns; Loc. = LAB_X17_Y16; Fanout = 9; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[363\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~53 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[363] } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.421 ns) + CELL(0.545 ns) 28.911 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_5~10 120 COMB LAB_X18_Y16 2 " "Info: 120: + IC(0.421 ns) + CELL(0.545 ns) = 28.911 ns; Loc. = LAB_X18_Y16; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_5~10'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[363] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 28.946 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_5~14 121 COMB LAB_X18_Y16 2 " "Info: 121: + IC(0.000 ns) + CELL(0.035 ns) = 28.946 ns; Loc. = LAB_X18_Y16; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_5~14'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 28.981 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_5~18 122 COMB LAB_X18_Y16 2 " "Info: 122: + IC(0.000 ns) + CELL(0.035 ns) = 28.981 ns; Loc. = LAB_X18_Y16; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_5~18'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 29.016 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_5~22 123 COMB LAB_X18_Y16 2 " "Info: 123: + IC(0.000 ns) + CELL(0.035 ns) = 29.016 ns; Loc. = LAB_X18_Y16; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_5~22'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 29.051 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_5~26 124 COMB LAB_X18_Y16 2 " "Info: 124: + IC(0.000 ns) + CELL(0.035 ns) = 29.051 ns; Loc. = LAB_X18_Y16; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_5~26'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 29.086 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_5~30 125 COMB LAB_X18_Y16 2 " "Info: 125: + IC(0.000 ns) + CELL(0.035 ns) = 29.086 ns; Loc. = LAB_X18_Y16; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_5~30'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 29.121 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_5~34 126 COMB LAB_X18_Y16 2 " "Info: 126: + IC(0.000 ns) + CELL(0.035 ns) = 29.121 ns; Loc. = LAB_X18_Y16; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_5~34'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 29.156 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_5~38 127 COMB LAB_X18_Y16 2 " "Info: 127: + IC(0.000 ns) + CELL(0.035 ns) = 29.156 ns; Loc. = LAB_X18_Y16; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_5~38'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.035 ns) 29.323 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_5~42 128 COMB LAB_X18_Y15 2 " "Info: 128: + IC(0.132 ns) + CELL(0.035 ns) = 29.323 ns; Loc. = LAB_X18_Y15; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_5~42'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.167 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 29.358 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_5~46 129 COMB LAB_X18_Y15 2 " "Info: 129: + IC(0.000 ns) + CELL(0.035 ns) = 29.358 ns; Loc. = LAB_X18_Y15; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_5~46'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~46 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 29.393 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_5~50 130 COMB LAB_X18_Y15 2 " "Info: 130: + IC(0.000 ns) + CELL(0.035 ns) = 29.393 ns; Loc. = LAB_X18_Y15; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_5~50'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 29.428 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_5~54 131 COMB LAB_X18_Y15 1 " "Info: 131: + IC(0.000 ns) + CELL(0.035 ns) = 29.428 ns; Loc. = LAB_X18_Y15; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_5~54'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~54 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 29.553 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_5~57 132 COMB LAB_X18_Y15 12 " "Info: 132: + IC(0.000 ns) + CELL(0.125 ns) = 29.553 ns; Loc. = LAB_X18_Y15; Fanout = 12; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_5~57'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~57 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.417 ns) + CELL(0.357 ns) 30.327 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[396\] 133 COMB LAB_X18_Y16 9 " "Info: 133: + IC(0.417 ns) + CELL(0.357 ns) = 30.327 ns; Loc. = LAB_X18_Y16; Fanout = 9; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[396\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~57 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[396] } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.545 ns) 31.551 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_6~10 134 COMB LAB_X22_Y16 2 " "Info: 134: + IC(0.679 ns) + CELL(0.545 ns) = 31.551 ns; Loc. = LAB_X22_Y16; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_6~10'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.224 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[396] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 31.586 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_6~14 135 COMB LAB_X22_Y16 2 " "Info: 135: + IC(0.000 ns) + CELL(0.035 ns) = 31.586 ns; Loc. = LAB_X22_Y16; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_6~14'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 31.621 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_6~18 136 COMB LAB_X22_Y16 2 " "Info: 136: + IC(0.000 ns) + CELL(0.035 ns) = 31.621 ns; Loc. = LAB_X22_Y16; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_6~18'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 31.656 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_6~22 137 COMB LAB_X22_Y16 2 " "Info: 137: + IC(0.000 ns) + CELL(0.035 ns) = 31.656 ns; Loc. = LAB_X22_Y16; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_6~22'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 31.691 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_6~26 138 COMB LAB_X22_Y16 2 " "Info: 138: + IC(0.000 ns) + CELL(0.035 ns) = 31.691 ns; Loc. = LAB_X22_Y16; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_6~26'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 31.726 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_6~30 139 COMB LAB_X22_Y16 2 " "Info: 139: + IC(0.000 ns) + CELL(0.035 ns) = 31.726 ns; Loc. = LAB_X22_Y16; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_6~30'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 31.761 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_6~34 140 COMB LAB_X22_Y16 2 " "Info: 140: + IC(0.000 ns) + CELL(0.035 ns) = 31.761 ns; Loc. = LAB_X22_Y16; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_6~34'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 31.796 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_6~38 141 COMB LAB_X22_Y16 2 " "Info: 141: + IC(0.000 ns) + CELL(0.035 ns) = 31.796 ns; Loc. = LAB_X22_Y16; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_6~38'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.165 ns) + CELL(0.035 ns) 31.996 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_6~42 142 COMB LAB_X22_Y15 2 " "Info: 142: + IC(0.165 ns) + CELL(0.035 ns) = 31.996 ns; Loc. = LAB_X22_Y15; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_6~42'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 32.031 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_6~46 143 COMB LAB_X22_Y15 2 " "Info: 143: + IC(0.000 ns) + CELL(0.035 ns) = 32.031 ns; Loc. = LAB_X22_Y15; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_6~46'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~46 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 32.066 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_6~50 144 COMB LAB_X22_Y15 2 " "Info: 144: + IC(0.000 ns) + CELL(0.035 ns) = 32.066 ns; Loc. = LAB_X22_Y15; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_6~50'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 32.101 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_6~54 145 COMB LAB_X22_Y15 2 " "Info: 145: + IC(0.000 ns) + CELL(0.035 ns) = 32.101 ns; Loc. = LAB_X22_Y15; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_6~54'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~54 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 32.136 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_6~58 146 COMB LAB_X22_Y15 1 " "Info: 146: + IC(0.000 ns) + CELL(0.035 ns) = 32.136 ns; Loc. = LAB_X22_Y15; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_6~58'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~58 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 32.261 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_6~61 147 COMB LAB_X22_Y15 13 " "Info: 147: + IC(0.000 ns) + CELL(0.125 ns) = 32.261 ns; Loc. = LAB_X22_Y15; Fanout = 13; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_6~61'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~61 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.417 ns) + CELL(0.357 ns) 33.035 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[429\] 148 COMB LAB_X22_Y16 9 " "Info: 148: + IC(0.417 ns) + CELL(0.357 ns) = 33.035 ns; Loc. = LAB_X22_Y16; Fanout = 9; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[429\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~61 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[429] } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.545 ns) 34.735 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_7~10 149 COMB LAB_X29_Y13 2 " "Info: 149: + IC(1.155 ns) + CELL(0.545 ns) = 34.735 ns; Loc. = LAB_X29_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_7~10'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[429] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 34.770 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_7~14 150 COMB LAB_X29_Y13 2 " "Info: 150: + IC(0.000 ns) + CELL(0.035 ns) = 34.770 ns; Loc. = LAB_X29_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_7~14'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 34.805 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_7~18 151 COMB LAB_X29_Y13 2 " "Info: 151: + IC(0.000 ns) + CELL(0.035 ns) = 34.805 ns; Loc. = LAB_X29_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_7~18'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 34.840 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_7~22 152 COMB LAB_X29_Y13 2 " "Info: 152: + IC(0.000 ns) + CELL(0.035 ns) = 34.840 ns; Loc. = LAB_X29_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_7~22'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 34.875 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_7~26 153 COMB LAB_X29_Y13 2 " "Info: 153: + IC(0.000 ns) + CELL(0.035 ns) = 34.875 ns; Loc. = LAB_X29_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_7~26'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 34.910 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_7~30 154 COMB LAB_X29_Y13 2 " "Info: 154: + IC(0.000 ns) + CELL(0.035 ns) = 34.910 ns; Loc. = LAB_X29_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_7~30'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.035 ns) 35.077 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_7~34 155 COMB LAB_X29_Y12 2 " "Info: 155: + IC(0.132 ns) + CELL(0.035 ns) = 35.077 ns; Loc. = LAB_X29_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_7~34'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.167 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 35.112 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_7~38 156 COMB LAB_X29_Y12 2 " "Info: 156: + IC(0.000 ns) + CELL(0.035 ns) = 35.112 ns; Loc. = LAB_X29_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_7~38'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 35.147 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_7~42 157 COMB LAB_X29_Y12 2 " "Info: 157: + IC(0.000 ns) + CELL(0.035 ns) = 35.147 ns; Loc. = LAB_X29_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_7~42'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 35.182 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_7~46 158 COMB LAB_X29_Y12 2 " "Info: 158: + IC(0.000 ns) + CELL(0.035 ns) = 35.182 ns; Loc. = LAB_X29_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_7~46'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~46 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 35.217 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_7~50 159 COMB LAB_X29_Y12 2 " "Info: 159: + IC(0.000 ns) + CELL(0.035 ns) = 35.217 ns; Loc. = LAB_X29_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_7~50'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 35.252 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_7~54 160 COMB LAB_X29_Y12 2 " "Info: 160: + IC(0.000 ns) + CELL(0.035 ns) = 35.252 ns; Loc. = LAB_X29_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_7~54'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~54 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 35.287 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_7~58 161 COMB LAB_X29_Y12 2 " "Info: 161: + IC(0.000 ns) + CELL(0.035 ns) = 35.287 ns; Loc. = LAB_X29_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_7~58'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~58 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 35.322 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_7~62 162 COMB LAB_X29_Y12 1 " "Info: 162: + IC(0.000 ns) + CELL(0.035 ns) = 35.322 ns; Loc. = LAB_X29_Y12; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_7~62'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~62 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.088 ns) + CELL(0.125 ns) 35.535 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_7~65 163 COMB LAB_X29_Y12 14 " "Info: 163: + IC(0.088 ns) + CELL(0.125 ns) = 35.535 ns; Loc. = LAB_X29_Y12; Fanout = 14; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_7~65'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.213 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~65 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.154 ns) 36.739 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|StageOut\[451\]~1158 164 COMB LAB_X23_Y13 3 " "Info: 164: + IC(1.050 ns) + CELL(0.154 ns) = 36.739 ns; Loc. = LAB_X23_Y13; Fanout = 3; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|StageOut\[451\]~1158'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.204 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~65 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|StageOut[451]~1158 } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 202 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.703 ns) + CELL(0.350 ns) 37.792 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_8~22 165 COMB LAB_X30_Y13 2 " "Info: 165: + IC(0.703 ns) + CELL(0.350 ns) = 37.792 ns; Loc. = LAB_X30_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_8~22'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.053 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|StageOut[451]~1158 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 37.827 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_8~26 166 COMB LAB_X30_Y13 2 " "Info: 166: + IC(0.000 ns) + CELL(0.035 ns) = 37.827 ns; Loc. = LAB_X30_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_8~26'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 37.862 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_8~30 167 COMB LAB_X30_Y13 2 " "Info: 167: + IC(0.000 ns) + CELL(0.035 ns) = 37.862 ns; Loc. = LAB_X30_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_8~30'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 37.897 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_8~34 168 COMB LAB_X30_Y13 2 " "Info: 168: + IC(0.000 ns) + CELL(0.035 ns) = 37.897 ns; Loc. = LAB_X30_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_8~34'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 37.932 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_8~38 169 COMB LAB_X30_Y13 2 " "Info: 169: + IC(0.000 ns) + CELL(0.035 ns) = 37.932 ns; Loc. = LAB_X30_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_8~38'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.165 ns) + CELL(0.035 ns) 38.132 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_8~42 170 COMB LAB_X30_Y12 2 " "Info: 170: + IC(0.165 ns) + CELL(0.035 ns) = 38.132 ns; Loc. = LAB_X30_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_8~42'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 38.167 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_8~46 171 COMB LAB_X30_Y12 2 " "Info: 171: + IC(0.000 ns) + CELL(0.035 ns) = 38.167 ns; Loc. = LAB_X30_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_8~46'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~46 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 38.202 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_8~50 172 COMB LAB_X30_Y12 2 " "Info: 172: + IC(0.000 ns) + CELL(0.035 ns) = 38.202 ns; Loc. = LAB_X30_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_8~50'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 38.237 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_8~54 173 COMB LAB_X30_Y12 2 " "Info: 173: + IC(0.000 ns) + CELL(0.035 ns) = 38.237 ns; Loc. = LAB_X30_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_8~54'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~54 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 38.272 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_8~58 174 COMB LAB_X30_Y12 2 " "Info: 174: + IC(0.000 ns) + CELL(0.035 ns) = 38.272 ns; Loc. = LAB_X30_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_8~58'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~58 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 38.307 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_8~62 175 COMB LAB_X30_Y12 2 " "Info: 175: + IC(0.000 ns) + CELL(0.035 ns) = 38.307 ns; Loc. = LAB_X30_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_8~62'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~62 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 38.342 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_8~66 176 COMB LAB_X30_Y12 1 " "Info: 176: + IC(0.000 ns) + CELL(0.035 ns) = 38.342 ns; Loc. = LAB_X30_Y12; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_8~66'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~66 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 38.467 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_8~69 177 COMB LAB_X30_Y12 15 " "Info: 177: + IC(0.000 ns) + CELL(0.125 ns) = 38.467 ns; Loc. = LAB_X30_Y12; Fanout = 15; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_8~69'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~69 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.417 ns) + CELL(0.357 ns) 39.241 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[495\] 178 COMB LAB_X30_Y13 9 " "Info: 178: + IC(0.417 ns) + CELL(0.357 ns) = 39.241 ns; Loc. = LAB_X30_Y13; Fanout = 9; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[495\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~69 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[495] } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.545 ns) 40.464 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~10 179 COMB LAB_X33_Y13 2 " "Info: 179: + IC(0.678 ns) + CELL(0.545 ns) = 40.464 ns; Loc. = LAB_X33_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~10'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[495] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 40.499 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~14 180 COMB LAB_X33_Y13 2 " "Info: 180: + IC(0.000 ns) + CELL(0.035 ns) = 40.499 ns; Loc. = LAB_X33_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~14'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 40.534 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~18 181 COMB LAB_X33_Y13 2 " "Info: 181: + IC(0.000 ns) + CELL(0.035 ns) = 40.534 ns; Loc. = LAB_X33_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~18'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 40.569 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~22 182 COMB LAB_X33_Y13 2 " "Info: 182: + IC(0.000 ns) + CELL(0.035 ns) = 40.569 ns; Loc. = LAB_X33_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~22'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 40.604 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~26 183 COMB LAB_X33_Y13 2 " "Info: 183: + IC(0.000 ns) + CELL(0.035 ns) = 40.604 ns; Loc. = LAB_X33_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~26'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 40.639 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~30 184 COMB LAB_X33_Y13 2 " "Info: 184: + IC(0.000 ns) + CELL(0.035 ns) = 40.639 ns; Loc. = LAB_X33_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~30'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 40.674 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~34 185 COMB LAB_X33_Y13 2 " "Info: 185: + IC(0.000 ns) + CELL(0.035 ns) = 40.674 ns; Loc. = LAB_X33_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~34'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 40.709 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~38 186 COMB LAB_X33_Y13 2 " "Info: 186: + IC(0.000 ns) + CELL(0.035 ns) = 40.709 ns; Loc. = LAB_X33_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~38'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.165 ns) + CELL(0.035 ns) 40.909 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~42 187 COMB LAB_X33_Y12 2 " "Info: 187: + IC(0.165 ns) + CELL(0.035 ns) = 40.909 ns; Loc. = LAB_X33_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~42'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 40.944 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~46 188 COMB LAB_X33_Y12 2 " "Info: 188: + IC(0.000 ns) + CELL(0.035 ns) = 40.944 ns; Loc. = LAB_X33_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~46'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~46 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 40.979 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~50 189 COMB LAB_X33_Y12 2 " "Info: 189: + IC(0.000 ns) + CELL(0.035 ns) = 40.979 ns; Loc. = LAB_X33_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~50'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 41.014 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~54 190 COMB LAB_X33_Y12 2 " "Info: 190: + IC(0.000 ns) + CELL(0.035 ns) = 41.014 ns; Loc. = LAB_X33_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~54'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~54 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 41.049 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~58 191 COMB LAB_X33_Y12 2 " "Info: 191: + IC(0.000 ns) + CELL(0.035 ns) = 41.049 ns; Loc. = LAB_X33_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~58'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~58 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 41.084 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~62 192 COMB LAB_X33_Y12 2 " "Info: 192: + IC(0.000 ns) + CELL(0.035 ns) = 41.084 ns; Loc. = LAB_X33_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~62'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~62 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 41.119 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~66 193 COMB LAB_X33_Y12 2 " "Info: 193: + IC(0.000 ns) + CELL(0.035 ns) = 41.119 ns; Loc. = LAB_X33_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~66'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~66 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 41.154 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~70 194 COMB LAB_X33_Y12 1 " "Info: 194: + IC(0.000 ns) + CELL(0.035 ns) = 41.154 ns; Loc. = LAB_X33_Y12; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~70'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~70 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.061 ns) + CELL(0.125 ns) 41.340 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~73 195 COMB LAB_X33_Y12 16 " "Info: 195: + IC(0.061 ns) + CELL(0.125 ns) = 41.340 ns; Loc. = LAB_X33_Y12; Fanout = 16; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_9~73'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.186 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~73 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.480 ns) + CELL(0.272 ns) 42.092 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[528\] 196 COMB LAB_X30_Y12 9 " "Info: 196: + IC(0.480 ns) + CELL(0.272 ns) = 42.092 ns; Loc. = LAB_X30_Y12; Fanout = 9; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[528\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.752 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~73 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[528] } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.545 ns) 43.565 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~10 197 COMB LAB_X34_Y13 2 " "Info: 197: + IC(0.928 ns) + CELL(0.545 ns) = 43.565 ns; Loc. = LAB_X34_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~10'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[528] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 43.600 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~14 198 COMB LAB_X34_Y13 2 " "Info: 198: + IC(0.000 ns) + CELL(0.035 ns) = 43.600 ns; Loc. = LAB_X34_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~14'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 43.635 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~18 199 COMB LAB_X34_Y13 2 " "Info: 199: + IC(0.000 ns) + CELL(0.035 ns) = 43.635 ns; Loc. = LAB_X34_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~18'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 43.670 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~22 200 COMB LAB_X34_Y13 2 " "Info: 200: + IC(0.000 ns) + CELL(0.035 ns) = 43.670 ns; Loc. = LAB_X34_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~22'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 43.705 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~26 201 COMB LAB_X34_Y13 2 " "Info: 201: + IC(0.000 ns) + CELL(0.035 ns) = 43.705 ns; Loc. = LAB_X34_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~26'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 43.740 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~30 202 COMB LAB_X34_Y13 2 " "Info: 202: + IC(0.000 ns) + CELL(0.035 ns) = 43.740 ns; Loc. = LAB_X34_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~30'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 43.775 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~34 203 COMB LAB_X34_Y13 2 " "Info: 203: + IC(0.000 ns) + CELL(0.035 ns) = 43.775 ns; Loc. = LAB_X34_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~34'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 43.810 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~38 204 COMB LAB_X34_Y13 2 " "Info: 204: + IC(0.000 ns) + CELL(0.035 ns) = 43.810 ns; Loc. = LAB_X34_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~38'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.035 ns) 43.977 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~42 205 COMB LAB_X34_Y12 2 " "Info: 205: + IC(0.132 ns) + CELL(0.035 ns) = 43.977 ns; Loc. = LAB_X34_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~42'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.167 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 44.012 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~46 206 COMB LAB_X34_Y12 2 " "Info: 206: + IC(0.000 ns) + CELL(0.035 ns) = 44.012 ns; Loc. = LAB_X34_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~46'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~46 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 44.047 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~50 207 COMB LAB_X34_Y12 2 " "Info: 207: + IC(0.000 ns) + CELL(0.035 ns) = 44.047 ns; Loc. = LAB_X34_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~50'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 44.082 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~54 208 COMB LAB_X34_Y12 2 " "Info: 208: + IC(0.000 ns) + CELL(0.035 ns) = 44.082 ns; Loc. = LAB_X34_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~54'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~54 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 44.117 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~58 209 COMB LAB_X34_Y12 2 " "Info: 209: + IC(0.000 ns) + CELL(0.035 ns) = 44.117 ns; Loc. = LAB_X34_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~58'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~58 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 44.152 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~62 210 COMB LAB_X34_Y12 2 " "Info: 210: + IC(0.000 ns) + CELL(0.035 ns) = 44.152 ns; Loc. = LAB_X34_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~62'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~62 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 44.187 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~66 211 COMB LAB_X34_Y12 2 " "Info: 211: + IC(0.000 ns) + CELL(0.035 ns) = 44.187 ns; Loc. = LAB_X34_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~66'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~66 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 44.222 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~70 212 COMB LAB_X34_Y12 2 " "Info: 212: + IC(0.000 ns) + CELL(0.035 ns) = 44.222 ns; Loc. = LAB_X34_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~70'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~70 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.088 ns) + CELL(0.035 ns) 44.345 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~74 213 COMB LAB_X34_Y12 1 " "Info: 213: + IC(0.088 ns) + CELL(0.035 ns) = 44.345 ns; Loc. = LAB_X34_Y12; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~74'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~74 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 44.470 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~77 214 COMB LAB_X34_Y12 17 " "Info: 214: + IC(0.000 ns) + CELL(0.125 ns) = 44.470 ns; Loc. = LAB_X34_Y12; Fanout = 17; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_10~77'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~77 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.701 ns) + CELL(0.272 ns) 45.443 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|StageOut\[548\]~1205 215 COMB LAB_X31_Y13 3 " "Info: 215: + IC(0.701 ns) + CELL(0.272 ns) = 45.443 ns; Loc. = LAB_X31_Y13; Fanout = 3; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|StageOut\[548\]~1205'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~77 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|StageOut[548]~1205 } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 202 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.350 ns) 46.274 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_11~26 216 COMB LAB_X35_Y13 2 " "Info: 216: + IC(0.481 ns) + CELL(0.350 ns) = 46.274 ns; Loc. = LAB_X35_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_11~26'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.831 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|StageOut[548]~1205 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 46.309 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_11~30 217 COMB LAB_X35_Y13 2 " "Info: 217: + IC(0.000 ns) + CELL(0.035 ns) = 46.309 ns; Loc. = LAB_X35_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_11~30'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 46.344 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_11~34 218 COMB LAB_X35_Y13 2 " "Info: 218: + IC(0.000 ns) + CELL(0.035 ns) = 46.344 ns; Loc. = LAB_X35_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_11~34'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 46.379 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_11~38 219 COMB LAB_X35_Y13 2 " "Info: 219: + IC(0.000 ns) + CELL(0.035 ns) = 46.379 ns; Loc. = LAB_X35_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_11~38'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.165 ns) + CELL(0.035 ns) 46.579 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_11~42 220 COMB LAB_X35_Y12 2 " "Info: 220: + IC(0.165 ns) + CELL(0.035 ns) = 46.579 ns; Loc. = LAB_X35_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_11~42'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 46.614 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_11~46 221 COMB LAB_X35_Y12 2 " "Info: 221: + IC(0.000 ns) + CELL(0.035 ns) = 46.614 ns; Loc. = LAB_X35_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_11~46'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~46 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 46.649 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_11~50 222 COMB LAB_X35_Y12 2 " "Info: 222: + IC(0.000 ns) + CELL(0.035 ns) = 46.649 ns; Loc. = LAB_X35_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_11~50'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 46.684 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_11~54 223 COMB LAB_X35_Y12 2 " "Info: 223: + IC(0.000 ns) + CELL(0.035 ns) = 46.684 ns; Loc. = LAB_X35_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_11~54'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~54 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 46.719 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_11~58 224 COMB LAB_X35_Y12 2 " "Info: 224: + IC(0.000 ns) + CELL(0.035 ns) = 46.719 ns; Loc. = LAB_X35_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_11~58'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~58 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 46.754 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_11~62 225 COMB LAB_X35_Y12 2 " "Info: 225: + IC(0.000 ns) + CELL(0.035 ns) = 46.754 ns; Loc. = LAB_X35_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_11~62'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~62 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 46.789 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_11~66 226 COMB LAB_X35_Y12 2 " "Info: 226: + IC(0.000 ns) + CELL(0.035 ns) = 46.789 ns; Loc. = LAB_X35_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_11~66'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~66 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 46.824 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_11~70 227 COMB LAB_X35_Y12 2 " "Info: 227: + IC(0.000 ns) + CELL(0.035 ns) = 46.824 ns; Loc. = LAB_X35_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_11~70'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~70 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.061 ns) + CELL(0.035 ns) 46.920 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_11~74 228 COMB LAB_X35_Y12 2 " "Info: 228: + IC(0.061 ns) + CELL(0.035 ns) = 46.920 ns; Loc. = LAB_X35_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_11~74'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~74 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 46.955 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_11~78 229 COMB LAB_X35_Y12 1 " "Info: 229: + IC(0.000 ns) + CELL(0.035 ns) = 46.955 ns; Loc. = LAB_X35_Y12; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_11~78'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~78 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 47.080 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_11~81 230 COMB LAB_X35_Y12 18 " "Info: 230: + IC(0.000 ns) + CELL(0.125 ns) = 47.080 ns; Loc. = LAB_X35_Y12; Fanout = 18; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_11~81'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~81 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.645 ns) + CELL(0.357 ns) 48.082 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[594\] 231 COMB LAB_X31_Y13 9 " "Info: 231: + IC(0.645 ns) + CELL(0.357 ns) = 48.082 ns; Loc. = LAB_X31_Y13; Fanout = 9; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[594\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~81 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[594] } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.545 ns) 49.306 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~10 232 COMB LAB_X27_Y13 2 " "Info: 232: + IC(0.679 ns) + CELL(0.545 ns) = 49.306 ns; Loc. = LAB_X27_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~10'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.224 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[594] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 49.341 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~14 233 COMB LAB_X27_Y13 2 " "Info: 233: + IC(0.000 ns) + CELL(0.035 ns) = 49.341 ns; Loc. = LAB_X27_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~14'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 49.376 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~18 234 COMB LAB_X27_Y13 2 " "Info: 234: + IC(0.000 ns) + CELL(0.035 ns) = 49.376 ns; Loc. = LAB_X27_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~18'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 49.411 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~22 235 COMB LAB_X27_Y13 2 " "Info: 235: + IC(0.000 ns) + CELL(0.035 ns) = 49.411 ns; Loc. = LAB_X27_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~22'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 49.446 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~26 236 COMB LAB_X27_Y13 2 " "Info: 236: + IC(0.000 ns) + CELL(0.035 ns) = 49.446 ns; Loc. = LAB_X27_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~26'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 49.481 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~30 237 COMB LAB_X27_Y13 2 " "Info: 237: + IC(0.000 ns) + CELL(0.035 ns) = 49.481 ns; Loc. = LAB_X27_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~30'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 49.516 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~34 238 COMB LAB_X27_Y13 2 " "Info: 238: + IC(0.000 ns) + CELL(0.035 ns) = 49.516 ns; Loc. = LAB_X27_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~34'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 49.551 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~38 239 COMB LAB_X27_Y13 2 " "Info: 239: + IC(0.000 ns) + CELL(0.035 ns) = 49.551 ns; Loc. = LAB_X27_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~38'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.165 ns) + CELL(0.035 ns) 49.751 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~42 240 COMB LAB_X27_Y12 2 " "Info: 240: + IC(0.165 ns) + CELL(0.035 ns) = 49.751 ns; Loc. = LAB_X27_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~42'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 49.786 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~46 241 COMB LAB_X27_Y12 2 " "Info: 241: + IC(0.000 ns) + CELL(0.035 ns) = 49.786 ns; Loc. = LAB_X27_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~46'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~46 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 49.821 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~50 242 COMB LAB_X27_Y12 2 " "Info: 242: + IC(0.000 ns) + CELL(0.035 ns) = 49.821 ns; Loc. = LAB_X27_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~50'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 49.856 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~54 243 COMB LAB_X27_Y12 2 " "Info: 243: + IC(0.000 ns) + CELL(0.035 ns) = 49.856 ns; Loc. = LAB_X27_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~54'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~54 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 49.891 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~58 244 COMB LAB_X27_Y12 2 " "Info: 244: + IC(0.000 ns) + CELL(0.035 ns) = 49.891 ns; Loc. = LAB_X27_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~58'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~58 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 49.926 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~62 245 COMB LAB_X27_Y12 2 " "Info: 245: + IC(0.000 ns) + CELL(0.035 ns) = 49.926 ns; Loc. = LAB_X27_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~62'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~62 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 49.961 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~66 246 COMB LAB_X27_Y12 2 " "Info: 246: + IC(0.000 ns) + CELL(0.035 ns) = 49.961 ns; Loc. = LAB_X27_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~66'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~66 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 49.996 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~70 247 COMB LAB_X27_Y12 2 " "Info: 247: + IC(0.000 ns) + CELL(0.035 ns) = 49.996 ns; Loc. = LAB_X27_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~70'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~70 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.061 ns) + CELL(0.035 ns) 50.092 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~74 248 COMB LAB_X27_Y12 2 " "Info: 248: + IC(0.061 ns) + CELL(0.035 ns) = 50.092 ns; Loc. = LAB_X27_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~74'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~74 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 50.127 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~78 249 COMB LAB_X27_Y12 2 " "Info: 249: + IC(0.000 ns) + CELL(0.035 ns) = 50.127 ns; Loc. = LAB_X27_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~78'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~78 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 50.162 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~82 250 COMB LAB_X27_Y12 1 " "Info: 250: + IC(0.000 ns) + CELL(0.035 ns) = 50.162 ns; Loc. = LAB_X27_Y12; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~82'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~82 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 50.287 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~85 251 COMB LAB_X27_Y12 18 " "Info: 251: + IC(0.000 ns) + CELL(0.125 ns) = 50.287 ns; Loc. = LAB_X27_Y12; Fanout = 18; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_12~85'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~85 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.272 ns) 51.289 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|StageOut\[614\]~1240 252 COMB LAB_X31_Y13 3 " "Info: 252: + IC(0.730 ns) + CELL(0.272 ns) = 51.289 ns; Loc. = LAB_X31_Y13; Fanout = 3; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|StageOut\[614\]~1240'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~85 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|StageOut[614]~1240 } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 202 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.731 ns) + CELL(0.350 ns) 52.370 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_14~34 253 COMB LAB_X26_Y12 2 " "Info: 253: + IC(0.731 ns) + CELL(0.350 ns) = 52.370 ns; Loc. = LAB_X26_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_14~34'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.081 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|StageOut[614]~1240 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 52.405 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_14~38 254 COMB LAB_X26_Y12 2 " "Info: 254: + IC(0.000 ns) + CELL(0.035 ns) = 52.405 ns; Loc. = LAB_X26_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_14~38'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 52.440 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_14~42 255 COMB LAB_X26_Y12 2 " "Info: 255: + IC(0.000 ns) + CELL(0.035 ns) = 52.440 ns; Loc. = LAB_X26_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_14~42'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 52.475 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_14~46 256 COMB LAB_X26_Y12 2 " "Info: 256: + IC(0.000 ns) + CELL(0.035 ns) = 52.475 ns; Loc. = LAB_X26_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_14~46'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~46 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 52.510 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_14~50 257 COMB LAB_X26_Y12 2 " "Info: 257: + IC(0.000 ns) + CELL(0.035 ns) = 52.510 ns; Loc. = LAB_X26_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_14~50'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 52.545 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_14~54 258 COMB LAB_X26_Y12 2 " "Info: 258: + IC(0.000 ns) + CELL(0.035 ns) = 52.545 ns; Loc. = LAB_X26_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_14~54'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~54 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 52.580 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_14~58 259 COMB LAB_X26_Y12 2 " "Info: 259: + IC(0.000 ns) + CELL(0.035 ns) = 52.580 ns; Loc. = LAB_X26_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_14~58'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~58 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 52.615 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_14~62 260 COMB LAB_X26_Y12 2 " "Info: 260: + IC(0.000 ns) + CELL(0.035 ns) = 52.615 ns; Loc. = LAB_X26_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_14~62'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~62 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.035 ns) 52.782 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_14~66 261 COMB LAB_X26_Y11 2 " "Info: 261: + IC(0.132 ns) + CELL(0.035 ns) = 52.782 ns; Loc. = LAB_X26_Y11; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_14~66'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.167 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~66 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 52.817 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_14~70 262 COMB LAB_X26_Y11 2 " "Info: 262: + IC(0.000 ns) + CELL(0.035 ns) = 52.817 ns; Loc. = LAB_X26_Y11; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_14~70'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~70 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 52.852 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_14~74 263 COMB LAB_X26_Y11 2 " "Info: 263: + IC(0.000 ns) + CELL(0.035 ns) = 52.852 ns; Loc. = LAB_X26_Y11; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_14~74'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~74 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 52.887 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_14~78 264 COMB LAB_X26_Y11 2 " "Info: 264: + IC(0.000 ns) + CELL(0.035 ns) = 52.887 ns; Loc. = LAB_X26_Y11; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_14~78'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~78 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 52.922 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_14~82 265 COMB LAB_X26_Y11 2 " "Info: 265: + IC(0.000 ns) + CELL(0.035 ns) = 52.922 ns; Loc. = LAB_X26_Y11; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_14~82'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~82 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 52.957 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_14~86 266 COMB LAB_X26_Y11 1 " "Info: 266: + IC(0.000 ns) + CELL(0.035 ns) = 52.957 ns; Loc. = LAB_X26_Y11; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_14~86'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~86 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 53.082 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_14~89 267 COMB LAB_X26_Y11 18 " "Info: 267: + IC(0.000 ns) + CELL(0.125 ns) = 53.082 ns; Loc. = LAB_X26_Y11; Fanout = 18; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_14~89'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~89 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.357 ns) 54.112 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[660\] 268 COMB LAB_X31_Y13 11 " "Info: 268: + IC(0.673 ns) + CELL(0.357 ns) = 54.112 ns; Loc. = LAB_X31_Y13; Fanout = 11; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[660\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.030 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~89 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[660] } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.872 ns) + CELL(0.545 ns) 55.529 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~10 269 COMB LAB_X25_Y13 2 " "Info: 269: + IC(0.872 ns) + CELL(0.545 ns) = 55.529 ns; Loc. = LAB_X25_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~10'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.417 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[660] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 55.564 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~14 270 COMB LAB_X25_Y13 2 " "Info: 270: + IC(0.000 ns) + CELL(0.035 ns) = 55.564 ns; Loc. = LAB_X25_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~14'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 55.599 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~18 271 COMB LAB_X25_Y13 2 " "Info: 271: + IC(0.000 ns) + CELL(0.035 ns) = 55.599 ns; Loc. = LAB_X25_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~18'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 55.634 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~22 272 COMB LAB_X25_Y13 2 " "Info: 272: + IC(0.000 ns) + CELL(0.035 ns) = 55.634 ns; Loc. = LAB_X25_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~22'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 55.669 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~26 273 COMB LAB_X25_Y13 2 " "Info: 273: + IC(0.000 ns) + CELL(0.035 ns) = 55.669 ns; Loc. = LAB_X25_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~26'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 55.704 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~30 274 COMB LAB_X25_Y13 2 " "Info: 274: + IC(0.000 ns) + CELL(0.035 ns) = 55.704 ns; Loc. = LAB_X25_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~30'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.165 ns) + CELL(0.035 ns) 55.904 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~34 275 COMB LAB_X25_Y12 2 " "Info: 275: + IC(0.165 ns) + CELL(0.035 ns) = 55.904 ns; Loc. = LAB_X25_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~34'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 55.939 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~38 276 COMB LAB_X25_Y12 2 " "Info: 276: + IC(0.000 ns) + CELL(0.035 ns) = 55.939 ns; Loc. = LAB_X25_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~38'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 55.974 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~42 277 COMB LAB_X25_Y12 2 " "Info: 277: + IC(0.000 ns) + CELL(0.035 ns) = 55.974 ns; Loc. = LAB_X25_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~42'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 56.009 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~46 278 COMB LAB_X25_Y12 2 " "Info: 278: + IC(0.000 ns) + CELL(0.035 ns) = 56.009 ns; Loc. = LAB_X25_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~46'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~46 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 56.044 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~50 279 COMB LAB_X25_Y12 2 " "Info: 279: + IC(0.000 ns) + CELL(0.035 ns) = 56.044 ns; Loc. = LAB_X25_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~50'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 56.079 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~54 280 COMB LAB_X25_Y12 2 " "Info: 280: + IC(0.000 ns) + CELL(0.035 ns) = 56.079 ns; Loc. = LAB_X25_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~54'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~54 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 56.114 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~58 281 COMB LAB_X25_Y12 2 " "Info: 281: + IC(0.000 ns) + CELL(0.035 ns) = 56.114 ns; Loc. = LAB_X25_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~58'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~58 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 56.149 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~62 282 COMB LAB_X25_Y12 2 " "Info: 282: + IC(0.000 ns) + CELL(0.035 ns) = 56.149 ns; Loc. = LAB_X25_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~62'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~62 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.173 ns) + CELL(0.035 ns) 56.357 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~66 283 COMB LAB_X25_Y11 2 " "Info: 283: + IC(0.173 ns) + CELL(0.035 ns) = 56.357 ns; Loc. = LAB_X25_Y11; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~66'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~66 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 56.392 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~70 284 COMB LAB_X25_Y11 2 " "Info: 284: + IC(0.000 ns) + CELL(0.035 ns) = 56.392 ns; Loc. = LAB_X25_Y11; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~70'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~70 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 56.427 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~74 285 COMB LAB_X25_Y11 2 " "Info: 285: + IC(0.000 ns) + CELL(0.035 ns) = 56.427 ns; Loc. = LAB_X25_Y11; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~74'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~74 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 56.462 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~78 286 COMB LAB_X25_Y11 2 " "Info: 286: + IC(0.000 ns) + CELL(0.035 ns) = 56.462 ns; Loc. = LAB_X25_Y11; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~78'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~78 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 56.497 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~82 287 COMB LAB_X25_Y11 2 " "Info: 287: + IC(0.000 ns) + CELL(0.035 ns) = 56.497 ns; Loc. = LAB_X25_Y11; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~82'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~82 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 56.532 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~86 288 COMB LAB_X25_Y11 2 " "Info: 288: + IC(0.000 ns) + CELL(0.035 ns) = 56.532 ns; Loc. = LAB_X25_Y11; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~86'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~86 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 56.567 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~90 289 COMB LAB_X25_Y11 1 " "Info: 289: + IC(0.000 ns) + CELL(0.035 ns) = 56.567 ns; Loc. = LAB_X25_Y11; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~90'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~90 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 56.692 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~93 290 COMB LAB_X25_Y11 18 " "Info: 290: + IC(0.000 ns) + CELL(0.125 ns) = 56.692 ns; Loc. = LAB_X25_Y11; Fanout = 18; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_15~93'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~93 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.864 ns) + CELL(0.357 ns) 57.913 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[693\] 291 COMB LAB_X31_Y13 12 " "Info: 291: + IC(0.864 ns) + CELL(0.357 ns) = 57.913 ns; Loc. = LAB_X31_Y13; Fanout = 12; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[693\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.221 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~93 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[693] } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.094 ns) + CELL(0.545 ns) 59.552 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~10 292 COMB LAB_X22_Y13 2 " "Info: 292: + IC(1.094 ns) + CELL(0.545 ns) = 59.552 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~10'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.639 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[693] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 59.587 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~14 293 COMB LAB_X22_Y13 2 " "Info: 293: + IC(0.000 ns) + CELL(0.035 ns) = 59.587 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~14'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 59.622 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~18 294 COMB LAB_X22_Y13 2 " "Info: 294: + IC(0.000 ns) + CELL(0.035 ns) = 59.622 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~18'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 59.657 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~22 295 COMB LAB_X22_Y13 2 " "Info: 295: + IC(0.000 ns) + CELL(0.035 ns) = 59.657 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~22'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 59.692 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~26 296 COMB LAB_X22_Y13 2 " "Info: 296: + IC(0.000 ns) + CELL(0.035 ns) = 59.692 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~26'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 59.727 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~30 297 COMB LAB_X22_Y13 2 " "Info: 297: + IC(0.000 ns) + CELL(0.035 ns) = 59.727 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~30'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.165 ns) + CELL(0.035 ns) 59.927 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~34 298 COMB LAB_X22_Y12 2 " "Info: 298: + IC(0.165 ns) + CELL(0.035 ns) = 59.927 ns; Loc. = LAB_X22_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~34'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 59.962 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~38 299 COMB LAB_X22_Y12 2 " "Info: 299: + IC(0.000 ns) + CELL(0.035 ns) = 59.962 ns; Loc. = LAB_X22_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~38'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 59.997 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~42 300 COMB LAB_X22_Y12 2 " "Info: 300: + IC(0.000 ns) + CELL(0.035 ns) = 59.997 ns; Loc. = LAB_X22_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~42'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 60.032 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~46 301 COMB LAB_X22_Y12 2 " "Info: 301: + IC(0.000 ns) + CELL(0.035 ns) = 60.032 ns; Loc. = LAB_X22_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~46'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~46 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 60.067 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~50 302 COMB LAB_X22_Y12 2 " "Info: 302: + IC(0.000 ns) + CELL(0.035 ns) = 60.067 ns; Loc. = LAB_X22_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~50'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 60.102 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~54 303 COMB LAB_X22_Y12 2 " "Info: 303: + IC(0.000 ns) + CELL(0.035 ns) = 60.102 ns; Loc. = LAB_X22_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~54'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~54 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 60.137 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~58 304 COMB LAB_X22_Y12 2 " "Info: 304: + IC(0.000 ns) + CELL(0.035 ns) = 60.137 ns; Loc. = LAB_X22_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~58'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~58 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 60.172 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~62 305 COMB LAB_X22_Y12 2 " "Info: 305: + IC(0.000 ns) + CELL(0.035 ns) = 60.172 ns; Loc. = LAB_X22_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~62'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~62 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.173 ns) + CELL(0.035 ns) 60.380 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~66 306 COMB LAB_X22_Y11 2 " "Info: 306: + IC(0.173 ns) + CELL(0.035 ns) = 60.380 ns; Loc. = LAB_X22_Y11; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~66'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~66 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 60.415 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~70 307 COMB LAB_X22_Y11 2 " "Info: 307: + IC(0.000 ns) + CELL(0.035 ns) = 60.415 ns; Loc. = LAB_X22_Y11; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~70'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~70 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 60.450 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~74 308 COMB LAB_X22_Y11 2 " "Info: 308: + IC(0.000 ns) + CELL(0.035 ns) = 60.450 ns; Loc. = LAB_X22_Y11; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~74'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~74 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 60.485 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~78 309 COMB LAB_X22_Y11 2 " "Info: 309: + IC(0.000 ns) + CELL(0.035 ns) = 60.485 ns; Loc. = LAB_X22_Y11; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~78'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~78 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 60.520 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~82 310 COMB LAB_X22_Y11 2 " "Info: 310: + IC(0.000 ns) + CELL(0.035 ns) = 60.520 ns; Loc. = LAB_X22_Y11; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~82'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~82 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 60.555 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~86 311 COMB LAB_X22_Y11 2 " "Info: 311: + IC(0.000 ns) + CELL(0.035 ns) = 60.555 ns; Loc. = LAB_X22_Y11; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~86'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~86 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 60.590 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~90 312 COMB LAB_X22_Y11 2 " "Info: 312: + IC(0.000 ns) + CELL(0.035 ns) = 60.590 ns; Loc. = LAB_X22_Y11; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~90'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~90 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 60.625 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~94 313 COMB LAB_X22_Y11 1 " "Info: 313: + IC(0.000 ns) + CELL(0.035 ns) = 60.625 ns; Loc. = LAB_X22_Y11; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~94'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~94 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.061 ns) + CELL(0.125 ns) 60.811 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~97 314 COMB LAB_X22_Y11 18 " "Info: 314: + IC(0.061 ns) + CELL(0.125 ns) = 60.811 ns; Loc. = LAB_X22_Y11; Fanout = 18; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_16~97'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.186 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~94 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~97 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.895 ns) + CELL(0.357 ns) 62.063 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[726\] 315 COMB LAB_X31_Y13 13 " "Info: 315: + IC(0.895 ns) + CELL(0.357 ns) = 62.063 ns; Loc. = LAB_X31_Y13; Fanout = 13; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[726\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.252 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~97 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[726] } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.565 ns) + CELL(0.545 ns) 64.173 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~10 316 COMB LAB_X17_Y14 2 " "Info: 316: + IC(1.565 ns) + CELL(0.545 ns) = 64.173 ns; Loc. = LAB_X17_Y14; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~10'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.110 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[726] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 64.208 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~14 317 COMB LAB_X17_Y14 2 " "Info: 317: + IC(0.000 ns) + CELL(0.035 ns) = 64.208 ns; Loc. = LAB_X17_Y14; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~14'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 64.243 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~18 318 COMB LAB_X17_Y14 2 " "Info: 318: + IC(0.000 ns) + CELL(0.035 ns) = 64.243 ns; Loc. = LAB_X17_Y14; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~18'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 64.278 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~22 319 COMB LAB_X17_Y14 2 " "Info: 319: + IC(0.000 ns) + CELL(0.035 ns) = 64.278 ns; Loc. = LAB_X17_Y14; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~22'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 64.313 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~26 320 COMB LAB_X17_Y14 2 " "Info: 320: + IC(0.000 ns) + CELL(0.035 ns) = 64.313 ns; Loc. = LAB_X17_Y14; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~26'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 64.348 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~30 321 COMB LAB_X17_Y14 2 " "Info: 321: + IC(0.000 ns) + CELL(0.035 ns) = 64.348 ns; Loc. = LAB_X17_Y14; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~30'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.165 ns) + CELL(0.035 ns) 64.548 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~34 322 COMB LAB_X17_Y13 2 " "Info: 322: + IC(0.165 ns) + CELL(0.035 ns) = 64.548 ns; Loc. = LAB_X17_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~34'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 64.583 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~38 323 COMB LAB_X17_Y13 2 " "Info: 323: + IC(0.000 ns) + CELL(0.035 ns) = 64.583 ns; Loc. = LAB_X17_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~38'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 64.618 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~42 324 COMB LAB_X17_Y13 2 " "Info: 324: + IC(0.000 ns) + CELL(0.035 ns) = 64.618 ns; Loc. = LAB_X17_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~42'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 64.653 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~46 325 COMB LAB_X17_Y13 2 " "Info: 325: + IC(0.000 ns) + CELL(0.035 ns) = 64.653 ns; Loc. = LAB_X17_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~46'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~46 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 64.688 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~50 326 COMB LAB_X17_Y13 2 " "Info: 326: + IC(0.000 ns) + CELL(0.035 ns) = 64.688 ns; Loc. = LAB_X17_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~50'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 64.723 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~54 327 COMB LAB_X17_Y13 2 " "Info: 327: + IC(0.000 ns) + CELL(0.035 ns) = 64.723 ns; Loc. = LAB_X17_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~54'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~54 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 64.758 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~58 328 COMB LAB_X17_Y13 2 " "Info: 328: + IC(0.000 ns) + CELL(0.035 ns) = 64.758 ns; Loc. = LAB_X17_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~58'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~58 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 64.793 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~62 329 COMB LAB_X17_Y13 2 " "Info: 329: + IC(0.000 ns) + CELL(0.035 ns) = 64.793 ns; Loc. = LAB_X17_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~62'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~62 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.173 ns) + CELL(0.035 ns) 65.001 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~66 330 COMB LAB_X17_Y12 2 " "Info: 330: + IC(0.173 ns) + CELL(0.035 ns) = 65.001 ns; Loc. = LAB_X17_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~66'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~66 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 65.036 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~70 331 COMB LAB_X17_Y12 2 " "Info: 331: + IC(0.000 ns) + CELL(0.035 ns) = 65.036 ns; Loc. = LAB_X17_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~70'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~70 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 65.071 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~74 332 COMB LAB_X17_Y12 2 " "Info: 332: + IC(0.000 ns) + CELL(0.035 ns) = 65.071 ns; Loc. = LAB_X17_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~74'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~74 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 65.106 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~78 333 COMB LAB_X17_Y12 2 " "Info: 333: + IC(0.000 ns) + CELL(0.035 ns) = 65.106 ns; Loc. = LAB_X17_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~78'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~78 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 65.141 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~82 334 COMB LAB_X17_Y12 2 " "Info: 334: + IC(0.000 ns) + CELL(0.035 ns) = 65.141 ns; Loc. = LAB_X17_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~82'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~82 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 65.176 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~86 335 COMB LAB_X17_Y12 2 " "Info: 335: + IC(0.000 ns) + CELL(0.035 ns) = 65.176 ns; Loc. = LAB_X17_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~86'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~86 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 65.211 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~90 336 COMB LAB_X17_Y12 2 " "Info: 336: + IC(0.000 ns) + CELL(0.035 ns) = 65.211 ns; Loc. = LAB_X17_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~90'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~90 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 65.246 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~94 337 COMB LAB_X17_Y12 2 " "Info: 337: + IC(0.000 ns) + CELL(0.035 ns) = 65.246 ns; Loc. = LAB_X17_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~94'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~94 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.061 ns) + CELL(0.035 ns) 65.342 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~98 338 COMB LAB_X17_Y12 1 " "Info: 338: + IC(0.061 ns) + CELL(0.035 ns) = 65.342 ns; Loc. = LAB_X17_Y12; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~98'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~94 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~98 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 65.467 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~101 339 COMB LAB_X17_Y12 18 " "Info: 339: + IC(0.000 ns) + CELL(0.125 ns) = 65.467 ns; Loc. = LAB_X17_Y12; Fanout = 18; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_17~101'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~98 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~101 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.367 ns) + CELL(0.272 ns) 67.106 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|StageOut\[746\]~1322 340 COMB LAB_X31_Y13 3 " "Info: 340: + IC(1.367 ns) + CELL(0.272 ns) = 67.106 ns; Loc. = LAB_X31_Y13; Fanout = 3; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|StageOut\[746\]~1322'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.639 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~101 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|StageOut[746]~1322 } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 202 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.350 ns) 68.605 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_18~50 341 COMB LAB_X15_Y13 2 " "Info: 341: + IC(1.149 ns) + CELL(0.350 ns) = 68.605 ns; Loc. = LAB_X15_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_18~50'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|StageOut[746]~1322 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 68.640 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_18~54 342 COMB LAB_X15_Y13 2 " "Info: 342: + IC(0.000 ns) + CELL(0.035 ns) = 68.640 ns; Loc. = LAB_X15_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_18~54'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~54 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 68.675 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_18~58 343 COMB LAB_X15_Y13 2 " "Info: 343: + IC(0.000 ns) + CELL(0.035 ns) = 68.675 ns; Loc. = LAB_X15_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_18~58'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~58 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 68.710 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_18~62 344 COMB LAB_X15_Y13 2 " "Info: 344: + IC(0.000 ns) + CELL(0.035 ns) = 68.710 ns; Loc. = LAB_X15_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_18~62'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~62 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.035 ns) 68.877 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_18~66 345 COMB LAB_X15_Y12 2 " "Info: 345: + IC(0.132 ns) + CELL(0.035 ns) = 68.877 ns; Loc. = LAB_X15_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_18~66'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.167 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~66 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 68.912 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_18~70 346 COMB LAB_X15_Y12 2 " "Info: 346: + IC(0.000 ns) + CELL(0.035 ns) = 68.912 ns; Loc. = LAB_X15_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_18~70'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~70 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 68.947 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_18~74 347 COMB LAB_X15_Y12 2 " "Info: 347: + IC(0.000 ns) + CELL(0.035 ns) = 68.947 ns; Loc. = LAB_X15_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_18~74'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~74 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 68.982 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_18~78 348 COMB LAB_X15_Y12 2 " "Info: 348: + IC(0.000 ns) + CELL(0.035 ns) = 68.982 ns; Loc. = LAB_X15_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_18~78'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~78 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 69.017 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_18~82 349 COMB LAB_X15_Y12 2 " "Info: 349: + IC(0.000 ns) + CELL(0.035 ns) = 69.017 ns; Loc. = LAB_X15_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_18~82'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~82 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 69.052 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_18~86 350 COMB LAB_X15_Y12 2 " "Info: 350: + IC(0.000 ns) + CELL(0.035 ns) = 69.052 ns; Loc. = LAB_X15_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_18~86'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~86 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 69.087 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_18~90 351 COMB LAB_X15_Y12 2 " "Info: 351: + IC(0.000 ns) + CELL(0.035 ns) = 69.087 ns; Loc. = LAB_X15_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_18~90'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~90 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 69.122 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_18~94 352 COMB LAB_X15_Y12 2 " "Info: 352: + IC(0.000 ns) + CELL(0.035 ns) = 69.122 ns; Loc. = LAB_X15_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_18~94'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~94 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.088 ns) + CELL(0.035 ns) 69.245 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_18~98 353 COMB LAB_X15_Y12 2 " "Info: 353: + IC(0.088 ns) + CELL(0.035 ns) = 69.245 ns; Loc. = LAB_X15_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_18~98'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~94 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~98 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 69.280 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_18~102 354 COMB LAB_X15_Y12 1 " "Info: 354: + IC(0.000 ns) + CELL(0.035 ns) = 69.280 ns; Loc. = LAB_X15_Y12; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_18~102'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~98 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~102 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 69.405 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_18~105 355 COMB LAB_X15_Y12 18 " "Info: 355: + IC(0.000 ns) + CELL(0.125 ns) = 69.405 ns; Loc. = LAB_X15_Y12; Fanout = 18; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_18~105'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~102 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~105 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.357 ns) 70.206 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[792\] 356 COMB LAB_X14_Y14 15 " "Info: 356: + IC(0.444 ns) + CELL(0.357 ns) = 70.206 ns; Loc. = LAB_X14_Y14; Fanout = 15; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[792\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~105 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[792] } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.545 ns) 71.078 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~10 357 COMB LAB_X14_Y14 2 " "Info: 357: + IC(0.327 ns) + CELL(0.545 ns) = 71.078 ns; Loc. = LAB_X14_Y14; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~10'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[792] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 71.113 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~14 358 COMB LAB_X14_Y14 2 " "Info: 358: + IC(0.000 ns) + CELL(0.035 ns) = 71.113 ns; Loc. = LAB_X14_Y14; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~14'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 71.148 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~18 359 COMB LAB_X14_Y14 2 " "Info: 359: + IC(0.000 ns) + CELL(0.035 ns) = 71.148 ns; Loc. = LAB_X14_Y14; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~18'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 71.183 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~22 360 COMB LAB_X14_Y14 2 " "Info: 360: + IC(0.000 ns) + CELL(0.035 ns) = 71.183 ns; Loc. = LAB_X14_Y14; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~22'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 71.218 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~26 361 COMB LAB_X14_Y14 2 " "Info: 361: + IC(0.000 ns) + CELL(0.035 ns) = 71.218 ns; Loc. = LAB_X14_Y14; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~26'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 71.253 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~30 362 COMB LAB_X14_Y14 2 " "Info: 362: + IC(0.000 ns) + CELL(0.035 ns) = 71.253 ns; Loc. = LAB_X14_Y14; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~30'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.165 ns) + CELL(0.035 ns) 71.453 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~34 363 COMB LAB_X14_Y13 2 " "Info: 363: + IC(0.165 ns) + CELL(0.035 ns) = 71.453 ns; Loc. = LAB_X14_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~34'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 71.488 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~38 364 COMB LAB_X14_Y13 2 " "Info: 364: + IC(0.000 ns) + CELL(0.035 ns) = 71.488 ns; Loc. = LAB_X14_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~38'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 71.523 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~42 365 COMB LAB_X14_Y13 2 " "Info: 365: + IC(0.000 ns) + CELL(0.035 ns) = 71.523 ns; Loc. = LAB_X14_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~42'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 71.558 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~46 366 COMB LAB_X14_Y13 2 " "Info: 366: + IC(0.000 ns) + CELL(0.035 ns) = 71.558 ns; Loc. = LAB_X14_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~46'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~46 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 71.593 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~50 367 COMB LAB_X14_Y13 2 " "Info: 367: + IC(0.000 ns) + CELL(0.035 ns) = 71.593 ns; Loc. = LAB_X14_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~50'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 71.628 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~54 368 COMB LAB_X14_Y13 2 " "Info: 368: + IC(0.000 ns) + CELL(0.035 ns) = 71.628 ns; Loc. = LAB_X14_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~54'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~54 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 71.663 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~58 369 COMB LAB_X14_Y13 2 " "Info: 369: + IC(0.000 ns) + CELL(0.035 ns) = 71.663 ns; Loc. = LAB_X14_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~58'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~58 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 71.698 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~62 370 COMB LAB_X14_Y13 2 " "Info: 370: + IC(0.000 ns) + CELL(0.035 ns) = 71.698 ns; Loc. = LAB_X14_Y13; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~62'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~62 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.173 ns) + CELL(0.035 ns) 71.906 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~66 371 COMB LAB_X14_Y12 2 " "Info: 371: + IC(0.173 ns) + CELL(0.035 ns) = 71.906 ns; Loc. = LAB_X14_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~66'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~66 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 71.941 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~70 372 COMB LAB_X14_Y12 2 " "Info: 372: + IC(0.000 ns) + CELL(0.035 ns) = 71.941 ns; Loc. = LAB_X14_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~70'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~70 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 71.976 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~74 373 COMB LAB_X14_Y12 2 " "Info: 373: + IC(0.000 ns) + CELL(0.035 ns) = 71.976 ns; Loc. = LAB_X14_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~74'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~74 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 72.011 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~78 374 COMB LAB_X14_Y12 2 " "Info: 374: + IC(0.000 ns) + CELL(0.035 ns) = 72.011 ns; Loc. = LAB_X14_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~78'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~78 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 72.046 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~82 375 COMB LAB_X14_Y12 2 " "Info: 375: + IC(0.000 ns) + CELL(0.035 ns) = 72.046 ns; Loc. = LAB_X14_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~82'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~82 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 72.081 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~86 376 COMB LAB_X14_Y12 2 " "Info: 376: + IC(0.000 ns) + CELL(0.035 ns) = 72.081 ns; Loc. = LAB_X14_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~86'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~86 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 72.116 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~90 377 COMB LAB_X14_Y12 2 " "Info: 377: + IC(0.000 ns) + CELL(0.035 ns) = 72.116 ns; Loc. = LAB_X14_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~90'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~90 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 72.151 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~94 378 COMB LAB_X14_Y12 2 " "Info: 378: + IC(0.000 ns) + CELL(0.035 ns) = 72.151 ns; Loc. = LAB_X14_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~94'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~94 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.061 ns) + CELL(0.035 ns) 72.247 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~98 379 COMB LAB_X14_Y12 2 " "Info: 379: + IC(0.061 ns) + CELL(0.035 ns) = 72.247 ns; Loc. = LAB_X14_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~98'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~94 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~98 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 72.282 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~102 380 COMB LAB_X14_Y12 2 " "Info: 380: + IC(0.000 ns) + CELL(0.035 ns) = 72.282 ns; Loc. = LAB_X14_Y12; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~102'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~98 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~102 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 72.317 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~106 381 COMB LAB_X14_Y12 1 " "Info: 381: + IC(0.000 ns) + CELL(0.035 ns) = 72.317 ns; Loc. = LAB_X14_Y12; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~106'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~102 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~106 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 72.442 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~109 382 COMB LAB_X14_Y12 18 " "Info: 382: + IC(0.000 ns) + CELL(0.125 ns) = 72.442 ns; Loc. = LAB_X14_Y12; Fanout = 18; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_19~109'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~106 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~109 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.417 ns) + CELL(0.357 ns) 73.216 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[825\] 383 COMB LAB_X13_Y11 16 " "Info: 383: + IC(0.417 ns) + CELL(0.357 ns) = 73.216 ns; Loc. = LAB_X13_Y11; Fanout = 16; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[825\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~109 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[825] } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.545 ns) 74.088 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~10 384 COMB LAB_X13_Y11 2 " "Info: 384: + IC(0.327 ns) + CELL(0.545 ns) = 74.088 ns; Loc. = LAB_X13_Y11; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~10'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[825] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 74.123 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~14 385 COMB LAB_X13_Y11 2 " "Info: 385: + IC(0.000 ns) + CELL(0.035 ns) = 74.123 ns; Loc. = LAB_X13_Y11; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~14'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 74.158 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~18 386 COMB LAB_X13_Y11 2 " "Info: 386: + IC(0.000 ns) + CELL(0.035 ns) = 74.158 ns; Loc. = LAB_X13_Y11; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~18'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 74.193 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~22 387 COMB LAB_X13_Y11 2 " "Info: 387: + IC(0.000 ns) + CELL(0.035 ns) = 74.193 ns; Loc. = LAB_X13_Y11; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~22'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 74.228 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~26 388 COMB LAB_X13_Y11 2 " "Info: 388: + IC(0.000 ns) + CELL(0.035 ns) = 74.228 ns; Loc. = LAB_X13_Y11; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~26'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 74.263 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~30 389 COMB LAB_X13_Y11 2 " "Info: 389: + IC(0.000 ns) + CELL(0.035 ns) = 74.263 ns; Loc. = LAB_X13_Y11; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~30'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.035 ns) 74.440 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~34 390 COMB LAB_X13_Y10 2 " "Info: 390: + IC(0.142 ns) + CELL(0.035 ns) = 74.440 ns; Loc. = LAB_X13_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~34'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.177 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 74.475 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~38 391 COMB LAB_X13_Y10 2 " "Info: 391: + IC(0.000 ns) + CELL(0.035 ns) = 74.475 ns; Loc. = LAB_X13_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~38'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 74.510 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~42 392 COMB LAB_X13_Y10 2 " "Info: 392: + IC(0.000 ns) + CELL(0.035 ns) = 74.510 ns; Loc. = LAB_X13_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~42'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 74.545 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~46 393 COMB LAB_X13_Y10 2 " "Info: 393: + IC(0.000 ns) + CELL(0.035 ns) = 74.545 ns; Loc. = LAB_X13_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~46'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~46 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 74.580 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~50 394 COMB LAB_X13_Y10 2 " "Info: 394: + IC(0.000 ns) + CELL(0.035 ns) = 74.580 ns; Loc. = LAB_X13_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~50'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 74.615 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~54 395 COMB LAB_X13_Y10 2 " "Info: 395: + IC(0.000 ns) + CELL(0.035 ns) = 74.615 ns; Loc. = LAB_X13_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~54'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~54 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 74.650 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~58 396 COMB LAB_X13_Y10 2 " "Info: 396: + IC(0.000 ns) + CELL(0.035 ns) = 74.650 ns; Loc. = LAB_X13_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~58'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~58 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 74.685 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~62 397 COMB LAB_X13_Y10 2 " "Info: 397: + IC(0.000 ns) + CELL(0.035 ns) = 74.685 ns; Loc. = LAB_X13_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~62'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~62 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.035 ns) 74.862 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~66 398 COMB LAB_X13_Y9 2 " "Info: 398: + IC(0.142 ns) + CELL(0.035 ns) = 74.862 ns; Loc. = LAB_X13_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~66'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.177 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~66 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 74.897 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~70 399 COMB LAB_X13_Y9 2 " "Info: 399: + IC(0.000 ns) + CELL(0.035 ns) = 74.897 ns; Loc. = LAB_X13_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~70'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~70 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 74.932 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~74 400 COMB LAB_X13_Y9 2 " "Info: 400: + IC(0.000 ns) + CELL(0.035 ns) = 74.932 ns; Loc. = LAB_X13_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~74'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~74 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 74.967 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~78 401 COMB LAB_X13_Y9 2 " "Info: 401: + IC(0.000 ns) + CELL(0.035 ns) = 74.967 ns; Loc. = LAB_X13_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~78'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~78 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 75.002 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~82 402 COMB LAB_X13_Y9 2 " "Info: 402: + IC(0.000 ns) + CELL(0.035 ns) = 75.002 ns; Loc. = LAB_X13_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~82'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~82 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 75.037 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~86 403 COMB LAB_X13_Y9 2 " "Info: 403: + IC(0.000 ns) + CELL(0.035 ns) = 75.037 ns; Loc. = LAB_X13_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~86'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~86 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 75.072 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~90 404 COMB LAB_X13_Y9 2 " "Info: 404: + IC(0.000 ns) + CELL(0.035 ns) = 75.072 ns; Loc. = LAB_X13_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~90'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~90 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 75.107 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~94 405 COMB LAB_X13_Y9 2 " "Info: 405: + IC(0.000 ns) + CELL(0.035 ns) = 75.107 ns; Loc. = LAB_X13_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~94'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~94 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.035 ns) 75.274 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~98 406 COMB LAB_X13_Y8 2 " "Info: 406: + IC(0.132 ns) + CELL(0.035 ns) = 75.274 ns; Loc. = LAB_X13_Y8; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~98'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.167 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~94 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~98 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 75.309 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~102 407 COMB LAB_X13_Y8 2 " "Info: 407: + IC(0.000 ns) + CELL(0.035 ns) = 75.309 ns; Loc. = LAB_X13_Y8; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~102'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~98 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~102 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 75.344 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~106 408 COMB LAB_X13_Y8 2 " "Info: 408: + IC(0.000 ns) + CELL(0.035 ns) = 75.344 ns; Loc. = LAB_X13_Y8; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~106'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~102 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~106 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 75.379 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~110 409 COMB LAB_X13_Y8 1 " "Info: 409: + IC(0.000 ns) + CELL(0.035 ns) = 75.379 ns; Loc. = LAB_X13_Y8; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~110'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~106 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~110 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 75.504 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~113 410 COMB LAB_X13_Y8 18 " "Info: 410: + IC(0.000 ns) + CELL(0.125 ns) = 75.504 ns; Loc. = LAB_X13_Y8; Fanout = 18; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_20~113'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~110 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~113 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.357 ns) 76.312 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[858\] 411 COMB LAB_X14_Y11 17 " "Info: 411: + IC(0.451 ns) + CELL(0.357 ns) = 76.312 ns; Loc. = LAB_X14_Y11; Fanout = 17; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[858\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~113 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[858] } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.545 ns) 77.184 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~10 412 COMB LAB_X14_Y11 2 " "Info: 412: + IC(0.327 ns) + CELL(0.545 ns) = 77.184 ns; Loc. = LAB_X14_Y11; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~10'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[858] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 77.219 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~14 413 COMB LAB_X14_Y11 2 " "Info: 413: + IC(0.000 ns) + CELL(0.035 ns) = 77.219 ns; Loc. = LAB_X14_Y11; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~14'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 77.254 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~18 414 COMB LAB_X14_Y11 2 " "Info: 414: + IC(0.000 ns) + CELL(0.035 ns) = 77.254 ns; Loc. = LAB_X14_Y11; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~18'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 77.289 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~22 415 COMB LAB_X14_Y11 2 " "Info: 415: + IC(0.000 ns) + CELL(0.035 ns) = 77.289 ns; Loc. = LAB_X14_Y11; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~22'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 77.324 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~26 416 COMB LAB_X14_Y11 2 " "Info: 416: + IC(0.000 ns) + CELL(0.035 ns) = 77.324 ns; Loc. = LAB_X14_Y11; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~26'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 77.359 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~30 417 COMB LAB_X14_Y11 2 " "Info: 417: + IC(0.000 ns) + CELL(0.035 ns) = 77.359 ns; Loc. = LAB_X14_Y11; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~30'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.165 ns) + CELL(0.035 ns) 77.559 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~34 418 COMB LAB_X14_Y10 2 " "Info: 418: + IC(0.165 ns) + CELL(0.035 ns) = 77.559 ns; Loc. = LAB_X14_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~34'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 77.594 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~38 419 COMB LAB_X14_Y10 2 " "Info: 419: + IC(0.000 ns) + CELL(0.035 ns) = 77.594 ns; Loc. = LAB_X14_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~38'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 77.629 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~42 420 COMB LAB_X14_Y10 2 " "Info: 420: + IC(0.000 ns) + CELL(0.035 ns) = 77.629 ns; Loc. = LAB_X14_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~42'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 77.664 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~46 421 COMB LAB_X14_Y10 2 " "Info: 421: + IC(0.000 ns) + CELL(0.035 ns) = 77.664 ns; Loc. = LAB_X14_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~46'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~46 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 77.699 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~50 422 COMB LAB_X14_Y10 2 " "Info: 422: + IC(0.000 ns) + CELL(0.035 ns) = 77.699 ns; Loc. = LAB_X14_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~50'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 77.734 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~54 423 COMB LAB_X14_Y10 2 " "Info: 423: + IC(0.000 ns) + CELL(0.035 ns) = 77.734 ns; Loc. = LAB_X14_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~54'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~54 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 77.769 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~58 424 COMB LAB_X14_Y10 2 " "Info: 424: + IC(0.000 ns) + CELL(0.035 ns) = 77.769 ns; Loc. = LAB_X14_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~58'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~58 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 77.804 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~62 425 COMB LAB_X14_Y10 2 " "Info: 425: + IC(0.000 ns) + CELL(0.035 ns) = 77.804 ns; Loc. = LAB_X14_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~62'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~62 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.173 ns) + CELL(0.035 ns) 78.012 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~66 426 COMB LAB_X14_Y9 2 " "Info: 426: + IC(0.173 ns) + CELL(0.035 ns) = 78.012 ns; Loc. = LAB_X14_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~66'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~66 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 78.047 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~70 427 COMB LAB_X14_Y9 2 " "Info: 427: + IC(0.000 ns) + CELL(0.035 ns) = 78.047 ns; Loc. = LAB_X14_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~70'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~70 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 78.082 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~74 428 COMB LAB_X14_Y9 2 " "Info: 428: + IC(0.000 ns) + CELL(0.035 ns) = 78.082 ns; Loc. = LAB_X14_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~74'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~74 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 78.117 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~78 429 COMB LAB_X14_Y9 2 " "Info: 429: + IC(0.000 ns) + CELL(0.035 ns) = 78.117 ns; Loc. = LAB_X14_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~78'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~78 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 78.152 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~82 430 COMB LAB_X14_Y9 2 " "Info: 430: + IC(0.000 ns) + CELL(0.035 ns) = 78.152 ns; Loc. = LAB_X14_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~82'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~82 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 78.187 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~86 431 COMB LAB_X14_Y9 2 " "Info: 431: + IC(0.000 ns) + CELL(0.035 ns) = 78.187 ns; Loc. = LAB_X14_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~86'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~86 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 78.222 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~90 432 COMB LAB_X14_Y9 2 " "Info: 432: + IC(0.000 ns) + CELL(0.035 ns) = 78.222 ns; Loc. = LAB_X14_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~90'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~90 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 78.257 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~94 433 COMB LAB_X14_Y9 2 " "Info: 433: + IC(0.000 ns) + CELL(0.035 ns) = 78.257 ns; Loc. = LAB_X14_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~94'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~94 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.173 ns) + CELL(0.035 ns) 78.465 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~98 434 COMB LAB_X14_Y8 2 " "Info: 434: + IC(0.173 ns) + CELL(0.035 ns) = 78.465 ns; Loc. = LAB_X14_Y8; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~98'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~94 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~98 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 78.500 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~102 435 COMB LAB_X14_Y8 2 " "Info: 435: + IC(0.000 ns) + CELL(0.035 ns) = 78.500 ns; Loc. = LAB_X14_Y8; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~102'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~98 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~102 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 78.535 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~106 436 COMB LAB_X14_Y8 2 " "Info: 436: + IC(0.000 ns) + CELL(0.035 ns) = 78.535 ns; Loc. = LAB_X14_Y8; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~106'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~102 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~106 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 78.570 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~110 437 COMB LAB_X14_Y8 2 " "Info: 437: + IC(0.000 ns) + CELL(0.035 ns) = 78.570 ns; Loc. = LAB_X14_Y8; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~110'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~106 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~110 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 78.605 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~114 438 COMB LAB_X14_Y8 1 " "Info: 438: + IC(0.000 ns) + CELL(0.035 ns) = 78.605 ns; Loc. = LAB_X14_Y8; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~114'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~110 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~114 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 78.730 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~117 439 COMB LAB_X14_Y8 18 " "Info: 439: + IC(0.000 ns) + CELL(0.125 ns) = 78.730 ns; Loc. = LAB_X14_Y8; Fanout = 18; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_21~117'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~114 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~117 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.357 ns) 79.538 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[891\] 440 COMB LAB_X15_Y11 18 " "Info: 440: + IC(0.451 ns) + CELL(0.357 ns) = 79.538 ns; Loc. = LAB_X15_Y11; Fanout = 18; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[891\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~117 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[891] } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.545 ns) 80.410 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~10 441 COMB LAB_X15_Y11 2 " "Info: 441: + IC(0.327 ns) + CELL(0.545 ns) = 80.410 ns; Loc. = LAB_X15_Y11; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~10'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[891] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 80.445 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~14 442 COMB LAB_X15_Y11 2 " "Info: 442: + IC(0.000 ns) + CELL(0.035 ns) = 80.445 ns; Loc. = LAB_X15_Y11; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~14'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 80.480 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~18 443 COMB LAB_X15_Y11 2 " "Info: 443: + IC(0.000 ns) + CELL(0.035 ns) = 80.480 ns; Loc. = LAB_X15_Y11; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~18'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 80.515 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~22 444 COMB LAB_X15_Y11 2 " "Info: 444: + IC(0.000 ns) + CELL(0.035 ns) = 80.515 ns; Loc. = LAB_X15_Y11; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~22'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 80.550 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~26 445 COMB LAB_X15_Y11 2 " "Info: 445: + IC(0.000 ns) + CELL(0.035 ns) = 80.550 ns; Loc. = LAB_X15_Y11; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~26'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 80.585 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~30 446 COMB LAB_X15_Y11 2 " "Info: 446: + IC(0.000 ns) + CELL(0.035 ns) = 80.585 ns; Loc. = LAB_X15_Y11; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~30'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.035 ns) 80.762 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~34 447 COMB LAB_X15_Y10 2 " "Info: 447: + IC(0.142 ns) + CELL(0.035 ns) = 80.762 ns; Loc. = LAB_X15_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~34'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.177 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 80.797 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~38 448 COMB LAB_X15_Y10 2 " "Info: 448: + IC(0.000 ns) + CELL(0.035 ns) = 80.797 ns; Loc. = LAB_X15_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~38'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 80.832 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~42 449 COMB LAB_X15_Y10 2 " "Info: 449: + IC(0.000 ns) + CELL(0.035 ns) = 80.832 ns; Loc. = LAB_X15_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~42'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 80.867 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~46 450 COMB LAB_X15_Y10 2 " "Info: 450: + IC(0.000 ns) + CELL(0.035 ns) = 80.867 ns; Loc. = LAB_X15_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~46'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~46 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 80.902 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~50 451 COMB LAB_X15_Y10 2 " "Info: 451: + IC(0.000 ns) + CELL(0.035 ns) = 80.902 ns; Loc. = LAB_X15_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~50'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 80.937 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~54 452 COMB LAB_X15_Y10 2 " "Info: 452: + IC(0.000 ns) + CELL(0.035 ns) = 80.937 ns; Loc. = LAB_X15_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~54'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~54 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 80.972 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~58 453 COMB LAB_X15_Y10 2 " "Info: 453: + IC(0.000 ns) + CELL(0.035 ns) = 80.972 ns; Loc. = LAB_X15_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~58'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~58 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 81.007 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~62 454 COMB LAB_X15_Y10 2 " "Info: 454: + IC(0.000 ns) + CELL(0.035 ns) = 81.007 ns; Loc. = LAB_X15_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~62'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~62 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.035 ns) 81.184 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~66 455 COMB LAB_X15_Y9 2 " "Info: 455: + IC(0.142 ns) + CELL(0.035 ns) = 81.184 ns; Loc. = LAB_X15_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~66'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.177 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~66 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 81.219 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~70 456 COMB LAB_X15_Y9 2 " "Info: 456: + IC(0.000 ns) + CELL(0.035 ns) = 81.219 ns; Loc. = LAB_X15_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~70'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~70 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 81.254 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~74 457 COMB LAB_X15_Y9 2 " "Info: 457: + IC(0.000 ns) + CELL(0.035 ns) = 81.254 ns; Loc. = LAB_X15_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~74'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~74 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 81.289 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~78 458 COMB LAB_X15_Y9 2 " "Info: 458: + IC(0.000 ns) + CELL(0.035 ns) = 81.289 ns; Loc. = LAB_X15_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~78'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~78 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 81.324 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~82 459 COMB LAB_X15_Y9 2 " "Info: 459: + IC(0.000 ns) + CELL(0.035 ns) = 81.324 ns; Loc. = LAB_X15_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~82'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~82 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 81.359 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~86 460 COMB LAB_X15_Y9 2 " "Info: 460: + IC(0.000 ns) + CELL(0.035 ns) = 81.359 ns; Loc. = LAB_X15_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~86'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~86 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 81.394 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~90 461 COMB LAB_X15_Y9 2 " "Info: 461: + IC(0.000 ns) + CELL(0.035 ns) = 81.394 ns; Loc. = LAB_X15_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~90'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~90 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 81.429 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~94 462 COMB LAB_X15_Y9 2 " "Info: 462: + IC(0.000 ns) + CELL(0.035 ns) = 81.429 ns; Loc. = LAB_X15_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~94'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~94 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.035 ns) 81.596 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~98 463 COMB LAB_X15_Y8 2 " "Info: 463: + IC(0.132 ns) + CELL(0.035 ns) = 81.596 ns; Loc. = LAB_X15_Y8; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~98'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.167 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~94 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~98 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 81.631 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~102 464 COMB LAB_X15_Y8 2 " "Info: 464: + IC(0.000 ns) + CELL(0.035 ns) = 81.631 ns; Loc. = LAB_X15_Y8; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~102'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~98 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~102 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 81.666 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~106 465 COMB LAB_X15_Y8 2 " "Info: 465: + IC(0.000 ns) + CELL(0.035 ns) = 81.666 ns; Loc. = LAB_X15_Y8; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~106'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~102 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~106 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 81.701 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~110 466 COMB LAB_X15_Y8 2 " "Info: 466: + IC(0.000 ns) + CELL(0.035 ns) = 81.701 ns; Loc. = LAB_X15_Y8; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~110'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~106 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~110 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 81.736 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~114 467 COMB LAB_X15_Y8 2 " "Info: 467: + IC(0.000 ns) + CELL(0.035 ns) = 81.736 ns; Loc. = LAB_X15_Y8; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~114'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~110 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~114 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 81.771 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~118 468 COMB LAB_X15_Y8 1 " "Info: 468: + IC(0.000 ns) + CELL(0.035 ns) = 81.771 ns; Loc. = LAB_X15_Y8; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~118'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~114 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~118 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 81.896 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~121 469 COMB LAB_X15_Y8 18 " "Info: 469: + IC(0.000 ns) + CELL(0.125 ns) = 81.896 ns; Loc. = LAB_X15_Y8; Fanout = 18; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_22~121'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~118 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~121 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.272 ns) 82.901 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[924\] 470 COMB LAB_X17_Y11 19 " "Info: 470: + IC(0.733 ns) + CELL(0.272 ns) = 82.901 ns; Loc. = LAB_X17_Y11; Fanout = 19; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|selnose\[924\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.005 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~121 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[924] } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 199 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.545 ns) 83.773 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~10 471 COMB LAB_X17_Y11 2 " "Info: 471: + IC(0.327 ns) + CELL(0.545 ns) = 83.773 ns; Loc. = LAB_X17_Y11; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~10'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[924] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 83.808 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~14 472 COMB LAB_X17_Y11 2 " "Info: 472: + IC(0.000 ns) + CELL(0.035 ns) = 83.808 ns; Loc. = LAB_X17_Y11; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~14'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 83.843 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~18 473 COMB LAB_X17_Y11 2 " "Info: 473: + IC(0.000 ns) + CELL(0.035 ns) = 83.843 ns; Loc. = LAB_X17_Y11; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~18'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 83.878 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~22 474 COMB LAB_X17_Y11 2 " "Info: 474: + IC(0.000 ns) + CELL(0.035 ns) = 83.878 ns; Loc. = LAB_X17_Y11; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~22'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 83.913 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~26 475 COMB LAB_X17_Y11 2 " "Info: 475: + IC(0.000 ns) + CELL(0.035 ns) = 83.913 ns; Loc. = LAB_X17_Y11; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~26'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 83.948 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~30 476 COMB LAB_X17_Y11 2 " "Info: 476: + IC(0.000 ns) + CELL(0.035 ns) = 83.948 ns; Loc. = LAB_X17_Y11; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~30'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.165 ns) + CELL(0.035 ns) 84.148 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~34 477 COMB LAB_X17_Y10 2 " "Info: 477: + IC(0.165 ns) + CELL(0.035 ns) = 84.148 ns; Loc. = LAB_X17_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~34'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 84.183 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~38 478 COMB LAB_X17_Y10 2 " "Info: 478: + IC(0.000 ns) + CELL(0.035 ns) = 84.183 ns; Loc. = LAB_X17_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~38'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 84.218 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~42 479 COMB LAB_X17_Y10 2 " "Info: 479: + IC(0.000 ns) + CELL(0.035 ns) = 84.218 ns; Loc. = LAB_X17_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~42'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 84.253 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~46 480 COMB LAB_X17_Y10 2 " "Info: 480: + IC(0.000 ns) + CELL(0.035 ns) = 84.253 ns; Loc. = LAB_X17_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~46'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~46 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 84.288 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~50 481 COMB LAB_X17_Y10 2 " "Info: 481: + IC(0.000 ns) + CELL(0.035 ns) = 84.288 ns; Loc. = LAB_X17_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~50'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 84.323 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~54 482 COMB LAB_X17_Y10 2 " "Info: 482: + IC(0.000 ns) + CELL(0.035 ns) = 84.323 ns; Loc. = LAB_X17_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~54'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~54 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 84.358 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~58 483 COMB LAB_X17_Y10 2 " "Info: 483: + IC(0.000 ns) + CELL(0.035 ns) = 84.358 ns; Loc. = LAB_X17_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~58'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~58 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 84.393 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~62 484 COMB LAB_X17_Y10 2 " "Info: 484: + IC(0.000 ns) + CELL(0.035 ns) = 84.393 ns; Loc. = LAB_X17_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~62'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~62 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.173 ns) + CELL(0.035 ns) 84.601 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~66 485 COMB LAB_X17_Y9 2 " "Info: 485: + IC(0.173 ns) + CELL(0.035 ns) = 84.601 ns; Loc. = LAB_X17_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~66'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~66 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 84.636 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~70 486 COMB LAB_X17_Y9 2 " "Info: 486: + IC(0.000 ns) + CELL(0.035 ns) = 84.636 ns; Loc. = LAB_X17_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~70'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~70 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 84.671 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~74 487 COMB LAB_X17_Y9 2 " "Info: 487: + IC(0.000 ns) + CELL(0.035 ns) = 84.671 ns; Loc. = LAB_X17_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~74'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~74 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 84.706 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~78 488 COMB LAB_X17_Y9 2 " "Info: 488: + IC(0.000 ns) + CELL(0.035 ns) = 84.706 ns; Loc. = LAB_X17_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~78'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~78 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 84.741 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~82 489 COMB LAB_X17_Y9 2 " "Info: 489: + IC(0.000 ns) + CELL(0.035 ns) = 84.741 ns; Loc. = LAB_X17_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~82'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~82 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 84.776 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~86 490 COMB LAB_X17_Y9 2 " "Info: 490: + IC(0.000 ns) + CELL(0.035 ns) = 84.776 ns; Loc. = LAB_X17_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~86'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~86 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 84.811 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~90 491 COMB LAB_X17_Y9 2 " "Info: 491: + IC(0.000 ns) + CELL(0.035 ns) = 84.811 ns; Loc. = LAB_X17_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~90'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~90 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 84.846 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~94 492 COMB LAB_X17_Y9 2 " "Info: 492: + IC(0.000 ns) + CELL(0.035 ns) = 84.846 ns; Loc. = LAB_X17_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~94'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~94 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.173 ns) + CELL(0.035 ns) 85.054 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~98 493 COMB LAB_X17_Y8 2 " "Info: 493: + IC(0.173 ns) + CELL(0.035 ns) = 85.054 ns; Loc. = LAB_X17_Y8; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~98'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~94 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~98 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 85.089 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~102 494 COMB LAB_X17_Y8 2 " "Info: 494: + IC(0.000 ns) + CELL(0.035 ns) = 85.089 ns; Loc. = LAB_X17_Y8; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~102'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~98 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~102 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 85.124 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~106 495 COMB LAB_X17_Y8 2 " "Info: 495: + IC(0.000 ns) + CELL(0.035 ns) = 85.124 ns; Loc. = LAB_X17_Y8; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~106'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~102 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~106 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 85.159 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~110 496 COMB LAB_X17_Y8 2 " "Info: 496: + IC(0.000 ns) + CELL(0.035 ns) = 85.159 ns; Loc. = LAB_X17_Y8; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~110'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~106 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~110 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 85.194 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~114 497 COMB LAB_X17_Y8 2 " "Info: 497: + IC(0.000 ns) + CELL(0.035 ns) = 85.194 ns; Loc. = LAB_X17_Y8; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~114'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~110 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~114 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 85.229 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~118 498 COMB LAB_X17_Y8 2 " "Info: 498: + IC(0.000 ns) + CELL(0.035 ns) = 85.229 ns; Loc. = LAB_X17_Y8; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~118'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~114 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~118 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 85.264 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~122 499 COMB LAB_X17_Y8 1 " "Info: 499: + IC(0.000 ns) + CELL(0.035 ns) = 85.264 ns; Loc. = LAB_X17_Y8; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~122'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~118 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~122 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 85.389 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~125 500 COMB LAB_X17_Y8 63 " "Info: 500: + IC(0.000 ns) + CELL(0.125 ns) = 85.389 ns; Loc. = LAB_X17_Y8; Fanout = 63; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_23~125'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~122 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~125 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.516 ns) 86.660 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~10 501 COMB LAB_X18_Y11 2 " "Info: 501: + IC(0.755 ns) + CELL(0.516 ns) = 86.660 ns; Loc. = LAB_X18_Y11; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~10'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~125 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 86.695 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~14 502 COMB LAB_X18_Y11 2 " "Info: 502: + IC(0.000 ns) + CELL(0.035 ns) = 86.695 ns; Loc. = LAB_X18_Y11; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~14'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 86.730 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~18 503 COMB LAB_X18_Y11 2 " "Info: 503: + IC(0.000 ns) + CELL(0.035 ns) = 86.730 ns; Loc. = LAB_X18_Y11; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~18'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 86.765 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~22 504 COMB LAB_X18_Y11 2 " "Info: 504: + IC(0.000 ns) + CELL(0.035 ns) = 86.765 ns; Loc. = LAB_X18_Y11; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~22'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 86.800 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~26 505 COMB LAB_X18_Y11 2 " "Info: 505: + IC(0.000 ns) + CELL(0.035 ns) = 86.800 ns; Loc. = LAB_X18_Y11; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~26'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 86.835 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~30 506 COMB LAB_X18_Y11 2 " "Info: 506: + IC(0.000 ns) + CELL(0.035 ns) = 86.835 ns; Loc. = LAB_X18_Y11; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~30'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.035 ns) 87.012 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~34 507 COMB LAB_X18_Y10 2 " "Info: 507: + IC(0.142 ns) + CELL(0.035 ns) = 87.012 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~34'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.177 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 87.047 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~38 508 COMB LAB_X18_Y10 2 " "Info: 508: + IC(0.000 ns) + CELL(0.035 ns) = 87.047 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~38'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 87.082 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~42 509 COMB LAB_X18_Y10 2 " "Info: 509: + IC(0.000 ns) + CELL(0.035 ns) = 87.082 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~42'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 87.117 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~46 510 COMB LAB_X18_Y10 2 " "Info: 510: + IC(0.000 ns) + CELL(0.035 ns) = 87.117 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~46'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~46 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 87.152 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~50 511 COMB LAB_X18_Y10 2 " "Info: 511: + IC(0.000 ns) + CELL(0.035 ns) = 87.152 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~50'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 87.187 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~54 512 COMB LAB_X18_Y10 2 " "Info: 512: + IC(0.000 ns) + CELL(0.035 ns) = 87.187 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~54'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~54 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 87.222 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~58 513 COMB LAB_X18_Y10 2 " "Info: 513: + IC(0.000 ns) + CELL(0.035 ns) = 87.222 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~58'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~58 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 87.257 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~62 514 COMB LAB_X18_Y10 2 " "Info: 514: + IC(0.000 ns) + CELL(0.035 ns) = 87.257 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~62'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~62 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.035 ns) 87.434 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~66 515 COMB LAB_X18_Y9 2 " "Info: 515: + IC(0.142 ns) + CELL(0.035 ns) = 87.434 ns; Loc. = LAB_X18_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~66'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.177 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~66 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 87.469 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~70 516 COMB LAB_X18_Y9 2 " "Info: 516: + IC(0.000 ns) + CELL(0.035 ns) = 87.469 ns; Loc. = LAB_X18_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~70'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~70 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 87.504 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~74 517 COMB LAB_X18_Y9 2 " "Info: 517: + IC(0.000 ns) + CELL(0.035 ns) = 87.504 ns; Loc. = LAB_X18_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~74'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~74 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 87.539 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~78 518 COMB LAB_X18_Y9 2 " "Info: 518: + IC(0.000 ns) + CELL(0.035 ns) = 87.539 ns; Loc. = LAB_X18_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~78'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~78 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 87.574 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~82 519 COMB LAB_X18_Y9 2 " "Info: 519: + IC(0.000 ns) + CELL(0.035 ns) = 87.574 ns; Loc. = LAB_X18_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~82'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~82 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 87.609 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~86 520 COMB LAB_X18_Y9 2 " "Info: 520: + IC(0.000 ns) + CELL(0.035 ns) = 87.609 ns; Loc. = LAB_X18_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~86'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~86 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 87.644 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~90 521 COMB LAB_X18_Y9 2 " "Info: 521: + IC(0.000 ns) + CELL(0.035 ns) = 87.644 ns; Loc. = LAB_X18_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~90'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~90 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 87.679 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~94 522 COMB LAB_X18_Y9 2 " "Info: 522: + IC(0.000 ns) + CELL(0.035 ns) = 87.679 ns; Loc. = LAB_X18_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~94'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~94 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.035 ns) 87.846 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~98 523 COMB LAB_X18_Y8 2 " "Info: 523: + IC(0.132 ns) + CELL(0.035 ns) = 87.846 ns; Loc. = LAB_X18_Y8; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~98'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.167 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~94 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~98 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 87.881 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~102 524 COMB LAB_X18_Y8 2 " "Info: 524: + IC(0.000 ns) + CELL(0.035 ns) = 87.881 ns; Loc. = LAB_X18_Y8; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~102'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~98 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~102 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 87.916 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~106 525 COMB LAB_X18_Y8 2 " "Info: 525: + IC(0.000 ns) + CELL(0.035 ns) = 87.916 ns; Loc. = LAB_X18_Y8; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~106'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~102 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~106 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 87.951 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~110 526 COMB LAB_X18_Y8 2 " "Info: 526: + IC(0.000 ns) + CELL(0.035 ns) = 87.951 ns; Loc. = LAB_X18_Y8; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~110'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~106 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~110 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 87.986 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~114 527 COMB LAB_X18_Y8 2 " "Info: 527: + IC(0.000 ns) + CELL(0.035 ns) = 87.986 ns; Loc. = LAB_X18_Y8; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~114'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~110 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~114 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 88.021 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~118 528 COMB LAB_X18_Y8 2 " "Info: 528: + IC(0.000 ns) + CELL(0.035 ns) = 88.021 ns; Loc. = LAB_X18_Y8; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~118'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~114 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~118 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 88.056 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~122 529 COMB LAB_X18_Y8 2 " "Info: 529: + IC(0.000 ns) + CELL(0.035 ns) = 88.056 ns; Loc. = LAB_X18_Y8; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~122'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~118 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~122 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 88.091 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~126 530 COMB LAB_X18_Y8 1 " "Info: 530: + IC(0.000 ns) + CELL(0.035 ns) = 88.091 ns; Loc. = LAB_X18_Y8; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~126'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~122 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~126 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.088 ns) + CELL(0.125 ns) 88.304 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~129 531 COMB LAB_X18_Y8 65 " "Info: 531: + IC(0.088 ns) + CELL(0.125 ns) = 88.304 ns; Loc. = LAB_X18_Y8; Fanout = 65; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_25~129'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.213 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~126 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~129 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.516 ns) 89.575 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~10 532 COMB LAB_X19_Y11 2 " "Info: 532: + IC(0.755 ns) + CELL(0.516 ns) = 89.575 ns; Loc. = LAB_X19_Y11; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~10'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~129 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 89.610 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~14 533 COMB LAB_X19_Y11 2 " "Info: 533: + IC(0.000 ns) + CELL(0.035 ns) = 89.610 ns; Loc. = LAB_X19_Y11; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~14'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 89.645 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~18 534 COMB LAB_X19_Y11 2 " "Info: 534: + IC(0.000 ns) + CELL(0.035 ns) = 89.645 ns; Loc. = LAB_X19_Y11; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~18'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 89.680 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~22 535 COMB LAB_X19_Y11 2 " "Info: 535: + IC(0.000 ns) + CELL(0.035 ns) = 89.680 ns; Loc. = LAB_X19_Y11; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~22'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 89.715 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~26 536 COMB LAB_X19_Y11 2 " "Info: 536: + IC(0.000 ns) + CELL(0.035 ns) = 89.715 ns; Loc. = LAB_X19_Y11; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~26'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 89.750 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~30 537 COMB LAB_X19_Y11 2 " "Info: 537: + IC(0.000 ns) + CELL(0.035 ns) = 89.750 ns; Loc. = LAB_X19_Y11; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~30'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.165 ns) + CELL(0.035 ns) 89.950 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~34 538 COMB LAB_X19_Y10 2 " "Info: 538: + IC(0.165 ns) + CELL(0.035 ns) = 89.950 ns; Loc. = LAB_X19_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~34'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 89.985 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~38 539 COMB LAB_X19_Y10 2 " "Info: 539: + IC(0.000 ns) + CELL(0.035 ns) = 89.985 ns; Loc. = LAB_X19_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~38'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 90.020 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~42 540 COMB LAB_X19_Y10 2 " "Info: 540: + IC(0.000 ns) + CELL(0.035 ns) = 90.020 ns; Loc. = LAB_X19_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~42'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 90.055 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~46 541 COMB LAB_X19_Y10 2 " "Info: 541: + IC(0.000 ns) + CELL(0.035 ns) = 90.055 ns; Loc. = LAB_X19_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~46'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~46 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 90.090 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~50 542 COMB LAB_X19_Y10 2 " "Info: 542: + IC(0.000 ns) + CELL(0.035 ns) = 90.090 ns; Loc. = LAB_X19_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~50'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 90.125 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~54 543 COMB LAB_X19_Y10 2 " "Info: 543: + IC(0.000 ns) + CELL(0.035 ns) = 90.125 ns; Loc. = LAB_X19_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~54'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~54 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 90.160 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~58 544 COMB LAB_X19_Y10 2 " "Info: 544: + IC(0.000 ns) + CELL(0.035 ns) = 90.160 ns; Loc. = LAB_X19_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~58'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~58 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 90.195 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~62 545 COMB LAB_X19_Y10 2 " "Info: 545: + IC(0.000 ns) + CELL(0.035 ns) = 90.195 ns; Loc. = LAB_X19_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~62'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~62 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.173 ns) + CELL(0.035 ns) 90.403 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~66 546 COMB LAB_X19_Y9 2 " "Info: 546: + IC(0.173 ns) + CELL(0.035 ns) = 90.403 ns; Loc. = LAB_X19_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~66'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~66 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 90.438 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~70 547 COMB LAB_X19_Y9 2 " "Info: 547: + IC(0.000 ns) + CELL(0.035 ns) = 90.438 ns; Loc. = LAB_X19_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~70'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~70 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 90.473 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~74 548 COMB LAB_X19_Y9 2 " "Info: 548: + IC(0.000 ns) + CELL(0.035 ns) = 90.473 ns; Loc. = LAB_X19_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~74'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~74 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 90.508 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~78 549 COMB LAB_X19_Y9 2 " "Info: 549: + IC(0.000 ns) + CELL(0.035 ns) = 90.508 ns; Loc. = LAB_X19_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~78'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~78 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 90.543 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~82 550 COMB LAB_X19_Y9 2 " "Info: 550: + IC(0.000 ns) + CELL(0.035 ns) = 90.543 ns; Loc. = LAB_X19_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~82'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~82 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 90.578 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~86 551 COMB LAB_X19_Y9 2 " "Info: 551: + IC(0.000 ns) + CELL(0.035 ns) = 90.578 ns; Loc. = LAB_X19_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~86'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~86 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 90.613 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~90 552 COMB LAB_X19_Y9 2 " "Info: 552: + IC(0.000 ns) + CELL(0.035 ns) = 90.613 ns; Loc. = LAB_X19_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~90'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~90 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 90.648 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~94 553 COMB LAB_X19_Y9 2 " "Info: 553: + IC(0.000 ns) + CELL(0.035 ns) = 90.648 ns; Loc. = LAB_X19_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~94'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~94 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.173 ns) + CELL(0.035 ns) 90.856 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~98 554 COMB LAB_X19_Y8 2 " "Info: 554: + IC(0.173 ns) + CELL(0.035 ns) = 90.856 ns; Loc. = LAB_X19_Y8; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~98'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~94 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~98 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 90.891 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~102 555 COMB LAB_X19_Y8 2 " "Info: 555: + IC(0.000 ns) + CELL(0.035 ns) = 90.891 ns; Loc. = LAB_X19_Y8; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~102'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~98 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~102 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 90.926 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~106 556 COMB LAB_X19_Y8 2 " "Info: 556: + IC(0.000 ns) + CELL(0.035 ns) = 90.926 ns; Loc. = LAB_X19_Y8; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~106'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~102 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~106 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 90.961 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~110 557 COMB LAB_X19_Y8 2 " "Info: 557: + IC(0.000 ns) + CELL(0.035 ns) = 90.961 ns; Loc. = LAB_X19_Y8; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~110'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~106 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~110 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 90.996 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~114 558 COMB LAB_X19_Y8 2 " "Info: 558: + IC(0.000 ns) + CELL(0.035 ns) = 90.996 ns; Loc. = LAB_X19_Y8; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~114'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~110 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~114 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 91.031 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~118 559 COMB LAB_X19_Y8 2 " "Info: 559: + IC(0.000 ns) + CELL(0.035 ns) = 91.031 ns; Loc. = LAB_X19_Y8; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~118'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~114 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~118 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 91.066 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~122 560 COMB LAB_X19_Y8 2 " "Info: 560: + IC(0.000 ns) + CELL(0.035 ns) = 91.066 ns; Loc. = LAB_X19_Y8; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~122'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~118 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~122 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 91.101 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~126 561 COMB LAB_X19_Y8 2 " "Info: 561: + IC(0.000 ns) + CELL(0.035 ns) = 91.101 ns; Loc. = LAB_X19_Y8; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~126'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~122 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~126 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.061 ns) + CELL(0.035 ns) 91.197 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~130 562 COMB LAB_X19_Y8 1 " "Info: 562: + IC(0.061 ns) + CELL(0.035 ns) = 91.197 ns; Loc. = LAB_X19_Y8; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~130'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~126 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~130 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 91.322 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~133 563 COMB LAB_X19_Y8 40 " "Info: 563: + IC(0.000 ns) + CELL(0.125 ns) = 91.322 ns; Loc. = LAB_X19_Y8; Fanout = 40; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|op_26~133'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~130 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~133 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.547 ns) + CELL(0.272 ns) 92.141 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|StageOut\[995\]~1521 564 COMB LAB_X19_Y11 3 " "Info: 564: + IC(0.547 ns) + CELL(0.272 ns) = 92.141 ns; Loc. = LAB_X19_Y11; Fanout = 3; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\|StageOut\[995\]~1521'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.819 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~133 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|StageOut[995]~1521 } "NODE_NAME" } } { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/alt_u_div_m6f.tdf" 202 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.350 ns) 92.955 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~14 565 COMB LAB_X21_Y11 2 " "Info: 565: + IC(0.464 ns) + CELL(0.350 ns) = 92.955 ns; Loc. = LAB_X21_Y11; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~14'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|StageOut[995]~1521 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 92.990 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~18 566 COMB LAB_X21_Y11 2 " "Info: 566: + IC(0.000 ns) + CELL(0.035 ns) = 92.990 ns; Loc. = LAB_X21_Y11; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~18'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 93.025 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~22 567 COMB LAB_X21_Y11 2 " "Info: 567: + IC(0.000 ns) + CELL(0.035 ns) = 93.025 ns; Loc. = LAB_X21_Y11; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~22'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 93.060 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~26 568 COMB LAB_X21_Y11 2 " "Info: 568: + IC(0.000 ns) + CELL(0.035 ns) = 93.060 ns; Loc. = LAB_X21_Y11; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~26'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 93.095 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~30 569 COMB LAB_X21_Y11 2 " "Info: 569: + IC(0.000 ns) + CELL(0.035 ns) = 93.095 ns; Loc. = LAB_X21_Y11; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~30'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.035 ns) 93.272 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~34 570 COMB LAB_X21_Y10 2 " "Info: 570: + IC(0.142 ns) + CELL(0.035 ns) = 93.272 ns; Loc. = LAB_X21_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~34'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.177 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 93.307 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~38 571 COMB LAB_X21_Y10 2 " "Info: 571: + IC(0.000 ns) + CELL(0.035 ns) = 93.307 ns; Loc. = LAB_X21_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~38'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 93.342 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~42 572 COMB LAB_X21_Y10 2 " "Info: 572: + IC(0.000 ns) + CELL(0.035 ns) = 93.342 ns; Loc. = LAB_X21_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~42'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 93.377 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~46 573 COMB LAB_X21_Y10 2 " "Info: 573: + IC(0.000 ns) + CELL(0.035 ns) = 93.377 ns; Loc. = LAB_X21_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~46'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~46 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 93.412 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~50 574 COMB LAB_X21_Y10 2 " "Info: 574: + IC(0.000 ns) + CELL(0.035 ns) = 93.412 ns; Loc. = LAB_X21_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~50'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 93.447 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~54 575 COMB LAB_X21_Y10 2 " "Info: 575: + IC(0.000 ns) + CELL(0.035 ns) = 93.447 ns; Loc. = LAB_X21_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~54'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~54 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 93.482 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~58 576 COMB LAB_X21_Y10 2 " "Info: 576: + IC(0.000 ns) + CELL(0.035 ns) = 93.482 ns; Loc. = LAB_X21_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~58'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~58 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 93.517 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~62 577 COMB LAB_X21_Y10 2 " "Info: 577: + IC(0.000 ns) + CELL(0.035 ns) = 93.517 ns; Loc. = LAB_X21_Y10; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~62'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~62 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.035 ns) 93.694 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~66 578 COMB LAB_X21_Y9 2 " "Info: 578: + IC(0.142 ns) + CELL(0.035 ns) = 93.694 ns; Loc. = LAB_X21_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~66'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.177 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~66 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 93.729 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~70 579 COMB LAB_X21_Y9 2 " "Info: 579: + IC(0.000 ns) + CELL(0.035 ns) = 93.729 ns; Loc. = LAB_X21_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~70'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~70 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 93.764 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~74 580 COMB LAB_X21_Y9 2 " "Info: 580: + IC(0.000 ns) + CELL(0.035 ns) = 93.764 ns; Loc. = LAB_X21_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~74'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~74 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 93.799 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~78 581 COMB LAB_X21_Y9 2 " "Info: 581: + IC(0.000 ns) + CELL(0.035 ns) = 93.799 ns; Loc. = LAB_X21_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~78'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~78 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 93.834 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~82 582 COMB LAB_X21_Y9 2 " "Info: 582: + IC(0.000 ns) + CELL(0.035 ns) = 93.834 ns; Loc. = LAB_X21_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~82'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~82 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 93.869 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~86 583 COMB LAB_X21_Y9 2 " "Info: 583: + IC(0.000 ns) + CELL(0.035 ns) = 93.869 ns; Loc. = LAB_X21_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~86'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~86 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 93.904 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~90 584 COMB LAB_X21_Y9 2 " "Info: 584: + IC(0.000 ns) + CELL(0.035 ns) = 93.904 ns; Loc. = LAB_X21_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~90'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~90 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 93.939 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~94 585 COMB LAB_X21_Y9 2 " "Info: 585: + IC(0.000 ns) + CELL(0.035 ns) = 93.939 ns; Loc. = LAB_X21_Y9; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~94'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~94 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.035 ns) 94.106 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~98 586 COMB LAB_X21_Y8 2 " "Info: 586: + IC(0.132 ns) + CELL(0.035 ns) = 94.106 ns; Loc. = LAB_X21_Y8; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~98'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.167 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~94 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~98 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 94.141 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~102 587 COMB LAB_X21_Y8 2 " "Info: 587: + IC(0.000 ns) + CELL(0.035 ns) = 94.141 ns; Loc. = LAB_X21_Y8; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~102'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~98 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~102 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 94.176 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~106 588 COMB LAB_X21_Y8 2 " "Info: 588: + IC(0.000 ns) + CELL(0.035 ns) = 94.176 ns; Loc. = LAB_X21_Y8; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~106'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~102 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~106 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 94.211 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~110 589 COMB LAB_X21_Y8 2 " "Info: 589: + IC(0.000 ns) + CELL(0.035 ns) = 94.211 ns; Loc. = LAB_X21_Y8; Fanout = 2; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~110'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~106 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~110 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 94.336 ns ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~113 590 COMB LAB_X21_Y8 1 " "Info: 590: + IC(0.000 ns) + CELL(0.125 ns) = 94.336 ns; Loc. = LAB_X21_Y8; Fanout = 1; COMB Node = 'ALU:inst\|div32:inst7\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|op_1~113'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~110 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~113 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.272 ns) 95.282 ns mux32x2x1:inst43\|lpm_mux:lpm_mux_component\|mux_bpc:auto_generated\|l1_w28_n0_mux_dataout~10 591 COMB LAB_X27_Y8 1 " "Info: 591: + IC(0.674 ns) + CELL(0.272 ns) = 95.282 ns; Loc. = LAB_X27_Y8; Fanout = 1; COMB Node = 'mux32x2x1:inst43\|lpm_mux:lpm_mux_component\|mux_bpc:auto_generated\|l1_w28_n0_mux_dataout~10'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.946 ns" { ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~113 mux32x2x1:inst43|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w28_n0_mux_dataout~10 } "NODE_NAME" } } { "db/mux_bpc.tdf" "" { Text "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/mux_bpc.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 95.437 ns buffer:inst6\|ff:inst\|lpm_ff:lpm_ff_component\|dffs\[28\] 592 REG LAB_X27_Y8 1 " "Info: 592: + IC(0.000 ns) + CELL(0.155 ns) = 95.437 ns; Loc. = LAB_X27_Y8; Fanout = 1; REG Node = 'buffer:inst6\|ff:inst\|lpm_ff:lpm_ff_component\|dffs\[28\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { mux32x2x1:inst43|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w28_n0_mux_dataout~10 buffer:inst6|ff:inst|lpm_ff:lpm_ff_component|dffs[28] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/program files/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "48.321 ns ( 50.63 % ) " "Info: Total cell delay = 48.321 ns ( 50.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "47.116 ns ( 49.37 % ) " "Info: Total interconnect delay = 47.116 ns ( 49.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "95.437 ns" { buffer:inst48|ff:inst2|lpm_ff:lpm_ff_component|dffs[6] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~94 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~98 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~102 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~106 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~110 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_2~113 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|den_choice[29]~92 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[891]~32 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[759]~33 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[627]~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[495]~35 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[363]~36 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[231]~37 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[99]~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[33] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_13~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_13~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_13~17 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[66] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_24~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_24~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_24~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_24~21 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[99] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_27~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_27~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_27~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_27~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_27~25 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[132] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_28~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_28~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_28~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_28~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_28~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_28~29 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[165] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_29~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_29~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_29~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_29~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_29~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_29~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_29~33 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[198] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_30~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_30~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_30~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_30~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_30~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_30~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_30~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_30~37 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[231] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_31~41 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[264] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_32~45 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[297] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_3~49 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[330] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_4~53 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[363] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_5~57 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[396] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_6~61 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[429] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_7~65 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|StageOut[451]~1158 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_8~69 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[495] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_9~73 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[528] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_10~77 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|StageOut[548]~1205 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_11~81 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[594] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_12~85 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|StageOut[614]~1240 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_14~89 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[660] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_15~93 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[693] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~94 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_16~97 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[726] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~94 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~98 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_17~101 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|StageOut[746]~1322 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~94 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~98 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~102 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_18~105 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[792] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~94 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~98 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~102 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~106 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_19~109 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[825] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~94 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~98 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~102 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~106 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~110 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_20~113 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[858] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~94 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~98 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~102 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~106 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~110 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~114 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_21~117 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[891] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~94 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~98 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~102 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~106 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~110 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~114 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~118 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_22~121 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|selnose[924] ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~94 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~98 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~102 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~106 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~110 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~114 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~118 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~122 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_23~125 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~94 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~98 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~102 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~106 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~110 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~114 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~118 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~122 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~126 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_25~129 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~10 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~94 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~98 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~102 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~106 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~110 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~114 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~118 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~122 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~126 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~130 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|op_26~133 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider|StageOut[995]~1521 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~14 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~18 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~22 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~26 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~30 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~34 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~38 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~42 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~46 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~50 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~54 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~58 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~62 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~66 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~70 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~74 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~78 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~82 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~86 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~90 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~94 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~98 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~102 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~106 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~110 ALU:inst|div32:inst7|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|op_1~113 mux32x2x1:inst43|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w28_n0_mux_dataout~10 buffer:inst6|ff:inst|lpm_ff:lpm_ff_component|dffs[28] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "18 " "Info: Average interconnect usage is 18% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "31 X13_Y0 X26_Y13 " "Info: Peak interconnect usage is 31% of the available device resources in the region that extends from location X13_Y0 to location X26_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Info: Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_POST_FIT_LOGIC_DUPLICATION" "17 " "Info: Duplicated 17 combinational logic cells to improve design speed or routability" {  } {  } 0 0 "Duplicated %1!d! combinational logic cells to improve design speed or routability" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_POST_FIT_REGISTER_DUPLICATION" "1 " "Info: Duplicated 1 registered logic cells to improve design speed or routability" {  } {  } 0 0 "Duplicated %1!d! registered logic cells to improve design speed or routability" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "339 " "Warning: Found 339 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WBe 0 " "Info: Pin \"WBe\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "falu_cond 0 " "Info: Pin \"falu_cond\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out12\[31\] 0 " "Info: Pin \"RS_out12\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out12\[30\] 0 " "Info: Pin \"RS_out12\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out12\[29\] 0 " "Info: Pin \"RS_out12\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out12\[28\] 0 " "Info: Pin \"RS_out12\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out12\[27\] 0 " "Info: Pin \"RS_out12\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out12\[26\] 0 " "Info: Pin \"RS_out12\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out12\[25\] 0 " "Info: Pin \"RS_out12\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out12\[24\] 0 " "Info: Pin \"RS_out12\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out12\[23\] 0 " "Info: Pin \"RS_out12\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out12\[22\] 0 " "Info: Pin \"RS_out12\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out12\[21\] 0 " "Info: Pin \"RS_out12\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out12\[20\] 0 " "Info: Pin \"RS_out12\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out12\[19\] 0 " "Info: Pin \"RS_out12\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out12\[18\] 0 " "Info: Pin \"RS_out12\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out12\[17\] 0 " "Info: Pin \"RS_out12\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out12\[16\] 0 " "Info: Pin \"RS_out12\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out12\[15\] 0 " "Info: Pin \"RS_out12\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out12\[14\] 0 " "Info: Pin \"RS_out12\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out12\[13\] 0 " "Info: Pin \"RS_out12\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out12\[12\] 0 " "Info: Pin \"RS_out12\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out12\[11\] 0 " "Info: Pin \"RS_out12\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out12\[10\] 0 " "Info: Pin \"RS_out12\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out12\[9\] 0 " "Info: Pin \"RS_out12\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out12\[8\] 0 " "Info: Pin \"RS_out12\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out12\[7\] 0 " "Info: Pin \"RS_out12\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out12\[6\] 0 " "Info: Pin \"RS_out12\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out12\[5\] 0 " "Info: Pin \"RS_out12\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out12\[4\] 0 " "Info: Pin \"RS_out12\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out12\[3\] 0 " "Info: Pin \"RS_out12\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out12\[2\] 0 " "Info: Pin \"RS_out12\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out12\[1\] 0 " "Info: Pin \"RS_out12\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out12\[0\] 0 " "Info: Pin \"RS_out12\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stall_sg\[3\] 0 " "Info: Pin \"stall_sg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stall_sg\[2\] 0 " "Info: Pin \"stall_sg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stall_sg\[1\] 0 " "Info: Pin \"stall_sg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stall_sg\[0\] 0 " "Info: Pin \"stall_sg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "branch_not 0 " "Info: Pin \"branch_not\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_en 0 " "Info: Pin \"pc_en\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out40\[31\] 0 " "Info: Pin \"out40\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out40\[30\] 0 " "Info: Pin \"out40\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out40\[29\] 0 " "Info: Pin \"out40\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out40\[28\] 0 " "Info: Pin \"out40\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out40\[27\] 0 " "Info: Pin \"out40\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out40\[26\] 0 " "Info: Pin \"out40\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out40\[25\] 0 " "Info: Pin \"out40\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out40\[24\] 0 " "Info: Pin \"out40\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out40\[23\] 0 " "Info: Pin \"out40\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out40\[22\] 0 " "Info: Pin \"out40\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out40\[21\] 0 " "Info: Pin \"out40\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out40\[20\] 0 " "Info: Pin \"out40\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out40\[19\] 0 " "Info: Pin \"out40\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out40\[18\] 0 " "Info: Pin \"out40\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out40\[17\] 0 " "Info: Pin \"out40\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out40\[16\] 0 " "Info: Pin \"out40\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out40\[15\] 0 " "Info: Pin \"out40\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out40\[14\] 0 " "Info: Pin \"out40\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out40\[13\] 0 " "Info: Pin \"out40\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out40\[12\] 0 " "Info: Pin \"out40\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out40\[11\] 0 " "Info: Pin \"out40\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out40\[10\] 0 " "Info: Pin \"out40\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out40\[9\] 0 " "Info: Pin \"out40\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out40\[8\] 0 " "Info: Pin \"out40\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out40\[7\] 0 " "Info: Pin \"out40\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out40\[6\] 0 " "Info: Pin \"out40\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out40\[5\] 0 " "Info: Pin \"out40\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out40\[4\] 0 " "Info: Pin \"out40\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out40\[3\] 0 " "Info: Pin \"out40\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out40\[2\] 0 " "Info: Pin \"out40\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out40\[1\] 0 " "Info: Pin \"out40\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out40\[0\] 0 " "Info: Pin \"out40\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "branch 0 " "Info: Pin \"branch\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "array\[31\] 0 " "Info: Pin \"array\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "array\[30\] 0 " "Info: Pin \"array\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "array\[29\] 0 " "Info: Pin \"array\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "array\[28\] 0 " "Info: Pin \"array\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "array\[27\] 0 " "Info: Pin \"array\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "array\[26\] 0 " "Info: Pin \"array\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "array\[25\] 0 " "Info: Pin \"array\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "array\[24\] 0 " "Info: Pin \"array\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "array\[23\] 0 " "Info: Pin \"array\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "array\[22\] 0 " "Info: Pin \"array\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "array\[21\] 0 " "Info: Pin \"array\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "array\[20\] 0 " "Info: Pin \"array\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "array\[19\] 0 " "Info: Pin \"array\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "array\[18\] 0 " "Info: Pin \"array\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "array\[17\] 0 " "Info: Pin \"array\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "array\[16\] 0 " "Info: Pin \"array\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "array\[15\] 0 " "Info: Pin \"array\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "array\[14\] 0 " "Info: Pin \"array\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "array\[13\] 0 " "Info: Pin \"array\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "array\[12\] 0 " "Info: Pin \"array\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "array\[11\] 0 " "Info: Pin \"array\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "array\[10\] 0 " "Info: Pin \"array\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "array\[9\] 0 " "Info: Pin \"array\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "array\[8\] 0 " "Info: Pin \"array\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "array\[7\] 0 " "Info: Pin \"array\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "array\[6\] 0 " "Info: Pin \"array\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "array\[5\] 0 " "Info: Pin \"array\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "array\[4\] 0 " "Info: Pin \"array\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "array\[3\] 0 " "Info: Pin \"array\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "array\[2\] 0 " "Info: Pin \"array\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "array\[1\] 0 " "Info: Pin \"array\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "array\[0\] 0 " "Info: Pin \"array\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS20\[4\] 0 " "Info: Pin \"RS20\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS20\[3\] 0 " "Info: Pin \"RS20\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS20\[2\] 0 " "Info: Pin \"RS20\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS20\[1\] 0 " "Info: Pin \"RS20\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS20\[0\] 0 " "Info: Pin \"RS20\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS10\[4\] 0 " "Info: Pin \"RS10\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS10\[3\] 0 " "Info: Pin \"RS10\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS10\[2\] 0 " "Info: Pin \"RS10\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS10\[1\] 0 " "Info: Pin \"RS10\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS10\[0\] 0 " "Info: Pin \"RS10\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WB_res\[31\] 0 " "Info: Pin \"WB_res\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WB_res\[30\] 0 " "Info: Pin \"WB_res\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WB_res\[29\] 0 " "Info: Pin \"WB_res\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WB_res\[28\] 0 " "Info: Pin \"WB_res\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WB_res\[27\] 0 " "Info: Pin \"WB_res\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WB_res\[26\] 0 " "Info: Pin \"WB_res\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WB_res\[25\] 0 " "Info: Pin \"WB_res\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WB_res\[24\] 0 " "Info: Pin \"WB_res\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WB_res\[23\] 0 " "Info: Pin \"WB_res\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WB_res\[22\] 0 " "Info: Pin \"WB_res\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WB_res\[21\] 0 " "Info: Pin \"WB_res\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WB_res\[20\] 0 " "Info: Pin \"WB_res\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WB_res\[19\] 0 " "Info: Pin \"WB_res\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WB_res\[18\] 0 " "Info: Pin \"WB_res\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WB_res\[17\] 0 " "Info: Pin \"WB_res\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WB_res\[16\] 0 " "Info: Pin \"WB_res\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WB_res\[15\] 0 " "Info: Pin \"WB_res\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WB_res\[14\] 0 " "Info: Pin \"WB_res\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WB_res\[13\] 0 " "Info: Pin \"WB_res\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WB_res\[12\] 0 " "Info: Pin \"WB_res\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WB_res\[11\] 0 " "Info: Pin \"WB_res\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WB_res\[10\] 0 " "Info: Pin \"WB_res\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WB_res\[9\] 0 " "Info: Pin \"WB_res\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WB_res\[8\] 0 " "Info: Pin \"WB_res\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WB_res\[7\] 0 " "Info: Pin \"WB_res\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WB_res\[6\] 0 " "Info: Pin \"WB_res\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WB_res\[5\] 0 " "Info: Pin \"WB_res\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WB_res\[4\] 0 " "Info: Pin \"WB_res\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WB_res\[3\] 0 " "Info: Pin \"WB_res\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WB_res\[2\] 0 " "Info: Pin \"WB_res\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WB_res\[1\] 0 " "Info: Pin \"WB_res\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WB_res\[0\] 0 " "Info: Pin \"WB_res\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out22\[31\] 0 " "Info: Pin \"RS_out22\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out22\[30\] 0 " "Info: Pin \"RS_out22\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out22\[29\] 0 " "Info: Pin \"RS_out22\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out22\[28\] 0 " "Info: Pin \"RS_out22\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out22\[27\] 0 " "Info: Pin \"RS_out22\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out22\[26\] 0 " "Info: Pin \"RS_out22\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out22\[25\] 0 " "Info: Pin \"RS_out22\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out22\[24\] 0 " "Info: Pin \"RS_out22\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out22\[23\] 0 " "Info: Pin \"RS_out22\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out22\[22\] 0 " "Info: Pin \"RS_out22\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out22\[21\] 0 " "Info: Pin \"RS_out22\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out22\[20\] 0 " "Info: Pin \"RS_out22\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out22\[19\] 0 " "Info: Pin \"RS_out22\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out22\[18\] 0 " "Info: Pin \"RS_out22\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out22\[17\] 0 " "Info: Pin \"RS_out22\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out22\[16\] 0 " "Info: Pin \"RS_out22\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out22\[15\] 0 " "Info: Pin \"RS_out22\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out22\[14\] 0 " "Info: Pin \"RS_out22\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out22\[13\] 0 " "Info: Pin \"RS_out22\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out22\[12\] 0 " "Info: Pin \"RS_out22\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out22\[11\] 0 " "Info: Pin \"RS_out22\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out22\[10\] 0 " "Info: Pin \"RS_out22\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out22\[9\] 0 " "Info: Pin \"RS_out22\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out22\[8\] 0 " "Info: Pin \"RS_out22\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out22\[7\] 0 " "Info: Pin \"RS_out22\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out22\[6\] 0 " "Info: Pin \"RS_out22\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out22\[5\] 0 " "Info: Pin \"RS_out22\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out22\[4\] 0 " "Info: Pin \"RS_out22\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out22\[3\] 0 " "Info: Pin \"RS_out22\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out22\[2\] 0 " "Info: Pin \"RS_out22\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out22\[1\] 0 " "Info: Pin \"RS_out22\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS_out22\[0\] 0 " "Info: Pin \"RS_out22\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "faluS\[31\] 0 " "Info: Pin \"faluS\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "faluS\[30\] 0 " "Info: Pin \"faluS\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "faluS\[29\] 0 " "Info: Pin \"faluS\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "faluS\[28\] 0 " "Info: Pin \"faluS\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "faluS\[27\] 0 " "Info: Pin \"faluS\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "faluS\[26\] 0 " "Info: Pin \"faluS\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "faluS\[25\] 0 " "Info: Pin \"faluS\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "faluS\[24\] 0 " "Info: Pin \"faluS\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "faluS\[23\] 0 " "Info: Pin \"faluS\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "faluS\[22\] 0 " "Info: Pin \"faluS\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "faluS\[21\] 0 " "Info: Pin \"faluS\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "faluS\[20\] 0 " "Info: Pin \"faluS\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "faluS\[19\] 0 " "Info: Pin \"faluS\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "faluS\[18\] 0 " "Info: Pin \"faluS\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "faluS\[17\] 0 " "Info: Pin \"faluS\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "faluS\[16\] 0 " "Info: Pin \"faluS\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "faluS\[15\] 0 " "Info: Pin \"faluS\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "faluS\[14\] 0 " "Info: Pin \"faluS\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "faluS\[13\] 0 " "Info: Pin \"faluS\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "faluS\[12\] 0 " "Info: Pin \"faluS\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "faluS\[11\] 0 " "Info: Pin \"faluS\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "faluS\[10\] 0 " "Info: Pin \"faluS\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "faluS\[9\] 0 " "Info: Pin \"faluS\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "faluS\[8\] 0 " "Info: Pin \"faluS\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "faluS\[7\] 0 " "Info: Pin \"faluS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "faluS\[6\] 0 " "Info: Pin \"faluS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "faluS\[5\] 0 " "Info: Pin \"faluS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "faluS\[4\] 0 " "Info: Pin \"faluS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "faluS\[3\] 0 " "Info: Pin \"faluS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "faluS\[2\] 0 " "Info: Pin \"faluS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "faluS\[1\] 0 " "Info: Pin \"faluS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "faluS\[0\] 0 " "Info: Pin \"faluS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SSS\[31\] 0 " "Info: Pin \"SSS\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SSS\[30\] 0 " "Info: Pin \"SSS\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SSS\[29\] 0 " "Info: Pin \"SSS\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SSS\[28\] 0 " "Info: Pin \"SSS\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SSS\[27\] 0 " "Info: Pin \"SSS\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SSS\[26\] 0 " "Info: Pin \"SSS\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SSS\[25\] 0 " "Info: Pin \"SSS\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SSS\[24\] 0 " "Info: Pin \"SSS\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SSS\[23\] 0 " "Info: Pin \"SSS\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SSS\[22\] 0 " "Info: Pin \"SSS\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SSS\[21\] 0 " "Info: Pin \"SSS\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SSS\[20\] 0 " "Info: Pin \"SSS\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SSS\[19\] 0 " "Info: Pin \"SSS\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SSS\[18\] 0 " "Info: Pin \"SSS\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SSS\[17\] 0 " "Info: Pin \"SSS\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SSS\[16\] 0 " "Info: Pin \"SSS\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SSS\[15\] 0 " "Info: Pin \"SSS\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SSS\[14\] 0 " "Info: Pin \"SSS\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SSS\[13\] 0 " "Info: Pin \"SSS\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SSS\[12\] 0 " "Info: Pin \"SSS\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SSS\[11\] 0 " "Info: Pin \"SSS\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SSS\[10\] 0 " "Info: Pin \"SSS\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SSS\[9\] 0 " "Info: Pin \"SSS\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SSS\[8\] 0 " "Info: Pin \"SSS\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SSS\[7\] 0 " "Info: Pin \"SSS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SSS\[6\] 0 " "Info: Pin \"SSS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SSS\[5\] 0 " "Info: Pin \"SSS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SSS\[4\] 0 " "Info: Pin \"SSS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SSS\[3\] 0 " "Info: Pin \"SSS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SSS\[2\] 0 " "Info: Pin \"SSS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SSS\[1\] 0 " "Info: Pin \"SSS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SSS\[0\] 0 " "Info: Pin \"SSS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_cycle_count\[31\] 0 " "Info: Pin \"clk_cycle_count\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_cycle_count\[30\] 0 " "Info: Pin \"clk_cycle_count\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_cycle_count\[29\] 0 " "Info: Pin \"clk_cycle_count\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_cycle_count\[28\] 0 " "Info: Pin \"clk_cycle_count\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_cycle_count\[27\] 0 " "Info: Pin \"clk_cycle_count\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_cycle_count\[26\] 0 " "Info: Pin \"clk_cycle_count\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_cycle_count\[25\] 0 " "Info: Pin \"clk_cycle_count\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_cycle_count\[24\] 0 " "Info: Pin \"clk_cycle_count\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_cycle_count\[23\] 0 " "Info: Pin \"clk_cycle_count\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_cycle_count\[22\] 0 " "Info: Pin \"clk_cycle_count\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_cycle_count\[21\] 0 " "Info: Pin \"clk_cycle_count\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_cycle_count\[20\] 0 " "Info: Pin \"clk_cycle_count\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_cycle_count\[19\] 0 " "Info: Pin \"clk_cycle_count\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_cycle_count\[18\] 0 " "Info: Pin \"clk_cycle_count\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_cycle_count\[17\] 0 " "Info: Pin \"clk_cycle_count\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_cycle_count\[16\] 0 " "Info: Pin \"clk_cycle_count\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_cycle_count\[15\] 0 " "Info: Pin \"clk_cycle_count\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_cycle_count\[14\] 0 " "Info: Pin \"clk_cycle_count\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_cycle_count\[13\] 0 " "Info: Pin \"clk_cycle_count\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_cycle_count\[12\] 0 " "Info: Pin \"clk_cycle_count\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_cycle_count\[11\] 0 " "Info: Pin \"clk_cycle_count\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_cycle_count\[10\] 0 " "Info: Pin \"clk_cycle_count\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_cycle_count\[9\] 0 " "Info: Pin \"clk_cycle_count\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_cycle_count\[8\] 0 " "Info: Pin \"clk_cycle_count\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_cycle_count\[7\] 0 " "Info: Pin \"clk_cycle_count\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_cycle_count\[6\] 0 " "Info: Pin \"clk_cycle_count\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_cycle_count\[5\] 0 " "Info: Pin \"clk_cycle_count\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_cycle_count\[4\] 0 " "Info: Pin \"clk_cycle_count\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_cycle_count\[3\] 0 " "Info: Pin \"clk_cycle_count\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_cycle_count\[2\] 0 " "Info: Pin \"clk_cycle_count\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_cycle_count\[1\] 0 " "Info: Pin \"clk_cycle_count\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_cycle_count\[0\] 0 " "Info: Pin \"clk_cycle_count\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg0\[31\] 0 " "Info: Pin \"reg0\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg0\[30\] 0 " "Info: Pin \"reg0\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg0\[29\] 0 " "Info: Pin \"reg0\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg0\[28\] 0 " "Info: Pin \"reg0\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg0\[27\] 0 " "Info: Pin \"reg0\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg0\[26\] 0 " "Info: Pin \"reg0\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg0\[25\] 0 " "Info: Pin \"reg0\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg0\[24\] 0 " "Info: Pin \"reg0\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg0\[23\] 0 " "Info: Pin \"reg0\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg0\[22\] 0 " "Info: Pin \"reg0\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg0\[21\] 0 " "Info: Pin \"reg0\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg0\[20\] 0 " "Info: Pin \"reg0\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg0\[19\] 0 " "Info: Pin \"reg0\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg0\[18\] 0 " "Info: Pin \"reg0\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg0\[17\] 0 " "Info: Pin \"reg0\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg0\[16\] 0 " "Info: Pin \"reg0\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg0\[15\] 0 " "Info: Pin \"reg0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg0\[14\] 0 " "Info: Pin \"reg0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg0\[13\] 0 " "Info: Pin \"reg0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg0\[12\] 0 " "Info: Pin \"reg0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg0\[11\] 0 " "Info: Pin \"reg0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg0\[10\] 0 " "Info: Pin \"reg0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg0\[9\] 0 " "Info: Pin \"reg0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg0\[8\] 0 " "Info: Pin \"reg0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg0\[7\] 0 " "Info: Pin \"reg0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg0\[6\] 0 " "Info: Pin \"reg0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg0\[5\] 0 " "Info: Pin \"reg0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg0\[4\] 0 " "Info: Pin \"reg0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg0\[3\] 0 " "Info: Pin \"reg0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg0\[2\] 0 " "Info: Pin \"reg0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg0\[1\] 0 " "Info: Pin \"reg0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg0\[0\] 0 " "Info: Pin \"reg0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[31\] 0 " "Info: Pin \"reg2\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[30\] 0 " "Info: Pin \"reg2\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[29\] 0 " "Info: Pin \"reg2\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[28\] 0 " "Info: Pin \"reg2\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[27\] 0 " "Info: Pin \"reg2\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[26\] 0 " "Info: Pin \"reg2\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[25\] 0 " "Info: Pin \"reg2\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[24\] 0 " "Info: Pin \"reg2\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[23\] 0 " "Info: Pin \"reg2\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[22\] 0 " "Info: Pin \"reg2\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[21\] 0 " "Info: Pin \"reg2\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[20\] 0 " "Info: Pin \"reg2\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[19\] 0 " "Info: Pin \"reg2\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[18\] 0 " "Info: Pin \"reg2\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[17\] 0 " "Info: Pin \"reg2\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[16\] 0 " "Info: Pin \"reg2\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[15\] 0 " "Info: Pin \"reg2\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[14\] 0 " "Info: Pin \"reg2\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[13\] 0 " "Info: Pin \"reg2\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[12\] 0 " "Info: Pin \"reg2\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[11\] 0 " "Info: Pin \"reg2\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[10\] 0 " "Info: Pin \"reg2\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[9\] 0 " "Info: Pin \"reg2\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[8\] 0 " "Info: Pin \"reg2\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[7\] 0 " "Info: Pin \"reg2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[6\] 0 " "Info: Pin \"reg2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[5\] 0 " "Info: Pin \"reg2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[4\] 0 " "Info: Pin \"reg2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[3\] 0 " "Info: Pin \"reg2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[2\] 0 " "Info: Pin \"reg2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[1\] 0 " "Info: Pin \"reg2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[0\] 0 " "Info: Pin \"reg2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "345 " "Info: Peak virtual memory: 345 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 05 10:16:19 2020 " "Info: Processing ended: Wed Aug 05 10:16:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Info: Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Info: Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
