/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2017 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Tue Jan 17 10:08:36 2017
 *                 Full Compile MD5 Checksum  2edd384c1405a388347db27089ee12b7
 *                     (minus title and desc)
 *                 MD5 Checksum               6e5ced4da0f0f15efb4ae46ce86e004a
 *
 * lock_release:   r_1099
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1255
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   LOCAL
 *
 *
********************************************************************************/

BCHP_REGISTER_64BIT(BCHP_MFD_0_PICTURE0_LINE_ADDR_0          ,0x00000040) /* [CFG][64] Line Address0 */
BCHP_REGISTER_64BIT(BCHP_MFD_0_PICTURE0_LINE_ADDR_0_R        ,0x00000048) /* [CFG][64] Line Address0 Right */
BCHP_REGISTER_64BIT(BCHP_MFD_0_PICTURE0_LINE_ADDR_1          ,0x00000050) /* [CFG][64] Line Address1 */
BCHP_REGISTER_64BIT(BCHP_MFD_0_PICTURE0_LINE_ADDR_1_R        ,0x00000058) /* [CFG][64] Line Address1 Right */
BCHP_REGISTER_64BIT(BCHP_MFD_0_PICTURE1_LINE_ADDR_0          ,0x00000060) /* [CFG][64] Bottom Line Address0 */
BCHP_REGISTER_64BIT(BCHP_MFD_0_PICTURE1_LINE_ADDR_0_R        ,0x00000068) /* [CFG][64] Bottom Line Address0 Right */
BCHP_REGISTER_64BIT(BCHP_MFD_0_PICTURE1_LINE_ADDR_1          ,0x00000070) /* [CFG][64] Bottom Line Address1 */
BCHP_REGISTER_64BIT(BCHP_MFD_0_PICTURE1_LINE_ADDR_1_R        ,0x00000078) /* [CFG][64] Bottom Line Address1 Right */
BCHP_REGISTER_64BIT(BCHP_MFD_1_PICTURE0_LINE_ADDR_0          ,0x00000440) /* [CFG][64] Line Address0 */
BCHP_REGISTER_64BIT(BCHP_MFD_1_PICTURE0_LINE_ADDR_0_R        ,0x00000448) /* [CFG][64] Line Address0 Right */
BCHP_REGISTER_64BIT(BCHP_MFD_1_PICTURE0_LINE_ADDR_1          ,0x00000450) /* [CFG][64] Line Address1 */
BCHP_REGISTER_64BIT(BCHP_MFD_1_PICTURE0_LINE_ADDR_1_R        ,0x00000458) /* [CFG][64] Line Address1 Right */
BCHP_REGISTER_64BIT(BCHP_MFD_1_PICTURE1_LINE_ADDR_0          ,0x00000460) /* [CFG][64] Bottom Line Address0 */
BCHP_REGISTER_64BIT(BCHP_MFD_1_PICTURE1_LINE_ADDR_0_R        ,0x00000468) /* [CFG][64] Bottom Line Address0 Right */
BCHP_REGISTER_64BIT(BCHP_MFD_1_PICTURE1_LINE_ADDR_1          ,0x00000470) /* [CFG][64] Bottom Line Address1 */
BCHP_REGISTER_64BIT(BCHP_MFD_1_PICTURE1_LINE_ADDR_1_R        ,0x00000478) /* [CFG][64] Bottom Line Address1 Right */
BCHP_REGISTER_64BIT(BCHP_MFD_2_PICTURE0_LINE_ADDR_0          ,0x00000840) /* [CFG][64] Line Address0 */
BCHP_REGISTER_64BIT(BCHP_MFD_2_PICTURE0_LINE_ADDR_0_R        ,0x00000848) /* [CFG][64] Line Address0 Right */
BCHP_REGISTER_64BIT(BCHP_MFD_2_PICTURE0_LINE_ADDR_1          ,0x00000850) /* [CFG][64] Line Address1 */
BCHP_REGISTER_64BIT(BCHP_MFD_2_PICTURE0_LINE_ADDR_1_R        ,0x00000858) /* [CFG][64] Line Address1 Right */
BCHP_REGISTER_64BIT(BCHP_MFD_2_PICTURE1_LINE_ADDR_0          ,0x00000860) /* [CFG][64] Bottom Line Address0 */
BCHP_REGISTER_64BIT(BCHP_MFD_2_PICTURE1_LINE_ADDR_0_R        ,0x00000868) /* [CFG][64] Bottom Line Address0 Right */
BCHP_REGISTER_64BIT(BCHP_MFD_2_PICTURE1_LINE_ADDR_1          ,0x00000870) /* [CFG][64] Bottom Line Address1 */
BCHP_REGISTER_64BIT(BCHP_MFD_2_PICTURE1_LINE_ADDR_1_R        ,0x00000878) /* [CFG][64] Bottom Line Address1 Right */
BCHP_REGISTER_64BIT(BCHP_MFD_3_PICTURE0_LINE_ADDR_0          ,0x00000c40) /* [CFG][64] Line Address0 */
BCHP_REGISTER_64BIT(BCHP_MFD_3_PICTURE0_LINE_ADDR_0_R        ,0x00000c48) /* [CFG][64] Line Address0 Right */
BCHP_REGISTER_64BIT(BCHP_MFD_3_PICTURE0_LINE_ADDR_1          ,0x00000c50) /* [CFG][64] Line Address1 */
BCHP_REGISTER_64BIT(BCHP_MFD_3_PICTURE0_LINE_ADDR_1_R        ,0x00000c58) /* [CFG][64] Line Address1 Right */
BCHP_REGISTER_64BIT(BCHP_MFD_3_PICTURE1_LINE_ADDR_0          ,0x00000c60) /* [CFG][64] Bottom Line Address0 */
BCHP_REGISTER_64BIT(BCHP_MFD_3_PICTURE1_LINE_ADDR_0_R        ,0x00000c68) /* [CFG][64] Bottom Line Address0 Right */
BCHP_REGISTER_64BIT(BCHP_MFD_3_PICTURE1_LINE_ADDR_1          ,0x00000c70) /* [CFG][64] Bottom Line Address1 */
BCHP_REGISTER_64BIT(BCHP_MFD_3_PICTURE1_LINE_ADDR_1_R        ,0x00000c78) /* [CFG][64] Bottom Line Address1 Right */
BCHP_REGISTER_64BIT(BCHP_VFD_0_PICTURE0_LINE_ADDR_0          ,0x00002040) /* [CFG][64] Line Address0 */
BCHP_REGISTER_64BIT(BCHP_VFD_0_PICTURE0_LINE_ADDR_0_R        ,0x00002048) /* [CFG][64] Line Address0 Right */
BCHP_REGISTER_64BIT(BCHP_VFD_1_PICTURE0_LINE_ADDR_0          ,0x00002240) /* [CFG][64] Line Address0 */
BCHP_REGISTER_64BIT(BCHP_VFD_1_PICTURE0_LINE_ADDR_0_R        ,0x00002248) /* [CFG][64] Line Address0 Right */
BCHP_REGISTER_64BIT(BCHP_VFD_2_PICTURE0_LINE_ADDR_0          ,0x00002440) /* [CFG][64] Line Address0 */
BCHP_REGISTER_64BIT(BCHP_VFD_2_PICTURE0_LINE_ADDR_0_R        ,0x00002448) /* [CFG][64] Line Address0 Right */
BCHP_REGISTER_64BIT(BCHP_VFD_3_PICTURE0_LINE_ADDR_0          ,0x00002640) /* [CFG][64] Line Address0 */
BCHP_REGISTER_64BIT(BCHP_VFD_3_PICTURE0_LINE_ADDR_0_R        ,0x00002648) /* [CFG][64] Line Address0 Right */
BCHP_REGISTER_64BIT(BCHP_RDC_data_0                          ,0x00004080) /* [RW][64] General Purpose RAM Register at location 0 */
BCHP_REGISTER_64BIT(BCHP_RDC_data_1                          ,0x00004088) /* [RW][64] General Purpose RAM Register at location 1 */
BCHP_REGISTER_64BIT(BCHP_RDC_data_2                          ,0x00004090) /* [RW][64] General Purpose RAM Register at location 2 */
BCHP_REGISTER_64BIT(BCHP_RDC_data_3                          ,0x00004098) /* [RW][64] General Purpose RAM Register at location 3 */
BCHP_REGISTER_64BIT(BCHP_RDC_data_4                          ,0x000040a0) /* [RW][64] General Purpose RAM Register at location 4 */
BCHP_REGISTER_64BIT(BCHP_RDC_data_5                          ,0x000040a8) /* [RW][64] General Purpose RAM Register at location 5 */
BCHP_REGISTER_64BIT(BCHP_RDC_data_6                          ,0x000040b0) /* [RW][64] General Purpose RAM Register at location 6 */
BCHP_REGISTER_64BIT(BCHP_RDC_data_7                          ,0x000040b8) /* [RW][64] General Purpose RAM Register at location 7 */
BCHP_REGISTER_64BIT(BCHP_RDC_data_8                          ,0x000040c0) /* [RW][64] General Purpose RAM Register at location 8 */
BCHP_REGISTER_64BIT(BCHP_RDC_data_9                          ,0x000040c8) /* [RW][64] General Purpose RAM Register at location 9 */
BCHP_REGISTER_64BIT(BCHP_RDC_data_10                         ,0x000040d0) /* [RW][64] General Purpose RAM Register at location 10 */
BCHP_REGISTER_64BIT(BCHP_RDC_data_11                         ,0x000040d8) /* [RW][64] General Purpose RAM Register at location 11 */
BCHP_REGISTER_64BIT(BCHP_RDC_data_12                         ,0x000040e0) /* [RW][64] General Purpose RAM Register at location 12 */
BCHP_REGISTER_64BIT(BCHP_RDC_data_13                         ,0x000040e8) /* [RW][64] General Purpose RAM Register at location 13 */
BCHP_REGISTER_64BIT(BCHP_RDC_data_14                         ,0x000040f0) /* [RW][64] General Purpose RAM Register at location 14 */
BCHP_REGISTER_64BIT(BCHP_RDC_data_15                         ,0x000040f8) /* [RW][64] General Purpose RAM Register at location 15 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_0                     ,0x00004800) /* [RW][64] Scratch RAM 64bit Register at location 0 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_1                     ,0x00004808) /* [RW][64] Scratch RAM 64bit Register at location 1 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_2                     ,0x00004810) /* [RW][64] Scratch RAM 64bit Register at location 2 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_3                     ,0x00004818) /* [RW][64] Scratch RAM 64bit Register at location 3 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_4                     ,0x00004820) /* [RW][64] Scratch RAM 64bit Register at location 4 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_5                     ,0x00004828) /* [RW][64] Scratch RAM 64bit Register at location 5 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_6                     ,0x00004830) /* [RW][64] Scratch RAM 64bit Register at location 6 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_7                     ,0x00004838) /* [RW][64] Scratch RAM 64bit Register at location 7 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_8                     ,0x00004840) /* [RW][64] Scratch RAM 64bit Register at location 8 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_9                     ,0x00004848) /* [RW][64] Scratch RAM 64bit Register at location 9 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_10                    ,0x00004850) /* [RW][64] Scratch RAM 64bit Register at location 10 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_11                    ,0x00004858) /* [RW][64] Scratch RAM 64bit Register at location 11 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_12                    ,0x00004860) /* [RW][64] Scratch RAM 64bit Register at location 12 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_13                    ,0x00004868) /* [RW][64] Scratch RAM 64bit Register at location 13 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_14                    ,0x00004870) /* [RW][64] Scratch RAM 64bit Register at location 14 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_15                    ,0x00004878) /* [RW][64] Scratch RAM 64bit Register at location 15 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_16                    ,0x00004880) /* [RW][64] Scratch RAM 64bit Register at location 16 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_17                    ,0x00004888) /* [RW][64] Scratch RAM 64bit Register at location 17 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_18                    ,0x00004890) /* [RW][64] Scratch RAM 64bit Register at location 18 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_19                    ,0x00004898) /* [RW][64] Scratch RAM 64bit Register at location 19 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_20                    ,0x000048a0) /* [RW][64] Scratch RAM 64bit Register at location 20 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_21                    ,0x000048a8) /* [RW][64] Scratch RAM 64bit Register at location 21 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_22                    ,0x000048b0) /* [RW][64] Scratch RAM 64bit Register at location 22 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_23                    ,0x000048b8) /* [RW][64] Scratch RAM 64bit Register at location 23 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_24                    ,0x000048c0) /* [RW][64] Scratch RAM 64bit Register at location 24 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_25                    ,0x000048c8) /* [RW][64] Scratch RAM 64bit Register at location 25 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_26                    ,0x000048d0) /* [RW][64] Scratch RAM 64bit Register at location 26 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_27                    ,0x000048d8) /* [RW][64] Scratch RAM 64bit Register at location 27 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_28                    ,0x000048e0) /* [RW][64] Scratch RAM 64bit Register at location 28 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_29                    ,0x000048e8) /* [RW][64] Scratch RAM 64bit Register at location 29 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_30                    ,0x000048f0) /* [RW][64] Scratch RAM 64bit Register at location 30 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_31                    ,0x000048f8) /* [RW][64] Scratch RAM 64bit Register at location 31 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_32                    ,0x00004900) /* [RW][64] Scratch RAM 64bit Register at location 32 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_33                    ,0x00004908) /* [RW][64] Scratch RAM 64bit Register at location 33 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_34                    ,0x00004910) /* [RW][64] Scratch RAM 64bit Register at location 34 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_35                    ,0x00004918) /* [RW][64] Scratch RAM 64bit Register at location 35 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_36                    ,0x00004920) /* [RW][64] Scratch RAM 64bit Register at location 36 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_37                    ,0x00004928) /* [RW][64] Scratch RAM 64bit Register at location 37 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_38                    ,0x00004930) /* [RW][64] Scratch RAM 64bit Register at location 38 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_39                    ,0x00004938) /* [RW][64] Scratch RAM 64bit Register at location 39 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_40                    ,0x00004940) /* [RW][64] Scratch RAM 64bit Register at location 40 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_41                    ,0x00004948) /* [RW][64] Scratch RAM 64bit Register at location 41 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_42                    ,0x00004950) /* [RW][64] Scratch RAM 64bit Register at location 42 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_43                    ,0x00004958) /* [RW][64] Scratch RAM 64bit Register at location 43 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_44                    ,0x00004960) /* [RW][64] Scratch RAM 64bit Register at location 44 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_45                    ,0x00004968) /* [RW][64] Scratch RAM 64bit Register at location 45 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_46                    ,0x00004970) /* [RW][64] Scratch RAM 64bit Register at location 46 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_47                    ,0x00004978) /* [RW][64] Scratch RAM 64bit Register at location 47 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_48                    ,0x00004980) /* [RW][64] Scratch RAM 64bit Register at location 48 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_49                    ,0x00004988) /* [RW][64] Scratch RAM 64bit Register at location 49 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_50                    ,0x00004990) /* [RW][64] Scratch RAM 64bit Register at location 50 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_51                    ,0x00004998) /* [RW][64] Scratch RAM 64bit Register at location 51 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_52                    ,0x000049a0) /* [RW][64] Scratch RAM 64bit Register at location 52 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_53                    ,0x000049a8) /* [RW][64] Scratch RAM 64bit Register at location 53 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_54                    ,0x000049b0) /* [RW][64] Scratch RAM 64bit Register at location 54 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_55                    ,0x000049b8) /* [RW][64] Scratch RAM 64bit Register at location 55 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_56                    ,0x000049c0) /* [RW][64] Scratch RAM 64bit Register at location 56 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_57                    ,0x000049c8) /* [RW][64] Scratch RAM 64bit Register at location 57 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_58                    ,0x000049d0) /* [RW][64] Scratch RAM 64bit Register at location 58 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_59                    ,0x000049d8) /* [RW][64] Scratch RAM 64bit Register at location 59 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_60                    ,0x000049e0) /* [RW][64] Scratch RAM 64bit Register at location 60 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_61                    ,0x000049e8) /* [RW][64] Scratch RAM 64bit Register at location 61 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_62                    ,0x000049f0) /* [RW][64] Scratch RAM 64bit Register at location 62 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_63                    ,0x000049f8) /* [RW][64] Scratch RAM 64bit Register at location 63 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_64                    ,0x00004a00) /* [RW][64] Scratch RAM 64bit Register at location 64 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_65                    ,0x00004a08) /* [RW][64] Scratch RAM 64bit Register at location 65 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_66                    ,0x00004a10) /* [RW][64] Scratch RAM 64bit Register at location 66 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_67                    ,0x00004a18) /* [RW][64] Scratch RAM 64bit Register at location 67 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_68                    ,0x00004a20) /* [RW][64] Scratch RAM 64bit Register at location 68 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_69                    ,0x00004a28) /* [RW][64] Scratch RAM 64bit Register at location 69 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_70                    ,0x00004a30) /* [RW][64] Scratch RAM 64bit Register at location 70 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_71                    ,0x00004a38) /* [RW][64] Scratch RAM 64bit Register at location 71 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_72                    ,0x00004a40) /* [RW][64] Scratch RAM 64bit Register at location 72 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_73                    ,0x00004a48) /* [RW][64] Scratch RAM 64bit Register at location 73 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_74                    ,0x00004a50) /* [RW][64] Scratch RAM 64bit Register at location 74 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_75                    ,0x00004a58) /* [RW][64] Scratch RAM 64bit Register at location 75 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_76                    ,0x00004a60) /* [RW][64] Scratch RAM 64bit Register at location 76 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_77                    ,0x00004a68) /* [RW][64] Scratch RAM 64bit Register at location 77 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_78                    ,0x00004a70) /* [RW][64] Scratch RAM 64bit Register at location 78 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_79                    ,0x00004a78) /* [RW][64] Scratch RAM 64bit Register at location 79 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_80                    ,0x00004a80) /* [RW][64] Scratch RAM 64bit Register at location 80 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_81                    ,0x00004a88) /* [RW][64] Scratch RAM 64bit Register at location 81 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_82                    ,0x00004a90) /* [RW][64] Scratch RAM 64bit Register at location 82 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_83                    ,0x00004a98) /* [RW][64] Scratch RAM 64bit Register at location 83 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_84                    ,0x00004aa0) /* [RW][64] Scratch RAM 64bit Register at location 84 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_85                    ,0x00004aa8) /* [RW][64] Scratch RAM 64bit Register at location 85 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_86                    ,0x00004ab0) /* [RW][64] Scratch RAM 64bit Register at location 86 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_87                    ,0x00004ab8) /* [RW][64] Scratch RAM 64bit Register at location 87 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_88                    ,0x00004ac0) /* [RW][64] Scratch RAM 64bit Register at location 88 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_89                    ,0x00004ac8) /* [RW][64] Scratch RAM 64bit Register at location 89 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_90                    ,0x00004ad0) /* [RW][64] Scratch RAM 64bit Register at location 90 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_91                    ,0x00004ad8) /* [RW][64] Scratch RAM 64bit Register at location 91 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_92                    ,0x00004ae0) /* [RW][64] Scratch RAM 64bit Register at location 92 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_93                    ,0x00004ae8) /* [RW][64] Scratch RAM 64bit Register at location 93 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_94                    ,0x00004af0) /* [RW][64] Scratch RAM 64bit Register at location 94 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_95                    ,0x00004af8) /* [RW][64] Scratch RAM 64bit Register at location 95 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_96                    ,0x00004b00) /* [RW][64] Scratch RAM 64bit Register at location 96 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_97                    ,0x00004b08) /* [RW][64] Scratch RAM 64bit Register at location 97 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_98                    ,0x00004b10) /* [RW][64] Scratch RAM 64bit Register at location 98 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_99                    ,0x00004b18) /* [RW][64] Scratch RAM 64bit Register at location 99 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_100                   ,0x00004b20) /* [RW][64] Scratch RAM 64bit Register at location 100 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_101                   ,0x00004b28) /* [RW][64] Scratch RAM 64bit Register at location 101 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_102                   ,0x00004b30) /* [RW][64] Scratch RAM 64bit Register at location 102 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_103                   ,0x00004b38) /* [RW][64] Scratch RAM 64bit Register at location 103 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_104                   ,0x00004b40) /* [RW][64] Scratch RAM 64bit Register at location 104 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_105                   ,0x00004b48) /* [RW][64] Scratch RAM 64bit Register at location 105 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_106                   ,0x00004b50) /* [RW][64] Scratch RAM 64bit Register at location 106 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_107                   ,0x00004b58) /* [RW][64] Scratch RAM 64bit Register at location 107 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_108                   ,0x00004b60) /* [RW][64] Scratch RAM 64bit Register at location 108 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_109                   ,0x00004b68) /* [RW][64] Scratch RAM 64bit Register at location 109 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_110                   ,0x00004b70) /* [RW][64] Scratch RAM 64bit Register at location 110 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_111                   ,0x00004b78) /* [RW][64] Scratch RAM 64bit Register at location 111 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_112                   ,0x00004b80) /* [RW][64] Scratch RAM 64bit Register at location 112 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_113                   ,0x00004b88) /* [RW][64] Scratch RAM 64bit Register at location 113 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_114                   ,0x00004b90) /* [RW][64] Scratch RAM 64bit Register at location 114 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_115                   ,0x00004b98) /* [RW][64] Scratch RAM 64bit Register at location 115 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_116                   ,0x00004ba0) /* [RW][64] Scratch RAM 64bit Register at location 116 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_117                   ,0x00004ba8) /* [RW][64] Scratch RAM 64bit Register at location 117 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_118                   ,0x00004bb0) /* [RW][64] Scratch RAM 64bit Register at location 118 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_119                   ,0x00004bb8) /* [RW][64] Scratch RAM 64bit Register at location 119 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_120                   ,0x00004bc0) /* [RW][64] Scratch RAM 64bit Register at location 120 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_121                   ,0x00004bc8) /* [RW][64] Scratch RAM 64bit Register at location 121 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_122                   ,0x00004bd0) /* [RW][64] Scratch RAM 64bit Register at location 122 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_123                   ,0x00004bd8) /* [RW][64] Scratch RAM 64bit Register at location 123 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_124                   ,0x00004be0) /* [RW][64] Scratch RAM 64bit Register at location 124 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_125                   ,0x00004be8) /* [RW][64] Scratch RAM 64bit Register at location 125 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_126                   ,0x00004bf0) /* [RW][64] Scratch RAM 64bit Register at location 126 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_127                   ,0x00004bf8) /* [RW][64] Scratch RAM 64bit Register at location 127 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_128                   ,0x00004c00) /* [RW][64] Scratch RAM 64bit Register at location 128 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_129                   ,0x00004c08) /* [RW][64] Scratch RAM 64bit Register at location 129 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_130                   ,0x00004c10) /* [RW][64] Scratch RAM 64bit Register at location 130 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_131                   ,0x00004c18) /* [RW][64] Scratch RAM 64bit Register at location 131 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_132                   ,0x00004c20) /* [RW][64] Scratch RAM 64bit Register at location 132 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_133                   ,0x00004c28) /* [RW][64] Scratch RAM 64bit Register at location 133 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_134                   ,0x00004c30) /* [RW][64] Scratch RAM 64bit Register at location 134 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_135                   ,0x00004c38) /* [RW][64] Scratch RAM 64bit Register at location 135 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_136                   ,0x00004c40) /* [RW][64] Scratch RAM 64bit Register at location 136 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_137                   ,0x00004c48) /* [RW][64] Scratch RAM 64bit Register at location 137 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_138                   ,0x00004c50) /* [RW][64] Scratch RAM 64bit Register at location 138 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_139                   ,0x00004c58) /* [RW][64] Scratch RAM 64bit Register at location 139 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_140                   ,0x00004c60) /* [RW][64] Scratch RAM 64bit Register at location 140 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_141                   ,0x00004c68) /* [RW][64] Scratch RAM 64bit Register at location 141 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_142                   ,0x00004c70) /* [RW][64] Scratch RAM 64bit Register at location 142 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_143                   ,0x00004c78) /* [RW][64] Scratch RAM 64bit Register at location 143 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_144                   ,0x00004c80) /* [RW][64] Scratch RAM 64bit Register at location 144 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_145                   ,0x00004c88) /* [RW][64] Scratch RAM 64bit Register at location 145 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_146                   ,0x00004c90) /* [RW][64] Scratch RAM 64bit Register at location 146 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_147                   ,0x00004c98) /* [RW][64] Scratch RAM 64bit Register at location 147 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_148                   ,0x00004ca0) /* [RW][64] Scratch RAM 64bit Register at location 148 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_149                   ,0x00004ca8) /* [RW][64] Scratch RAM 64bit Register at location 149 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_150                   ,0x00004cb0) /* [RW][64] Scratch RAM 64bit Register at location 150 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_151                   ,0x00004cb8) /* [RW][64] Scratch RAM 64bit Register at location 151 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_152                   ,0x00004cc0) /* [RW][64] Scratch RAM 64bit Register at location 152 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_153                   ,0x00004cc8) /* [RW][64] Scratch RAM 64bit Register at location 153 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_154                   ,0x00004cd0) /* [RW][64] Scratch RAM 64bit Register at location 154 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_155                   ,0x00004cd8) /* [RW][64] Scratch RAM 64bit Register at location 155 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_156                   ,0x00004ce0) /* [RW][64] Scratch RAM 64bit Register at location 156 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_157                   ,0x00004ce8) /* [RW][64] Scratch RAM 64bit Register at location 157 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_158                   ,0x00004cf0) /* [RW][64] Scratch RAM 64bit Register at location 158 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_159                   ,0x00004cf8) /* [RW][64] Scratch RAM 64bit Register at location 159 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_160                   ,0x00004d00) /* [RW][64] Scratch RAM 64bit Register at location 160 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_161                   ,0x00004d08) /* [RW][64] Scratch RAM 64bit Register at location 161 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_162                   ,0x00004d10) /* [RW][64] Scratch RAM 64bit Register at location 162 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_163                   ,0x00004d18) /* [RW][64] Scratch RAM 64bit Register at location 163 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_164                   ,0x00004d20) /* [RW][64] Scratch RAM 64bit Register at location 164 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_165                   ,0x00004d28) /* [RW][64] Scratch RAM 64bit Register at location 165 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_166                   ,0x00004d30) /* [RW][64] Scratch RAM 64bit Register at location 166 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_167                   ,0x00004d38) /* [RW][64] Scratch RAM 64bit Register at location 167 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_168                   ,0x00004d40) /* [RW][64] Scratch RAM 64bit Register at location 168 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_169                   ,0x00004d48) /* [RW][64] Scratch RAM 64bit Register at location 169 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_170                   ,0x00004d50) /* [RW][64] Scratch RAM 64bit Register at location 170 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_171                   ,0x00004d58) /* [RW][64] Scratch RAM 64bit Register at location 171 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_172                   ,0x00004d60) /* [RW][64] Scratch RAM 64bit Register at location 172 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_173                   ,0x00004d68) /* [RW][64] Scratch RAM 64bit Register at location 173 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_174                   ,0x00004d70) /* [RW][64] Scratch RAM 64bit Register at location 174 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_175                   ,0x00004d78) /* [RW][64] Scratch RAM 64bit Register at location 175 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_176                   ,0x00004d80) /* [RW][64] Scratch RAM 64bit Register at location 176 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_177                   ,0x00004d88) /* [RW][64] Scratch RAM 64bit Register at location 177 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_178                   ,0x00004d90) /* [RW][64] Scratch RAM 64bit Register at location 178 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_179                   ,0x00004d98) /* [RW][64] Scratch RAM 64bit Register at location 179 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_180                   ,0x00004da0) /* [RW][64] Scratch RAM 64bit Register at location 180 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_181                   ,0x00004da8) /* [RW][64] Scratch RAM 64bit Register at location 181 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_182                   ,0x00004db0) /* [RW][64] Scratch RAM 64bit Register at location 182 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_183                   ,0x00004db8) /* [RW][64] Scratch RAM 64bit Register at location 183 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_184                   ,0x00004dc0) /* [RW][64] Scratch RAM 64bit Register at location 184 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_185                   ,0x00004dc8) /* [RW][64] Scratch RAM 64bit Register at location 185 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_186                   ,0x00004dd0) /* [RW][64] Scratch RAM 64bit Register at location 186 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_187                   ,0x00004dd8) /* [RW][64] Scratch RAM 64bit Register at location 187 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_188                   ,0x00004de0) /* [RW][64] Scratch RAM 64bit Register at location 188 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_189                   ,0x00004de8) /* [RW][64] Scratch RAM 64bit Register at location 189 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_190                   ,0x00004df0) /* [RW][64] Scratch RAM 64bit Register at location 190 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_191                   ,0x00004df8) /* [RW][64] Scratch RAM 64bit Register at location 191 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_192                   ,0x00004e00) /* [RW][64] Scratch RAM 64bit Register at location 192 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_193                   ,0x00004e08) /* [RW][64] Scratch RAM 64bit Register at location 193 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_194                   ,0x00004e10) /* [RW][64] Scratch RAM 64bit Register at location 194 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_195                   ,0x00004e18) /* [RW][64] Scratch RAM 64bit Register at location 195 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_196                   ,0x00004e20) /* [RW][64] Scratch RAM 64bit Register at location 196 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_197                   ,0x00004e28) /* [RW][64] Scratch RAM 64bit Register at location 197 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_198                   ,0x00004e30) /* [RW][64] Scratch RAM 64bit Register at location 198 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_199                   ,0x00004e38) /* [RW][64] Scratch RAM 64bit Register at location 199 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_200                   ,0x00004e40) /* [RW][64] Scratch RAM 64bit Register at location 200 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_201                   ,0x00004e48) /* [RW][64] Scratch RAM 64bit Register at location 201 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_202                   ,0x00004e50) /* [RW][64] Scratch RAM 64bit Register at location 202 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_203                   ,0x00004e58) /* [RW][64] Scratch RAM 64bit Register at location 203 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_204                   ,0x00004e60) /* [RW][64] Scratch RAM 64bit Register at location 204 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_205                   ,0x00004e68) /* [RW][64] Scratch RAM 64bit Register at location 205 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_206                   ,0x00004e70) /* [RW][64] Scratch RAM 64bit Register at location 206 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_207                   ,0x00004e78) /* [RW][64] Scratch RAM 64bit Register at location 207 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_208                   ,0x00004e80) /* [RW][64] Scratch RAM 64bit Register at location 208 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_209                   ,0x00004e88) /* [RW][64] Scratch RAM 64bit Register at location 209 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_210                   ,0x00004e90) /* [RW][64] Scratch RAM 64bit Register at location 210 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_211                   ,0x00004e98) /* [RW][64] Scratch RAM 64bit Register at location 211 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_212                   ,0x00004ea0) /* [RW][64] Scratch RAM 64bit Register at location 212 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_213                   ,0x00004ea8) /* [RW][64] Scratch RAM 64bit Register at location 213 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_214                   ,0x00004eb0) /* [RW][64] Scratch RAM 64bit Register at location 214 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_215                   ,0x00004eb8) /* [RW][64] Scratch RAM 64bit Register at location 215 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_216                   ,0x00004ec0) /* [RW][64] Scratch RAM 64bit Register at location 216 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_217                   ,0x00004ec8) /* [RW][64] Scratch RAM 64bit Register at location 217 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_218                   ,0x00004ed0) /* [RW][64] Scratch RAM 64bit Register at location 218 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_219                   ,0x00004ed8) /* [RW][64] Scratch RAM 64bit Register at location 219 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_220                   ,0x00004ee0) /* [RW][64] Scratch RAM 64bit Register at location 220 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_221                   ,0x00004ee8) /* [RW][64] Scratch RAM 64bit Register at location 221 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_222                   ,0x00004ef0) /* [RW][64] Scratch RAM 64bit Register at location 222 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_223                   ,0x00004ef8) /* [RW][64] Scratch RAM 64bit Register at location 223 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_224                   ,0x00004f00) /* [RW][64] Scratch RAM 64bit Register at location 224 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_225                   ,0x00004f08) /* [RW][64] Scratch RAM 64bit Register at location 225 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_226                   ,0x00004f10) /* [RW][64] Scratch RAM 64bit Register at location 226 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_227                   ,0x00004f18) /* [RW][64] Scratch RAM 64bit Register at location 227 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_228                   ,0x00004f20) /* [RW][64] Scratch RAM 64bit Register at location 228 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_229                   ,0x00004f28) /* [RW][64] Scratch RAM 64bit Register at location 229 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_230                   ,0x00004f30) /* [RW][64] Scratch RAM 64bit Register at location 230 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_231                   ,0x00004f38) /* [RW][64] Scratch RAM 64bit Register at location 231 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_232                   ,0x00004f40) /* [RW][64] Scratch RAM 64bit Register at location 232 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_233                   ,0x00004f48) /* [RW][64] Scratch RAM 64bit Register at location 233 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_234                   ,0x00004f50) /* [RW][64] Scratch RAM 64bit Register at location 234 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_235                   ,0x00004f58) /* [RW][64] Scratch RAM 64bit Register at location 235 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_236                   ,0x00004f60) /* [RW][64] Scratch RAM 64bit Register at location 236 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_237                   ,0x00004f68) /* [RW][64] Scratch RAM 64bit Register at location 237 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_238                   ,0x00004f70) /* [RW][64] Scratch RAM 64bit Register at location 238 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_239                   ,0x00004f78) /* [RW][64] Scratch RAM 64bit Register at location 239 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_240                   ,0x00004f80) /* [RW][64] Scratch RAM 64bit Register at location 240 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_241                   ,0x00004f88) /* [RW][64] Scratch RAM 64bit Register at location 241 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_242                   ,0x00004f90) /* [RW][64] Scratch RAM 64bit Register at location 242 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_243                   ,0x00004f98) /* [RW][64] Scratch RAM 64bit Register at location 243 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_244                   ,0x00004fa0) /* [RW][64] Scratch RAM 64bit Register at location 244 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_245                   ,0x00004fa8) /* [RW][64] Scratch RAM 64bit Register at location 245 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_246                   ,0x00004fb0) /* [RW][64] Scratch RAM 64bit Register at location 246 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_247                   ,0x00004fb8) /* [RW][64] Scratch RAM 64bit Register at location 247 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_248                   ,0x00004fc0) /* [RW][64] Scratch RAM 64bit Register at location 248 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_249                   ,0x00004fc8) /* [RW][64] Scratch RAM 64bit Register at location 249 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_250                   ,0x00004fd0) /* [RW][64] Scratch RAM 64bit Register at location 250 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_251                   ,0x00004fd8) /* [RW][64] Scratch RAM 64bit Register at location 251 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_252                   ,0x00004fe0) /* [RW][64] Scratch RAM 64bit Register at location 252 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_253                   ,0x00004fe8) /* [RW][64] Scratch RAM 64bit Register at location 253 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_254                   ,0x00004ff0) /* [RW][64] Scratch RAM 64bit Register at location 254 */
BCHP_REGISTER_64BIT(BCHP_RDC_scratch64_255                   ,0x00004ff8) /* [RW][64] Scratch RAM 64bit Register at location 255 */
BCHP_REGISTER_64BIT(BCHP_RDC_desc_0_addr                     ,0x00005000) /* [RW][64] DMA Descriptor 0 Address Register. */
BCHP_REGISTER_64BIT(BCHP_RDC_desc_1_addr                     ,0x00005040) /* [RW][64] DMA Descriptor 1 Address Register. */
BCHP_REGISTER_64BIT(BCHP_RDC_desc_2_addr                     ,0x00005080) /* [RW][64] DMA Descriptor 2 Address Register. */
BCHP_REGISTER_64BIT(BCHP_RDC_desc_3_addr                     ,0x000050c0) /* [RW][64] DMA Descriptor 3 Address Register. */
BCHP_REGISTER_64BIT(BCHP_RDC_desc_4_addr                     ,0x00005100) /* [RW][64] DMA Descriptor 4 Address Register. */
BCHP_REGISTER_64BIT(BCHP_RDC_desc_5_addr                     ,0x00005140) /* [RW][64] DMA Descriptor 5 Address Register. */
BCHP_REGISTER_64BIT(BCHP_RDC_desc_6_addr                     ,0x00005180) /* [RW][64] DMA Descriptor 6 Address Register. */
BCHP_REGISTER_64BIT(BCHP_RDC_desc_7_addr                     ,0x000051c0) /* [RW][64] DMA Descriptor 7 Address Register. */
BCHP_REGISTER_64BIT(BCHP_RDC_desc_8_addr                     ,0x00005200) /* [RW][64] DMA Descriptor 8 Address Register. */
BCHP_REGISTER_64BIT(BCHP_RDC_desc_9_addr                     ,0x00005240) /* [RW][64] DMA Descriptor 9 Address Register. */
BCHP_REGISTER_64BIT(BCHP_RDC_desc_10_addr                    ,0x00005280) /* [RW][64] DMA Descriptor 10 Address Register. */
BCHP_REGISTER_64BIT(BCHP_RDC_desc_11_addr                    ,0x000052c0) /* [RW][64] DMA Descriptor 11 Address Register. */
BCHP_REGISTER_64BIT(BCHP_RDC_desc_12_addr                    ,0x00005300) /* [RW][64] DMA Descriptor 12 Address Register. */
BCHP_REGISTER_64BIT(BCHP_RDC_desc_13_addr                    ,0x00005340) /* [RW][64] DMA Descriptor 13 Address Register. */
BCHP_REGISTER_64BIT(BCHP_RDC_desc_14_addr                    ,0x00005380) /* [RW][64] DMA Descriptor 14 Address Register. */
BCHP_REGISTER_64BIT(BCHP_RDC_desc_15_addr                    ,0x000053c0) /* [RW][64] DMA Descriptor 15 Address Register. */
BCHP_REGISTER_64BIT(BCHP_RDC_desc_16_addr                    ,0x00005400) /* [RW][64] DMA Descriptor 16 Address Register. */
BCHP_REGISTER_64BIT(BCHP_RDC_desc_17_addr                    ,0x00005440) /* [RW][64] DMA Descriptor 17 Address Register. */
BCHP_REGISTER_64BIT(BCHP_RDC_desc_18_addr                    ,0x00005480) /* [RW][64] DMA Descriptor 18 Address Register. */
BCHP_REGISTER_64BIT(BCHP_RDC_desc_19_addr                    ,0x000054c0) /* [RW][64] DMA Descriptor 19 Address Register. */
BCHP_REGISTER_64BIT(BCHP_RDC_desc_20_addr                    ,0x00005500) /* [RW][64] DMA Descriptor 20 Address Register. */
BCHP_REGISTER_64BIT(BCHP_RDC_desc_21_addr                    ,0x00005540) /* [RW][64] DMA Descriptor 21 Address Register. */
BCHP_REGISTER_64BIT(BCHP_RDC_desc_22_addr                    ,0x00005580) /* [RW][64] DMA Descriptor 22 Address Register. */
BCHP_REGISTER_64BIT(BCHP_RDC_desc_23_addr                    ,0x000055c0) /* [RW][64] DMA Descriptor 23 Address Register. */
BCHP_REGISTER_64BIT(BCHP_RDC_desc_24_addr                    ,0x00005600) /* [RW][64] DMA Descriptor 24 Address Register. */
BCHP_REGISTER_64BIT(BCHP_RDC_desc_25_addr                    ,0x00005640) /* [RW][64] DMA Descriptor 25 Address Register. */
BCHP_REGISTER_64BIT(BCHP_RDC_desc_26_addr                    ,0x00005680) /* [RW][64] DMA Descriptor 26 Address Register. */
BCHP_REGISTER_64BIT(BCHP_RDC_desc_27_addr                    ,0x000056c0) /* [RW][64] DMA Descriptor 27 Address Register. */
BCHP_REGISTER_64BIT(BCHP_RDC_desc_28_addr                    ,0x00005700) /* [RW][64] DMA Descriptor 28 Address Register. */
BCHP_REGISTER_64BIT(BCHP_RDC_desc_29_addr                    ,0x00005740) /* [RW][64] DMA Descriptor 29 Address Register. */
BCHP_REGISTER_64BIT(BCHP_RDC_desc_30_addr                    ,0x00005780) /* [RW][64] DMA Descriptor 30 Address Register. */
BCHP_REGISTER_64BIT(BCHP_RDC_desc_31_addr                    ,0x000057c0) /* [RW][64] DMA Descriptor 31 Address Register. */
BCHP_REGISTER_64BIT(BCHP_CAP_0_MSTART                        ,0x00020018) /* [CFG][64] Capture Memory Buffer Starting Address */
BCHP_REGISTER_64BIT(BCHP_CAP_0_MSTART_R                      ,0x00020020) /* [CFG][64] Capture Memory Buffer Right Window Starting Address */
BCHP_REGISTER_64BIT(BCHP_CAP_1_MSTART                        ,0x00020218) /* [CFG][64] Capture Memory Buffer Starting Address */
BCHP_REGISTER_64BIT(BCHP_CAP_1_MSTART_R                      ,0x00020220) /* [CFG][64] Capture Memory Buffer Right Window Starting Address */
BCHP_REGISTER_64BIT(BCHP_CAP_2_MSTART                        ,0x00020418) /* [CFG][64] Capture Memory Buffer Starting Address */
BCHP_REGISTER_64BIT(BCHP_CAP_2_MSTART_R                      ,0x00020420) /* [CFG][64] Capture Memory Buffer Right Window Starting Address */
BCHP_REGISTER_64BIT(BCHP_CAP_3_MSTART                        ,0x00020618) /* [CFG][64] Capture Memory Buffer Starting Address */
BCHP_REGISTER_64BIT(BCHP_CAP_3_MSTART_R                      ,0x00020620) /* [CFG][64] Capture Memory Buffer Right Window Starting Address */
BCHP_REGISTER_64BIT(BCHP_GFD_0_SRC_START                     ,0x00024048) /* [CFG][64] Graphics Surface Memory Starting Address */
BCHP_REGISTER_64BIT(BCHP_GFD_0_SRC_START_R                   ,0x00024050) /* [CFG][64] Graphics Surface Memory Starting Address */
BCHP_REGISTER_64BIT(BCHP_GFD_0_PALETTE_START                 ,0x00024060) /* [CFG][64] Palette Memory Starting Address */
BCHP_REGISTER_64BIT(BCHP_GFD_0_LUT_DESC_ADDR                 ,0x00024238) /* [CFG][64] HDR LUT descriptor DRAM address */
BCHP_REGISTER_64BIT(BCHP_GFD_1_SRC_START                     ,0x00028048) /* [CFG][64] Graphics Surface Memory Starting Address */
BCHP_REGISTER_64BIT(BCHP_GFD_1_SRC_START_R                   ,0x00028050) /* [CFG][64] Graphics Surface Memory Starting Address */
BCHP_REGISTER_64BIT(BCHP_GFD_1_PALETTE_START                 ,0x00028060) /* [CFG][64] Palette Memory Starting Address */
BCHP_REGISTER_64BIT(BCHP_GFD_2_SRC_START                     ,0x00029048) /* [CFG][64] Graphics Surface Memory Starting Address */
BCHP_REGISTER_64BIT(BCHP_GFD_2_SRC_START_R                   ,0x00029050) /* [CFG][64] Graphics Surface Memory Starting Address */
BCHP_REGISTER_64BIT(BCHP_GFD_2_PALETTE_START                 ,0x00029060) /* [CFG][64] Palette Memory Starting Address */
BCHP_REGISTER_64BIT(BCHP_GFD_3_SRC_START                     ,0x0002a048) /* [CFG][64] Graphics Surface Memory Starting Address */
BCHP_REGISTER_64BIT(BCHP_GFD_3_SRC_START_R                   ,0x0002a050) /* [CFG][64] Graphics Surface Memory Starting Address */
BCHP_REGISTER_64BIT(BCHP_GFD_3_PALETTE_START                 ,0x0002a060) /* [CFG][64] Palette Memory Starting Address */
BCHP_REGISTER_64BIT(BCHP_CMP_0_READBACK_VALUE                ,0x0002b058) /* [RO][64] Compositor Readback Y Value at Specified Position */
BCHP_REGISTER_64BIT(BCHP_CMP_1_READBACK_VALUE                ,0x0002c058) /* [RO][64] Compositor Readback Y Value at Specified Position */
BCHP_REGISTER_64BIT(BCHP_CMP_2_READBACK_VALUE                ,0x0002d058) /* [RO][64] Compositor Readback Y Value at Specified Position */
BCHP_REGISTER_64BIT(BCHP_CMP_3_READBACK_VALUE                ,0x0002e058) /* [RO][64] Compositor Readback Y Value at Specified Position */
BCHP_REGISTER_64BIT(BCHP_HDR_CMP_0_LUT_DESC_ADDR             ,0x00030008) /* [CFG][64] HDR LUT descriptor DRAM address */
BCHP_REGISTER_64BIT(BCHP_HD_ANR_MCTF_0_CONT_0_FRAME_OR_TOP_MSTART_0 ,0x00089040) /* [CFG][64] Current Context Frame or Top Field Memory Buffer 0 Starting Address */
BCHP_REGISTER_64BIT(BCHP_HD_ANR_MCTF_0_CONT_0_FRAME_OR_TOP_MSTART_1 ,0x00089048) /* [CFG][64] Current Context Frame or Top Field Memory Buffer 1 Starting Address */
BCHP_REGISTER_64BIT(BCHP_HD_ANR_MCTF_0_CONT_0_BOTTOM_MSTART_0 ,0x00089050) /* [CFG][64] Current Context Bottom Field Memory Buffer 0 Starting Address */
BCHP_REGISTER_64BIT(BCHP_HD_ANR_MCTF_0_CONT_0_BOTTOM_MSTART_1 ,0x00089058) /* [CFG][64] Current Context Bottom Field Memory Buffer 1 Starting Address */
BCHP_REGISTER_64BIT(BCHP_MDI_TOP_0_PIXEL_FIELD_MSTART_0      ,0x0008a020) /* [CFG][64] MCDI Pixel Field 0 Buffer Starting Address */
BCHP_REGISTER_64BIT(BCHP_MDI_TOP_0_PIXEL_FIELD_MSTART_1      ,0x0008a028) /* [CFG][64] MCDI Pixel Field 1 Buffer Starting Address */
BCHP_REGISTER_64BIT(BCHP_MDI_TOP_0_PIXEL_FIELD_MSTART_2      ,0x0008a030) /* [CFG][64] MCDI Pixel Field 2 Buffer Starting Address */
BCHP_REGISTER_64BIT(BCHP_MDI_TOP_0_PIXEL_FIELD_MSTART_3      ,0x0008a038) /* [CFG][64] MCDI Pixel Field 3 Buffer Starting Address */
BCHP_REGISTER_64BIT(BCHP_MDI_TOP_0_QM_FIELD_MSTART_1         ,0x0008a040) /* [CFG][64] Quantized Motion Field 1 Buffer Starting Address */
BCHP_REGISTER_64BIT(BCHP_MDI_TOP_0_QM_FIELD_MSTART_2         ,0x0008a048) /* [CFG][64] Quantized Motion Field 2 Buffer Starting Address */
BCHP_REGISTER_64BIT(BCHP_MDI_TOP_0_QM_FIELD_MSTART_3         ,0x0008a050) /* [CFG][64] Quantized Motion Field 3 Buffer Starting Address */
BCHP_REGISTER_64BIT(BCHP_MDI_TOP_0_QM_FIELD_MSTART_4         ,0x0008a058) /* [CFG][64] Quantized Motion Field 4 Buffer Starting Address */
BCHP_REGISTER_64BIT(BCHP_MDI_TOP_0_QM_FIELD_MSTART_5         ,0x0008a060) /* [CFG][64] Quantized Motion Field 5 Buffer Starting Address */
BCHP_REGISTER_64BIT(BCHP_MDI_TOP_0_QM_FIELD_MSTART_6         ,0x0008a068) /* [CFG][64] Quantized Motion Field 6 Buffer Starting Address */
BCHP_REGISTER_64BIT(BCHP_MDI_TOP_0_QM_FIELD_MSTART_7         ,0x0008a070) /* [CFG][64] Quantized Motion Field 7 Buffer Starting Address */
BCHP_REGISTER_64BIT(BCHP_MDI_TOP_0_QM_FIELD_MSTART_0         ,0x0008a078) /* [CFG][64] Quantized Motion Field 0 Buffer Starting Address */
BCHP_REGISTER_64BIT(BCHP_MDI_TOP_1_PIXEL_FIELD_MSTART_0      ,0x00092020) /* [CFG][64] MAD-R Pixel Field 0 Buffer Starting Address */
BCHP_REGISTER_64BIT(BCHP_MDI_TOP_1_PIXEL_FIELD_MSTART_1      ,0x00092028) /* [CFG][64] MAD-R Pixel Field 1 Buffer Starting Address */
BCHP_REGISTER_64BIT(BCHP_MDI_TOP_1_PIXEL_FIELD_MSTART_2      ,0x00092030) /* [CFG][64] MAD-R Pixel Field 2 Buffer Starting Address */
BCHP_REGISTER_64BIT(BCHP_MDI_TOP_1_PIXEL_FIELD_MSTART_3      ,0x00092038) /* [CFG][64] MAD-R Pixel Field 3 Buffer Starting Address */
BCHP_REGISTER_64BIT(BCHP_MDI_TOP_1_QM_FIELD_MSTART_1         ,0x00092040) /* [CFG][64] MADR Quantized Motion Field 1 Buffer Starting Address */
BCHP_REGISTER_64BIT(BCHP_MDI_TOP_1_QM_FIELD_MSTART_2         ,0x00092048) /* [CFG][64] MADR Quantized Motion Field 2 Buffer Starting Address */
BCHP_REGISTER_64BIT(BCHP_MDI_TOP_1_QM_FIELD_MSTART_3         ,0x00092050) /* [CFG][64] MADR Quantized Motion Field 3 Buffer Starting Address */
BCHP_REGISTER_64BIT(BCHP_MDI_TOP_1_QM_FIELD_MSTART_4         ,0x00092058) /* [CFG][64] MADR Quantized Motion Field 4 Buffer Starting Address */
BCHP_REGISTER_64BIT(BCHP_MDI_TOP_2_PIXEL_FIELD_MSTART_0      ,0x0009a020) /* [CFG][64] MAD-R Pixel Field 0 Buffer Starting Address */
BCHP_REGISTER_64BIT(BCHP_MDI_TOP_2_PIXEL_FIELD_MSTART_1      ,0x0009a028) /* [CFG][64] MAD-R Pixel Field 1 Buffer Starting Address */
BCHP_REGISTER_64BIT(BCHP_MDI_TOP_2_PIXEL_FIELD_MSTART_2      ,0x0009a030) /* [CFG][64] MAD-R Pixel Field 2 Buffer Starting Address */
BCHP_REGISTER_64BIT(BCHP_MDI_TOP_2_PIXEL_FIELD_MSTART_3      ,0x0009a038) /* [CFG][64] MAD-R Pixel Field 3 Buffer Starting Address */
BCHP_REGISTER_64BIT(BCHP_MDI_TOP_2_QM_FIELD_MSTART_1         ,0x0009a040) /* [CFG][64] MADR Quantized Motion Field 1 Buffer Starting Address */
BCHP_REGISTER_64BIT(BCHP_MDI_TOP_2_QM_FIELD_MSTART_2         ,0x0009a048) /* [CFG][64] MADR Quantized Motion Field 2 Buffer Starting Address */
BCHP_REGISTER_64BIT(BCHP_MDI_TOP_2_QM_FIELD_MSTART_3         ,0x0009a050) /* [CFG][64] MADR Quantized Motion Field 3 Buffer Starting Address */
BCHP_REGISTER_64BIT(BCHP_MDI_TOP_2_QM_FIELD_MSTART_4         ,0x0009a058) /* [CFG][64] MADR Quantized Motion Field 4 Buffer Starting Address */
BCHP_REGISTER_64BIT(BCHP_MDI_TOP_3_PIXEL_FIELD_MSTART_0      ,0x000a2020) /* [CFG][64] MAD-R Pixel Field 0 Buffer Starting Address */
BCHP_REGISTER_64BIT(BCHP_MDI_TOP_3_PIXEL_FIELD_MSTART_1      ,0x000a2028) /* [CFG][64] MAD-R Pixel Field 1 Buffer Starting Address */
BCHP_REGISTER_64BIT(BCHP_MDI_TOP_3_PIXEL_FIELD_MSTART_2      ,0x000a2030) /* [CFG][64] MAD-R Pixel Field 2 Buffer Starting Address */
BCHP_REGISTER_64BIT(BCHP_MDI_TOP_3_PIXEL_FIELD_MSTART_3      ,0x000a2038) /* [CFG][64] MAD-R Pixel Field 3 Buffer Starting Address */
BCHP_REGISTER_64BIT(BCHP_MDI_TOP_3_QM_FIELD_MSTART_1         ,0x000a2040) /* [CFG][64] MADR Quantized Motion Field 1 Buffer Starting Address */
BCHP_REGISTER_64BIT(BCHP_MDI_TOP_3_QM_FIELD_MSTART_2         ,0x000a2048) /* [CFG][64] MADR Quantized Motion Field 2 Buffer Starting Address */
BCHP_REGISTER_64BIT(BCHP_MDI_TOP_3_QM_FIELD_MSTART_3         ,0x000a2050) /* [CFG][64] MADR Quantized Motion Field 3 Buffer Starting Address */
BCHP_REGISTER_64BIT(BCHP_MDI_TOP_3_QM_FIELD_MSTART_4         ,0x000a2058) /* [CFG][64] MADR Quantized Motion Field 4 Buffer Starting Address */
BCHP_REGISTER_64BIT(BCHP_DVI_CFC_0_LUT_DESC_ADDR             ,0x000e40e8) /* [CFG][64] HDR LUT descriptor DRAM address */
BCHP_REGISTER_64BIT(BCHP_TTE_0_read_address_top              ,0x000ea710) /* [RW][64] Base Address of top Teletext buffer */
BCHP_REGISTER_64BIT(BCHP_TTE_0_read_address_bottom           ,0x000ea718) /* [RW][64] Base Address of bottom Teletext buffer */
BCHP_REGISTER_64BIT(BCHP_M2MC_LIST_FIRST_PKT_ADDR            ,0x002c8018) /* [RW][64] RDMA Linked List First Packet Address Register */
BCHP_REGISTER_64BIT(BCHP_M2MC_LIST_CURR_PKT_ADDR             ,0x002c8020) /* [RO][64] RDMA Linked List Current Packet Address Register */
BCHP_REGISTER_64BIT(BCHP_M2MC_BLIT_SRC_ADDRESS               ,0x002c8030) /* [RO][64] Blit status source feeder current address */
BCHP_REGISTER_64BIT(BCHP_M2MC_BLIT_SRC_S1_ADDRESS            ,0x002c8038) /* [RO][64] Blit status source feeder current address */
BCHP_REGISTER_64BIT(BCHP_M2MC_BLIT_DEST_ADDRESS              ,0x002c8040) /* [RO][64] Blit status destination feeder current address */
BCHP_REGISTER_64BIT(BCHP_M2MC_BLIT_OUTPUT_ADDRESS            ,0x002c8048) /* [RO][64] Blit status output feeder current address */
BCHP_REGISTER_64BIT(BCHP_M2MC_BLIT_MEM_HI                    ,0x002c8050) /* [RW][64] Blit memory protection address high */
BCHP_REGISTER_64BIT(BCHP_M2MC_BLIT_MEM_LO                    ,0x002c8058) /* [RW][64] Blit memory protection address low */
BCHP_REGISTER_64BIT(BCHP_M2MC_BLIT_EXT_MEM_HI                ,0x002c8060) /* [RW][64] Blit memory protection address high for Extension area */
BCHP_REGISTER_64BIT(BCHP_M2MC_BLIT_EXT_MEM_LO                ,0x002c8068) /* [RW][64] Blit memory protection address low for Extension area */
BCHP_REGISTER_64BIT(BCHP_M2MC_BLIT_SRC_S2_ADDRESS            ,0x002c8078) /* [RO][64] Blit status source feeder S2 current address */
BCHP_REGISTER_64BIT(BCHP_M2MC_SRC_SURFACE_ADDR_0             ,0x002c8108) /* [RW][64] Source surface 0 address */
BCHP_REGISTER_64BIT(BCHP_M2MC_SRC_SURFACE_ADDR_0_BOT_FLD     ,0x002c8110) /* [RW][64] Source surface 0, field 1  address */
BCHP_REGISTER_64BIT(BCHP_M2MC_SRC_SURFACE_ADDR_1             ,0x002c8120) /* [RW][64] Source surface 1 address */
BCHP_REGISTER_64BIT(BCHP_M2MC_SRC_SURFACE_ADDR_1_BOT_FLD     ,0x002c8128) /* [RW][64] Source surface 1, field 1 address */
BCHP_REGISTER_64BIT(BCHP_M2MC_SRC_SURFACE_ADDR_2             ,0x002c8158) /* [RW][64] Source surface 2 address */
BCHP_REGISTER_64BIT(BCHP_M2MC_DEST_SURFACE_ADDR_0            ,0x002c8168) /* [RW][64] Destination surface 0 address */
BCHP_REGISTER_64BIT(BCHP_M2MC_DEST_SURFACE_ADDR_1            ,0x002c8178) /* [RW][64] Destination surface 1 address */
BCHP_REGISTER_64BIT(BCHP_M2MC_OUTPUT_SURFACE_ADDR_0          ,0x002c81a0) /* [RW][64] Output surface 0 address */
BCHP_REGISTER_64BIT(BCHP_M2MC_OUTPUT_SURFACE_ADDR_1          ,0x002c81b0) /* [RW][64] Output surface 1 address */
BCHP_REGISTER_64BIT(BCHP_M2MC1_LIST_FIRST_PKT_ADDR           ,0x002d8018) /* [RW][64] RDMA Linked List First Packet Address Register */
BCHP_REGISTER_64BIT(BCHP_M2MC1_LIST_CURR_PKT_ADDR            ,0x002d8020) /* [RO][64] RDMA Linked List Current Packet Address Register */
BCHP_REGISTER_64BIT(BCHP_M2MC1_BLIT_SRC_ADDRESS              ,0x002d8030) /* [RO][64] Blit status source feeder current address */
BCHP_REGISTER_64BIT(BCHP_M2MC1_BLIT_SRC_S1_ADDRESS           ,0x002d8038) /* [RO][64] Blit status source feeder current address */
BCHP_REGISTER_64BIT(BCHP_M2MC1_BLIT_DEST_ADDRESS             ,0x002d8040) /* [RO][64] Blit status destination feeder current address */
BCHP_REGISTER_64BIT(BCHP_M2MC1_BLIT_OUTPUT_ADDRESS           ,0x002d8048) /* [RO][64] Blit status output feeder current address */
BCHP_REGISTER_64BIT(BCHP_M2MC1_BLIT_MEM_HI                   ,0x002d8050) /* [RW][64] Blit memory protection address high */
BCHP_REGISTER_64BIT(BCHP_M2MC1_BLIT_MEM_LO                   ,0x002d8058) /* [RW][64] Blit memory protection address low */
BCHP_REGISTER_64BIT(BCHP_M2MC1_BLIT_EXT_MEM_HI               ,0x002d8060) /* [RW][64] Blit memory protection address high for Extension area */
BCHP_REGISTER_64BIT(BCHP_M2MC1_BLIT_EXT_MEM_LO               ,0x002d8068) /* [RW][64] Blit memory protection address low for Extension area */
BCHP_REGISTER_64BIT(BCHP_M2MC1_BLIT_SRC_S2_ADDRESS           ,0x002d8078) /* [RO][64] Blit status source feeder S2 current address */
BCHP_REGISTER_64BIT(BCHP_M2MC1_SRC_SURFACE_ADDR_0            ,0x002d8108) /* [RW][64] Source surface 0 address */
BCHP_REGISTER_64BIT(BCHP_M2MC1_SRC_SURFACE_ADDR_0_BOT_FLD    ,0x002d8110) /* [RW][64] Source surface 0, field 1  address */
BCHP_REGISTER_64BIT(BCHP_M2MC1_SRC_SURFACE_ADDR_1            ,0x002d8120) /* [RW][64] Source surface 1 address */
BCHP_REGISTER_64BIT(BCHP_M2MC1_SRC_SURFACE_ADDR_1_BOT_FLD    ,0x002d8128) /* [RW][64] Source surface 1, field 1 address */
BCHP_REGISTER_64BIT(BCHP_M2MC1_SRC_SURFACE_ADDR_2            ,0x002d8158) /* [RW][64] Source surface 2 address */
BCHP_REGISTER_64BIT(BCHP_M2MC1_DEST_SURFACE_ADDR_0           ,0x002d8168) /* [RW][64] Destination surface 0 address */
BCHP_REGISTER_64BIT(BCHP_M2MC1_DEST_SURFACE_ADDR_1           ,0x002d8178) /* [RW][64] Destination surface 1 address */
BCHP_REGISTER_64BIT(BCHP_M2MC1_OUTPUT_SURFACE_ADDR_0         ,0x002d81a0) /* [RW][64] Output surface 0 address */
BCHP_REGISTER_64BIT(BCHP_M2MC1_OUTPUT_SURFACE_ADDR_1         ,0x002d81b0) /* [RW][64] Output surface 1 address */
BCHP_REGISTER_64BIT(BCHP_MM_M2MC0_LIST_FIRST_PKT_ADDR        ,0x002e8018) /* [RW][64] RDMA Linked List First Packet Address Register */
BCHP_REGISTER_64BIT(BCHP_MM_M2MC0_LIST_CURR_PKT_ADDR         ,0x002e8020) /* [RO][64] RDMA Linked List Current Packet Address Register */
BCHP_REGISTER_64BIT(BCHP_MM_M2MC0_BLIT_SRC_ADDRESS           ,0x002e8030) /* [RO][64] Blit status source feeder current address */
BCHP_REGISTER_64BIT(BCHP_MM_M2MC0_BLIT_SRC_S1_ADDRESS        ,0x002e8038) /* [RO][64] Blit status source feeder current address */
BCHP_REGISTER_64BIT(BCHP_MM_M2MC0_BLIT_OUTPUT_ADDRESS        ,0x002e8048) /* [RO][64] Blit status output feeder current address */
BCHP_REGISTER_64BIT(BCHP_MM_M2MC0_BLIT_MEM_HI                ,0x002e8050) /* [RW][64] Blit memory protection address high */
BCHP_REGISTER_64BIT(BCHP_MM_M2MC0_BLIT_MEM_LO                ,0x002e8058) /* [RW][64] Blit memory protection address low */
BCHP_REGISTER_64BIT(BCHP_MM_M2MC0_BLIT_EXT_MEM_HI            ,0x002e8060) /* [RW][64] Blit memory protection address high for Extension area */
BCHP_REGISTER_64BIT(BCHP_MM_M2MC0_BLIT_EXT_MEM_LO            ,0x002e8068) /* [RW][64] Blit memory protection address low for Extension area */
BCHP_REGISTER_64BIT(BCHP_MM_M2MC0_BLIT_MIPMAP_ADDRESS        ,0x002e8070) /* [RO][64] Blit status mipmap current address */
BCHP_REGISTER_64BIT(BCHP_MM_M2MC0_BLIT_SRC_S2_ADDRESS        ,0x002e8078) /* [RO][64] Blit status source feeder S2 current address */
BCHP_REGISTER_64BIT(BCHP_MM_M2MC0_SRC_SURFACE_ADDR_0         ,0x002e8108) /* [RW][64] Source surface 0 address */
BCHP_REGISTER_64BIT(BCHP_MM_M2MC0_SRC_SURFACE_ADDR_0_BOT_FLD ,0x002e8110) /* [RW][64] Source surface 0, field 1  address */
BCHP_REGISTER_64BIT(BCHP_MM_M2MC0_SRC_SURFACE_ADDR_1         ,0x002e8120) /* [RW][64] Source surface 1 address */
BCHP_REGISTER_64BIT(BCHP_MM_M2MC0_SRC_SURFACE_ADDR_1_BOT_FLD ,0x002e8128) /* [RW][64] Source surface 1, field 1 address */
BCHP_REGISTER_64BIT(BCHP_MM_M2MC0_SRC_SURFACE_ADDR_2         ,0x002e8158) /* [RW][64] Source surface 2 address */
BCHP_REGISTER_64BIT(BCHP_MM_M2MC0_OUTPUT_SURFACE_ADDR_0      ,0x002e81a0) /* [RW][64] Output surface 0 address */
BCHP_REGISTER_64BIT(BCHP_MM_M2MC0_OUTPUT_SURFACE_ADDR_1      ,0x002e81b0) /* [RW][64] Output surface 1 address */
BCHP_REGISTER_64BIT(BCHP_SUN_GISB_ARB_BP_START_ADDR_0        ,0x003fc020) /* [CFG][64] GISB ARBITER Breakpoint Start Address 0 Register */
BCHP_REGISTER_64BIT(BCHP_SUN_GISB_ARB_BP_END_ADDR_0          ,0x003fc028) /* [CFG][64] GISB ARBITER Breakpoint End Address 0 Register */
BCHP_REGISTER_64BIT(BCHP_SUN_GISB_ARB_BP_START_ADDR_1        ,0x003fc040) /* [CFG][64] GISB ARBITER Breakpoint Start Address 1 Register */
BCHP_REGISTER_64BIT(BCHP_SUN_GISB_ARB_BP_END_ADDR_1          ,0x003fc048) /* [CFG][64] GISB ARBITER Breakpoint End Address 1 Register */
BCHP_REGISTER_64BIT(BCHP_SUN_GISB_ARB_BP_START_ADDR_2        ,0x003fc060) /* [CFG][64] GISB ARBITER Breakpoint Start Address 2 Register */
BCHP_REGISTER_64BIT(BCHP_SUN_GISB_ARB_BP_END_ADDR_2          ,0x003fc068) /* [CFG][64] GISB ARBITER Breakpoint End Address 2 Register */
BCHP_REGISTER_64BIT(BCHP_SUN_GISB_ARB_BP_START_ADDR_3        ,0x003fc080) /* [CFG][64] GISB ARBITER Breakpoint Start Address 3 Register */
BCHP_REGISTER_64BIT(BCHP_SUN_GISB_ARB_BP_END_ADDR_3          ,0x003fc088) /* [CFG][64] GISB ARBITER Breakpoint End Address 3 Register */
BCHP_REGISTER_64BIT(BCHP_SUN_GISB_ARB_BP_START_ADDR_4        ,0x003fc0a0) /* [CFG][64] GISB ARBITER Breakpoint Start Address 4 Register */
BCHP_REGISTER_64BIT(BCHP_SUN_GISB_ARB_BP_END_ADDR_4          ,0x003fc0a8) /* [CFG][64] GISB ARBITER Breakpoint End Address 4 Register */
BCHP_REGISTER_64BIT(BCHP_SUN_GISB_ARB_BP_START_ADDR_5        ,0x003fc0c0) /* [CFG][64] GISB ARBITER Breakpoint Start Address 5 Register */
BCHP_REGISTER_64BIT(BCHP_SUN_GISB_ARB_BP_END_ADDR_5          ,0x003fc0c8) /* [CFG][64] GISB ARBITER Breakpoint End Address 5 Register */
BCHP_REGISTER_64BIT(BCHP_SUN_GISB_ARB_BP_START_ADDR_6        ,0x003fc0e0) /* [CFG][64] GISB ARBITER Breakpoint Start Address 6 Register */
BCHP_REGISTER_64BIT(BCHP_SUN_GISB_ARB_BP_END_ADDR_6          ,0x003fc0e8) /* [CFG][64] GISB ARBITER Breakpoint End Address 6 Register */
BCHP_REGISTER_64BIT(BCHP_SUN_GISB_ARB_BP_START_ADDR_7        ,0x003fc100) /* [CFG][64] GISB ARBITER Breakpoint Start Address 7 Register */
BCHP_REGISTER_64BIT(BCHP_SUN_GISB_ARB_BP_END_ADDR_7          ,0x003fc108) /* [CFG][64] GISB ARBITER Breakpoint End Address 7 Register */
BCHP_REGISTER_64BIT(BCHP_SUN_GISB_ARB_BP_START_ADDR_8        ,0x003fc120) /* [CFG][64] GISB ARBITER Breakpoint Start Address 8 Register */
BCHP_REGISTER_64BIT(BCHP_SUN_GISB_ARB_BP_END_ADDR_8          ,0x003fc128) /* [CFG][64] GISB ARBITER Breakpoint End Address 8 Register */
BCHP_REGISTER_64BIT(BCHP_SUN_GISB_ARB_BP_START_ADDR_9        ,0x003fc140) /* [CFG][64] GISB ARBITER Breakpoint Start Address 9 Register */
BCHP_REGISTER_64BIT(BCHP_SUN_GISB_ARB_BP_END_ADDR_9          ,0x003fc148) /* [CFG][64] GISB ARBITER Breakpoint End Address 9 Register */
BCHP_REGISTER_64BIT(BCHP_SUN_GISB_ARB_BP_START_ADDR_10       ,0x003fc160) /* [CFG][64] GISB ARBITER Breakpoint Start Address 10 Register */
BCHP_REGISTER_64BIT(BCHP_SUN_GISB_ARB_BP_END_ADDR_10         ,0x003fc168) /* [CFG][64] GISB ARBITER Breakpoint End Address 10 Register */
BCHP_REGISTER_64BIT(BCHP_SUN_GISB_ARB_BP_START_ADDR_11       ,0x003fc180) /* [CFG][64] GISB ARBITER Breakpoint Start Address 11 Register */
BCHP_REGISTER_64BIT(BCHP_SUN_GISB_ARB_BP_END_ADDR_11         ,0x003fc188) /* [CFG][64] GISB ARBITER Breakpoint End Address 11 Register */
BCHP_REGISTER_64BIT(BCHP_SUN_GISB_ARB_BP_START_ADDR_12       ,0x003fc1a0) /* [CFG][64] GISB ARBITER Breakpoint Start Address 12 Register */
BCHP_REGISTER_64BIT(BCHP_SUN_GISB_ARB_BP_END_ADDR_12         ,0x003fc1a8) /* [CFG][64] GISB ARBITER Breakpoint End Address 12 Register */
BCHP_REGISTER_64BIT(BCHP_SUN_GISB_ARB_BP_START_ADDR_13       ,0x003fc1c0) /* [CFG][64] GISB ARBITER Breakpoint Start Address 13 Register */
BCHP_REGISTER_64BIT(BCHP_SUN_GISB_ARB_BP_END_ADDR_13         ,0x003fc1c8) /* [CFG][64] GISB ARBITER Breakpoint End Address 13 Register */
BCHP_REGISTER_64BIT(BCHP_SUN_GISB_ARB_BP_START_ADDR_14       ,0x003fc1e0) /* [CFG][64] GISB ARBITER Breakpoint Start Address 14 Register */
BCHP_REGISTER_64BIT(BCHP_SUN_GISB_ARB_BP_END_ADDR_14         ,0x003fc1e8) /* [CFG][64] GISB ARBITER Breakpoint End Address 14 Register */
BCHP_REGISTER_64BIT(BCHP_SUN_GISB_ARB_BP_START_ADDR_15       ,0x003fc200) /* [CFG][64] GISB ARBITER Breakpoint Start Address 15 Register */
BCHP_REGISTER_64BIT(BCHP_SUN_GISB_ARB_BP_END_ADDR_15         ,0x003fc208) /* [CFG][64] GISB ARBITER Breakpoint End Address 15 Register */
BCHP_REGISTER_64BIT(BCHP_SUN_GISB_ARB_BP_CAP_ADDR            ,0x003fc220) /* [RO][64] GISB ARBITER Breakpoint Capture Address Register */
BCHP_REGISTER_64BIT(BCHP_SUN_GISB_ARB_BP_CAP_DATA            ,0x003fc228) /* [RO][64] GISB ARBITER Breakpoint Capture Data Register */
BCHP_REGISTER_64BIT(BCHP_SUN_GISB_ARB_ERR_CAP_ADDR           ,0x003fc7e0) /* [RO][64] GISB ARBITER Error Capture Address Register */
BCHP_REGISTER_64BIT(BCHP_SUN_GISB_ARB_ERR_CAP_DATA           ,0x003fc7e8) /* [RO][64] GISB ARBITER Error Capture Data Register */
BCHP_REGISTER_64BIT(BCHP_HIF_CONTINUATION_STB_BOOT_ADDR0     ,0x00452000) /* [RO][64] HIF's Read-only STB Boot Continuation Address 0 Register */
BCHP_REGISTER_64BIT(BCHP_HIF_CONTINUATION_STB_BOOT_ADDR1     ,0x00452008) /* [CFG][64] HIF's STB Boot Continuation Address 1 Register */
BCHP_REGISTER_64BIT(BCHP_HIF_CONTINUATION_STB_BOOT_ADDR2     ,0x00452010) /* [CFG][64] HIF's STB Boot Continuation Address 2 Register */
BCHP_REGISTER_64BIT(BCHP_HIF_CONTINUATION_STB_BOOT_ADDR3     ,0x00452018) /* [CFG][64] HIF's STB Boot Continuation Address 3 Register */
BCHP_REGISTER_64BIT(BCHP_HIF_CONTINUATION_WEB_BOOT_ADDR0     ,0x004520f8) /* [CFG][64] HIF's WEB Boot Continuation Address 0 Register */
BCHP_REGISTER_64BIT(BCHP_WEBHIF_CONTINUATION_WEB_BOOT_ADDR0  ,0x00452800) /* [RO][64] HIF's Read-only WEB Boot Continuation Address 0 Register */
BCHP_REGISTER_64BIT(BCHP_WEBHIF_CONTINUATION_WEB_BOOT_ADDR1  ,0x00452808) /* [CFG][64] HIF's WEB Boot Continuation Address 1 Register */
BCHP_REGISTER_64BIT(BCHP_WEBHIF_CONTINUATION_WEB_BOOT_ADDR2  ,0x00452810) /* [CFG][64] HIF's WEB Boot Continuation Address 2 Register */
BCHP_REGISTER_64BIT(BCHP_EBI_CS_BASE_0                       ,0x004a0800) /* [RW][64] Lower 32-bit of EBI CS Base 0 Register */
BCHP_REGISTER_64BIT(BCHP_EBI_CS_BASE_1                       ,0x004a0810) /* [RW][64] Lower 32-bit of EBI CS Base 1 Register */
BCHP_REGISTER_64BIT(BCHP_EBI_CS_BASE_2                       ,0x004a0820) /* [RW][64] Lower 32-bit of EBI CS Base 2 Register */
BCHP_REGISTER_64BIT(BCHP_EBI_CS_BASE_3                       ,0x004a0830) /* [RW][64] Lower 32-bit of EBI CS Base 3 Register */
BCHP_REGISTER_64BIT(BCHP_EBI_CS_BASE_4                       ,0x004a0840) /* [RW][64] Lower 32-bit of EBI CS Base 4 Register */
BCHP_REGISTER_64BIT(BCHP_EBI_CS_BASE_5                       ,0x004a0850) /* [RW][64] Lower 32-bit of EBI CS Base 5 Register */
BCHP_REGISTER_64BIT(BCHP_EBI_CS_BASE_6                       ,0x004a0860) /* [RW][64] Lower 32-bit of EBI CS Base 6 Register */
BCHP_REGISTER_64BIT(BCHP_NAND_CMD_ADDRESS                    ,0x004a2808) /* [RW][64] Nand Flash Command Address */
BCHP_REGISTER_64BIT(BCHP_NAND_CMD_END_ADDRESS                ,0x004a2810) /* [RW][64] Nand Flash Command End Address */
BCHP_REGISTER_64BIT(BCHP_NAND_MPLANE_BASE_ADDRESS            ,0x004a2828) /* [RW][64] Nand Flash Multiplane base address */
BCHP_REGISTER_64BIT(BCHP_NAND_ECC_CORR_ADDR                  ,0x004a2910) /* [RW][64] ECC Correctable Error Address */
BCHP_REGISTER_64BIT(BCHP_NAND_ECC_UNC_ADDR                   ,0x004a2918) /* [RW][64] ECC Uncorrectable Error Address */
BCHP_REGISTER_64BIT(BCHP_NAND_FLASH_READ_ADDR                ,0x004a2920) /* [RO][64] Flash Read Data Address */
BCHP_REGISTER_64BIT(BCHP_NAND_PROGRAM_PAGE_ADDR              ,0x004a2928) /* [RO][64] Page Program Address */
BCHP_REGISTER_64BIT(BCHP_NAND_COPY_BACK_ADDR                 ,0x004a2930) /* [RO][64] Copy Back Address */
BCHP_REGISTER_64BIT(BCHP_NAND_BLOCK_ERASE_ADDR               ,0x004a2938) /* [RO][64] Block Erase Address */
BCHP_REGISTER_64BIT(BCHP_NAND_INV_READ_ADDR                  ,0x004a2940) /* [RO][64] Flash Invalid Data Address */
BCHP_REGISTER_64BIT(BCHP_FLASH_DMA_FIRST_DESC                ,0x004a3008) /* [RW][64] DMA First descriptor address */
BCHP_REGISTER_64BIT(BCHP_FLASH_DMA_INTERRUPT_DESC            ,0x004a3020) /* [RO][64] DMA INTERRUPT DESC */
BCHP_REGISTER_64BIT(BCHP_FLASH_DMA_CURRENT_DESC              ,0x004a3030) /* [RO][64] DMA CURRENT DESC */
BCHP_REGISTER_64BIT(BCHP_HIF_CONTINUATION_SECURE_TM_STB_BOOT_ADDR0 ,0x004a3600) /* [CFG][64] 40-bit of HIF's STB Boot Continuation Address 0 Register */
BCHP_REGISTER_64BIT(BCHP_HIF_CONTINUATION_SECURE_STB_BOOT_ADDR0 ,0x007a0500) /* [CFG][64] 40-bit of HIF's STB Boot Continuation Address 0 Register */
BCHP_REGISTER_64BIT(BCHP_HEVD_OL_CPU_REGS_0_INST_BASE        ,0x00c00010) /* [RW][64] Instruction base address register */
BCHP_REGISTER_64BIT(BCHP_HEVD_OL_CPU_REGS_0_GLOBAL_IO_BASE   ,0x00c00040) /* [RW][64] Global IO base register */
BCHP_REGISTER_64BIT(BCHP_HEVD_OL_CPU_REGS_0_SDRAM_ADDR0      ,0x00c00110) /* [RW][64] SDRAM address register 0 */
BCHP_REGISTER_64BIT(BCHP_HEVD_OL_CPU_REGS_0_SDRAM_ADDR1      ,0x00c00120) /* [RW][64] SDRAM address register 1 */
BCHP_REGISTER_64BIT(BCHP_HEVD_OL_CPU_REGS_0_SDRAM_WINDOW     ,0x00c00130) /* [RW][64] SDRAM window register */
BCHP_REGISTER_64BIT(BCHP_HEVD_OL_CPU_DMA_0_CH0_SD_ADDR       ,0x00c00400) /* [RW][64] DMA 0 SDRAM address */
BCHP_REGISTER_64BIT(BCHP_HEVD_OL_CPU_DMA_0_CH1_SD_ADDR       ,0x00c00410) /* [RW][64] DMA 1 SDRAM address */
BCHP_REGISTER_64BIT(BCHP_HEVD_OL_CPU_DMA_0_CH2_SD_ADDR       ,0x00c00420) /* [RW][64] DMA 2 SDRAM address */
BCHP_REGISTER_64BIT(BCHP_HEVD_OL_CPU_DMA_0_CH3_SD_ADDR       ,0x00c00430) /* [RW][64] DMA 3 SDRAM address */
BCHP_REGISTER_64BIT(BCHP_HEVD_OL_SINT_0_DMA_ADDR             ,0x00c01000) /* [RW][64] DMA Address */
BCHP_REGISTER_64BIT(BCHP_HEVD_OL_SINT_0_DMA_BASE             ,0x00c01010) /* [RW][64] DMA Base Address */
BCHP_REGISTER_64BIT(BCHP_HEVD_OL_SINT_0_DMA_END              ,0x00c01018) /* [RW][64] DMA End Address */
BCHP_REGISTER_64BIT(BCHP_HEVD_CABAC_0_PICTURE_COMMAND_ADDR   ,0x00c13000) /* [RW][64] Cabac Picture Command Address */
BCHP_REGISTER_64BIT(BCHP_HEVD_OL_CTL_0_HVD_REG_BASE          ,0x00c14060) /* [RO][64] Global I/O Base for HVD registers */
BCHP_REGISTER_64BIT(BCHP_HEVD_OL_CTL_0_MSAT_BASE             ,0x00c14068) /* [RO][64] Global I/O Base for MSAT registers */
BCHP_REGISTER_64BIT(BCHP_HEVD_OL_CTL_0_PMU_BASE              ,0x00c14070) /* [RO][64] Global I/O Base for PMU registers */
BCHP_REGISTER_64BIT(BCHP_HEVD_STRM_IN_0_ADDRESS              ,0x00c25100) /* [RW][64] Stream DMA Source Address in bytes */
BCHP_REGISTER_64BIT(BCHP_HEVD_VECGEN_0_TRMV_OUTPUT_PTR       ,0x00c25410) /* [RW][64] Temporal Reference Vector Output Pointer */
BCHP_REGISTER_64BIT(BCHP_HEVD_VECGEN_0_TRMV_INPUT_PTR        ,0x00c25418) /* [RW][64] Temporal Reference Vector Input Pointer */
BCHP_REGISTER_64BIT(BCHP_RVC_0_PUT                           ,0x00c26d08) /* [RO][64] Put pointer */
BCHP_REGISTER_64BIT(BCHP_RVC_0_GET                           ,0x00c26d10) /* [CFG][64] Get pointer */
BCHP_REGISTER_64BIT(BCHP_RVC_0_BASE                          ,0x00c26d18) /* [RW][64] Circular buffer base address */
BCHP_REGISTER_64BIT(BCHP_RVC_0_END                           ,0x00c26d20) /* [RW][64] Circular buffer end address */
BCHP_REGISTER_64BIT(BCHP_HEVD_IL_CPU_REGS_0_INST_BASE        ,0x00c30010) /* [RW][64] Instruction base address register */
BCHP_REGISTER_64BIT(BCHP_HEVD_IL_CPU_REGS_0_GLOBAL_IO_BASE   ,0x00c30040) /* [RW][64] Global IO base register */
BCHP_REGISTER_64BIT(BCHP_HEVD_IL_CPU_REGS_0_SDRAM_ADDR0      ,0x00c30110) /* [RW][64] SDRAM address register 0 */
BCHP_REGISTER_64BIT(BCHP_HEVD_IL_CPU_REGS_0_SDRAM_ADDR1      ,0x00c30120) /* [RW][64] SDRAM address register 1 */
BCHP_REGISTER_64BIT(BCHP_HEVD_IL_CPU_REGS_0_SDRAM_WINDOW     ,0x00c30130) /* [RW][64] SDRAM window register */
BCHP_REGISTER_64BIT(BCHP_HEVD_IL_CPU_DMA_0_CH0_SD_ADDR       ,0x00c30400) /* [RW][64] DMA 0 SDRAM address */
BCHP_REGISTER_64BIT(BCHP_HEVD_IL_CPU_DMA_0_CH1_SD_ADDR       ,0x00c30410) /* [RW][64] DMA 1 SDRAM address */
BCHP_REGISTER_64BIT(BCHP_HEVD_IL_CPU_DMA_0_CH2_SD_ADDR       ,0x00c30420) /* [RW][64] DMA 2 SDRAM address */
BCHP_REGISTER_64BIT(BCHP_HEVD_IL_CPU_DMA_0_CH3_SD_ADDR       ,0x00c30430) /* [RW][64] DMA 3 SDRAM address */
BCHP_REGISTER_64BIT(BCHP_HEVD_STRM_IN_2_0_ADDRESS            ,0x00c45100) /* [RW][64] Stream DMA Source Address in bytes */
BCHP_REGISTER_64BIT(BCHP_HEVD_VECGEN_2_0_TRMV_OUTPUT_PTR     ,0x00c45410) /* [RW][64] Temporal Reference Vector Output Pointer */
BCHP_REGISTER_64BIT(BCHP_HEVD_VECGEN_2_0_TRMV_INPUT_PTR      ,0x00c45418) /* [RW][64] Temporal Reference Vector Input Pointer */
BCHP_REGISTER_64BIT(BCHP_RVC_2_0_PUT                         ,0x00c46d08) /* [RO][64] Put pointer */
BCHP_REGISTER_64BIT(BCHP_RVC_2_0_GET                         ,0x00c46d10) /* [CFG][64] Get pointer */
BCHP_REGISTER_64BIT(BCHP_RVC_2_0_BASE                        ,0x00c46d18) /* [RW][64] Circular buffer base address */
BCHP_REGISTER_64BIT(BCHP_RVC_2_0_END                         ,0x00c46d20) /* [RW][64] Circular buffer end address */
BCHP_REGISTER_64BIT(BCHP_HEVD_IL_CPU_REGS_2_0_INST_BASE      ,0x00c50010) /* [RW][64] Instruction base address register */
BCHP_REGISTER_64BIT(BCHP_HEVD_IL_CPU_REGS_2_0_GLOBAL_IO_BASE ,0x00c50040) /* [RW][64] Global IO base register */
BCHP_REGISTER_64BIT(BCHP_HEVD_IL_CPU_REGS_2_0_SDRAM_ADDR0    ,0x00c50110) /* [RW][64] SDRAM address register 0 */
BCHP_REGISTER_64BIT(BCHP_HEVD_IL_CPU_REGS_2_0_SDRAM_ADDR1    ,0x00c50120) /* [RW][64] SDRAM address register 1 */
BCHP_REGISTER_64BIT(BCHP_HEVD_IL_CPU_REGS_2_0_SDRAM_WINDOW   ,0x00c50130) /* [RW][64] SDRAM window register */
BCHP_REGISTER_64BIT(BCHP_HEVD_IL_CPU_DMA_2_0_CH0_SD_ADDR     ,0x00c50400) /* [RW][64] DMA 0 SDRAM address */
BCHP_REGISTER_64BIT(BCHP_HEVD_IL_CPU_DMA_2_0_CH1_SD_ADDR     ,0x00c50410) /* [RW][64] DMA 1 SDRAM address */
BCHP_REGISTER_64BIT(BCHP_HEVD_IL_CPU_DMA_2_0_CH2_SD_ADDR     ,0x00c50420) /* [RW][64] DMA 2 SDRAM address */
BCHP_REGISTER_64BIT(BCHP_HEVD_IL_CPU_DMA_2_0_CH3_SD_ADDR     ,0x00c50430) /* [RW][64] DMA 3 SDRAM address */
BCHP_REGISTER_64BIT(BCHP_HEVD_OL_CPU_REGS_1_INST_BASE        ,0x00d00010) /* [RW][64] Instruction base address register */
BCHP_REGISTER_64BIT(BCHP_HEVD_OL_CPU_REGS_1_GLOBAL_IO_BASE   ,0x00d00040) /* [RW][64] Global IO base register */
BCHP_REGISTER_64BIT(BCHP_HEVD_OL_CPU_REGS_1_SDRAM_ADDR0      ,0x00d00110) /* [RW][64] SDRAM address register 0 */
BCHP_REGISTER_64BIT(BCHP_HEVD_OL_CPU_REGS_1_SDRAM_ADDR1      ,0x00d00120) /* [RW][64] SDRAM address register 1 */
BCHP_REGISTER_64BIT(BCHP_HEVD_OL_CPU_REGS_1_SDRAM_WINDOW     ,0x00d00130) /* [RW][64] SDRAM window register */
BCHP_REGISTER_64BIT(BCHP_HEVD_OL_CPU_DMA_1_CH0_SD_ADDR       ,0x00d00400) /* [RW][64] DMA 0 SDRAM address */
BCHP_REGISTER_64BIT(BCHP_HEVD_OL_CPU_DMA_1_CH1_SD_ADDR       ,0x00d00410) /* [RW][64] DMA 1 SDRAM address */
BCHP_REGISTER_64BIT(BCHP_HEVD_OL_CPU_DMA_1_CH2_SD_ADDR       ,0x00d00420) /* [RW][64] DMA 2 SDRAM address */
BCHP_REGISTER_64BIT(BCHP_HEVD_OL_CPU_DMA_1_CH3_SD_ADDR       ,0x00d00430) /* [RW][64] DMA 3 SDRAM address */
BCHP_REGISTER_64BIT(BCHP_HEVD_OL_SINT_1_DMA_ADDR             ,0x00d01000) /* [RW][64] DMA Address */
BCHP_REGISTER_64BIT(BCHP_HEVD_OL_SINT_1_DMA_BASE             ,0x00d01010) /* [RW][64] DMA Base Address */
BCHP_REGISTER_64BIT(BCHP_HEVD_OL_SINT_1_DMA_END              ,0x00d01018) /* [RW][64] DMA End Address */
BCHP_REGISTER_64BIT(BCHP_HEVD_CABAC_1_PICTURE_COMMAND_ADDR   ,0x00d13000) /* [RW][64] Cabac Picture Command Address */
BCHP_REGISTER_64BIT(BCHP_HEVD_OL_CTL_1_HVD_REG_BASE          ,0x00d14060) /* [RO][64] Global I/O Base for HVD registers */
BCHP_REGISTER_64BIT(BCHP_HEVD_OL_CTL_1_MSAT_BASE             ,0x00d14068) /* [RO][64] Global I/O Base for MSAT registers */
BCHP_REGISTER_64BIT(BCHP_HEVD_OL_CTL_1_PMU_BASE              ,0x00d14070) /* [RO][64] Global I/O Base for PMU registers */
BCHP_REGISTER_64BIT(BCHP_HEVD_STRM_IN_1_ADDRESS              ,0x00d25100) /* [RW][64] Stream DMA Source Address in bytes */
BCHP_REGISTER_64BIT(BCHP_HEVD_VECGEN_1_TRMV_OUTPUT_PTR       ,0x00d25410) /* [RW][64] Temporal Reference Vector Output Pointer */
BCHP_REGISTER_64BIT(BCHP_HEVD_VECGEN_1_TRMV_INPUT_PTR        ,0x00d25418) /* [RW][64] Temporal Reference Vector Input Pointer */
BCHP_REGISTER_64BIT(BCHP_RVC_1_PUT                           ,0x00d26d08) /* [RO][64] Put pointer */
BCHP_REGISTER_64BIT(BCHP_RVC_1_GET                           ,0x00d26d10) /* [CFG][64] Get pointer */
BCHP_REGISTER_64BIT(BCHP_RVC_1_BASE                          ,0x00d26d18) /* [RW][64] Circular buffer base address */
BCHP_REGISTER_64BIT(BCHP_RVC_1_END                           ,0x00d26d20) /* [RW][64] Circular buffer end address */
BCHP_REGISTER_64BIT(BCHP_HEVD_IL_CPU_REGS_1_INST_BASE        ,0x00d30010) /* [RW][64] Instruction base address register */
BCHP_REGISTER_64BIT(BCHP_HEVD_IL_CPU_REGS_1_GLOBAL_IO_BASE   ,0x00d30040) /* [RW][64] Global IO base register */
BCHP_REGISTER_64BIT(BCHP_HEVD_IL_CPU_REGS_1_SDRAM_ADDR0      ,0x00d30110) /* [RW][64] SDRAM address register 0 */
BCHP_REGISTER_64BIT(BCHP_HEVD_IL_CPU_REGS_1_SDRAM_ADDR1      ,0x00d30120) /* [RW][64] SDRAM address register 1 */
BCHP_REGISTER_64BIT(BCHP_HEVD_IL_CPU_REGS_1_SDRAM_WINDOW     ,0x00d30130) /* [RW][64] SDRAM window register */
BCHP_REGISTER_64BIT(BCHP_HEVD_IL_CPU_DMA_1_CH0_SD_ADDR       ,0x00d30400) /* [RW][64] DMA 0 SDRAM address */
BCHP_REGISTER_64BIT(BCHP_HEVD_IL_CPU_DMA_1_CH1_SD_ADDR       ,0x00d30410) /* [RW][64] DMA 1 SDRAM address */
BCHP_REGISTER_64BIT(BCHP_HEVD_IL_CPU_DMA_1_CH2_SD_ADDR       ,0x00d30420) /* [RW][64] DMA 2 SDRAM address */
BCHP_REGISTER_64BIT(BCHP_HEVD_IL_CPU_DMA_1_CH3_SD_ADDR       ,0x00d30430) /* [RW][64] DMA 3 SDRAM address */
BCHP_REGISTER_64BIT(BCHP_HEVD_STRM_IN_2_1_ADDRESS            ,0x00d45100) /* [RW][64] Stream DMA Source Address in bytes */
BCHP_REGISTER_64BIT(BCHP_HEVD_VECGEN_2_1_TRMV_OUTPUT_PTR     ,0x00d45410) /* [RW][64] Temporal Reference Vector Output Pointer */
BCHP_REGISTER_64BIT(BCHP_HEVD_VECGEN_2_1_TRMV_INPUT_PTR      ,0x00d45418) /* [RW][64] Temporal Reference Vector Input Pointer */
BCHP_REGISTER_64BIT(BCHP_RVC_2_1_PUT                         ,0x00d46d08) /* [RO][64] Put pointer */
BCHP_REGISTER_64BIT(BCHP_RVC_2_1_GET                         ,0x00d46d10) /* [CFG][64] Get pointer */
BCHP_REGISTER_64BIT(BCHP_RVC_2_1_BASE                        ,0x00d46d18) /* [RW][64] Circular buffer base address */
BCHP_REGISTER_64BIT(BCHP_RVC_2_1_END                         ,0x00d46d20) /* [RW][64] Circular buffer end address */
BCHP_REGISTER_64BIT(BCHP_HEVD_IL_CPU_REGS_2_1_INST_BASE      ,0x00d50010) /* [RW][64] Instruction base address register */
BCHP_REGISTER_64BIT(BCHP_HEVD_IL_CPU_REGS_2_1_GLOBAL_IO_BASE ,0x00d50040) /* [RW][64] Global IO base register */
BCHP_REGISTER_64BIT(BCHP_HEVD_IL_CPU_REGS_2_1_SDRAM_ADDR0    ,0x00d50110) /* [RW][64] SDRAM address register 0 */
BCHP_REGISTER_64BIT(BCHP_HEVD_IL_CPU_REGS_2_1_SDRAM_ADDR1    ,0x00d50120) /* [RW][64] SDRAM address register 1 */
BCHP_REGISTER_64BIT(BCHP_HEVD_IL_CPU_REGS_2_1_SDRAM_WINDOW   ,0x00d50130) /* [RW][64] SDRAM window register */
BCHP_REGISTER_64BIT(BCHP_HEVD_IL_CPU_DMA_2_1_CH0_SD_ADDR     ,0x00d50400) /* [RW][64] DMA 0 SDRAM address */
BCHP_REGISTER_64BIT(BCHP_HEVD_IL_CPU_DMA_2_1_CH1_SD_ADDR     ,0x00d50410) /* [RW][64] DMA 1 SDRAM address */
BCHP_REGISTER_64BIT(BCHP_HEVD_IL_CPU_DMA_2_1_CH2_SD_ADDR     ,0x00d50420) /* [RW][64] DMA 2 SDRAM address */
BCHP_REGISTER_64BIT(BCHP_HEVD_IL_CPU_DMA_2_1_CH3_SD_ADDR     ,0x00d50430) /* [RW][64] DMA 3 SDRAM address */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_MULTIPORT_ADDR0         ,0x00f02080) /* [RW][64] Multiport Address 0 Register (Default for TS) */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_MULTIPORT_ADDR1         ,0x00f02100) /* [RW][64] Multiport Address 1 Register */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_MULTIPORT_ADDR2         ,0x00f02180) /* [RW][64] Multiport Address 2 Register */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_MULTIPORT_ADDR3         ,0x00f02200) /* [RW][64] Multiport Address 3 Register */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_MULTIPORT_ADDR4         ,0x00f02280) /* [RW][64] Multiport Address 4 Register */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_MULTIPORT_ADDR5         ,0x00f02300) /* [RW][64] Multiport Address 5 Register */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_ARLA_MACVID_ENTRY0      ,0x00f02880) /* [RW][64] ARL MAC/VID Entry 0 Register */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_ARLA_MACVID_ENTRY1      ,0x00f02900) /* [RW][64] ARL MAC/VID Entry 1 Register */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_ARLA_MACVID_ENTRY2      ,0x00f02980) /* [RW][64] ARL MAC/VID Entry 2 Register */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_ARLA_MACVID_ENTRY3      ,0x00f02a00) /* [RW][64] ARL MAC/VID Entry 3 Register */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_ARLA_SRCH_RSLT_0_MACVID ,0x00f02b00) /* [RO][64] ARL Search MAC/VID Result 0 Register */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_ARLA_SRCH_RSLT_1_MACVID ,0x00f02b80) /* [RO][64] ARL Search MAC/VID Result 1 Register */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_MEM_DEBUG_DATA_0_0      ,0x00f04040) /* [RW][64] Memory Debug Data 0_0 Register Not2Release */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_MEM_DEBUG_DATA_1_0      ,0x00f04090) /* [RW][64] Memory Debug Data 1_0 Register Not2Release */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_MEM_FRM_DATA0           ,0x00f04180) /* [RW][64] Frame Memory Data 1st Register Not2Release */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_MEM_FRM_DATA1           ,0x00f041c0) /* [RW][64] Frame Memory Data 2st Register Not2Release */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_MEM_FRM_DATA2           ,0x00f04200) /* [RW][64] Frame Memory Data 3st Register Not2Release */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_MEM_FRM_DATA3           ,0x00f04240) /* [RW][64] Frame Memory Data 4th Register Not2Release */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_MEM_BTM_DATA0           ,0x00f04280) /* [RO][64] Buffer Tag Memory Register 0Not2Release */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_MEM_BFC_DATA            ,0x00f04310) /* [RO][64] Buffer Control Memory Data Register Not2Release */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_PRS_FIFO_DEBUG_DATA     ,0x00f04388) /* [RO][64] PRS_FIFO Debug Data Register(Not2Release)Not2Release */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_TxOctets_P0             ,0x00f10000) /* [RW][64] Tx Octets */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_RxOctets_P0             ,0x00f10280) /* [RW][64] Rx Packet Octets Counter */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_RxGoodOctets_P0         ,0x00f10440) /* [RW][64] Rx Good Packet Octet Counter */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_TxOctets_P1             ,0x00f10800) /* [RW][64] Tx Octets */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_RxOctets_P1             ,0x00f10a80) /* [RW][64] Rx Packet Octets Counter */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_RxGoodOctets_P1         ,0x00f10c40) /* [RW][64] Rx Good Packet Octet Counter */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_TxOctets_P2             ,0x00f11000) /* [RW][64] Tx Octets */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_RxOctets_P2             ,0x00f11280) /* [RW][64] Rx Packet Octets Counter */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_RxGoodOctets_P2         ,0x00f11440) /* [RW][64] Rx Good Packet Octet Counter */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_TxOctets_P5             ,0x00f12800) /* [RW][64] Tx Octets */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_RxOctets_P5             ,0x00f12a80) /* [RW][64] Rx Packet Octets Counter */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_RxGoodOctets_P5         ,0x00f12c40) /* [RW][64] Rx Good Packet Octet Counter */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_TxOctets_P7             ,0x00f13800) /* [RW][64] Tx Octets */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_RxOctets_P7             ,0x00f13a80) /* [RW][64] Rx Packet Octets Counter */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_RxGoodOctets_P7         ,0x00f13c40) /* [RW][64] Rx Good Packet Octet Counter */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_TxOctets_IMP            ,0x00f14000) /* [RW][64] Tx Octets */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_RxOctets_IMP            ,0x00f14280) /* [RW][64] Rx Packet Octets Counter */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_RxGoodOctets_IMP        ,0x00f14440) /* [RW][64] Rx Good Packet Octet Counter */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_EAP_DIP0                ,0x00f21010) /* [RW][64] EAP Destination IP Registers */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_EAP_DIP1                ,0x00f21050) /* [RW][64] EAP Destination IP Registers */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_EAP_CON_P0              ,0x00f21100) /* [RW][64] Port 0 EAP Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_EAP_CON_P1              ,0x00f21140) /* [RW][64] Port 1 EAP Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_EAP_CON_P2              ,0x00f21180) /* [RW][64] Port 2 EAP Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_EAP_CON_P5              ,0x00f21240) /* [RW][64] Port 5 EAP Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_EAP_CON_P7              ,0x00f212c0) /* [RW][64] Port 7 EAP Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_EAP_CON_IMP             ,0x00f21300) /* [RW][64] IMP EAP Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_QOS_WEIGHT_P0           ,0x00f23080) /* [RW][64] Port 0 QOS Weight Register */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_QOS_WEIGHT_P1           ,0x00f230c0) /* [RW][64] Port 1 QOS Weight Register */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_QOS_WEIGHT_P2           ,0x00f23100) /* [RW][64] Port 2 QOS Weight Register */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_QOS_WEIGHT_P5           ,0x00f231c0) /* [RW][64] Port 5 QOS Weight Register */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_QOS_WEIGHT_P7           ,0x00f23240) /* [RW][64] Port 7 QOS Weight Register */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_QOS_WEIGHT_IMP          ,0x00f23280) /* [RW][64] Port 8 QOS Weight Register */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_S_TxOctets              ,0x00f38800) /* [RO][64] Tx Octets */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_S_RxOctets              ,0x00f38a80) /* [RO][64] Rx Packet Octets Counter */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_S_RxGoodOctets          ,0x00f38c40) /* [RO][64] Rx Good Packet Octet Counter */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_PBB_PWRDWN_MON0         ,0x00f39940) /* [RO][64] PBB Powerdown Time Monitor 0 Register Not2Release */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_PBB_PWRDWN_MON1         ,0x00f39980) /* [RO][64] PBB Powerdown Time Monitor 1 Register Not2Release */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_PBB_PWRDWN_MON2         ,0x00f399c0) /* [RO][64] PBB Powerdown Time Monitor 2 Register Not2Release */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_EGRESS_PKT_TC2PCP_MAP_P0 ,0x00f48880) /* [RW][64] Port 0 Egress TC to PCP mapping Register */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_EGRESS_PKT_TC2PCP_MAP_P1 ,0x00f488c0) /* [RW][64] Port 1 Egress TC to PCP mapping Register */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_EGRESS_PKT_TC2PCP_MAP_P2 ,0x00f48900) /* [RW][64] Port 2 Egress TC to PCP mapping Register */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_EGRESS_PKT_TC2PCP_MAP_P5 ,0x00f489c0) /* [RW][64] Port 5 Egress TC to PCP mapping Register */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_EGRESS_PKT_TC2PCP_MAP_P7 ,0x00f48a40) /* [RW][64] Port 7 Egress TC to PCP mapping Register */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_EGRESS_PKT_TC2PCP_MAP_IMP ,0x00f48a80) /* [RW][64] Port 8 Egress TC to PCP mapping Register */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_EGRESS_PKT_TC2CPCP_MAP_P0 ,0x00f48b00) /* [RW][64] Port 0 Egress TC to CPCP mapping Register */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_EGRESS_PKT_TC2CPCP_MAP_P1 ,0x00f48b40) /* [RW][64] Port 1 Egress TC to CPCP mapping Register */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_EGRESS_PKT_TC2CPCP_MAP_P2 ,0x00f48b80) /* [RW][64] Port 2 Egress TC to CPCP mapping Register */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_EGRESS_PKT_TC2CPCP_MAP_P5 ,0x00f48c40) /* [RW][64] Port 5 Egress TC to CPCP mapping Register */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_EGRESS_PKT_TC2CPCP_MAP_P7 ,0x00f48cc0) /* [RW][64] Port 7 Egress TC to CPCP mapping Register */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_EGRESS_PKT_TC2CPCP_MAP_IMP ,0x00f48d00) /* [RW][64] Port 8 Egress TC to CPCP mapping Register */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_RED_BYTE_DROP_CNTR_P0   ,0x00f4ad00) /* [RO][64] PORT 0 RED Byte Drop Counter Register */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_RED_BYTE_DROP_CNTR_P1   ,0x00f4ad40) /* [RO][64] PORT 1 RED Byte Drop Counter Register */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_RED_BYTE_DROP_CNTR_P2   ,0x00f4ad80) /* [RO][64] PORT 2 RED Byte Drop Counter Register */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_RED_BYTE_DROP_CNTR_P5   ,0x00f4ae40) /* [RO][64] PORT 5 RED Byte Drop Counter Register */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_RED_BYTE_DROP_CNTR_P7   ,0x00f4aec0) /* [RO][64] PORT 7 RED Byte Drop Counter Register */
BCHP_REGISTER_64BIT(BCHP_SWITCH_CORE_RED_BYTE_DROP_CNTR_IMP  ,0x00f4af00) /* [RO][64] PORT 8 RED Byte Drop Counter Register */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_DMA_SRC_ADDR_Q0           ,0x01021448) /* [RW][64] DMA Source Address Register for DMA Command Queue-0 */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_DMA_DEST_ADDR_Q0          ,0x01021450) /* [RW][64] DMA destination address register for DMA Command Queue-0 */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_DMA_SRC_ADDR_Q1           ,0x01021488) /* [RW][64] DMA Source Address Register for DMA command Queue-1 */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_DMA_DEST_ADDR_Q1          ,0x01021490) /* [RW][64] DMA destination address register for DMA Command Queue-1 */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_DMA_SRC_ADDR_Q2           ,0x010214c8) /* [RW][64] DMA Source Address Register for DMA Command Queue-2 */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_DMA_DEST_ADDR_Q2          ,0x010214d0) /* [RW][64] DMA destination address register for DMA Command Queue-2 */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_DMA_SRC_ADDR_Q3           ,0x01021508) /* [RW][64] DMA Source Address Register for DMA Command Queue-3 */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_DMA_DEST_ADDR_Q3          ,0x01021510) /* [RW][64] DMA destination address register for DMA Command Queue-3 */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_BASE_ADDR0 ,0x01021548) /* [RW][64] DRAM Video Base Address 0 */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_BASE_ADDR1 ,0x01021550) /* [RW][64] DRAM Video Base Address 1 */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_BASE_ADDR2 ,0x01021558) /* [RW][64] DRAM Video Base Address 2 */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_BASE_ADDR3 ,0x01021560) /* [RW][64] DRAM Video Base Address 3 */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_BASE_ADDR4 ,0x01021568) /* [RW][64] DRAM Video Base Address 4 */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_BASE_ADDR5 ,0x01021570) /* [RW][64] DRAM Video Base Address 5 */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_BASE_ADDR6 ,0x01021578) /* [RW][64] DRAM Video Base Address 6 */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_BASE_ADDR7 ,0x01021580) /* [RW][64] DRAM Video Base Address 7 */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_DMA_SRC_ADDR_VQ4          ,0x010215c8) /* [RW][64] DMA Source Address Register for Video Queue-4 for non-Pixel patch operations */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_DMA_DEST_ADDR_VQ4         ,0x010215d0) /* [RW][64] DMA destination address register for Queue-4 for non-Pixel patch operations */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_DMA_SRC_ADDR_VQ5          ,0x01021628) /* [RW][64] DMA Source Address Register for Video Queue-5 for non-Pixel Patch operations */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_DMA_DEST_ADDR_VQ5         ,0x01021630) /* [RW][64] DMA destination address register for Queue-5 for non-Pixel Patch operations */

BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG0                   ,0x01023000) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG1                   ,0x01023008) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG2                   ,0x01023010) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG3                   ,0x01023018) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG4                   ,0x01023020) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG5                   ,0x01023028) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG6                   ,0x01023030) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG7                   ,0x01023038) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG8                   ,0x01023040) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG9                   ,0x01023048) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG10                  ,0x01023050) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG11                  ,0x01023058) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG12                  ,0x01023060) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG13                  ,0x01023068) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG14                  ,0x01023070) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG15                  ,0x01023078) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG16                  ,0x01023080) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG17                  ,0x01023088) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG18                  ,0x01023090) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG19                  ,0x01023098) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG20                  ,0x010230a0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG21                  ,0x010230a8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG22                  ,0x010230b0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG23                  ,0x010230b8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG24                  ,0x010230c0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG25                  ,0x010230c8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG26                  ,0x010230d0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG27                  ,0x010230d8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG28                  ,0x010230e0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG29                  ,0x010230e8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG30                  ,0x010230f0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG31                  ,0x010230f8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG32                   ,0x01023100) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG33                   ,0x01023108) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG34                   ,0x01023110) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG35                   ,0x01023118) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG36                   ,0x01023120) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG37                   ,0x01023128) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG38                   ,0x01023130) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG39                   ,0x01023138) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG40                   ,0x01023140) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG41                   ,0x01023148) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG42                   ,0x01023150) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG43                   ,0x01023158) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG44                   ,0x01023160) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG45                   ,0x01023168) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG46                   ,0x01023170) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG47                   ,0x01023178) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG48                   ,0x01023180) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG49                   ,0x01023188) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG50                   ,0x01023190) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG51                   ,0x01023198) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG52                   ,0x010231a0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG53                   ,0x010231a8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG54                   ,0x010231b0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG55                   ,0x010231b8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG56                   ,0x010231c0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG57                   ,0x010231c8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG58                   ,0x010231d0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG59                   ,0x010231d8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG60                   ,0x010231e0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG61                   ,0x010231e8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG62                   ,0x010231f0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG63                   ,0x010231f8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG64                   ,0x01023200) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG65                   ,0x01023208) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG66                   ,0x01023210) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG67                   ,0x01023218) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG68                   ,0x01023220) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG69                   ,0x01023228) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG70                   ,0x01023230) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG71                   ,0x01023238) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG72                   ,0x01023240) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG73                   ,0x01023248) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG74                   ,0x01023250) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG75                   ,0x01023258) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG76                   ,0x01023260) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG77                   ,0x01023268) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG78                   ,0x01023270) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG79                   ,0x01023278) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG80                   ,0x01023280) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG81                   ,0x01023288) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG82                   ,0x01023290) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG83                   ,0x01023298) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG84                   ,0x010232a0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG85                   ,0x010232a8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG86                   ,0x010232b0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG87                   ,0x010232b8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG88                   ,0x010232c0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG89                   ,0x010232c8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG90                   ,0x010232d0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG91                   ,0x010232d8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG92                   ,0x010232e0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG93                   ,0x010232e8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG94                   ,0x010232f0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG95                   ,0x010232f8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG96                   ,0x01023300) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG97                   ,0x01023308) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG98                   ,0x01023310) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG99                   ,0x01023318) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG100                  ,0x01023320) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG101                  ,0x01023328) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG102                  ,0x01023330) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG103                  ,0x01023338) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG104                  ,0x01023340) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG105                  ,0x01023348) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG106                  ,0x01023350) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG107                  ,0x01023358) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG108                  ,0x01023360) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG109                  ,0x01023368) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG110                  ,0x01023370) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG111                  ,0x01023378) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG112                  ,0x01023380) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG113                  ,0x01023388) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG114                  ,0x01023390) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG115                  ,0x01023398) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG116                  ,0x010233a0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG117                  ,0x010233a8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG118                  ,0x010233b0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG119                  ,0x010233b8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG120                  ,0x010233c0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG121                  ,0x010233c8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG122                  ,0x010233d0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG123                  ,0x010233d8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG124                  ,0x010233e0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG125                  ,0x010233e8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG126                  ,0x010233f0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG127                  ,0x010233f8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG128                  ,0x01023400) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG129                  ,0x01023408) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG130                  ,0x01023410) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG131                  ,0x01023418) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG132                  ,0x01023420) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG133                  ,0x01023428) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG134                  ,0x01023430) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG135                  ,0x01023438) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG136                  ,0x01023440) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG137                  ,0x01023448) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG138                  ,0x01023450) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG139                  ,0x01023458) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG140                  ,0x01023460) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG141                  ,0x01023468) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG142                  ,0x01023470) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG143                  ,0x01023478) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG144                  ,0x01023480) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG145                  ,0x01023488) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG146                  ,0x01023490) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG147                  ,0x01023498) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG148                  ,0x010234a0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG149                  ,0x010234a8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG150                  ,0x010234b0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG151                  ,0x010234b8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG152                  ,0x010234c0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG153                  ,0x010234c8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG154                  ,0x010234d0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG155                  ,0x010234d8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG156                  ,0x010234e0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG157                  ,0x010234e8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG158                  ,0x010234f0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG159                  ,0x010234f8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG160                  ,0x01023500) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG161                  ,0x01023508) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG162                  ,0x01023510) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG163                  ,0x01023518) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG164                  ,0x01023520) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG165                  ,0x01023528) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG166                  ,0x01023530) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG167                  ,0x01023538) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG168                  ,0x01023540) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG169                  ,0x01023548) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG170                  ,0x01023550) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG171                  ,0x01023558) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG172                  ,0x01023560) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG173                  ,0x01023568) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG174                  ,0x01023570) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG175                  ,0x01023578) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG176                  ,0x01023580) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG177                  ,0x01023588) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG178                  ,0x01023590) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG179                  ,0x01023598) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG180                  ,0x010235a0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG181                  ,0x010235a8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG182                  ,0x010235b0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG183                  ,0x010235b8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG184                  ,0x010235c0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG185                  ,0x010235c8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG186                  ,0x010235d0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG187                  ,0x010235d8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG188                  ,0x010235e0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG189                  ,0x010235e8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG190                  ,0x010235f0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG191                  ,0x010235f8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG192                  ,0x01023600) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG193                  ,0x01023608) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG194                  ,0x01023610) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG195                  ,0x01023618) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG196                  ,0x01023620) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG197                  ,0x01023628) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG198                  ,0x01023630) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG199                  ,0x01023638) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG200                  ,0x01023640) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG201                  ,0x01023648) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG202                  ,0x01023650) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG203                  ,0x01023658) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG204                  ,0x01023660) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG205                  ,0x01023668) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG206                  ,0x01023670) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG207                  ,0x01023678) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG208                  ,0x01023680) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG209                  ,0x01023688) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG210                  ,0x01023690) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG211                  ,0x01023698) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG212                  ,0x010236a0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG213                  ,0x010236a8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG214                  ,0x010236b0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG215                  ,0x010236b8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG216                  ,0x010236c0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG217                  ,0x010236c8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG218                  ,0x010236d0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG219                  ,0x010236d8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG220                  ,0x010236e0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG221                  ,0x010236e8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG222                  ,0x010236f0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG223                  ,0x010236f8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG224                  ,0x01023700) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG225                  ,0x01023708) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG226                  ,0x01023710) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG227                  ,0x01023718) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG228                  ,0x01023720) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG229                  ,0x01023728) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG230                  ,0x01023730) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG231                  ,0x01023738) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG232                  ,0x01023740) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG233                  ,0x01023748) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG234                  ,0x01023750) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG235                  ,0x01023758) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG236                  ,0x01023760) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG237                  ,0x01023768) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG238                  ,0x01023770) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG239                  ,0x01023778) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG240                  ,0x01023780) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG241                  ,0x01023788) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG242                  ,0x01023790) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG243                  ,0x01023798) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG244                  ,0x010237a0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG245                  ,0x010237a8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG246                  ,0x010237b0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG247                  ,0x010237b8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG248                  ,0x010237c0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG249                  ,0x010237c8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG250                  ,0x010237d0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG251                  ,0x010237d8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG252                  ,0x010237e0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG253                  ,0x010237e8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG254                  ,0x010237f0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG255                  ,0x010237f8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG256                  ,0x01023800) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG257                  ,0x01023808) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG258                  ,0x01023810) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG259                  ,0x01023818) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG260                  ,0x01023820) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG261                  ,0x01023828) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG262                  ,0x01023830) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG263                  ,0x01023838) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG264                  ,0x01023840) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG265                  ,0x01023848) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG266                  ,0x01023850) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG267                  ,0x01023858) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG268                  ,0x01023860) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG269                  ,0x01023868) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG270                  ,0x01023870) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG271                  ,0x01023878) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG272                  ,0x01023880) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG273                  ,0x01023888) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG274                  ,0x01023890) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG275                  ,0x01023898) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG276                  ,0x010238a0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG277                  ,0x010238a8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG278                  ,0x010238b0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG279                  ,0x010238b8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG280                  ,0x010238c0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG281                  ,0x010238c8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG282                  ,0x010238d0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG283                  ,0x010238d8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG284                  ,0x010238e0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG285                  ,0x010238e8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG286                  ,0x010238f0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG287                  ,0x010238f8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG288                  ,0x01023900) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG289                  ,0x01023908) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG290                  ,0x01023910) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG291                  ,0x01023918) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG292                  ,0x01023920) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG293                  ,0x01023928) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG294                  ,0x01023930) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG295                  ,0x01023938) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG296                  ,0x01023940) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG297                  ,0x01023948) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG298                  ,0x01023950) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG299                  ,0x01023958) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG300                  ,0x01023960) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG301                  ,0x01023968) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG302                  ,0x01023970) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG303                  ,0x01023978) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG304                  ,0x01023980) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG305                  ,0x01023988) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG306                  ,0x01023990) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG307                  ,0x01023998) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG308                  ,0x010239a0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG309                  ,0x010239a8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG310                  ,0x010239b0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG311                  ,0x010239b8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG312                  ,0x010239c0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG313                  ,0x010239c8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG314                  ,0x010239d0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG315                  ,0x010239d8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG316                  ,0x010239e0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG317                  ,0x010239e8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG318                  ,0x010239f0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG319                  ,0x010239f8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG320                  ,0x01023a00) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG321                  ,0x01023a08) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG322                  ,0x01023a10) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG323                  ,0x01023a18) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG324                  ,0x01023a20) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG325                  ,0x01023a28) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG326                  ,0x01023a30) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG327                  ,0x01023a38) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG328                  ,0x01023a40) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG329                  ,0x01023a48) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG330                  ,0x01023a50) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG331                  ,0x01023a58) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG332                  ,0x01023a60) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG333                  ,0x01023a68) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG334                  ,0x01023a70) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG335                  ,0x01023a78) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG336                  ,0x01023a80) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG337                  ,0x01023a88) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG338                  ,0x01023a90) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG339                  ,0x01023a98) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG340                  ,0x01023aa0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG341                  ,0x01023aa8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG342                  ,0x01023ab0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG343                  ,0x01023ab8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG344                  ,0x01023ac0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG345                  ,0x01023ac8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG346                  ,0x01023ad0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG347                  ,0x01023ad8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG348                  ,0x01023ae0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG349                  ,0x01023ae8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG350                  ,0x01023af0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG351                  ,0x01023af8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG352                  ,0x01023b00) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG353                  ,0x01023b08) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG354                  ,0x01023b10) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG355                  ,0x01023b18) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG356                  ,0x01023b20) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG357                  ,0x01023b28) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG358                  ,0x01023b30) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG359                  ,0x01023b38) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG360                  ,0x01023b40) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG361                  ,0x01023b48) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG362                  ,0x01023b50) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG363                  ,0x01023b58) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG364                  ,0x01023b60) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG365                  ,0x01023b68) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG366                  ,0x01023b70) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG367                  ,0x01023b78) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG368                  ,0x01023b80) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG369                  ,0x01023b88) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG370                  ,0x01023b90) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG371                  ,0x01023b98) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG372                  ,0x01023ba0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG373                  ,0x01023ba8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG374                  ,0x01023bb0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG375                  ,0x01023bb8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG376                  ,0x01023bc0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG377                  ,0x01023bc8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG378                  ,0x01023bd0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG379                  ,0x01023bd8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG380                  ,0x01023be0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG381                  ,0x01023be8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG382                  ,0x01023bf0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG383                  ,0x01023bf8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG384                  ,0x01023c00) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG385                  ,0x01023c08) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG386                  ,0x01023c10) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG387                  ,0x01023c18) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG388                  ,0x01023c20) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG389                  ,0x01023c28) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG390                  ,0x01023c30) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG391                  ,0x01023c38) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG392                  ,0x01023c40) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG393                  ,0x01023c48) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG394                  ,0x01023c50) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG395                  ,0x01023c58) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG396                  ,0x01023c60) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG397                  ,0x01023c68) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG398                  ,0x01023c70) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG399                  ,0x01023c78) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG400                  ,0x01023c80) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG401                  ,0x01023c88) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG402                  ,0x01023c90) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG403                  ,0x01023c98) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG404                  ,0x01023ca0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG405                  ,0x01023ca8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG406                  ,0x01023cb0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG407                  ,0x01023cb8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG408                  ,0x01023cc0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG409                  ,0x01023cc8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG410                  ,0x01023cd0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG411                  ,0x01023cd8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG412                  ,0x01023ce0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG413                  ,0x01023ce8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG414                  ,0x01023cf0) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_FW_CFG415                  ,0x01023cf8) /* [RW][64] Raaga DSP FW Configuration Registers */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_L2C_CMD_CTRL               ,0x01030050) /* [RW][64] Command Controls */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_L2C_CMD_ID_ABORT           ,0x01030128) /* [RW][64] Abort Command for Command ID */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_L2C_CMD_ABORT_STATUS       ,0x01030130) /* [RO][64] Queue Abort Status */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_L2C_CMD_ABORT_CLEAR        ,0x01030138) /* [RW][64] Queue Abort Status Clear Control */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE0    ,0x010301a0) /* [RW][64] Physical Address translation Table */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE1    ,0x010301a8) /* [RW][64] Physical Address translation Table */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE2    ,0x010301b0) /* [RW][64] Physical Address translation Table */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE3    ,0x010301b8) /* [RW][64] Physical Address translation Table */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE4    ,0x010301c0) /* [RW][64] Physical Address translation Table */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE5    ,0x010301c8) /* [RW][64] Physical Address translation Table */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE6    ,0x010301d0) /* [RW][64] Physical Address translation Table */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE7    ,0x010301d8) /* [RW][64] Physical Address translation Table */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE8    ,0x010301e0) /* [RW][64] Physical Address translation Table */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE9    ,0x010301e8) /* [RW][64] Physical Address translation Table */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE10   ,0x010301f0) /* [RW][64] Physical Address translation Table */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE11   ,0x010301f8) /* [RW][64] Physical Address translation Table */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE12   ,0x01030200) /* [RW][64] Physical Address translation Table */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE13   ,0x01030208) /* [RW][64] Physical Address translation Table */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE14   ,0x01030210) /* [RW][64] Physical Address translation Table */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE15   ,0x01030218) /* [RW][64] Physical Address translation Table */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_L2C_PP_R2TD_WDATA         ,0x01030680) /* [RW][64] Peek and Poke TAG/DATARAM RBUS Write Data */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_L2C_PP_TD2R_RDATA         ,0x01030688) /* [RO][64] Peek and Poke TAG/DATARAM RBUS Read Data */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_L2C_SCB_ADDR_ERROR_STATUS ,0x010306a0) /* [RO][64] SCB Address Error Status */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_L2C_DEBUG_FW_DATA         ,0x01030710) /* [RW][64] Debug FW Data */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS0  ,0x01030800) /* [RO][64] Debug L2C HW Status0 */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS1  ,0x01030808) /* [RO][64] Debug L2C HW Status1 */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_L2C_DEBUG_L2C_CONFIG      ,0x01030950) /* [RO][64] Debug L2C Configuration */
BCHP_REGISTER_64BIT(BCHP_RAAGA_DSP_L2C_SCRATCH_REG           ,0x01030ff8) /* [RW][64] Scratch Register */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_RDADDR ,0x010a0800) /* [RW][64] Source Channel Ring Buffer 0 Read Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_WRADDR ,0x010a0808) /* [RW][64] Source Channel Ring Buffer 0 Write Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_BASEADDR ,0x010a0810) /* [RW][64] Source Channel Ring Buffer 0 Base Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_ENDADDR ,0x010a0818) /* [RW][64] Source Channel Ring Buffer 0 End Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_FREE_MARK ,0x010a0820) /* [RW][64] Source Channel Ring Buffer 0 Water Mark for Number of Free Bytes */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_START_WRPOINT ,0x010a0828) /* [RW][64] Source Channel Ring Buffer 0 Write Point for Read Start */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_RDADDR ,0x010a0830) /* [RW][64] Source Channel Ring Buffer 1 Read Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_WRADDR ,0x010a0838) /* [RW][64] Source Channel Ring Buffer 1 Write Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_BASEADDR ,0x010a0840) /* [RW][64] Source Channel Ring Buffer 1 Base Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_ENDADDR ,0x010a0848) /* [RW][64] Source Channel Ring Buffer 1 End Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_FREE_MARK ,0x010a0850) /* [RW][64] Source Channel Ring Buffer 1 Water Mark for Number of Free Bytes */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_START_WRPOINT ,0x010a0858) /* [RW][64] Source Channel Ring Buffer 1 Write Point for Read Start */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_RDADDR ,0x010a0860) /* [RW][64] Source Channel Ring Buffer 2 Read Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_WRADDR ,0x010a0868) /* [RW][64] Source Channel Ring Buffer 2 Write Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_BASEADDR ,0x010a0870) /* [RW][64] Source Channel Ring Buffer 2 Base Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_ENDADDR ,0x010a0878) /* [RW][64] Source Channel Ring Buffer 2 End Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_FREE_MARK ,0x010a0880) /* [RW][64] Source Channel Ring Buffer 2 Water Mark for Number of Free Bytes */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_START_WRPOINT ,0x010a0888) /* [RW][64] Source Channel Ring Buffer 2 Write Point for Read Start */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_RDADDR ,0x010a0890) /* [RW][64] Source Channel Ring Buffer 3 Read Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_WRADDR ,0x010a0898) /* [RW][64] Source Channel Ring Buffer 3 Write Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_BASEADDR ,0x010a08a0) /* [RW][64] Source Channel Ring Buffer 3 Base Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_ENDADDR ,0x010a08a8) /* [RW][64] Source Channel Ring Buffer 3 End Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_FREE_MARK ,0x010a08b0) /* [RW][64] Source Channel Ring Buffer 3 Water Mark for Number of Free Bytes */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_START_WRPOINT ,0x010a08b8) /* [RW][64] Source Channel Ring Buffer 3 Write Point for Read Start */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_RDADDR ,0x010a08c0) /* [RW][64] Source Channel Ring Buffer 4 Read Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_WRADDR ,0x010a08c8) /* [RW][64] Source Channel Ring Buffer 4 Write Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_BASEADDR ,0x010a08d0) /* [RW][64] Source Channel Ring Buffer 4 Base Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_ENDADDR ,0x010a08d8) /* [RW][64] Source Channel Ring Buffer 4 End Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_FREE_MARK ,0x010a08e0) /* [RW][64] Source Channel Ring Buffer 4 Water Mark for Number of Free Bytes */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_START_WRPOINT ,0x010a08e8) /* [RW][64] Source Channel Ring Buffer 4 Write Point for Read Start */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_RDADDR ,0x010a08f0) /* [RW][64] Source Channel Ring Buffer 5 Read Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_WRADDR ,0x010a08f8) /* [RW][64] Source Channel Ring Buffer 5 Write Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_BASEADDR ,0x010a0900) /* [RW][64] Source Channel Ring Buffer 5 Base Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_ENDADDR ,0x010a0908) /* [RW][64] Source Channel Ring Buffer 5 End Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_FREE_MARK ,0x010a0910) /* [RW][64] Source Channel Ring Buffer 5 Water Mark for Number of Free Bytes */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_START_WRPOINT ,0x010a0918) /* [RW][64] Source Channel Ring Buffer 5 Write Point for Read Start */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_RDADDR ,0x010a0920) /* [RW][64] Source Channel Ring Buffer 6 Read Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_WRADDR ,0x010a0928) /* [RW][64] Source Channel Ring Buffer 6 Write Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_BASEADDR ,0x010a0930) /* [RW][64] Source Channel Ring Buffer 6 Base Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_ENDADDR ,0x010a0938) /* [RW][64] Source Channel Ring Buffer 6 End Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_FREE_MARK ,0x010a0940) /* [RW][64] Source Channel Ring Buffer 6 Water Mark for Number of Free Bytes */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_START_WRPOINT ,0x010a0948) /* [RW][64] Source Channel Ring Buffer 6 Write Point for Read Start */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_RDADDR ,0x010a0950) /* [RW][64] Source Channel Ring Buffer 7 Read Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_WRADDR ,0x010a0958) /* [RW][64] Source Channel Ring Buffer 7 Write Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_BASEADDR ,0x010a0960) /* [RW][64] Source Channel Ring Buffer 7 Base Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_ENDADDR ,0x010a0968) /* [RW][64] Source Channel Ring Buffer 7 End Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_FREE_MARK ,0x010a0970) /* [RW][64] Source Channel Ring Buffer 7 Water Mark for Number of Free Bytes */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_START_WRPOINT ,0x010a0978) /* [RW][64] Source Channel Ring Buffer 7 Write Point for Read Start */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_RDADDR ,0x010a0980) /* [RW][64] Source Channel Ring Buffer 8 Read Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_WRADDR ,0x010a0988) /* [RW][64] Source Channel Ring Buffer 8 Write Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_BASEADDR ,0x010a0990) /* [RW][64] Source Channel Ring Buffer 8 Base Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_ENDADDR ,0x010a0998) /* [RW][64] Source Channel Ring Buffer 8 End Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_FREE_MARK ,0x010a09a0) /* [RW][64] Source Channel Ring Buffer 8 Water Mark for Number of Free Bytes */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_START_WRPOINT ,0x010a09a8) /* [RW][64] Source Channel Ring Buffer 8 Write Point for Read Start */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_RDADDR ,0x010a09b0) /* [RW][64] Source Channel Ring Buffer 9 Read Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_WRADDR ,0x010a09b8) /* [RW][64] Source Channel Ring Buffer 9 Write Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_BASEADDR ,0x010a09c0) /* [RW][64] Source Channel Ring Buffer 9 Base Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_ENDADDR ,0x010a09c8) /* [RW][64] Source Channel Ring Buffer 9 End Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_FREE_MARK ,0x010a09d0) /* [RW][64] Source Channel Ring Buffer 9 Water Mark for Number of Free Bytes */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_START_WRPOINT ,0x010a09d8) /* [RW][64] Source Channel Ring Buffer 9 Write Point for Read Start */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_RDADDR ,0x010a09e0) /* [RW][64] Source Channel Ring Buffer 10 Read Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_WRADDR ,0x010a09e8) /* [RW][64] Source Channel Ring Buffer 10 Write Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_BASEADDR ,0x010a09f0) /* [RW][64] Source Channel Ring Buffer 10 Base Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_ENDADDR ,0x010a09f8) /* [RW][64] Source Channel Ring Buffer 10 End Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_FREE_MARK ,0x010a0a00) /* [RW][64] Source Channel Ring Buffer 10 Water Mark for Number of Free Bytes */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_START_WRPOINT ,0x010a0a08) /* [RW][64] Source Channel Ring Buffer 10 Write Point for Read Start */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_RDADDR ,0x010a0a10) /* [RW][64] Source Channel Ring Buffer 11 Read Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_WRADDR ,0x010a0a18) /* [RW][64] Source Channel Ring Buffer 11 Write Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_BASEADDR ,0x010a0a20) /* [RW][64] Source Channel Ring Buffer 11 Base Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_ENDADDR ,0x010a0a28) /* [RW][64] Source Channel Ring Buffer 11 End Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_FREE_MARK ,0x010a0a30) /* [RW][64] Source Channel Ring Buffer 11 Water Mark for Number of Free Bytes */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_START_WRPOINT ,0x010a0a38) /* [RW][64] Source Channel Ring Buffer 11 Write Point for Read Start */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_RDADDR ,0x010a0a40) /* [RW][64] Source Channel Ring Buffer 12 Read Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_WRADDR ,0x010a0a48) /* [RW][64] Source Channel Ring Buffer 12 Write Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_BASEADDR ,0x010a0a50) /* [RW][64] Source Channel Ring Buffer 12 Base Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_ENDADDR ,0x010a0a58) /* [RW][64] Source Channel Ring Buffer 12 End Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_FREE_MARK ,0x010a0a60) /* [RW][64] Source Channel Ring Buffer 12 Water Mark for Number of Free Bytes */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_START_WRPOINT ,0x010a0a68) /* [RW][64] Source Channel Ring Buffer 12 Write Point for Read Start */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_RDADDR ,0x010a0a70) /* [RW][64] Source Channel Ring Buffer 13 Read Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_WRADDR ,0x010a0a78) /* [RW][64] Source Channel Ring Buffer 13 Write Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_BASEADDR ,0x010a0a80) /* [RW][64] Source Channel Ring Buffer 13 Base Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_ENDADDR ,0x010a0a88) /* [RW][64] Source Channel Ring Buffer 13 End Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_FREE_MARK ,0x010a0a90) /* [RW][64] Source Channel Ring Buffer 13 Water Mark for Number of Free Bytes */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_START_WRPOINT ,0x010a0a98) /* [RW][64] Source Channel Ring Buffer 13 Write Point for Read Start */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_RDADDR ,0x010a0aa0) /* [RW][64] Source Channel Ring Buffer 14 Read Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_WRADDR ,0x010a0aa8) /* [RW][64] Source Channel Ring Buffer 14 Write Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_BASEADDR ,0x010a0ab0) /* [RW][64] Source Channel Ring Buffer 14 Base Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_ENDADDR ,0x010a0ab8) /* [RW][64] Source Channel Ring Buffer 14 End Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_FREE_MARK ,0x010a0ac0) /* [RW][64] Source Channel Ring Buffer 14 Water Mark for Number of Free Bytes */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_START_WRPOINT ,0x010a0ac8) /* [RW][64] Source Channel Ring Buffer 14 Write Point for Read Start */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_RDADDR ,0x010a0ad0) /* [RW][64] Source Channel Ring Buffer 15 Read Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_WRADDR ,0x010a0ad8) /* [RW][64] Source Channel Ring Buffer 15 Write Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_BASEADDR ,0x010a0ae0) /* [RW][64] Source Channel Ring Buffer 15 Base Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_ENDADDR ,0x010a0ae8) /* [RW][64] Source Channel Ring Buffer 15 End Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_FREE_MARK ,0x010a0af0) /* [RW][64] Source Channel Ring Buffer 15 Water Mark for Number of Free Bytes */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_START_WRPOINT ,0x010a0af8) /* [RW][64] Source Channel Ring Buffer 15 Write Point for Read Start */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_RDADDR ,0x010a0b00) /* [RW][64] Source Channel Ring Buffer 16 Read Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_WRADDR ,0x010a0b08) /* [RW][64] Source Channel Ring Buffer 16 Write Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_BASEADDR ,0x010a0b10) /* [RW][64] Source Channel Ring Buffer 16 Base Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_ENDADDR ,0x010a0b18) /* [RW][64] Source Channel Ring Buffer 16 End Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_FREE_MARK ,0x010a0b20) /* [RW][64] Source Channel Ring Buffer 16 Water Mark for Number of Free Bytes */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_START_WRPOINT ,0x010a0b28) /* [RW][64] Source Channel Ring Buffer 16 Write Point for Read Start */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_RDADDR ,0x010a0b30) /* [RW][64] Source Channel Ring Buffer 17 Read Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_WRADDR ,0x010a0b38) /* [RW][64] Source Channel Ring Buffer 17 Write Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_BASEADDR ,0x010a0b40) /* [RW][64] Source Channel Ring Buffer 17 Base Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_ENDADDR ,0x010a0b48) /* [RW][64] Source Channel Ring Buffer 17 End Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_FREE_MARK ,0x010a0b50) /* [RW][64] Source Channel Ring Buffer 17 Water Mark for Number of Free Bytes */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_START_WRPOINT ,0x010a0b58) /* [RW][64] Source Channel Ring Buffer 17 Write Point for Read Start */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_RDADDR ,0x010a0b60) /* [RW][64] Source Channel Ring Buffer 18 Read Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_WRADDR ,0x010a0b68) /* [RW][64] Source Channel Ring Buffer 18 Write Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_BASEADDR ,0x010a0b70) /* [RW][64] Source Channel Ring Buffer 18 Base Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_ENDADDR ,0x010a0b78) /* [RW][64] Source Channel Ring Buffer 18 End Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_FREE_MARK ,0x010a0b80) /* [RW][64] Source Channel Ring Buffer 18 Water Mark for Number of Free Bytes */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_START_WRPOINT ,0x010a0b88) /* [RW][64] Source Channel Ring Buffer 18 Write Point for Read Start */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_RDADDR ,0x010a0b90) /* [RW][64] Source Channel Ring Buffer 19 Read Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_WRADDR ,0x010a0b98) /* [RW][64] Source Channel Ring Buffer 19 Write Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_BASEADDR ,0x010a0ba0) /* [RW][64] Source Channel Ring Buffer 19 Base Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_ENDADDR ,0x010a0ba8) /* [RW][64] Source Channel Ring Buffer 19 End Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_FREE_MARK ,0x010a0bb0) /* [RW][64] Source Channel Ring Buffer 19 Water Mark for Number of Free Bytes */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_START_WRPOINT ,0x010a0bb8) /* [RW][64] Source Channel Ring Buffer 19 Write Point for Read Start */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_RDADDR ,0x010a0bc0) /* [RW][64] Source Channel Ring Buffer 20 Read Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_WRADDR ,0x010a0bc8) /* [RW][64] Source Channel Ring Buffer 20 Write Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_BASEADDR ,0x010a0bd0) /* [RW][64] Source Channel Ring Buffer 20 Base Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_ENDADDR ,0x010a0bd8) /* [RW][64] Source Channel Ring Buffer 20 End Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_FREE_MARK ,0x010a0be0) /* [RW][64] Source Channel Ring Buffer 20 Water Mark for Number of Free Bytes */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_START_WRPOINT ,0x010a0be8) /* [RW][64] Source Channel Ring Buffer 20 Write Point for Read Start */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_RDADDR ,0x010a0bf0) /* [RW][64] Source Channel Ring Buffer 21 Read Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_WRADDR ,0x010a0bf8) /* [RW][64] Source Channel Ring Buffer 21 Write Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_BASEADDR ,0x010a0c00) /* [RW][64] Source Channel Ring Buffer 21 Base Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_ENDADDR ,0x010a0c08) /* [RW][64] Source Channel Ring Buffer 21 End Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_FREE_MARK ,0x010a0c10) /* [RW][64] Source Channel Ring Buffer 21 Water Mark for Number of Free Bytes */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_START_WRPOINT ,0x010a0c18) /* [RW][64] Source Channel Ring Buffer 21 Write Point for Read Start */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_RDADDR ,0x010a0c20) /* [RW][64] Source Channel Ring Buffer 22 Read Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_WRADDR ,0x010a0c28) /* [RW][64] Source Channel Ring Buffer 22 Write Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_BASEADDR ,0x010a0c30) /* [RW][64] Source Channel Ring Buffer 22 Base Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_ENDADDR ,0x010a0c38) /* [RW][64] Source Channel Ring Buffer 22 End Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_FREE_MARK ,0x010a0c40) /* [RW][64] Source Channel Ring Buffer 22 Water Mark for Number of Free Bytes */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_START_WRPOINT ,0x010a0c48) /* [RW][64] Source Channel Ring Buffer 22 Write Point for Read Start */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_RDADDR ,0x010a0c50) /* [RW][64] Source Channel Ring Buffer 23 Read Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_WRADDR ,0x010a0c58) /* [RW][64] Source Channel Ring Buffer 23 Write Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_BASEADDR ,0x010a0c60) /* [RW][64] Source Channel Ring Buffer 23 Base Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_ENDADDR ,0x010a0c68) /* [RW][64] Source Channel Ring Buffer 23 End Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_FREE_MARK ,0x010a0c70) /* [RW][64] Source Channel Ring Buffer 23 Water Mark for Number of Free Bytes */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_START_WRPOINT ,0x010a0c78) /* [RW][64] Source Channel Ring Buffer 23 Write Point for Read Start */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_RDADDR ,0x010a0c80) /* [RW][64] Source Channel Ring Buffer 24 Read Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_WRADDR ,0x010a0c88) /* [RW][64] Source Channel Ring Buffer 24 Write Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_BASEADDR ,0x010a0c90) /* [RW][64] Source Channel Ring Buffer 24 Base Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_ENDADDR ,0x010a0c98) /* [RW][64] Source Channel Ring Buffer 24 End Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_FREE_MARK ,0x010a0ca0) /* [RW][64] Source Channel Ring Buffer 24 Water Mark for Number of Free Bytes */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_START_WRPOINT ,0x010a0ca8) /* [RW][64] Source Channel Ring Buffer 24 Write Point for Read Start */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_RDADDR ,0x010a0cb0) /* [RW][64] Source Channel Ring Buffer 25 Read Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_WRADDR ,0x010a0cb8) /* [RW][64] Source Channel Ring Buffer 25 Write Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_BASEADDR ,0x010a0cc0) /* [RW][64] Source Channel Ring Buffer 25 Base Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_ENDADDR ,0x010a0cc8) /* [RW][64] Source Channel Ring Buffer 25 End Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_FREE_MARK ,0x010a0cd0) /* [RW][64] Source Channel Ring Buffer 25 Water Mark for Number of Free Bytes */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_START_WRPOINT ,0x010a0cd8) /* [RW][64] Source Channel Ring Buffer 25 Write Point for Read Start */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_RDADDR ,0x010a0ce0) /* [RW][64] Source Channel Ring Buffer 26 Read Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_WRADDR ,0x010a0ce8) /* [RW][64] Source Channel Ring Buffer 26 Write Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_BASEADDR ,0x010a0cf0) /* [RW][64] Source Channel Ring Buffer 26 Base Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_ENDADDR ,0x010a0cf8) /* [RW][64] Source Channel Ring Buffer 26 End Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_FREE_MARK ,0x010a0d00) /* [RW][64] Source Channel Ring Buffer 26 Water Mark for Number of Free Bytes */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_START_WRPOINT ,0x010a0d08) /* [RW][64] Source Channel Ring Buffer 26 Write Point for Read Start */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_RDADDR ,0x010a0d10) /* [RW][64] Source Channel Ring Buffer 27 Read Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_WRADDR ,0x010a0d18) /* [RW][64] Source Channel Ring Buffer 27 Write Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_BASEADDR ,0x010a0d20) /* [RW][64] Source Channel Ring Buffer 27 Base Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_ENDADDR ,0x010a0d28) /* [RW][64] Source Channel Ring Buffer 27 End Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_FREE_MARK ,0x010a0d30) /* [RW][64] Source Channel Ring Buffer 27 Water Mark for Number of Free Bytes */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_START_WRPOINT ,0x010a0d38) /* [RW][64] Source Channel Ring Buffer 27 Write Point for Read Start */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_RDADDR ,0x010a0d40) /* [RW][64] Source Channel Ring Buffer 28 Read Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_WRADDR ,0x010a0d48) /* [RW][64] Source Channel Ring Buffer 28 Write Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_BASEADDR ,0x010a0d50) /* [RW][64] Source Channel Ring Buffer 28 Base Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_ENDADDR ,0x010a0d58) /* [RW][64] Source Channel Ring Buffer 28 End Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_FREE_MARK ,0x010a0d60) /* [RW][64] Source Channel Ring Buffer 28 Water Mark for Number of Free Bytes */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_START_WRPOINT ,0x010a0d68) /* [RW][64] Source Channel Ring Buffer 28 Write Point for Read Start */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_RDADDR ,0x010a0d70) /* [RW][64] Source Channel Ring Buffer 29 Read Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_WRADDR ,0x010a0d78) /* [RW][64] Source Channel Ring Buffer 29 Write Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_BASEADDR ,0x010a0d80) /* [RW][64] Source Channel Ring Buffer 29 Base Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_ENDADDR ,0x010a0d88) /* [RW][64] Source Channel Ring Buffer 29 End Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_FREE_MARK ,0x010a0d90) /* [RW][64] Source Channel Ring Buffer 29 Water Mark for Number of Free Bytes */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_START_WRPOINT ,0x010a0d98) /* [RW][64] Source Channel Ring Buffer 29 Write Point for Read Start */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_RDADDR ,0x010a0da0) /* [RW][64] Dest Channel Ring Buffer 0 Read Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_WRADDR ,0x010a0da8) /* [RW][64] Dest Channel Ring Buffer 0 Write Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_BASEADDR ,0x010a0db0) /* [RW][64] Dest Channel Ring Buffer 0 Base Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_ENDADDR ,0x010a0db8) /* [RW][64] Dest Channel Ring Buffer 0 End Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_FULL_MARK ,0x010a0dc0) /* [RW][64] Dest Channel Ring Buffer 0 Water Mark for Number of Full Bytes */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_START_WRPOINT ,0x010a0dc8) /* [RW][64] Dest Channel Ring Buffer 0 Write Point for Read Start */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_RDADDR ,0x010a0dd0) /* [RW][64] Dest Channel Ring Buffer 1 Read Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_WRADDR ,0x010a0dd8) /* [RW][64] Dest Channel Ring Buffer 1 Write Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_BASEADDR ,0x010a0de0) /* [RW][64] Dest Channel Ring Buffer 1 Base Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_ENDADDR ,0x010a0de8) /* [RW][64] Dest Channel Ring Buffer 1 End Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_FULL_MARK ,0x010a0df0) /* [RW][64] Dest Channel Ring Buffer 1 Water Mark for Number of Full Bytes */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_START_WRPOINT ,0x010a0df8) /* [RW][64] Dest Channel Ring Buffer 1 Write Point for Read Start */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_RDADDR ,0x010a0e00) /* [RW][64] Dest Channel Ring Buffer 2 Read Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_WRADDR ,0x010a0e08) /* [RW][64] Dest Channel Ring Buffer 2 Write Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_BASEADDR ,0x010a0e10) /* [RW][64] Dest Channel Ring Buffer 2 Base Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_ENDADDR ,0x010a0e18) /* [RW][64] Dest Channel Ring Buffer 2 End Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_FULL_MARK ,0x010a0e20) /* [RW][64] Dest Channel Ring Buffer 2 Water Mark for Number of Full Bytes */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_START_WRPOINT ,0x010a0e28) /* [RW][64] Dest Channel Ring Buffer 2 Write Point for Read Start */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_RDADDR ,0x010a0e30) /* [RW][64] Dest Channel Ring Buffer 3 Read Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_WRADDR ,0x010a0e38) /* [RW][64] Dest Channel Ring Buffer 3 Write Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_BASEADDR ,0x010a0e40) /* [RW][64] Dest Channel Ring Buffer 3 Base Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_ENDADDR ,0x010a0e48) /* [RW][64] Dest Channel Ring Buffer 3 End Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_FULL_MARK ,0x010a0e50) /* [RW][64] Dest Channel Ring Buffer 3 Water Mark for Number of Full Bytes */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_START_WRPOINT ,0x010a0e58) /* [RW][64] Dest Channel Ring Buffer 3 Write Point for Read Start */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_RDADDR ,0x010a0e60) /* [RW][64] Dest Channel Ring Buffer 4 Read Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_WRADDR ,0x010a0e68) /* [RW][64] Dest Channel Ring Buffer 4 Write Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_BASEADDR ,0x010a0e70) /* [RW][64] Dest Channel Ring Buffer 4 Base Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_ENDADDR ,0x010a0e78) /* [RW][64] Dest Channel Ring Buffer 4 End Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_FULL_MARK ,0x010a0e80) /* [RW][64] Dest Channel Ring Buffer 4 Water Mark for Number of Full Bytes */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_START_WRPOINT ,0x010a0e88) /* [RW][64] Dest Channel Ring Buffer 4 Write Point for Read Start */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_RDADDR ,0x010a0e90) /* [RW][64] Dest Channel Ring Buffer 5 Read Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_WRADDR ,0x010a0e98) /* [RW][64] Dest Channel Ring Buffer 5 Write Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_BASEADDR ,0x010a0ea0) /* [RW][64] Dest Channel Ring Buffer 5 Base Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_ENDADDR ,0x010a0ea8) /* [RW][64] Dest Channel Ring Buffer 5 End Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_FULL_MARK ,0x010a0eb0) /* [RW][64] Dest Channel Ring Buffer 5 Water Mark for Number of Full Bytes */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_START_WRPOINT ,0x010a0eb8) /* [RW][64] Dest Channel Ring Buffer 5 Write Point for Read Start */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_RDADDR ,0x010a0ec0) /* [RW][64] Dest Channel Ring Buffer 6 Read Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_WRADDR ,0x010a0ec8) /* [RW][64] Dest Channel Ring Buffer 6 Write Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_BASEADDR ,0x010a0ed0) /* [RW][64] Dest Channel Ring Buffer 6 Base Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_ENDADDR ,0x010a0ed8) /* [RW][64] Dest Channel Ring Buffer 6 End Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_FULL_MARK ,0x010a0ee0) /* [RW][64] Dest Channel Ring Buffer 6 Water Mark for Number of Full Bytes */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_START_WRPOINT ,0x010a0ee8) /* [RW][64] Dest Channel Ring Buffer 6 Write Point for Read Start */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_RDADDR ,0x010a0ef0) /* [RW][64] Dest Channel Ring Buffer 7 Read Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_WRADDR ,0x010a0ef8) /* [RW][64] Dest Channel Ring Buffer 7 Write Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_BASEADDR ,0x010a0f00) /* [RW][64] Dest Channel Ring Buffer 7 Base Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_ENDADDR ,0x010a0f08) /* [RW][64] Dest Channel Ring Buffer 7 End Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_FULL_MARK ,0x010a0f10) /* [RW][64] Dest Channel Ring Buffer 7 Water Mark for Number of Full Bytes */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_START_WRPOINT ,0x010a0f18) /* [RW][64] Dest Channel Ring Buffer 7 Write Point for Read Start */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_RDADDR ,0x010a0f20) /* [RW][64] Dest Channel Ring Buffer 8 Read Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_WRADDR ,0x010a0f28) /* [RW][64] Dest Channel Ring Buffer 8 Write Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_BASEADDR ,0x010a0f30) /* [RW][64] Dest Channel Ring Buffer 8 Base Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_ENDADDR ,0x010a0f38) /* [RW][64] Dest Channel Ring Buffer 8 End Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_FULL_MARK ,0x010a0f40) /* [RW][64] Dest Channel Ring Buffer 8 Water Mark for Number of Full Bytes */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_START_WRPOINT ,0x010a0f48) /* [RW][64] Dest Channel Ring Buffer 8 Write Point for Read Start */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_RDADDR ,0x010a0f50) /* [RW][64] Dest Channel Ring Buffer 9 Read Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_WRADDR ,0x010a0f58) /* [RW][64] Dest Channel Ring Buffer 9 Write Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_BASEADDR ,0x010a0f60) /* [RW][64] Dest Channel Ring Buffer 9 Base Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_ENDADDR ,0x010a0f68) /* [RW][64] Dest Channel Ring Buffer 9 End Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_FULL_MARK ,0x010a0f70) /* [RW][64] Dest Channel Ring Buffer 9 Water Mark for Number of Full Bytes */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_START_WRPOINT ,0x010a0f78) /* [RW][64] Dest Channel Ring Buffer 9 Write Point for Read Start */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_RDADDR ,0x010a0f80) /* [RW][64] Dest Channel Ring Buffer 10 Read Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_WRADDR ,0x010a0f88) /* [RW][64] Dest Channel Ring Buffer 10 Write Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_BASEADDR ,0x010a0f90) /* [RW][64] Dest Channel Ring Buffer 10 Base Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_ENDADDR ,0x010a0f98) /* [RW][64] Dest Channel Ring Buffer 10 End Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_FULL_MARK ,0x010a0fa0) /* [RW][64] Dest Channel Ring Buffer 10 Water Mark for Number of Full Bytes */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_START_WRPOINT ,0x010a0fa8) /* [RW][64] Dest Channel Ring Buffer 10 Write Point for Read Start */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_RDADDR ,0x010a0fb0) /* [RW][64] Dest Channel Ring Buffer 11 Read Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_WRADDR ,0x010a0fb8) /* [RW][64] Dest Channel Ring Buffer 11 Write Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_BASEADDR ,0x010a0fc0) /* [RW][64] Dest Channel Ring Buffer 11 Base Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_ENDADDR ,0x010a0fc8) /* [RW][64] Dest Channel Ring Buffer 11 End Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_FULL_MARK ,0x010a0fd0) /* [RW][64] Dest Channel Ring Buffer 11 Water Mark for Number of Full Bytes */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_START_WRPOINT ,0x010a0fd8) /* [RW][64] Dest Channel Ring Buffer 11 Write Point for Read Start */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_FRMSTADDR ,0x010a0fe0) /* [RW][64] Source Channel Ring Buffer 0 Frame Start Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_MI_VALID ,0x010a0fe8) /* [RW][64] Source Channel Ring Buffer 0 MI Valid */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_FRMSTADDR ,0x010a0ff0) /* [RW][64] Source Channel Ring Buffer 1 Frame Start Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_MI_VALID ,0x010a0ff8) /* [RW][64] Source Channel Ring Buffer 1 MI Valid */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_FRMSTADDR ,0x010a1000) /* [RW][64] Source Channel Ring Buffer 2 Frame Start Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_MI_VALID ,0x010a1008) /* [RW][64] Source Channel Ring Buffer 2 MI Valid */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_FRMSTADDR ,0x010a1010) /* [RW][64] Source Channel Ring Buffer 3 Frame Start Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_MI_VALID ,0x010a1018) /* [RW][64] Source Channel Ring Buffer 3 MI Valid */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_FRMSTADDR ,0x010a1020) /* [RW][64] Source Channel Ring Buffer 4 Frame Start Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_MI_VALID ,0x010a1028) /* [RW][64] Source Channel Ring Buffer 4 MI Valid */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_FRMSTADDR ,0x010a1030) /* [RW][64] Source Channel Ring Buffer 5 Frame Start Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_MI_VALID ,0x010a1038) /* [RW][64] Source Channel Ring Buffer 5 MI Valid */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_FRMSTADDR ,0x010a1040) /* [RW][64] Source Channel Ring Buffer 6 Frame Start Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_MI_VALID ,0x010a1048) /* [RW][64] Source Channel Ring Buffer 6 MI Valid */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_FRMSTADDR ,0x010a1050) /* [RW][64] Source Channel Ring Buffer 7 Frame Start Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_MI_VALID ,0x010a1058) /* [RW][64] Source Channel Ring Buffer 7 MI Valid */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_FRMSTADDR ,0x010a1060) /* [RW][64] Source Channel Ring Buffer 8 Frame Start Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_8_MI_VALID ,0x010a1068) /* [RW][64] Source Channel Ring Buffer 8 MI Valid */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_FRMSTADDR ,0x010a1070) /* [RW][64] Source Channel Ring Buffer 9 Frame Start Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_9_MI_VALID ,0x010a1078) /* [RW][64] Source Channel Ring Buffer 9 MI Valid */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_FRMSTADDR ,0x010a1080) /* [RW][64] Source Channel Ring Buffer 10 Frame Start Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_10_MI_VALID ,0x010a1088) /* [RW][64] Source Channel Ring Buffer 10 MI Valid */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_FRMSTADDR ,0x010a1090) /* [RW][64] Source Channel Ring Buffer 11 Frame Start Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_11_MI_VALID ,0x010a1098) /* [RW][64] Source Channel Ring Buffer 11 MI Valid */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_FRMSTADDR ,0x010a10a0) /* [RW][64] Source Channel Ring Buffer 12 Frame Start Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_12_MI_VALID ,0x010a10a8) /* [RW][64] Source Channel Ring Buffer 12 MI Valid */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_FRMSTADDR ,0x010a10b0) /* [RW][64] Source Channel Ring Buffer 13 Frame Start Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_13_MI_VALID ,0x010a10b8) /* [RW][64] Source Channel Ring Buffer 13 MI Valid */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_FRMSTADDR ,0x010a10c0) /* [RW][64] Source Channel Ring Buffer 14 Frame Start Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_14_MI_VALID ,0x010a10c8) /* [RW][64] Source Channel Ring Buffer 14 MI Valid */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_FRMSTADDR ,0x010a10d0) /* [RW][64] Source Channel Ring Buffer 15 Frame Start Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_15_MI_VALID ,0x010a10d8) /* [RW][64] Source Channel Ring Buffer 15 MI Valid */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_FRMSTADDR ,0x010a10e0) /* [RW][64] Source Channel Ring Buffer 16 Frame Start Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_16_MI_VALID ,0x010a10e8) /* [RW][64] Source Channel Ring Buffer 16 MI Valid */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_FRMSTADDR ,0x010a10f0) /* [RW][64] Source Channel Ring Buffer 17 Frame Start Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_17_MI_VALID ,0x010a10f8) /* [RW][64] Source Channel Ring Buffer 17 MI Valid */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_FRMSTADDR ,0x010a1100) /* [RW][64] Source Channel Ring Buffer 18 Frame Start Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_18_MI_VALID ,0x010a1108) /* [RW][64] Source Channel Ring Buffer 18 MI Valid */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_FRMSTADDR ,0x010a1110) /* [RW][64] Source Channel Ring Buffer 19 Frame Start Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_19_MI_VALID ,0x010a1118) /* [RW][64] Source Channel Ring Buffer 19 MI Valid */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_FRMSTADDR ,0x010a1120) /* [RW][64] Source Channel Ring Buffer 20 Frame Start Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_20_MI_VALID ,0x010a1128) /* [RW][64] Source Channel Ring Buffer 20 MI Valid */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_FRMSTADDR ,0x010a1130) /* [RW][64] Source Channel Ring Buffer 21 Frame Start Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_21_MI_VALID ,0x010a1138) /* [RW][64] Source Channel Ring Buffer 21 MI Valid */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_FRMSTADDR ,0x010a1140) /* [RW][64] Source Channel Ring Buffer 22 Frame Start Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_22_MI_VALID ,0x010a1148) /* [RW][64] Source Channel Ring Buffer 22 MI Valid */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_FRMSTADDR ,0x010a1150) /* [RW][64] Source Channel Ring Buffer 23 Frame Start Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_23_MI_VALID ,0x010a1158) /* [RW][64] Source Channel Ring Buffer 23 MI Valid */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_FRMSTADDR ,0x010a1160) /* [RW][64] Source Channel Ring Buffer 24 Frame Start Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_24_MI_VALID ,0x010a1168) /* [RW][64] Source Channel Ring Buffer 24 MI Valid */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_FRMSTADDR ,0x010a1170) /* [RW][64] Source Channel Ring Buffer 25 Frame Start Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_25_MI_VALID ,0x010a1178) /* [RW][64] Source Channel Ring Buffer 25 MI Valid */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_FRMSTADDR ,0x010a1180) /* [RW][64] Source Channel Ring Buffer 26 Frame Start Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_26_MI_VALID ,0x010a1188) /* [RW][64] Source Channel Ring Buffer 26 MI Valid */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_FRMSTADDR ,0x010a1190) /* [RW][64] Source Channel Ring Buffer 27 Frame Start Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_27_MI_VALID ,0x010a1198) /* [RW][64] Source Channel Ring Buffer 27 MI Valid */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_FRMSTADDR ,0x010a11a0) /* [RW][64] Source Channel Ring Buffer 28 Frame Start Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_28_MI_VALID ,0x010a11a8) /* [RW][64] Source Channel Ring Buffer 28 MI Valid */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_FRMSTADDR ,0x010a11b0) /* [RW][64] Source Channel Ring Buffer 29 Frame Start Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_29_MI_VALID ,0x010a11b8) /* [RW][64] Source Channel Ring Buffer 29 MI Valid */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_FRMSTADDR ,0x010a11c0) /* [RW][64] Dest Channel Ring Buffer 0 Frame Start Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_MI_VALID ,0x010a11c8) /* [RW][64] Dest Channel Ring Buffer 0 MI Valid */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_FRMSTADDR ,0x010a11d0) /* [RW][64] Dest Channel Ring Buffer 1 Frame Start Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_MI_VALID ,0x010a11d8) /* [RW][64] Dest Channel Ring Buffer 1 MI Valid */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_FRMSTADDR ,0x010a11e0) /* [RW][64] Dest Channel Ring Buffer 2 Frame Start Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_MI_VALID ,0x010a11e8) /* [RW][64] Dest Channel Ring Buffer 2 MI Valid */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_FRMSTADDR ,0x010a11f0) /* [RW][64] Dest Channel Ring Buffer 3 Frame Start Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_MI_VALID ,0x010a11f8) /* [RW][64] Dest Channel Ring Buffer 3 MI Valid */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_FRMSTADDR ,0x010a1200) /* [RW][64] Dest Channel Ring Buffer 4 Frame Start Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_MI_VALID ,0x010a1208) /* [RW][64] Dest Channel Ring Buffer 4 MI Valid */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_FRMSTADDR ,0x010a1210) /* [RW][64] Dest Channel Ring Buffer 5 Frame Start Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_MI_VALID ,0x010a1218) /* [RW][64] Dest Channel Ring Buffer 5 MI Valid */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_FRMSTADDR ,0x010a1220) /* [RW][64] Dest Channel Ring Buffer 6 Frame Start Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_6_MI_VALID ,0x010a1228) /* [RW][64] Dest Channel Ring Buffer 6 MI Valid */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_FRMSTADDR ,0x010a1230) /* [RW][64] Dest Channel Ring Buffer 7 Frame Start Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_7_MI_VALID ,0x010a1238) /* [RW][64] Dest Channel Ring Buffer 7 MI Valid */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_FRMSTADDR ,0x010a1240) /* [RW][64] Dest Channel Ring Buffer 8 Frame Start Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_8_MI_VALID ,0x010a1248) /* [RW][64] Dest Channel Ring Buffer 8 MI Valid */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_FRMSTADDR ,0x010a1250) /* [RW][64] Dest Channel Ring Buffer 9 Frame Start Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_9_MI_VALID ,0x010a1258) /* [RW][64] Dest Channel Ring Buffer 9 MI Valid */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_FRMSTADDR ,0x010a1260) /* [RW][64] Dest Channel Ring Buffer 10 Frame Start Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_10_MI_VALID ,0x010a1268) /* [RW][64] Dest Channel Ring Buffer 10 MI Valid */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_FRMSTADDR ,0x010a1270) /* [RW][64] Dest Channel Ring Buffer 11 Frame Start Address */
BCHP_REGISTER_64BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_RINGBUF_11_MI_VALID ,0x010a1278) /* [RW][64] Dest Channel Ring Buffer 11 MI Valid */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_CDB_CTX0_BASE_PTR    ,0x01500010) /* [CFG][64] CDB Buffer 0 Start Address */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_CDB_CTX0_END_PTR     ,0x01500018) /* [CFG][64] CDB Buffer 0 End Address */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_CDB_CTX0_READ_PTR    ,0x01500020) /* [RW][64] CDB Buffer 0 Read Address */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_CDB_CTX0_WRITE_PTR   ,0x01500028) /* [RW][64] CDB Buffer 0 Write Address */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_CDB_CTX0_VALID_PTR   ,0x01500030) /* [RW][64] CDB Buffer 0 Valid Address */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_ITB_CTX0_BASE_PTR    ,0x01500038) /* [CFG][64] ITB Buffer 0 Start Address */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_ITB_CTX0_END_PTR     ,0x01500040) /* [CFG][64] ITB Buffer 0 End Address */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_ITB_CTX0_READ_PTR    ,0x01500048) /* [RW][64] ITB Buffer 0 Read Address */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_ITB_CTX0_WRITE_PTR   ,0x01500050) /* [RW][64] ITB Buffer 0 Write Address */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_ITB_CTX0_VALID_PTR   ,0x01500058) /* [RW][64] ITB Buffer 0 Valid Address */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_CDB_CTX1_BASE_PTR    ,0x01500060) /* [CFG][64] CDB Buffer 1 Start Address */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_CDB_CTX1_END_PTR     ,0x01500068) /* [CFG][64] CDB Buffer 1 End Address */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_CDB_CTX1_READ_PTR    ,0x01500070) /* [RW][64] CDB Buffer 1 Read Address */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_CDB_CTX1_WRITE_PTR   ,0x01500078) /* [RW][64] CDB Buffer 1 Write Address */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_CDB_CTX1_VALID_PTR   ,0x01500080) /* [RW][64] CDB Buffer 1 Valid Address */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_ITB_CTX1_BASE_PTR    ,0x01500088) /* [CFG][64] ITB Buffer 1 Start Address */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_ITB_CTX1_END_PTR     ,0x01500090) /* [CFG][64] ITB Buffer 1 End Address */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_ITB_CTX1_READ_PTR    ,0x01500098) /* [RW][64] ITB Buffer 1 Read Address */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_ITB_CTX1_WRITE_PTR   ,0x015000a0) /* [RW][64] ITB Buffer 1 Write Address */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_ITB_CTX1_VALID_PTR   ,0x015000a8) /* [RW][64] ITB Buffer 1 Valid Address */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_CDB_CTX2_BASE_PTR    ,0x015000b0) /* [CFG][64] CDB Buffer 2 Start Address */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_CDB_CTX2_END_PTR     ,0x015000b8) /* [CFG][64] CDB Buffer 2 End Address */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_CDB_CTX2_READ_PTR    ,0x015000c0) /* [RW][64] CDB Buffer 2 Read Address */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_CDB_CTX2_WRITE_PTR   ,0x015000c8) /* [RW][64] CDB Buffer 2 Write Address */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_CDB_CTX2_VALID_PTR   ,0x015000d0) /* [RW][64] CDB Buffer 2 Valid Address */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_ITB_CTX2_BASE_PTR    ,0x015000d8) /* [CFG][64] ITB Buffer 2 Start Address */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_ITB_CTX2_END_PTR     ,0x015000e0) /* [CFG][64] ITB Buffer 2 End Address */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_ITB_CTX2_READ_PTR    ,0x015000e8) /* [RW][64] ITB Buffer 2 Read Address */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_ITB_CTX2_WRITE_PTR   ,0x015000f0) /* [RW][64] ITB Buffer 2 Write Address */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_ITB_CTX2_VALID_PTR   ,0x015000f8) /* [RW][64] ITB Buffer 2 Valid Address */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_CDB_CTX3_BASE_PTR    ,0x01500100) /* [CFG][64] CDB Buffer 3 Start Address */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_CDB_CTX3_END_PTR     ,0x01500108) /* [CFG][64] CDB Buffer 3 End Address */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_CDB_CTX3_READ_PTR    ,0x01500110) /* [RW][64] CDB Buffer 3 Read Address */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_CDB_CTX3_WRITE_PTR   ,0x01500118) /* [RW][64] CDB Buffer 3 Write Address */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_CDB_CTX3_VALID_PTR   ,0x01500120) /* [RW][64] CDB Buffer 3 Valid Address */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_ITB_CTX3_BASE_PTR    ,0x01500128) /* [CFG][64] ITB Buffer 3 Start Address */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_ITB_CTX3_END_PTR     ,0x01500130) /* [CFG][64] ITB Buffer 3 End Address */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_ITB_CTX3_READ_PTR    ,0x01500138) /* [RW][64] ITB Buffer 3 Read Address */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_ITB_CTX3_WRITE_PTR   ,0x01500140) /* [RW][64] ITB Buffer 3 Write Address */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_ITB_CTX3_VALID_PTR   ,0x01500148) /* [RW][64] ITB Buffer 3 Valid Address */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_CDB0_FULL_WATERMARK  ,0x01500160) /* [RW][64] CDB0 Fullness watermark */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_CDB0_EMPTY_WATERMARK ,0x01500168) /* [RW][64] CDB0 Emptiness watermark */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_CDB1_FULL_WATERMARK  ,0x01500170) /* [RW][64] CDB1 Fullness watermark */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_CDB1_EMPTY_WATERMARK ,0x01500178) /* [RW][64] CDB1 Emptiness watermark */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_CDB2_FULL_WATERMARK  ,0x01500180) /* [RW][64] CDB2 Fullness watermark */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_CDB2_EMPTY_WATERMARK ,0x01500188) /* [RW][64] CDB2 Emptiness watermark */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_CDB3_FULL_WATERMARK  ,0x01500190) /* [RW][64] CDB3 Fullness watermark */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_CDB3_EMPTY_WATERMARK ,0x01500198) /* [RW][64] CDB3 Emptiness watermark */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_ITB0_FULL_WATERMARK  ,0x015001a0) /* [RW][64] ITB0 Fullness watermark */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_ITB0_EMPTY_WATERMARK ,0x015001a8) /* [RW][64] ITB0 Emptiness watermark */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_ITB1_FULL_WATERMARK  ,0x015001b0) /* [RW][64] ITB1 Fullness watermark */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_ITB1_EMPTY_WATERMARK ,0x015001b8) /* [RW][64] ITB1 Emptiness watermark */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_ITB2_FULL_WATERMARK  ,0x015001c0) /* [RW][64] ITB2 Fullness watermark */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_ITB2_EMPTY_WATERMARK ,0x015001c8) /* [RW][64] ITB2 Emptiness watermark */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_ITB3_FULL_WATERMARK  ,0x015001d0) /* [RW][64] ITB3 Fullness watermark */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_ITB3_EMPTY_WATERMARK ,0x015001d8) /* [RW][64] ITB3 Emptiness watermark */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_CDB_CTX0_DEPTH       ,0x01500218) /* [RO][64] CDB Buffer 0 Fullness */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_ITB_CTX0_DEPTH       ,0x01500220) /* [RO][64] ITB Buffer 0 Fullness */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_CDB_CTX1_DEPTH       ,0x01500228) /* [RO][64] CDB Buffer 1 Fullness */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_ITB_CTX1_DEPTH       ,0x01500230) /* [RO][64] ITB Buffer 1 Fullness */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_CDB_CTX2_DEPTH       ,0x01500238) /* [RO][64] CDB Buffer 2 Fullness */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_ITB_CTX2_DEPTH       ,0x01500240) /* [RO][64] ITB Buffer 2 Fullness */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_CDB_CTX3_DEPTH       ,0x01500248) /* [RO][64] CDB Buffer 3 Fullness */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_ITB_CTX3_DEPTH       ,0x01500250) /* [RO][64] ITB Buffer 3 Fullness */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_PROB_CTX0_BASE_PTR   ,0x01500298) /* [CFG][64] PROB Buffer 0 Start Address */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_PROB_CTX0_WRITE_PTR  ,0x015002a0) /* [RO][64] PROB Buffer 0 Write Address */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_PROB_CTX0_READ_PTR   ,0x015002a8) /* [RO][64] PROB Buffer 0 Read Address */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_PROB_CTX1_BASE_PTR   ,0x015002b8) /* [CFG][64] PROB Buffer 1 Start Address */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_PROB_CTX1_WRITE_PTR  ,0x015002c0) /* [RO][64] PROB Buffer 1 Write Address */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_PROB_CTX1_READ_PTR   ,0x015002c8) /* [RO][64] PROB Buffer 1 Read Address */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_PROB_CTX2_BASE_PTR   ,0x015002d8) /* [CFG][64] PROB Buffer 2 Start Address */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_PROB_CTX2_WRITE_PTR  ,0x015002e0) /* [RO][64] PROB Buffer 2 Write Address */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_PROB_CTX2_READ_PTR   ,0x015002e8) /* [RO][64] PROB Buffer 2 Read Address */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_PROB_CTX3_BASE_PTR   ,0x015002f8) /* [CFG][64] PROB Buffer 3 Start Address */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_PROB_CTX3_WRITE_PTR  ,0x01500300) /* [RO][64] PROB Buffer 3 Write Address */
BCHP_REGISTER_64BIT(BCHP_VICE_CABAC_0_0_PROB_CTX3_READ_PTR   ,0x01500308) /* [RO][64] PROB Buffer 3 Read Address */
BCHP_REGISTER_64BIT(BCHP_VICE_CME_0_0_CUR_MSTART             ,0x01500430) /* [CFG][64] Current Picture Memory Start address in 40 bit */
BCHP_REGISTER_64BIT(BCHP_VICE_CME_0_0_REF0_MSTART            ,0x01500438) /* [CFG][64] Reference Picture 0 Memory Start address in 40 bit */
BCHP_REGISTER_64BIT(BCHP_VICE_CME_0_0_REF0_MSTART_CSC        ,0x01500440) /* [CFG][64] Reference Picture 0 CSC Memory Start address in 40 bit */
BCHP_REGISTER_64BIT(BCHP_VICE_CME_0_0_REF1_MSTART            ,0x01500448) /* [CFG][64] Reference Picture 1 Memory Start address in 40 bit */
BCHP_REGISTER_64BIT(BCHP_VICE_CME_0_0_REF1_MSTART_CSC        ,0x01500450) /* [CFG][64] Reference Picture 1 CSC Memory Start address in 40 bit */
BCHP_REGISTER_64BIT(BCHP_VICE_CME_0_0_REF2_MSTART            ,0x01500458) /* [CFG][64] Reference Picture 2 Memory Start address in 40 bit */
BCHP_REGISTER_64BIT(BCHP_VICE_CME_0_0_REF2_MSTART_CSC        ,0x01500460) /* [CFG][64] Reference Picture 2 CSC Memory Start address in 40 bit */
BCHP_REGISTER_64BIT(BCHP_VICE_CME_0_0_REF3_MSTART            ,0x01500468) /* [CFG][64] Reference Picture 3 Memory Start address in 40 bit */
BCHP_REGISTER_64BIT(BCHP_VICE_CME_0_0_REF3_MSTART_CSC        ,0x01500470) /* [CFG][64] Reference Picture 3 CSC Memory Start address in 40 bit */
BCHP_REGISTER_64BIT(BCHP_VICE_ILF_0_0_LUMA_BUF_BASE          ,0x01500810) /* [CFG][64] ILF Luma Buffer Base Address */
BCHP_REGISTER_64BIT(BCHP_VICE_ILF_0_0_CHROMA_BUF_BASE        ,0x01500818) /* [CFG][64] ILF Chroma Buffer Base Address */
BCHP_REGISTER_64BIT(BCHP_VICE_FME_0_0_CSC_REF0_BASE          ,0x01501030) /* [CFG][64] DRAM 40-bit starting address for reference picture 0 CSC data */
BCHP_REGISTER_64BIT(BCHP_VICE_FME_0_0_CSC_REF1_BASE          ,0x01501038) /* [CFG][64] DRAM 40-bit starting address for reference picture 1 CSC data */
BCHP_REGISTER_64BIT(BCHP_VICE_FME_0_0_TMVP_READ_BASE         ,0x01501040) /* [CFG][64] DRAM 40-bit starting address for reading TMVP data. */
BCHP_REGISTER_64BIT(BCHP_VICE_FME_0_0_TMVP_WRITE_BASE        ,0x01501048) /* [CFG][64] DRAM 40-bit starting address for writing TMVP data. */
BCHP_REGISTER_64BIT(BCHP_VICE_IMD_0_0_LUMA_ADDR_TOP_FRAME    ,0x01501810) /* [CFG][64] DRAM 40-bit starting address for current picture Luma data (top field or frame) */
BCHP_REGISTER_64BIT(BCHP_VICE_IMD_0_0_LUMA_ADDR_BOTTOM       ,0x01501818) /* [CFG][64] DRAM 40-bit starting address for current picture Luma data (bottom field) */
BCHP_REGISTER_64BIT(BCHP_VICE_IMD_0_0_CHROMA_ADDR            ,0x01501820) /* [CFG][64] DRAM lower 40-bit starting address for current picture Chroma data */
BCHP_REGISTER_64BIT(BCHP_VICE_MAU_0_0_LUMA_ADDR_REF_0        ,0x01501c20) /* [RW][64] Luma DRAM base address for reference frame buffer 0 */
BCHP_REGISTER_64BIT(BCHP_VICE_MAU_0_0_LUMA_ADDR_REF_1        ,0x01501c28) /* [RW][64] Luma DRAM base address for reference frame buffer 1 */
BCHP_REGISTER_64BIT(BCHP_VICE_MAU_0_0_CHROMA_ADDR_REF_0      ,0x01501c30) /* [RW][64] Chroma DRAM base address for reference frame buffer 0 */
BCHP_REGISTER_64BIT(BCHP_VICE_MAU_0_0_CHROMA_ADDR_REF_1      ,0x01501c38) /* [RW][64] Chroma DRAM base address for reference frame buffer 1 */
BCHP_REGISTER_64BIT(BCHP_VICE_VIP_0_0_LUMA_BASE              ,0x01502810) /* [CFG][64] Current Picture Luma Frame/Top/Bottom Buffer Address */
BCHP_REGISTER_64BIT(BCHP_VICE_VIP_0_0_DCMH1V_BASE            ,0x01502820) /* [CFG][64] Current Picture Horizontal Decimated Luma Frame/Top/Bottom Buffer Address */
BCHP_REGISTER_64BIT(BCHP_VICE_VIP_0_0_DCMH2V_BASE            ,0x01502830) /* [CFG][64] Current Picture Both Horizontal and Vertical Decimated Luma Frame/Top/Bottom Buffer Address */
BCHP_REGISTER_64BIT(BCHP_VICE_VIP_0_0_CHROMA_420_BASE        ,0x01502840) /* [CFG][64] Current Picture 420 Chroma Frame/Top/Bottom Buffer Address */
BCHP_REGISTER_64BIT(BCHP_VICE_VIP_0_0_SHIFT_CHROMA_BASE      ,0x01502850) /* [CFG][64] Current Picture Shifted Chroma Frame/Top/Bottom Buffer Address */
BCHP_REGISTER_64BIT(BCHP_VICE_VIP_0_0_PCC_LUMA_BASE          ,0x01502860) /* [CFG][64] Previous Picture Frame/Top/Bottom Buffer Address for PCC */
BCHP_REGISTER_64BIT(BCHP_VICE_VIP_0_0_HIST_LUMA_BASE         ,0x01502868) /* [CFG][64] Previous Picture Frame/Top/Bottom Buffer Address for Histogram */
BCHP_REGISTER_64BIT(BCHP_VICE_VIP1_0_0_LUMA_BASE             ,0x01502c10) /* [CFG][64] Current Picture Luma Frame/Top/Bottom Buffer Address */
BCHP_REGISTER_64BIT(BCHP_VICE_VIP1_0_0_DCMH1V_BASE           ,0x01502c20) /* [CFG][64] Current Picture Horizontal Decimated Luma Frame/Top/Bottom Buffer Address */
BCHP_REGISTER_64BIT(BCHP_VICE_VIP1_0_0_DCMH2V_BASE           ,0x01502c30) /* [CFG][64] Current Picture Both Horizontal and Vertical Decimated Luma Frame/Top/Bottom Buffer Address */
BCHP_REGISTER_64BIT(BCHP_VICE_VIP1_0_0_CHROMA_420_BASE       ,0x01502c40) /* [CFG][64] Current Picture 420 Chroma Frame/Top/Bottom Buffer Address */
BCHP_REGISTER_64BIT(BCHP_VICE_VIP1_0_0_SHIFT_CHROMA_BASE     ,0x01502c50) /* [CFG][64] Current Picture Shifted Chroma Frame/Top/Bottom Buffer Address */
BCHP_REGISTER_64BIT(BCHP_VICE_VIP1_0_0_PCC_LUMA_BASE         ,0x01502c60) /* [CFG][64] Previous Picture Frame/Top/Bottom Buffer Address for PCC */
BCHP_REGISTER_64BIT(BCHP_VICE_VIP1_0_0_HIST_LUMA_BASE        ,0x01502c68) /* [CFG][64] Previous Picture Frame/Top/Bottom Buffer Address for Histogram */
BCHP_REGISTER_64BIT(BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_SYS_ARC_DATA_ADDR_OFFSET ,0x01520048) /* [CFG][64] ARC Data address offset */
BCHP_REGISTER_64BIT(BCHP_VICE_ARCSS_ESS_CTRL_0_0_INIT_SYS_ARC_INSTR_ADDR_OFFSET ,0x01520050) /* [CFG][64] ARC instructions address offset */
BCHP_REGISTER_64BIT(BCHP_VICE_ARCSS_ESS_CTRL_1_0_INIT_SYS_ARC_DATA_ADDR_OFFSET ,0x01560048) /* [CFG][64] ARC Data address offset */
BCHP_REGISTER_64BIT(BCHP_VICE_ARCSS_ESS_CTRL_1_0_INIT_SYS_ARC_INSTR_ADDR_OFFSET ,0x01560050) /* [CFG][64] ARC instructions address offset */
BCHP_REGISTER_64BIT(BCHP_VICE_ARCSS_MISC_0_INIT_SYS_REG_ADDR_OFFSET ,0x01582008) /* [CFG][64] System Registers Address Space Offset */
BCHP_REGISTER_64BIT(BCHP_ASP_ICH_INST_PAR_START              ,0x01824008) /* [RW][64] ASP ICH Instruction Programmable Address Range Start Address */
BCHP_REGISTER_64BIT(BCHP_ASP_ICH_INST_PAR_END                ,0x01824010) /* [RW][64] ASP ICH Instruction Programmable Address Range End Address */
BCHP_REGISTER_64BIT(BCHP_ASP_ICH_CAP_INST_READ_ADDR          ,0x01824020) /* [RO][64] ASP ICH Capture Instruction Read Address Register (Read Only) */
BCHP_REGISTER_64BIT(BCHP_ASP_REGION_CTRL_ASP_CHECKER_ADDRESS ,0x01825018) /* [RO][64] Checker Invalid Address (LSbs) */
BCHP_REGISTER_64BIT(BCHP_ASP_REGION_CTRL_SECURITY_REGION1_START_ADDR ,0x01825030) /* [RW][64] Security region1 lower boundary address */
BCHP_REGISTER_64BIT(BCHP_ASP_REGION_CTRL_SECURITY_REGION1_END_ADDR ,0x01825038) /* [RW][64] Security region1 upper boundary address */
BCHP_REGISTER_64BIT(BCHP_ASP_REGION_CTRL_SECURITY_REGION2_START_ADDR ,0x01825040) /* [RW][64] Security region2 lower boundary address */
BCHP_REGISTER_64BIT(BCHP_ASP_REGION_CTRL_SECURITY_REGION2_END_ADDR ,0x01825048) /* [RW][64] Security region2 upper boundary address */
BCHP_REGISTER_64BIT(BCHP_ASP_REGION_CTRL_SECURITY_REGION3_START_ADDR ,0x01825050) /* [RW][64] Security region3 lower boundary address */
BCHP_REGISTER_64BIT(BCHP_ASP_REGION_CTRL_SECURITY_REGION3_END_ADDR ,0x01825058) /* [RW][64] Security region3 upper boundary address */
BCHP_REGISTER_64BIT(BCHP_ASP_REGION_CTRL_SECURITY_REGION4_START_ADDR ,0x01825060) /* [RW][64] Security region4 lower boundary address */
BCHP_REGISTER_64BIT(BCHP_ASP_REGION_CTRL_SECURITY_REGION4_END_ADDR ,0x01825068) /* [RW][64] Security region4 upper boundary address */
BCHP_REGISTER_64BIT(BCHP_ASP_REGION_CTRL_SECURITY_REGION5_START_ADDR ,0x01825070) /* [RW][64] Security region5 lower boundary address */
BCHP_REGISTER_64BIT(BCHP_ASP_REGION_CTRL_SECURITY_REGION5_END_ADDR ,0x01825078) /* [RW][64] Security region5 upper boundary address */
BCHP_REGISTER_64BIT(BCHP_ASP_REGION_CTRL_SECURITY_REGION6_START_ADDR ,0x01825080) /* [RW][64] Security region6 lower boundary address */
BCHP_REGISTER_64BIT(BCHP_ASP_REGION_CTRL_SECURITY_REGION6_END_ADDR ,0x01825088) /* [RW][64] Security region6 upper boundary address */
BCHP_REGISTER_64BIT(BCHP_ASP_REGION_CTRL_SECURITY_REGION7_START_ADDR ,0x01825090) /* [RW][64] Security region7 lower boundary address */
BCHP_REGISTER_64BIT(BCHP_ASP_REGION_CTRL_SECURITY_REGION7_END_ADDR ,0x01825098) /* [RW][64] Security region7 upper boundary address */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_XOFF_THRESHOLD       ,0x01840018) /* [RW][64] XOFF Threshold */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_XON_THRESHOLD        ,0x01840020) /* [RW][64] XON Threshold */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_00_RING_BUFFER_BASE_ADDR ,0x01840338) /* [RW][64] DRAM Base Address For AV Ring buffer 00 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_00_RING_BUFFER_END_ADDR ,0x01840340) /* [RW][64] DRAM End Address For AV Ring buffer 00 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_00_RING_BUFFER_WRITE_ADDR ,0x01840348) /* [RW][64] DRAM Write Address For AV Ring buffer 00 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_00_RING_BUFFER_VALID_ADDR ,0x01840350) /* [RW][64] DRAM Valid Address For AV Ring buffer 00 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_00_RING_BUFFER_READ_ADDR ,0x01840358) /* [RW][64] DRAM Read Address For AV Ring buffer 00 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_01_RING_BUFFER_BASE_ADDR ,0x018403a8) /* [RW][64] DRAM Base Address For AV Ring buffer 01 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_01_RING_BUFFER_END_ADDR ,0x018403b0) /* [RW][64] DRAM End Address For AV Ring buffer 01 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_01_RING_BUFFER_WRITE_ADDR ,0x018403b8) /* [RW][64] DRAM Write Address For AV Ring buffer 01 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_01_RING_BUFFER_VALID_ADDR ,0x018403c0) /* [RW][64] DRAM Valid Address For AV Ring buffer 01 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_01_RING_BUFFER_READ_ADDR ,0x018403c8) /* [RW][64] DRAM Read Address For AV Ring buffer 01 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_02_RING_BUFFER_BASE_ADDR ,0x01840418) /* [RW][64] DRAM Base Address For AV Ring buffer 02 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_02_RING_BUFFER_END_ADDR ,0x01840420) /* [RW][64] DRAM End Address For AV Ring buffer 02 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_02_RING_BUFFER_WRITE_ADDR ,0x01840428) /* [RW][64] DRAM Write Address For AV Ring buffer 02 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_02_RING_BUFFER_VALID_ADDR ,0x01840430) /* [RW][64] DRAM Valid Address For AV Ring buffer 02 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_02_RING_BUFFER_READ_ADDR ,0x01840438) /* [RW][64] DRAM Read Address For AV Ring buffer 02 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_03_RING_BUFFER_BASE_ADDR ,0x01840488) /* [RW][64] DRAM Base Address For AV Ring buffer 03 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_03_RING_BUFFER_END_ADDR ,0x01840490) /* [RW][64] DRAM End Address For AV Ring buffer 03 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_03_RING_BUFFER_WRITE_ADDR ,0x01840498) /* [RW][64] DRAM Write Address For AV Ring buffer 03 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_03_RING_BUFFER_VALID_ADDR ,0x018404a0) /* [RW][64] DRAM Valid Address For AV Ring buffer 03 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_03_RING_BUFFER_READ_ADDR ,0x018404a8) /* [RW][64] DRAM Read Address For AV Ring buffer 03 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_04_RING_BUFFER_BASE_ADDR ,0x018404f8) /* [RW][64] DRAM Base Address For AV Ring buffer 04 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_04_RING_BUFFER_END_ADDR ,0x01840500) /* [RW][64] DRAM End Address For AV Ring buffer 04 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_04_RING_BUFFER_WRITE_ADDR ,0x01840508) /* [RW][64] DRAM Write Address For AV Ring buffer 04 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_04_RING_BUFFER_VALID_ADDR ,0x01840510) /* [RW][64] DRAM Valid Address For AV Ring buffer 04 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_04_RING_BUFFER_READ_ADDR ,0x01840518) /* [RW][64] DRAM Read Address For AV Ring buffer 04 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_05_RING_BUFFER_BASE_ADDR ,0x01840568) /* [RW][64] DRAM Base Address For AV Ring buffer 05 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_05_RING_BUFFER_END_ADDR ,0x01840570) /* [RW][64] DRAM End Address For AV Ring buffer 05 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_05_RING_BUFFER_WRITE_ADDR ,0x01840578) /* [RW][64] DRAM Write Address For AV Ring buffer 05 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_05_RING_BUFFER_VALID_ADDR ,0x01840580) /* [RW][64] DRAM Valid Address For AV Ring buffer 05 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_05_RING_BUFFER_READ_ADDR ,0x01840588) /* [RW][64] DRAM Read Address For AV Ring buffer 05 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_06_RING_BUFFER_BASE_ADDR ,0x018405d8) /* [RW][64] DRAM Base Address For AV Ring buffer 06 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_06_RING_BUFFER_END_ADDR ,0x018405e0) /* [RW][64] DRAM End Address For AV Ring buffer 06 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_06_RING_BUFFER_WRITE_ADDR ,0x018405e8) /* [RW][64] DRAM Write Address For AV Ring buffer 06 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_06_RING_BUFFER_VALID_ADDR ,0x018405f0) /* [RW][64] DRAM Valid Address For AV Ring buffer 06 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_06_RING_BUFFER_READ_ADDR ,0x018405f8) /* [RW][64] DRAM Read Address For AV Ring buffer 06 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_07_RING_BUFFER_BASE_ADDR ,0x01840648) /* [RW][64] DRAM Base Address For AV Ring buffer 07 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_07_RING_BUFFER_END_ADDR ,0x01840650) /* [RW][64] DRAM End Address For AV Ring buffer 07 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_07_RING_BUFFER_WRITE_ADDR ,0x01840658) /* [RW][64] DRAM Write Address For AV Ring buffer 07 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_07_RING_BUFFER_VALID_ADDR ,0x01840660) /* [RW][64] DRAM Valid Address For AV Ring buffer 07 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_07_RING_BUFFER_READ_ADDR ,0x01840668) /* [RW][64] DRAM Read Address For AV Ring buffer 07 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_08_RING_BUFFER_BASE_ADDR ,0x018406b8) /* [RW][64] DRAM Base Address For AV Ring buffer 08 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_08_RING_BUFFER_END_ADDR ,0x018406c0) /* [RW][64] DRAM End Address For AV Ring buffer 08 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_08_RING_BUFFER_WRITE_ADDR ,0x018406c8) /* [RW][64] DRAM Write Address For AV Ring buffer 08 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_08_RING_BUFFER_VALID_ADDR ,0x018406d0) /* [RW][64] DRAM Valid Address For AV Ring buffer 08 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_08_RING_BUFFER_READ_ADDR ,0x018406d8) /* [RW][64] DRAM Read Address For AV Ring buffer 08 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_09_RING_BUFFER_BASE_ADDR ,0x01840728) /* [RW][64] DRAM Base Address For AV Ring buffer 09 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_09_RING_BUFFER_END_ADDR ,0x01840730) /* [RW][64] DRAM End Address For AV Ring buffer 09 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_09_RING_BUFFER_WRITE_ADDR ,0x01840738) /* [RW][64] DRAM Write Address For AV Ring buffer 09 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_09_RING_BUFFER_VALID_ADDR ,0x01840740) /* [RW][64] DRAM Valid Address For AV Ring buffer 09 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_09_RING_BUFFER_READ_ADDR ,0x01840748) /* [RW][64] DRAM Read Address For AV Ring buffer 09 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_10_RING_BUFFER_BASE_ADDR ,0x01840798) /* [RW][64] DRAM Base Address For AV Ring buffer 10 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_10_RING_BUFFER_END_ADDR ,0x018407a0) /* [RW][64] DRAM End Address For AV Ring buffer 10 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_10_RING_BUFFER_WRITE_ADDR ,0x018407a8) /* [RW][64] DRAM Write Address For AV Ring buffer 10 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_10_RING_BUFFER_VALID_ADDR ,0x018407b0) /* [RW][64] DRAM Valid Address For AV Ring buffer 10 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_10_RING_BUFFER_READ_ADDR ,0x018407b8) /* [RW][64] DRAM Read Address For AV Ring buffer 10 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_11_RING_BUFFER_BASE_ADDR ,0x01840808) /* [RW][64] DRAM Base Address For AV Ring buffer 11 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_11_RING_BUFFER_END_ADDR ,0x01840810) /* [RW][64] DRAM End Address For AV Ring buffer 11 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_11_RING_BUFFER_WRITE_ADDR ,0x01840818) /* [RW][64] DRAM Write Address For AV Ring buffer 11 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_11_RING_BUFFER_VALID_ADDR ,0x01840820) /* [RW][64] DRAM Valid Address For AV Ring buffer 11 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_11_RING_BUFFER_READ_ADDR ,0x01840828) /* [RW][64] DRAM Read Address For AV Ring buffer 11 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_12_RING_BUFFER_BASE_ADDR ,0x01840878) /* [RW][64] DRAM Base Address For AV Ring buffer 12 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_12_RING_BUFFER_END_ADDR ,0x01840880) /* [RW][64] DRAM End Address For AV Ring buffer 12 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_12_RING_BUFFER_WRITE_ADDR ,0x01840888) /* [RW][64] DRAM Write Address For AV Ring buffer 12 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_12_RING_BUFFER_VALID_ADDR ,0x01840890) /* [RW][64] DRAM Valid Address For AV Ring buffer 12 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_12_RING_BUFFER_READ_ADDR ,0x01840898) /* [RW][64] DRAM Read Address For AV Ring buffer 12 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_13_RING_BUFFER_BASE_ADDR ,0x018408e8) /* [RW][64] DRAM Base Address For AV Ring buffer 13 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_13_RING_BUFFER_END_ADDR ,0x018408f0) /* [RW][64] DRAM End Address For AV Ring buffer 13 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_13_RING_BUFFER_WRITE_ADDR ,0x018408f8) /* [RW][64] DRAM Write Address For AV Ring buffer 13 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_13_RING_BUFFER_VALID_ADDR ,0x01840900) /* [RW][64] DRAM Valid Address For AV Ring buffer 13 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_13_RING_BUFFER_READ_ADDR ,0x01840908) /* [RW][64] DRAM Read Address For AV Ring buffer 13 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_14_RING_BUFFER_BASE_ADDR ,0x01840958) /* [RW][64] DRAM Base Address For AV Ring buffer 14 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_14_RING_BUFFER_END_ADDR ,0x01840960) /* [RW][64] DRAM End Address For AV Ring buffer 14 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_14_RING_BUFFER_WRITE_ADDR ,0x01840968) /* [RW][64] DRAM Write Address For AV Ring buffer 14 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_14_RING_BUFFER_VALID_ADDR ,0x01840970) /* [RW][64] DRAM Valid Address For AV Ring buffer 14 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_14_RING_BUFFER_READ_ADDR ,0x01840978) /* [RW][64] DRAM Read Address For AV Ring buffer 14 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_15_RING_BUFFER_BASE_ADDR ,0x018409c8) /* [RW][64] DRAM Base Address For AV Ring buffer 15 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_15_RING_BUFFER_END_ADDR ,0x018409d0) /* [RW][64] DRAM End Address For AV Ring buffer 15 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_15_RING_BUFFER_WRITE_ADDR ,0x018409d8) /* [RW][64] DRAM Write Address For AV Ring buffer 15 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_15_RING_BUFFER_VALID_ADDR ,0x018409e0) /* [RW][64] DRAM Valid Address For AV Ring buffer 15 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_15_RING_BUFFER_READ_ADDR ,0x018409e8) /* [RW][64] DRAM Read Address For AV Ring buffer 15 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_16_RING_BUFFER_BASE_ADDR ,0x01840a38) /* [RW][64] DRAM Base Address For AV Ring buffer 16 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_16_RING_BUFFER_END_ADDR ,0x01840a40) /* [RW][64] DRAM End Address For AV Ring buffer 16 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_16_RING_BUFFER_WRITE_ADDR ,0x01840a48) /* [RW][64] DRAM Write Address For AV Ring buffer 16 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_16_RING_BUFFER_VALID_ADDR ,0x01840a50) /* [RW][64] DRAM Valid Address For AV Ring buffer 16 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_16_RING_BUFFER_READ_ADDR ,0x01840a58) /* [RW][64] DRAM Read Address For AV Ring buffer 16 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_17_RING_BUFFER_BASE_ADDR ,0x01840aa8) /* [RW][64] DRAM Base Address For AV Ring buffer 17 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_17_RING_BUFFER_END_ADDR ,0x01840ab0) /* [RW][64] DRAM End Address For AV Ring buffer 17 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_17_RING_BUFFER_WRITE_ADDR ,0x01840ab8) /* [RW][64] DRAM Write Address For AV Ring buffer 17 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_17_RING_BUFFER_VALID_ADDR ,0x01840ac0) /* [RW][64] DRAM Valid Address For AV Ring buffer 17 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_17_RING_BUFFER_READ_ADDR ,0x01840ac8) /* [RW][64] DRAM Read Address For AV Ring buffer 17 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_18_RING_BUFFER_BASE_ADDR ,0x01840b18) /* [RW][64] DRAM Base Address For AV Ring buffer 18 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_18_RING_BUFFER_END_ADDR ,0x01840b20) /* [RW][64] DRAM End Address For AV Ring buffer 18 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_18_RING_BUFFER_WRITE_ADDR ,0x01840b28) /* [RW][64] DRAM Write Address For AV Ring buffer 18 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_18_RING_BUFFER_VALID_ADDR ,0x01840b30) /* [RW][64] DRAM Valid Address For AV Ring buffer 18 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_18_RING_BUFFER_READ_ADDR ,0x01840b38) /* [RW][64] DRAM Read Address For AV Ring buffer 18 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_19_RING_BUFFER_BASE_ADDR ,0x01840b88) /* [RW][64] DRAM Base Address For AV Ring buffer 19 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_19_RING_BUFFER_END_ADDR ,0x01840b90) /* [RW][64] DRAM End Address For AV Ring buffer 19 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_19_RING_BUFFER_WRITE_ADDR ,0x01840b98) /* [RW][64] DRAM Write Address For AV Ring buffer 19 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_19_RING_BUFFER_VALID_ADDR ,0x01840ba0) /* [RW][64] DRAM Valid Address For AV Ring buffer 19 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_19_RING_BUFFER_READ_ADDR ,0x01840ba8) /* [RW][64] DRAM Read Address For AV Ring buffer 19 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_20_RING_BUFFER_BASE_ADDR ,0x01840bf8) /* [RW][64] DRAM Base Address For AV Ring buffer 20 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_20_RING_BUFFER_END_ADDR ,0x01840c00) /* [RW][64] DRAM End Address For AV Ring buffer 20 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_20_RING_BUFFER_WRITE_ADDR ,0x01840c08) /* [RW][64] DRAM Write Address For AV Ring buffer 20 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_20_RING_BUFFER_VALID_ADDR ,0x01840c10) /* [RW][64] DRAM Valid Address For AV Ring buffer 20 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_20_RING_BUFFER_READ_ADDR ,0x01840c18) /* [RW][64] DRAM Read Address For AV Ring buffer 20 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_21_RING_BUFFER_BASE_ADDR ,0x01840c68) /* [RW][64] DRAM Base Address For AV Ring buffer 21 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_21_RING_BUFFER_END_ADDR ,0x01840c70) /* [RW][64] DRAM End Address For AV Ring buffer 21 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_21_RING_BUFFER_WRITE_ADDR ,0x01840c78) /* [RW][64] DRAM Write Address For AV Ring buffer 21 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_21_RING_BUFFER_VALID_ADDR ,0x01840c80) /* [RW][64] DRAM Valid Address For AV Ring buffer 21 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_21_RING_BUFFER_READ_ADDR ,0x01840c88) /* [RW][64] DRAM Read Address For AV Ring buffer 21 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_22_RING_BUFFER_BASE_ADDR ,0x01840cd8) /* [RW][64] DRAM Base Address For AV Ring buffer 22 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_22_RING_BUFFER_END_ADDR ,0x01840ce0) /* [RW][64] DRAM End Address For AV Ring buffer 22 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_22_RING_BUFFER_WRITE_ADDR ,0x01840ce8) /* [RW][64] DRAM Write Address For AV Ring buffer 22 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_22_RING_BUFFER_VALID_ADDR ,0x01840cf0) /* [RW][64] DRAM Valid Address For AV Ring buffer 22 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_22_RING_BUFFER_READ_ADDR ,0x01840cf8) /* [RW][64] DRAM Read Address For AV Ring buffer 22 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_23_RING_BUFFER_BASE_ADDR ,0x01840d48) /* [RW][64] DRAM Base Address For AV Ring buffer 23 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_23_RING_BUFFER_END_ADDR ,0x01840d50) /* [RW][64] DRAM End Address For AV Ring buffer 23 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_23_RING_BUFFER_WRITE_ADDR ,0x01840d58) /* [RW][64] DRAM Write Address For AV Ring buffer 23 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_23_RING_BUFFER_VALID_ADDR ,0x01840d60) /* [RW][64] DRAM Valid Address For AV Ring buffer 23 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_23_RING_BUFFER_READ_ADDR ,0x01840d68) /* [RW][64] DRAM Read Address For AV Ring buffer 23 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_24_RING_BUFFER_BASE_ADDR ,0x01840db8) /* [RW][64] DRAM Base Address For AV Ring buffer 24 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_24_RING_BUFFER_END_ADDR ,0x01840dc0) /* [RW][64] DRAM End Address For AV Ring buffer 24 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_24_RING_BUFFER_WRITE_ADDR ,0x01840dc8) /* [RW][64] DRAM Write Address For AV Ring buffer 24 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_24_RING_BUFFER_VALID_ADDR ,0x01840dd0) /* [RW][64] DRAM Valid Address For AV Ring buffer 24 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_24_RING_BUFFER_READ_ADDR ,0x01840dd8) /* [RW][64] DRAM Read Address For AV Ring buffer 24 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_25_RING_BUFFER_BASE_ADDR ,0x01840e28) /* [RW][64] DRAM Base Address For AV Ring buffer 25 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_25_RING_BUFFER_END_ADDR ,0x01840e30) /* [RW][64] DRAM End Address For AV Ring buffer 25 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_25_RING_BUFFER_WRITE_ADDR ,0x01840e38) /* [RW][64] DRAM Write Address For AV Ring buffer 25 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_25_RING_BUFFER_VALID_ADDR ,0x01840e40) /* [RW][64] DRAM Valid Address For AV Ring buffer 25 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_25_RING_BUFFER_READ_ADDR ,0x01840e48) /* [RW][64] DRAM Read Address For AV Ring buffer 25 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_26_RING_BUFFER_BASE_ADDR ,0x01840e98) /* [RW][64] DRAM Base Address For AV Ring buffer 26 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_26_RING_BUFFER_END_ADDR ,0x01840ea0) /* [RW][64] DRAM End Address For AV Ring buffer 26 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_26_RING_BUFFER_WRITE_ADDR ,0x01840ea8) /* [RW][64] DRAM Write Address For AV Ring buffer 26 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_26_RING_BUFFER_VALID_ADDR ,0x01840eb0) /* [RW][64] DRAM Valid Address For AV Ring buffer 26 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_26_RING_BUFFER_READ_ADDR ,0x01840eb8) /* [RW][64] DRAM Read Address For AV Ring buffer 26 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_27_RING_BUFFER_BASE_ADDR ,0x01840f08) /* [RW][64] DRAM Base Address For AV Ring buffer 27 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_27_RING_BUFFER_END_ADDR ,0x01840f10) /* [RW][64] DRAM End Address For AV Ring buffer 27 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_27_RING_BUFFER_WRITE_ADDR ,0x01840f18) /* [RW][64] DRAM Write Address For AV Ring buffer 27 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_27_RING_BUFFER_VALID_ADDR ,0x01840f20) /* [RW][64] DRAM Valid Address For AV Ring buffer 27 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_27_RING_BUFFER_READ_ADDR ,0x01840f28) /* [RW][64] DRAM Read Address For AV Ring buffer 27 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_28_RING_BUFFER_BASE_ADDR ,0x01840f78) /* [RW][64] DRAM Base Address For AV Ring buffer 28 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_28_RING_BUFFER_END_ADDR ,0x01840f80) /* [RW][64] DRAM End Address For AV Ring buffer 28 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_28_RING_BUFFER_WRITE_ADDR ,0x01840f88) /* [RW][64] DRAM Write Address For AV Ring buffer 28 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_28_RING_BUFFER_VALID_ADDR ,0x01840f90) /* [RW][64] DRAM Valid Address For AV Ring buffer 28 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_28_RING_BUFFER_READ_ADDR ,0x01840f98) /* [RW][64] DRAM Read Address For AV Ring buffer 28 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_29_RING_BUFFER_BASE_ADDR ,0x01840fe8) /* [RW][64] DRAM Base Address For AV Ring buffer 29 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_29_RING_BUFFER_END_ADDR ,0x01840ff0) /* [RW][64] DRAM End Address For AV Ring buffer 29 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_29_RING_BUFFER_WRITE_ADDR ,0x01840ff8) /* [RW][64] DRAM Write Address For AV Ring buffer 29 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_29_RING_BUFFER_VALID_ADDR ,0x01841000) /* [RW][64] DRAM Valid Address For AV Ring buffer 29 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_29_RING_BUFFER_READ_ADDR ,0x01841008) /* [RW][64] DRAM Read Address For AV Ring buffer 29 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_30_RING_BUFFER_BASE_ADDR ,0x01841058) /* [RW][64] DRAM Base Address For AV Ring buffer 30 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_30_RING_BUFFER_END_ADDR ,0x01841060) /* [RW][64] DRAM End Address For AV Ring buffer 30 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_30_RING_BUFFER_WRITE_ADDR ,0x01841068) /* [RW][64] DRAM Write Address For AV Ring buffer 30 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_30_RING_BUFFER_VALID_ADDR ,0x01841070) /* [RW][64] DRAM Valid Address For AV Ring buffer 30 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_30_RING_BUFFER_READ_ADDR ,0x01841078) /* [RW][64] DRAM Read Address For AV Ring buffer 30 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_31_RING_BUFFER_BASE_ADDR ,0x018410c8) /* [RW][64] DRAM Base Address For AV Ring buffer 31 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_31_RING_BUFFER_END_ADDR ,0x018410d0) /* [RW][64] DRAM End Address For AV Ring buffer 31 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_31_RING_BUFFER_WRITE_ADDR ,0x018410d8) /* [RW][64] DRAM Write Address For AV Ring buffer 31 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_31_RING_BUFFER_VALID_ADDR ,0x018410e0) /* [RW][64] DRAM Valid Address For AV Ring buffer 31 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_CH_31_RING_BUFFER_READ_ADDR ,0x018410e8) /* [RW][64] DRAM Read Address For AV Ring buffer 31 */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_HEADER_RING_BUFFER_BASE_ADDR ,0x01841100) /* [RW][64] Header DRAM Base Address */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_HEADER_RING_BUFFER_END_ADDR ,0x01841108) /* [RW][64] Header DRAM End */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_HEADER_RING_BUFFER_WRITE_ADDR ,0x01841110) /* [RW][64] Header DRAM Write Address */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_HEADER_RING_BUFFER_VALID_ADDR ,0x01841118) /* [RW][64] Header DRAM Valid Address */
BCHP_REGISTER_64BIT(BCHP_ASP_EDPKT_CORE_HEADER_RING_BUFFER_READ_ADDR ,0x01841120) /* [RW][64] Header DRAM Read */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH00_RETX_BASE_ADDR   ,0x018440f0) /* [RW][64] Re-transmission buffer Base Address channel 00 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH00_RETX_END_ADDR    ,0x018440f8) /* [RW][64] Re-transmission buffer End Addr channel 00 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH00_RETX_WRITE_ADDR  ,0x01844100) /* [RW][64] Re-transmission buffer Write Address channel 00 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH00_RETX_VALID_ADDR  ,0x01844108) /* [RW][64] Re-transmission buffer Valid Address channel 00 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH00_RETX_READ_ADDR   ,0x01844110) /* [RW][64] Re-transmission buffer Read Address channel 00 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH01_RETX_BASE_ADDR   ,0x01844210) /* [RW][64] Re-transmission buffer Base Address channel 01 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH01_RETX_END_ADDR    ,0x01844218) /* [RW][64] Re-transmission buffer End Addr channel 01 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH01_RETX_WRITE_ADDR  ,0x01844220) /* [RW][64] Re-transmission buffer Write Address channel 01 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH01_RETX_VALID_ADDR  ,0x01844228) /* [RW][64] Re-transmission buffer Valid Address channel 01 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH01_RETX_READ_ADDR   ,0x01844230) /* [RW][64] Re-transmission buffer Read Address channel 01 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH02_RETX_BASE_ADDR   ,0x01844330) /* [RW][64] Re-transmission buffer Base Address channel 02 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH02_RETX_END_ADDR    ,0x01844338) /* [RW][64] Re-transmission buffer End Addr channel 02 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH02_RETX_WRITE_ADDR  ,0x01844340) /* [RW][64] Re-transmission buffer Write Address channel 02 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH02_RETX_VALID_ADDR  ,0x01844348) /* [RW][64] Re-transmission buffer Valid Address channel 02 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH02_RETX_READ_ADDR   ,0x01844350) /* [RW][64] Re-transmission buffer Read Address channel 02 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH03_RETX_BASE_ADDR   ,0x01844450) /* [RW][64] Re-transmission buffer Base Address channel 03 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH03_RETX_END_ADDR    ,0x01844458) /* [RW][64] Re-transmission buffer End Addr channel 03 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH03_RETX_WRITE_ADDR  ,0x01844460) /* [RW][64] Re-transmission buffer Write Address channel 03 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH03_RETX_VALID_ADDR  ,0x01844468) /* [RW][64] Re-transmission buffer Valid Address channel 03 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH03_RETX_READ_ADDR   ,0x01844470) /* [RW][64] Re-transmission buffer Read Address channel 03 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH04_RETX_BASE_ADDR   ,0x01844570) /* [RW][64] Re-transmission buffer Base Address channel 04 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH04_RETX_END_ADDR    ,0x01844578) /* [RW][64] Re-transmission buffer End Addr channel 04 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH04_RETX_WRITE_ADDR  ,0x01844580) /* [RW][64] Re-transmission buffer Write Address channel 04 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH04_RETX_VALID_ADDR  ,0x01844588) /* [RW][64] Re-transmission buffer Valid Address channel 04 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH04_RETX_READ_ADDR   ,0x01844590) /* [RW][64] Re-transmission buffer Read Address channel 04 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH05_RETX_BASE_ADDR   ,0x01844690) /* [RW][64] Re-transmission buffer Base Address channel 05 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH05_RETX_END_ADDR    ,0x01844698) /* [RW][64] Re-transmission buffer End Addr channel 05 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH05_RETX_WRITE_ADDR  ,0x018446a0) /* [RW][64] Re-transmission buffer Write Address channel 05 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH05_RETX_VALID_ADDR  ,0x018446a8) /* [RW][64] Re-transmission buffer Valid Address channel 05 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH05_RETX_READ_ADDR   ,0x018446b0) /* [RW][64] Re-transmission buffer Read Address channel 05 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH06_RETX_BASE_ADDR   ,0x018447b0) /* [RW][64] Re-transmission buffer Base Address channel 06 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH06_RETX_END_ADDR    ,0x018447b8) /* [RW][64] Re-transmission buffer End Addr channel 06 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH06_RETX_WRITE_ADDR  ,0x018447c0) /* [RW][64] Re-transmission buffer Write Address channel 06 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH06_RETX_VALID_ADDR  ,0x018447c8) /* [RW][64] Re-transmission buffer Valid Address channel 06 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH06_RETX_READ_ADDR   ,0x018447d0) /* [RW][64] Re-transmission buffer Read Address channel 06 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH07_RETX_BASE_ADDR   ,0x018448d0) /* [RW][64] Re-transmission buffer Base Address channel 07 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH07_RETX_END_ADDR    ,0x018448d8) /* [RW][64] Re-transmission buffer End Addr channel 07 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH07_RETX_WRITE_ADDR  ,0x018448e0) /* [RW][64] Re-transmission buffer Write Address channel 07 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH07_RETX_VALID_ADDR  ,0x018448e8) /* [RW][64] Re-transmission buffer Valid Address channel 07 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH07_RETX_READ_ADDR   ,0x018448f0) /* [RW][64] Re-transmission buffer Read Address channel 07 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH08_RETX_BASE_ADDR   ,0x018449f0) /* [RW][64] Re-transmission buffer Base Address channel 08 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH08_RETX_END_ADDR    ,0x018449f8) /* [RW][64] Re-transmission buffer End Addr channel 08 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH08_RETX_WRITE_ADDR  ,0x01844a00) /* [RW][64] Re-transmission buffer Write Address channel 08 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH08_RETX_VALID_ADDR  ,0x01844a08) /* [RW][64] Re-transmission buffer Valid Address channel 08 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH08_RETX_READ_ADDR   ,0x01844a10) /* [RW][64] Re-transmission buffer Read Address channel 08 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH09_RETX_BASE_ADDR   ,0x01844b10) /* [RW][64] Re-transmission buffer Base Address channel 09 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH09_RETX_END_ADDR    ,0x01844b18) /* [RW][64] Re-transmission buffer End Addr channel 09 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH09_RETX_WRITE_ADDR  ,0x01844b20) /* [RW][64] Re-transmission buffer Write Address channel 09 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH09_RETX_VALID_ADDR  ,0x01844b28) /* [RW][64] Re-transmission buffer Valid Address channel 09 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH09_RETX_READ_ADDR   ,0x01844b30) /* [RW][64] Re-transmission buffer Read Address channel 09 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH10_RETX_BASE_ADDR   ,0x01844c30) /* [RW][64] Re-transmission buffer Base Address channel 10 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH10_RETX_END_ADDR    ,0x01844c38) /* [RW][64] Re-transmission buffer End Addr channel 10 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH10_RETX_WRITE_ADDR  ,0x01844c40) /* [RW][64] Re-transmission buffer Write Address channel 10 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH10_RETX_VALID_ADDR  ,0x01844c48) /* [RW][64] Re-transmission buffer Valid Address channel 10 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH10_RETX_READ_ADDR   ,0x01844c50) /* [RW][64] Re-transmission buffer Read Address channel 10 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH11_RETX_BASE_ADDR   ,0x01844d50) /* [RW][64] Re-transmission buffer Base Address channel 11 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH11_RETX_END_ADDR    ,0x01844d58) /* [RW][64] Re-transmission buffer End Addr channel 11 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH11_RETX_WRITE_ADDR  ,0x01844d60) /* [RW][64] Re-transmission buffer Write Address channel 11 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH11_RETX_VALID_ADDR  ,0x01844d68) /* [RW][64] Re-transmission buffer Valid Address channel 11 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH11_RETX_READ_ADDR   ,0x01844d70) /* [RW][64] Re-transmission buffer Read Address channel 11 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH12_RETX_BASE_ADDR   ,0x01844e70) /* [RW][64] Re-transmission buffer Base Address channel 12 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH12_RETX_END_ADDR    ,0x01844e78) /* [RW][64] Re-transmission buffer End Addr channel 12 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH12_RETX_WRITE_ADDR  ,0x01844e80) /* [RW][64] Re-transmission buffer Write Address channel 12 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH12_RETX_VALID_ADDR  ,0x01844e88) /* [RW][64] Re-transmission buffer Valid Address channel 12 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH12_RETX_READ_ADDR   ,0x01844e90) /* [RW][64] Re-transmission buffer Read Address channel 12 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH13_RETX_BASE_ADDR   ,0x01844f90) /* [RW][64] Re-transmission buffer Base Address channel 13 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH13_RETX_END_ADDR    ,0x01844f98) /* [RW][64] Re-transmission buffer End Addr channel 13 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH13_RETX_WRITE_ADDR  ,0x01844fa0) /* [RW][64] Re-transmission buffer Write Address channel 13 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH13_RETX_VALID_ADDR  ,0x01844fa8) /* [RW][64] Re-transmission buffer Valid Address channel 13 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH13_RETX_READ_ADDR   ,0x01844fb0) /* [RW][64] Re-transmission buffer Read Address channel 13 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH14_RETX_BASE_ADDR   ,0x018450b0) /* [RW][64] Re-transmission buffer Base Address channel 14 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH14_RETX_END_ADDR    ,0x018450b8) /* [RW][64] Re-transmission buffer End Addr channel 14 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH14_RETX_WRITE_ADDR  ,0x018450c0) /* [RW][64] Re-transmission buffer Write Address channel 14 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH14_RETX_VALID_ADDR  ,0x018450c8) /* [RW][64] Re-transmission buffer Valid Address channel 14 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH14_RETX_READ_ADDR   ,0x018450d0) /* [RW][64] Re-transmission buffer Read Address channel 14 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH15_RETX_BASE_ADDR   ,0x018451d0) /* [RW][64] Re-transmission buffer Base Address channel 15 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH15_RETX_END_ADDR    ,0x018451d8) /* [RW][64] Re-transmission buffer End Addr channel 15 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH15_RETX_WRITE_ADDR  ,0x018451e0) /* [RW][64] Re-transmission buffer Write Address channel 15 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH15_RETX_VALID_ADDR  ,0x018451e8) /* [RW][64] Re-transmission buffer Valid Address channel 15 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH15_RETX_READ_ADDR   ,0x018451f0) /* [RW][64] Re-transmission buffer Read Address channel 15 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH16_RETX_BASE_ADDR   ,0x018452f0) /* [RW][64] Re-transmission buffer Base Address channel 16 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH16_RETX_END_ADDR    ,0x018452f8) /* [RW][64] Re-transmission buffer End Addr channel 16 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH16_RETX_WRITE_ADDR  ,0x01845300) /* [RW][64] Re-transmission buffer Write Address channel 16 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH16_RETX_VALID_ADDR  ,0x01845308) /* [RW][64] Re-transmission buffer Valid Address channel 16 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH16_RETX_READ_ADDR   ,0x01845310) /* [RW][64] Re-transmission buffer Read Address channel 16 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH17_RETX_BASE_ADDR   ,0x01845410) /* [RW][64] Re-transmission buffer Base Address channel 17 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH17_RETX_END_ADDR    ,0x01845418) /* [RW][64] Re-transmission buffer End Addr channel 17 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH17_RETX_WRITE_ADDR  ,0x01845420) /* [RW][64] Re-transmission buffer Write Address channel 17 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH17_RETX_VALID_ADDR  ,0x01845428) /* [RW][64] Re-transmission buffer Valid Address channel 17 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH17_RETX_READ_ADDR   ,0x01845430) /* [RW][64] Re-transmission buffer Read Address channel 17 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH18_RETX_BASE_ADDR   ,0x01845530) /* [RW][64] Re-transmission buffer Base Address channel 18 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH18_RETX_END_ADDR    ,0x01845538) /* [RW][64] Re-transmission buffer End Addr channel 18 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH18_RETX_WRITE_ADDR  ,0x01845540) /* [RW][64] Re-transmission buffer Write Address channel 18 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH18_RETX_VALID_ADDR  ,0x01845548) /* [RW][64] Re-transmission buffer Valid Address channel 18 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH18_RETX_READ_ADDR   ,0x01845550) /* [RW][64] Re-transmission buffer Read Address channel 18 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH19_RETX_BASE_ADDR   ,0x01845650) /* [RW][64] Re-transmission buffer Base Address channel 19 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH19_RETX_END_ADDR    ,0x01845658) /* [RW][64] Re-transmission buffer End Addr channel 19 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH19_RETX_WRITE_ADDR  ,0x01845660) /* [RW][64] Re-transmission buffer Write Address channel 19 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH19_RETX_VALID_ADDR  ,0x01845668) /* [RW][64] Re-transmission buffer Valid Address channel 19 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH19_RETX_READ_ADDR   ,0x01845670) /* [RW][64] Re-transmission buffer Read Address channel 19 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH20_RETX_BASE_ADDR   ,0x01845770) /* [RW][64] Re-transmission buffer Base Address channel 20 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH20_RETX_END_ADDR    ,0x01845778) /* [RW][64] Re-transmission buffer End Addr channel 20 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH20_RETX_WRITE_ADDR  ,0x01845780) /* [RW][64] Re-transmission buffer Write Address channel 20 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH20_RETX_VALID_ADDR  ,0x01845788) /* [RW][64] Re-transmission buffer Valid Address channel 20 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH20_RETX_READ_ADDR   ,0x01845790) /* [RW][64] Re-transmission buffer Read Address channel 20 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH21_RETX_BASE_ADDR   ,0x01845890) /* [RW][64] Re-transmission buffer Base Address channel 21 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH21_RETX_END_ADDR    ,0x01845898) /* [RW][64] Re-transmission buffer End Addr channel 21 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH21_RETX_WRITE_ADDR  ,0x018458a0) /* [RW][64] Re-transmission buffer Write Address channel 21 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH21_RETX_VALID_ADDR  ,0x018458a8) /* [RW][64] Re-transmission buffer Valid Address channel 21 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH21_RETX_READ_ADDR   ,0x018458b0) /* [RW][64] Re-transmission buffer Read Address channel 21 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH22_RETX_BASE_ADDR   ,0x018459b0) /* [RW][64] Re-transmission buffer Base Address channel 22 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH22_RETX_END_ADDR    ,0x018459b8) /* [RW][64] Re-transmission buffer End Addr channel 22 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH22_RETX_WRITE_ADDR  ,0x018459c0) /* [RW][64] Re-transmission buffer Write Address channel 22 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH22_RETX_VALID_ADDR  ,0x018459c8) /* [RW][64] Re-transmission buffer Valid Address channel 22 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH22_RETX_READ_ADDR   ,0x018459d0) /* [RW][64] Re-transmission buffer Read Address channel 22 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH23_RETX_BASE_ADDR   ,0x01845ad0) /* [RW][64] Re-transmission buffer Base Address channel 23 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH23_RETX_END_ADDR    ,0x01845ad8) /* [RW][64] Re-transmission buffer End Addr channel 23 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH23_RETX_WRITE_ADDR  ,0x01845ae0) /* [RW][64] Re-transmission buffer Write Address channel 23 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH23_RETX_VALID_ADDR  ,0x01845ae8) /* [RW][64] Re-transmission buffer Valid Address channel 23 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH23_RETX_READ_ADDR   ,0x01845af0) /* [RW][64] Re-transmission buffer Read Address channel 23 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH24_RETX_BASE_ADDR   ,0x01845bf0) /* [RW][64] Re-transmission buffer Base Address channel 24 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH24_RETX_END_ADDR    ,0x01845bf8) /* [RW][64] Re-transmission buffer End Addr channel 24 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH24_RETX_WRITE_ADDR  ,0x01845c00) /* [RW][64] Re-transmission buffer Write Address channel 24 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH24_RETX_VALID_ADDR  ,0x01845c08) /* [RW][64] Re-transmission buffer Valid Address channel 24 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH24_RETX_READ_ADDR   ,0x01845c10) /* [RW][64] Re-transmission buffer Read Address channel 24 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH25_RETX_BASE_ADDR   ,0x01845d10) /* [RW][64] Re-transmission buffer Base Address channel 25 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH25_RETX_END_ADDR    ,0x01845d18) /* [RW][64] Re-transmission buffer End Addr channel 25 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH25_RETX_WRITE_ADDR  ,0x01845d20) /* [RW][64] Re-transmission buffer Write Address channel 25 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH25_RETX_VALID_ADDR  ,0x01845d28) /* [RW][64] Re-transmission buffer Valid Address channel 25 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH25_RETX_READ_ADDR   ,0x01845d30) /* [RW][64] Re-transmission buffer Read Address channel 25 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH26_RETX_BASE_ADDR   ,0x01845e30) /* [RW][64] Re-transmission buffer Base Address channel 26 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH26_RETX_END_ADDR    ,0x01845e38) /* [RW][64] Re-transmission buffer End Addr channel 26 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH26_RETX_WRITE_ADDR  ,0x01845e40) /* [RW][64] Re-transmission buffer Write Address channel 26 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH26_RETX_VALID_ADDR  ,0x01845e48) /* [RW][64] Re-transmission buffer Valid Address channel 26 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH26_RETX_READ_ADDR   ,0x01845e50) /* [RW][64] Re-transmission buffer Read Address channel 26 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH27_RETX_BASE_ADDR   ,0x01845f50) /* [RW][64] Re-transmission buffer Base Address channel 27 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH27_RETX_END_ADDR    ,0x01845f58) /* [RW][64] Re-transmission buffer End Addr channel 27 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH27_RETX_WRITE_ADDR  ,0x01845f60) /* [RW][64] Re-transmission buffer Write Address channel 27 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH27_RETX_VALID_ADDR  ,0x01845f68) /* [RW][64] Re-transmission buffer Valid Address channel 27 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH27_RETX_READ_ADDR   ,0x01845f70) /* [RW][64] Re-transmission buffer Read Address channel 27 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH28_RETX_BASE_ADDR   ,0x01846070) /* [RW][64] Re-transmission buffer Base Address channel 28 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH28_RETX_END_ADDR    ,0x01846078) /* [RW][64] Re-transmission buffer End Addr channel 28 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH28_RETX_WRITE_ADDR  ,0x01846080) /* [RW][64] Re-transmission buffer Write Address channel 28 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH28_RETX_VALID_ADDR  ,0x01846088) /* [RW][64] Re-transmission buffer Valid Address channel 28 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH28_RETX_READ_ADDR   ,0x01846090) /* [RW][64] Re-transmission buffer Read Address channel 28 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH29_RETX_BASE_ADDR   ,0x01846190) /* [RW][64] Re-transmission buffer Base Address channel 29 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH29_RETX_END_ADDR    ,0x01846198) /* [RW][64] Re-transmission buffer End Addr channel 29 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH29_RETX_WRITE_ADDR  ,0x018461a0) /* [RW][64] Re-transmission buffer Write Address channel 29 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH29_RETX_VALID_ADDR  ,0x018461a8) /* [RW][64] Re-transmission buffer Valid Address channel 29 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH29_RETX_READ_ADDR   ,0x018461b0) /* [RW][64] Re-transmission buffer Read Address channel 29 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH30_RETX_BASE_ADDR   ,0x018462b0) /* [RW][64] Re-transmission buffer Base Address channel 30 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH30_RETX_END_ADDR    ,0x018462b8) /* [RW][64] Re-transmission buffer End Addr channel 30 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH30_RETX_WRITE_ADDR  ,0x018462c0) /* [RW][64] Re-transmission buffer Write Address channel 30 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH30_RETX_VALID_ADDR  ,0x018462c8) /* [RW][64] Re-transmission buffer Valid Address channel 30 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH30_RETX_READ_ADDR   ,0x018462d0) /* [RW][64] Re-transmission buffer Read Address channel 30 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH31_RETX_BASE_ADDR   ,0x018463d0) /* [RW][64] Re-transmission buffer Base Address channel 31 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH31_RETX_END_ADDR    ,0x018463d8) /* [RW][64] Re-transmission buffer End Addr channel 31 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH31_RETX_WRITE_ADDR  ,0x018463e0) /* [RW][64] Re-transmission buffer Write Address channel 31 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH31_RETX_VALID_ADDR  ,0x018463e8) /* [RW][64] Re-transmission buffer Valid Address channel 31 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_CH31_RETX_READ_ADDR   ,0x018463f0) /* [RW][64] Re-transmission buffer Read Address channel 31 */
BCHP_REGISTER_64BIT(BCHP_ASP_EPKT_CORE_TX_TS_48              ,0x01846480) /* [RW][64] current Timestamp (48-bits) */
BCHP_REGISTER_64BIT(BCHP_ASP_XMEMIF_SEC_REGION1_START        ,0x0184e090) /* [RO][64] DRAM Secured Address Range1 Start */
BCHP_REGISTER_64BIT(BCHP_ASP_XMEMIF_SEC_REGION1_END          ,0x0184e098) /* [RO][64] DRAM Secured Address Range1 End */
BCHP_REGISTER_64BIT(BCHP_ASP_XMEMIF_SEC_REGION2_START        ,0x0184e0a0) /* [RO][64] DRAM Secured Address Range2 Start */
BCHP_REGISTER_64BIT(BCHP_ASP_XMEMIF_SEC_REGION2_END          ,0x0184e0a8) /* [RO][64] DRAM Secured Address Range2 End */
BCHP_REGISTER_64BIT(BCHP_ASP_XMEMIF_SEC_REGION3_START        ,0x0184e0b0) /* [RO][64] DRAM Secured Address Range3 Start */
BCHP_REGISTER_64BIT(BCHP_ASP_XMEMIF_SEC_REGION3_END          ,0x0184e0b8) /* [RO][64] DRAM Secured Address Range3 End */
BCHP_REGISTER_64BIT(BCHP_ASP_XMEMIF_SEC_REGION4_START        ,0x0184e0c0) /* [RO][64] DRAM Secured Address Range4 Start */
BCHP_REGISTER_64BIT(BCHP_ASP_XMEMIF_SEC_REGION4_END          ,0x0184e0c8) /* [RO][64] DRAM Secured Address Range4 End */
BCHP_REGISTER_64BIT(BCHP_ASP_XMEMIF_SEC_REGION5_START        ,0x0184e0d0) /* [RO][64] DRAM Secured Address Range5 Start */
BCHP_REGISTER_64BIT(BCHP_ASP_XMEMIF_SEC_REGION5_END          ,0x0184e0d8) /* [RO][64] DRAM Secured Address Range5 End */
BCHP_REGISTER_64BIT(BCHP_ASP_XMEMIF_SEC_REGION6_START        ,0x0184e0e0) /* [RO][64] DRAM Secured Address Range6 Start */
BCHP_REGISTER_64BIT(BCHP_ASP_XMEMIF_SEC_REGION6_END          ,0x0184e0e8) /* [RO][64] DRAM Secured Address Range6 End */
BCHP_REGISTER_64BIT(BCHP_ASP_XMEMIF_SEC_REGION7_START        ,0x0184e0f0) /* [RO][64] DRAM Secured Address Range7 Start */
BCHP_REGISTER_64BIT(BCHP_ASP_XMEMIF_SEC_REGION7_END          ,0x0184e0f8) /* [RO][64] DRAM Secured Address Range7 End */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH0_DMA_DESC_ADDR          ,0x01851000) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH0_DMA_CURR_DESC_ADDR     ,0x01851008) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH0_DMA_NEXT_DESC_ADDR     ,0x01851010) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH0_DMA_BUFF_BASE_ADDR     ,0x01851018) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH0_DMA_BUFF_END_ADDR      ,0x01851020) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH0_DMA_BUFF_CURR_RD_ADDR  ,0x01851028) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH0_DMA_BUFF_WR_ADDR       ,0x01851030) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH0_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x01851068) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH0_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x01851070) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH0_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x01851098) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH0_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x018510a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH0_DMA_RETRANS_BUFF_BASE_ADDR ,0x018510b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH0_DMA_RETRANS_BUFF_END_ADDR ,0x018510c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH0_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x018510c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH0_DMA_RETRANS_BUFF_WR_ADDR ,0x018510d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH0_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x018510d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH0_DCPM_DESC_ADDR         ,0x01851200) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH0_DCPM_DESC_DONE_INT_ADDR ,0x01851208) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH0_DCPM_PA1_DATA_ADDR     ,0x01851228) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH0_DCPM_PA2_DATA_ADDR     ,0x01851230) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH0_DCPM_DATA_ADDR         ,0x01851238) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH0_DCPM_CURR_DESC_ADDR    ,0x01851240) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH0_DCPM_RETRANS_DATA_ADDR ,0x01851248) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH0_DCPM_DESC_ADDR_SLOT_0  ,0x01851258) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH0_DCPM_DATA_ADDR_SLOT_0  ,0x01851260) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH0_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x01851268) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH0_DCPM_DESC_ADDR_SLOT_1  ,0x01851270) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH0_DCPM_DATA_ADDR_SLOT_1  ,0x01851278) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH0_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x01851280) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH1_DMA_DESC_ADDR          ,0x01851400) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH1_DMA_CURR_DESC_ADDR     ,0x01851408) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH1_DMA_NEXT_DESC_ADDR     ,0x01851410) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH1_DMA_BUFF_BASE_ADDR     ,0x01851418) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH1_DMA_BUFF_END_ADDR      ,0x01851420) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH1_DMA_BUFF_CURR_RD_ADDR  ,0x01851428) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH1_DMA_BUFF_WR_ADDR       ,0x01851430) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH1_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x01851468) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH1_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x01851470) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH1_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x01851498) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH1_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x018514a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH1_DMA_RETRANS_BUFF_BASE_ADDR ,0x018514b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH1_DMA_RETRANS_BUFF_END_ADDR ,0x018514c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH1_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x018514c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH1_DMA_RETRANS_BUFF_WR_ADDR ,0x018514d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH1_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x018514d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH1_DCPM_DESC_ADDR         ,0x01851600) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH1_DCPM_DESC_DONE_INT_ADDR ,0x01851608) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH1_DCPM_PA1_DATA_ADDR     ,0x01851628) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH1_DCPM_PA2_DATA_ADDR     ,0x01851630) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH1_DCPM_DATA_ADDR         ,0x01851638) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH1_DCPM_CURR_DESC_ADDR    ,0x01851640) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH1_DCPM_RETRANS_DATA_ADDR ,0x01851648) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH1_DCPM_DESC_ADDR_SLOT_0  ,0x01851658) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH1_DCPM_DATA_ADDR_SLOT_0  ,0x01851660) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH1_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x01851668) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH1_DCPM_DESC_ADDR_SLOT_1  ,0x01851670) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH1_DCPM_DATA_ADDR_SLOT_1  ,0x01851678) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH1_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x01851680) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH2_DMA_DESC_ADDR          ,0x01851800) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH2_DMA_CURR_DESC_ADDR     ,0x01851808) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH2_DMA_NEXT_DESC_ADDR     ,0x01851810) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH2_DMA_BUFF_BASE_ADDR     ,0x01851818) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH2_DMA_BUFF_END_ADDR      ,0x01851820) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH2_DMA_BUFF_CURR_RD_ADDR  ,0x01851828) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH2_DMA_BUFF_WR_ADDR       ,0x01851830) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH2_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x01851868) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH2_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x01851870) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH2_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x01851898) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH2_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x018518a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH2_DMA_RETRANS_BUFF_BASE_ADDR ,0x018518b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH2_DMA_RETRANS_BUFF_END_ADDR ,0x018518c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH2_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x018518c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH2_DMA_RETRANS_BUFF_WR_ADDR ,0x018518d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH2_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x018518d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH2_DCPM_DESC_ADDR         ,0x01851a00) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH2_DCPM_DESC_DONE_INT_ADDR ,0x01851a08) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH2_DCPM_PA1_DATA_ADDR     ,0x01851a28) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH2_DCPM_PA2_DATA_ADDR     ,0x01851a30) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH2_DCPM_DATA_ADDR         ,0x01851a38) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH2_DCPM_CURR_DESC_ADDR    ,0x01851a40) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH2_DCPM_RETRANS_DATA_ADDR ,0x01851a48) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH2_DCPM_DESC_ADDR_SLOT_0  ,0x01851a58) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH2_DCPM_DATA_ADDR_SLOT_0  ,0x01851a60) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH2_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x01851a68) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH2_DCPM_DESC_ADDR_SLOT_1  ,0x01851a70) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH2_DCPM_DATA_ADDR_SLOT_1  ,0x01851a78) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH2_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x01851a80) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH3_DMA_DESC_ADDR          ,0x01851c00) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH3_DMA_CURR_DESC_ADDR     ,0x01851c08) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH3_DMA_NEXT_DESC_ADDR     ,0x01851c10) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH3_DMA_BUFF_BASE_ADDR     ,0x01851c18) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH3_DMA_BUFF_END_ADDR      ,0x01851c20) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH3_DMA_BUFF_CURR_RD_ADDR  ,0x01851c28) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH3_DMA_BUFF_WR_ADDR       ,0x01851c30) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH3_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x01851c68) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH3_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x01851c70) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH3_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x01851c98) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH3_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x01851ca0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH3_DMA_RETRANS_BUFF_BASE_ADDR ,0x01851cb8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH3_DMA_RETRANS_BUFF_END_ADDR ,0x01851cc0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH3_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x01851cc8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH3_DMA_RETRANS_BUFF_WR_ADDR ,0x01851cd0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH3_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x01851cd8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH3_DCPM_DESC_ADDR         ,0x01851e00) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH3_DCPM_DESC_DONE_INT_ADDR ,0x01851e08) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH3_DCPM_PA1_DATA_ADDR     ,0x01851e28) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH3_DCPM_PA2_DATA_ADDR     ,0x01851e30) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH3_DCPM_DATA_ADDR         ,0x01851e38) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH3_DCPM_CURR_DESC_ADDR    ,0x01851e40) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH3_DCPM_RETRANS_DATA_ADDR ,0x01851e48) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH3_DCPM_DESC_ADDR_SLOT_0  ,0x01851e58) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH3_DCPM_DATA_ADDR_SLOT_0  ,0x01851e60) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH3_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x01851e68) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH3_DCPM_DESC_ADDR_SLOT_1  ,0x01851e70) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH3_DCPM_DATA_ADDR_SLOT_1  ,0x01851e78) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH3_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x01851e80) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH4_DMA_DESC_ADDR          ,0x01852000) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH4_DMA_CURR_DESC_ADDR     ,0x01852008) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH4_DMA_NEXT_DESC_ADDR     ,0x01852010) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH4_DMA_BUFF_BASE_ADDR     ,0x01852018) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH4_DMA_BUFF_END_ADDR      ,0x01852020) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH4_DMA_BUFF_CURR_RD_ADDR  ,0x01852028) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH4_DMA_BUFF_WR_ADDR       ,0x01852030) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH4_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x01852068) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH4_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x01852070) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH4_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x01852098) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH4_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x018520a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH4_DMA_RETRANS_BUFF_BASE_ADDR ,0x018520b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH4_DMA_RETRANS_BUFF_END_ADDR ,0x018520c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH4_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x018520c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH4_DMA_RETRANS_BUFF_WR_ADDR ,0x018520d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH4_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x018520d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH4_DCPM_DESC_ADDR         ,0x01852200) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH4_DCPM_DESC_DONE_INT_ADDR ,0x01852208) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH4_DCPM_PA1_DATA_ADDR     ,0x01852228) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH4_DCPM_PA2_DATA_ADDR     ,0x01852230) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH4_DCPM_DATA_ADDR         ,0x01852238) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH4_DCPM_CURR_DESC_ADDR    ,0x01852240) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH4_DCPM_RETRANS_DATA_ADDR ,0x01852248) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH4_DCPM_DESC_ADDR_SLOT_0  ,0x01852258) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH4_DCPM_DATA_ADDR_SLOT_0  ,0x01852260) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH4_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x01852268) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH4_DCPM_DESC_ADDR_SLOT_1  ,0x01852270) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH4_DCPM_DATA_ADDR_SLOT_1  ,0x01852278) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH4_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x01852280) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH5_DMA_DESC_ADDR          ,0x01852400) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH5_DMA_CURR_DESC_ADDR     ,0x01852408) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH5_DMA_NEXT_DESC_ADDR     ,0x01852410) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH5_DMA_BUFF_BASE_ADDR     ,0x01852418) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH5_DMA_BUFF_END_ADDR      ,0x01852420) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH5_DMA_BUFF_CURR_RD_ADDR  ,0x01852428) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH5_DMA_BUFF_WR_ADDR       ,0x01852430) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH5_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x01852468) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH5_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x01852470) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH5_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x01852498) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH5_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x018524a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH5_DMA_RETRANS_BUFF_BASE_ADDR ,0x018524b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH5_DMA_RETRANS_BUFF_END_ADDR ,0x018524c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH5_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x018524c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH5_DMA_RETRANS_BUFF_WR_ADDR ,0x018524d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH5_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x018524d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH5_DCPM_DESC_ADDR         ,0x01852600) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH5_DCPM_DESC_DONE_INT_ADDR ,0x01852608) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH5_DCPM_PA1_DATA_ADDR     ,0x01852628) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH5_DCPM_PA2_DATA_ADDR     ,0x01852630) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH5_DCPM_DATA_ADDR         ,0x01852638) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH5_DCPM_CURR_DESC_ADDR    ,0x01852640) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH5_DCPM_RETRANS_DATA_ADDR ,0x01852648) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH5_DCPM_DESC_ADDR_SLOT_0  ,0x01852658) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH5_DCPM_DATA_ADDR_SLOT_0  ,0x01852660) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH5_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x01852668) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH5_DCPM_DESC_ADDR_SLOT_1  ,0x01852670) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH5_DCPM_DATA_ADDR_SLOT_1  ,0x01852678) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH5_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x01852680) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH6_DMA_DESC_ADDR          ,0x01852800) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH6_DMA_CURR_DESC_ADDR     ,0x01852808) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH6_DMA_NEXT_DESC_ADDR     ,0x01852810) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH6_DMA_BUFF_BASE_ADDR     ,0x01852818) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH6_DMA_BUFF_END_ADDR      ,0x01852820) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH6_DMA_BUFF_CURR_RD_ADDR  ,0x01852828) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH6_DMA_BUFF_WR_ADDR       ,0x01852830) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH6_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x01852868) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH6_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x01852870) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH6_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x01852898) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH6_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x018528a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH6_DMA_RETRANS_BUFF_BASE_ADDR ,0x018528b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH6_DMA_RETRANS_BUFF_END_ADDR ,0x018528c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH6_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x018528c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH6_DMA_RETRANS_BUFF_WR_ADDR ,0x018528d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH6_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x018528d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH6_DCPM_DESC_ADDR         ,0x01852a00) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH6_DCPM_DESC_DONE_INT_ADDR ,0x01852a08) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH6_DCPM_PA1_DATA_ADDR     ,0x01852a28) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH6_DCPM_PA2_DATA_ADDR     ,0x01852a30) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH6_DCPM_DATA_ADDR         ,0x01852a38) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH6_DCPM_CURR_DESC_ADDR    ,0x01852a40) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH6_DCPM_RETRANS_DATA_ADDR ,0x01852a48) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH6_DCPM_DESC_ADDR_SLOT_0  ,0x01852a58) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH6_DCPM_DATA_ADDR_SLOT_0  ,0x01852a60) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH6_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x01852a68) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH6_DCPM_DESC_ADDR_SLOT_1  ,0x01852a70) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH6_DCPM_DATA_ADDR_SLOT_1  ,0x01852a78) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH6_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x01852a80) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH7_DMA_DESC_ADDR          ,0x01852c00) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH7_DMA_CURR_DESC_ADDR     ,0x01852c08) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH7_DMA_NEXT_DESC_ADDR     ,0x01852c10) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH7_DMA_BUFF_BASE_ADDR     ,0x01852c18) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH7_DMA_BUFF_END_ADDR      ,0x01852c20) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH7_DMA_BUFF_CURR_RD_ADDR  ,0x01852c28) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH7_DMA_BUFF_WR_ADDR       ,0x01852c30) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH7_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x01852c68) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH7_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x01852c70) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH7_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x01852c98) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH7_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x01852ca0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH7_DMA_RETRANS_BUFF_BASE_ADDR ,0x01852cb8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH7_DMA_RETRANS_BUFF_END_ADDR ,0x01852cc0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH7_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x01852cc8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH7_DMA_RETRANS_BUFF_WR_ADDR ,0x01852cd0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH7_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x01852cd8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH7_DCPM_DESC_ADDR         ,0x01852e00) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH7_DCPM_DESC_DONE_INT_ADDR ,0x01852e08) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH7_DCPM_PA1_DATA_ADDR     ,0x01852e28) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH7_DCPM_PA2_DATA_ADDR     ,0x01852e30) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH7_DCPM_DATA_ADDR         ,0x01852e38) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH7_DCPM_CURR_DESC_ADDR    ,0x01852e40) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH7_DCPM_RETRANS_DATA_ADDR ,0x01852e48) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH7_DCPM_DESC_ADDR_SLOT_0  ,0x01852e58) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH7_DCPM_DATA_ADDR_SLOT_0  ,0x01852e60) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH7_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x01852e68) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH7_DCPM_DESC_ADDR_SLOT_1  ,0x01852e70) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH7_DCPM_DATA_ADDR_SLOT_1  ,0x01852e78) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH7_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x01852e80) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH8_DMA_DESC_ADDR          ,0x01853000) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH8_DMA_CURR_DESC_ADDR     ,0x01853008) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH8_DMA_NEXT_DESC_ADDR     ,0x01853010) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH8_DMA_BUFF_BASE_ADDR     ,0x01853018) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH8_DMA_BUFF_END_ADDR      ,0x01853020) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH8_DMA_BUFF_CURR_RD_ADDR  ,0x01853028) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH8_DMA_BUFF_WR_ADDR       ,0x01853030) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH8_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x01853068) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH8_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x01853070) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH8_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x01853098) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH8_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x018530a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH8_DMA_RETRANS_BUFF_BASE_ADDR ,0x018530b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH8_DMA_RETRANS_BUFF_END_ADDR ,0x018530c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH8_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x018530c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH8_DMA_RETRANS_BUFF_WR_ADDR ,0x018530d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH8_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x018530d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH8_DCPM_DESC_ADDR         ,0x01853200) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH8_DCPM_DESC_DONE_INT_ADDR ,0x01853208) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH8_DCPM_PA1_DATA_ADDR     ,0x01853228) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH8_DCPM_PA2_DATA_ADDR     ,0x01853230) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH8_DCPM_DATA_ADDR         ,0x01853238) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH8_DCPM_CURR_DESC_ADDR    ,0x01853240) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH8_DCPM_RETRANS_DATA_ADDR ,0x01853248) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH8_DCPM_DESC_ADDR_SLOT_0  ,0x01853258) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH8_DCPM_DATA_ADDR_SLOT_0  ,0x01853260) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH8_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x01853268) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH8_DCPM_DESC_ADDR_SLOT_1  ,0x01853270) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH8_DCPM_DATA_ADDR_SLOT_1  ,0x01853278) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH8_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x01853280) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH9_DMA_DESC_ADDR          ,0x01853400) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH9_DMA_CURR_DESC_ADDR     ,0x01853408) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH9_DMA_NEXT_DESC_ADDR     ,0x01853410) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH9_DMA_BUFF_BASE_ADDR     ,0x01853418) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH9_DMA_BUFF_END_ADDR      ,0x01853420) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH9_DMA_BUFF_CURR_RD_ADDR  ,0x01853428) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH9_DMA_BUFF_WR_ADDR       ,0x01853430) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH9_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x01853468) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH9_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x01853470) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH9_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x01853498) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH9_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x018534a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH9_DMA_RETRANS_BUFF_BASE_ADDR ,0x018534b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH9_DMA_RETRANS_BUFF_END_ADDR ,0x018534c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH9_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x018534c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH9_DMA_RETRANS_BUFF_WR_ADDR ,0x018534d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH9_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x018534d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH9_DCPM_DESC_ADDR         ,0x01853600) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH9_DCPM_DESC_DONE_INT_ADDR ,0x01853608) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH9_DCPM_PA1_DATA_ADDR     ,0x01853628) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH9_DCPM_PA2_DATA_ADDR     ,0x01853630) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH9_DCPM_DATA_ADDR         ,0x01853638) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH9_DCPM_CURR_DESC_ADDR    ,0x01853640) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH9_DCPM_RETRANS_DATA_ADDR ,0x01853648) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH9_DCPM_DESC_ADDR_SLOT_0  ,0x01853658) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH9_DCPM_DATA_ADDR_SLOT_0  ,0x01853660) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH9_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x01853668) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH9_DCPM_DESC_ADDR_SLOT_1  ,0x01853670) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH9_DCPM_DATA_ADDR_SLOT_1  ,0x01853678) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH9_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x01853680) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH10_DMA_DESC_ADDR         ,0x01853800) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH10_DMA_CURR_DESC_ADDR    ,0x01853808) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH10_DMA_NEXT_DESC_ADDR    ,0x01853810) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH10_DMA_BUFF_BASE_ADDR    ,0x01853818) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH10_DMA_BUFF_END_ADDR     ,0x01853820) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH10_DMA_BUFF_CURR_RD_ADDR ,0x01853828) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH10_DMA_BUFF_WR_ADDR      ,0x01853830) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH10_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x01853868) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH10_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x01853870) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH10_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x01853898) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH10_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x018538a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH10_DMA_RETRANS_BUFF_BASE_ADDR ,0x018538b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH10_DMA_RETRANS_BUFF_END_ADDR ,0x018538c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH10_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x018538c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH10_DMA_RETRANS_BUFF_WR_ADDR ,0x018538d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH10_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x018538d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH10_DCPM_DESC_ADDR        ,0x01853a00) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH10_DCPM_DESC_DONE_INT_ADDR ,0x01853a08) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH10_DCPM_PA1_DATA_ADDR    ,0x01853a28) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH10_DCPM_PA2_DATA_ADDR    ,0x01853a30) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH10_DCPM_DATA_ADDR        ,0x01853a38) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH10_DCPM_CURR_DESC_ADDR   ,0x01853a40) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH10_DCPM_RETRANS_DATA_ADDR ,0x01853a48) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH10_DCPM_DESC_ADDR_SLOT_0 ,0x01853a58) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH10_DCPM_DATA_ADDR_SLOT_0 ,0x01853a60) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH10_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x01853a68) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH10_DCPM_DESC_ADDR_SLOT_1 ,0x01853a70) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH10_DCPM_DATA_ADDR_SLOT_1 ,0x01853a78) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH10_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x01853a80) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH11_DMA_DESC_ADDR         ,0x01853c00) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH11_DMA_CURR_DESC_ADDR    ,0x01853c08) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH11_DMA_NEXT_DESC_ADDR    ,0x01853c10) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH11_DMA_BUFF_BASE_ADDR    ,0x01853c18) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH11_DMA_BUFF_END_ADDR     ,0x01853c20) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH11_DMA_BUFF_CURR_RD_ADDR ,0x01853c28) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH11_DMA_BUFF_WR_ADDR      ,0x01853c30) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH11_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x01853c68) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH11_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x01853c70) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH11_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x01853c98) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH11_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x01853ca0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH11_DMA_RETRANS_BUFF_BASE_ADDR ,0x01853cb8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH11_DMA_RETRANS_BUFF_END_ADDR ,0x01853cc0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH11_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x01853cc8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH11_DMA_RETRANS_BUFF_WR_ADDR ,0x01853cd0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH11_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x01853cd8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH11_DCPM_DESC_ADDR        ,0x01853e00) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH11_DCPM_DESC_DONE_INT_ADDR ,0x01853e08) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH11_DCPM_PA1_DATA_ADDR    ,0x01853e28) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH11_DCPM_PA2_DATA_ADDR    ,0x01853e30) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH11_DCPM_DATA_ADDR        ,0x01853e38) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH11_DCPM_CURR_DESC_ADDR   ,0x01853e40) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH11_DCPM_RETRANS_DATA_ADDR ,0x01853e48) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH11_DCPM_DESC_ADDR_SLOT_0 ,0x01853e58) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH11_DCPM_DATA_ADDR_SLOT_0 ,0x01853e60) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH11_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x01853e68) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH11_DCPM_DESC_ADDR_SLOT_1 ,0x01853e70) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH11_DCPM_DATA_ADDR_SLOT_1 ,0x01853e78) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH11_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x01853e80) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH12_DMA_DESC_ADDR         ,0x01854000) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH12_DMA_CURR_DESC_ADDR    ,0x01854008) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH12_DMA_NEXT_DESC_ADDR    ,0x01854010) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH12_DMA_BUFF_BASE_ADDR    ,0x01854018) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH12_DMA_BUFF_END_ADDR     ,0x01854020) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH12_DMA_BUFF_CURR_RD_ADDR ,0x01854028) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH12_DMA_BUFF_WR_ADDR      ,0x01854030) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH12_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x01854068) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH12_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x01854070) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH12_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x01854098) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH12_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x018540a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH12_DMA_RETRANS_BUFF_BASE_ADDR ,0x018540b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH12_DMA_RETRANS_BUFF_END_ADDR ,0x018540c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH12_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x018540c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH12_DMA_RETRANS_BUFF_WR_ADDR ,0x018540d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH12_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x018540d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH12_DCPM_DESC_ADDR        ,0x01854200) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH12_DCPM_DESC_DONE_INT_ADDR ,0x01854208) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH12_DCPM_PA1_DATA_ADDR    ,0x01854228) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH12_DCPM_PA2_DATA_ADDR    ,0x01854230) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH12_DCPM_DATA_ADDR        ,0x01854238) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH12_DCPM_CURR_DESC_ADDR   ,0x01854240) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH12_DCPM_RETRANS_DATA_ADDR ,0x01854248) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH12_DCPM_DESC_ADDR_SLOT_0 ,0x01854258) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH12_DCPM_DATA_ADDR_SLOT_0 ,0x01854260) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH12_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x01854268) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH12_DCPM_DESC_ADDR_SLOT_1 ,0x01854270) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH12_DCPM_DATA_ADDR_SLOT_1 ,0x01854278) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH12_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x01854280) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH13_DMA_DESC_ADDR         ,0x01854400) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH13_DMA_CURR_DESC_ADDR    ,0x01854408) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH13_DMA_NEXT_DESC_ADDR    ,0x01854410) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH13_DMA_BUFF_BASE_ADDR    ,0x01854418) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH13_DMA_BUFF_END_ADDR     ,0x01854420) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH13_DMA_BUFF_CURR_RD_ADDR ,0x01854428) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH13_DMA_BUFF_WR_ADDR      ,0x01854430) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH13_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x01854468) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH13_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x01854470) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH13_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x01854498) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH13_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x018544a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH13_DMA_RETRANS_BUFF_BASE_ADDR ,0x018544b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH13_DMA_RETRANS_BUFF_END_ADDR ,0x018544c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH13_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x018544c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH13_DMA_RETRANS_BUFF_WR_ADDR ,0x018544d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH13_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x018544d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH13_DCPM_DESC_ADDR        ,0x01854600) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH13_DCPM_DESC_DONE_INT_ADDR ,0x01854608) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH13_DCPM_PA1_DATA_ADDR    ,0x01854628) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH13_DCPM_PA2_DATA_ADDR    ,0x01854630) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH13_DCPM_DATA_ADDR        ,0x01854638) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH13_DCPM_CURR_DESC_ADDR   ,0x01854640) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH13_DCPM_RETRANS_DATA_ADDR ,0x01854648) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH13_DCPM_DESC_ADDR_SLOT_0 ,0x01854658) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH13_DCPM_DATA_ADDR_SLOT_0 ,0x01854660) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH13_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x01854668) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH13_DCPM_DESC_ADDR_SLOT_1 ,0x01854670) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH13_DCPM_DATA_ADDR_SLOT_1 ,0x01854678) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH13_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x01854680) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH14_DMA_DESC_ADDR         ,0x01854800) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH14_DMA_CURR_DESC_ADDR    ,0x01854808) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH14_DMA_NEXT_DESC_ADDR    ,0x01854810) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH14_DMA_BUFF_BASE_ADDR    ,0x01854818) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH14_DMA_BUFF_END_ADDR     ,0x01854820) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH14_DMA_BUFF_CURR_RD_ADDR ,0x01854828) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH14_DMA_BUFF_WR_ADDR      ,0x01854830) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH14_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x01854868) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH14_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x01854870) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH14_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x01854898) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH14_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x018548a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH14_DMA_RETRANS_BUFF_BASE_ADDR ,0x018548b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH14_DMA_RETRANS_BUFF_END_ADDR ,0x018548c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH14_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x018548c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH14_DMA_RETRANS_BUFF_WR_ADDR ,0x018548d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH14_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x018548d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH14_DCPM_DESC_ADDR        ,0x01854a00) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH14_DCPM_DESC_DONE_INT_ADDR ,0x01854a08) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH14_DCPM_PA1_DATA_ADDR    ,0x01854a28) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH14_DCPM_PA2_DATA_ADDR    ,0x01854a30) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH14_DCPM_DATA_ADDR        ,0x01854a38) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH14_DCPM_CURR_DESC_ADDR   ,0x01854a40) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH14_DCPM_RETRANS_DATA_ADDR ,0x01854a48) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH14_DCPM_DESC_ADDR_SLOT_0 ,0x01854a58) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH14_DCPM_DATA_ADDR_SLOT_0 ,0x01854a60) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH14_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x01854a68) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH14_DCPM_DESC_ADDR_SLOT_1 ,0x01854a70) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH14_DCPM_DATA_ADDR_SLOT_1 ,0x01854a78) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH14_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x01854a80) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH15_DMA_DESC_ADDR         ,0x01854c00) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH15_DMA_CURR_DESC_ADDR    ,0x01854c08) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH15_DMA_NEXT_DESC_ADDR    ,0x01854c10) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH15_DMA_BUFF_BASE_ADDR    ,0x01854c18) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH15_DMA_BUFF_END_ADDR     ,0x01854c20) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH15_DMA_BUFF_CURR_RD_ADDR ,0x01854c28) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH15_DMA_BUFF_WR_ADDR      ,0x01854c30) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH15_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x01854c68) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH15_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x01854c70) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH15_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x01854c98) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH15_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x01854ca0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH15_DMA_RETRANS_BUFF_BASE_ADDR ,0x01854cb8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH15_DMA_RETRANS_BUFF_END_ADDR ,0x01854cc0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH15_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x01854cc8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH15_DMA_RETRANS_BUFF_WR_ADDR ,0x01854cd0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH15_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x01854cd8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH15_DCPM_DESC_ADDR        ,0x01854e00) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH15_DCPM_DESC_DONE_INT_ADDR ,0x01854e08) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH15_DCPM_PA1_DATA_ADDR    ,0x01854e28) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH15_DCPM_PA2_DATA_ADDR    ,0x01854e30) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH15_DCPM_DATA_ADDR        ,0x01854e38) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH15_DCPM_CURR_DESC_ADDR   ,0x01854e40) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH15_DCPM_RETRANS_DATA_ADDR ,0x01854e48) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH15_DCPM_DESC_ADDR_SLOT_0 ,0x01854e58) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH15_DCPM_DATA_ADDR_SLOT_0 ,0x01854e60) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH15_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x01854e68) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH15_DCPM_DESC_ADDR_SLOT_1 ,0x01854e70) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH15_DCPM_DATA_ADDR_SLOT_1 ,0x01854e78) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH15_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x01854e80) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH16_DMA_DESC_ADDR         ,0x01855000) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH16_DMA_CURR_DESC_ADDR    ,0x01855008) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH16_DMA_NEXT_DESC_ADDR    ,0x01855010) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH16_DMA_BUFF_BASE_ADDR    ,0x01855018) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH16_DMA_BUFF_END_ADDR     ,0x01855020) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH16_DMA_BUFF_CURR_RD_ADDR ,0x01855028) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH16_DMA_BUFF_WR_ADDR      ,0x01855030) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH16_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x01855068) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH16_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x01855070) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH16_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x01855098) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH16_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x018550a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH16_DMA_RETRANS_BUFF_BASE_ADDR ,0x018550b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH16_DMA_RETRANS_BUFF_END_ADDR ,0x018550c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH16_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x018550c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH16_DMA_RETRANS_BUFF_WR_ADDR ,0x018550d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH16_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x018550d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH16_DCPM_DESC_ADDR        ,0x01855200) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH16_DCPM_DESC_DONE_INT_ADDR ,0x01855208) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH16_DCPM_PA1_DATA_ADDR    ,0x01855228) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH16_DCPM_PA2_DATA_ADDR    ,0x01855230) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH16_DCPM_DATA_ADDR        ,0x01855238) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH16_DCPM_CURR_DESC_ADDR   ,0x01855240) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH16_DCPM_RETRANS_DATA_ADDR ,0x01855248) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH16_DCPM_DESC_ADDR_SLOT_0 ,0x01855258) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH16_DCPM_DATA_ADDR_SLOT_0 ,0x01855260) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH16_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x01855268) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH16_DCPM_DESC_ADDR_SLOT_1 ,0x01855270) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH16_DCPM_DATA_ADDR_SLOT_1 ,0x01855278) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH16_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x01855280) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH17_DMA_DESC_ADDR         ,0x01855400) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH17_DMA_CURR_DESC_ADDR    ,0x01855408) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH17_DMA_NEXT_DESC_ADDR    ,0x01855410) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH17_DMA_BUFF_BASE_ADDR    ,0x01855418) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH17_DMA_BUFF_END_ADDR     ,0x01855420) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH17_DMA_BUFF_CURR_RD_ADDR ,0x01855428) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH17_DMA_BUFF_WR_ADDR      ,0x01855430) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH17_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x01855468) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH17_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x01855470) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH17_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x01855498) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH17_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x018554a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH17_DMA_RETRANS_BUFF_BASE_ADDR ,0x018554b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH17_DMA_RETRANS_BUFF_END_ADDR ,0x018554c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH17_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x018554c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH17_DMA_RETRANS_BUFF_WR_ADDR ,0x018554d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH17_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x018554d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH17_DCPM_DESC_ADDR        ,0x01855600) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH17_DCPM_DESC_DONE_INT_ADDR ,0x01855608) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH17_DCPM_PA1_DATA_ADDR    ,0x01855628) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH17_DCPM_PA2_DATA_ADDR    ,0x01855630) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH17_DCPM_DATA_ADDR        ,0x01855638) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH17_DCPM_CURR_DESC_ADDR   ,0x01855640) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH17_DCPM_RETRANS_DATA_ADDR ,0x01855648) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH17_DCPM_DESC_ADDR_SLOT_0 ,0x01855658) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH17_DCPM_DATA_ADDR_SLOT_0 ,0x01855660) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH17_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x01855668) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH17_DCPM_DESC_ADDR_SLOT_1 ,0x01855670) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH17_DCPM_DATA_ADDR_SLOT_1 ,0x01855678) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH17_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x01855680) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH18_DMA_DESC_ADDR         ,0x01855800) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH18_DMA_CURR_DESC_ADDR    ,0x01855808) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH18_DMA_NEXT_DESC_ADDR    ,0x01855810) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH18_DMA_BUFF_BASE_ADDR    ,0x01855818) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH18_DMA_BUFF_END_ADDR     ,0x01855820) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH18_DMA_BUFF_CURR_RD_ADDR ,0x01855828) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH18_DMA_BUFF_WR_ADDR      ,0x01855830) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH18_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x01855868) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH18_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x01855870) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH18_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x01855898) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH18_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x018558a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH18_DMA_RETRANS_BUFF_BASE_ADDR ,0x018558b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH18_DMA_RETRANS_BUFF_END_ADDR ,0x018558c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH18_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x018558c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH18_DMA_RETRANS_BUFF_WR_ADDR ,0x018558d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH18_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x018558d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH18_DCPM_DESC_ADDR        ,0x01855a00) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH18_DCPM_DESC_DONE_INT_ADDR ,0x01855a08) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH18_DCPM_PA1_DATA_ADDR    ,0x01855a28) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH18_DCPM_PA2_DATA_ADDR    ,0x01855a30) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH18_DCPM_DATA_ADDR        ,0x01855a38) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH18_DCPM_CURR_DESC_ADDR   ,0x01855a40) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH18_DCPM_RETRANS_DATA_ADDR ,0x01855a48) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH18_DCPM_DESC_ADDR_SLOT_0 ,0x01855a58) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH18_DCPM_DATA_ADDR_SLOT_0 ,0x01855a60) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH18_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x01855a68) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH18_DCPM_DESC_ADDR_SLOT_1 ,0x01855a70) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH18_DCPM_DATA_ADDR_SLOT_1 ,0x01855a78) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH18_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x01855a80) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH19_DMA_DESC_ADDR         ,0x01855c00) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH19_DMA_CURR_DESC_ADDR    ,0x01855c08) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH19_DMA_NEXT_DESC_ADDR    ,0x01855c10) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH19_DMA_BUFF_BASE_ADDR    ,0x01855c18) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH19_DMA_BUFF_END_ADDR     ,0x01855c20) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH19_DMA_BUFF_CURR_RD_ADDR ,0x01855c28) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH19_DMA_BUFF_WR_ADDR      ,0x01855c30) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH19_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x01855c68) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH19_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x01855c70) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH19_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x01855c98) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH19_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x01855ca0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH19_DMA_RETRANS_BUFF_BASE_ADDR ,0x01855cb8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH19_DMA_RETRANS_BUFF_END_ADDR ,0x01855cc0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH19_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x01855cc8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH19_DMA_RETRANS_BUFF_WR_ADDR ,0x01855cd0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH19_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x01855cd8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH19_DCPM_DESC_ADDR        ,0x01855e00) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH19_DCPM_DESC_DONE_INT_ADDR ,0x01855e08) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH19_DCPM_PA1_DATA_ADDR    ,0x01855e28) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH19_DCPM_PA2_DATA_ADDR    ,0x01855e30) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH19_DCPM_DATA_ADDR        ,0x01855e38) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH19_DCPM_CURR_DESC_ADDR   ,0x01855e40) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH19_DCPM_RETRANS_DATA_ADDR ,0x01855e48) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH19_DCPM_DESC_ADDR_SLOT_0 ,0x01855e58) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH19_DCPM_DATA_ADDR_SLOT_0 ,0x01855e60) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH19_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x01855e68) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH19_DCPM_DESC_ADDR_SLOT_1 ,0x01855e70) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH19_DCPM_DATA_ADDR_SLOT_1 ,0x01855e78) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH19_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x01855e80) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH20_DMA_DESC_ADDR         ,0x01856000) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH20_DMA_CURR_DESC_ADDR    ,0x01856008) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH20_DMA_NEXT_DESC_ADDR    ,0x01856010) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH20_DMA_BUFF_BASE_ADDR    ,0x01856018) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH20_DMA_BUFF_END_ADDR     ,0x01856020) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH20_DMA_BUFF_CURR_RD_ADDR ,0x01856028) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH20_DMA_BUFF_WR_ADDR      ,0x01856030) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH20_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x01856068) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH20_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x01856070) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH20_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x01856098) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH20_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x018560a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH20_DMA_RETRANS_BUFF_BASE_ADDR ,0x018560b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH20_DMA_RETRANS_BUFF_END_ADDR ,0x018560c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH20_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x018560c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH20_DMA_RETRANS_BUFF_WR_ADDR ,0x018560d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH20_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x018560d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH20_DCPM_DESC_ADDR        ,0x01856200) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH20_DCPM_DESC_DONE_INT_ADDR ,0x01856208) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH20_DCPM_PA1_DATA_ADDR    ,0x01856228) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH20_DCPM_PA2_DATA_ADDR    ,0x01856230) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH20_DCPM_DATA_ADDR        ,0x01856238) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH20_DCPM_CURR_DESC_ADDR   ,0x01856240) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH20_DCPM_RETRANS_DATA_ADDR ,0x01856248) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH20_DCPM_DESC_ADDR_SLOT_0 ,0x01856258) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH20_DCPM_DATA_ADDR_SLOT_0 ,0x01856260) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH20_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x01856268) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH20_DCPM_DESC_ADDR_SLOT_1 ,0x01856270) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH20_DCPM_DATA_ADDR_SLOT_1 ,0x01856278) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH20_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x01856280) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH21_DMA_DESC_ADDR         ,0x01856400) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH21_DMA_CURR_DESC_ADDR    ,0x01856408) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH21_DMA_NEXT_DESC_ADDR    ,0x01856410) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH21_DMA_BUFF_BASE_ADDR    ,0x01856418) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH21_DMA_BUFF_END_ADDR     ,0x01856420) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH21_DMA_BUFF_CURR_RD_ADDR ,0x01856428) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH21_DMA_BUFF_WR_ADDR      ,0x01856430) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH21_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x01856468) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH21_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x01856470) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH21_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x01856498) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH21_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x018564a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH21_DMA_RETRANS_BUFF_BASE_ADDR ,0x018564b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH21_DMA_RETRANS_BUFF_END_ADDR ,0x018564c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH21_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x018564c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH21_DMA_RETRANS_BUFF_WR_ADDR ,0x018564d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH21_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x018564d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH21_DCPM_DESC_ADDR        ,0x01856600) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH21_DCPM_DESC_DONE_INT_ADDR ,0x01856608) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH21_DCPM_PA1_DATA_ADDR    ,0x01856628) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH21_DCPM_PA2_DATA_ADDR    ,0x01856630) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH21_DCPM_DATA_ADDR        ,0x01856638) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH21_DCPM_CURR_DESC_ADDR   ,0x01856640) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH21_DCPM_RETRANS_DATA_ADDR ,0x01856648) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH21_DCPM_DESC_ADDR_SLOT_0 ,0x01856658) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH21_DCPM_DATA_ADDR_SLOT_0 ,0x01856660) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH21_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x01856668) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH21_DCPM_DESC_ADDR_SLOT_1 ,0x01856670) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH21_DCPM_DATA_ADDR_SLOT_1 ,0x01856678) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH21_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x01856680) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH22_DMA_DESC_ADDR         ,0x01856800) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH22_DMA_CURR_DESC_ADDR    ,0x01856808) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH22_DMA_NEXT_DESC_ADDR    ,0x01856810) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH22_DMA_BUFF_BASE_ADDR    ,0x01856818) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH22_DMA_BUFF_END_ADDR     ,0x01856820) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH22_DMA_BUFF_CURR_RD_ADDR ,0x01856828) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH22_DMA_BUFF_WR_ADDR      ,0x01856830) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH22_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x01856868) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH22_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x01856870) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH22_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x01856898) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH22_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x018568a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH22_DMA_RETRANS_BUFF_BASE_ADDR ,0x018568b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH22_DMA_RETRANS_BUFF_END_ADDR ,0x018568c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH22_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x018568c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH22_DMA_RETRANS_BUFF_WR_ADDR ,0x018568d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH22_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x018568d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH22_DCPM_DESC_ADDR        ,0x01856a00) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH22_DCPM_DESC_DONE_INT_ADDR ,0x01856a08) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH22_DCPM_PA1_DATA_ADDR    ,0x01856a28) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH22_DCPM_PA2_DATA_ADDR    ,0x01856a30) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH22_DCPM_DATA_ADDR        ,0x01856a38) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH22_DCPM_CURR_DESC_ADDR   ,0x01856a40) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH22_DCPM_RETRANS_DATA_ADDR ,0x01856a48) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH22_DCPM_DESC_ADDR_SLOT_0 ,0x01856a58) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH22_DCPM_DATA_ADDR_SLOT_0 ,0x01856a60) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH22_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x01856a68) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH22_DCPM_DESC_ADDR_SLOT_1 ,0x01856a70) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH22_DCPM_DATA_ADDR_SLOT_1 ,0x01856a78) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH22_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x01856a80) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH23_DMA_DESC_ADDR         ,0x01856c00) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH23_DMA_CURR_DESC_ADDR    ,0x01856c08) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH23_DMA_NEXT_DESC_ADDR    ,0x01856c10) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH23_DMA_BUFF_BASE_ADDR    ,0x01856c18) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH23_DMA_BUFF_END_ADDR     ,0x01856c20) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH23_DMA_BUFF_CURR_RD_ADDR ,0x01856c28) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH23_DMA_BUFF_WR_ADDR      ,0x01856c30) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH23_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x01856c68) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH23_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x01856c70) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH23_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x01856c98) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH23_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x01856ca0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH23_DMA_RETRANS_BUFF_BASE_ADDR ,0x01856cb8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH23_DMA_RETRANS_BUFF_END_ADDR ,0x01856cc0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH23_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x01856cc8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH23_DMA_RETRANS_BUFF_WR_ADDR ,0x01856cd0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH23_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x01856cd8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH23_DCPM_DESC_ADDR        ,0x01856e00) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH23_DCPM_DESC_DONE_INT_ADDR ,0x01856e08) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH23_DCPM_PA1_DATA_ADDR    ,0x01856e28) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH23_DCPM_PA2_DATA_ADDR    ,0x01856e30) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH23_DCPM_DATA_ADDR        ,0x01856e38) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH23_DCPM_CURR_DESC_ADDR   ,0x01856e40) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH23_DCPM_RETRANS_DATA_ADDR ,0x01856e48) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH23_DCPM_DESC_ADDR_SLOT_0 ,0x01856e58) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH23_DCPM_DATA_ADDR_SLOT_0 ,0x01856e60) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH23_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x01856e68) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH23_DCPM_DESC_ADDR_SLOT_1 ,0x01856e70) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH23_DCPM_DATA_ADDR_SLOT_1 ,0x01856e78) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH23_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x01856e80) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH24_DMA_DESC_ADDR         ,0x01857000) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH24_DMA_CURR_DESC_ADDR    ,0x01857008) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH24_DMA_NEXT_DESC_ADDR    ,0x01857010) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH24_DMA_BUFF_BASE_ADDR    ,0x01857018) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH24_DMA_BUFF_END_ADDR     ,0x01857020) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH24_DMA_BUFF_CURR_RD_ADDR ,0x01857028) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH24_DMA_BUFF_WR_ADDR      ,0x01857030) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH24_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x01857068) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH24_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x01857070) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH24_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x01857098) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH24_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x018570a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH24_DMA_RETRANS_BUFF_BASE_ADDR ,0x018570b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH24_DMA_RETRANS_BUFF_END_ADDR ,0x018570c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH24_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x018570c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH24_DMA_RETRANS_BUFF_WR_ADDR ,0x018570d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH24_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x018570d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH24_DCPM_DESC_ADDR        ,0x01857200) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH24_DCPM_DESC_DONE_INT_ADDR ,0x01857208) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH24_DCPM_PA1_DATA_ADDR    ,0x01857228) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH24_DCPM_PA2_DATA_ADDR    ,0x01857230) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH24_DCPM_DATA_ADDR        ,0x01857238) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH24_DCPM_CURR_DESC_ADDR   ,0x01857240) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH24_DCPM_RETRANS_DATA_ADDR ,0x01857248) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH24_DCPM_DESC_ADDR_SLOT_0 ,0x01857258) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH24_DCPM_DATA_ADDR_SLOT_0 ,0x01857260) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH24_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x01857268) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH24_DCPM_DESC_ADDR_SLOT_1 ,0x01857270) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH24_DCPM_DATA_ADDR_SLOT_1 ,0x01857278) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH24_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x01857280) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH25_DMA_DESC_ADDR         ,0x01857400) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH25_DMA_CURR_DESC_ADDR    ,0x01857408) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH25_DMA_NEXT_DESC_ADDR    ,0x01857410) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH25_DMA_BUFF_BASE_ADDR    ,0x01857418) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH25_DMA_BUFF_END_ADDR     ,0x01857420) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH25_DMA_BUFF_CURR_RD_ADDR ,0x01857428) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH25_DMA_BUFF_WR_ADDR      ,0x01857430) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH25_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x01857468) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH25_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x01857470) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH25_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x01857498) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH25_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x018574a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH25_DMA_RETRANS_BUFF_BASE_ADDR ,0x018574b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH25_DMA_RETRANS_BUFF_END_ADDR ,0x018574c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH25_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x018574c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH25_DMA_RETRANS_BUFF_WR_ADDR ,0x018574d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH25_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x018574d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH25_DCPM_DESC_ADDR        ,0x01857600) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH25_DCPM_DESC_DONE_INT_ADDR ,0x01857608) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH25_DCPM_PA1_DATA_ADDR    ,0x01857628) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH25_DCPM_PA2_DATA_ADDR    ,0x01857630) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH25_DCPM_DATA_ADDR        ,0x01857638) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH25_DCPM_CURR_DESC_ADDR   ,0x01857640) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH25_DCPM_RETRANS_DATA_ADDR ,0x01857648) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH25_DCPM_DESC_ADDR_SLOT_0 ,0x01857658) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH25_DCPM_DATA_ADDR_SLOT_0 ,0x01857660) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH25_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x01857668) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH25_DCPM_DESC_ADDR_SLOT_1 ,0x01857670) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH25_DCPM_DATA_ADDR_SLOT_1 ,0x01857678) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH25_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x01857680) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH26_DMA_DESC_ADDR         ,0x01857800) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH26_DMA_CURR_DESC_ADDR    ,0x01857808) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH26_DMA_NEXT_DESC_ADDR    ,0x01857810) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH26_DMA_BUFF_BASE_ADDR    ,0x01857818) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH26_DMA_BUFF_END_ADDR     ,0x01857820) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH26_DMA_BUFF_CURR_RD_ADDR ,0x01857828) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH26_DMA_BUFF_WR_ADDR      ,0x01857830) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH26_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x01857868) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH26_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x01857870) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH26_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x01857898) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH26_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x018578a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH26_DMA_RETRANS_BUFF_BASE_ADDR ,0x018578b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH26_DMA_RETRANS_BUFF_END_ADDR ,0x018578c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH26_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x018578c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH26_DMA_RETRANS_BUFF_WR_ADDR ,0x018578d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH26_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x018578d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH26_DCPM_DESC_ADDR        ,0x01857a00) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH26_DCPM_DESC_DONE_INT_ADDR ,0x01857a08) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH26_DCPM_PA1_DATA_ADDR    ,0x01857a28) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH26_DCPM_PA2_DATA_ADDR    ,0x01857a30) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH26_DCPM_DATA_ADDR        ,0x01857a38) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH26_DCPM_CURR_DESC_ADDR   ,0x01857a40) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH26_DCPM_RETRANS_DATA_ADDR ,0x01857a48) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH26_DCPM_DESC_ADDR_SLOT_0 ,0x01857a58) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH26_DCPM_DATA_ADDR_SLOT_0 ,0x01857a60) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH26_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x01857a68) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH26_DCPM_DESC_ADDR_SLOT_1 ,0x01857a70) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH26_DCPM_DATA_ADDR_SLOT_1 ,0x01857a78) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH26_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x01857a80) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH27_DMA_DESC_ADDR         ,0x01857c00) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH27_DMA_CURR_DESC_ADDR    ,0x01857c08) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH27_DMA_NEXT_DESC_ADDR    ,0x01857c10) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH27_DMA_BUFF_BASE_ADDR    ,0x01857c18) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH27_DMA_BUFF_END_ADDR     ,0x01857c20) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH27_DMA_BUFF_CURR_RD_ADDR ,0x01857c28) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH27_DMA_BUFF_WR_ADDR      ,0x01857c30) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH27_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x01857c68) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH27_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x01857c70) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH27_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x01857c98) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH27_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x01857ca0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH27_DMA_RETRANS_BUFF_BASE_ADDR ,0x01857cb8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH27_DMA_RETRANS_BUFF_END_ADDR ,0x01857cc0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH27_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x01857cc8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH27_DMA_RETRANS_BUFF_WR_ADDR ,0x01857cd0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH27_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x01857cd8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH27_DCPM_DESC_ADDR        ,0x01857e00) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH27_DCPM_DESC_DONE_INT_ADDR ,0x01857e08) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH27_DCPM_PA1_DATA_ADDR    ,0x01857e28) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH27_DCPM_PA2_DATA_ADDR    ,0x01857e30) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH27_DCPM_DATA_ADDR        ,0x01857e38) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH27_DCPM_CURR_DESC_ADDR   ,0x01857e40) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH27_DCPM_RETRANS_DATA_ADDR ,0x01857e48) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH27_DCPM_DESC_ADDR_SLOT_0 ,0x01857e58) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH27_DCPM_DATA_ADDR_SLOT_0 ,0x01857e60) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH27_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x01857e68) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH27_DCPM_DESC_ADDR_SLOT_1 ,0x01857e70) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH27_DCPM_DATA_ADDR_SLOT_1 ,0x01857e78) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH27_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x01857e80) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH28_DMA_DESC_ADDR         ,0x01858000) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH28_DMA_CURR_DESC_ADDR    ,0x01858008) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH28_DMA_NEXT_DESC_ADDR    ,0x01858010) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH28_DMA_BUFF_BASE_ADDR    ,0x01858018) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH28_DMA_BUFF_END_ADDR     ,0x01858020) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH28_DMA_BUFF_CURR_RD_ADDR ,0x01858028) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH28_DMA_BUFF_WR_ADDR      ,0x01858030) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH28_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x01858068) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH28_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x01858070) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH28_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x01858098) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH28_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x018580a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH28_DMA_RETRANS_BUFF_BASE_ADDR ,0x018580b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH28_DMA_RETRANS_BUFF_END_ADDR ,0x018580c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH28_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x018580c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH28_DMA_RETRANS_BUFF_WR_ADDR ,0x018580d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH28_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x018580d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH28_DCPM_DESC_ADDR        ,0x01858200) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH28_DCPM_DESC_DONE_INT_ADDR ,0x01858208) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH28_DCPM_PA1_DATA_ADDR    ,0x01858228) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH28_DCPM_PA2_DATA_ADDR    ,0x01858230) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH28_DCPM_DATA_ADDR        ,0x01858238) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH28_DCPM_CURR_DESC_ADDR   ,0x01858240) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH28_DCPM_RETRANS_DATA_ADDR ,0x01858248) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH28_DCPM_DESC_ADDR_SLOT_0 ,0x01858258) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH28_DCPM_DATA_ADDR_SLOT_0 ,0x01858260) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH28_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x01858268) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH28_DCPM_DESC_ADDR_SLOT_1 ,0x01858270) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH28_DCPM_DATA_ADDR_SLOT_1 ,0x01858278) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH28_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x01858280) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH29_DMA_DESC_ADDR         ,0x01858400) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH29_DMA_CURR_DESC_ADDR    ,0x01858408) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH29_DMA_NEXT_DESC_ADDR    ,0x01858410) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH29_DMA_BUFF_BASE_ADDR    ,0x01858418) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH29_DMA_BUFF_END_ADDR     ,0x01858420) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH29_DMA_BUFF_CURR_RD_ADDR ,0x01858428) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH29_DMA_BUFF_WR_ADDR      ,0x01858430) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH29_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x01858468) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH29_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x01858470) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH29_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x01858498) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH29_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x018584a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH29_DMA_RETRANS_BUFF_BASE_ADDR ,0x018584b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH29_DMA_RETRANS_BUFF_END_ADDR ,0x018584c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH29_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x018584c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH29_DMA_RETRANS_BUFF_WR_ADDR ,0x018584d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH29_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x018584d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH29_DCPM_DESC_ADDR        ,0x01858600) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH29_DCPM_DESC_DONE_INT_ADDR ,0x01858608) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH29_DCPM_PA1_DATA_ADDR    ,0x01858628) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH29_DCPM_PA2_DATA_ADDR    ,0x01858630) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH29_DCPM_DATA_ADDR        ,0x01858638) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH29_DCPM_CURR_DESC_ADDR   ,0x01858640) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH29_DCPM_RETRANS_DATA_ADDR ,0x01858648) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH29_DCPM_DESC_ADDR_SLOT_0 ,0x01858658) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH29_DCPM_DATA_ADDR_SLOT_0 ,0x01858660) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH29_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x01858668) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH29_DCPM_DESC_ADDR_SLOT_1 ,0x01858670) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH29_DCPM_DATA_ADDR_SLOT_1 ,0x01858678) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH29_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x01858680) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH30_DMA_DESC_ADDR         ,0x01858800) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH30_DMA_CURR_DESC_ADDR    ,0x01858808) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH30_DMA_NEXT_DESC_ADDR    ,0x01858810) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH30_DMA_BUFF_BASE_ADDR    ,0x01858818) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH30_DMA_BUFF_END_ADDR     ,0x01858820) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH30_DMA_BUFF_CURR_RD_ADDR ,0x01858828) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH30_DMA_BUFF_WR_ADDR      ,0x01858830) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH30_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x01858868) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH30_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x01858870) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH30_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x01858898) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH30_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x018588a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH30_DMA_RETRANS_BUFF_BASE_ADDR ,0x018588b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH30_DMA_RETRANS_BUFF_END_ADDR ,0x018588c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH30_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x018588c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH30_DMA_RETRANS_BUFF_WR_ADDR ,0x018588d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH30_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x018588d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH30_DCPM_DESC_ADDR        ,0x01858a00) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH30_DCPM_DESC_DONE_INT_ADDR ,0x01858a08) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH30_DCPM_PA1_DATA_ADDR    ,0x01858a28) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH30_DCPM_PA2_DATA_ADDR    ,0x01858a30) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH30_DCPM_DATA_ADDR        ,0x01858a38) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH30_DCPM_CURR_DESC_ADDR   ,0x01858a40) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH30_DCPM_RETRANS_DATA_ADDR ,0x01858a48) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH30_DCPM_DESC_ADDR_SLOT_0 ,0x01858a58) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH30_DCPM_DATA_ADDR_SLOT_0 ,0x01858a60) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH30_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x01858a68) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH30_DCPM_DESC_ADDR_SLOT_1 ,0x01858a70) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH30_DCPM_DATA_ADDR_SLOT_1 ,0x01858a78) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH30_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x01858a80) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH31_DMA_DESC_ADDR         ,0x01858c00) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH31_DMA_CURR_DESC_ADDR    ,0x01858c08) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH31_DMA_NEXT_DESC_ADDR    ,0x01858c10) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH31_DMA_BUFF_BASE_ADDR    ,0x01858c18) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH31_DMA_BUFF_END_ADDR     ,0x01858c20) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH31_DMA_BUFF_CURR_RD_ADDR ,0x01858c28) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH31_DMA_BUFF_WR_ADDR      ,0x01858c30) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH31_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x01858c68) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH31_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x01858c70) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH31_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x01858c98) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH31_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x01858ca0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH31_DMA_RETRANS_BUFF_BASE_ADDR ,0x01858cb8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH31_DMA_RETRANS_BUFF_END_ADDR ,0x01858cc0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH31_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x01858cc8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH31_DMA_RETRANS_BUFF_WR_ADDR ,0x01858cd0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH31_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x01858cd8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH31_DCPM_DESC_ADDR        ,0x01858e00) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH31_DCPM_DESC_DONE_INT_ADDR ,0x01858e08) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH31_DCPM_PA1_DATA_ADDR    ,0x01858e28) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH31_DCPM_PA2_DATA_ADDR    ,0x01858e30) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH31_DCPM_DATA_ADDR        ,0x01858e38) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH31_DCPM_CURR_DESC_ADDR   ,0x01858e40) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH31_DCPM_RETRANS_DATA_ADDR ,0x01858e48) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH31_DCPM_DESC_ADDR_SLOT_0 ,0x01858e58) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH31_DCPM_DATA_ADDR_SLOT_0 ,0x01858e60) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH31_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x01858e68) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH31_DCPM_DESC_ADDR_SLOT_1 ,0x01858e70) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH31_DCPM_DATA_ADDR_SLOT_1 ,0x01858e78) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_MCPB_CH31_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x01858e80) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_ASP_ARCSS_CTRL_XL_SYNC_LOCAL_RBUS   ,0x018f0008) /* [CFG][64] 64-bit Scratch Register to sync RBUS with ARCSS FW */
BCHP_REGISTER_64BIT(BCHP_ASP_ARCSS_CTRL_INIT_SYS_ARCSCB_OFFSET_DRAM_ADDR ,0x018f0340) /* [CFG][64] ARCSCB DRAM Offset Address for instruction */
BCHP_REGISTER_64BIT(BCHP_ASP_ARCSS_SAGE_MSG_XL_FW_TO_SAGE_BASE_ADDR ,0x018f9000) /* [CFG][64] something */
BCHP_REGISTER_64BIT(BCHP_ASP_ARCSS_SAGE_MSG_XL_FW_TO_SAGE_END_ADDR ,0x018f9008) /* [CFG][64] something */
BCHP_REGISTER_64BIT(BCHP_ASP_ARCSS_SAGE_MSG_XL_FW_TO_SAGE_READ_ADDR ,0x018f9010) /* [CFG][64] something */
BCHP_REGISTER_64BIT(BCHP_ASP_ARCSS_SAGE_MSG_XL_FW_TO_SAGE_WRITE_ADDR ,0x018f9018) /* [CFG][64] something */
BCHP_REGISTER_64BIT(BCHP_ASP_ARCSS_SAGE_MSG_XL_SAGE_TO_FW_BASE_ADDR ,0x018f9020) /* [CFG][64] something */
BCHP_REGISTER_64BIT(BCHP_ASP_ARCSS_SAGE_MSG_XL_SAGE_TO_FW_END_ADDR ,0x018f9028) /* [CFG][64] something */
BCHP_REGISTER_64BIT(BCHP_ASP_ARCSS_SAGE_MSG_XL_SAGE_TO_FW_READ_ADDR ,0x018f9030) /* [CFG][64] something */
BCHP_REGISTER_64BIT(BCHP_ASP_ARCSS_SAGE_MSG_XL_SAGE_TO_FW_WRITE_ADDR ,0x018f9038) /* [CFG][64] something */
BCHP_REGISTER_64BIT(BCHP_ASP_ARCSS_SAGE_MSG_XL_DO_NOT_TOUCH_RESERVED ,0x018f93f8) /* [CFG][64] something */
BCHP_REGISTER_64BIT(BCHP_ASP_ARCSS_HOST_MSG_XL_FW_TO_HOST_BASE_ADDR ,0x018fd000) /* [CFG][64] something */
BCHP_REGISTER_64BIT(BCHP_ASP_ARCSS_HOST_MSG_XL_FW_TO_HOST_END_ADDR ,0x018fd008) /* [CFG][64] something */
BCHP_REGISTER_64BIT(BCHP_ASP_ARCSS_HOST_MSG_XL_FW_TO_HOST_READ_ADDR ,0x018fd010) /* [CFG][64] something */
BCHP_REGISTER_64BIT(BCHP_ASP_ARCSS_HOST_MSG_XL_FW_TO_HOST_WRITE_ADDR ,0x018fd018) /* [CFG][64] something */
BCHP_REGISTER_64BIT(BCHP_ASP_ARCSS_HOST_MSG_XL_HOST_TO_FW_BASE_ADDR ,0x018fd020) /* [CFG][64] something */
BCHP_REGISTER_64BIT(BCHP_ASP_ARCSS_HOST_MSG_XL_HOST_TO_FW_END_ADDR ,0x018fd028) /* [CFG][64] something */
BCHP_REGISTER_64BIT(BCHP_ASP_ARCSS_HOST_MSG_XL_HOST_TO_FW_READ_ADDR ,0x018fd030) /* [CFG][64] something */
BCHP_REGISTER_64BIT(BCHP_ASP_ARCSS_HOST_MSG_XL_HOST_TO_FW_WRITE_ADDR ,0x018fd038) /* [CFG][64] something */
BCHP_REGISTER_64BIT(BCHP_ASP_ARCSS_HOST_MSG_XL_FW_TO_RA_BASE_ADDR ,0x018fd040) /* [CFG][64] something */
BCHP_REGISTER_64BIT(BCHP_ASP_ARCSS_HOST_MSG_XL_FW_TO_RA_END_ADDR ,0x018fd048) /* [CFG][64] something */
BCHP_REGISTER_64BIT(BCHP_ASP_ARCSS_HOST_MSG_XL_FW_TO_RA_READ_ADDR ,0x018fd050) /* [CFG][64] something */
BCHP_REGISTER_64BIT(BCHP_ASP_ARCSS_HOST_MSG_XL_FW_TO_RA_WRITE_ADDR ,0x018fd058) /* [CFG][64] something */
BCHP_REGISTER_64BIT(BCHP_ASP_ARCSS_HOST_MSG_XL_RA_TO_FW_BASE_ADDR ,0x018fd060) /* [CFG][64] something */
BCHP_REGISTER_64BIT(BCHP_ASP_ARCSS_HOST_MSG_XL_RA_TO_FW_END_ADDR ,0x018fd068) /* [CFG][64] something */
BCHP_REGISTER_64BIT(BCHP_ASP_ARCSS_HOST_MSG_XL_RA_TO_FW_READ_ADDR ,0x018fd070) /* [CFG][64] something */
BCHP_REGISTER_64BIT(BCHP_ASP_ARCSS_HOST_MSG_XL_RA_TO_FW_WRITE_ADDR ,0x018fd078) /* [CFG][64] something */
BCHP_REGISTER_64BIT(BCHP_ASP_ARCSS_HOST_MSG_XL_DO_NOT_TOUCH_RESERVED ,0x018fd3f8) /* [CFG][64] something */
BCHP_REGISTER_64BIT(BCHP_MEMC_GEN_0_MSA_CMD_ADDR             ,0x019006d0) /* [CFG][64] MSA Address Register */
BCHP_REGISTER_64BIT(BCHP_MEMC_GEN_1_MSA_CMD_ADDR             ,0x01b006d0) /* [CFG][64] MSA Address Register */
BCHP_REGISTER_64BIT(BCHP_XPT_DPCR0_SEND_BASE_EXT             ,0x02202030) /* [RW][64] Data Transport PCR Send Base and Extension Register */
BCHP_REGISTER_64BIT(BCHP_XPT_DPCR0_STC                       ,0x02202048) /* [RO][64] Data Transport PCR STC Register */
BCHP_REGISTER_64BIT(BCHP_XPT_DPCR0_LAST_PCR                  ,0x02202060) /* [RO][64] Data Transport PCR Last PCR Register */
BCHP_REGISTER_64BIT(BCHP_XPT_DPCR0_SOFT_PCR_BASE_EXT         ,0x02202098) /* [RW][64] Data Transport Soft PCR Base + Extension Register */
BCHP_REGISTER_64BIT(BCHP_XPT_DPCR1_SEND_BASE_EXT             ,0x02202130) /* [RW][64] Data Transport PCR Send Base and Extension Register */
BCHP_REGISTER_64BIT(BCHP_XPT_DPCR1_STC                       ,0x02202148) /* [RO][64] Data Transport PCR STC Register */
BCHP_REGISTER_64BIT(BCHP_XPT_DPCR1_LAST_PCR                  ,0x02202160) /* [RO][64] Data Transport PCR Last PCR Register */
BCHP_REGISTER_64BIT(BCHP_XPT_DPCR1_SOFT_PCR_BASE_EXT         ,0x02202198) /* [RW][64] Data Transport Soft PCR Base + Extension Register */
BCHP_REGISTER_64BIT(BCHP_XPT_DPCR2_SEND_BASE_EXT             ,0x02202230) /* [RW][64] Data Transport PCR Send Base and Extension Register */
BCHP_REGISTER_64BIT(BCHP_XPT_DPCR2_STC                       ,0x02202248) /* [RO][64] Data Transport PCR STC Register */
BCHP_REGISTER_64BIT(BCHP_XPT_DPCR2_LAST_PCR                  ,0x02202260) /* [RO][64] Data Transport PCR Last PCR Register */
BCHP_REGISTER_64BIT(BCHP_XPT_DPCR2_SOFT_PCR_BASE_EXT         ,0x02202298) /* [RW][64] Data Transport Soft PCR Base + Extension Register */
BCHP_REGISTER_64BIT(BCHP_XPT_DPCR3_SEND_BASE_EXT             ,0x02202330) /* [RW][64] Data Transport PCR Send Base and Extension Register */
BCHP_REGISTER_64BIT(BCHP_XPT_DPCR3_STC                       ,0x02202348) /* [RO][64] Data Transport PCR STC Register */
BCHP_REGISTER_64BIT(BCHP_XPT_DPCR3_LAST_PCR                  ,0x02202360) /* [RO][64] Data Transport PCR Last PCR Register */
BCHP_REGISTER_64BIT(BCHP_XPT_DPCR3_SOFT_PCR_BASE_EXT         ,0x02202398) /* [RW][64] Data Transport Soft PCR Base + Extension Register */
BCHP_REGISTER_64BIT(BCHP_XPT_DPCR4_SEND_BASE_EXT             ,0x02202430) /* [RW][64] Data Transport PCR Send Base and Extension Register */
BCHP_REGISTER_64BIT(BCHP_XPT_DPCR4_STC                       ,0x02202448) /* [RO][64] Data Transport PCR STC Register */
BCHP_REGISTER_64BIT(BCHP_XPT_DPCR4_LAST_PCR                  ,0x02202460) /* [RO][64] Data Transport PCR Last PCR Register */
BCHP_REGISTER_64BIT(BCHP_XPT_DPCR4_SOFT_PCR_BASE_EXT         ,0x02202498) /* [RW][64] Data Transport Soft PCR Base + Extension Register */
BCHP_REGISTER_64BIT(BCHP_XPT_DPCR5_SEND_BASE_EXT             ,0x02202530) /* [RW][64] Data Transport PCR Send Base and Extension Register */
BCHP_REGISTER_64BIT(BCHP_XPT_DPCR5_STC                       ,0x02202548) /* [RO][64] Data Transport PCR STC Register */
BCHP_REGISTER_64BIT(BCHP_XPT_DPCR5_LAST_PCR                  ,0x02202560) /* [RO][64] Data Transport PCR Last PCR Register */
BCHP_REGISTER_64BIT(BCHP_XPT_DPCR5_SOFT_PCR_BASE_EXT         ,0x02202598) /* [RW][64] Data Transport Soft PCR Base + Extension Register */
BCHP_REGISTER_64BIT(BCHP_XPT_DPCR6_SEND_BASE_EXT             ,0x02202630) /* [RW][64] Data Transport PCR Send Base and Extension Register */
BCHP_REGISTER_64BIT(BCHP_XPT_DPCR6_STC                       ,0x02202648) /* [RO][64] Data Transport PCR STC Register */
BCHP_REGISTER_64BIT(BCHP_XPT_DPCR6_LAST_PCR                  ,0x02202660) /* [RO][64] Data Transport PCR Last PCR Register */
BCHP_REGISTER_64BIT(BCHP_XPT_DPCR6_SOFT_PCR_BASE_EXT         ,0x02202698) /* [RW][64] Data Transport Soft PCR Base + Extension Register */
BCHP_REGISTER_64BIT(BCHP_XPT_DPCR7_SEND_BASE_EXT             ,0x02202730) /* [RW][64] Data Transport PCR Send Base and Extension Register */
BCHP_REGISTER_64BIT(BCHP_XPT_DPCR7_STC                       ,0x02202748) /* [RO][64] Data Transport PCR STC Register */
BCHP_REGISTER_64BIT(BCHP_XPT_DPCR7_LAST_PCR                  ,0x02202760) /* [RO][64] Data Transport PCR Last PCR Register */
BCHP_REGISTER_64BIT(BCHP_XPT_DPCR7_SOFT_PCR_BASE_EXT         ,0x02202798) /* [RW][64] Data Transport Soft PCR Base + Extension Register */
BCHP_REGISTER_64BIT(BCHP_XPT_DPCR8_SEND_BASE_EXT             ,0x02202830) /* [RW][64] Data Transport PCR Send Base and Extension Register */
BCHP_REGISTER_64BIT(BCHP_XPT_DPCR8_STC                       ,0x02202848) /* [RO][64] Data Transport PCR STC Register */
BCHP_REGISTER_64BIT(BCHP_XPT_DPCR8_LAST_PCR                  ,0x02202860) /* [RO][64] Data Transport PCR Last PCR Register */
BCHP_REGISTER_64BIT(BCHP_XPT_DPCR8_SOFT_PCR_BASE_EXT         ,0x02202898) /* [RW][64] Data Transport Soft PCR Base + Extension Register */
BCHP_REGISTER_64BIT(BCHP_XPT_DPCR9_SEND_BASE_EXT             ,0x02202930) /* [RW][64] Data Transport PCR Send Base and Extension Register */
BCHP_REGISTER_64BIT(BCHP_XPT_DPCR9_STC                       ,0x02202948) /* [RO][64] Data Transport PCR STC Register */
BCHP_REGISTER_64BIT(BCHP_XPT_DPCR9_LAST_PCR                  ,0x02202960) /* [RO][64] Data Transport PCR Last PCR Register */
BCHP_REGISTER_64BIT(BCHP_XPT_DPCR9_SOFT_PCR_BASE_EXT         ,0x02202998) /* [RW][64] Data Transport Soft PCR Base + Extension Register */
BCHP_REGISTER_64BIT(BCHP_XPT_DPCR10_SEND_BASE_EXT            ,0x02202a30) /* [RW][64] Data Transport PCR Send Base and Extension Register */
BCHP_REGISTER_64BIT(BCHP_XPT_DPCR10_STC                      ,0x02202a48) /* [RO][64] Data Transport PCR STC Register */
BCHP_REGISTER_64BIT(BCHP_XPT_DPCR10_LAST_PCR                 ,0x02202a60) /* [RO][64] Data Transport PCR Last PCR Register */
BCHP_REGISTER_64BIT(BCHP_XPT_DPCR10_SOFT_PCR_BASE_EXT        ,0x02202a98) /* [RW][64] Data Transport Soft PCR Base + Extension Register */
BCHP_REGISTER_64BIT(BCHP_XPT_DPCR11_SEND_BASE_EXT            ,0x02202b30) /* [RW][64] Data Transport PCR Send Base and Extension Register */
BCHP_REGISTER_64BIT(BCHP_XPT_DPCR11_STC                      ,0x02202b48) /* [RO][64] Data Transport PCR STC Register */
BCHP_REGISTER_64BIT(BCHP_XPT_DPCR11_LAST_PCR                 ,0x02202b60) /* [RO][64] Data Transport PCR Last PCR Register */
BCHP_REGISTER_64BIT(BCHP_XPT_DPCR11_SOFT_PCR_BASE_EXT        ,0x02202b98) /* [RW][64] Data Transport Soft PCR Base + Extension Register */
BCHP_REGISTER_64BIT(BCHP_XPT_DPCR12_SEND_BASE_EXT            ,0x02202c30) /* [RW][64] Data Transport PCR Send Base and Extension Register */
BCHP_REGISTER_64BIT(BCHP_XPT_DPCR12_STC                      ,0x02202c48) /* [RO][64] Data Transport PCR STC Register */
BCHP_REGISTER_64BIT(BCHP_XPT_DPCR12_LAST_PCR                 ,0x02202c60) /* [RO][64] Data Transport PCR Last PCR Register */
BCHP_REGISTER_64BIT(BCHP_XPT_DPCR12_SOFT_PCR_BASE_EXT        ,0x02202c98) /* [RW][64] Data Transport Soft PCR Base + Extension Register */
BCHP_REGISTER_64BIT(BCHP_XPT_DPCR13_SEND_BASE_EXT            ,0x02202d30) /* [RW][64] Data Transport PCR Send Base and Extension Register */
BCHP_REGISTER_64BIT(BCHP_XPT_DPCR13_STC                      ,0x02202d48) /* [RO][64] Data Transport PCR STC Register */
BCHP_REGISTER_64BIT(BCHP_XPT_DPCR13_LAST_PCR                 ,0x02202d60) /* [RO][64] Data Transport PCR Last PCR Register */
BCHP_REGISTER_64BIT(BCHP_XPT_DPCR13_SOFT_PCR_BASE_EXT        ,0x02202d98) /* [RW][64] Data Transport Soft PCR Base + Extension Register */
BCHP_REGISTER_64BIT(BCHP_XPT_PSUB_PSUB0_CTRL2                ,0x02203008) /* [RW][64] Channel 0 Control Word 2 */
BCHP_REGISTER_64BIT(BCHP_XPT_PSUB_PSUB0_STAT1                ,0x02203018) /* [RO][64] Channel 0 Status Word 1 */
BCHP_REGISTER_64BIT(BCHP_XPT_PSUB_PSUB0_STAT2                ,0x02203020) /* [RO][64] Channel 0 Status Word 2 */
BCHP_REGISTER_64BIT(BCHP_XPT_PSUB_PSUB1_CTRL2                ,0x02203030) /* [RW][64] Channel 1 Control Word 2 */
BCHP_REGISTER_64BIT(BCHP_XPT_PSUB_PSUB1_STAT1                ,0x02203040) /* [RO][64] Channel 1 Status Word 1 */
BCHP_REGISTER_64BIT(BCHP_XPT_PSUB_PSUB1_STAT2                ,0x02203048) /* [RO][64] Channel 1 Status Word 2 */
BCHP_REGISTER_64BIT(BCHP_XPT_PSUB_PSUB2_CTRL2                ,0x02203058) /* [RW][64] Channel 2 Control Word 2 */
BCHP_REGISTER_64BIT(BCHP_XPT_PSUB_PSUB2_STAT1                ,0x02203068) /* [RO][64] Channel 2 Status Word 1 */
BCHP_REGISTER_64BIT(BCHP_XPT_PSUB_PSUB2_STAT2                ,0x02203070) /* [RO][64] Channel 2 Status Word 2 */
BCHP_REGISTER_64BIT(BCHP_XPT_PSUB_PSUB3_CTRL2                ,0x02203080) /* [RW][64] Channel 3 Control Word 2 */
BCHP_REGISTER_64BIT(BCHP_XPT_PSUB_PSUB3_STAT1                ,0x02203090) /* [RO][64] Channel 3 Status Word 1 */
BCHP_REGISTER_64BIT(BCHP_XPT_PSUB_PSUB3_STAT2                ,0x02203098) /* [RO][64] Channel 3 Status Word 2 */
BCHP_REGISTER_64BIT(BCHP_XPT_PSUB_PSUB4_CTRL2                ,0x022030a8) /* [RW][64] Channel 4 Control Word 2 */
BCHP_REGISTER_64BIT(BCHP_XPT_PSUB_PSUB4_STAT1                ,0x022030b8) /* [RO][64] Channel 4 Status Word 1 */
BCHP_REGISTER_64BIT(BCHP_XPT_PSUB_PSUB4_STAT2                ,0x022030c0) /* [RO][64] Channel 4 Status Word 2 */
BCHP_REGISTER_64BIT(BCHP_XPT_PSUB_PSUB5_CTRL2                ,0x022030d0) /* [RW][64] Channel 5 Control Word 2 */
BCHP_REGISTER_64BIT(BCHP_XPT_PSUB_PSUB5_STAT1                ,0x022030e0) /* [RO][64] Channel 5 Status Word 1 */
BCHP_REGISTER_64BIT(BCHP_XPT_PSUB_PSUB5_STAT2                ,0x022030e8) /* [RO][64] Channel 5 Status Word 2 */
BCHP_REGISTER_64BIT(BCHP_XPT_PSUB_PSUB6_CTRL2                ,0x022030f8) /* [RW][64] Channel 6 Control Word 2 */
BCHP_REGISTER_64BIT(BCHP_XPT_PSUB_PSUB6_STAT1                ,0x02203108) /* [RO][64] Channel 6 Status Word 1 */
BCHP_REGISTER_64BIT(BCHP_XPT_PSUB_PSUB6_STAT2                ,0x02203110) /* [RO][64] Channel 6 Status Word 2 */
BCHP_REGISTER_64BIT(BCHP_XPT_PSUB_PSUB7_CTRL2                ,0x02203120) /* [RW][64] Channel 7 Control Word 2 */
BCHP_REGISTER_64BIT(BCHP_XPT_PSUB_PSUB7_STAT1                ,0x02203130) /* [RO][64] Channel 7 Status Word 1 */
BCHP_REGISTER_64BIT(BCHP_XPT_PSUB_PSUB7_STAT2                ,0x02203138) /* [RO][64] Channel 7 Status Word 2 */
BCHP_REGISTER_64BIT(BCHP_XPT_PSUB_PSUB8_CTRL2                ,0x02203148) /* [RW][64] Channel 8 Control Word 2 */
BCHP_REGISTER_64BIT(BCHP_XPT_PSUB_PSUB8_STAT1                ,0x02203158) /* [RO][64] Channel 8 Status Word 1 */
BCHP_REGISTER_64BIT(BCHP_XPT_PSUB_PSUB8_STAT2                ,0x02203160) /* [RO][64] Channel 8 Status Word 2 */
BCHP_REGISTER_64BIT(BCHP_XPT_PSUB_PSUB9_CTRL2                ,0x02203170) /* [RW][64] Channel 9 Control Word 2 */
BCHP_REGISTER_64BIT(BCHP_XPT_PSUB_PSUB9_STAT1                ,0x02203180) /* [RO][64] Channel 9 Status Word 1 */
BCHP_REGISTER_64BIT(BCHP_XPT_PSUB_PSUB9_STAT2                ,0x02203188) /* [RO][64] Channel 9 Status Word 2 */
BCHP_REGISTER_64BIT(BCHP_XPT_PSUB_PSUB10_CTRL2               ,0x02203198) /* [RW][64] Channel 10 Control Word 2 */
BCHP_REGISTER_64BIT(BCHP_XPT_PSUB_PSUB10_STAT1               ,0x022031a8) /* [RO][64] Channel 10 Status Word 1 */
BCHP_REGISTER_64BIT(BCHP_XPT_PSUB_PSUB10_STAT2               ,0x022031b0) /* [RO][64] Channel 10 Status Word 2 */
BCHP_REGISTER_64BIT(BCHP_XPT_PSUB_PSUB11_CTRL2               ,0x022031c0) /* [RW][64] Channel 11 Control Word 2 */
BCHP_REGISTER_64BIT(BCHP_XPT_PSUB_PSUB11_STAT1               ,0x022031d0) /* [RO][64] Channel 11 Status Word 1 */
BCHP_REGISTER_64BIT(BCHP_XPT_PSUB_PSUB11_STAT2               ,0x022031d8) /* [RO][64] Channel 11 Status Word 2 */
BCHP_REGISTER_64BIT(BCHP_XPT_PSUB_PSUB12_CTRL2               ,0x022031e8) /* [RW][64] Channel 12 Control Word 2 */
BCHP_REGISTER_64BIT(BCHP_XPT_PSUB_PSUB12_STAT1               ,0x022031f8) /* [RO][64] Channel 12 Status Word 1 */
BCHP_REGISTER_64BIT(BCHP_XPT_PSUB_PSUB12_STAT2               ,0x02203200) /* [RO][64] Channel 12 Status Word 2 */
BCHP_REGISTER_64BIT(BCHP_XPT_PSUB_PSUB13_CTRL2               ,0x02203210) /* [RW][64] Channel 13 Control Word 2 */
BCHP_REGISTER_64BIT(BCHP_XPT_PSUB_PSUB13_STAT1               ,0x02203220) /* [RO][64] Channel 13 Status Word 1 */
BCHP_REGISTER_64BIT(BCHP_XPT_PSUB_PSUB13_STAT2               ,0x02203228) /* [RO][64] Channel 13 Status Word 2 */
BCHP_REGISTER_64BIT(BCHP_XPT_PSUB_PSUB14_CTRL2               ,0x02203240) /* [RW][64] Channel 14 Control Word 2 */
BCHP_REGISTER_64BIT(BCHP_XPT_PSUB_PSUB14_STAT1               ,0x02203250) /* [RO][64] Channel 14 Status Word 1 */
BCHP_REGISTER_64BIT(BCHP_XPT_PSUB_PSUB14_STAT2               ,0x02203258) /* [RO][64] Channel 14 Status Word 2 */
BCHP_REGISTER_64BIT(BCHP_XPT_PSUB_PSUB15_CTRL2               ,0x02203268) /* [RW][64] Channel 15 Control Word 2 */
BCHP_REGISTER_64BIT(BCHP_XPT_PSUB_PSUB15_STAT1               ,0x02203278) /* [RO][64] Channel 15 Status Word 1 */
BCHP_REGISTER_64BIT(BCHP_XPT_PSUB_PSUB15_STAT2               ,0x02203280) /* [RO][64] Channel 15 Status Word 2 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_IBP0        ,0x02204000) /* [RW][64] RS Buffer - Base pointer for  Input Band Parser 0 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_IBP0         ,0x02204008) /* [RW][64] RS Buffer - End pointer for  Input Band Parser 0 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_IBP0       ,0x02204010) /* [RW][64] RS Buffer - Write pointer for  Input Band Parser 0 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_IBP0       ,0x02204018) /* [RW][64] RS Buffer - Valid pointer for  Input Band Parser 0 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_IBP0        ,0x02204020) /* [RW][64] RS Buffer - Wrap pointer for  Input Band Parser 0 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_IBP0        ,0x02204028) /* [RW][64] RS Buffer - Read pointer for  Input Band Parser 0 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_IBP0           ,0x02204030) /* [RW][64] RS Buffer - Watermark Input Band Parser 0 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_IBP1        ,0x02204038) /* [RW][64] RS Buffer - Base pointer for  Input Band Parser 1 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_IBP1         ,0x02204040) /* [RW][64] RS Buffer - End pointer for  Input Band Parser 1 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_IBP1       ,0x02204048) /* [RW][64] RS Buffer - Write pointer for  Input Band Parser 1 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_IBP1       ,0x02204050) /* [RW][64] RS Buffer - Valid pointer for  Input Band Parser 1 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_IBP1        ,0x02204058) /* [RW][64] RS Buffer - Wrap pointer for  Input Band Parser 1 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_IBP1        ,0x02204060) /* [RW][64] RS Buffer - Read pointer for  Input Band Parser 1 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_IBP1           ,0x02204068) /* [RW][64] RS Buffer - Watermark   Input Band Parser 1 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_IBP2        ,0x02204070) /* [RW][64] RS Buffer - Base pointer for  Input Band Parser 2 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_IBP2         ,0x02204078) /* [RW][64] RS Buffer - End pointer for  Input Band Parser 2 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_IBP2       ,0x02204080) /* [RW][64] RS Buffer - Write pointer for  Input Band Parser 2 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_IBP2       ,0x02204088) /* [RW][64] RS Buffer - Valid pointer for  Input Band Parser 2 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_IBP2        ,0x02204090) /* [RW][64] RS Buffer - Wrap pointer for  Input Band Parser 2 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_IBP2        ,0x02204098) /* [RW][64] RS Buffer - Read pointer for  Input Band Parser 2 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_IBP2           ,0x022040a0) /* [RW][64] RS Buffer - Watermark   Input Band Parser 2 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_IBP3        ,0x022040a8) /* [RW][64] RS Buffer - Base pointer for Input Band Parser 3 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_IBP3         ,0x022040b0) /* [RW][64] RS Buffer - End pointer for Input Band Parser 3 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_IBP3       ,0x022040b8) /* [RW][64] RS Buffer - Write pointer for Input Band Parser 3 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_IBP3       ,0x022040c0) /* [RW][64] RS Buffer - Valid pointer for Input Band Parser 3 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_IBP3        ,0x022040c8) /* [RW][64] RS Buffer - Wrap pointer for Input Band Parser 3 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_IBP3        ,0x022040d0) /* [RW][64] RS Buffer - Read pointer for Input Band Parser 3 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_IBP3           ,0x022040d8) /* [RW][64] RS Buffer - Watermark  Input Band Parser 3 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_IBP4        ,0x022040e0) /* [RW][64] RS Buffer - Base pointer for Input Band Parser 4 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_IBP4         ,0x022040e8) /* [RW][64] RS Buffer - End pointer for Input Band Parser 4 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_IBP4       ,0x022040f0) /* [RW][64] RS Buffer - Write pointer for Input Band Parser 4 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_IBP4       ,0x022040f8) /* [RW][64] RS Buffer - Valid pointer for Input Band Parser 4 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_IBP4        ,0x02204100) /* [RW][64] RS Buffer - Wrap pointer for Input Band Parser 4 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_IBP4        ,0x02204108) /* [RW][64] RS Buffer - Read pointer for Input Band Parser 4 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_IBP4           ,0x02204110) /* [RW][64] RS Buffer - Watermark  Input Band Parser 4 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_IBP5        ,0x02204118) /* [RW][64] RS Buffer - Base pointer for Input Band Parser 5 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_IBP5         ,0x02204120) /* [RW][64] RS Buffer - End pointer for Input Band Parser 5 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_IBP5       ,0x02204128) /* [RW][64] RS Buffer - Write pointer for Input Band Parser 5 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_IBP5       ,0x02204130) /* [RW][64] RS Buffer - Valid pointer for Input Band Parser 5 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_IBP5        ,0x02204138) /* [RW][64] RS Buffer - Wrap pointer for Input Band Parser 5 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_IBP5        ,0x02204140) /* [RW][64] RS Buffer - Read pointer for Input Band Parser 5 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_IBP5           ,0x02204148) /* [RW][64] RS Buffer - Watermark  Input Band Parser 5 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_IBP6        ,0x02204150) /* [RW][64] RS Buffer - Base pointer for Input Band Parser 6 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_IBP6         ,0x02204158) /* [RW][64] RS Buffer - End pointer for Input Band Parser 6 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_IBP6       ,0x02204160) /* [RW][64] RS Buffer - Write pointer for Input Band Parser 6 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_IBP6       ,0x02204168) /* [RW][64] RS Buffer - Valid pointer for Input Band Parser 6 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_IBP6        ,0x02204170) /* [RW][64] RS Buffer - Wrap pointer for Input Band Parser 6 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_IBP6        ,0x02204178) /* [RW][64] RS Buffer - Read pointer for Input Band Parser 6 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_IBP6           ,0x02204180) /* [RW][64] RS Buffer - Watermark  Input Band Parser 6 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_IBP7        ,0x02204188) /* [RW][64] RS Buffer - Base pointer for  Input Band Parser 7 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_IBP7         ,0x02204190) /* [RW][64] RS Buffer - End pointer for  Input Band Parser 7 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_IBP7       ,0x02204198) /* [RW][64] RS Buffer - Write pointer for  Input Band Parser 7 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_IBP7       ,0x022041a0) /* [RW][64] RS Buffer - Valid pointer for  Input Band Parser 7 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_IBP7        ,0x022041a8) /* [RW][64] RS Buffer - Wrap pointer for  Input Band Parser 7 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_IBP7        ,0x022041b0) /* [RW][64] RS Buffer - Read pointer for  Input Band Parser 7 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_IBP7           ,0x022041b8) /* [RW][64] RS Buffer - Watermark Input Band Parser 7 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_IBP8        ,0x022041c0) /* [RW][64] RS Buffer - Base pointer for  Input Band Parser 8 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_IBP8         ,0x022041c8) /* [RW][64] RS Buffer - End pointer for  Input Band Parser 8 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_IBP8       ,0x022041d0) /* [RW][64] RS Buffer - Write pointer for  Input Band Parser 8 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_IBP8       ,0x022041d8) /* [RW][64] RS Buffer - Valid pointer for  Input Band Parser 8 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_IBP8        ,0x022041e0) /* [RW][64] RS Buffer - Wrap pointer for  Input Band Parser 8 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_IBP8        ,0x022041e8) /* [RW][64] RS Buffer - Read pointer for  Input Band Parser 8 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_IBP8           ,0x022041f0) /* [RW][64] RS Buffer - Watermark   Input Band Parser 8 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_IBP9        ,0x022041f8) /* [RW][64] RS Buffer - Base pointer for  Input Band Parser 9 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_IBP9         ,0x02204200) /* [RW][64] RS Buffer - End pointer for  Input Band Parser 9 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_IBP9       ,0x02204208) /* [RW][64] RS Buffer - Write pointer for  Input Band Parser 9 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_IBP9       ,0x02204210) /* [RW][64] RS Buffer - Valid pointer for  Input Band Parser 9 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_IBP9        ,0x02204218) /* [RW][64] RS Buffer - Wrap pointer for  Input Band Parser 9 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_IBP9        ,0x02204220) /* [RW][64] RS Buffer - Read pointer for  Input Band Parser 9 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_IBP9           ,0x02204228) /* [RW][64] RS Buffer - Watermark   Input Band Parser 9 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_IBP10       ,0x02204230) /* [RW][64] RS Buffer - Base pointer for Input Band Parser 10 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_IBP10        ,0x02204238) /* [RW][64] RS Buffer - End pointer for Input Band Parser 10 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_IBP10      ,0x02204240) /* [RW][64] RS Buffer - Write pointer for Input Band Parser 10 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_IBP10      ,0x02204248) /* [RW][64] RS Buffer - Valid pointer for Input Band Parser 10 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_IBP10       ,0x02204250) /* [RW][64] RS Buffer - Wrap pointer for Input Band Parser 10 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_IBP10       ,0x02204258) /* [RW][64] RS Buffer - Read pointer for Input Band Parser 10 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_IBP10          ,0x02204260) /* [RW][64] RS Buffer - Watermark  Input Band Parser 10 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_IBP11       ,0x02204268) /* [RW][64] RS Buffer - Base pointer for Input Band Parser 11 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_IBP11        ,0x02204270) /* [RW][64] RS Buffer - End pointer for Input Band Parser 11 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_IBP11      ,0x02204278) /* [RW][64] RS Buffer - Write pointer for Input Band Parser 11 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_IBP11      ,0x02204280) /* [RW][64] RS Buffer - Valid pointer for Input Band Parser 11 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_IBP11       ,0x02204288) /* [RW][64] RS Buffer - Wrap pointer for Input Band Parser 11 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_IBP11       ,0x02204290) /* [RW][64] RS Buffer - Read pointer for Input Band Parser 11 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_IBP11          ,0x02204298) /* [RW][64] RS Buffer - Watermark  Input Band Parser 11 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_IBP12       ,0x022042a0) /* [RW][64] RS Buffer - Base pointer for Input Band Parser 12 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_IBP12        ,0x022042a8) /* [RW][64] RS Buffer - End pointer for Input Band Parser 12 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_IBP12      ,0x022042b0) /* [RW][64] RS Buffer - Write pointer for Input Band Parser 12 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_IBP12      ,0x022042b8) /* [RW][64] RS Buffer - Valid pointer for Input Band Parser 12 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_IBP12       ,0x022042c0) /* [RW][64] RS Buffer - Wrap pointer for Input Band Parser 12 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_IBP12       ,0x022042c8) /* [RW][64] RS Buffer - Read pointer for Input Band Parser 12 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_IBP12          ,0x022042d0) /* [RW][64] RS Buffer - Watermark  Input Band Parser 12 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_IBP13       ,0x022042d8) /* [RW][64] RS Buffer - Base pointer for Input Band Parser 13 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_IBP13        ,0x022042e0) /* [RW][64] RS Buffer - End pointer for Input Band Parser 13 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_IBP13      ,0x022042e8) /* [RW][64] RS Buffer - Write pointer for Input Band Parser 13 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_IBP13      ,0x022042f0) /* [RW][64] RS Buffer - Valid pointer for Input Band Parser 13 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_IBP13       ,0x022042f8) /* [RW][64] RS Buffer - Wrap pointer for Input Band Parser 13 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_IBP13       ,0x02204300) /* [RW][64] RS Buffer - Read pointer for Input Band Parser 13 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_IBP13          ,0x02204308) /* [RW][64] RS Buffer - Watermark  Input Band Parser 13 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_IBP14       ,0x02204310) /* [RW][64] RS Buffer - Base pointer for Input Band Parser 14 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_IBP14        ,0x02204318) /* [RW][64] RS Buffer - End pointer for Input Band Parser 14 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_IBP14      ,0x02204320) /* [RW][64] RS Buffer - Write pointer for Input Band Parser 14 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_IBP14      ,0x02204328) /* [RW][64] RS Buffer - Valid pointer for Input Band Parser 14 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_IBP14       ,0x02204330) /* [RW][64] RS Buffer - Wrap pointer for Input Band Parser 14 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_IBP14       ,0x02204338) /* [RW][64] RS Buffer - Read pointer for Input Band Parser 14 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_IBP14          ,0x02204340) /* [RW][64] RS Buffer - Watermark  Input Band Parser 14 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_IBP15       ,0x02204348) /* [RW][64] RS Buffer - Base pointer for Input Band Parser 15 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_IBP15        ,0x02204350) /* [RW][64] RS Buffer - End pointer for Input Band Parser 15 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_IBP15      ,0x02204358) /* [RW][64] RS Buffer - Write pointer for Input Band Parser 15 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_IBP15      ,0x02204360) /* [RW][64] RS Buffer - Valid pointer for Input Band Parser 15 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_IBP15       ,0x02204368) /* [RW][64] RS Buffer - Wrap pointer for Input Band Parser 15 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_IBP15       ,0x02204370) /* [RW][64] RS Buffer - Read pointer for Input Band Parser 15 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_IBP15          ,0x02204378) /* [RW][64] RS Buffer - Watermark  Input Band Parser 15 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_IBP16       ,0x02204380) /* [RW][64] RS Buffer - Base pointer for  Input Band Parser 16 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_IBP16        ,0x02204388) /* [RW][64] RS Buffer - End pointer for  Input Band Parser 16 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_IBP16      ,0x02204390) /* [RW][64] RS Buffer - Write pointer for  Input Band Parser 16 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_IBP16      ,0x02204398) /* [RW][64] RS Buffer - Valid pointer for  Input Band Parser 16 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_IBP16       ,0x022043a0) /* [RW][64] RS Buffer - Wrap pointer for  Input Band Parser 16 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_IBP16       ,0x022043a8) /* [RW][64] RS Buffer - Read pointer for  Input Band Parser 16 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_IBP16          ,0x022043b0) /* [RW][64] RS Buffer - Watermark Input Band Parser 16 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_IBP17       ,0x022043b8) /* [RW][64] RS Buffer - Base pointer for  Input Band Parser 17 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_IBP17        ,0x022043c0) /* [RW][64] RS Buffer - End pointer for  Input Band Parser 17 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_IBP17      ,0x022043c8) /* [RW][64] RS Buffer - Write pointer for  Input Band Parser 17 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_IBP17      ,0x022043d0) /* [RW][64] RS Buffer - Valid pointer for  Input Band Parser 17 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_IBP17       ,0x022043d8) /* [RW][64] RS Buffer - Wrap pointer for  Input Band Parser 17 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_IBP17       ,0x022043e0) /* [RW][64] RS Buffer - Read pointer for  Input Band Parser 17 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_IBP17          ,0x022043e8) /* [RW][64] RS Buffer - Watermark   Input Band Parser 17 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_IBP18       ,0x022043f0) /* [RW][64] RS Buffer - Base pointer for  Input Band Parser 18 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_IBP18        ,0x022043f8) /* [RW][64] RS Buffer - End pointer for  Input Band Parser 18 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_IBP18      ,0x02204400) /* [RW][64] RS Buffer - Write pointer for  Input Band Parser 18 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_IBP18      ,0x02204408) /* [RW][64] RS Buffer - Valid pointer for  Input Band Parser 18 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_IBP18       ,0x02204410) /* [RW][64] RS Buffer - Wrap pointer for  Input Band Parser 18 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_IBP18       ,0x02204418) /* [RW][64] RS Buffer - Read pointer for  Input Band Parser 18 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_IBP18          ,0x02204420) /* [RW][64] RS Buffer - Watermark   Input Band Parser 18 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_IBP19       ,0x02204428) /* [RW][64] RS Buffer - Base pointer for Input Band Parser 19 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_IBP19        ,0x02204430) /* [RW][64] RS Buffer - End pointer for Input Band Parser 19 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_IBP19      ,0x02204438) /* [RW][64] RS Buffer - Write pointer for Input Band Parser 19 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_IBP19      ,0x02204440) /* [RW][64] RS Buffer - Valid pointer for Input Band Parser 19 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_IBP19       ,0x02204448) /* [RW][64] RS Buffer - Wrap pointer for Input Band Parser 19 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_IBP19       ,0x02204450) /* [RW][64] RS Buffer - Read pointer for Input Band Parser 19 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_IBP19          ,0x02204458) /* [RW][64] RS Buffer - Watermark  Input Band Parser 19 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_IBP20       ,0x02204460) /* [RW][64] RS Buffer - Base pointer for Input Band Parser 20 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_IBP20        ,0x02204468) /* [RW][64] RS Buffer - End pointer for Input Band Parser 20 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_IBP20      ,0x02204470) /* [RW][64] RS Buffer - Write pointer for Input Band Parser 20 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_IBP20      ,0x02204478) /* [RW][64] RS Buffer - Valid pointer for Input Band Parser 20 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_IBP20       ,0x02204480) /* [RW][64] RS Buffer - Wrap pointer for Input Band Parser 20 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_IBP20       ,0x02204488) /* [RW][64] RS Buffer - Read pointer for Input Band Parser 20 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_IBP20          ,0x02204490) /* [RW][64] RS Buffer - Watermark  Input Band Parser 20 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_IBP21       ,0x02204498) /* [RW][64] RS Buffer - Base pointer for Input Band Parser 21 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_IBP21        ,0x022044a0) /* [RW][64] RS Buffer - End pointer for Input Band Parser 21 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_IBP21      ,0x022044a8) /* [RW][64] RS Buffer - Write pointer for Input Band Parser 21 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_IBP21      ,0x022044b0) /* [RW][64] RS Buffer - Valid pointer for Input Band Parser 21 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_IBP21       ,0x022044b8) /* [RW][64] RS Buffer - Wrap pointer for Input Band Parser 21 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_IBP21       ,0x022044c0) /* [RW][64] RS Buffer - Read pointer for Input Band Parser 21 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_IBP21          ,0x022044c8) /* [RW][64] RS Buffer - Watermark  Input Band Parser 21 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_IBP22       ,0x022044d0) /* [RW][64] RS Buffer - Base pointer for Input Band Parser 22 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_IBP22        ,0x022044d8) /* [RW][64] RS Buffer - End pointer for Input Band Parser 22 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_IBP22      ,0x022044e0) /* [RW][64] RS Buffer - Write pointer for Input Band Parser 22 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_IBP22      ,0x022044e8) /* [RW][64] RS Buffer - Valid pointer for Input Band Parser 22 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_IBP22       ,0x022044f0) /* [RW][64] RS Buffer - Wrap pointer for Input Band Parser 22 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_IBP22       ,0x022044f8) /* [RW][64] RS Buffer - Read pointer for Input Band Parser 22 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_IBP22          ,0x02204500) /* [RW][64] RS Buffer - Watermark  Input Band Parser 22 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_IBP23       ,0x02204508) /* [RW][64] RS Buffer - Base pointer for  Input Band Parser 23 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_IBP23        ,0x02204510) /* [RW][64] RS Buffer - End pointer for  Input Band Parser 23 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_IBP23      ,0x02204518) /* [RW][64] RS Buffer - Write pointer for  Input Band Parser 23 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_IBP23      ,0x02204520) /* [RW][64] RS Buffer - Valid pointer for  Input Band Parser 23 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_IBP23       ,0x02204528) /* [RW][64] RS Buffer - Wrap pointer for  Input Band Parser 23 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_IBP23       ,0x02204530) /* [RW][64] RS Buffer - Read pointer for  Input Band Parser 23 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_IBP23          ,0x02204538) /* [RW][64] RS Buffer - Watermark Input Band Parser 23 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_PBP0        ,0x02204700) /* [RW][64] RS Buffer - Base pointer for  Playback Band Parser 0 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_PBP0         ,0x02204708) /* [RW][64] RS Buffer - End pointer for  Playback Band Parser 0 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_PBP0       ,0x02204710) /* [RW][64] RS Buffer - Write pointer for  Playback Band Parser 0 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_PBP0       ,0x02204718) /* [RW][64] RS Buffer - Valid pointer for  Playback Band Parser 0 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_PBP0        ,0x02204720) /* [RW][64] RS Buffer - Wrap pointer for  Playback Band Parser 0 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_PBP0        ,0x02204728) /* [RW][64] RS Buffer - Read pointer for  Playback Band Parser 0 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_PBP0           ,0x02204730) /* [RW][64] RS Buffer - Watermark Playback Band Parser 0 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_PBP1        ,0x02204738) /* [RW][64] RS Buffer - Base pointer for  Playback Band Parser 1 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_PBP1         ,0x02204740) /* [RW][64] RS Buffer - End pointer for  Playback Band Parser 1 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_PBP1       ,0x02204748) /* [RW][64] RS Buffer - Write pointer for  Playback Band Parser 1 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_PBP1       ,0x02204750) /* [RW][64] RS Buffer - Valid pointer for  Playback Band Parser 1 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_PBP1        ,0x02204758) /* [RW][64] RS Buffer - Wrap pointer for  Playback Band Parser 1 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_PBP1        ,0x02204760) /* [RW][64] RS Buffer - Read pointer for  Playback Band Parser 1 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_PBP1           ,0x02204768) /* [RW][64] RS Buffer - Watermark   Playback Band Parser 1 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_PBP2        ,0x02204770) /* [RW][64] RS Buffer - Base pointer for  Playback Band Parser 2 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_PBP2         ,0x02204778) /* [RW][64] RS Buffer - End pointer for  Playback Band Parser 2 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_PBP2       ,0x02204780) /* [RW][64] RS Buffer - Write pointer for  Playback Band Parser 2 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_PBP2       ,0x02204788) /* [RW][64] RS Buffer - Valid pointer for  Playback Band Parser 2 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_PBP2        ,0x02204790) /* [RW][64] RS Buffer - Wrap pointer for  Playback Band Parser 2 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_PBP2        ,0x02204798) /* [RW][64] RS Buffer - Read pointer for  Playback Band Parser 2 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_PBP2           ,0x022047a0) /* [RW][64] RS Buffer - Watermark   Playback Band Parser 2 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_PBP3        ,0x022047a8) /* [RW][64] RS Buffer - Base pointer for Playback Band Parser 3 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_PBP3         ,0x022047b0) /* [RW][64] RS Buffer - End pointer for Playback Band Parser 3 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_PBP3       ,0x022047b8) /* [RW][64] RS Buffer - Write pointer for Playback Band Parser 3 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_PBP3       ,0x022047c0) /* [RW][64] RS Buffer - Valid pointer for Playback Band Parser 3 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_PBP3        ,0x022047c8) /* [RW][64] RS Buffer - Wrap pointer for Playback Band Parser 3 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_PBP3        ,0x022047d0) /* [RW][64] RS Buffer - Read pointer for Playback Band Parser 3 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_PBP3           ,0x022047d8) /* [RW][64] RS Buffer - Watermark  Playback Band Parser 3 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_PBP4        ,0x022047e0) /* [RW][64] RS Buffer - Base pointer for Playback Band Parser 4 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_PBP4         ,0x022047e8) /* [RW][64] RS Buffer - End pointer for Playback Band Parser 4 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_PBP4       ,0x022047f0) /* [RW][64] RS Buffer - Write pointer for Playback Band Parser 4 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_PBP4       ,0x022047f8) /* [RW][64] RS Buffer - Valid pointer for Playback Band Parser 4 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_PBP4        ,0x02204800) /* [RW][64] RS Buffer - Wrap pointer for Playback Band Parser 4 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_PBP4        ,0x02204808) /* [RW][64] RS Buffer - Read pointer for Playback Band Parser 4 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_PBP4           ,0x02204810) /* [RW][64] RS Buffer - Watermark  Playback Band Parser 4 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_PBP5        ,0x02204818) /* [RW][64] RS Buffer - Base pointer for Playback Band Parser 5 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_PBP5         ,0x02204820) /* [RW][64] RS Buffer - End pointer for Playback Band Parser 5 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_PBP5       ,0x02204828) /* [RW][64] RS Buffer - Write pointer for Playback Band Parser 5 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_PBP5       ,0x02204830) /* [RW][64] RS Buffer - Valid pointer for Playback Band Parser 5 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_PBP5        ,0x02204838) /* [RW][64] RS Buffer - Wrap pointer for Playback Band Parser 5 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_PBP5        ,0x02204840) /* [RW][64] RS Buffer - Read pointer for Playback Band Parser 5 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_PBP5           ,0x02204848) /* [RW][64] RS Buffer - Watermark  Playback Band Parser 5 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_PBP6        ,0x02204850) /* [RW][64] RS Buffer - Base pointer for Playback Band Parser 6 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_PBP6         ,0x02204858) /* [RW][64] RS Buffer - End pointer for Playback Band Parser 6 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_PBP6       ,0x02204860) /* [RW][64] RS Buffer - Write pointer for Playback Band Parser 6 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_PBP6       ,0x02204868) /* [RW][64] RS Buffer - Valid pointer for Playback Band Parser 6 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_PBP6        ,0x02204870) /* [RW][64] RS Buffer - Wrap pointer for Playback Band Parser 6 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_PBP6        ,0x02204878) /* [RW][64] RS Buffer - Read pointer for Playback Band Parser 6 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_PBP6           ,0x02204880) /* [RW][64] RS Buffer - Watermark  Playback Band Parser 6 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_PBP7        ,0x02204888) /* [RW][64] RS Buffer - Base pointer for  Playback Band Parser 7 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_PBP7         ,0x02204890) /* [RW][64] RS Buffer - End pointer for  Playback Band Parser 7 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_PBP7       ,0x02204898) /* [RW][64] RS Buffer - Write pointer for  Playback Band Parser 7 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_PBP7       ,0x022048a0) /* [RW][64] RS Buffer - Valid pointer for  Playback Band Parser 7 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_PBP7        ,0x022048a8) /* [RW][64] RS Buffer - Wrap pointer for  Playback Band Parser 7 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_PBP7        ,0x022048b0) /* [RW][64] RS Buffer - Read pointer for  Playback Band Parser 7 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_PBP7           ,0x022048b8) /* [RW][64] RS Buffer - Watermark Playback Band Parser 7 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_PBP8        ,0x022048c0) /* [RW][64] RS Buffer - Base pointer for  Playback Band Parser 8 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_PBP8         ,0x022048c8) /* [RW][64] RS Buffer - End pointer for  Playback Band Parser 8 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_PBP8       ,0x022048d0) /* [RW][64] RS Buffer - Write pointer for  Playback Band Parser 8 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_PBP8       ,0x022048d8) /* [RW][64] RS Buffer - Valid pointer for  Playback Band Parser 8 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_PBP8        ,0x022048e0) /* [RW][64] RS Buffer - Wrap pointer for  Playback Band Parser 8 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_PBP8        ,0x022048e8) /* [RW][64] RS Buffer - Read pointer for  Playback Band Parser 8 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_PBP8           ,0x022048f0) /* [RW][64] RS Buffer - Watermark   Playback Band Parser 8 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_PBP9        ,0x022048f8) /* [RW][64] RS Buffer - Base pointer for  Playback Band Parser 9 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_PBP9         ,0x02204900) /* [RW][64] RS Buffer - End pointer for  Playback Band Parser 9 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_PBP9       ,0x02204908) /* [RW][64] RS Buffer - Write pointer for  Playback Band Parser 9 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_PBP9       ,0x02204910) /* [RW][64] RS Buffer - Valid pointer for  Playback Band Parser 9 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_PBP9        ,0x02204918) /* [RW][64] RS Buffer - Wrap pointer for  Playback Band Parser 9 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_PBP9        ,0x02204920) /* [RW][64] RS Buffer - Read pointer for  Playback Band Parser 9 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_PBP9           ,0x02204928) /* [RW][64] RS Buffer - Watermark   Playback Band Parser 9 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_PBP10       ,0x02204930) /* [RW][64] RS Buffer - Base pointer for Playback Band Parser 10 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_PBP10        ,0x02204938) /* [RW][64] RS Buffer - End pointer for Playback Band Parser 10 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_PBP10      ,0x02204940) /* [RW][64] RS Buffer - Write pointer for Playback Band Parser 10 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_PBP10      ,0x02204948) /* [RW][64] RS Buffer - Valid pointer for Playback Band Parser 10 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_PBP10       ,0x02204950) /* [RW][64] RS Buffer - Wrap pointer for Playback Band Parser 10 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_PBP10       ,0x02204958) /* [RW][64] RS Buffer - Read pointer for Playback Band Parser 10 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_PBP10          ,0x02204960) /* [RW][64] RS Buffer - Watermark  Playback Band Parser 10 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_PBP11       ,0x02204968) /* [RW][64] RS Buffer - Base pointer for Playback Band Parser 11 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_PBP11        ,0x02204970) /* [RW][64] RS Buffer - End pointer for Playback Band Parser 11 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_PBP11      ,0x02204978) /* [RW][64] RS Buffer - Write pointer for Playback Band Parser 11 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_PBP11      ,0x02204980) /* [RW][64] RS Buffer - Valid pointer for Playback Band Parser 11 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_PBP11       ,0x02204988) /* [RW][64] RS Buffer - Wrap pointer for Playback Band Parser 11 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_PBP11       ,0x02204990) /* [RW][64] RS Buffer - Read pointer for Playback Band Parser 11 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_PBP11          ,0x02204998) /* [RW][64] RS Buffer - Watermark  Playback Band Parser 11 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_PBP12       ,0x022049a0) /* [RW][64] RS Buffer - Base pointer for Playback Band Parser 12 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_PBP12        ,0x022049a8) /* [RW][64] RS Buffer - End pointer for Playback Band Parser 12 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_PBP12      ,0x022049b0) /* [RW][64] RS Buffer - Write pointer for Playback Band Parser 12 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_PBP12      ,0x022049b8) /* [RW][64] RS Buffer - Valid pointer for Playback Band Parser 12 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_PBP12       ,0x022049c0) /* [RW][64] RS Buffer - Wrap pointer for Playback Band Parser 12 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_PBP12       ,0x022049c8) /* [RW][64] RS Buffer - Read pointer for Playback Band Parser 12 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_PBP12          ,0x022049d0) /* [RW][64] RS Buffer - Watermark  Playback Band Parser 12 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_PBP13       ,0x022049d8) /* [RW][64] RS Buffer - Base pointer for Playback Band Parser 13 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_PBP13        ,0x022049e0) /* [RW][64] RS Buffer - End pointer for Playback Band Parser 13 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_PBP13      ,0x022049e8) /* [RW][64] RS Buffer - Write pointer for Playback Band Parser 13 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_PBP13      ,0x022049f0) /* [RW][64] RS Buffer - Valid pointer for Playback Band Parser 13 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_PBP13       ,0x022049f8) /* [RW][64] RS Buffer - Wrap pointer for Playback Band Parser 13 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_PBP13       ,0x02204a00) /* [RW][64] RS Buffer - Read pointer for Playback Band Parser 13 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_PBP13          ,0x02204a08) /* [RW][64] RS Buffer - Watermark  Playback Band Parser 13 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_PBP14       ,0x02204a10) /* [RW][64] RS Buffer - Base pointer for Playback Band Parser 14 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_PBP14        ,0x02204a18) /* [RW][64] RS Buffer - End pointer for Playback Band Parser 14 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_PBP14      ,0x02204a20) /* [RW][64] RS Buffer - Write pointer for Playback Band Parser 14 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_PBP14      ,0x02204a28) /* [RW][64] RS Buffer - Valid pointer for Playback Band Parser 14 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_PBP14       ,0x02204a30) /* [RW][64] RS Buffer - Wrap pointer for Playback Band Parser 14 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_PBP14       ,0x02204a38) /* [RW][64] RS Buffer - Read pointer for Playback Band Parser 14 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_PBP14          ,0x02204a40) /* [RW][64] RS Buffer - Watermark  Playback Band Parser 14 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_PBP15       ,0x02204a48) /* [RW][64] RS Buffer - Base pointer for Playback Band Parser 15 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_PBP15        ,0x02204a50) /* [RW][64] RS Buffer - End pointer for Playback Band Parser 15 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_PBP15      ,0x02204a58) /* [RW][64] RS Buffer - Write pointer for Playback Band Parser 15 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_PBP15      ,0x02204a60) /* [RW][64] RS Buffer - Valid pointer for Playback Band Parser 15 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_PBP15       ,0x02204a68) /* [RW][64] RS Buffer - Wrap pointer for Playback Band Parser 15 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_PBP15       ,0x02204a70) /* [RW][64] RS Buffer - Read pointer for Playback Band Parser 15 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_PBP15          ,0x02204a78) /* [RW][64] RS Buffer - Watermark  Playback Band Parser 15 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_PBP16       ,0x02204a80) /* [RW][64] RS Buffer - Base pointer for  Playback Band Parser 16 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_PBP16        ,0x02204a88) /* [RW][64] RS Buffer - End pointer for  Playback Band Parser 16 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_PBP16      ,0x02204a90) /* [RW][64] RS Buffer - Write pointer for  Playback Band Parser 16 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_PBP16      ,0x02204a98) /* [RW][64] RS Buffer - Valid pointer for  Playback Band Parser 16 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_PBP16       ,0x02204aa0) /* [RW][64] RS Buffer - Wrap pointer for  Playback Band Parser 16 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_PBP16       ,0x02204aa8) /* [RW][64] RS Buffer - Read pointer for  Playback Band Parser 16 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_PBP16          ,0x02204ab0) /* [RW][64] RS Buffer - Watermark Playback Band Parser 16 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_PBP17       ,0x02204ab8) /* [RW][64] RS Buffer - Base pointer for  Playback Band Parser 17 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_PBP17        ,0x02204ac0) /* [RW][64] RS Buffer - End pointer for  Playback Band Parser 17 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_PBP17      ,0x02204ac8) /* [RW][64] RS Buffer - Write pointer for  Playback Band Parser 17 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_PBP17      ,0x02204ad0) /* [RW][64] RS Buffer - Valid pointer for  Playback Band Parser 17 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_PBP17       ,0x02204ad8) /* [RW][64] RS Buffer - Wrap pointer for  Playback Band Parser 17 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_PBP17       ,0x02204ae0) /* [RW][64] RS Buffer - Read pointer for  Playback Band Parser 17 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_PBP17          ,0x02204ae8) /* [RW][64] RS Buffer - Watermark   Playback Band Parser 17 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_PBP18       ,0x02204af0) /* [RW][64] RS Buffer - Base pointer for  Playback Band Parser 18 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_PBP18        ,0x02204af8) /* [RW][64] RS Buffer - End pointer for  Playback Band Parser 18 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_PBP18      ,0x02204b00) /* [RW][64] RS Buffer - Write pointer for  Playback Band Parser 18 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_PBP18      ,0x02204b08) /* [RW][64] RS Buffer - Valid pointer for  Playback Band Parser 18 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_PBP18       ,0x02204b10) /* [RW][64] RS Buffer - Wrap pointer for  Playback Band Parser 18 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_PBP18       ,0x02204b18) /* [RW][64] RS Buffer - Read pointer for  Playback Band Parser 18 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_PBP18          ,0x02204b20) /* [RW][64] RS Buffer - Watermark   Playback Band Parser 18 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_PBP19       ,0x02204b28) /* [RW][64] RS Buffer - Base pointer for Playback Band Parser 19 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_PBP19        ,0x02204b30) /* [RW][64] RS Buffer - End pointer for Playback Band Parser 19 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_PBP19      ,0x02204b38) /* [RW][64] RS Buffer - Write pointer for Playback Band Parser 19 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_PBP19      ,0x02204b40) /* [RW][64] RS Buffer - Valid pointer for Playback Band Parser 19 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_PBP19       ,0x02204b48) /* [RW][64] RS Buffer - Wrap pointer for Playback Band Parser 19 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_PBP19       ,0x02204b50) /* [RW][64] RS Buffer - Read pointer for Playback Band Parser 19 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_PBP19          ,0x02204b58) /* [RW][64] RS Buffer - Watermark  Playback Band Parser 19 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_PBP20       ,0x02204b60) /* [RW][64] RS Buffer - Base pointer for Playback Band Parser 20 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_PBP20        ,0x02204b68) /* [RW][64] RS Buffer - End pointer for Playback Band Parser 20 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_PBP20      ,0x02204b70) /* [RW][64] RS Buffer - Write pointer for Playback Band Parser 20 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_PBP20      ,0x02204b78) /* [RW][64] RS Buffer - Valid pointer for Playback Band Parser 20 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_PBP20       ,0x02204b80) /* [RW][64] RS Buffer - Wrap pointer for Playback Band Parser 20 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_PBP20       ,0x02204b88) /* [RW][64] RS Buffer - Read pointer for Playback Band Parser 20 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_PBP20          ,0x02204b90) /* [RW][64] RS Buffer - Watermark  Playback Band Parser 20 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_PBP21       ,0x02204b98) /* [RW][64] RS Buffer - Base pointer for Playback Band Parser 21 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_PBP21        ,0x02204ba0) /* [RW][64] RS Buffer - End pointer for Playback Band Parser 21 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_PBP21      ,0x02204ba8) /* [RW][64] RS Buffer - Write pointer for Playback Band Parser 21 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_PBP21      ,0x02204bb0) /* [RW][64] RS Buffer - Valid pointer for Playback Band Parser 21 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_PBP21       ,0x02204bb8) /* [RW][64] RS Buffer - Wrap pointer for Playback Band Parser 21 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_PBP21       ,0x02204bc0) /* [RW][64] RS Buffer - Read pointer for Playback Band Parser 21 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_PBP21          ,0x02204bc8) /* [RW][64] RS Buffer - Watermark  Playback Band Parser 21 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_PBP22       ,0x02204bd0) /* [RW][64] RS Buffer - Base pointer for Playback Band Parser 22 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_PBP22        ,0x02204bd8) /* [RW][64] RS Buffer - End pointer for Playback Band Parser 22 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_PBP22      ,0x02204be0) /* [RW][64] RS Buffer - Write pointer for Playback Band Parser 22 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_PBP22      ,0x02204be8) /* [RW][64] RS Buffer - Valid pointer for Playback Band Parser 22 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_PBP22       ,0x02204bf0) /* [RW][64] RS Buffer - Wrap pointer for Playback Band Parser 22 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_PBP22       ,0x02204bf8) /* [RW][64] RS Buffer - Read pointer for Playback Band Parser 22 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_PBP22          ,0x02204c00) /* [RW][64] RS Buffer - Watermark  Playback Band Parser 22 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_PBP23       ,0x02204c08) /* [RW][64] RS Buffer - Base pointer for  Playback Band Parser 23 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_PBP23        ,0x02204c10) /* [RW][64] RS Buffer - End pointer for  Playback Band Parser 23 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_PBP23      ,0x02204c18) /* [RW][64] RS Buffer - Write pointer for  Playback Band Parser 23 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_PBP23      ,0x02204c20) /* [RW][64] RS Buffer - Valid pointer for  Playback Band Parser 23 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_PBP23       ,0x02204c28) /* [RW][64] RS Buffer - Wrap pointer for  Playback Band Parser 23 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_PBP23       ,0x02204c30) /* [RW][64] RS Buffer - Read pointer for  Playback Band Parser 23 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_PBP23          ,0x02204c38) /* [RW][64] RS Buffer - Watermark Playback Band Parser 23 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_PBP24       ,0x02204c40) /* [RW][64] RS Buffer - Base pointer for  Playback Band Parser 24 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_PBP24        ,0x02204c48) /* [RW][64] RS Buffer - End pointer for  Playback Band Parser 24 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_PBP24      ,0x02204c50) /* [RW][64] RS Buffer - Write pointer for  Playback Band Parser 24 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_PBP24      ,0x02204c58) /* [RW][64] RS Buffer - Valid pointer for  Playback Band Parser 24 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_PBP24       ,0x02204c60) /* [RW][64] RS Buffer - Wrap pointer for  Playback Band Parser 24 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_PBP24       ,0x02204c68) /* [RW][64] RS Buffer - Read pointer for  Playback Band Parser 24 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_PBP24          ,0x02204c70) /* [RW][64] RS Buffer - Watermark   Playback Band Parser 24 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_PBP25       ,0x02204c78) /* [RW][64] RS Buffer - Base pointer for  Playback Band Parser 25 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_PBP25        ,0x02204c80) /* [RW][64] RS Buffer - End pointer for  Playback Band Parser 25 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_PBP25      ,0x02204c88) /* [RW][64] RS Buffer - Write pointer for  Playback Band Parser 25 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_PBP25      ,0x02204c90) /* [RW][64] RS Buffer - Valid pointer for  Playback Band Parser 25 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_PBP25       ,0x02204c98) /* [RW][64] RS Buffer - Wrap pointer for  Playback Band Parser 25 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_PBP25       ,0x02204ca0) /* [RW][64] RS Buffer - Read pointer for  Playback Band Parser 25 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_PBP25          ,0x02204ca8) /* [RW][64] RS Buffer - Watermark   Playback Band Parser 25 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_PBP26       ,0x02204cb0) /* [RW][64] RS Buffer - Base pointer for Playback Band Parser 26 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_PBP26        ,0x02204cb8) /* [RW][64] RS Buffer - End pointer for Playback Band Parser 26 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_PBP26      ,0x02204cc0) /* [RW][64] RS Buffer - Write pointer for Playback Band Parser 26 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_PBP26      ,0x02204cc8) /* [RW][64] RS Buffer - Valid pointer for Playback Band Parser 26 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_PBP26       ,0x02204cd0) /* [RW][64] RS Buffer - Wrap pointer for Playback Band Parser 26 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_PBP26       ,0x02204cd8) /* [RW][64] RS Buffer - Read pointer for Playback Band Parser 26 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_PBP26          ,0x02204ce0) /* [RW][64] RS Buffer - Watermark  Playback Band Parser 26 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_PBP27       ,0x02204ce8) /* [RW][64] RS Buffer - Base pointer for Playback Band Parser 27 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_PBP27        ,0x02204cf0) /* [RW][64] RS Buffer - End pointer for Playback Band Parser 27 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_PBP27      ,0x02204cf8) /* [RW][64] RS Buffer - Write pointer for Playback Band Parser 27 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_PBP27      ,0x02204d00) /* [RW][64] RS Buffer - Valid pointer for Playback Band Parser 27 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_PBP27       ,0x02204d08) /* [RW][64] RS Buffer - Wrap pointer for Playback Band Parser 27 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_PBP27       ,0x02204d10) /* [RW][64] RS Buffer - Read pointer for Playback Band Parser 27 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_PBP27          ,0x02204d18) /* [RW][64] RS Buffer - Watermark  Playback Band Parser 27 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_PBP28       ,0x02204d20) /* [RW][64] RS Buffer - Base pointer for Playback Band Parser 28 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_PBP28        ,0x02204d28) /* [RW][64] RS Buffer - End pointer for Playback Band Parser 28 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_PBP28      ,0x02204d30) /* [RW][64] RS Buffer - Write pointer for Playback Band Parser 28 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_PBP28      ,0x02204d38) /* [RW][64] RS Buffer - Valid pointer for Playback Band Parser 28 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_PBP28       ,0x02204d40) /* [RW][64] RS Buffer - Wrap pointer for Playback Band Parser 28 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_PBP28       ,0x02204d48) /* [RW][64] RS Buffer - Read pointer for Playback Band Parser 28 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_PBP28          ,0x02204d50) /* [RW][64] RS Buffer - Watermark  Playback Band Parser 28 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_PBP29       ,0x02204d58) /* [RW][64] RS Buffer - Base pointer for Playback Band Parser 29 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_PBP29        ,0x02204d60) /* [RW][64] RS Buffer - End pointer for Playback Band Parser 29 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_PBP29      ,0x02204d68) /* [RW][64] RS Buffer - Write pointer for Playback Band Parser 29 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_PBP29      ,0x02204d70) /* [RW][64] RS Buffer - Valid pointer for Playback Band Parser 29 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_PBP29       ,0x02204d78) /* [RW][64] RS Buffer - Wrap pointer for Playback Band Parser 29 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_PBP29       ,0x02204d80) /* [RW][64] RS Buffer - Read pointer for Playback Band Parser 29 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_PBP29          ,0x02204d88) /* [RW][64] RS Buffer - Watermark  Playback Band Parser 29 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_PBP30       ,0x02204d90) /* [RW][64] RS Buffer - Base pointer for Playback Band Parser 30 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_PBP30        ,0x02204d98) /* [RW][64] RS Buffer - End pointer for Playback Band Parser 30 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_PBP30      ,0x02204da0) /* [RW][64] RS Buffer - Write pointer for Playback Band Parser 30 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_PBP30      ,0x02204da8) /* [RW][64] RS Buffer - Valid pointer for Playback Band Parser 30 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_PBP30       ,0x02204db0) /* [RW][64] RS Buffer - Wrap pointer for Playback Band Parser 30 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_PBP30       ,0x02204db8) /* [RW][64] RS Buffer - Read pointer for Playback Band Parser 30 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_PBP30          ,0x02204dc0) /* [RW][64] RS Buffer - Watermark  Playback Band Parser 30 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_PBP31       ,0x02204dc8) /* [RW][64] RS Buffer - Base pointer for Playback Band Parser 31 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_PBP31        ,0x02204dd0) /* [RW][64] RS Buffer - End pointer for Playback Band Parser 31 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_PBP31      ,0x02204dd8) /* [RW][64] RS Buffer - Write pointer for Playback Band Parser 31 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_PBP31      ,0x02204de0) /* [RW][64] RS Buffer - Valid pointer for Playback Band Parser 31 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_PBP31       ,0x02204de8) /* [RW][64] RS Buffer - Wrap pointer for Playback Band Parser 31 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_PBP31       ,0x02204df0) /* [RW][64] RS Buffer - Read pointer for Playback Band Parser 31 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_PBP31          ,0x02204df8) /* [RW][64] RS Buffer - Watermark  Playback Band Parser 31 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_CARD_IBP0   ,0x02204e00) /* [RW][64] RS Buffer - Base pointer for  CARD Input Band Parser 0 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_CARD_IBP0    ,0x02204e08) /* [RW][64] RS Buffer - End pointer for  CARD Input Band Parser 0 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_CARD_IBP0  ,0x02204e10) /* [RW][64] RS Buffer - Write pointer for  CARD Input Band Parser 0 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_CARD_IBP0  ,0x02204e18) /* [RW][64] RS Buffer - Valid pointer for  CARD Input Band Parser 0 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_CARD_IBP0   ,0x02204e20) /* [RW][64] RS Buffer - Wrap pointer for  CARD Input Band Parser 0 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_CARD_IBP0   ,0x02204e28) /* [RW][64] RS Buffer - Read pointer for  CARD Input Band Parser 0 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_CARD_IBP0      ,0x02204e30) /* [RW][64] RS Buffer - Watermark CARD Input Band Parser 0 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_CARD_IBP1   ,0x02204e38) /* [RW][64] RS Buffer - Base pointer for  CARD Input Band Parser 1 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_CARD_IBP1    ,0x02204e40) /* [RW][64] RS Buffer - End pointer for  CARD Input Band Parser 1 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_CARD_IBP1  ,0x02204e48) /* [RW][64] RS Buffer - Write pointer for  CARD Input Band Parser */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_CARD_IBP1  ,0x02204e50) /* [RW][64] RS Buffer - Valid pointer for  CARD Input Band Parser 1 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_CARD_IBP1   ,0x02204e58) /* [RW][64] RS Buffer - Wrap pointer for  CARD Input Band Parser 1 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_CARD_IBP1   ,0x02204e60) /* [RW][64] RS Buffer - Read pointer for  CARD Input Band Parser 1 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_CARD_IBP1      ,0x02204e68) /* [RW][64] RS Buffer - Watermark   CARD Input Band Parser 1 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_CARD_IBP2   ,0x02204e70) /* [RW][64] RS Buffer - Base pointer for  CARD Input Band Parser 2 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_CARD_IBP2    ,0x02204e78) /* [RW][64] RS Buffer - End pointer for  CARD Input Band Parser 2 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_CARD_IBP2  ,0x02204e80) /* [RW][64] RS Buffer - Write pointer for  CARD Input Band Parser 2 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_CARD_IBP2  ,0x02204e88) /* [RW][64] RS Buffer - Valid pointer for  CARD Input Band Parser 2 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_CARD_IBP2   ,0x02204e90) /* [RW][64] RS Buffer - Wrap pointer for  CARD Input Band Parser 2 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_CARD_IBP2   ,0x02204e98) /* [RW][64] RS Buffer - Read pointer for  CARD Input Band Parser 2 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_CARD_IBP2      ,0x02204ea0) /* [RW][64] RS Buffer - Watermark   CARD Input Band Parser 2 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_CARD_IBP3   ,0x02204ea8) /* [RW][64] RS Buffer - Base pointer for CARD Input Band Parser 3 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_CARD_IBP3    ,0x02204eb0) /* [RW][64] RS Buffer - End pointer for CARD Input Band Parser 3 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_CARD_IBP3  ,0x02204eb8) /* [RW][64] RS Buffer - Write pointer for CARD Input Band Parser 3 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_CARD_IBP3  ,0x02204ec0) /* [RW][64] RS Buffer - Valid pointer for CARD Input Band Parser 3 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_CARD_IBP3   ,0x02204ec8) /* [RW][64] RS Buffer - Wrap pointer for CARD Input Band Parser 3 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_CARD_IBP3   ,0x02204ed0) /* [RW][64] RS Buffer - Read pointer for CARD Input Band Parser 3 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_CARD_IBP3      ,0x02204ed8) /* [RW][64] RS Buffer - Watermark  CARD Input Band Parser 3 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_CARD_IBP4   ,0x02204ee0) /* [RW][64] RS Buffer - Base pointer for CARD Input Band Parser 4 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_CARD_IBP4    ,0x02204ee8) /* [RW][64] RS Buffer - End pointer for CARD Input Band Parser 4 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_CARD_IBP4  ,0x02204ef0) /* [RW][64] RS Buffer - Write pointer for CARD Input Band Parser 4 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_CARD_IBP4  ,0x02204ef8) /* [RW][64] RS Buffer - Valid pointer for CARD Input Band Parser 4 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_CARD_IBP4   ,0x02204f00) /* [RW][64] RS Buffer - Wrap pointer for CARD Input Band Parser 4 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_CARD_IBP4   ,0x02204f08) /* [RW][64] RS Buffer - Read pointer for CARD Input Band Parser 4 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_CARD_IBP4      ,0x02204f10) /* [RW][64] RS Buffer - Watermark  CARD Input Band Parser 4 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_CARD_IBP5   ,0x02204f18) /* [RW][64] RS Buffer - Base pointer for CARD Input Band Parser 5 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_CARD_IBP5    ,0x02204f20) /* [RW][64] RS Buffer - End pointer for CARD Input Band Parser 5 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_CARD_IBP5  ,0x02204f28) /* [RW][64] RS Buffer - Write pointer for CARD Input Band Parser 5 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_CARD_IBP5  ,0x02204f30) /* [RW][64] RS Buffer - Valid pointer for CARD Input Band Parser 5 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_CARD_IBP5   ,0x02204f38) /* [RW][64] RS Buffer - Wrap pointer for CARD Input Band Parser 5 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_CARD_IBP5   ,0x02204f40) /* [RW][64] RS Buffer - Read pointer for CARD Input Band Parser 5 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_CARD_IBP5      ,0x02204f48) /* [RW][64] RS Buffer - Watermark  CARD Input Band Parser 5 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_CARD_IBP6   ,0x02204f50) /* [RW][64] RS Buffer - Base pointer for CARD Input Band Parser 6 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_CARD_IBP6    ,0x02204f58) /* [RW][64] RS Buffer - End pointer for CARD Input Band Parser 6 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_CARD_IBP6  ,0x02204f60) /* [RW][64] RS Buffer - Write pointer for CARD Input Band Parser 6 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_CARD_IBP6  ,0x02204f68) /* [RW][64] RS Buffer - Valid pointer for CARD Input Band Parser 6 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_CARD_IBP6   ,0x02204f70) /* [RW][64] RS Buffer - Wrap pointer for CARD Input Band Parser 6 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_CARD_IBP6   ,0x02204f78) /* [RW][64] RS Buffer - Read pointer for CARD Input Band Parser 6 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_CARD_IBP6      ,0x02204f80) /* [RW][64] RS Buffer - Watermark  CARD Input Band Parser 6 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_CARD_IBP7   ,0x02204f88) /* [RW][64] RS Buffer - Base pointer for  CARD Input Band Parser 7 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_CARD_IBP7    ,0x02204f90) /* [RW][64] RS Buffer - End pointer for  CARD Input Band Parser 7 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_CARD_IBP7  ,0x02204f98) /* [RW][64] RS Buffer - Write pointer for  CARD Input Band Parser 7 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_CARD_IBP7  ,0x02204fa0) /* [RW][64] RS Buffer - Valid pointer for  CARD Input Band Parser 7 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_CARD_IBP7   ,0x02204fa8) /* [RW][64] RS Buffer - Wrap pointer for  CARD Input Band Parser 7 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_CARD_IBP7   ,0x02204fb0) /* [RW][64] RS Buffer - Read pointer for  CARD Input Band Parser 7 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_CARD_IBP7      ,0x02204fb8) /* [RW][64] RS Buffer - Watermark CARD Input Band Parser 7 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_CARD_IBP8   ,0x02204fc0) /* [RW][64] RS Buffer - Base pointer for  CARD Input Band Parser 8 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_CARD_IBP8    ,0x02204fc8) /* [RW][64] RS Buffer - End pointer for  CARD Input Band Parser 8 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_CARD_IBP8  ,0x02204fd0) /* [RW][64] RS Buffer - Write pointer for  CARD Input Band Parser 8 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_CARD_IBP8  ,0x02204fd8) /* [RW][64] RS Buffer - Valid pointer for  CARD Input Band Parser 8 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_CARD_IBP8   ,0x02204fe0) /* [RW][64] RS Buffer - Wrap pointer for  CARD Input Band Parser 8 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_CARD_IBP8   ,0x02204fe8) /* [RW][64] RS Buffer - Read pointer for  CARD Input Band Parser 8 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_CARD_IBP8      ,0x02204ff0) /* [RW][64] RS Buffer - Watermark   CARD Input Band Parser 8 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_CARD_IBP9   ,0x02204ff8) /* [RW][64] RS Buffer - Base pointer for  CARD Input Band Parser 9 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_CARD_IBP9    ,0x02205000) /* [RW][64] RS Buffer - End pointer for  CARD Input Band Parser 9 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_CARD_IBP9  ,0x02205008) /* [RW][64] RS Buffer - Write pointer for  CARD Input Band Parser 9 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_CARD_IBP9  ,0x02205010) /* [RW][64] RS Buffer - Valid pointer for  CARD Input Band Parser 9 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_CARD_IBP9   ,0x02205018) /* [RW][64] RS Buffer - Wrap pointer for  CARD Input Band Parser 9 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_CARD_IBP9   ,0x02205020) /* [RW][64] RS Buffer - Read pointer for  CARD Input Band Parser 9 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_CARD_IBP9      ,0x02205028) /* [RW][64] RS Buffer - Watermark   CARD Input Band Parser 9 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_CARD_IBP10  ,0x02205030) /* [RW][64] RS Buffer - Base pointer for CARD Input Band Parser 10 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_CARD_IBP10   ,0x02205038) /* [RW][64] RS Buffer - End pointer for CARD Input Band Parser 10 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_CARD_IBP10 ,0x02205040) /* [RW][64] RS Buffer - Write pointer for CARD Input Band Parser 10 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_CARD_IBP10 ,0x02205048) /* [RW][64] RS Buffer - Valid pointer for CARD Input Band Parser 10 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_CARD_IBP10  ,0x02205050) /* [RW][64] RS Buffer - Wrap pointer for CARD Input Band Parser 10 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_CARD_IBP10  ,0x02205058) /* [RW][64] RS Buffer - Read pointer for CARD Input Band Parser 10 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_CARD_IBP10     ,0x02205060) /* [RW][64] RS Buffer - Watermark  CARD Input Band Parser 10 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_CARD_IBP11  ,0x02205068) /* [RW][64] RS Buffer - Base pointer for CARD Input Band Parser 11 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_CARD_IBP11   ,0x02205070) /* [RW][64] RS Buffer - End pointer for CARD Input Band Parser 11 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_CARD_IBP11 ,0x02205078) /* [RW][64] RS Buffer - Write pointer for CARD Input Band Parser 11 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_CARD_IBP11 ,0x02205080) /* [RW][64] RS Buffer - Valid pointer for CARD Input Band Parser 11 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_CARD_IBP11  ,0x02205088) /* [RW][64] RS Buffer - Wrap pointer for CARD Input Band Parser 11 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_CARD_IBP11  ,0x02205090) /* [RW][64] RS Buffer - Read pointer for CARD Input Band Parser 11 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_CARD_IBP11     ,0x02205098) /* [RW][64] RS Buffer - Watermark  CARD Input Band Parser 11 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_CARD_IBP12  ,0x022050a0) /* [RW][64] RS Buffer - Base pointer for CARD Input Band Parser 12 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_CARD_IBP12   ,0x022050a8) /* [RW][64] RS Buffer - End pointer for CARD Input Band Parser 12 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_CARD_IBP12 ,0x022050b0) /* [RW][64] RS Buffer - Write pointer for CARD Input Band Parser 12 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_CARD_IBP12 ,0x022050b8) /* [RW][64] RS Buffer - Valid pointer for CARD Input Band Parser 12 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_CARD_IBP12  ,0x022050c0) /* [RW][64] RS Buffer - Wrap pointer for CARD Input Band Parser 12 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_CARD_IBP12  ,0x022050c8) /* [RW][64] RS Buffer - Read pointer for CARD Input Band Parser 12 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_CARD_IBP12     ,0x022050d0) /* [RW][64] RS Buffer - Watermark  CARD Input Band Parser 12 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_CARD_IBP13  ,0x022050d8) /* [RW][64] RS Buffer - Base pointer for CARD Input Band Parser 13 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_CARD_IBP13   ,0x022050e0) /* [RW][64] RS Buffer - End pointer for CARD Input Band Parser 13 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_CARD_IBP13 ,0x022050e8) /* [RW][64] RS Buffer - Write pointer for CARD Input Band Parser 13 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_CARD_IBP13 ,0x022050f0) /* [RW][64] RS Buffer - Valid pointer for CARD Input Band Parser 13 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_CARD_IBP13  ,0x022050f8) /* [RW][64] RS Buffer - Wrap pointer for CARD Input Band Parser 13 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_CARD_IBP13  ,0x02205100) /* [RW][64] RS Buffer - Read pointer for CARD Input Band Parser 13 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_CARD_IBP13     ,0x02205108) /* [RW][64] RS Buffer - Watermark  CARD Input Band Parser 13 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_CARD_IBP14  ,0x02205110) /* [RW][64] RS Buffer - Base pointer for CARD Input Band Parser 14 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_CARD_IBP14   ,0x02205118) /* [RW][64] RS Buffer - End pointer for CARD Input Band Parser 14 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_CARD_IBP14 ,0x02205120) /* [RW][64] RS Buffer - Write pointer for CARD Input Band Parser 14 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_CARD_IBP14 ,0x02205128) /* [RW][64] RS Buffer - Valid pointer for CARD Input Band Parser 14 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_CARD_IBP14  ,0x02205130) /* [RW][64] RS Buffer - Wrap pointer for CARD Input Band Parser 14 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_CARD_IBP14  ,0x02205138) /* [RW][64] RS Buffer - Read pointer for CARD Input Band Parser 14 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_CARD_IBP14     ,0x02205140) /* [RW][64] RS Buffer - Watermark  CARD Input Band Parser 14 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_CARD_IBP15  ,0x02205148) /* [RW][64] RS Buffer - Base pointer for CARD Input Band Parser 15 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_CARD_IBP15   ,0x02205150) /* [RW][64] RS Buffer - End pointer for CARD Input Band Parser 15 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_CARD_IBP15 ,0x02205158) /* [RW][64] RS Buffer - Write pointer for CARD Input Band Parser 15 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_CARD_IBP15 ,0x02205160) /* [RW][64] RS Buffer - Valid pointer for CARD Input Band Parser 15 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_CARD_IBP15  ,0x02205168) /* [RW][64] RS Buffer - Wrap pointer for CARD Input Band Parser 15 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_CARD_IBP15  ,0x02205170) /* [RW][64] RS Buffer - Read pointer for CARD Input Band Parser 15 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_CARD_IBP15     ,0x02205178) /* [RW][64] RS Buffer - Watermark  CARD Input Band Parser 15 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_CARD_IBP16  ,0x02205180) /* [RW][64] RS Buffer - Base pointer for  CARD Input Band Parser 16 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_CARD_IBP16   ,0x02205188) /* [RW][64] RS Buffer - End pointer for  CARD Input Band Parser 16 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_CARD_IBP16 ,0x02205190) /* [RW][64] RS Buffer - Write pointer for  CARD Input Band Parser 16 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_CARD_IBP16 ,0x02205198) /* [RW][64] RS Buffer - Valid pointer for  CARD Input Band Parser 16 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_CARD_IBP16  ,0x022051a0) /* [RW][64] RS Buffer - Wrap pointer for  CARD Input Band Parser 16 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_CARD_IBP16  ,0x022051a8) /* [RW][64] RS Buffer - Read pointer for  CARD Input Band Parser 16 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_CARD_IBP16     ,0x022051b0) /* [RW][64] RS Buffer - Watermark CARD Input Band Parser 16 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_CARD_IBP17  ,0x022051b8) /* [RW][64] RS Buffer - Base pointer for  CARD Input Band Parser 17 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_CARD_IBP17   ,0x022051c0) /* [RW][64] RS Buffer - End pointer for  CARD Input Band Parser 17 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_CARD_IBP17 ,0x022051c8) /* [RW][64] RS Buffer - Write pointer for  CARD Input Band Parser 17 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_CARD_IBP17 ,0x022051d0) /* [RW][64] RS Buffer - Valid pointer for  CARD Input Band Parser 17 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_CARD_IBP17  ,0x022051d8) /* [RW][64] RS Buffer - Wrap pointer for  CARD Input Band Parser 17 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_CARD_IBP17  ,0x022051e0) /* [RW][64] RS Buffer - Read pointer for  CARD Input Band Parser 17 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_CARD_IBP17     ,0x022051e8) /* [RW][64] RS Buffer - Watermark   CARD Input Band Parser 17 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_CARD_IBP18  ,0x022051f0) /* [RW][64] RS Buffer - Base pointer for  CARD Input Band Parser 18 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_CARD_IBP18   ,0x022051f8) /* [RW][64] RS Buffer - End pointer for  CARD Input Band Parser 18 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_CARD_IBP18 ,0x02205200) /* [RW][64] RS Buffer - Write pointer for  CARD Input Band Parser 18 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_CARD_IBP18 ,0x02205208) /* [RW][64] RS Buffer - Valid pointer for  CARD Input Band Parser 18 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_CARD_IBP18  ,0x02205210) /* [RW][64] RS Buffer - Wrap pointer for  CARD Input Band Parser 18 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_CARD_IBP18  ,0x02205218) /* [RW][64] RS Buffer - Read pointer for  CARD Input Band Parser 18 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_CARD_IBP18     ,0x02205220) /* [RW][64] RS Buffer - Watermark   CARD Input Band Parser 18 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_CARD_IBP19  ,0x02205228) /* [RW][64] RS Buffer - Base pointer for CARD Input Band Parser 19 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_CARD_IBP19   ,0x02205230) /* [RW][64] RS Buffer - End pointer for CARD Input Band Parser 19 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_CARD_IBP19 ,0x02205238) /* [RW][64] RS Buffer - Write pointer for CARD Input Band Parser 19 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_CARD_IBP19 ,0x02205240) /* [RW][64] RS Buffer - Valid pointer for CARD Input Band Parser 19 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_CARD_IBP19  ,0x02205248) /* [RW][64] RS Buffer - Wrap pointer for CARD Input Band Parser 19 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_CARD_IBP19  ,0x02205250) /* [RW][64] RS Buffer - Read pointer for CARD Input Band Parser 19 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_CARD_IBP19     ,0x02205258) /* [RW][64] RS Buffer - Watermark  CARD Input Band Parser 19 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_CARD_IBP20  ,0x02205260) /* [RW][64] RS Buffer - Base pointer for CARD Input Band Parser 20 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_CARD_IBP20   ,0x02205268) /* [RW][64] RS Buffer - End pointer for CARD Input Band Parser 20 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_CARD_IBP20 ,0x02205270) /* [RW][64] RS Buffer - Write pointer for CARD Input Band Parser 20 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_CARD_IBP20 ,0x02205278) /* [RW][64] RS Buffer - Valid pointer for CARD Input Band Parser 20 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_CARD_IBP20  ,0x02205280) /* [RW][64] RS Buffer - Wrap pointer for CARD Input Band Parser 20 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_CARD_IBP20  ,0x02205288) /* [RW][64] RS Buffer - Read pointer for CARD Input Band Parser 20 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_CARD_IBP20     ,0x02205290) /* [RW][64] RS Buffer - Watermark  CARD Input Band Parser 20 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_CARD_IBP21  ,0x02205298) /* [RW][64] RS Buffer - Base pointer for CARD Input Band Parser 21 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_CARD_IBP21   ,0x022052a0) /* [RW][64] RS Buffer - End pointer for CARD Input Band Parser 21 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_CARD_IBP21 ,0x022052a8) /* [RW][64] RS Buffer - Write pointer for CARD Input Band Parser 21 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_CARD_IBP21 ,0x022052b0) /* [RW][64] RS Buffer - Valid pointer for CARD Input Band Parser 21 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_CARD_IBP21  ,0x022052b8) /* [RW][64] RS Buffer - Wrap pointer for CARD Input Band Parser 21 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_CARD_IBP21  ,0x022052c0) /* [RW][64] RS Buffer - Read pointer for CARD Input Band Parser 21 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_CARD_IBP21     ,0x022052c8) /* [RW][64] RS Buffer - Watermark  CARD Input Band Parser 21 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_CARD_IBP22  ,0x022052d0) /* [RW][64] RS Buffer - Base pointer for CARD Input Band Parser 22 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_CARD_IBP22   ,0x022052d8) /* [RW][64] RS Buffer - End pointer for CARD Input Band Parser 22 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_CARD_IBP22 ,0x022052e0) /* [RW][64] RS Buffer - Write pointer for CARD Input Band Parser 22 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_CARD_IBP22 ,0x022052e8) /* [RW][64] RS Buffer - Valid pointer for CARD Input Band Parser 22 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_CARD_IBP22  ,0x022052f0) /* [RW][64] RS Buffer - Wrap pointer for CARD Input Band Parser 22 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_CARD_IBP22  ,0x022052f8) /* [RW][64] RS Buffer - Read pointer for CARD Input Band Parser 22 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_CARD_IBP22     ,0x02205300) /* [RW][64] RS Buffer - Watermark  CARD Input Band Parser 22 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_BASE_POINTER_CARD_IBP23  ,0x02205308) /* [RW][64] RS Buffer - Base pointer for  CARD Input Band Parser 23 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_END_POINTER_CARD_IBP23   ,0x02205310) /* [RW][64] RS Buffer - End pointer for  CARD Input Band Parser 23 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRITE_POINTER_CARD_IBP23 ,0x02205318) /* [RW][64] RS Buffer - Write pointer for  CARD Input Band Parser 23 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_VALID_POINTER_CARD_IBP23 ,0x02205320) /* [RW][64] RS Buffer - Valid pointer for  CARD Input Band Parser 23 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WRAP_POINTER_CARD_IBP23  ,0x02205328) /* [RW][64] RS Buffer - Wrap pointer for  CARD Input Band Parser 23 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_READ_POINTER_CARD_IBP23  ,0x02205330) /* [RW][64] RS Buffer - Read pointer for  CARD Input Band Parser 23 */
BCHP_REGISTER_64BIT(BCHP_XPT_RSBUFF_WATERMARK_CARD_IBP23     ,0x02205338) /* [RW][64] RS Buffer - Watermark CARD Input Band Parser 23 */
BCHP_REGISTER_64BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT0_42B     ,0x0220b090) /* [RO][64] STC 42-bit Snapshot0 */
BCHP_REGISTER_64BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT1_42B     ,0x0220b0a8) /* [RO][64] STC 42-bit Snapshot1 */
BCHP_REGISTER_64BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT2_42B     ,0x0220b0c0) /* [RO][64] STC 42-bit Snapshot2 */
BCHP_REGISTER_64BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT3_42B     ,0x0220b0d8) /* [RO][64] STC 42-bit Snapshot3 */
BCHP_REGISTER_64BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT4_42B     ,0x0220b0f0) /* [RO][64] STC 42-bit Snapshot4 */
BCHP_REGISTER_64BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT5_42B     ,0x0220b108) /* [RO][64] STC 42-bit Snapshot5 */
BCHP_REGISTER_64BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT6_42B     ,0x0220b120) /* [RO][64] STC 42-bit Snapshot6 */
BCHP_REGISTER_64BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT7_42B     ,0x0220b138) /* [RO][64] STC 42-bit Snapshot7 */
BCHP_REGISTER_64BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT8_42B     ,0x0220b150) /* [RO][64] STC 42-bit Snapshot8 */
BCHP_REGISTER_64BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT9_42B     ,0x0220b168) /* [RO][64] STC 42-bit Snapshot9 */
BCHP_REGISTER_64BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT10_42B    ,0x0220b180) /* [RO][64] STC 42-bit Snapshot10 */
BCHP_REGISTER_64BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT11_42B    ,0x0220b198) /* [RO][64] STC 42-bit Snapshot11 */
BCHP_REGISTER_64BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT12_42B    ,0x0220b1b0) /* [RO][64] STC 42-bit Snapshot12 */
BCHP_REGISTER_64BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT13_42B    ,0x0220b1c8) /* [RO][64] STC 42-bit Snapshot13 */
BCHP_REGISTER_64BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT14_42B    ,0x0220b1e0) /* [RO][64] STC 42-bit Snapshot14 */
BCHP_REGISTER_64BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT15_42B    ,0x0220b1f8) /* [RO][64] STC 42-bit Snapshot15 */
BCHP_REGISTER_64BIT(BCHP_XPT_PCROFFSET_STC0                  ,0x0220b298) /* [RW][64] STC0 Counter */
BCHP_REGISTER_64BIT(BCHP_XPT_PCROFFSET_STC1                  ,0x0220b2d8) /* [RW][64] STC1 Counter */
BCHP_REGISTER_64BIT(BCHP_XPT_PCROFFSET_STC2                  ,0x0220b318) /* [RW][64] STC2 Counter */
BCHP_REGISTER_64BIT(BCHP_XPT_PCROFFSET_STC3                  ,0x0220b358) /* [RW][64] STC3 Counter */
BCHP_REGISTER_64BIT(BCHP_XPT_PCROFFSET_STC4                  ,0x0220b398) /* [RW][64] STC4 Counter */
BCHP_REGISTER_64BIT(BCHP_XPT_PCROFFSET_STC5                  ,0x0220b3d8) /* [RW][64] STC5 Counter */
BCHP_REGISTER_64BIT(BCHP_XPT_PCROFFSET_STC6                  ,0x0220b418) /* [RW][64] STC6 Counter */
BCHP_REGISTER_64BIT(BCHP_XPT_PCROFFSET_STC7                  ,0x0220b458) /* [RW][64] STC7 Counter */
BCHP_REGISTER_64BIT(BCHP_XPT_PCROFFSET_STC8                  ,0x0220b498) /* [RW][64] STC8 Counter */
BCHP_REGISTER_64BIT(BCHP_XPT_PCROFFSET_STC9                  ,0x0220b4d8) /* [RW][64] STC9 Counter */
BCHP_REGISTER_64BIT(BCHP_XPT_PCROFFSET_STC10                 ,0x0220b518) /* [RW][64] STC10 Counter */
BCHP_REGISTER_64BIT(BCHP_XPT_PCROFFSET_STC11                 ,0x0220b558) /* [RW][64] STC11 Counter */
BCHP_REGISTER_64BIT(BCHP_XPT_PCROFFSET_STC12                 ,0x0220b598) /* [RW][64] STC12 Counter */
BCHP_REGISTER_64BIT(BCHP_XPT_PCROFFSET_STC13                 ,0x0220b5d8) /* [RW][64] STC13 Counter */
BCHP_REGISTER_64BIT(BCHP_XPT_PCROFFSET_STC14                 ,0x0220b618) /* [RW][64] STC14 Counter */
BCHP_REGISTER_64BIT(BCHP_XPT_PCROFFSET_STC15                 ,0x0220b658) /* [RW][64] STC15 Counter */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX0_AV_CDB_WRITE_PTR       ,0x02240000) /* [RW][64] Context CDB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX0_AV_CDB_READ_PTR        ,0x02240008) /* [RW][64] Context CDB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX0_AV_CDB_BASE_PTR        ,0x02240010) /* [RW][64] Context CDB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX0_AV_CDB_END_PTR         ,0x02240018) /* [RW][64] Context CDB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX0_AV_CDB_VALID_PTR       ,0x02240020) /* [RW][64] Context CDB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX0_AV_CDB_WRAPAROUND_PTR  ,0x02240028) /* [RW][64] Context CDB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX0_AV_ITB_WRITE_PTR       ,0x02240048) /* [RW][64] Context ITB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX0_AV_ITB_READ_PTR        ,0x02240050) /* [RW][64] Context ITB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX0_AV_ITB_BASE_PTR        ,0x02240058) /* [RW][64] Context ITB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX0_AV_ITB_END_PTR         ,0x02240060) /* [RW][64] Context ITB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX0_AV_ITB_VALID_PTR       ,0x02240068) /* [RW][64] Context ITB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX0_AV_ITB_WRAPAROUND_PTR  ,0x02240070) /* [RW][64] Context ITB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX1_AV_CDB_WRITE_PTR       ,0x02240280) /* [RW][64] Context CDB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX1_AV_CDB_READ_PTR        ,0x02240288) /* [RW][64] Context CDB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX1_AV_CDB_BASE_PTR        ,0x02240290) /* [RW][64] Context CDB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX1_AV_CDB_END_PTR         ,0x02240298) /* [RW][64] Context CDB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX1_AV_CDB_VALID_PTR       ,0x022402a0) /* [RW][64] Context CDB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX1_AV_CDB_WRAPAROUND_PTR  ,0x022402a8) /* [RW][64] Context CDB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX1_AV_ITB_WRITE_PTR       ,0x022402c8) /* [RW][64] Context ITB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX1_AV_ITB_READ_PTR        ,0x022402d0) /* [RW][64] Context ITB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX1_AV_ITB_BASE_PTR        ,0x022402d8) /* [RW][64] Context ITB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX1_AV_ITB_END_PTR         ,0x022402e0) /* [RW][64] Context ITB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX1_AV_ITB_VALID_PTR       ,0x022402e8) /* [RW][64] Context ITB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX1_AV_ITB_WRAPAROUND_PTR  ,0x022402f0) /* [RW][64] Context ITB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX2_AV_CDB_WRITE_PTR       ,0x02240500) /* [RW][64] Context CDB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX2_AV_CDB_READ_PTR        ,0x02240508) /* [RW][64] Context CDB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX2_AV_CDB_BASE_PTR        ,0x02240510) /* [RW][64] Context CDB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX2_AV_CDB_END_PTR         ,0x02240518) /* [RW][64] Context CDB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX2_AV_CDB_VALID_PTR       ,0x02240520) /* [RW][64] Context CDB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX2_AV_CDB_WRAPAROUND_PTR  ,0x02240528) /* [RW][64] Context CDB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX2_AV_ITB_WRITE_PTR       ,0x02240548) /* [RW][64] Context ITB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX2_AV_ITB_READ_PTR        ,0x02240550) /* [RW][64] Context ITB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX2_AV_ITB_BASE_PTR        ,0x02240558) /* [RW][64] Context ITB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX2_AV_ITB_END_PTR         ,0x02240560) /* [RW][64] Context ITB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX2_AV_ITB_VALID_PTR       ,0x02240568) /* [RW][64] Context ITB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX2_AV_ITB_WRAPAROUND_PTR  ,0x02240570) /* [RW][64] Context ITB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX3_AV_CDB_WRITE_PTR       ,0x02240780) /* [RW][64] Context CDB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX3_AV_CDB_READ_PTR        ,0x02240788) /* [RW][64] Context CDB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX3_AV_CDB_BASE_PTR        ,0x02240790) /* [RW][64] Context CDB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX3_AV_CDB_END_PTR         ,0x02240798) /* [RW][64] Context CDB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX3_AV_CDB_VALID_PTR       ,0x022407a0) /* [RW][64] Context CDB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX3_AV_CDB_WRAPAROUND_PTR  ,0x022407a8) /* [RW][64] Context CDB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX3_AV_ITB_WRITE_PTR       ,0x022407c8) /* [RW][64] Context ITB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX3_AV_ITB_READ_PTR        ,0x022407d0) /* [RW][64] Context ITB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX3_AV_ITB_BASE_PTR        ,0x022407d8) /* [RW][64] Context ITB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX3_AV_ITB_END_PTR         ,0x022407e0) /* [RW][64] Context ITB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX3_AV_ITB_VALID_PTR       ,0x022407e8) /* [RW][64] Context ITB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX3_AV_ITB_WRAPAROUND_PTR  ,0x022407f0) /* [RW][64] Context ITB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX4_AV_CDB_WRITE_PTR       ,0x02240a00) /* [RW][64] Context CDB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX4_AV_CDB_READ_PTR        ,0x02240a08) /* [RW][64] Context CDB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX4_AV_CDB_BASE_PTR        ,0x02240a10) /* [RW][64] Context CDB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX4_AV_CDB_END_PTR         ,0x02240a18) /* [RW][64] Context CDB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX4_AV_CDB_VALID_PTR       ,0x02240a20) /* [RW][64] Context CDB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX4_AV_CDB_WRAPAROUND_PTR  ,0x02240a28) /* [RW][64] Context CDB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX4_AV_ITB_WRITE_PTR       ,0x02240a48) /* [RW][64] Context ITB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX4_AV_ITB_READ_PTR        ,0x02240a50) /* [RW][64] Context ITB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX4_AV_ITB_BASE_PTR        ,0x02240a58) /* [RW][64] Context ITB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX4_AV_ITB_END_PTR         ,0x02240a60) /* [RW][64] Context ITB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX4_AV_ITB_VALID_PTR       ,0x02240a68) /* [RW][64] Context ITB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX4_AV_ITB_WRAPAROUND_PTR  ,0x02240a70) /* [RW][64] Context ITB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX5_AV_CDB_WRITE_PTR       ,0x02240c80) /* [RW][64] Context CDB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX5_AV_CDB_READ_PTR        ,0x02240c88) /* [RW][64] Context CDB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX5_AV_CDB_BASE_PTR        ,0x02240c90) /* [RW][64] Context CDB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX5_AV_CDB_END_PTR         ,0x02240c98) /* [RW][64] Context CDB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX5_AV_CDB_VALID_PTR       ,0x02240ca0) /* [RW][64] Context CDB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX5_AV_CDB_WRAPAROUND_PTR  ,0x02240ca8) /* [RW][64] Context CDB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX5_AV_ITB_WRITE_PTR       ,0x02240cc8) /* [RW][64] Context ITB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX5_AV_ITB_READ_PTR        ,0x02240cd0) /* [RW][64] Context ITB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX5_AV_ITB_BASE_PTR        ,0x02240cd8) /* [RW][64] Context ITB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX5_AV_ITB_END_PTR         ,0x02240ce0) /* [RW][64] Context ITB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX5_AV_ITB_VALID_PTR       ,0x02240ce8) /* [RW][64] Context ITB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX5_AV_ITB_WRAPAROUND_PTR  ,0x02240cf0) /* [RW][64] Context ITB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX6_AV_CDB_WRITE_PTR       ,0x02240f00) /* [RW][64] Context CDB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX6_AV_CDB_READ_PTR        ,0x02240f08) /* [RW][64] Context CDB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX6_AV_CDB_BASE_PTR        ,0x02240f10) /* [RW][64] Context CDB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX6_AV_CDB_END_PTR         ,0x02240f18) /* [RW][64] Context CDB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX6_AV_CDB_VALID_PTR       ,0x02240f20) /* [RW][64] Context CDB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX6_AV_CDB_WRAPAROUND_PTR  ,0x02240f28) /* [RW][64] Context CDB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX6_AV_ITB_WRITE_PTR       ,0x02240f48) /* [RW][64] Context ITB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX6_AV_ITB_READ_PTR        ,0x02240f50) /* [RW][64] Context ITB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX6_AV_ITB_BASE_PTR        ,0x02240f58) /* [RW][64] Context ITB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX6_AV_ITB_END_PTR         ,0x02240f60) /* [RW][64] Context ITB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX6_AV_ITB_VALID_PTR       ,0x02240f68) /* [RW][64] Context ITB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX6_AV_ITB_WRAPAROUND_PTR  ,0x02240f70) /* [RW][64] Context ITB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX7_AV_CDB_WRITE_PTR       ,0x02241180) /* [RW][64] Context CDB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX7_AV_CDB_READ_PTR        ,0x02241188) /* [RW][64] Context CDB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX7_AV_CDB_BASE_PTR        ,0x02241190) /* [RW][64] Context CDB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX7_AV_CDB_END_PTR         ,0x02241198) /* [RW][64] Context CDB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX7_AV_CDB_VALID_PTR       ,0x022411a0) /* [RW][64] Context CDB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX7_AV_CDB_WRAPAROUND_PTR  ,0x022411a8) /* [RW][64] Context CDB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX7_AV_ITB_WRITE_PTR       ,0x022411c8) /* [RW][64] Context ITB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX7_AV_ITB_READ_PTR        ,0x022411d0) /* [RW][64] Context ITB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX7_AV_ITB_BASE_PTR        ,0x022411d8) /* [RW][64] Context ITB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX7_AV_ITB_END_PTR         ,0x022411e0) /* [RW][64] Context ITB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX7_AV_ITB_VALID_PTR       ,0x022411e8) /* [RW][64] Context ITB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX7_AV_ITB_WRAPAROUND_PTR  ,0x022411f0) /* [RW][64] Context ITB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX8_AV_CDB_WRITE_PTR       ,0x02241400) /* [RW][64] Context CDB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX8_AV_CDB_READ_PTR        ,0x02241408) /* [RW][64] Context CDB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX8_AV_CDB_BASE_PTR        ,0x02241410) /* [RW][64] Context CDB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX8_AV_CDB_END_PTR         ,0x02241418) /* [RW][64] Context CDB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX8_AV_CDB_VALID_PTR       ,0x02241420) /* [RW][64] Context CDB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX8_AV_CDB_WRAPAROUND_PTR  ,0x02241428) /* [RW][64] Context CDB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX8_AV_ITB_WRITE_PTR       ,0x02241448) /* [RW][64] Context ITB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX8_AV_ITB_READ_PTR        ,0x02241450) /* [RW][64] Context ITB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX8_AV_ITB_BASE_PTR        ,0x02241458) /* [RW][64] Context ITB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX8_AV_ITB_END_PTR         ,0x02241460) /* [RW][64] Context ITB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX8_AV_ITB_VALID_PTR       ,0x02241468) /* [RW][64] Context ITB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX8_AV_ITB_WRAPAROUND_PTR  ,0x02241470) /* [RW][64] Context ITB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX9_AV_CDB_WRITE_PTR       ,0x02241680) /* [RW][64] Context CDB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX9_AV_CDB_READ_PTR        ,0x02241688) /* [RW][64] Context CDB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX9_AV_CDB_BASE_PTR        ,0x02241690) /* [RW][64] Context CDB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX9_AV_CDB_END_PTR         ,0x02241698) /* [RW][64] Context CDB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX9_AV_CDB_VALID_PTR       ,0x022416a0) /* [RW][64] Context CDB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX9_AV_CDB_WRAPAROUND_PTR  ,0x022416a8) /* [RW][64] Context CDB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX9_AV_ITB_WRITE_PTR       ,0x022416c8) /* [RW][64] Context ITB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX9_AV_ITB_READ_PTR        ,0x022416d0) /* [RW][64] Context ITB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX9_AV_ITB_BASE_PTR        ,0x022416d8) /* [RW][64] Context ITB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX9_AV_ITB_END_PTR         ,0x022416e0) /* [RW][64] Context ITB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX9_AV_ITB_VALID_PTR       ,0x022416e8) /* [RW][64] Context ITB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX9_AV_ITB_WRAPAROUND_PTR  ,0x022416f0) /* [RW][64] Context ITB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX10_AV_CDB_WRITE_PTR      ,0x02241900) /* [RW][64] Context CDB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX10_AV_CDB_READ_PTR       ,0x02241908) /* [RW][64] Context CDB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX10_AV_CDB_BASE_PTR       ,0x02241910) /* [RW][64] Context CDB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX10_AV_CDB_END_PTR        ,0x02241918) /* [RW][64] Context CDB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX10_AV_CDB_VALID_PTR      ,0x02241920) /* [RW][64] Context CDB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX10_AV_CDB_WRAPAROUND_PTR ,0x02241928) /* [RW][64] Context CDB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX10_AV_ITB_WRITE_PTR      ,0x02241948) /* [RW][64] Context ITB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX10_AV_ITB_READ_PTR       ,0x02241950) /* [RW][64] Context ITB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX10_AV_ITB_BASE_PTR       ,0x02241958) /* [RW][64] Context ITB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX10_AV_ITB_END_PTR        ,0x02241960) /* [RW][64] Context ITB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX10_AV_ITB_VALID_PTR      ,0x02241968) /* [RW][64] Context ITB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX10_AV_ITB_WRAPAROUND_PTR ,0x02241970) /* [RW][64] Context ITB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX11_AV_CDB_WRITE_PTR      ,0x02241b80) /* [RW][64] Context CDB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX11_AV_CDB_READ_PTR       ,0x02241b88) /* [RW][64] Context CDB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX11_AV_CDB_BASE_PTR       ,0x02241b90) /* [RW][64] Context CDB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX11_AV_CDB_END_PTR        ,0x02241b98) /* [RW][64] Context CDB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX11_AV_CDB_VALID_PTR      ,0x02241ba0) /* [RW][64] Context CDB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX11_AV_CDB_WRAPAROUND_PTR ,0x02241ba8) /* [RW][64] Context CDB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX11_AV_ITB_WRITE_PTR      ,0x02241bc8) /* [RW][64] Context ITB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX11_AV_ITB_READ_PTR       ,0x02241bd0) /* [RW][64] Context ITB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX11_AV_ITB_BASE_PTR       ,0x02241bd8) /* [RW][64] Context ITB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX11_AV_ITB_END_PTR        ,0x02241be0) /* [RW][64] Context ITB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX11_AV_ITB_VALID_PTR      ,0x02241be8) /* [RW][64] Context ITB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX11_AV_ITB_WRAPAROUND_PTR ,0x02241bf0) /* [RW][64] Context ITB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX12_AV_CDB_WRITE_PTR      ,0x02241e00) /* [RW][64] Context CDB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX12_AV_CDB_READ_PTR       ,0x02241e08) /* [RW][64] Context CDB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX12_AV_CDB_BASE_PTR       ,0x02241e10) /* [RW][64] Context CDB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX12_AV_CDB_END_PTR        ,0x02241e18) /* [RW][64] Context CDB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX12_AV_CDB_VALID_PTR      ,0x02241e20) /* [RW][64] Context CDB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX12_AV_CDB_WRAPAROUND_PTR ,0x02241e28) /* [RW][64] Context CDB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX12_AV_ITB_WRITE_PTR      ,0x02241e48) /* [RW][64] Context ITB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX12_AV_ITB_READ_PTR       ,0x02241e50) /* [RW][64] Context ITB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX12_AV_ITB_BASE_PTR       ,0x02241e58) /* [RW][64] Context ITB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX12_AV_ITB_END_PTR        ,0x02241e60) /* [RW][64] Context ITB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX12_AV_ITB_VALID_PTR      ,0x02241e68) /* [RW][64] Context ITB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX12_AV_ITB_WRAPAROUND_PTR ,0x02241e70) /* [RW][64] Context ITB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX13_AV_CDB_WRITE_PTR      ,0x02242080) /* [RW][64] Context CDB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX13_AV_CDB_READ_PTR       ,0x02242088) /* [RW][64] Context CDB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX13_AV_CDB_BASE_PTR       ,0x02242090) /* [RW][64] Context CDB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX13_AV_CDB_END_PTR        ,0x02242098) /* [RW][64] Context CDB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX13_AV_CDB_VALID_PTR      ,0x022420a0) /* [RW][64] Context CDB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX13_AV_CDB_WRAPAROUND_PTR ,0x022420a8) /* [RW][64] Context CDB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX13_AV_ITB_WRITE_PTR      ,0x022420c8) /* [RW][64] Context ITB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX13_AV_ITB_READ_PTR       ,0x022420d0) /* [RW][64] Context ITB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX13_AV_ITB_BASE_PTR       ,0x022420d8) /* [RW][64] Context ITB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX13_AV_ITB_END_PTR        ,0x022420e0) /* [RW][64] Context ITB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX13_AV_ITB_VALID_PTR      ,0x022420e8) /* [RW][64] Context ITB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX13_AV_ITB_WRAPAROUND_PTR ,0x022420f0) /* [RW][64] Context ITB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX14_AV_CDB_WRITE_PTR      ,0x02242300) /* [RW][64] Context CDB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX14_AV_CDB_READ_PTR       ,0x02242308) /* [RW][64] Context CDB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX14_AV_CDB_BASE_PTR       ,0x02242310) /* [RW][64] Context CDB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX14_AV_CDB_END_PTR        ,0x02242318) /* [RW][64] Context CDB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX14_AV_CDB_VALID_PTR      ,0x02242320) /* [RW][64] Context CDB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX14_AV_CDB_WRAPAROUND_PTR ,0x02242328) /* [RW][64] Context CDB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX14_AV_ITB_WRITE_PTR      ,0x02242348) /* [RW][64] Context ITB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX14_AV_ITB_READ_PTR       ,0x02242350) /* [RW][64] Context ITB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX14_AV_ITB_BASE_PTR       ,0x02242358) /* [RW][64] Context ITB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX14_AV_ITB_END_PTR        ,0x02242360) /* [RW][64] Context ITB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX14_AV_ITB_VALID_PTR      ,0x02242368) /* [RW][64] Context ITB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX14_AV_ITB_WRAPAROUND_PTR ,0x02242370) /* [RW][64] Context ITB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX15_AV_CDB_WRITE_PTR      ,0x02242580) /* [RW][64] Context CDB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX15_AV_CDB_READ_PTR       ,0x02242588) /* [RW][64] Context CDB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX15_AV_CDB_BASE_PTR       ,0x02242590) /* [RW][64] Context CDB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX15_AV_CDB_END_PTR        ,0x02242598) /* [RW][64] Context CDB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX15_AV_CDB_VALID_PTR      ,0x022425a0) /* [RW][64] Context CDB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX15_AV_CDB_WRAPAROUND_PTR ,0x022425a8) /* [RW][64] Context CDB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX15_AV_ITB_WRITE_PTR      ,0x022425c8) /* [RW][64] Context ITB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX15_AV_ITB_READ_PTR       ,0x022425d0) /* [RW][64] Context ITB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX15_AV_ITB_BASE_PTR       ,0x022425d8) /* [RW][64] Context ITB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX15_AV_ITB_END_PTR        ,0x022425e0) /* [RW][64] Context ITB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX15_AV_ITB_VALID_PTR      ,0x022425e8) /* [RW][64] Context ITB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX15_AV_ITB_WRAPAROUND_PTR ,0x022425f0) /* [RW][64] Context ITB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX16_AV_CDB_WRITE_PTR      ,0x02242800) /* [RW][64] Context CDB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX16_AV_CDB_READ_PTR       ,0x02242808) /* [RW][64] Context CDB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX16_AV_CDB_BASE_PTR       ,0x02242810) /* [RW][64] Context CDB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX16_AV_CDB_END_PTR        ,0x02242818) /* [RW][64] Context CDB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX16_AV_CDB_VALID_PTR      ,0x02242820) /* [RW][64] Context CDB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX16_AV_CDB_WRAPAROUND_PTR ,0x02242828) /* [RW][64] Context CDB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX16_AV_ITB_WRITE_PTR      ,0x02242848) /* [RW][64] Context ITB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX16_AV_ITB_READ_PTR       ,0x02242850) /* [RW][64] Context ITB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX16_AV_ITB_BASE_PTR       ,0x02242858) /* [RW][64] Context ITB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX16_AV_ITB_END_PTR        ,0x02242860) /* [RW][64] Context ITB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX16_AV_ITB_VALID_PTR      ,0x02242868) /* [RW][64] Context ITB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX16_AV_ITB_WRAPAROUND_PTR ,0x02242870) /* [RW][64] Context ITB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX17_AV_CDB_WRITE_PTR      ,0x02242a80) /* [RW][64] Context CDB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX17_AV_CDB_READ_PTR       ,0x02242a88) /* [RW][64] Context CDB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX17_AV_CDB_BASE_PTR       ,0x02242a90) /* [RW][64] Context CDB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX17_AV_CDB_END_PTR        ,0x02242a98) /* [RW][64] Context CDB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX17_AV_CDB_VALID_PTR      ,0x02242aa0) /* [RW][64] Context CDB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX17_AV_CDB_WRAPAROUND_PTR ,0x02242aa8) /* [RW][64] Context CDB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX17_AV_ITB_WRITE_PTR      ,0x02242ac8) /* [RW][64] Context ITB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX17_AV_ITB_READ_PTR       ,0x02242ad0) /* [RW][64] Context ITB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX17_AV_ITB_BASE_PTR       ,0x02242ad8) /* [RW][64] Context ITB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX17_AV_ITB_END_PTR        ,0x02242ae0) /* [RW][64] Context ITB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX17_AV_ITB_VALID_PTR      ,0x02242ae8) /* [RW][64] Context ITB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX17_AV_ITB_WRAPAROUND_PTR ,0x02242af0) /* [RW][64] Context ITB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX18_AV_CDB_WRITE_PTR      ,0x02242d00) /* [RW][64] Context CDB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX18_AV_CDB_READ_PTR       ,0x02242d08) /* [RW][64] Context CDB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX18_AV_CDB_BASE_PTR       ,0x02242d10) /* [RW][64] Context CDB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX18_AV_CDB_END_PTR        ,0x02242d18) /* [RW][64] Context CDB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX18_AV_CDB_VALID_PTR      ,0x02242d20) /* [RW][64] Context CDB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX18_AV_CDB_WRAPAROUND_PTR ,0x02242d28) /* [RW][64] Context CDB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX18_AV_ITB_WRITE_PTR      ,0x02242d48) /* [RW][64] Context ITB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX18_AV_ITB_READ_PTR       ,0x02242d50) /* [RW][64] Context ITB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX18_AV_ITB_BASE_PTR       ,0x02242d58) /* [RW][64] Context ITB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX18_AV_ITB_END_PTR        ,0x02242d60) /* [RW][64] Context ITB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX18_AV_ITB_VALID_PTR      ,0x02242d68) /* [RW][64] Context ITB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX18_AV_ITB_WRAPAROUND_PTR ,0x02242d70) /* [RW][64] Context ITB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX19_AV_CDB_WRITE_PTR      ,0x02242f80) /* [RW][64] Context CDB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX19_AV_CDB_READ_PTR       ,0x02242f88) /* [RW][64] Context CDB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX19_AV_CDB_BASE_PTR       ,0x02242f90) /* [RW][64] Context CDB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX19_AV_CDB_END_PTR        ,0x02242f98) /* [RW][64] Context CDB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX19_AV_CDB_VALID_PTR      ,0x02242fa0) /* [RW][64] Context CDB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX19_AV_CDB_WRAPAROUND_PTR ,0x02242fa8) /* [RW][64] Context CDB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX19_AV_ITB_WRITE_PTR      ,0x02242fc8) /* [RW][64] Context ITB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX19_AV_ITB_READ_PTR       ,0x02242fd0) /* [RW][64] Context ITB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX19_AV_ITB_BASE_PTR       ,0x02242fd8) /* [RW][64] Context ITB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX19_AV_ITB_END_PTR        ,0x02242fe0) /* [RW][64] Context ITB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX19_AV_ITB_VALID_PTR      ,0x02242fe8) /* [RW][64] Context ITB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX19_AV_ITB_WRAPAROUND_PTR ,0x02242ff0) /* [RW][64] Context ITB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX20_AV_CDB_WRITE_PTR      ,0x02243200) /* [RW][64] Context CDB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX20_AV_CDB_READ_PTR       ,0x02243208) /* [RW][64] Context CDB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX20_AV_CDB_BASE_PTR       ,0x02243210) /* [RW][64] Context CDB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX20_AV_CDB_END_PTR        ,0x02243218) /* [RW][64] Context CDB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX20_AV_CDB_VALID_PTR      ,0x02243220) /* [RW][64] Context CDB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX20_AV_CDB_WRAPAROUND_PTR ,0x02243228) /* [RW][64] Context CDB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX20_AV_ITB_WRITE_PTR      ,0x02243248) /* [RW][64] Context ITB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX20_AV_ITB_READ_PTR       ,0x02243250) /* [RW][64] Context ITB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX20_AV_ITB_BASE_PTR       ,0x02243258) /* [RW][64] Context ITB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX20_AV_ITB_END_PTR        ,0x02243260) /* [RW][64] Context ITB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX20_AV_ITB_VALID_PTR      ,0x02243268) /* [RW][64] Context ITB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX20_AV_ITB_WRAPAROUND_PTR ,0x02243270) /* [RW][64] Context ITB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX21_AV_CDB_WRITE_PTR      ,0x02243480) /* [RW][64] Context CDB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX21_AV_CDB_READ_PTR       ,0x02243488) /* [RW][64] Context CDB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX21_AV_CDB_BASE_PTR       ,0x02243490) /* [RW][64] Context CDB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX21_AV_CDB_END_PTR        ,0x02243498) /* [RW][64] Context CDB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX21_AV_CDB_VALID_PTR      ,0x022434a0) /* [RW][64] Context CDB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX21_AV_CDB_WRAPAROUND_PTR ,0x022434a8) /* [RW][64] Context CDB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX21_AV_ITB_WRITE_PTR      ,0x022434c8) /* [RW][64] Context ITB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX21_AV_ITB_READ_PTR       ,0x022434d0) /* [RW][64] Context ITB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX21_AV_ITB_BASE_PTR       ,0x022434d8) /* [RW][64] Context ITB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX21_AV_ITB_END_PTR        ,0x022434e0) /* [RW][64] Context ITB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX21_AV_ITB_VALID_PTR      ,0x022434e8) /* [RW][64] Context ITB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX21_AV_ITB_WRAPAROUND_PTR ,0x022434f0) /* [RW][64] Context ITB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX22_AV_CDB_WRITE_PTR      ,0x02243700) /* [RW][64] Context CDB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX22_AV_CDB_READ_PTR       ,0x02243708) /* [RW][64] Context CDB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX22_AV_CDB_BASE_PTR       ,0x02243710) /* [RW][64] Context CDB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX22_AV_CDB_END_PTR        ,0x02243718) /* [RW][64] Context CDB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX22_AV_CDB_VALID_PTR      ,0x02243720) /* [RW][64] Context CDB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX22_AV_CDB_WRAPAROUND_PTR ,0x02243728) /* [RW][64] Context CDB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX22_AV_ITB_WRITE_PTR      ,0x02243748) /* [RW][64] Context ITB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX22_AV_ITB_READ_PTR       ,0x02243750) /* [RW][64] Context ITB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX22_AV_ITB_BASE_PTR       ,0x02243758) /* [RW][64] Context ITB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX22_AV_ITB_END_PTR        ,0x02243760) /* [RW][64] Context ITB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX22_AV_ITB_VALID_PTR      ,0x02243768) /* [RW][64] Context ITB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX22_AV_ITB_WRAPAROUND_PTR ,0x02243770) /* [RW][64] Context ITB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX23_AV_CDB_WRITE_PTR      ,0x02243980) /* [RW][64] Context CDB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX23_AV_CDB_READ_PTR       ,0x02243988) /* [RW][64] Context CDB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX23_AV_CDB_BASE_PTR       ,0x02243990) /* [RW][64] Context CDB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX23_AV_CDB_END_PTR        ,0x02243998) /* [RW][64] Context CDB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX23_AV_CDB_VALID_PTR      ,0x022439a0) /* [RW][64] Context CDB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX23_AV_CDB_WRAPAROUND_PTR ,0x022439a8) /* [RW][64] Context CDB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX23_AV_ITB_WRITE_PTR      ,0x022439c8) /* [RW][64] Context ITB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX23_AV_ITB_READ_PTR       ,0x022439d0) /* [RW][64] Context ITB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX23_AV_ITB_BASE_PTR       ,0x022439d8) /* [RW][64] Context ITB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX23_AV_ITB_END_PTR        ,0x022439e0) /* [RW][64] Context ITB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX23_AV_ITB_VALID_PTR      ,0x022439e8) /* [RW][64] Context ITB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX23_AV_ITB_WRAPAROUND_PTR ,0x022439f0) /* [RW][64] Context ITB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX24_AV_CDB_WRITE_PTR      ,0x02243c00) /* [RW][64] Context CDB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX24_AV_CDB_READ_PTR       ,0x02243c08) /* [RW][64] Context CDB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX24_AV_CDB_BASE_PTR       ,0x02243c10) /* [RW][64] Context CDB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX24_AV_CDB_END_PTR        ,0x02243c18) /* [RW][64] Context CDB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX24_AV_CDB_VALID_PTR      ,0x02243c20) /* [RW][64] Context CDB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX24_AV_CDB_WRAPAROUND_PTR ,0x02243c28) /* [RW][64] Context CDB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX24_AV_ITB_WRITE_PTR      ,0x02243c48) /* [RW][64] Context ITB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX24_AV_ITB_READ_PTR       ,0x02243c50) /* [RW][64] Context ITB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX24_AV_ITB_BASE_PTR       ,0x02243c58) /* [RW][64] Context ITB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX24_AV_ITB_END_PTR        ,0x02243c60) /* [RW][64] Context ITB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX24_AV_ITB_VALID_PTR      ,0x02243c68) /* [RW][64] Context ITB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX24_AV_ITB_WRAPAROUND_PTR ,0x02243c70) /* [RW][64] Context ITB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX25_AV_CDB_WRITE_PTR      ,0x02243e80) /* [RW][64] Context CDB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX25_AV_CDB_READ_PTR       ,0x02243e88) /* [RW][64] Context CDB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX25_AV_CDB_BASE_PTR       ,0x02243e90) /* [RW][64] Context CDB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX25_AV_CDB_END_PTR        ,0x02243e98) /* [RW][64] Context CDB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX25_AV_CDB_VALID_PTR      ,0x02243ea0) /* [RW][64] Context CDB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX25_AV_CDB_WRAPAROUND_PTR ,0x02243ea8) /* [RW][64] Context CDB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX25_AV_ITB_WRITE_PTR      ,0x02243ec8) /* [RW][64] Context ITB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX25_AV_ITB_READ_PTR       ,0x02243ed0) /* [RW][64] Context ITB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX25_AV_ITB_BASE_PTR       ,0x02243ed8) /* [RW][64] Context ITB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX25_AV_ITB_END_PTR        ,0x02243ee0) /* [RW][64] Context ITB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX25_AV_ITB_VALID_PTR      ,0x02243ee8) /* [RW][64] Context ITB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX25_AV_ITB_WRAPAROUND_PTR ,0x02243ef0) /* [RW][64] Context ITB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX26_AV_CDB_WRITE_PTR      ,0x02244100) /* [RW][64] Context CDB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX26_AV_CDB_READ_PTR       ,0x02244108) /* [RW][64] Context CDB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX26_AV_CDB_BASE_PTR       ,0x02244110) /* [RW][64] Context CDB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX26_AV_CDB_END_PTR        ,0x02244118) /* [RW][64] Context CDB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX26_AV_CDB_VALID_PTR      ,0x02244120) /* [RW][64] Context CDB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX26_AV_CDB_WRAPAROUND_PTR ,0x02244128) /* [RW][64] Context CDB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX26_AV_ITB_WRITE_PTR      ,0x02244148) /* [RW][64] Context ITB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX26_AV_ITB_READ_PTR       ,0x02244150) /* [RW][64] Context ITB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX26_AV_ITB_BASE_PTR       ,0x02244158) /* [RW][64] Context ITB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX26_AV_ITB_END_PTR        ,0x02244160) /* [RW][64] Context ITB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX26_AV_ITB_VALID_PTR      ,0x02244168) /* [RW][64] Context ITB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX26_AV_ITB_WRAPAROUND_PTR ,0x02244170) /* [RW][64] Context ITB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX27_AV_CDB_WRITE_PTR      ,0x02244380) /* [RW][64] Context CDB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX27_AV_CDB_READ_PTR       ,0x02244388) /* [RW][64] Context CDB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX27_AV_CDB_BASE_PTR       ,0x02244390) /* [RW][64] Context CDB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX27_AV_CDB_END_PTR        ,0x02244398) /* [RW][64] Context CDB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX27_AV_CDB_VALID_PTR      ,0x022443a0) /* [RW][64] Context CDB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX27_AV_CDB_WRAPAROUND_PTR ,0x022443a8) /* [RW][64] Context CDB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX27_AV_ITB_WRITE_PTR      ,0x022443c8) /* [RW][64] Context ITB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX27_AV_ITB_READ_PTR       ,0x022443d0) /* [RW][64] Context ITB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX27_AV_ITB_BASE_PTR       ,0x022443d8) /* [RW][64] Context ITB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX27_AV_ITB_END_PTR        ,0x022443e0) /* [RW][64] Context ITB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX27_AV_ITB_VALID_PTR      ,0x022443e8) /* [RW][64] Context ITB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX27_AV_ITB_WRAPAROUND_PTR ,0x022443f0) /* [RW][64] Context ITB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX28_AV_CDB_WRITE_PTR      ,0x02244600) /* [RW][64] Context CDB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX28_AV_CDB_READ_PTR       ,0x02244608) /* [RW][64] Context CDB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX28_AV_CDB_BASE_PTR       ,0x02244610) /* [RW][64] Context CDB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX28_AV_CDB_END_PTR        ,0x02244618) /* [RW][64] Context CDB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX28_AV_CDB_VALID_PTR      ,0x02244620) /* [RW][64] Context CDB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX28_AV_CDB_WRAPAROUND_PTR ,0x02244628) /* [RW][64] Context CDB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX28_AV_ITB_WRITE_PTR      ,0x02244648) /* [RW][64] Context ITB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX28_AV_ITB_READ_PTR       ,0x02244650) /* [RW][64] Context ITB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX28_AV_ITB_BASE_PTR       ,0x02244658) /* [RW][64] Context ITB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX28_AV_ITB_END_PTR        ,0x02244660) /* [RW][64] Context ITB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX28_AV_ITB_VALID_PTR      ,0x02244668) /* [RW][64] Context ITB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX28_AV_ITB_WRAPAROUND_PTR ,0x02244670) /* [RW][64] Context ITB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX29_AV_CDB_WRITE_PTR      ,0x02244880) /* [RW][64] Context CDB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX29_AV_CDB_READ_PTR       ,0x02244888) /* [RW][64] Context CDB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX29_AV_CDB_BASE_PTR       ,0x02244890) /* [RW][64] Context CDB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX29_AV_CDB_END_PTR        ,0x02244898) /* [RW][64] Context CDB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX29_AV_CDB_VALID_PTR      ,0x022448a0) /* [RW][64] Context CDB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX29_AV_CDB_WRAPAROUND_PTR ,0x022448a8) /* [RW][64] Context CDB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX29_AV_ITB_WRITE_PTR      ,0x022448c8) /* [RW][64] Context ITB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX29_AV_ITB_READ_PTR       ,0x022448d0) /* [RW][64] Context ITB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX29_AV_ITB_BASE_PTR       ,0x022448d8) /* [RW][64] Context ITB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX29_AV_ITB_END_PTR        ,0x022448e0) /* [RW][64] Context ITB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX29_AV_ITB_VALID_PTR      ,0x022448e8) /* [RW][64] Context ITB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX29_AV_ITB_WRAPAROUND_PTR ,0x022448f0) /* [RW][64] Context ITB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX30_AV_CDB_WRITE_PTR      ,0x02244b00) /* [RW][64] Context CDB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX30_AV_CDB_READ_PTR       ,0x02244b08) /* [RW][64] Context CDB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX30_AV_CDB_BASE_PTR       ,0x02244b10) /* [RW][64] Context CDB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX30_AV_CDB_END_PTR        ,0x02244b18) /* [RW][64] Context CDB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX30_AV_CDB_VALID_PTR      ,0x02244b20) /* [RW][64] Context CDB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX30_AV_CDB_WRAPAROUND_PTR ,0x02244b28) /* [RW][64] Context CDB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX30_AV_ITB_WRITE_PTR      ,0x02244b48) /* [RW][64] Context ITB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX30_AV_ITB_READ_PTR       ,0x02244b50) /* [RW][64] Context ITB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX30_AV_ITB_BASE_PTR       ,0x02244b58) /* [RW][64] Context ITB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX30_AV_ITB_END_PTR        ,0x02244b60) /* [RW][64] Context ITB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX30_AV_ITB_VALID_PTR      ,0x02244b68) /* [RW][64] Context ITB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX30_AV_ITB_WRAPAROUND_PTR ,0x02244b70) /* [RW][64] Context ITB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX31_AV_CDB_WRITE_PTR      ,0x02244d80) /* [RW][64] Context CDB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX31_AV_CDB_READ_PTR       ,0x02244d88) /* [RW][64] Context CDB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX31_AV_CDB_BASE_PTR       ,0x02244d90) /* [RW][64] Context CDB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX31_AV_CDB_END_PTR        ,0x02244d98) /* [RW][64] Context CDB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX31_AV_CDB_VALID_PTR      ,0x02244da0) /* [RW][64] Context CDB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX31_AV_CDB_WRAPAROUND_PTR ,0x02244da8) /* [RW][64] Context CDB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX31_AV_ITB_WRITE_PTR      ,0x02244dc8) /* [RW][64] Context ITB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX31_AV_ITB_READ_PTR       ,0x02244dd0) /* [RW][64] Context ITB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX31_AV_ITB_BASE_PTR       ,0x02244dd8) /* [RW][64] Context ITB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX31_AV_ITB_END_PTR        ,0x02244de0) /* [RW][64] Context ITB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX31_AV_ITB_VALID_PTR      ,0x02244de8) /* [RW][64] Context ITB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX31_AV_ITB_WRAPAROUND_PTR ,0x02244df0) /* [RW][64] Context ITB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX32_AV_CDB_WRITE_PTR      ,0x02245000) /* [RW][64] Context CDB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX32_AV_CDB_READ_PTR       ,0x02245008) /* [RW][64] Context CDB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX32_AV_CDB_BASE_PTR       ,0x02245010) /* [RW][64] Context CDB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX32_AV_CDB_END_PTR        ,0x02245018) /* [RW][64] Context CDB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX32_AV_CDB_VALID_PTR      ,0x02245020) /* [RW][64] Context CDB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX32_AV_CDB_WRAPAROUND_PTR ,0x02245028) /* [RW][64] Context CDB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX32_AV_ITB_WRITE_PTR      ,0x02245048) /* [RW][64] Context ITB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX32_AV_ITB_READ_PTR       ,0x02245050) /* [RW][64] Context ITB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX32_AV_ITB_BASE_PTR       ,0x02245058) /* [RW][64] Context ITB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX32_AV_ITB_END_PTR        ,0x02245060) /* [RW][64] Context ITB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX32_AV_ITB_VALID_PTR      ,0x02245068) /* [RW][64] Context ITB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX32_AV_ITB_WRAPAROUND_PTR ,0x02245070) /* [RW][64] Context ITB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX33_AV_CDB_WRITE_PTR      ,0x02245280) /* [RW][64] Context CDB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX33_AV_CDB_READ_PTR       ,0x02245288) /* [RW][64] Context CDB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX33_AV_CDB_BASE_PTR       ,0x02245290) /* [RW][64] Context CDB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX33_AV_CDB_END_PTR        ,0x02245298) /* [RW][64] Context CDB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX33_AV_CDB_VALID_PTR      ,0x022452a0) /* [RW][64] Context CDB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX33_AV_CDB_WRAPAROUND_PTR ,0x022452a8) /* [RW][64] Context CDB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX33_AV_ITB_WRITE_PTR      ,0x022452c8) /* [RW][64] Context ITB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX33_AV_ITB_READ_PTR       ,0x022452d0) /* [RW][64] Context ITB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX33_AV_ITB_BASE_PTR       ,0x022452d8) /* [RW][64] Context ITB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX33_AV_ITB_END_PTR        ,0x022452e0) /* [RW][64] Context ITB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX33_AV_ITB_VALID_PTR      ,0x022452e8) /* [RW][64] Context ITB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX33_AV_ITB_WRAPAROUND_PTR ,0x022452f0) /* [RW][64] Context ITB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX34_AV_CDB_WRITE_PTR      ,0x02245500) /* [RW][64] Context CDB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX34_AV_CDB_READ_PTR       ,0x02245508) /* [RW][64] Context CDB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX34_AV_CDB_BASE_PTR       ,0x02245510) /* [RW][64] Context CDB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX34_AV_CDB_END_PTR        ,0x02245518) /* [RW][64] Context CDB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX34_AV_CDB_VALID_PTR      ,0x02245520) /* [RW][64] Context CDB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX34_AV_CDB_WRAPAROUND_PTR ,0x02245528) /* [RW][64] Context CDB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX34_AV_ITB_WRITE_PTR      ,0x02245548) /* [RW][64] Context ITB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX34_AV_ITB_READ_PTR       ,0x02245550) /* [RW][64] Context ITB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX34_AV_ITB_BASE_PTR       ,0x02245558) /* [RW][64] Context ITB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX34_AV_ITB_END_PTR        ,0x02245560) /* [RW][64] Context ITB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX34_AV_ITB_VALID_PTR      ,0x02245568) /* [RW][64] Context ITB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX34_AV_ITB_WRAPAROUND_PTR ,0x02245570) /* [RW][64] Context ITB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX35_AV_CDB_WRITE_PTR      ,0x02245780) /* [RW][64] Context CDB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX35_AV_CDB_READ_PTR       ,0x02245788) /* [RW][64] Context CDB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX35_AV_CDB_BASE_PTR       ,0x02245790) /* [RW][64] Context CDB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX35_AV_CDB_END_PTR        ,0x02245798) /* [RW][64] Context CDB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX35_AV_CDB_VALID_PTR      ,0x022457a0) /* [RW][64] Context CDB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX35_AV_CDB_WRAPAROUND_PTR ,0x022457a8) /* [RW][64] Context CDB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX35_AV_ITB_WRITE_PTR      ,0x022457c8) /* [RW][64] Context ITB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX35_AV_ITB_READ_PTR       ,0x022457d0) /* [RW][64] Context ITB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX35_AV_ITB_BASE_PTR       ,0x022457d8) /* [RW][64] Context ITB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX35_AV_ITB_END_PTR        ,0x022457e0) /* [RW][64] Context ITB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX35_AV_ITB_VALID_PTR      ,0x022457e8) /* [RW][64] Context ITB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX35_AV_ITB_WRAPAROUND_PTR ,0x022457f0) /* [RW][64] Context ITB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX36_AV_CDB_WRITE_PTR      ,0x02245a00) /* [RW][64] Context CDB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX36_AV_CDB_READ_PTR       ,0x02245a08) /* [RW][64] Context CDB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX36_AV_CDB_BASE_PTR       ,0x02245a10) /* [RW][64] Context CDB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX36_AV_CDB_END_PTR        ,0x02245a18) /* [RW][64] Context CDB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX36_AV_CDB_VALID_PTR      ,0x02245a20) /* [RW][64] Context CDB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX36_AV_CDB_WRAPAROUND_PTR ,0x02245a28) /* [RW][64] Context CDB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX36_AV_ITB_WRITE_PTR      ,0x02245a48) /* [RW][64] Context ITB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX36_AV_ITB_READ_PTR       ,0x02245a50) /* [RW][64] Context ITB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX36_AV_ITB_BASE_PTR       ,0x02245a58) /* [RW][64] Context ITB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX36_AV_ITB_END_PTR        ,0x02245a60) /* [RW][64] Context ITB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX36_AV_ITB_VALID_PTR      ,0x02245a68) /* [RW][64] Context ITB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX36_AV_ITB_WRAPAROUND_PTR ,0x02245a70) /* [RW][64] Context ITB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX37_AV_CDB_WRITE_PTR      ,0x02245c80) /* [RW][64] Context CDB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX37_AV_CDB_READ_PTR       ,0x02245c88) /* [RW][64] Context CDB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX37_AV_CDB_BASE_PTR       ,0x02245c90) /* [RW][64] Context CDB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX37_AV_CDB_END_PTR        ,0x02245c98) /* [RW][64] Context CDB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX37_AV_CDB_VALID_PTR      ,0x02245ca0) /* [RW][64] Context CDB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX37_AV_CDB_WRAPAROUND_PTR ,0x02245ca8) /* [RW][64] Context CDB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX37_AV_ITB_WRITE_PTR      ,0x02245cc8) /* [RW][64] Context ITB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX37_AV_ITB_READ_PTR       ,0x02245cd0) /* [RW][64] Context ITB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX37_AV_ITB_BASE_PTR       ,0x02245cd8) /* [RW][64] Context ITB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX37_AV_ITB_END_PTR        ,0x02245ce0) /* [RW][64] Context ITB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX37_AV_ITB_VALID_PTR      ,0x02245ce8) /* [RW][64] Context ITB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX37_AV_ITB_WRAPAROUND_PTR ,0x02245cf0) /* [RW][64] Context ITB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX38_AV_CDB_WRITE_PTR      ,0x02245f00) /* [RW][64] Context CDB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX38_AV_CDB_READ_PTR       ,0x02245f08) /* [RW][64] Context CDB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX38_AV_CDB_BASE_PTR       ,0x02245f10) /* [RW][64] Context CDB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX38_AV_CDB_END_PTR        ,0x02245f18) /* [RW][64] Context CDB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX38_AV_CDB_VALID_PTR      ,0x02245f20) /* [RW][64] Context CDB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX38_AV_CDB_WRAPAROUND_PTR ,0x02245f28) /* [RW][64] Context CDB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX38_AV_ITB_WRITE_PTR      ,0x02245f48) /* [RW][64] Context ITB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX38_AV_ITB_READ_PTR       ,0x02245f50) /* [RW][64] Context ITB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX38_AV_ITB_BASE_PTR       ,0x02245f58) /* [RW][64] Context ITB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX38_AV_ITB_END_PTR        ,0x02245f60) /* [RW][64] Context ITB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX38_AV_ITB_VALID_PTR      ,0x02245f68) /* [RW][64] Context ITB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX38_AV_ITB_WRAPAROUND_PTR ,0x02245f70) /* [RW][64] Context ITB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX39_AV_CDB_WRITE_PTR      ,0x02246180) /* [RW][64] Context CDB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX39_AV_CDB_READ_PTR       ,0x02246188) /* [RW][64] Context CDB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX39_AV_CDB_BASE_PTR       ,0x02246190) /* [RW][64] Context CDB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX39_AV_CDB_END_PTR        ,0x02246198) /* [RW][64] Context CDB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX39_AV_CDB_VALID_PTR      ,0x022461a0) /* [RW][64] Context CDB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX39_AV_CDB_WRAPAROUND_PTR ,0x022461a8) /* [RW][64] Context CDB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX39_AV_ITB_WRITE_PTR      ,0x022461c8) /* [RW][64] Context ITB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX39_AV_ITB_READ_PTR       ,0x022461d0) /* [RW][64] Context ITB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX39_AV_ITB_BASE_PTR       ,0x022461d8) /* [RW][64] Context ITB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX39_AV_ITB_END_PTR        ,0x022461e0) /* [RW][64] Context ITB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX39_AV_ITB_VALID_PTR      ,0x022461e8) /* [RW][64] Context ITB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX39_AV_ITB_WRAPAROUND_PTR ,0x022461f0) /* [RW][64] Context ITB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX40_AV_CDB_WRITE_PTR      ,0x02246400) /* [RW][64] Context CDB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX40_AV_CDB_READ_PTR       ,0x02246408) /* [RW][64] Context CDB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX40_AV_CDB_BASE_PTR       ,0x02246410) /* [RW][64] Context CDB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX40_AV_CDB_END_PTR        ,0x02246418) /* [RW][64] Context CDB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX40_AV_CDB_VALID_PTR      ,0x02246420) /* [RW][64] Context CDB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX40_AV_CDB_WRAPAROUND_PTR ,0x02246428) /* [RW][64] Context CDB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX40_AV_ITB_WRITE_PTR      ,0x02246448) /* [RW][64] Context ITB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX40_AV_ITB_READ_PTR       ,0x02246450) /* [RW][64] Context ITB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX40_AV_ITB_BASE_PTR       ,0x02246458) /* [RW][64] Context ITB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX40_AV_ITB_END_PTR        ,0x02246460) /* [RW][64] Context ITB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX40_AV_ITB_VALID_PTR      ,0x02246468) /* [RW][64] Context ITB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX40_AV_ITB_WRAPAROUND_PTR ,0x02246470) /* [RW][64] Context ITB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX41_AV_CDB_WRITE_PTR      ,0x02246680) /* [RW][64] Context CDB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX41_AV_CDB_READ_PTR       ,0x02246688) /* [RW][64] Context CDB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX41_AV_CDB_BASE_PTR       ,0x02246690) /* [RW][64] Context CDB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX41_AV_CDB_END_PTR        ,0x02246698) /* [RW][64] Context CDB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX41_AV_CDB_VALID_PTR      ,0x022466a0) /* [RW][64] Context CDB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX41_AV_CDB_WRAPAROUND_PTR ,0x022466a8) /* [RW][64] Context CDB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX41_AV_ITB_WRITE_PTR      ,0x022466c8) /* [RW][64] Context ITB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX41_AV_ITB_READ_PTR       ,0x022466d0) /* [RW][64] Context ITB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX41_AV_ITB_BASE_PTR       ,0x022466d8) /* [RW][64] Context ITB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX41_AV_ITB_END_PTR        ,0x022466e0) /* [RW][64] Context ITB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX41_AV_ITB_VALID_PTR      ,0x022466e8) /* [RW][64] Context ITB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX41_AV_ITB_WRAPAROUND_PTR ,0x022466f0) /* [RW][64] Context ITB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX42_AV_CDB_WRITE_PTR      ,0x02246900) /* [RW][64] Context CDB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX42_AV_CDB_READ_PTR       ,0x02246908) /* [RW][64] Context CDB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX42_AV_CDB_BASE_PTR       ,0x02246910) /* [RW][64] Context CDB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX42_AV_CDB_END_PTR        ,0x02246918) /* [RW][64] Context CDB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX42_AV_CDB_VALID_PTR      ,0x02246920) /* [RW][64] Context CDB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX42_AV_CDB_WRAPAROUND_PTR ,0x02246928) /* [RW][64] Context CDB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX42_AV_ITB_WRITE_PTR      ,0x02246948) /* [RW][64] Context ITB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX42_AV_ITB_READ_PTR       ,0x02246950) /* [RW][64] Context ITB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX42_AV_ITB_BASE_PTR       ,0x02246958) /* [RW][64] Context ITB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX42_AV_ITB_END_PTR        ,0x02246960) /* [RW][64] Context ITB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX42_AV_ITB_VALID_PTR      ,0x02246968) /* [RW][64] Context ITB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX42_AV_ITB_WRAPAROUND_PTR ,0x02246970) /* [RW][64] Context ITB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX43_AV_CDB_WRITE_PTR      ,0x02246b80) /* [RW][64] Context CDB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX43_AV_CDB_READ_PTR       ,0x02246b88) /* [RW][64] Context CDB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX43_AV_CDB_BASE_PTR       ,0x02246b90) /* [RW][64] Context CDB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX43_AV_CDB_END_PTR        ,0x02246b98) /* [RW][64] Context CDB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX43_AV_CDB_VALID_PTR      ,0x02246ba0) /* [RW][64] Context CDB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX43_AV_CDB_WRAPAROUND_PTR ,0x02246ba8) /* [RW][64] Context CDB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX43_AV_ITB_WRITE_PTR      ,0x02246bc8) /* [RW][64] Context ITB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX43_AV_ITB_READ_PTR       ,0x02246bd0) /* [RW][64] Context ITB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX43_AV_ITB_BASE_PTR       ,0x02246bd8) /* [RW][64] Context ITB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX43_AV_ITB_END_PTR        ,0x02246be0) /* [RW][64] Context ITB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX43_AV_ITB_VALID_PTR      ,0x02246be8) /* [RW][64] Context ITB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX43_AV_ITB_WRAPAROUND_PTR ,0x02246bf0) /* [RW][64] Context ITB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX44_AV_CDB_WRITE_PTR      ,0x02246e00) /* [RW][64] Context CDB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX44_AV_CDB_READ_PTR       ,0x02246e08) /* [RW][64] Context CDB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX44_AV_CDB_BASE_PTR       ,0x02246e10) /* [RW][64] Context CDB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX44_AV_CDB_END_PTR        ,0x02246e18) /* [RW][64] Context CDB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX44_AV_CDB_VALID_PTR      ,0x02246e20) /* [RW][64] Context CDB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX44_AV_CDB_WRAPAROUND_PTR ,0x02246e28) /* [RW][64] Context CDB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX44_AV_ITB_WRITE_PTR      ,0x02246e48) /* [RW][64] Context ITB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX44_AV_ITB_READ_PTR       ,0x02246e50) /* [RW][64] Context ITB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX44_AV_ITB_BASE_PTR       ,0x02246e58) /* [RW][64] Context ITB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX44_AV_ITB_END_PTR        ,0x02246e60) /* [RW][64] Context ITB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX44_AV_ITB_VALID_PTR      ,0x02246e68) /* [RW][64] Context ITB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX44_AV_ITB_WRAPAROUND_PTR ,0x02246e70) /* [RW][64] Context ITB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX45_AV_CDB_WRITE_PTR      ,0x02247080) /* [RW][64] Context CDB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX45_AV_CDB_READ_PTR       ,0x02247088) /* [RW][64] Context CDB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX45_AV_CDB_BASE_PTR       ,0x02247090) /* [RW][64] Context CDB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX45_AV_CDB_END_PTR        ,0x02247098) /* [RW][64] Context CDB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX45_AV_CDB_VALID_PTR      ,0x022470a0) /* [RW][64] Context CDB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX45_AV_CDB_WRAPAROUND_PTR ,0x022470a8) /* [RW][64] Context CDB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX45_AV_ITB_WRITE_PTR      ,0x022470c8) /* [RW][64] Context ITB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX45_AV_ITB_READ_PTR       ,0x022470d0) /* [RW][64] Context ITB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX45_AV_ITB_BASE_PTR       ,0x022470d8) /* [RW][64] Context ITB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX45_AV_ITB_END_PTR        ,0x022470e0) /* [RW][64] Context ITB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX45_AV_ITB_VALID_PTR      ,0x022470e8) /* [RW][64] Context ITB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX45_AV_ITB_WRAPAROUND_PTR ,0x022470f0) /* [RW][64] Context ITB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX46_AV_CDB_WRITE_PTR      ,0x02247300) /* [RW][64] Context CDB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX46_AV_CDB_READ_PTR       ,0x02247308) /* [RW][64] Context CDB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX46_AV_CDB_BASE_PTR       ,0x02247310) /* [RW][64] Context CDB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX46_AV_CDB_END_PTR        ,0x02247318) /* [RW][64] Context CDB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX46_AV_CDB_VALID_PTR      ,0x02247320) /* [RW][64] Context CDB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX46_AV_CDB_WRAPAROUND_PTR ,0x02247328) /* [RW][64] Context CDB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX46_AV_ITB_WRITE_PTR      ,0x02247348) /* [RW][64] Context ITB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX46_AV_ITB_READ_PTR       ,0x02247350) /* [RW][64] Context ITB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX46_AV_ITB_BASE_PTR       ,0x02247358) /* [RW][64] Context ITB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX46_AV_ITB_END_PTR        ,0x02247360) /* [RW][64] Context ITB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX46_AV_ITB_VALID_PTR      ,0x02247368) /* [RW][64] Context ITB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX46_AV_ITB_WRAPAROUND_PTR ,0x02247370) /* [RW][64] Context ITB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX47_AV_CDB_WRITE_PTR      ,0x02247580) /* [RW][64] Context CDB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX47_AV_CDB_READ_PTR       ,0x02247588) /* [RW][64] Context CDB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX47_AV_CDB_BASE_PTR       ,0x02247590) /* [RW][64] Context CDB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX47_AV_CDB_END_PTR        ,0x02247598) /* [RW][64] Context CDB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX47_AV_CDB_VALID_PTR      ,0x022475a0) /* [RW][64] Context CDB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX47_AV_CDB_WRAPAROUND_PTR ,0x022475a8) /* [RW][64] Context CDB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX47_AV_ITB_WRITE_PTR      ,0x022475c8) /* [RW][64] Context ITB Write Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX47_AV_ITB_READ_PTR       ,0x022475d0) /* [RW][64] Context ITB Read Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX47_AV_ITB_BASE_PTR       ,0x022475d8) /* [RW][64] Context ITB Base Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX47_AV_ITB_END_PTR        ,0x022475e0) /* [RW][64] Context ITB End Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX47_AV_ITB_VALID_PTR      ,0x022475e8) /* [RW][64] Context ITB Valid Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_RAVE_CX47_AV_ITB_WRAPAROUND_PTR ,0x022475f0) /* [RW][64] Context ITB Wraparound Pointer */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_ADDR   ,0x02261000) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH0_DMA_CURR_DESC_ADDR ,0x02261008) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH0_DMA_NEXT_DESC_ADDR ,0x02261010) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BUFF_BASE_ADDR ,0x02261018) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BUFF_END_ADDR ,0x02261020) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BUFF_CURR_RD_ADDR ,0x02261028) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BUFF_WR_ADDR ,0x02261030) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02261068) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02261070) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02261098) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x022610a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH0_DMA_RETRANS_BUFF_BASE_ADDR ,0x022610b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH0_DMA_RETRANS_BUFF_END_ADDR ,0x022610c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH0_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x022610c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH0_DMA_RETRANS_BUFF_WR_ADDR ,0x022610d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH0_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x022610d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_DESC_ADDR  ,0x02261200) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_DESC_DONE_INT_ADDR ,0x02261208) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_PA1_DATA_ADDR ,0x02261228) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_PA2_DATA_ADDR ,0x02261230) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_DATA_ADDR  ,0x02261238) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_CURR_DESC_ADDR ,0x02261240) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_RETRANS_DATA_ADDR ,0x02261248) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_DESC_ADDR_SLOT_0 ,0x02261258) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_DATA_ADDR_SLOT_0 ,0x02261260) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02261268) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_DESC_ADDR_SLOT_1 ,0x02261270) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_DATA_ADDR_SLOT_1 ,0x02261278) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02261280) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH1_DMA_DESC_ADDR   ,0x02261400) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH1_DMA_CURR_DESC_ADDR ,0x02261408) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH1_DMA_NEXT_DESC_ADDR ,0x02261410) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH1_DMA_BUFF_BASE_ADDR ,0x02261418) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH1_DMA_BUFF_END_ADDR ,0x02261420) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH1_DMA_BUFF_CURR_RD_ADDR ,0x02261428) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH1_DMA_BUFF_WR_ADDR ,0x02261430) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH1_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02261468) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH1_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02261470) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH1_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02261498) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH1_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x022614a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH1_DMA_RETRANS_BUFF_BASE_ADDR ,0x022614b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH1_DMA_RETRANS_BUFF_END_ADDR ,0x022614c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH1_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x022614c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH1_DMA_RETRANS_BUFF_WR_ADDR ,0x022614d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH1_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x022614d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH1_DCPM_DESC_ADDR  ,0x02261600) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH1_DCPM_DESC_DONE_INT_ADDR ,0x02261608) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH1_DCPM_PA1_DATA_ADDR ,0x02261628) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH1_DCPM_PA2_DATA_ADDR ,0x02261630) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH1_DCPM_DATA_ADDR  ,0x02261638) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH1_DCPM_CURR_DESC_ADDR ,0x02261640) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH1_DCPM_RETRANS_DATA_ADDR ,0x02261648) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH1_DCPM_DESC_ADDR_SLOT_0 ,0x02261658) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH1_DCPM_DATA_ADDR_SLOT_0 ,0x02261660) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH1_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02261668) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH1_DCPM_DESC_ADDR_SLOT_1 ,0x02261670) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH1_DCPM_DATA_ADDR_SLOT_1 ,0x02261678) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH1_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02261680) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH2_DMA_DESC_ADDR   ,0x02261800) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH2_DMA_CURR_DESC_ADDR ,0x02261808) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH2_DMA_NEXT_DESC_ADDR ,0x02261810) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH2_DMA_BUFF_BASE_ADDR ,0x02261818) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH2_DMA_BUFF_END_ADDR ,0x02261820) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH2_DMA_BUFF_CURR_RD_ADDR ,0x02261828) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH2_DMA_BUFF_WR_ADDR ,0x02261830) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH2_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02261868) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH2_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02261870) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH2_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02261898) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH2_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x022618a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH2_DMA_RETRANS_BUFF_BASE_ADDR ,0x022618b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH2_DMA_RETRANS_BUFF_END_ADDR ,0x022618c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH2_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x022618c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH2_DMA_RETRANS_BUFF_WR_ADDR ,0x022618d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH2_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x022618d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH2_DCPM_DESC_ADDR  ,0x02261a00) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH2_DCPM_DESC_DONE_INT_ADDR ,0x02261a08) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH2_DCPM_PA1_DATA_ADDR ,0x02261a28) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH2_DCPM_PA2_DATA_ADDR ,0x02261a30) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH2_DCPM_DATA_ADDR  ,0x02261a38) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH2_DCPM_CURR_DESC_ADDR ,0x02261a40) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH2_DCPM_RETRANS_DATA_ADDR ,0x02261a48) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH2_DCPM_DESC_ADDR_SLOT_0 ,0x02261a58) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH2_DCPM_DATA_ADDR_SLOT_0 ,0x02261a60) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH2_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02261a68) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH2_DCPM_DESC_ADDR_SLOT_1 ,0x02261a70) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH2_DCPM_DATA_ADDR_SLOT_1 ,0x02261a78) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH2_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02261a80) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH3_DMA_DESC_ADDR   ,0x02261c00) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH3_DMA_CURR_DESC_ADDR ,0x02261c08) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH3_DMA_NEXT_DESC_ADDR ,0x02261c10) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH3_DMA_BUFF_BASE_ADDR ,0x02261c18) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH3_DMA_BUFF_END_ADDR ,0x02261c20) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH3_DMA_BUFF_CURR_RD_ADDR ,0x02261c28) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH3_DMA_BUFF_WR_ADDR ,0x02261c30) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH3_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02261c68) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH3_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02261c70) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH3_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02261c98) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH3_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x02261ca0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH3_DMA_RETRANS_BUFF_BASE_ADDR ,0x02261cb8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH3_DMA_RETRANS_BUFF_END_ADDR ,0x02261cc0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH3_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x02261cc8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH3_DMA_RETRANS_BUFF_WR_ADDR ,0x02261cd0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH3_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x02261cd8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH3_DCPM_DESC_ADDR  ,0x02261e00) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH3_DCPM_DESC_DONE_INT_ADDR ,0x02261e08) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH3_DCPM_PA1_DATA_ADDR ,0x02261e28) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH3_DCPM_PA2_DATA_ADDR ,0x02261e30) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH3_DCPM_DATA_ADDR  ,0x02261e38) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH3_DCPM_CURR_DESC_ADDR ,0x02261e40) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH3_DCPM_RETRANS_DATA_ADDR ,0x02261e48) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH3_DCPM_DESC_ADDR_SLOT_0 ,0x02261e58) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH3_DCPM_DATA_ADDR_SLOT_0 ,0x02261e60) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH3_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02261e68) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH3_DCPM_DESC_ADDR_SLOT_1 ,0x02261e70) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH3_DCPM_DATA_ADDR_SLOT_1 ,0x02261e78) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH3_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02261e80) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH4_DMA_DESC_ADDR   ,0x02262000) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH4_DMA_CURR_DESC_ADDR ,0x02262008) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH4_DMA_NEXT_DESC_ADDR ,0x02262010) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH4_DMA_BUFF_BASE_ADDR ,0x02262018) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH4_DMA_BUFF_END_ADDR ,0x02262020) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH4_DMA_BUFF_CURR_RD_ADDR ,0x02262028) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH4_DMA_BUFF_WR_ADDR ,0x02262030) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH4_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02262068) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH4_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02262070) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH4_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02262098) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH4_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x022620a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH4_DMA_RETRANS_BUFF_BASE_ADDR ,0x022620b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH4_DMA_RETRANS_BUFF_END_ADDR ,0x022620c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH4_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x022620c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH4_DMA_RETRANS_BUFF_WR_ADDR ,0x022620d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH4_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x022620d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH4_DCPM_DESC_ADDR  ,0x02262200) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH4_DCPM_DESC_DONE_INT_ADDR ,0x02262208) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH4_DCPM_PA1_DATA_ADDR ,0x02262228) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH4_DCPM_PA2_DATA_ADDR ,0x02262230) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH4_DCPM_DATA_ADDR  ,0x02262238) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH4_DCPM_CURR_DESC_ADDR ,0x02262240) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH4_DCPM_RETRANS_DATA_ADDR ,0x02262248) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH4_DCPM_DESC_ADDR_SLOT_0 ,0x02262258) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH4_DCPM_DATA_ADDR_SLOT_0 ,0x02262260) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH4_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02262268) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH4_DCPM_DESC_ADDR_SLOT_1 ,0x02262270) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH4_DCPM_DATA_ADDR_SLOT_1 ,0x02262278) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH4_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02262280) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH5_DMA_DESC_ADDR   ,0x02262400) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH5_DMA_CURR_DESC_ADDR ,0x02262408) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH5_DMA_NEXT_DESC_ADDR ,0x02262410) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH5_DMA_BUFF_BASE_ADDR ,0x02262418) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH5_DMA_BUFF_END_ADDR ,0x02262420) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH5_DMA_BUFF_CURR_RD_ADDR ,0x02262428) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH5_DMA_BUFF_WR_ADDR ,0x02262430) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH5_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02262468) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH5_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02262470) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH5_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02262498) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH5_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x022624a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH5_DMA_RETRANS_BUFF_BASE_ADDR ,0x022624b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH5_DMA_RETRANS_BUFF_END_ADDR ,0x022624c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH5_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x022624c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH5_DMA_RETRANS_BUFF_WR_ADDR ,0x022624d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH5_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x022624d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH5_DCPM_DESC_ADDR  ,0x02262600) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH5_DCPM_DESC_DONE_INT_ADDR ,0x02262608) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH5_DCPM_PA1_DATA_ADDR ,0x02262628) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH5_DCPM_PA2_DATA_ADDR ,0x02262630) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH5_DCPM_DATA_ADDR  ,0x02262638) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH5_DCPM_CURR_DESC_ADDR ,0x02262640) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH5_DCPM_RETRANS_DATA_ADDR ,0x02262648) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH5_DCPM_DESC_ADDR_SLOT_0 ,0x02262658) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH5_DCPM_DATA_ADDR_SLOT_0 ,0x02262660) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH5_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02262668) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH5_DCPM_DESC_ADDR_SLOT_1 ,0x02262670) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH5_DCPM_DATA_ADDR_SLOT_1 ,0x02262678) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH5_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02262680) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH6_DMA_DESC_ADDR   ,0x02262800) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH6_DMA_CURR_DESC_ADDR ,0x02262808) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH6_DMA_NEXT_DESC_ADDR ,0x02262810) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH6_DMA_BUFF_BASE_ADDR ,0x02262818) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH6_DMA_BUFF_END_ADDR ,0x02262820) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH6_DMA_BUFF_CURR_RD_ADDR ,0x02262828) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH6_DMA_BUFF_WR_ADDR ,0x02262830) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH6_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02262868) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH6_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02262870) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH6_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02262898) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH6_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x022628a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH6_DMA_RETRANS_BUFF_BASE_ADDR ,0x022628b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH6_DMA_RETRANS_BUFF_END_ADDR ,0x022628c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH6_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x022628c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH6_DMA_RETRANS_BUFF_WR_ADDR ,0x022628d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH6_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x022628d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH6_DCPM_DESC_ADDR  ,0x02262a00) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH6_DCPM_DESC_DONE_INT_ADDR ,0x02262a08) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH6_DCPM_PA1_DATA_ADDR ,0x02262a28) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH6_DCPM_PA2_DATA_ADDR ,0x02262a30) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH6_DCPM_DATA_ADDR  ,0x02262a38) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH6_DCPM_CURR_DESC_ADDR ,0x02262a40) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH6_DCPM_RETRANS_DATA_ADDR ,0x02262a48) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH6_DCPM_DESC_ADDR_SLOT_0 ,0x02262a58) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH6_DCPM_DATA_ADDR_SLOT_0 ,0x02262a60) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH6_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02262a68) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH6_DCPM_DESC_ADDR_SLOT_1 ,0x02262a70) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH6_DCPM_DATA_ADDR_SLOT_1 ,0x02262a78) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH6_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02262a80) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH7_DMA_DESC_ADDR   ,0x02262c00) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH7_DMA_CURR_DESC_ADDR ,0x02262c08) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH7_DMA_NEXT_DESC_ADDR ,0x02262c10) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH7_DMA_BUFF_BASE_ADDR ,0x02262c18) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH7_DMA_BUFF_END_ADDR ,0x02262c20) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH7_DMA_BUFF_CURR_RD_ADDR ,0x02262c28) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH7_DMA_BUFF_WR_ADDR ,0x02262c30) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH7_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02262c68) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH7_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02262c70) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH7_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02262c98) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH7_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x02262ca0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH7_DMA_RETRANS_BUFF_BASE_ADDR ,0x02262cb8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH7_DMA_RETRANS_BUFF_END_ADDR ,0x02262cc0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH7_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x02262cc8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH7_DMA_RETRANS_BUFF_WR_ADDR ,0x02262cd0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH7_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x02262cd8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH7_DCPM_DESC_ADDR  ,0x02262e00) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH7_DCPM_DESC_DONE_INT_ADDR ,0x02262e08) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH7_DCPM_PA1_DATA_ADDR ,0x02262e28) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH7_DCPM_PA2_DATA_ADDR ,0x02262e30) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH7_DCPM_DATA_ADDR  ,0x02262e38) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH7_DCPM_CURR_DESC_ADDR ,0x02262e40) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH7_DCPM_RETRANS_DATA_ADDR ,0x02262e48) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH7_DCPM_DESC_ADDR_SLOT_0 ,0x02262e58) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH7_DCPM_DATA_ADDR_SLOT_0 ,0x02262e60) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH7_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02262e68) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH7_DCPM_DESC_ADDR_SLOT_1 ,0x02262e70) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH7_DCPM_DATA_ADDR_SLOT_1 ,0x02262e78) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH7_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02262e80) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH8_DMA_DESC_ADDR   ,0x02263000) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH8_DMA_CURR_DESC_ADDR ,0x02263008) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH8_DMA_NEXT_DESC_ADDR ,0x02263010) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH8_DMA_BUFF_BASE_ADDR ,0x02263018) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH8_DMA_BUFF_END_ADDR ,0x02263020) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH8_DMA_BUFF_CURR_RD_ADDR ,0x02263028) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH8_DMA_BUFF_WR_ADDR ,0x02263030) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH8_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02263068) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH8_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02263070) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH8_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02263098) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH8_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x022630a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH8_DMA_RETRANS_BUFF_BASE_ADDR ,0x022630b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH8_DMA_RETRANS_BUFF_END_ADDR ,0x022630c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH8_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x022630c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH8_DMA_RETRANS_BUFF_WR_ADDR ,0x022630d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH8_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x022630d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH8_DCPM_DESC_ADDR  ,0x02263200) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH8_DCPM_DESC_DONE_INT_ADDR ,0x02263208) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH8_DCPM_PA1_DATA_ADDR ,0x02263228) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH8_DCPM_PA2_DATA_ADDR ,0x02263230) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH8_DCPM_DATA_ADDR  ,0x02263238) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH8_DCPM_CURR_DESC_ADDR ,0x02263240) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH8_DCPM_RETRANS_DATA_ADDR ,0x02263248) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH8_DCPM_DESC_ADDR_SLOT_0 ,0x02263258) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH8_DCPM_DATA_ADDR_SLOT_0 ,0x02263260) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH8_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02263268) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH8_DCPM_DESC_ADDR_SLOT_1 ,0x02263270) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH8_DCPM_DATA_ADDR_SLOT_1 ,0x02263278) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH8_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02263280) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH9_DMA_DESC_ADDR   ,0x02263400) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH9_DMA_CURR_DESC_ADDR ,0x02263408) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH9_DMA_NEXT_DESC_ADDR ,0x02263410) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH9_DMA_BUFF_BASE_ADDR ,0x02263418) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH9_DMA_BUFF_END_ADDR ,0x02263420) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH9_DMA_BUFF_CURR_RD_ADDR ,0x02263428) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH9_DMA_BUFF_WR_ADDR ,0x02263430) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH9_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02263468) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH9_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02263470) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH9_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02263498) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH9_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x022634a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH9_DMA_RETRANS_BUFF_BASE_ADDR ,0x022634b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH9_DMA_RETRANS_BUFF_END_ADDR ,0x022634c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH9_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x022634c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH9_DMA_RETRANS_BUFF_WR_ADDR ,0x022634d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH9_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x022634d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH9_DCPM_DESC_ADDR  ,0x02263600) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH9_DCPM_DESC_DONE_INT_ADDR ,0x02263608) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH9_DCPM_PA1_DATA_ADDR ,0x02263628) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH9_DCPM_PA2_DATA_ADDR ,0x02263630) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH9_DCPM_DATA_ADDR  ,0x02263638) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH9_DCPM_CURR_DESC_ADDR ,0x02263640) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH9_DCPM_RETRANS_DATA_ADDR ,0x02263648) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH9_DCPM_DESC_ADDR_SLOT_0 ,0x02263658) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH9_DCPM_DATA_ADDR_SLOT_0 ,0x02263660) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH9_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02263668) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH9_DCPM_DESC_ADDR_SLOT_1 ,0x02263670) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH9_DCPM_DATA_ADDR_SLOT_1 ,0x02263678) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH9_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02263680) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH10_DMA_DESC_ADDR  ,0x02263800) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH10_DMA_CURR_DESC_ADDR ,0x02263808) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH10_DMA_NEXT_DESC_ADDR ,0x02263810) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH10_DMA_BUFF_BASE_ADDR ,0x02263818) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH10_DMA_BUFF_END_ADDR ,0x02263820) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH10_DMA_BUFF_CURR_RD_ADDR ,0x02263828) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH10_DMA_BUFF_WR_ADDR ,0x02263830) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH10_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02263868) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH10_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02263870) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH10_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02263898) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH10_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x022638a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH10_DMA_RETRANS_BUFF_BASE_ADDR ,0x022638b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH10_DMA_RETRANS_BUFF_END_ADDR ,0x022638c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH10_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x022638c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH10_DMA_RETRANS_BUFF_WR_ADDR ,0x022638d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH10_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x022638d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH10_DCPM_DESC_ADDR ,0x02263a00) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH10_DCPM_DESC_DONE_INT_ADDR ,0x02263a08) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH10_DCPM_PA1_DATA_ADDR ,0x02263a28) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH10_DCPM_PA2_DATA_ADDR ,0x02263a30) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH10_DCPM_DATA_ADDR ,0x02263a38) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH10_DCPM_CURR_DESC_ADDR ,0x02263a40) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH10_DCPM_RETRANS_DATA_ADDR ,0x02263a48) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH10_DCPM_DESC_ADDR_SLOT_0 ,0x02263a58) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH10_DCPM_DATA_ADDR_SLOT_0 ,0x02263a60) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH10_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02263a68) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH10_DCPM_DESC_ADDR_SLOT_1 ,0x02263a70) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH10_DCPM_DATA_ADDR_SLOT_1 ,0x02263a78) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH10_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02263a80) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH11_DMA_DESC_ADDR  ,0x02263c00) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH11_DMA_CURR_DESC_ADDR ,0x02263c08) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH11_DMA_NEXT_DESC_ADDR ,0x02263c10) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH11_DMA_BUFF_BASE_ADDR ,0x02263c18) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH11_DMA_BUFF_END_ADDR ,0x02263c20) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH11_DMA_BUFF_CURR_RD_ADDR ,0x02263c28) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH11_DMA_BUFF_WR_ADDR ,0x02263c30) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH11_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02263c68) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH11_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02263c70) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH11_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02263c98) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH11_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x02263ca0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH11_DMA_RETRANS_BUFF_BASE_ADDR ,0x02263cb8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH11_DMA_RETRANS_BUFF_END_ADDR ,0x02263cc0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH11_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x02263cc8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH11_DMA_RETRANS_BUFF_WR_ADDR ,0x02263cd0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH11_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x02263cd8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH11_DCPM_DESC_ADDR ,0x02263e00) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH11_DCPM_DESC_DONE_INT_ADDR ,0x02263e08) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH11_DCPM_PA1_DATA_ADDR ,0x02263e28) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH11_DCPM_PA2_DATA_ADDR ,0x02263e30) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH11_DCPM_DATA_ADDR ,0x02263e38) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH11_DCPM_CURR_DESC_ADDR ,0x02263e40) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH11_DCPM_RETRANS_DATA_ADDR ,0x02263e48) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH11_DCPM_DESC_ADDR_SLOT_0 ,0x02263e58) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH11_DCPM_DATA_ADDR_SLOT_0 ,0x02263e60) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH11_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02263e68) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH11_DCPM_DESC_ADDR_SLOT_1 ,0x02263e70) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH11_DCPM_DATA_ADDR_SLOT_1 ,0x02263e78) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH11_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02263e80) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH12_DMA_DESC_ADDR  ,0x02264000) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH12_DMA_CURR_DESC_ADDR ,0x02264008) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH12_DMA_NEXT_DESC_ADDR ,0x02264010) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH12_DMA_BUFF_BASE_ADDR ,0x02264018) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH12_DMA_BUFF_END_ADDR ,0x02264020) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH12_DMA_BUFF_CURR_RD_ADDR ,0x02264028) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH12_DMA_BUFF_WR_ADDR ,0x02264030) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH12_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02264068) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH12_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02264070) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH12_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02264098) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH12_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x022640a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH12_DMA_RETRANS_BUFF_BASE_ADDR ,0x022640b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH12_DMA_RETRANS_BUFF_END_ADDR ,0x022640c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH12_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x022640c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH12_DMA_RETRANS_BUFF_WR_ADDR ,0x022640d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH12_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x022640d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH12_DCPM_DESC_ADDR ,0x02264200) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH12_DCPM_DESC_DONE_INT_ADDR ,0x02264208) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH12_DCPM_PA1_DATA_ADDR ,0x02264228) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH12_DCPM_PA2_DATA_ADDR ,0x02264230) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH12_DCPM_DATA_ADDR ,0x02264238) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH12_DCPM_CURR_DESC_ADDR ,0x02264240) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH12_DCPM_RETRANS_DATA_ADDR ,0x02264248) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH12_DCPM_DESC_ADDR_SLOT_0 ,0x02264258) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH12_DCPM_DATA_ADDR_SLOT_0 ,0x02264260) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH12_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02264268) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH12_DCPM_DESC_ADDR_SLOT_1 ,0x02264270) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH12_DCPM_DATA_ADDR_SLOT_1 ,0x02264278) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH12_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02264280) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH13_DMA_DESC_ADDR  ,0x02264400) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH13_DMA_CURR_DESC_ADDR ,0x02264408) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH13_DMA_NEXT_DESC_ADDR ,0x02264410) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH13_DMA_BUFF_BASE_ADDR ,0x02264418) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH13_DMA_BUFF_END_ADDR ,0x02264420) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH13_DMA_BUFF_CURR_RD_ADDR ,0x02264428) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH13_DMA_BUFF_WR_ADDR ,0x02264430) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH13_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02264468) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH13_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02264470) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH13_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02264498) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH13_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x022644a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH13_DMA_RETRANS_BUFF_BASE_ADDR ,0x022644b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH13_DMA_RETRANS_BUFF_END_ADDR ,0x022644c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH13_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x022644c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH13_DMA_RETRANS_BUFF_WR_ADDR ,0x022644d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH13_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x022644d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH13_DCPM_DESC_ADDR ,0x02264600) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH13_DCPM_DESC_DONE_INT_ADDR ,0x02264608) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH13_DCPM_PA1_DATA_ADDR ,0x02264628) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH13_DCPM_PA2_DATA_ADDR ,0x02264630) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH13_DCPM_DATA_ADDR ,0x02264638) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH13_DCPM_CURR_DESC_ADDR ,0x02264640) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH13_DCPM_RETRANS_DATA_ADDR ,0x02264648) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH13_DCPM_DESC_ADDR_SLOT_0 ,0x02264658) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH13_DCPM_DATA_ADDR_SLOT_0 ,0x02264660) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH13_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02264668) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH13_DCPM_DESC_ADDR_SLOT_1 ,0x02264670) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH13_DCPM_DATA_ADDR_SLOT_1 ,0x02264678) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH13_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02264680) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH14_DMA_DESC_ADDR  ,0x02264800) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH14_DMA_CURR_DESC_ADDR ,0x02264808) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH14_DMA_NEXT_DESC_ADDR ,0x02264810) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH14_DMA_BUFF_BASE_ADDR ,0x02264818) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH14_DMA_BUFF_END_ADDR ,0x02264820) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH14_DMA_BUFF_CURR_RD_ADDR ,0x02264828) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH14_DMA_BUFF_WR_ADDR ,0x02264830) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH14_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02264868) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH14_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02264870) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH14_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02264898) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH14_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x022648a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH14_DMA_RETRANS_BUFF_BASE_ADDR ,0x022648b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH14_DMA_RETRANS_BUFF_END_ADDR ,0x022648c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH14_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x022648c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH14_DMA_RETRANS_BUFF_WR_ADDR ,0x022648d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH14_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x022648d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH14_DCPM_DESC_ADDR ,0x02264a00) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH14_DCPM_DESC_DONE_INT_ADDR ,0x02264a08) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH14_DCPM_PA1_DATA_ADDR ,0x02264a28) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH14_DCPM_PA2_DATA_ADDR ,0x02264a30) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH14_DCPM_DATA_ADDR ,0x02264a38) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH14_DCPM_CURR_DESC_ADDR ,0x02264a40) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH14_DCPM_RETRANS_DATA_ADDR ,0x02264a48) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH14_DCPM_DESC_ADDR_SLOT_0 ,0x02264a58) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH14_DCPM_DATA_ADDR_SLOT_0 ,0x02264a60) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH14_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02264a68) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH14_DCPM_DESC_ADDR_SLOT_1 ,0x02264a70) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH14_DCPM_DATA_ADDR_SLOT_1 ,0x02264a78) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH14_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02264a80) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH15_DMA_DESC_ADDR  ,0x02264c00) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH15_DMA_CURR_DESC_ADDR ,0x02264c08) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH15_DMA_NEXT_DESC_ADDR ,0x02264c10) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH15_DMA_BUFF_BASE_ADDR ,0x02264c18) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH15_DMA_BUFF_END_ADDR ,0x02264c20) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH15_DMA_BUFF_CURR_RD_ADDR ,0x02264c28) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH15_DMA_BUFF_WR_ADDR ,0x02264c30) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH15_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02264c68) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH15_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02264c70) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH15_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02264c98) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH15_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x02264ca0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH15_DMA_RETRANS_BUFF_BASE_ADDR ,0x02264cb8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH15_DMA_RETRANS_BUFF_END_ADDR ,0x02264cc0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH15_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x02264cc8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH15_DMA_RETRANS_BUFF_WR_ADDR ,0x02264cd0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH15_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x02264cd8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH15_DCPM_DESC_ADDR ,0x02264e00) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH15_DCPM_DESC_DONE_INT_ADDR ,0x02264e08) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH15_DCPM_PA1_DATA_ADDR ,0x02264e28) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH15_DCPM_PA2_DATA_ADDR ,0x02264e30) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH15_DCPM_DATA_ADDR ,0x02264e38) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH15_DCPM_CURR_DESC_ADDR ,0x02264e40) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH15_DCPM_RETRANS_DATA_ADDR ,0x02264e48) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH15_DCPM_DESC_ADDR_SLOT_0 ,0x02264e58) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH15_DCPM_DATA_ADDR_SLOT_0 ,0x02264e60) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH15_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02264e68) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH15_DCPM_DESC_ADDR_SLOT_1 ,0x02264e70) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH15_DCPM_DATA_ADDR_SLOT_1 ,0x02264e78) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH15_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02264e80) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH16_DMA_DESC_ADDR  ,0x02265000) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH16_DMA_CURR_DESC_ADDR ,0x02265008) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH16_DMA_NEXT_DESC_ADDR ,0x02265010) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH16_DMA_BUFF_BASE_ADDR ,0x02265018) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH16_DMA_BUFF_END_ADDR ,0x02265020) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH16_DMA_BUFF_CURR_RD_ADDR ,0x02265028) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH16_DMA_BUFF_WR_ADDR ,0x02265030) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH16_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02265068) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH16_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02265070) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH16_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02265098) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH16_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x022650a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH16_DMA_RETRANS_BUFF_BASE_ADDR ,0x022650b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH16_DMA_RETRANS_BUFF_END_ADDR ,0x022650c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH16_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x022650c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH16_DMA_RETRANS_BUFF_WR_ADDR ,0x022650d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH16_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x022650d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH16_DCPM_DESC_ADDR ,0x02265200) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH16_DCPM_DESC_DONE_INT_ADDR ,0x02265208) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH16_DCPM_PA1_DATA_ADDR ,0x02265228) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH16_DCPM_PA2_DATA_ADDR ,0x02265230) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH16_DCPM_DATA_ADDR ,0x02265238) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH16_DCPM_CURR_DESC_ADDR ,0x02265240) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH16_DCPM_RETRANS_DATA_ADDR ,0x02265248) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH16_DCPM_DESC_ADDR_SLOT_0 ,0x02265258) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH16_DCPM_DATA_ADDR_SLOT_0 ,0x02265260) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH16_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02265268) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH16_DCPM_DESC_ADDR_SLOT_1 ,0x02265270) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH16_DCPM_DATA_ADDR_SLOT_1 ,0x02265278) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH16_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02265280) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH17_DMA_DESC_ADDR  ,0x02265400) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH17_DMA_CURR_DESC_ADDR ,0x02265408) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH17_DMA_NEXT_DESC_ADDR ,0x02265410) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH17_DMA_BUFF_BASE_ADDR ,0x02265418) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH17_DMA_BUFF_END_ADDR ,0x02265420) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH17_DMA_BUFF_CURR_RD_ADDR ,0x02265428) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH17_DMA_BUFF_WR_ADDR ,0x02265430) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH17_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02265468) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH17_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02265470) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH17_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02265498) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH17_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x022654a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH17_DMA_RETRANS_BUFF_BASE_ADDR ,0x022654b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH17_DMA_RETRANS_BUFF_END_ADDR ,0x022654c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH17_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x022654c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH17_DMA_RETRANS_BUFF_WR_ADDR ,0x022654d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH17_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x022654d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH17_DCPM_DESC_ADDR ,0x02265600) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH17_DCPM_DESC_DONE_INT_ADDR ,0x02265608) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH17_DCPM_PA1_DATA_ADDR ,0x02265628) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH17_DCPM_PA2_DATA_ADDR ,0x02265630) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH17_DCPM_DATA_ADDR ,0x02265638) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH17_DCPM_CURR_DESC_ADDR ,0x02265640) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH17_DCPM_RETRANS_DATA_ADDR ,0x02265648) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH17_DCPM_DESC_ADDR_SLOT_0 ,0x02265658) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH17_DCPM_DATA_ADDR_SLOT_0 ,0x02265660) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH17_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02265668) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH17_DCPM_DESC_ADDR_SLOT_1 ,0x02265670) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH17_DCPM_DATA_ADDR_SLOT_1 ,0x02265678) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH17_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02265680) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH18_DMA_DESC_ADDR  ,0x02265800) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH18_DMA_CURR_DESC_ADDR ,0x02265808) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH18_DMA_NEXT_DESC_ADDR ,0x02265810) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH18_DMA_BUFF_BASE_ADDR ,0x02265818) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH18_DMA_BUFF_END_ADDR ,0x02265820) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH18_DMA_BUFF_CURR_RD_ADDR ,0x02265828) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH18_DMA_BUFF_WR_ADDR ,0x02265830) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH18_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02265868) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH18_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02265870) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH18_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02265898) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH18_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x022658a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH18_DMA_RETRANS_BUFF_BASE_ADDR ,0x022658b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH18_DMA_RETRANS_BUFF_END_ADDR ,0x022658c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH18_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x022658c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH18_DMA_RETRANS_BUFF_WR_ADDR ,0x022658d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH18_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x022658d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH18_DCPM_DESC_ADDR ,0x02265a00) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH18_DCPM_DESC_DONE_INT_ADDR ,0x02265a08) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH18_DCPM_PA1_DATA_ADDR ,0x02265a28) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH18_DCPM_PA2_DATA_ADDR ,0x02265a30) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH18_DCPM_DATA_ADDR ,0x02265a38) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH18_DCPM_CURR_DESC_ADDR ,0x02265a40) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH18_DCPM_RETRANS_DATA_ADDR ,0x02265a48) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH18_DCPM_DESC_ADDR_SLOT_0 ,0x02265a58) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH18_DCPM_DATA_ADDR_SLOT_0 ,0x02265a60) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH18_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02265a68) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH18_DCPM_DESC_ADDR_SLOT_1 ,0x02265a70) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH18_DCPM_DATA_ADDR_SLOT_1 ,0x02265a78) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH18_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02265a80) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH19_DMA_DESC_ADDR  ,0x02265c00) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH19_DMA_CURR_DESC_ADDR ,0x02265c08) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH19_DMA_NEXT_DESC_ADDR ,0x02265c10) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH19_DMA_BUFF_BASE_ADDR ,0x02265c18) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH19_DMA_BUFF_END_ADDR ,0x02265c20) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH19_DMA_BUFF_CURR_RD_ADDR ,0x02265c28) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH19_DMA_BUFF_WR_ADDR ,0x02265c30) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH19_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02265c68) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH19_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02265c70) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH19_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02265c98) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH19_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x02265ca0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH19_DMA_RETRANS_BUFF_BASE_ADDR ,0x02265cb8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH19_DMA_RETRANS_BUFF_END_ADDR ,0x02265cc0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH19_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x02265cc8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH19_DMA_RETRANS_BUFF_WR_ADDR ,0x02265cd0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH19_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x02265cd8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH19_DCPM_DESC_ADDR ,0x02265e00) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH19_DCPM_DESC_DONE_INT_ADDR ,0x02265e08) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH19_DCPM_PA1_DATA_ADDR ,0x02265e28) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH19_DCPM_PA2_DATA_ADDR ,0x02265e30) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH19_DCPM_DATA_ADDR ,0x02265e38) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH19_DCPM_CURR_DESC_ADDR ,0x02265e40) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH19_DCPM_RETRANS_DATA_ADDR ,0x02265e48) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH19_DCPM_DESC_ADDR_SLOT_0 ,0x02265e58) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH19_DCPM_DATA_ADDR_SLOT_0 ,0x02265e60) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH19_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02265e68) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH19_DCPM_DESC_ADDR_SLOT_1 ,0x02265e70) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH19_DCPM_DATA_ADDR_SLOT_1 ,0x02265e78) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH19_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02265e80) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH20_DMA_DESC_ADDR  ,0x02266000) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH20_DMA_CURR_DESC_ADDR ,0x02266008) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH20_DMA_NEXT_DESC_ADDR ,0x02266010) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH20_DMA_BUFF_BASE_ADDR ,0x02266018) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH20_DMA_BUFF_END_ADDR ,0x02266020) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH20_DMA_BUFF_CURR_RD_ADDR ,0x02266028) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH20_DMA_BUFF_WR_ADDR ,0x02266030) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH20_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02266068) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH20_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02266070) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH20_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02266098) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH20_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x022660a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH20_DMA_RETRANS_BUFF_BASE_ADDR ,0x022660b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH20_DMA_RETRANS_BUFF_END_ADDR ,0x022660c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH20_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x022660c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH20_DMA_RETRANS_BUFF_WR_ADDR ,0x022660d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH20_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x022660d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH20_DCPM_DESC_ADDR ,0x02266200) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH20_DCPM_DESC_DONE_INT_ADDR ,0x02266208) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH20_DCPM_PA1_DATA_ADDR ,0x02266228) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH20_DCPM_PA2_DATA_ADDR ,0x02266230) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH20_DCPM_DATA_ADDR ,0x02266238) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH20_DCPM_CURR_DESC_ADDR ,0x02266240) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH20_DCPM_RETRANS_DATA_ADDR ,0x02266248) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH20_DCPM_DESC_ADDR_SLOT_0 ,0x02266258) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH20_DCPM_DATA_ADDR_SLOT_0 ,0x02266260) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH20_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02266268) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH20_DCPM_DESC_ADDR_SLOT_1 ,0x02266270) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH20_DCPM_DATA_ADDR_SLOT_1 ,0x02266278) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH20_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02266280) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH21_DMA_DESC_ADDR  ,0x02266400) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH21_DMA_CURR_DESC_ADDR ,0x02266408) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH21_DMA_NEXT_DESC_ADDR ,0x02266410) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH21_DMA_BUFF_BASE_ADDR ,0x02266418) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH21_DMA_BUFF_END_ADDR ,0x02266420) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH21_DMA_BUFF_CURR_RD_ADDR ,0x02266428) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH21_DMA_BUFF_WR_ADDR ,0x02266430) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH21_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02266468) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH21_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02266470) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH21_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02266498) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH21_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x022664a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH21_DMA_RETRANS_BUFF_BASE_ADDR ,0x022664b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH21_DMA_RETRANS_BUFF_END_ADDR ,0x022664c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH21_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x022664c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH21_DMA_RETRANS_BUFF_WR_ADDR ,0x022664d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH21_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x022664d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH21_DCPM_DESC_ADDR ,0x02266600) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH21_DCPM_DESC_DONE_INT_ADDR ,0x02266608) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH21_DCPM_PA1_DATA_ADDR ,0x02266628) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH21_DCPM_PA2_DATA_ADDR ,0x02266630) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH21_DCPM_DATA_ADDR ,0x02266638) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH21_DCPM_CURR_DESC_ADDR ,0x02266640) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH21_DCPM_RETRANS_DATA_ADDR ,0x02266648) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH21_DCPM_DESC_ADDR_SLOT_0 ,0x02266658) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH21_DCPM_DATA_ADDR_SLOT_0 ,0x02266660) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH21_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02266668) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH21_DCPM_DESC_ADDR_SLOT_1 ,0x02266670) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH21_DCPM_DATA_ADDR_SLOT_1 ,0x02266678) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH21_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02266680) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH22_DMA_DESC_ADDR  ,0x02266800) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH22_DMA_CURR_DESC_ADDR ,0x02266808) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH22_DMA_NEXT_DESC_ADDR ,0x02266810) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH22_DMA_BUFF_BASE_ADDR ,0x02266818) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH22_DMA_BUFF_END_ADDR ,0x02266820) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH22_DMA_BUFF_CURR_RD_ADDR ,0x02266828) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH22_DMA_BUFF_WR_ADDR ,0x02266830) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH22_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02266868) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH22_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02266870) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH22_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02266898) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH22_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x022668a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH22_DMA_RETRANS_BUFF_BASE_ADDR ,0x022668b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH22_DMA_RETRANS_BUFF_END_ADDR ,0x022668c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH22_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x022668c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH22_DMA_RETRANS_BUFF_WR_ADDR ,0x022668d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH22_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x022668d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH22_DCPM_DESC_ADDR ,0x02266a00) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH22_DCPM_DESC_DONE_INT_ADDR ,0x02266a08) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH22_DCPM_PA1_DATA_ADDR ,0x02266a28) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH22_DCPM_PA2_DATA_ADDR ,0x02266a30) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH22_DCPM_DATA_ADDR ,0x02266a38) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH22_DCPM_CURR_DESC_ADDR ,0x02266a40) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH22_DCPM_RETRANS_DATA_ADDR ,0x02266a48) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH22_DCPM_DESC_ADDR_SLOT_0 ,0x02266a58) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH22_DCPM_DATA_ADDR_SLOT_0 ,0x02266a60) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH22_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02266a68) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH22_DCPM_DESC_ADDR_SLOT_1 ,0x02266a70) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH22_DCPM_DATA_ADDR_SLOT_1 ,0x02266a78) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH22_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02266a80) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH23_DMA_DESC_ADDR  ,0x02266c00) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH23_DMA_CURR_DESC_ADDR ,0x02266c08) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH23_DMA_NEXT_DESC_ADDR ,0x02266c10) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH23_DMA_BUFF_BASE_ADDR ,0x02266c18) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH23_DMA_BUFF_END_ADDR ,0x02266c20) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH23_DMA_BUFF_CURR_RD_ADDR ,0x02266c28) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH23_DMA_BUFF_WR_ADDR ,0x02266c30) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH23_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02266c68) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH23_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02266c70) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH23_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02266c98) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH23_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x02266ca0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH23_DMA_RETRANS_BUFF_BASE_ADDR ,0x02266cb8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH23_DMA_RETRANS_BUFF_END_ADDR ,0x02266cc0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH23_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x02266cc8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH23_DMA_RETRANS_BUFF_WR_ADDR ,0x02266cd0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH23_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x02266cd8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH23_DCPM_DESC_ADDR ,0x02266e00) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH23_DCPM_DESC_DONE_INT_ADDR ,0x02266e08) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH23_DCPM_PA1_DATA_ADDR ,0x02266e28) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH23_DCPM_PA2_DATA_ADDR ,0x02266e30) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH23_DCPM_DATA_ADDR ,0x02266e38) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH23_DCPM_CURR_DESC_ADDR ,0x02266e40) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH23_DCPM_RETRANS_DATA_ADDR ,0x02266e48) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH23_DCPM_DESC_ADDR_SLOT_0 ,0x02266e58) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH23_DCPM_DATA_ADDR_SLOT_0 ,0x02266e60) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH23_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02266e68) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH23_DCPM_DESC_ADDR_SLOT_1 ,0x02266e70) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH23_DCPM_DATA_ADDR_SLOT_1 ,0x02266e78) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH23_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02266e80) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH24_DMA_DESC_ADDR  ,0x02267000) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH24_DMA_CURR_DESC_ADDR ,0x02267008) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH24_DMA_NEXT_DESC_ADDR ,0x02267010) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH24_DMA_BUFF_BASE_ADDR ,0x02267018) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH24_DMA_BUFF_END_ADDR ,0x02267020) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH24_DMA_BUFF_CURR_RD_ADDR ,0x02267028) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH24_DMA_BUFF_WR_ADDR ,0x02267030) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH24_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02267068) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH24_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02267070) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH24_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02267098) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH24_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x022670a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH24_DMA_RETRANS_BUFF_BASE_ADDR ,0x022670b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH24_DMA_RETRANS_BUFF_END_ADDR ,0x022670c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH24_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x022670c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH24_DMA_RETRANS_BUFF_WR_ADDR ,0x022670d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH24_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x022670d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH24_DCPM_DESC_ADDR ,0x02267200) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH24_DCPM_DESC_DONE_INT_ADDR ,0x02267208) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH24_DCPM_PA1_DATA_ADDR ,0x02267228) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH24_DCPM_PA2_DATA_ADDR ,0x02267230) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH24_DCPM_DATA_ADDR ,0x02267238) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH24_DCPM_CURR_DESC_ADDR ,0x02267240) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH24_DCPM_RETRANS_DATA_ADDR ,0x02267248) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH24_DCPM_DESC_ADDR_SLOT_0 ,0x02267258) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH24_DCPM_DATA_ADDR_SLOT_0 ,0x02267260) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH24_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02267268) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH24_DCPM_DESC_ADDR_SLOT_1 ,0x02267270) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH24_DCPM_DATA_ADDR_SLOT_1 ,0x02267278) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH24_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02267280) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH25_DMA_DESC_ADDR  ,0x02267400) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH25_DMA_CURR_DESC_ADDR ,0x02267408) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH25_DMA_NEXT_DESC_ADDR ,0x02267410) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH25_DMA_BUFF_BASE_ADDR ,0x02267418) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH25_DMA_BUFF_END_ADDR ,0x02267420) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH25_DMA_BUFF_CURR_RD_ADDR ,0x02267428) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH25_DMA_BUFF_WR_ADDR ,0x02267430) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH25_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02267468) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH25_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02267470) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH25_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02267498) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH25_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x022674a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH25_DMA_RETRANS_BUFF_BASE_ADDR ,0x022674b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH25_DMA_RETRANS_BUFF_END_ADDR ,0x022674c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH25_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x022674c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH25_DMA_RETRANS_BUFF_WR_ADDR ,0x022674d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH25_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x022674d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH25_DCPM_DESC_ADDR ,0x02267600) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH25_DCPM_DESC_DONE_INT_ADDR ,0x02267608) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH25_DCPM_PA1_DATA_ADDR ,0x02267628) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH25_DCPM_PA2_DATA_ADDR ,0x02267630) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH25_DCPM_DATA_ADDR ,0x02267638) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH25_DCPM_CURR_DESC_ADDR ,0x02267640) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH25_DCPM_RETRANS_DATA_ADDR ,0x02267648) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH25_DCPM_DESC_ADDR_SLOT_0 ,0x02267658) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH25_DCPM_DATA_ADDR_SLOT_0 ,0x02267660) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH25_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02267668) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH25_DCPM_DESC_ADDR_SLOT_1 ,0x02267670) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH25_DCPM_DATA_ADDR_SLOT_1 ,0x02267678) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH25_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02267680) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH26_DMA_DESC_ADDR  ,0x02267800) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH26_DMA_CURR_DESC_ADDR ,0x02267808) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH26_DMA_NEXT_DESC_ADDR ,0x02267810) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH26_DMA_BUFF_BASE_ADDR ,0x02267818) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH26_DMA_BUFF_END_ADDR ,0x02267820) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH26_DMA_BUFF_CURR_RD_ADDR ,0x02267828) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH26_DMA_BUFF_WR_ADDR ,0x02267830) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH26_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02267868) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH26_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02267870) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH26_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02267898) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH26_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x022678a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH26_DMA_RETRANS_BUFF_BASE_ADDR ,0x022678b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH26_DMA_RETRANS_BUFF_END_ADDR ,0x022678c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH26_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x022678c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH26_DMA_RETRANS_BUFF_WR_ADDR ,0x022678d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH26_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x022678d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH26_DCPM_DESC_ADDR ,0x02267a00) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH26_DCPM_DESC_DONE_INT_ADDR ,0x02267a08) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH26_DCPM_PA1_DATA_ADDR ,0x02267a28) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH26_DCPM_PA2_DATA_ADDR ,0x02267a30) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH26_DCPM_DATA_ADDR ,0x02267a38) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH26_DCPM_CURR_DESC_ADDR ,0x02267a40) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH26_DCPM_RETRANS_DATA_ADDR ,0x02267a48) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH26_DCPM_DESC_ADDR_SLOT_0 ,0x02267a58) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH26_DCPM_DATA_ADDR_SLOT_0 ,0x02267a60) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH26_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02267a68) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH26_DCPM_DESC_ADDR_SLOT_1 ,0x02267a70) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH26_DCPM_DATA_ADDR_SLOT_1 ,0x02267a78) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH26_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02267a80) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH27_DMA_DESC_ADDR  ,0x02267c00) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH27_DMA_CURR_DESC_ADDR ,0x02267c08) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH27_DMA_NEXT_DESC_ADDR ,0x02267c10) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH27_DMA_BUFF_BASE_ADDR ,0x02267c18) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH27_DMA_BUFF_END_ADDR ,0x02267c20) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH27_DMA_BUFF_CURR_RD_ADDR ,0x02267c28) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH27_DMA_BUFF_WR_ADDR ,0x02267c30) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH27_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02267c68) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH27_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02267c70) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH27_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02267c98) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH27_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x02267ca0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH27_DMA_RETRANS_BUFF_BASE_ADDR ,0x02267cb8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH27_DMA_RETRANS_BUFF_END_ADDR ,0x02267cc0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH27_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x02267cc8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH27_DMA_RETRANS_BUFF_WR_ADDR ,0x02267cd0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH27_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x02267cd8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH27_DCPM_DESC_ADDR ,0x02267e00) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH27_DCPM_DESC_DONE_INT_ADDR ,0x02267e08) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH27_DCPM_PA1_DATA_ADDR ,0x02267e28) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH27_DCPM_PA2_DATA_ADDR ,0x02267e30) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH27_DCPM_DATA_ADDR ,0x02267e38) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH27_DCPM_CURR_DESC_ADDR ,0x02267e40) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH27_DCPM_RETRANS_DATA_ADDR ,0x02267e48) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH27_DCPM_DESC_ADDR_SLOT_0 ,0x02267e58) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH27_DCPM_DATA_ADDR_SLOT_0 ,0x02267e60) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH27_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02267e68) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH27_DCPM_DESC_ADDR_SLOT_1 ,0x02267e70) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH27_DCPM_DATA_ADDR_SLOT_1 ,0x02267e78) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH27_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02267e80) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH28_DMA_DESC_ADDR  ,0x02268000) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH28_DMA_CURR_DESC_ADDR ,0x02268008) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH28_DMA_NEXT_DESC_ADDR ,0x02268010) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH28_DMA_BUFF_BASE_ADDR ,0x02268018) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH28_DMA_BUFF_END_ADDR ,0x02268020) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH28_DMA_BUFF_CURR_RD_ADDR ,0x02268028) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH28_DMA_BUFF_WR_ADDR ,0x02268030) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH28_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02268068) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH28_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02268070) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH28_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02268098) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH28_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x022680a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH28_DMA_RETRANS_BUFF_BASE_ADDR ,0x022680b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH28_DMA_RETRANS_BUFF_END_ADDR ,0x022680c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH28_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x022680c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH28_DMA_RETRANS_BUFF_WR_ADDR ,0x022680d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH28_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x022680d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH28_DCPM_DESC_ADDR ,0x02268200) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH28_DCPM_DESC_DONE_INT_ADDR ,0x02268208) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH28_DCPM_PA1_DATA_ADDR ,0x02268228) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH28_DCPM_PA2_DATA_ADDR ,0x02268230) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH28_DCPM_DATA_ADDR ,0x02268238) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH28_DCPM_CURR_DESC_ADDR ,0x02268240) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH28_DCPM_RETRANS_DATA_ADDR ,0x02268248) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH28_DCPM_DESC_ADDR_SLOT_0 ,0x02268258) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH28_DCPM_DATA_ADDR_SLOT_0 ,0x02268260) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH28_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02268268) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH28_DCPM_DESC_ADDR_SLOT_1 ,0x02268270) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH28_DCPM_DATA_ADDR_SLOT_1 ,0x02268278) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH28_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02268280) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH29_DMA_DESC_ADDR  ,0x02268400) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH29_DMA_CURR_DESC_ADDR ,0x02268408) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH29_DMA_NEXT_DESC_ADDR ,0x02268410) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH29_DMA_BUFF_BASE_ADDR ,0x02268418) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH29_DMA_BUFF_END_ADDR ,0x02268420) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH29_DMA_BUFF_CURR_RD_ADDR ,0x02268428) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH29_DMA_BUFF_WR_ADDR ,0x02268430) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH29_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02268468) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH29_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02268470) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH29_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02268498) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH29_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x022684a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH29_DMA_RETRANS_BUFF_BASE_ADDR ,0x022684b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH29_DMA_RETRANS_BUFF_END_ADDR ,0x022684c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH29_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x022684c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH29_DMA_RETRANS_BUFF_WR_ADDR ,0x022684d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH29_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x022684d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH29_DCPM_DESC_ADDR ,0x02268600) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH29_DCPM_DESC_DONE_INT_ADDR ,0x02268608) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH29_DCPM_PA1_DATA_ADDR ,0x02268628) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH29_DCPM_PA2_DATA_ADDR ,0x02268630) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH29_DCPM_DATA_ADDR ,0x02268638) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH29_DCPM_CURR_DESC_ADDR ,0x02268640) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH29_DCPM_RETRANS_DATA_ADDR ,0x02268648) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH29_DCPM_DESC_ADDR_SLOT_0 ,0x02268658) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH29_DCPM_DATA_ADDR_SLOT_0 ,0x02268660) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH29_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02268668) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH29_DCPM_DESC_ADDR_SLOT_1 ,0x02268670) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH29_DCPM_DATA_ADDR_SLOT_1 ,0x02268678) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH29_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02268680) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH30_DMA_DESC_ADDR  ,0x02268800) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH30_DMA_CURR_DESC_ADDR ,0x02268808) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH30_DMA_NEXT_DESC_ADDR ,0x02268810) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH30_DMA_BUFF_BASE_ADDR ,0x02268818) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH30_DMA_BUFF_END_ADDR ,0x02268820) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH30_DMA_BUFF_CURR_RD_ADDR ,0x02268828) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH30_DMA_BUFF_WR_ADDR ,0x02268830) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH30_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02268868) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH30_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02268870) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH30_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02268898) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH30_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x022688a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH30_DMA_RETRANS_BUFF_BASE_ADDR ,0x022688b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH30_DMA_RETRANS_BUFF_END_ADDR ,0x022688c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH30_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x022688c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH30_DMA_RETRANS_BUFF_WR_ADDR ,0x022688d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH30_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x022688d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH30_DCPM_DESC_ADDR ,0x02268a00) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH30_DCPM_DESC_DONE_INT_ADDR ,0x02268a08) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH30_DCPM_PA1_DATA_ADDR ,0x02268a28) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH30_DCPM_PA2_DATA_ADDR ,0x02268a30) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH30_DCPM_DATA_ADDR ,0x02268a38) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH30_DCPM_CURR_DESC_ADDR ,0x02268a40) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH30_DCPM_RETRANS_DATA_ADDR ,0x02268a48) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH30_DCPM_DESC_ADDR_SLOT_0 ,0x02268a58) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH30_DCPM_DATA_ADDR_SLOT_0 ,0x02268a60) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH30_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02268a68) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH30_DCPM_DESC_ADDR_SLOT_1 ,0x02268a70) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH30_DCPM_DATA_ADDR_SLOT_1 ,0x02268a78) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH30_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02268a80) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH31_DMA_DESC_ADDR  ,0x02268c00) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH31_DMA_CURR_DESC_ADDR ,0x02268c08) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH31_DMA_NEXT_DESC_ADDR ,0x02268c10) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH31_DMA_BUFF_BASE_ADDR ,0x02268c18) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH31_DMA_BUFF_END_ADDR ,0x02268c20) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH31_DMA_BUFF_CURR_RD_ADDR ,0x02268c28) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH31_DMA_BUFF_WR_ADDR ,0x02268c30) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH31_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02268c68) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH31_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02268c70) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH31_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02268c98) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH31_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x02268ca0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH31_DMA_RETRANS_BUFF_BASE_ADDR ,0x02268cb8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH31_DMA_RETRANS_BUFF_END_ADDR ,0x02268cc0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH31_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x02268cc8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH31_DMA_RETRANS_BUFF_WR_ADDR ,0x02268cd0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH31_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x02268cd8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH31_DCPM_DESC_ADDR ,0x02268e00) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH31_DCPM_DESC_DONE_INT_ADDR ,0x02268e08) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH31_DCPM_PA1_DATA_ADDR ,0x02268e28) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH31_DCPM_PA2_DATA_ADDR ,0x02268e30) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH31_DCPM_DATA_ADDR ,0x02268e38) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH31_DCPM_CURR_DESC_ADDR ,0x02268e40) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH31_DCPM_RETRANS_DATA_ADDR ,0x02268e48) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH31_DCPM_DESC_ADDR_SLOT_0 ,0x02268e58) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH31_DCPM_DATA_ADDR_SLOT_0 ,0x02268e60) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH31_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02268e68) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH31_DCPM_DESC_ADDR_SLOT_1 ,0x02268e70) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH31_DCPM_DATA_ADDR_SLOT_1 ,0x02268e78) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MEMDMA_MCPB_CH31_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02268e80) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH0_FIRST_DESC_ADDR        ,0x02282000) /* [RW][64] First Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH0_NEXT_DESC_ADDR         ,0x02282008) /* [RW][64] Next Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH0_COMPLETED_DESC_ADDRESS ,0x02282010) /* [RW][64] Completed Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH0_DRAM_BUFF_BASE_PTR     ,0x02282030) /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH0_DRAM_BUFF_END_PTR      ,0x02282038) /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH0_DRAM_BUFF_RD_PTR       ,0x02282040) /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH0_DRAM_BUFF_WR_PTR       ,0x02282048) /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH0_DRAM_BUFF_VALID_PTR    ,0x02282050) /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH0_DRAM_BUFF_LOWER_THRESHOLD ,0x02282058) /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH0_DRAM_BUFF_UPPER_THRESHOLD ,0x02282060) /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH0_DRAM_BUFF_CONTROL      ,0x02282068) /* [RW][64] DRAM Buffer Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH0_DMQ_0_0                ,0x02282070) /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH0_DMQ_0_2                ,0x02282080) /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH0_DMQ_0_3                ,0x02282088) /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH0_DMQ_1_0                ,0x02282090) /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH0_DMQ_1_2                ,0x022820a0) /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH0_DMQ_1_3                ,0x022820a8) /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH0_DMQ_2_0                ,0x022820b0) /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH0_DMQ_2_2                ,0x022820c0) /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH0_DMQ_2_3                ,0x022820c8) /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH0_DMQ_3_0                ,0x022820d0) /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH0_DMQ_3_2                ,0x022820e0) /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH0_DMQ_3_3                ,0x022820e8) /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH1_FIRST_DESC_ADDR        ,0x022820f0) /* [RW][64] First Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH1_NEXT_DESC_ADDR         ,0x022820f8) /* [RW][64] Next Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH1_COMPLETED_DESC_ADDRESS ,0x02282100) /* [RW][64] Completed Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH1_DRAM_BUFF_BASE_PTR     ,0x02282120) /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH1_DRAM_BUFF_END_PTR      ,0x02282128) /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH1_DRAM_BUFF_RD_PTR       ,0x02282130) /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH1_DRAM_BUFF_WR_PTR       ,0x02282138) /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH1_DRAM_BUFF_VALID_PTR    ,0x02282140) /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH1_DRAM_BUFF_LOWER_THRESHOLD ,0x02282148) /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH1_DRAM_BUFF_UPPER_THRESHOLD ,0x02282150) /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH1_DRAM_BUFF_CONTROL      ,0x02282158) /* [RW][64] DRAM Buffer Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH1_DMQ_0_0                ,0x02282160) /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH1_DMQ_0_2                ,0x02282170) /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH1_DMQ_0_3                ,0x02282178) /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH1_DMQ_1_0                ,0x02282180) /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH1_DMQ_1_2                ,0x02282190) /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH1_DMQ_1_3                ,0x02282198) /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH1_DMQ_2_0                ,0x022821a0) /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH1_DMQ_2_2                ,0x022821b0) /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH1_DMQ_2_3                ,0x022821b8) /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH1_DMQ_3_0                ,0x022821c0) /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH1_DMQ_3_2                ,0x022821d0) /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH1_DMQ_3_3                ,0x022821d8) /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH2_FIRST_DESC_ADDR        ,0x022821e0) /* [RW][64] First Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH2_NEXT_DESC_ADDR         ,0x022821e8) /* [RW][64] Next Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH2_COMPLETED_DESC_ADDRESS ,0x022821f0) /* [RW][64] Completed Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH2_DRAM_BUFF_BASE_PTR     ,0x02282210) /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH2_DRAM_BUFF_END_PTR      ,0x02282218) /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH2_DRAM_BUFF_RD_PTR       ,0x02282220) /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH2_DRAM_BUFF_WR_PTR       ,0x02282228) /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH2_DRAM_BUFF_VALID_PTR    ,0x02282230) /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH2_DRAM_BUFF_LOWER_THRESHOLD ,0x02282238) /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH2_DRAM_BUFF_UPPER_THRESHOLD ,0x02282240) /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH2_DRAM_BUFF_CONTROL      ,0x02282248) /* [RW][64] DRAM Buffer Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH2_DMQ_0_0                ,0x02282250) /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH2_DMQ_0_2                ,0x02282260) /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH2_DMQ_0_3                ,0x02282268) /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH2_DMQ_1_0                ,0x02282270) /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH2_DMQ_1_2                ,0x02282280) /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH2_DMQ_1_3                ,0x02282288) /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH2_DMQ_2_0                ,0x02282290) /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH2_DMQ_2_2                ,0x022822a0) /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH2_DMQ_2_3                ,0x022822a8) /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH2_DMQ_3_0                ,0x022822b0) /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH2_DMQ_3_2                ,0x022822c0) /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH2_DMQ_3_3                ,0x022822c8) /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH3_FIRST_DESC_ADDR        ,0x022822d0) /* [RW][64] First Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH3_NEXT_DESC_ADDR         ,0x022822d8) /* [RW][64] Next Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH3_COMPLETED_DESC_ADDRESS ,0x022822e0) /* [RW][64] Completed Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH3_DRAM_BUFF_BASE_PTR     ,0x02282300) /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH3_DRAM_BUFF_END_PTR      ,0x02282308) /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH3_DRAM_BUFF_RD_PTR       ,0x02282310) /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH3_DRAM_BUFF_WR_PTR       ,0x02282318) /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH3_DRAM_BUFF_VALID_PTR    ,0x02282320) /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH3_DRAM_BUFF_LOWER_THRESHOLD ,0x02282328) /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH3_DRAM_BUFF_UPPER_THRESHOLD ,0x02282330) /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH3_DRAM_BUFF_CONTROL      ,0x02282338) /* [RW][64] DRAM Buffer Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH3_DMQ_0_0                ,0x02282340) /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH3_DMQ_0_2                ,0x02282350) /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH3_DMQ_0_3                ,0x02282358) /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH3_DMQ_1_0                ,0x02282360) /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH3_DMQ_1_2                ,0x02282370) /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH3_DMQ_1_3                ,0x02282378) /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH3_DMQ_2_0                ,0x02282380) /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH3_DMQ_2_2                ,0x02282390) /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH3_DMQ_2_3                ,0x02282398) /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH3_DMQ_3_0                ,0x022823a0) /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH3_DMQ_3_2                ,0x022823b0) /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH3_DMQ_3_3                ,0x022823b8) /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH4_FIRST_DESC_ADDR        ,0x022823c0) /* [RW][64] First Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH4_NEXT_DESC_ADDR         ,0x022823c8) /* [RW][64] Next Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH4_COMPLETED_DESC_ADDRESS ,0x022823d0) /* [RW][64] Completed Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH4_DRAM_BUFF_BASE_PTR     ,0x022823f0) /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH4_DRAM_BUFF_END_PTR      ,0x022823f8) /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH4_DRAM_BUFF_RD_PTR       ,0x02282400) /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH4_DRAM_BUFF_WR_PTR       ,0x02282408) /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH4_DRAM_BUFF_VALID_PTR    ,0x02282410) /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH4_DRAM_BUFF_LOWER_THRESHOLD ,0x02282418) /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH4_DRAM_BUFF_UPPER_THRESHOLD ,0x02282420) /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH4_DRAM_BUFF_CONTROL      ,0x02282428) /* [RW][64] DRAM Buffer Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH4_DMQ_0_0                ,0x02282430) /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH4_DMQ_0_2                ,0x02282440) /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH4_DMQ_0_3                ,0x02282448) /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH4_DMQ_1_0                ,0x02282450) /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH4_DMQ_1_2                ,0x02282460) /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH4_DMQ_1_3                ,0x02282468) /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH4_DMQ_2_0                ,0x02282470) /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH4_DMQ_2_2                ,0x02282480) /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH4_DMQ_2_3                ,0x02282488) /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH4_DMQ_3_0                ,0x02282490) /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH4_DMQ_3_2                ,0x022824a0) /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH4_DMQ_3_3                ,0x022824a8) /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH5_FIRST_DESC_ADDR        ,0x022824b0) /* [RW][64] First Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH5_NEXT_DESC_ADDR         ,0x022824b8) /* [RW][64] Next Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH5_COMPLETED_DESC_ADDRESS ,0x022824c0) /* [RW][64] Completed Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH5_DRAM_BUFF_BASE_PTR     ,0x022824e0) /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH5_DRAM_BUFF_END_PTR      ,0x022824e8) /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH5_DRAM_BUFF_RD_PTR       ,0x022824f0) /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH5_DRAM_BUFF_WR_PTR       ,0x022824f8) /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH5_DRAM_BUFF_VALID_PTR    ,0x02282500) /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH5_DRAM_BUFF_LOWER_THRESHOLD ,0x02282508) /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH5_DRAM_BUFF_UPPER_THRESHOLD ,0x02282510) /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH5_DRAM_BUFF_CONTROL      ,0x02282518) /* [RW][64] DRAM Buffer Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH5_DMQ_0_0                ,0x02282520) /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH5_DMQ_0_2                ,0x02282530) /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH5_DMQ_0_3                ,0x02282538) /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH5_DMQ_1_0                ,0x02282540) /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH5_DMQ_1_2                ,0x02282550) /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH5_DMQ_1_3                ,0x02282558) /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH5_DMQ_2_0                ,0x02282560) /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH5_DMQ_2_2                ,0x02282570) /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH5_DMQ_2_3                ,0x02282578) /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH5_DMQ_3_0                ,0x02282580) /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH5_DMQ_3_2                ,0x02282590) /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH5_DMQ_3_3                ,0x02282598) /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH6_FIRST_DESC_ADDR        ,0x022825a0) /* [RW][64] First Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH6_NEXT_DESC_ADDR         ,0x022825a8) /* [RW][64] Next Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH6_COMPLETED_DESC_ADDRESS ,0x022825b0) /* [RW][64] Completed Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH6_DRAM_BUFF_BASE_PTR     ,0x022825d0) /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH6_DRAM_BUFF_END_PTR      ,0x022825d8) /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH6_DRAM_BUFF_RD_PTR       ,0x022825e0) /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH6_DRAM_BUFF_WR_PTR       ,0x022825e8) /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH6_DRAM_BUFF_VALID_PTR    ,0x022825f0) /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH6_DRAM_BUFF_LOWER_THRESHOLD ,0x022825f8) /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH6_DRAM_BUFF_UPPER_THRESHOLD ,0x02282600) /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH6_DRAM_BUFF_CONTROL      ,0x02282608) /* [RW][64] DRAM Buffer Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH6_DMQ_0_0                ,0x02282610) /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH6_DMQ_0_2                ,0x02282620) /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH6_DMQ_0_3                ,0x02282628) /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH6_DMQ_1_0                ,0x02282630) /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH6_DMQ_1_2                ,0x02282640) /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH6_DMQ_1_3                ,0x02282648) /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH6_DMQ_2_0                ,0x02282650) /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH6_DMQ_2_2                ,0x02282660) /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH6_DMQ_2_3                ,0x02282668) /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH6_DMQ_3_0                ,0x02282670) /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH6_DMQ_3_2                ,0x02282680) /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH6_DMQ_3_3                ,0x02282688) /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH7_FIRST_DESC_ADDR        ,0x02282690) /* [RW][64] First Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH7_NEXT_DESC_ADDR         ,0x02282698) /* [RW][64] Next Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH7_COMPLETED_DESC_ADDRESS ,0x022826a0) /* [RW][64] Completed Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH7_DRAM_BUFF_BASE_PTR     ,0x022826c0) /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH7_DRAM_BUFF_END_PTR      ,0x022826c8) /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH7_DRAM_BUFF_RD_PTR       ,0x022826d0) /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH7_DRAM_BUFF_WR_PTR       ,0x022826d8) /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH7_DRAM_BUFF_VALID_PTR    ,0x022826e0) /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH7_DRAM_BUFF_LOWER_THRESHOLD ,0x022826e8) /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH7_DRAM_BUFF_UPPER_THRESHOLD ,0x022826f0) /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH7_DRAM_BUFF_CONTROL      ,0x022826f8) /* [RW][64] DRAM Buffer Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH7_DMQ_0_0                ,0x02282700) /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH7_DMQ_0_2                ,0x02282710) /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH7_DMQ_0_3                ,0x02282718) /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH7_DMQ_1_0                ,0x02282720) /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH7_DMQ_1_2                ,0x02282730) /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH7_DMQ_1_3                ,0x02282738) /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH7_DMQ_2_0                ,0x02282740) /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH7_DMQ_2_2                ,0x02282750) /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH7_DMQ_2_3                ,0x02282758) /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH7_DMQ_3_0                ,0x02282760) /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH7_DMQ_3_2                ,0x02282770) /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH7_DMQ_3_3                ,0x02282778) /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH8_FIRST_DESC_ADDR        ,0x02282780) /* [RW][64] First Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH8_NEXT_DESC_ADDR         ,0x02282788) /* [RW][64] Next Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH8_COMPLETED_DESC_ADDRESS ,0x02282790) /* [RW][64] Completed Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH8_DRAM_BUFF_BASE_PTR     ,0x022827b0) /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH8_DRAM_BUFF_END_PTR      ,0x022827b8) /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH8_DRAM_BUFF_RD_PTR       ,0x022827c0) /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH8_DRAM_BUFF_WR_PTR       ,0x022827c8) /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH8_DRAM_BUFF_VALID_PTR    ,0x022827d0) /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH8_DRAM_BUFF_LOWER_THRESHOLD ,0x022827d8) /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH8_DRAM_BUFF_UPPER_THRESHOLD ,0x022827e0) /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH8_DRAM_BUFF_CONTROL      ,0x022827e8) /* [RW][64] DRAM Buffer Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH8_DMQ_0_0                ,0x022827f0) /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH8_DMQ_0_2                ,0x02282800) /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH8_DMQ_0_3                ,0x02282808) /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH8_DMQ_1_0                ,0x02282810) /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH8_DMQ_1_2                ,0x02282820) /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH8_DMQ_1_3                ,0x02282828) /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH8_DMQ_2_0                ,0x02282830) /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH8_DMQ_2_2                ,0x02282840) /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH8_DMQ_2_3                ,0x02282848) /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH8_DMQ_3_0                ,0x02282850) /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH8_DMQ_3_2                ,0x02282860) /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH8_DMQ_3_3                ,0x02282868) /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH9_FIRST_DESC_ADDR        ,0x02282870) /* [RW][64] First Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH9_NEXT_DESC_ADDR         ,0x02282878) /* [RW][64] Next Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH9_COMPLETED_DESC_ADDRESS ,0x02282880) /* [RW][64] Completed Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH9_DRAM_BUFF_BASE_PTR     ,0x022828a0) /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH9_DRAM_BUFF_END_PTR      ,0x022828a8) /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH9_DRAM_BUFF_RD_PTR       ,0x022828b0) /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH9_DRAM_BUFF_WR_PTR       ,0x022828b8) /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH9_DRAM_BUFF_VALID_PTR    ,0x022828c0) /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH9_DRAM_BUFF_LOWER_THRESHOLD ,0x022828c8) /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH9_DRAM_BUFF_UPPER_THRESHOLD ,0x022828d0) /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH9_DRAM_BUFF_CONTROL      ,0x022828d8) /* [RW][64] DRAM Buffer Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH9_DMQ_0_0                ,0x022828e0) /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH9_DMQ_0_2                ,0x022828f0) /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH9_DMQ_0_3                ,0x022828f8) /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH9_DMQ_1_0                ,0x02282900) /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH9_DMQ_1_2                ,0x02282910) /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH9_DMQ_1_3                ,0x02282918) /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH9_DMQ_2_0                ,0x02282920) /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH9_DMQ_2_2                ,0x02282930) /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH9_DMQ_2_3                ,0x02282938) /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH9_DMQ_3_0                ,0x02282940) /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH9_DMQ_3_2                ,0x02282950) /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH9_DMQ_3_3                ,0x02282958) /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH10_FIRST_DESC_ADDR       ,0x02282960) /* [RW][64] First Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH10_NEXT_DESC_ADDR        ,0x02282968) /* [RW][64] Next Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH10_COMPLETED_DESC_ADDRESS ,0x02282970) /* [RW][64] Completed Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH10_DRAM_BUFF_BASE_PTR    ,0x02282990) /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH10_DRAM_BUFF_END_PTR     ,0x02282998) /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH10_DRAM_BUFF_RD_PTR      ,0x022829a0) /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH10_DRAM_BUFF_WR_PTR      ,0x022829a8) /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH10_DRAM_BUFF_VALID_PTR   ,0x022829b0) /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH10_DRAM_BUFF_LOWER_THRESHOLD ,0x022829b8) /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH10_DRAM_BUFF_UPPER_THRESHOLD ,0x022829c0) /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH10_DRAM_BUFF_CONTROL     ,0x022829c8) /* [RW][64] DRAM Buffer Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH10_DMQ_0_0               ,0x022829d0) /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH10_DMQ_0_2               ,0x022829e0) /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH10_DMQ_0_3               ,0x022829e8) /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH10_DMQ_1_0               ,0x022829f0) /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH10_DMQ_1_2               ,0x02282a00) /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH10_DMQ_1_3               ,0x02282a08) /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH10_DMQ_2_0               ,0x02282a10) /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH10_DMQ_2_2               ,0x02282a20) /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH10_DMQ_2_3               ,0x02282a28) /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH10_DMQ_3_0               ,0x02282a30) /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH10_DMQ_3_2               ,0x02282a40) /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH10_DMQ_3_3               ,0x02282a48) /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH11_FIRST_DESC_ADDR       ,0x02282a50) /* [RW][64] First Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH11_NEXT_DESC_ADDR        ,0x02282a58) /* [RW][64] Next Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH11_COMPLETED_DESC_ADDRESS ,0x02282a60) /* [RW][64] Completed Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH11_DRAM_BUFF_BASE_PTR    ,0x02282a80) /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH11_DRAM_BUFF_END_PTR     ,0x02282a88) /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH11_DRAM_BUFF_RD_PTR      ,0x02282a90) /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH11_DRAM_BUFF_WR_PTR      ,0x02282a98) /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH11_DRAM_BUFF_VALID_PTR   ,0x02282aa0) /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH11_DRAM_BUFF_LOWER_THRESHOLD ,0x02282aa8) /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH11_DRAM_BUFF_UPPER_THRESHOLD ,0x02282ab0) /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH11_DRAM_BUFF_CONTROL     ,0x02282ab8) /* [RW][64] DRAM Buffer Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH11_DMQ_0_0               ,0x02282ac0) /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH11_DMQ_0_2               ,0x02282ad0) /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH11_DMQ_0_3               ,0x02282ad8) /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH11_DMQ_1_0               ,0x02282ae0) /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH11_DMQ_1_2               ,0x02282af0) /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH11_DMQ_1_3               ,0x02282af8) /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH11_DMQ_2_0               ,0x02282b00) /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH11_DMQ_2_2               ,0x02282b10) /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH11_DMQ_2_3               ,0x02282b18) /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH11_DMQ_3_0               ,0x02282b20) /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH11_DMQ_3_2               ,0x02282b30) /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH11_DMQ_3_3               ,0x02282b38) /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH12_FIRST_DESC_ADDR       ,0x02282b40) /* [RW][64] First Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH12_NEXT_DESC_ADDR        ,0x02282b48) /* [RW][64] Next Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH12_COMPLETED_DESC_ADDRESS ,0x02282b50) /* [RW][64] Completed Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH12_DRAM_BUFF_BASE_PTR    ,0x02282b70) /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH12_DRAM_BUFF_END_PTR     ,0x02282b78) /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH12_DRAM_BUFF_RD_PTR      ,0x02282b80) /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH12_DRAM_BUFF_WR_PTR      ,0x02282b88) /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH12_DRAM_BUFF_VALID_PTR   ,0x02282b90) /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH12_DRAM_BUFF_LOWER_THRESHOLD ,0x02282b98) /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH12_DRAM_BUFF_UPPER_THRESHOLD ,0x02282ba0) /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH12_DRAM_BUFF_CONTROL     ,0x02282ba8) /* [RW][64] DRAM Buffer Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH12_DMQ_0_0               ,0x02282bb0) /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH12_DMQ_0_2               ,0x02282bc0) /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH12_DMQ_0_3               ,0x02282bc8) /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH12_DMQ_1_0               ,0x02282bd0) /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH12_DMQ_1_2               ,0x02282be0) /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH12_DMQ_1_3               ,0x02282be8) /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH12_DMQ_2_0               ,0x02282bf0) /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH12_DMQ_2_2               ,0x02282c00) /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH12_DMQ_2_3               ,0x02282c08) /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH12_DMQ_3_0               ,0x02282c10) /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH12_DMQ_3_2               ,0x02282c20) /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH12_DMQ_3_3               ,0x02282c28) /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH13_FIRST_DESC_ADDR       ,0x02282c30) /* [RW][64] First Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH13_NEXT_DESC_ADDR        ,0x02282c38) /* [RW][64] Next Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH13_COMPLETED_DESC_ADDRESS ,0x02282c40) /* [RW][64] Completed Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH13_DRAM_BUFF_BASE_PTR    ,0x02282c60) /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH13_DRAM_BUFF_END_PTR     ,0x02282c68) /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH13_DRAM_BUFF_RD_PTR      ,0x02282c70) /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH13_DRAM_BUFF_WR_PTR      ,0x02282c78) /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH13_DRAM_BUFF_VALID_PTR   ,0x02282c80) /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH13_DRAM_BUFF_LOWER_THRESHOLD ,0x02282c88) /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH13_DRAM_BUFF_UPPER_THRESHOLD ,0x02282c90) /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH13_DRAM_BUFF_CONTROL     ,0x02282c98) /* [RW][64] DRAM Buffer Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH13_DMQ_0_0               ,0x02282ca0) /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH13_DMQ_0_2               ,0x02282cb0) /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH13_DMQ_0_3               ,0x02282cb8) /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH13_DMQ_1_0               ,0x02282cc0) /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH13_DMQ_1_2               ,0x02282cd0) /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH13_DMQ_1_3               ,0x02282cd8) /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH13_DMQ_2_0               ,0x02282ce0) /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH13_DMQ_2_2               ,0x02282cf0) /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH13_DMQ_2_3               ,0x02282cf8) /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH13_DMQ_3_0               ,0x02282d00) /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH13_DMQ_3_2               ,0x02282d10) /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH13_DMQ_3_3               ,0x02282d18) /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH14_FIRST_DESC_ADDR       ,0x02282d20) /* [RW][64] First Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH14_NEXT_DESC_ADDR        ,0x02282d28) /* [RW][64] Next Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH14_COMPLETED_DESC_ADDRESS ,0x02282d30) /* [RW][64] Completed Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH14_DRAM_BUFF_BASE_PTR    ,0x02282d50) /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH14_DRAM_BUFF_END_PTR     ,0x02282d58) /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH14_DRAM_BUFF_RD_PTR      ,0x02282d60) /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH14_DRAM_BUFF_WR_PTR      ,0x02282d68) /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH14_DRAM_BUFF_VALID_PTR   ,0x02282d70) /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH14_DRAM_BUFF_LOWER_THRESHOLD ,0x02282d78) /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH14_DRAM_BUFF_UPPER_THRESHOLD ,0x02282d80) /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH14_DRAM_BUFF_CONTROL     ,0x02282d88) /* [RW][64] DRAM Buffer Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH14_DMQ_0_0               ,0x02282d90) /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH14_DMQ_0_2               ,0x02282da0) /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH14_DMQ_0_3               ,0x02282da8) /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH14_DMQ_1_0               ,0x02282db0) /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH14_DMQ_1_2               ,0x02282dc0) /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH14_DMQ_1_3               ,0x02282dc8) /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH14_DMQ_2_0               ,0x02282dd0) /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH14_DMQ_2_2               ,0x02282de0) /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH14_DMQ_2_3               ,0x02282de8) /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH14_DMQ_3_0               ,0x02282df0) /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH14_DMQ_3_2               ,0x02282e00) /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH14_DMQ_3_3               ,0x02282e08) /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH15_FIRST_DESC_ADDR       ,0x02282e10) /* [RW][64] First Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH15_NEXT_DESC_ADDR        ,0x02282e18) /* [RW][64] Next Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH15_COMPLETED_DESC_ADDRESS ,0x02282e20) /* [RW][64] Completed Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH15_DRAM_BUFF_BASE_PTR    ,0x02282e40) /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH15_DRAM_BUFF_END_PTR     ,0x02282e48) /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH15_DRAM_BUFF_RD_PTR      ,0x02282e50) /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH15_DRAM_BUFF_WR_PTR      ,0x02282e58) /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH15_DRAM_BUFF_VALID_PTR   ,0x02282e60) /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH15_DRAM_BUFF_LOWER_THRESHOLD ,0x02282e68) /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH15_DRAM_BUFF_UPPER_THRESHOLD ,0x02282e70) /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH15_DRAM_BUFF_CONTROL     ,0x02282e78) /* [RW][64] DRAM Buffer Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH15_DMQ_0_0               ,0x02282e80) /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH15_DMQ_0_2               ,0x02282e90) /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH15_DMQ_0_3               ,0x02282e98) /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH15_DMQ_1_0               ,0x02282ea0) /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH15_DMQ_1_2               ,0x02282eb0) /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH15_DMQ_1_3               ,0x02282eb8) /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH15_DMQ_2_0               ,0x02282ec0) /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH15_DMQ_2_2               ,0x02282ed0) /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH15_DMQ_2_3               ,0x02282ed8) /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH15_DMQ_3_0               ,0x02282ee0) /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH15_DMQ_3_2               ,0x02282ef0) /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH15_DMQ_3_3               ,0x02282ef8) /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH16_FIRST_DESC_ADDR       ,0x02282f00) /* [RW][64] First Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH16_NEXT_DESC_ADDR        ,0x02282f08) /* [RW][64] Next Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH16_COMPLETED_DESC_ADDRESS ,0x02282f10) /* [RW][64] Completed Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH16_DRAM_BUFF_BASE_PTR    ,0x02282f30) /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH16_DRAM_BUFF_END_PTR     ,0x02282f38) /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH16_DRAM_BUFF_RD_PTR      ,0x02282f40) /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH16_DRAM_BUFF_WR_PTR      ,0x02282f48) /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH16_DRAM_BUFF_VALID_PTR   ,0x02282f50) /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH16_DRAM_BUFF_LOWER_THRESHOLD ,0x02282f58) /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH16_DRAM_BUFF_UPPER_THRESHOLD ,0x02282f60) /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH16_DRAM_BUFF_CONTROL     ,0x02282f68) /* [RW][64] DRAM Buffer Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH16_DMQ_0_0               ,0x02282f70) /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH16_DMQ_0_2               ,0x02282f80) /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH16_DMQ_0_3               ,0x02282f88) /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH16_DMQ_1_0               ,0x02282f90) /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH16_DMQ_1_2               ,0x02282fa0) /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH16_DMQ_1_3               ,0x02282fa8) /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH16_DMQ_2_0               ,0x02282fb0) /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH16_DMQ_2_2               ,0x02282fc0) /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH16_DMQ_2_3               ,0x02282fc8) /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH16_DMQ_3_0               ,0x02282fd0) /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH16_DMQ_3_2               ,0x02282fe0) /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH16_DMQ_3_3               ,0x02282fe8) /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH17_FIRST_DESC_ADDR       ,0x02282ff0) /* [RW][64] First Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH17_NEXT_DESC_ADDR        ,0x02282ff8) /* [RW][64] Next Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH17_COMPLETED_DESC_ADDRESS ,0x02283000) /* [RW][64] Completed Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH17_DRAM_BUFF_BASE_PTR    ,0x02283020) /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH17_DRAM_BUFF_END_PTR     ,0x02283028) /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH17_DRAM_BUFF_RD_PTR      ,0x02283030) /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH17_DRAM_BUFF_WR_PTR      ,0x02283038) /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH17_DRAM_BUFF_VALID_PTR   ,0x02283040) /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH17_DRAM_BUFF_LOWER_THRESHOLD ,0x02283048) /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH17_DRAM_BUFF_UPPER_THRESHOLD ,0x02283050) /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH17_DRAM_BUFF_CONTROL     ,0x02283058) /* [RW][64] DRAM Buffer Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH17_DMQ_0_0               ,0x02283060) /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH17_DMQ_0_2               ,0x02283070) /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH17_DMQ_0_3               ,0x02283078) /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH17_DMQ_1_0               ,0x02283080) /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH17_DMQ_1_2               ,0x02283090) /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH17_DMQ_1_3               ,0x02283098) /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH17_DMQ_2_0               ,0x022830a0) /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH17_DMQ_2_2               ,0x022830b0) /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH17_DMQ_2_3               ,0x022830b8) /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH17_DMQ_3_0               ,0x022830c0) /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH17_DMQ_3_2               ,0x022830d0) /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH17_DMQ_3_3               ,0x022830d8) /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH18_FIRST_DESC_ADDR       ,0x022830e0) /* [RW][64] First Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH18_NEXT_DESC_ADDR        ,0x022830e8) /* [RW][64] Next Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH18_COMPLETED_DESC_ADDRESS ,0x022830f0) /* [RW][64] Completed Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH18_DRAM_BUFF_BASE_PTR    ,0x02283110) /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH18_DRAM_BUFF_END_PTR     ,0x02283118) /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH18_DRAM_BUFF_RD_PTR      ,0x02283120) /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH18_DRAM_BUFF_WR_PTR      ,0x02283128) /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH18_DRAM_BUFF_VALID_PTR   ,0x02283130) /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH18_DRAM_BUFF_LOWER_THRESHOLD ,0x02283138) /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH18_DRAM_BUFF_UPPER_THRESHOLD ,0x02283140) /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH18_DRAM_BUFF_CONTROL     ,0x02283148) /* [RW][64] DRAM Buffer Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH18_DMQ_0_0               ,0x02283150) /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH18_DMQ_0_2               ,0x02283160) /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH18_DMQ_0_3               ,0x02283168) /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH18_DMQ_1_0               ,0x02283170) /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH18_DMQ_1_2               ,0x02283180) /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH18_DMQ_1_3               ,0x02283188) /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH18_DMQ_2_0               ,0x02283190) /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH18_DMQ_2_2               ,0x022831a0) /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH18_DMQ_2_3               ,0x022831a8) /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH18_DMQ_3_0               ,0x022831b0) /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH18_DMQ_3_2               ,0x022831c0) /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH18_DMQ_3_3               ,0x022831c8) /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH19_FIRST_DESC_ADDR       ,0x022831d0) /* [RW][64] First Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH19_NEXT_DESC_ADDR        ,0x022831d8) /* [RW][64] Next Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH19_COMPLETED_DESC_ADDRESS ,0x022831e0) /* [RW][64] Completed Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH19_DRAM_BUFF_BASE_PTR    ,0x02283200) /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH19_DRAM_BUFF_END_PTR     ,0x02283208) /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH19_DRAM_BUFF_RD_PTR      ,0x02283210) /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH19_DRAM_BUFF_WR_PTR      ,0x02283218) /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH19_DRAM_BUFF_VALID_PTR   ,0x02283220) /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH19_DRAM_BUFF_LOWER_THRESHOLD ,0x02283228) /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH19_DRAM_BUFF_UPPER_THRESHOLD ,0x02283230) /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH19_DRAM_BUFF_CONTROL     ,0x02283238) /* [RW][64] DRAM Buffer Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH19_DMQ_0_0               ,0x02283240) /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH19_DMQ_0_2               ,0x02283250) /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH19_DMQ_0_3               ,0x02283258) /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH19_DMQ_1_0               ,0x02283260) /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH19_DMQ_1_2               ,0x02283270) /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH19_DMQ_1_3               ,0x02283278) /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH19_DMQ_2_0               ,0x02283280) /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH19_DMQ_2_2               ,0x02283290) /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH19_DMQ_2_3               ,0x02283298) /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH19_DMQ_3_0               ,0x022832a0) /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH19_DMQ_3_2               ,0x022832b0) /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH19_DMQ_3_3               ,0x022832b8) /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH20_FIRST_DESC_ADDR       ,0x022832c0) /* [RW][64] First Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH20_NEXT_DESC_ADDR        ,0x022832c8) /* [RW][64] Next Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH20_COMPLETED_DESC_ADDRESS ,0x022832d0) /* [RW][64] Completed Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH20_DRAM_BUFF_BASE_PTR    ,0x022832f0) /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH20_DRAM_BUFF_END_PTR     ,0x022832f8) /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH20_DRAM_BUFF_RD_PTR      ,0x02283300) /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH20_DRAM_BUFF_WR_PTR      ,0x02283308) /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH20_DRAM_BUFF_VALID_PTR   ,0x02283310) /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH20_DRAM_BUFF_LOWER_THRESHOLD ,0x02283318) /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH20_DRAM_BUFF_UPPER_THRESHOLD ,0x02283320) /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH20_DRAM_BUFF_CONTROL     ,0x02283328) /* [RW][64] DRAM Buffer Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH20_DMQ_0_0               ,0x02283330) /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH20_DMQ_0_2               ,0x02283340) /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH20_DMQ_0_3               ,0x02283348) /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH20_DMQ_1_0               ,0x02283350) /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH20_DMQ_1_2               ,0x02283360) /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH20_DMQ_1_3               ,0x02283368) /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH20_DMQ_2_0               ,0x02283370) /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH20_DMQ_2_2               ,0x02283380) /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH20_DMQ_2_3               ,0x02283388) /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH20_DMQ_3_0               ,0x02283390) /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH20_DMQ_3_2               ,0x022833a0) /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH20_DMQ_3_3               ,0x022833a8) /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH21_FIRST_DESC_ADDR       ,0x022833b0) /* [RW][64] First Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH21_NEXT_DESC_ADDR        ,0x022833b8) /* [RW][64] Next Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH21_COMPLETED_DESC_ADDRESS ,0x022833c0) /* [RW][64] Completed Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH21_DRAM_BUFF_BASE_PTR    ,0x022833e0) /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH21_DRAM_BUFF_END_PTR     ,0x022833e8) /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH21_DRAM_BUFF_RD_PTR      ,0x022833f0) /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH21_DRAM_BUFF_WR_PTR      ,0x022833f8) /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH21_DRAM_BUFF_VALID_PTR   ,0x02283400) /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH21_DRAM_BUFF_LOWER_THRESHOLD ,0x02283408) /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH21_DRAM_BUFF_UPPER_THRESHOLD ,0x02283410) /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH21_DRAM_BUFF_CONTROL     ,0x02283418) /* [RW][64] DRAM Buffer Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH21_DMQ_0_0               ,0x02283420) /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH21_DMQ_0_2               ,0x02283430) /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH21_DMQ_0_3               ,0x02283438) /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH21_DMQ_1_0               ,0x02283440) /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH21_DMQ_1_2               ,0x02283450) /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH21_DMQ_1_3               ,0x02283458) /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH21_DMQ_2_0               ,0x02283460) /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH21_DMQ_2_2               ,0x02283470) /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH21_DMQ_2_3               ,0x02283478) /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH21_DMQ_3_0               ,0x02283480) /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH21_DMQ_3_2               ,0x02283490) /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH21_DMQ_3_3               ,0x02283498) /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH22_FIRST_DESC_ADDR       ,0x022834a0) /* [RW][64] First Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH22_NEXT_DESC_ADDR        ,0x022834a8) /* [RW][64] Next Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH22_COMPLETED_DESC_ADDRESS ,0x022834b0) /* [RW][64] Completed Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH22_DRAM_BUFF_BASE_PTR    ,0x022834d0) /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH22_DRAM_BUFF_END_PTR     ,0x022834d8) /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH22_DRAM_BUFF_RD_PTR      ,0x022834e0) /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH22_DRAM_BUFF_WR_PTR      ,0x022834e8) /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH22_DRAM_BUFF_VALID_PTR   ,0x022834f0) /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH22_DRAM_BUFF_LOWER_THRESHOLD ,0x022834f8) /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH22_DRAM_BUFF_UPPER_THRESHOLD ,0x02283500) /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH22_DRAM_BUFF_CONTROL     ,0x02283508) /* [RW][64] DRAM Buffer Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH22_DMQ_0_0               ,0x02283510) /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH22_DMQ_0_2               ,0x02283520) /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH22_DMQ_0_3               ,0x02283528) /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH22_DMQ_1_0               ,0x02283530) /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH22_DMQ_1_2               ,0x02283540) /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH22_DMQ_1_3               ,0x02283548) /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH22_DMQ_2_0               ,0x02283550) /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH22_DMQ_2_2               ,0x02283560) /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH22_DMQ_2_3               ,0x02283568) /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH22_DMQ_3_0               ,0x02283570) /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH22_DMQ_3_2               ,0x02283580) /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH22_DMQ_3_3               ,0x02283588) /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH23_FIRST_DESC_ADDR       ,0x02283590) /* [RW][64] First Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH23_NEXT_DESC_ADDR        ,0x02283598) /* [RW][64] Next Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH23_COMPLETED_DESC_ADDRESS ,0x022835a0) /* [RW][64] Completed Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH23_DRAM_BUFF_BASE_PTR    ,0x022835c0) /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH23_DRAM_BUFF_END_PTR     ,0x022835c8) /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH23_DRAM_BUFF_RD_PTR      ,0x022835d0) /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH23_DRAM_BUFF_WR_PTR      ,0x022835d8) /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH23_DRAM_BUFF_VALID_PTR   ,0x022835e0) /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH23_DRAM_BUFF_LOWER_THRESHOLD ,0x022835e8) /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH23_DRAM_BUFF_UPPER_THRESHOLD ,0x022835f0) /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH23_DRAM_BUFF_CONTROL     ,0x022835f8) /* [RW][64] DRAM Buffer Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH23_DMQ_0_0               ,0x02283600) /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH23_DMQ_0_2               ,0x02283610) /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH23_DMQ_0_3               ,0x02283618) /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH23_DMQ_1_0               ,0x02283620) /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH23_DMQ_1_2               ,0x02283630) /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH23_DMQ_1_3               ,0x02283638) /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH23_DMQ_2_0               ,0x02283640) /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH23_DMQ_2_2               ,0x02283650) /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH23_DMQ_2_3               ,0x02283658) /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH23_DMQ_3_0               ,0x02283660) /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH23_DMQ_3_2               ,0x02283670) /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH23_DMQ_3_3               ,0x02283678) /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH24_FIRST_DESC_ADDR       ,0x02283680) /* [RW][64] First Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH24_NEXT_DESC_ADDR        ,0x02283688) /* [RW][64] Next Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH24_COMPLETED_DESC_ADDRESS ,0x02283690) /* [RW][64] Completed Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH24_DRAM_BUFF_BASE_PTR    ,0x022836b0) /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH24_DRAM_BUFF_END_PTR     ,0x022836b8) /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH24_DRAM_BUFF_RD_PTR      ,0x022836c0) /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH24_DRAM_BUFF_WR_PTR      ,0x022836c8) /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH24_DRAM_BUFF_VALID_PTR   ,0x022836d0) /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH24_DRAM_BUFF_LOWER_THRESHOLD ,0x022836d8) /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH24_DRAM_BUFF_UPPER_THRESHOLD ,0x022836e0) /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH24_DRAM_BUFF_CONTROL     ,0x022836e8) /* [RW][64] DRAM Buffer Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH24_DMQ_0_0               ,0x022836f0) /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH24_DMQ_0_2               ,0x02283700) /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH24_DMQ_0_3               ,0x02283708) /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH24_DMQ_1_0               ,0x02283710) /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH24_DMQ_1_2               ,0x02283720) /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH24_DMQ_1_3               ,0x02283728) /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH24_DMQ_2_0               ,0x02283730) /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH24_DMQ_2_2               ,0x02283740) /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH24_DMQ_2_3               ,0x02283748) /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH24_DMQ_3_0               ,0x02283750) /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH24_DMQ_3_2               ,0x02283760) /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH24_DMQ_3_3               ,0x02283768) /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH25_FIRST_DESC_ADDR       ,0x02283770) /* [RW][64] First Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH25_NEXT_DESC_ADDR        ,0x02283778) /* [RW][64] Next Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH25_COMPLETED_DESC_ADDRESS ,0x02283780) /* [RW][64] Completed Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH25_DRAM_BUFF_BASE_PTR    ,0x022837a0) /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH25_DRAM_BUFF_END_PTR     ,0x022837a8) /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH25_DRAM_BUFF_RD_PTR      ,0x022837b0) /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH25_DRAM_BUFF_WR_PTR      ,0x022837b8) /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH25_DRAM_BUFF_VALID_PTR   ,0x022837c0) /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH25_DRAM_BUFF_LOWER_THRESHOLD ,0x022837c8) /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH25_DRAM_BUFF_UPPER_THRESHOLD ,0x022837d0) /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH25_DRAM_BUFF_CONTROL     ,0x022837d8) /* [RW][64] DRAM Buffer Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH25_DMQ_0_0               ,0x022837e0) /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH25_DMQ_0_2               ,0x022837f0) /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH25_DMQ_0_3               ,0x022837f8) /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH25_DMQ_1_0               ,0x02283800) /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH25_DMQ_1_2               ,0x02283810) /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH25_DMQ_1_3               ,0x02283818) /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH25_DMQ_2_0               ,0x02283820) /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH25_DMQ_2_2               ,0x02283830) /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH25_DMQ_2_3               ,0x02283838) /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH25_DMQ_3_0               ,0x02283840) /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH25_DMQ_3_2               ,0x02283850) /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH25_DMQ_3_3               ,0x02283858) /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH26_FIRST_DESC_ADDR       ,0x02283860) /* [RW][64] First Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH26_NEXT_DESC_ADDR        ,0x02283868) /* [RW][64] Next Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH26_COMPLETED_DESC_ADDRESS ,0x02283870) /* [RW][64] Completed Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH26_DRAM_BUFF_BASE_PTR    ,0x02283890) /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH26_DRAM_BUFF_END_PTR     ,0x02283898) /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH26_DRAM_BUFF_RD_PTR      ,0x022838a0) /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH26_DRAM_BUFF_WR_PTR      ,0x022838a8) /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH26_DRAM_BUFF_VALID_PTR   ,0x022838b0) /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH26_DRAM_BUFF_LOWER_THRESHOLD ,0x022838b8) /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH26_DRAM_BUFF_UPPER_THRESHOLD ,0x022838c0) /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH26_DRAM_BUFF_CONTROL     ,0x022838c8) /* [RW][64] DRAM Buffer Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH26_DMQ_0_0               ,0x022838d0) /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH26_DMQ_0_2               ,0x022838e0) /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH26_DMQ_0_3               ,0x022838e8) /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH26_DMQ_1_0               ,0x022838f0) /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH26_DMQ_1_2               ,0x02283900) /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH26_DMQ_1_3               ,0x02283908) /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH26_DMQ_2_0               ,0x02283910) /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH26_DMQ_2_2               ,0x02283920) /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH26_DMQ_2_3               ,0x02283928) /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH26_DMQ_3_0               ,0x02283930) /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH26_DMQ_3_2               ,0x02283940) /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH26_DMQ_3_3               ,0x02283948) /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH27_FIRST_DESC_ADDR       ,0x02283950) /* [RW][64] First Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH27_NEXT_DESC_ADDR        ,0x02283958) /* [RW][64] Next Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH27_COMPLETED_DESC_ADDRESS ,0x02283960) /* [RW][64] Completed Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH27_DRAM_BUFF_BASE_PTR    ,0x02283980) /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH27_DRAM_BUFF_END_PTR     ,0x02283988) /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH27_DRAM_BUFF_RD_PTR      ,0x02283990) /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH27_DRAM_BUFF_WR_PTR      ,0x02283998) /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH27_DRAM_BUFF_VALID_PTR   ,0x022839a0) /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH27_DRAM_BUFF_LOWER_THRESHOLD ,0x022839a8) /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH27_DRAM_BUFF_UPPER_THRESHOLD ,0x022839b0) /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH27_DRAM_BUFF_CONTROL     ,0x022839b8) /* [RW][64] DRAM Buffer Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH27_DMQ_0_0               ,0x022839c0) /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH27_DMQ_0_2               ,0x022839d0) /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH27_DMQ_0_3               ,0x022839d8) /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH27_DMQ_1_0               ,0x022839e0) /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH27_DMQ_1_2               ,0x022839f0) /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH27_DMQ_1_3               ,0x022839f8) /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH27_DMQ_2_0               ,0x02283a00) /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH27_DMQ_2_2               ,0x02283a10) /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH27_DMQ_2_3               ,0x02283a18) /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH27_DMQ_3_0               ,0x02283a20) /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH27_DMQ_3_2               ,0x02283a30) /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH27_DMQ_3_3               ,0x02283a38) /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH28_FIRST_DESC_ADDR       ,0x02283a40) /* [RW][64] First Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH28_NEXT_DESC_ADDR        ,0x02283a48) /* [RW][64] Next Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH28_COMPLETED_DESC_ADDRESS ,0x02283a50) /* [RW][64] Completed Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH28_DRAM_BUFF_BASE_PTR    ,0x02283a70) /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH28_DRAM_BUFF_END_PTR     ,0x02283a78) /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH28_DRAM_BUFF_RD_PTR      ,0x02283a80) /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH28_DRAM_BUFF_WR_PTR      ,0x02283a88) /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH28_DRAM_BUFF_VALID_PTR   ,0x02283a90) /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH28_DRAM_BUFF_LOWER_THRESHOLD ,0x02283a98) /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH28_DRAM_BUFF_UPPER_THRESHOLD ,0x02283aa0) /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH28_DRAM_BUFF_CONTROL     ,0x02283aa8) /* [RW][64] DRAM Buffer Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH28_DMQ_0_0               ,0x02283ab0) /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH28_DMQ_0_2               ,0x02283ac0) /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH28_DMQ_0_3               ,0x02283ac8) /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH28_DMQ_1_0               ,0x02283ad0) /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH28_DMQ_1_2               ,0x02283ae0) /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH28_DMQ_1_3               ,0x02283ae8) /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH28_DMQ_2_0               ,0x02283af0) /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH28_DMQ_2_2               ,0x02283b00) /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH28_DMQ_2_3               ,0x02283b08) /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH28_DMQ_3_0               ,0x02283b10) /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH28_DMQ_3_2               ,0x02283b20) /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH28_DMQ_3_3               ,0x02283b28) /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH29_FIRST_DESC_ADDR       ,0x02283b30) /* [RW][64] First Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH29_NEXT_DESC_ADDR        ,0x02283b38) /* [RW][64] Next Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH29_COMPLETED_DESC_ADDRESS ,0x02283b40) /* [RW][64] Completed Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH29_DRAM_BUFF_BASE_PTR    ,0x02283b60) /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH29_DRAM_BUFF_END_PTR     ,0x02283b68) /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH29_DRAM_BUFF_RD_PTR      ,0x02283b70) /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH29_DRAM_BUFF_WR_PTR      ,0x02283b78) /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH29_DRAM_BUFF_VALID_PTR   ,0x02283b80) /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH29_DRAM_BUFF_LOWER_THRESHOLD ,0x02283b88) /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH29_DRAM_BUFF_UPPER_THRESHOLD ,0x02283b90) /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH29_DRAM_BUFF_CONTROL     ,0x02283b98) /* [RW][64] DRAM Buffer Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH29_DMQ_0_0               ,0x02283ba0) /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH29_DMQ_0_2               ,0x02283bb0) /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH29_DMQ_0_3               ,0x02283bb8) /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH29_DMQ_1_0               ,0x02283bc0) /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH29_DMQ_1_2               ,0x02283bd0) /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH29_DMQ_1_3               ,0x02283bd8) /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH29_DMQ_2_0               ,0x02283be0) /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH29_DMQ_2_2               ,0x02283bf0) /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH29_DMQ_2_3               ,0x02283bf8) /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH29_DMQ_3_0               ,0x02283c00) /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH29_DMQ_3_2               ,0x02283c10) /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH29_DMQ_3_3               ,0x02283c18) /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH30_FIRST_DESC_ADDR       ,0x02283c20) /* [RW][64] First Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH30_NEXT_DESC_ADDR        ,0x02283c28) /* [RW][64] Next Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH30_COMPLETED_DESC_ADDRESS ,0x02283c30) /* [RW][64] Completed Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH30_DRAM_BUFF_BASE_PTR    ,0x02283c50) /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH30_DRAM_BUFF_END_PTR     ,0x02283c58) /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH30_DRAM_BUFF_RD_PTR      ,0x02283c60) /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH30_DRAM_BUFF_WR_PTR      ,0x02283c68) /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH30_DRAM_BUFF_VALID_PTR   ,0x02283c70) /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH30_DRAM_BUFF_LOWER_THRESHOLD ,0x02283c78) /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH30_DRAM_BUFF_UPPER_THRESHOLD ,0x02283c80) /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH30_DRAM_BUFF_CONTROL     ,0x02283c88) /* [RW][64] DRAM Buffer Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH30_DMQ_0_0               ,0x02283c90) /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH30_DMQ_0_2               ,0x02283ca0) /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH30_DMQ_0_3               ,0x02283ca8) /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH30_DMQ_1_0               ,0x02283cb0) /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH30_DMQ_1_2               ,0x02283cc0) /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH30_DMQ_1_3               ,0x02283cc8) /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH30_DMQ_2_0               ,0x02283cd0) /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH30_DMQ_2_2               ,0x02283ce0) /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH30_DMQ_2_3               ,0x02283ce8) /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH30_DMQ_3_0               ,0x02283cf0) /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH30_DMQ_3_2               ,0x02283d00) /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH30_DMQ_3_3               ,0x02283d08) /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH31_FIRST_DESC_ADDR       ,0x02283d10) /* [RW][64] First Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH31_NEXT_DESC_ADDR        ,0x02283d18) /* [RW][64] Next Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH31_COMPLETED_DESC_ADDRESS ,0x02283d20) /* [RW][64] Completed Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH31_DRAM_BUFF_BASE_PTR    ,0x02283d40) /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH31_DRAM_BUFF_END_PTR     ,0x02283d48) /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH31_DRAM_BUFF_RD_PTR      ,0x02283d50) /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH31_DRAM_BUFF_WR_PTR      ,0x02283d58) /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH31_DRAM_BUFF_VALID_PTR   ,0x02283d60) /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH31_DRAM_BUFF_LOWER_THRESHOLD ,0x02283d68) /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH31_DRAM_BUFF_UPPER_THRESHOLD ,0x02283d70) /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH31_DRAM_BUFF_CONTROL     ,0x02283d78) /* [RW][64] DRAM Buffer Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH31_DMQ_0_0               ,0x02283d80) /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH31_DMQ_0_2               ,0x02283d90) /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH31_DMQ_0_3               ,0x02283d98) /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH31_DMQ_1_0               ,0x02283da0) /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH31_DMQ_1_2               ,0x02283db0) /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH31_DMQ_1_3               ,0x02283db8) /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH31_DMQ_2_0               ,0x02283dc0) /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH31_DMQ_2_2               ,0x02283dd0) /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH31_DMQ_2_3               ,0x02283dd8) /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH31_DMQ_3_0               ,0x02283de0) /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH31_DMQ_3_2               ,0x02283df0) /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
BCHP_REGISTER_64BIT(BCHP_XPT_WDMA_CH31_DMQ_3_3               ,0x02283df8) /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH0_DMA_DESC_ADDR          ,0x02291000) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH0_DMA_CURR_DESC_ADDR     ,0x02291008) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH0_DMA_NEXT_DESC_ADDR     ,0x02291010) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH0_DMA_BUFF_BASE_ADDR     ,0x02291018) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH0_DMA_BUFF_END_ADDR      ,0x02291020) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH0_DMA_BUFF_CURR_RD_ADDR  ,0x02291028) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH0_DMA_BUFF_WR_ADDR       ,0x02291030) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH0_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02291068) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH0_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02291070) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH0_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02291098) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH0_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x022910a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH0_DMA_RETRANS_BUFF_BASE_ADDR ,0x022910b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH0_DMA_RETRANS_BUFF_END_ADDR ,0x022910c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH0_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x022910c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH0_DMA_RETRANS_BUFF_WR_ADDR ,0x022910d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH0_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x022910d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH0_DCPM_DESC_ADDR         ,0x02291200) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH0_DCPM_DESC_DONE_INT_ADDR ,0x02291208) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH0_DCPM_PA1_DATA_ADDR     ,0x02291228) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH0_DCPM_PA2_DATA_ADDR     ,0x02291230) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH0_DCPM_DATA_ADDR         ,0x02291238) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH0_DCPM_CURR_DESC_ADDR    ,0x02291240) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH0_DCPM_RETRANS_DATA_ADDR ,0x02291248) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH0_DCPM_DESC_ADDR_SLOT_0  ,0x02291258) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH0_DCPM_DATA_ADDR_SLOT_0  ,0x02291260) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH0_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02291268) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH0_DCPM_DESC_ADDR_SLOT_1  ,0x02291270) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH0_DCPM_DATA_ADDR_SLOT_1  ,0x02291278) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH0_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02291280) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH1_DMA_DESC_ADDR          ,0x02291400) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH1_DMA_CURR_DESC_ADDR     ,0x02291408) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH1_DMA_NEXT_DESC_ADDR     ,0x02291410) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH1_DMA_BUFF_BASE_ADDR     ,0x02291418) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH1_DMA_BUFF_END_ADDR      ,0x02291420) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH1_DMA_BUFF_CURR_RD_ADDR  ,0x02291428) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH1_DMA_BUFF_WR_ADDR       ,0x02291430) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH1_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02291468) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH1_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02291470) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH1_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02291498) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH1_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x022914a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH1_DMA_RETRANS_BUFF_BASE_ADDR ,0x022914b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH1_DMA_RETRANS_BUFF_END_ADDR ,0x022914c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH1_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x022914c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH1_DMA_RETRANS_BUFF_WR_ADDR ,0x022914d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH1_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x022914d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH1_DCPM_DESC_ADDR         ,0x02291600) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH1_DCPM_DESC_DONE_INT_ADDR ,0x02291608) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH1_DCPM_PA1_DATA_ADDR     ,0x02291628) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH1_DCPM_PA2_DATA_ADDR     ,0x02291630) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH1_DCPM_DATA_ADDR         ,0x02291638) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH1_DCPM_CURR_DESC_ADDR    ,0x02291640) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH1_DCPM_RETRANS_DATA_ADDR ,0x02291648) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH1_DCPM_DESC_ADDR_SLOT_0  ,0x02291658) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH1_DCPM_DATA_ADDR_SLOT_0  ,0x02291660) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH1_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02291668) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH1_DCPM_DESC_ADDR_SLOT_1  ,0x02291670) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH1_DCPM_DATA_ADDR_SLOT_1  ,0x02291678) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH1_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02291680) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH2_DMA_DESC_ADDR          ,0x02291800) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH2_DMA_CURR_DESC_ADDR     ,0x02291808) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH2_DMA_NEXT_DESC_ADDR     ,0x02291810) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH2_DMA_BUFF_BASE_ADDR     ,0x02291818) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH2_DMA_BUFF_END_ADDR      ,0x02291820) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH2_DMA_BUFF_CURR_RD_ADDR  ,0x02291828) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH2_DMA_BUFF_WR_ADDR       ,0x02291830) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH2_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02291868) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH2_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02291870) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH2_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02291898) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH2_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x022918a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH2_DMA_RETRANS_BUFF_BASE_ADDR ,0x022918b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH2_DMA_RETRANS_BUFF_END_ADDR ,0x022918c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH2_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x022918c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH2_DMA_RETRANS_BUFF_WR_ADDR ,0x022918d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH2_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x022918d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH2_DCPM_DESC_ADDR         ,0x02291a00) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH2_DCPM_DESC_DONE_INT_ADDR ,0x02291a08) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH2_DCPM_PA1_DATA_ADDR     ,0x02291a28) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH2_DCPM_PA2_DATA_ADDR     ,0x02291a30) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH2_DCPM_DATA_ADDR         ,0x02291a38) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH2_DCPM_CURR_DESC_ADDR    ,0x02291a40) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH2_DCPM_RETRANS_DATA_ADDR ,0x02291a48) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH2_DCPM_DESC_ADDR_SLOT_0  ,0x02291a58) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH2_DCPM_DATA_ADDR_SLOT_0  ,0x02291a60) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH2_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02291a68) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH2_DCPM_DESC_ADDR_SLOT_1  ,0x02291a70) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH2_DCPM_DATA_ADDR_SLOT_1  ,0x02291a78) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH2_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02291a80) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH3_DMA_DESC_ADDR          ,0x02291c00) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH3_DMA_CURR_DESC_ADDR     ,0x02291c08) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH3_DMA_NEXT_DESC_ADDR     ,0x02291c10) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH3_DMA_BUFF_BASE_ADDR     ,0x02291c18) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH3_DMA_BUFF_END_ADDR      ,0x02291c20) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH3_DMA_BUFF_CURR_RD_ADDR  ,0x02291c28) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH3_DMA_BUFF_WR_ADDR       ,0x02291c30) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH3_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02291c68) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH3_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02291c70) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH3_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02291c98) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH3_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x02291ca0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH3_DMA_RETRANS_BUFF_BASE_ADDR ,0x02291cb8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH3_DMA_RETRANS_BUFF_END_ADDR ,0x02291cc0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH3_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x02291cc8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH3_DMA_RETRANS_BUFF_WR_ADDR ,0x02291cd0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH3_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x02291cd8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH3_DCPM_DESC_ADDR         ,0x02291e00) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH3_DCPM_DESC_DONE_INT_ADDR ,0x02291e08) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH3_DCPM_PA1_DATA_ADDR     ,0x02291e28) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH3_DCPM_PA2_DATA_ADDR     ,0x02291e30) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH3_DCPM_DATA_ADDR         ,0x02291e38) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH3_DCPM_CURR_DESC_ADDR    ,0x02291e40) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH3_DCPM_RETRANS_DATA_ADDR ,0x02291e48) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH3_DCPM_DESC_ADDR_SLOT_0  ,0x02291e58) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH3_DCPM_DATA_ADDR_SLOT_0  ,0x02291e60) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH3_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02291e68) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH3_DCPM_DESC_ADDR_SLOT_1  ,0x02291e70) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH3_DCPM_DATA_ADDR_SLOT_1  ,0x02291e78) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH3_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02291e80) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH4_DMA_DESC_ADDR          ,0x02292000) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH4_DMA_CURR_DESC_ADDR     ,0x02292008) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH4_DMA_NEXT_DESC_ADDR     ,0x02292010) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH4_DMA_BUFF_BASE_ADDR     ,0x02292018) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH4_DMA_BUFF_END_ADDR      ,0x02292020) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH4_DMA_BUFF_CURR_RD_ADDR  ,0x02292028) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH4_DMA_BUFF_WR_ADDR       ,0x02292030) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH4_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02292068) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH4_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02292070) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH4_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02292098) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH4_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x022920a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH4_DMA_RETRANS_BUFF_BASE_ADDR ,0x022920b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH4_DMA_RETRANS_BUFF_END_ADDR ,0x022920c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH4_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x022920c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH4_DMA_RETRANS_BUFF_WR_ADDR ,0x022920d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH4_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x022920d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH4_DCPM_DESC_ADDR         ,0x02292200) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH4_DCPM_DESC_DONE_INT_ADDR ,0x02292208) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH4_DCPM_PA1_DATA_ADDR     ,0x02292228) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH4_DCPM_PA2_DATA_ADDR     ,0x02292230) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH4_DCPM_DATA_ADDR         ,0x02292238) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH4_DCPM_CURR_DESC_ADDR    ,0x02292240) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH4_DCPM_RETRANS_DATA_ADDR ,0x02292248) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH4_DCPM_DESC_ADDR_SLOT_0  ,0x02292258) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH4_DCPM_DATA_ADDR_SLOT_0  ,0x02292260) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH4_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02292268) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH4_DCPM_DESC_ADDR_SLOT_1  ,0x02292270) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH4_DCPM_DATA_ADDR_SLOT_1  ,0x02292278) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH4_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02292280) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH5_DMA_DESC_ADDR          ,0x02292400) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH5_DMA_CURR_DESC_ADDR     ,0x02292408) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH5_DMA_NEXT_DESC_ADDR     ,0x02292410) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH5_DMA_BUFF_BASE_ADDR     ,0x02292418) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH5_DMA_BUFF_END_ADDR      ,0x02292420) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH5_DMA_BUFF_CURR_RD_ADDR  ,0x02292428) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH5_DMA_BUFF_WR_ADDR       ,0x02292430) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH5_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02292468) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH5_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02292470) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH5_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02292498) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH5_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x022924a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH5_DMA_RETRANS_BUFF_BASE_ADDR ,0x022924b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH5_DMA_RETRANS_BUFF_END_ADDR ,0x022924c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH5_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x022924c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH5_DMA_RETRANS_BUFF_WR_ADDR ,0x022924d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH5_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x022924d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH5_DCPM_DESC_ADDR         ,0x02292600) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH5_DCPM_DESC_DONE_INT_ADDR ,0x02292608) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH5_DCPM_PA1_DATA_ADDR     ,0x02292628) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH5_DCPM_PA2_DATA_ADDR     ,0x02292630) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH5_DCPM_DATA_ADDR         ,0x02292638) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH5_DCPM_CURR_DESC_ADDR    ,0x02292640) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH5_DCPM_RETRANS_DATA_ADDR ,0x02292648) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH5_DCPM_DESC_ADDR_SLOT_0  ,0x02292658) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH5_DCPM_DATA_ADDR_SLOT_0  ,0x02292660) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH5_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02292668) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH5_DCPM_DESC_ADDR_SLOT_1  ,0x02292670) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH5_DCPM_DATA_ADDR_SLOT_1  ,0x02292678) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH5_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02292680) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH6_DMA_DESC_ADDR          ,0x02292800) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH6_DMA_CURR_DESC_ADDR     ,0x02292808) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH6_DMA_NEXT_DESC_ADDR     ,0x02292810) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH6_DMA_BUFF_BASE_ADDR     ,0x02292818) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH6_DMA_BUFF_END_ADDR      ,0x02292820) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH6_DMA_BUFF_CURR_RD_ADDR  ,0x02292828) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH6_DMA_BUFF_WR_ADDR       ,0x02292830) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH6_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02292868) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH6_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02292870) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH6_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02292898) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH6_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x022928a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH6_DMA_RETRANS_BUFF_BASE_ADDR ,0x022928b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH6_DMA_RETRANS_BUFF_END_ADDR ,0x022928c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH6_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x022928c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH6_DMA_RETRANS_BUFF_WR_ADDR ,0x022928d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH6_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x022928d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH6_DCPM_DESC_ADDR         ,0x02292a00) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH6_DCPM_DESC_DONE_INT_ADDR ,0x02292a08) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH6_DCPM_PA1_DATA_ADDR     ,0x02292a28) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH6_DCPM_PA2_DATA_ADDR     ,0x02292a30) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH6_DCPM_DATA_ADDR         ,0x02292a38) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH6_DCPM_CURR_DESC_ADDR    ,0x02292a40) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH6_DCPM_RETRANS_DATA_ADDR ,0x02292a48) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH6_DCPM_DESC_ADDR_SLOT_0  ,0x02292a58) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH6_DCPM_DATA_ADDR_SLOT_0  ,0x02292a60) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH6_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02292a68) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH6_DCPM_DESC_ADDR_SLOT_1  ,0x02292a70) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH6_DCPM_DATA_ADDR_SLOT_1  ,0x02292a78) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH6_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02292a80) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH7_DMA_DESC_ADDR          ,0x02292c00) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH7_DMA_CURR_DESC_ADDR     ,0x02292c08) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH7_DMA_NEXT_DESC_ADDR     ,0x02292c10) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH7_DMA_BUFF_BASE_ADDR     ,0x02292c18) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH7_DMA_BUFF_END_ADDR      ,0x02292c20) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH7_DMA_BUFF_CURR_RD_ADDR  ,0x02292c28) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH7_DMA_BUFF_WR_ADDR       ,0x02292c30) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH7_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02292c68) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH7_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02292c70) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH7_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02292c98) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH7_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x02292ca0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH7_DMA_RETRANS_BUFF_BASE_ADDR ,0x02292cb8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH7_DMA_RETRANS_BUFF_END_ADDR ,0x02292cc0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH7_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x02292cc8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH7_DMA_RETRANS_BUFF_WR_ADDR ,0x02292cd0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH7_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x02292cd8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH7_DCPM_DESC_ADDR         ,0x02292e00) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH7_DCPM_DESC_DONE_INT_ADDR ,0x02292e08) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH7_DCPM_PA1_DATA_ADDR     ,0x02292e28) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH7_DCPM_PA2_DATA_ADDR     ,0x02292e30) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH7_DCPM_DATA_ADDR         ,0x02292e38) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH7_DCPM_CURR_DESC_ADDR    ,0x02292e40) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH7_DCPM_RETRANS_DATA_ADDR ,0x02292e48) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH7_DCPM_DESC_ADDR_SLOT_0  ,0x02292e58) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH7_DCPM_DATA_ADDR_SLOT_0  ,0x02292e60) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH7_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02292e68) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH7_DCPM_DESC_ADDR_SLOT_1  ,0x02292e70) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH7_DCPM_DATA_ADDR_SLOT_1  ,0x02292e78) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH7_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02292e80) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH8_DMA_DESC_ADDR          ,0x02293000) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH8_DMA_CURR_DESC_ADDR     ,0x02293008) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH8_DMA_NEXT_DESC_ADDR     ,0x02293010) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH8_DMA_BUFF_BASE_ADDR     ,0x02293018) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH8_DMA_BUFF_END_ADDR      ,0x02293020) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH8_DMA_BUFF_CURR_RD_ADDR  ,0x02293028) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH8_DMA_BUFF_WR_ADDR       ,0x02293030) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH8_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02293068) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH8_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02293070) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH8_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02293098) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH8_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x022930a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH8_DMA_RETRANS_BUFF_BASE_ADDR ,0x022930b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH8_DMA_RETRANS_BUFF_END_ADDR ,0x022930c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH8_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x022930c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH8_DMA_RETRANS_BUFF_WR_ADDR ,0x022930d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH8_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x022930d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH8_DCPM_DESC_ADDR         ,0x02293200) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH8_DCPM_DESC_DONE_INT_ADDR ,0x02293208) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH8_DCPM_PA1_DATA_ADDR     ,0x02293228) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH8_DCPM_PA2_DATA_ADDR     ,0x02293230) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH8_DCPM_DATA_ADDR         ,0x02293238) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH8_DCPM_CURR_DESC_ADDR    ,0x02293240) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH8_DCPM_RETRANS_DATA_ADDR ,0x02293248) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH8_DCPM_DESC_ADDR_SLOT_0  ,0x02293258) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH8_DCPM_DATA_ADDR_SLOT_0  ,0x02293260) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH8_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02293268) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH8_DCPM_DESC_ADDR_SLOT_1  ,0x02293270) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH8_DCPM_DATA_ADDR_SLOT_1  ,0x02293278) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH8_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02293280) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH9_DMA_DESC_ADDR          ,0x02293400) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH9_DMA_CURR_DESC_ADDR     ,0x02293408) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH9_DMA_NEXT_DESC_ADDR     ,0x02293410) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH9_DMA_BUFF_BASE_ADDR     ,0x02293418) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH9_DMA_BUFF_END_ADDR      ,0x02293420) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH9_DMA_BUFF_CURR_RD_ADDR  ,0x02293428) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH9_DMA_BUFF_WR_ADDR       ,0x02293430) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH9_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02293468) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH9_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02293470) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH9_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02293498) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH9_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x022934a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH9_DMA_RETRANS_BUFF_BASE_ADDR ,0x022934b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH9_DMA_RETRANS_BUFF_END_ADDR ,0x022934c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH9_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x022934c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH9_DMA_RETRANS_BUFF_WR_ADDR ,0x022934d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH9_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x022934d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH9_DCPM_DESC_ADDR         ,0x02293600) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH9_DCPM_DESC_DONE_INT_ADDR ,0x02293608) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH9_DCPM_PA1_DATA_ADDR     ,0x02293628) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH9_DCPM_PA2_DATA_ADDR     ,0x02293630) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH9_DCPM_DATA_ADDR         ,0x02293638) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH9_DCPM_CURR_DESC_ADDR    ,0x02293640) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH9_DCPM_RETRANS_DATA_ADDR ,0x02293648) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH9_DCPM_DESC_ADDR_SLOT_0  ,0x02293658) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH9_DCPM_DATA_ADDR_SLOT_0  ,0x02293660) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH9_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02293668) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH9_DCPM_DESC_ADDR_SLOT_1  ,0x02293670) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH9_DCPM_DATA_ADDR_SLOT_1  ,0x02293678) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH9_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02293680) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH10_DMA_DESC_ADDR         ,0x02293800) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH10_DMA_CURR_DESC_ADDR    ,0x02293808) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH10_DMA_NEXT_DESC_ADDR    ,0x02293810) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH10_DMA_BUFF_BASE_ADDR    ,0x02293818) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH10_DMA_BUFF_END_ADDR     ,0x02293820) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH10_DMA_BUFF_CURR_RD_ADDR ,0x02293828) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH10_DMA_BUFF_WR_ADDR      ,0x02293830) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH10_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02293868) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH10_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02293870) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH10_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02293898) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH10_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x022938a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH10_DMA_RETRANS_BUFF_BASE_ADDR ,0x022938b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH10_DMA_RETRANS_BUFF_END_ADDR ,0x022938c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH10_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x022938c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH10_DMA_RETRANS_BUFF_WR_ADDR ,0x022938d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH10_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x022938d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH10_DCPM_DESC_ADDR        ,0x02293a00) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH10_DCPM_DESC_DONE_INT_ADDR ,0x02293a08) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH10_DCPM_PA1_DATA_ADDR    ,0x02293a28) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH10_DCPM_PA2_DATA_ADDR    ,0x02293a30) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH10_DCPM_DATA_ADDR        ,0x02293a38) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH10_DCPM_CURR_DESC_ADDR   ,0x02293a40) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH10_DCPM_RETRANS_DATA_ADDR ,0x02293a48) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH10_DCPM_DESC_ADDR_SLOT_0 ,0x02293a58) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH10_DCPM_DATA_ADDR_SLOT_0 ,0x02293a60) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH10_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02293a68) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH10_DCPM_DESC_ADDR_SLOT_1 ,0x02293a70) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH10_DCPM_DATA_ADDR_SLOT_1 ,0x02293a78) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH10_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02293a80) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH11_DMA_DESC_ADDR         ,0x02293c00) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH11_DMA_CURR_DESC_ADDR    ,0x02293c08) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH11_DMA_NEXT_DESC_ADDR    ,0x02293c10) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH11_DMA_BUFF_BASE_ADDR    ,0x02293c18) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH11_DMA_BUFF_END_ADDR     ,0x02293c20) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH11_DMA_BUFF_CURR_RD_ADDR ,0x02293c28) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH11_DMA_BUFF_WR_ADDR      ,0x02293c30) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH11_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02293c68) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH11_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02293c70) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH11_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02293c98) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH11_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x02293ca0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH11_DMA_RETRANS_BUFF_BASE_ADDR ,0x02293cb8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH11_DMA_RETRANS_BUFF_END_ADDR ,0x02293cc0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH11_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x02293cc8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH11_DMA_RETRANS_BUFF_WR_ADDR ,0x02293cd0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH11_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x02293cd8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH11_DCPM_DESC_ADDR        ,0x02293e00) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH11_DCPM_DESC_DONE_INT_ADDR ,0x02293e08) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH11_DCPM_PA1_DATA_ADDR    ,0x02293e28) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH11_DCPM_PA2_DATA_ADDR    ,0x02293e30) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH11_DCPM_DATA_ADDR        ,0x02293e38) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH11_DCPM_CURR_DESC_ADDR   ,0x02293e40) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH11_DCPM_RETRANS_DATA_ADDR ,0x02293e48) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH11_DCPM_DESC_ADDR_SLOT_0 ,0x02293e58) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH11_DCPM_DATA_ADDR_SLOT_0 ,0x02293e60) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH11_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02293e68) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH11_DCPM_DESC_ADDR_SLOT_1 ,0x02293e70) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH11_DCPM_DATA_ADDR_SLOT_1 ,0x02293e78) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH11_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02293e80) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH12_DMA_DESC_ADDR         ,0x02294000) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH12_DMA_CURR_DESC_ADDR    ,0x02294008) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH12_DMA_NEXT_DESC_ADDR    ,0x02294010) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH12_DMA_BUFF_BASE_ADDR    ,0x02294018) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH12_DMA_BUFF_END_ADDR     ,0x02294020) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH12_DMA_BUFF_CURR_RD_ADDR ,0x02294028) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH12_DMA_BUFF_WR_ADDR      ,0x02294030) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH12_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02294068) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH12_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02294070) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH12_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02294098) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH12_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x022940a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH12_DMA_RETRANS_BUFF_BASE_ADDR ,0x022940b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH12_DMA_RETRANS_BUFF_END_ADDR ,0x022940c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH12_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x022940c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH12_DMA_RETRANS_BUFF_WR_ADDR ,0x022940d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH12_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x022940d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH12_DCPM_DESC_ADDR        ,0x02294200) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH12_DCPM_DESC_DONE_INT_ADDR ,0x02294208) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH12_DCPM_PA1_DATA_ADDR    ,0x02294228) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH12_DCPM_PA2_DATA_ADDR    ,0x02294230) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH12_DCPM_DATA_ADDR        ,0x02294238) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH12_DCPM_CURR_DESC_ADDR   ,0x02294240) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH12_DCPM_RETRANS_DATA_ADDR ,0x02294248) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH12_DCPM_DESC_ADDR_SLOT_0 ,0x02294258) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH12_DCPM_DATA_ADDR_SLOT_0 ,0x02294260) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH12_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02294268) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH12_DCPM_DESC_ADDR_SLOT_1 ,0x02294270) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH12_DCPM_DATA_ADDR_SLOT_1 ,0x02294278) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH12_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02294280) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH13_DMA_DESC_ADDR         ,0x02294400) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH13_DMA_CURR_DESC_ADDR    ,0x02294408) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH13_DMA_NEXT_DESC_ADDR    ,0x02294410) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH13_DMA_BUFF_BASE_ADDR    ,0x02294418) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH13_DMA_BUFF_END_ADDR     ,0x02294420) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH13_DMA_BUFF_CURR_RD_ADDR ,0x02294428) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH13_DMA_BUFF_WR_ADDR      ,0x02294430) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH13_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02294468) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH13_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02294470) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH13_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02294498) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH13_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x022944a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH13_DMA_RETRANS_BUFF_BASE_ADDR ,0x022944b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH13_DMA_RETRANS_BUFF_END_ADDR ,0x022944c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH13_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x022944c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH13_DMA_RETRANS_BUFF_WR_ADDR ,0x022944d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH13_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x022944d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH13_DCPM_DESC_ADDR        ,0x02294600) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH13_DCPM_DESC_DONE_INT_ADDR ,0x02294608) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH13_DCPM_PA1_DATA_ADDR    ,0x02294628) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH13_DCPM_PA2_DATA_ADDR    ,0x02294630) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH13_DCPM_DATA_ADDR        ,0x02294638) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH13_DCPM_CURR_DESC_ADDR   ,0x02294640) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH13_DCPM_RETRANS_DATA_ADDR ,0x02294648) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH13_DCPM_DESC_ADDR_SLOT_0 ,0x02294658) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH13_DCPM_DATA_ADDR_SLOT_0 ,0x02294660) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH13_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02294668) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH13_DCPM_DESC_ADDR_SLOT_1 ,0x02294670) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH13_DCPM_DATA_ADDR_SLOT_1 ,0x02294678) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH13_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02294680) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH14_DMA_DESC_ADDR         ,0x02294800) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH14_DMA_CURR_DESC_ADDR    ,0x02294808) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH14_DMA_NEXT_DESC_ADDR    ,0x02294810) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH14_DMA_BUFF_BASE_ADDR    ,0x02294818) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH14_DMA_BUFF_END_ADDR     ,0x02294820) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH14_DMA_BUFF_CURR_RD_ADDR ,0x02294828) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH14_DMA_BUFF_WR_ADDR      ,0x02294830) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH14_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02294868) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH14_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02294870) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH14_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02294898) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH14_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x022948a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH14_DMA_RETRANS_BUFF_BASE_ADDR ,0x022948b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH14_DMA_RETRANS_BUFF_END_ADDR ,0x022948c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH14_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x022948c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH14_DMA_RETRANS_BUFF_WR_ADDR ,0x022948d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH14_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x022948d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH14_DCPM_DESC_ADDR        ,0x02294a00) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH14_DCPM_DESC_DONE_INT_ADDR ,0x02294a08) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH14_DCPM_PA1_DATA_ADDR    ,0x02294a28) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH14_DCPM_PA2_DATA_ADDR    ,0x02294a30) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH14_DCPM_DATA_ADDR        ,0x02294a38) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH14_DCPM_CURR_DESC_ADDR   ,0x02294a40) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH14_DCPM_RETRANS_DATA_ADDR ,0x02294a48) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH14_DCPM_DESC_ADDR_SLOT_0 ,0x02294a58) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH14_DCPM_DATA_ADDR_SLOT_0 ,0x02294a60) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH14_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02294a68) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH14_DCPM_DESC_ADDR_SLOT_1 ,0x02294a70) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH14_DCPM_DATA_ADDR_SLOT_1 ,0x02294a78) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH14_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02294a80) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH15_DMA_DESC_ADDR         ,0x02294c00) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH15_DMA_CURR_DESC_ADDR    ,0x02294c08) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH15_DMA_NEXT_DESC_ADDR    ,0x02294c10) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH15_DMA_BUFF_BASE_ADDR    ,0x02294c18) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH15_DMA_BUFF_END_ADDR     ,0x02294c20) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH15_DMA_BUFF_CURR_RD_ADDR ,0x02294c28) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH15_DMA_BUFF_WR_ADDR      ,0x02294c30) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH15_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02294c68) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH15_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02294c70) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH15_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02294c98) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH15_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x02294ca0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH15_DMA_RETRANS_BUFF_BASE_ADDR ,0x02294cb8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH15_DMA_RETRANS_BUFF_END_ADDR ,0x02294cc0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH15_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x02294cc8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH15_DMA_RETRANS_BUFF_WR_ADDR ,0x02294cd0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH15_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x02294cd8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH15_DCPM_DESC_ADDR        ,0x02294e00) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH15_DCPM_DESC_DONE_INT_ADDR ,0x02294e08) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH15_DCPM_PA1_DATA_ADDR    ,0x02294e28) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH15_DCPM_PA2_DATA_ADDR    ,0x02294e30) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH15_DCPM_DATA_ADDR        ,0x02294e38) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH15_DCPM_CURR_DESC_ADDR   ,0x02294e40) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH15_DCPM_RETRANS_DATA_ADDR ,0x02294e48) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH15_DCPM_DESC_ADDR_SLOT_0 ,0x02294e58) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH15_DCPM_DATA_ADDR_SLOT_0 ,0x02294e60) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH15_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02294e68) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH15_DCPM_DESC_ADDR_SLOT_1 ,0x02294e70) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH15_DCPM_DATA_ADDR_SLOT_1 ,0x02294e78) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH15_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02294e80) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH16_DMA_DESC_ADDR         ,0x02295000) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH16_DMA_CURR_DESC_ADDR    ,0x02295008) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH16_DMA_NEXT_DESC_ADDR    ,0x02295010) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH16_DMA_BUFF_BASE_ADDR    ,0x02295018) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH16_DMA_BUFF_END_ADDR     ,0x02295020) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH16_DMA_BUFF_CURR_RD_ADDR ,0x02295028) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH16_DMA_BUFF_WR_ADDR      ,0x02295030) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH16_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02295068) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH16_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02295070) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH16_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02295098) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH16_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x022950a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH16_DMA_RETRANS_BUFF_BASE_ADDR ,0x022950b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH16_DMA_RETRANS_BUFF_END_ADDR ,0x022950c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH16_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x022950c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH16_DMA_RETRANS_BUFF_WR_ADDR ,0x022950d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH16_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x022950d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH16_DCPM_DESC_ADDR        ,0x02295200) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH16_DCPM_DESC_DONE_INT_ADDR ,0x02295208) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH16_DCPM_PA1_DATA_ADDR    ,0x02295228) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH16_DCPM_PA2_DATA_ADDR    ,0x02295230) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH16_DCPM_DATA_ADDR        ,0x02295238) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH16_DCPM_CURR_DESC_ADDR   ,0x02295240) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH16_DCPM_RETRANS_DATA_ADDR ,0x02295248) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH16_DCPM_DESC_ADDR_SLOT_0 ,0x02295258) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH16_DCPM_DATA_ADDR_SLOT_0 ,0x02295260) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH16_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02295268) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH16_DCPM_DESC_ADDR_SLOT_1 ,0x02295270) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH16_DCPM_DATA_ADDR_SLOT_1 ,0x02295278) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH16_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02295280) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH17_DMA_DESC_ADDR         ,0x02295400) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH17_DMA_CURR_DESC_ADDR    ,0x02295408) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH17_DMA_NEXT_DESC_ADDR    ,0x02295410) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH17_DMA_BUFF_BASE_ADDR    ,0x02295418) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH17_DMA_BUFF_END_ADDR     ,0x02295420) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH17_DMA_BUFF_CURR_RD_ADDR ,0x02295428) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH17_DMA_BUFF_WR_ADDR      ,0x02295430) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH17_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02295468) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH17_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02295470) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH17_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02295498) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH17_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x022954a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH17_DMA_RETRANS_BUFF_BASE_ADDR ,0x022954b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH17_DMA_RETRANS_BUFF_END_ADDR ,0x022954c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH17_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x022954c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH17_DMA_RETRANS_BUFF_WR_ADDR ,0x022954d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH17_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x022954d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH17_DCPM_DESC_ADDR        ,0x02295600) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH17_DCPM_DESC_DONE_INT_ADDR ,0x02295608) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH17_DCPM_PA1_DATA_ADDR    ,0x02295628) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH17_DCPM_PA2_DATA_ADDR    ,0x02295630) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH17_DCPM_DATA_ADDR        ,0x02295638) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH17_DCPM_CURR_DESC_ADDR   ,0x02295640) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH17_DCPM_RETRANS_DATA_ADDR ,0x02295648) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH17_DCPM_DESC_ADDR_SLOT_0 ,0x02295658) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH17_DCPM_DATA_ADDR_SLOT_0 ,0x02295660) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH17_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02295668) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH17_DCPM_DESC_ADDR_SLOT_1 ,0x02295670) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH17_DCPM_DATA_ADDR_SLOT_1 ,0x02295678) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH17_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02295680) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH18_DMA_DESC_ADDR         ,0x02295800) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH18_DMA_CURR_DESC_ADDR    ,0x02295808) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH18_DMA_NEXT_DESC_ADDR    ,0x02295810) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH18_DMA_BUFF_BASE_ADDR    ,0x02295818) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH18_DMA_BUFF_END_ADDR     ,0x02295820) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH18_DMA_BUFF_CURR_RD_ADDR ,0x02295828) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH18_DMA_BUFF_WR_ADDR      ,0x02295830) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH18_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02295868) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH18_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02295870) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH18_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02295898) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH18_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x022958a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH18_DMA_RETRANS_BUFF_BASE_ADDR ,0x022958b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH18_DMA_RETRANS_BUFF_END_ADDR ,0x022958c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH18_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x022958c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH18_DMA_RETRANS_BUFF_WR_ADDR ,0x022958d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH18_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x022958d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH18_DCPM_DESC_ADDR        ,0x02295a00) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH18_DCPM_DESC_DONE_INT_ADDR ,0x02295a08) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH18_DCPM_PA1_DATA_ADDR    ,0x02295a28) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH18_DCPM_PA2_DATA_ADDR    ,0x02295a30) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH18_DCPM_DATA_ADDR        ,0x02295a38) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH18_DCPM_CURR_DESC_ADDR   ,0x02295a40) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH18_DCPM_RETRANS_DATA_ADDR ,0x02295a48) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH18_DCPM_DESC_ADDR_SLOT_0 ,0x02295a58) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH18_DCPM_DATA_ADDR_SLOT_0 ,0x02295a60) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH18_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02295a68) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH18_DCPM_DESC_ADDR_SLOT_1 ,0x02295a70) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH18_DCPM_DATA_ADDR_SLOT_1 ,0x02295a78) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH18_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02295a80) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH19_DMA_DESC_ADDR         ,0x02295c00) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH19_DMA_CURR_DESC_ADDR    ,0x02295c08) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH19_DMA_NEXT_DESC_ADDR    ,0x02295c10) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH19_DMA_BUFF_BASE_ADDR    ,0x02295c18) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH19_DMA_BUFF_END_ADDR     ,0x02295c20) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH19_DMA_BUFF_CURR_RD_ADDR ,0x02295c28) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH19_DMA_BUFF_WR_ADDR      ,0x02295c30) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH19_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02295c68) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH19_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02295c70) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH19_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02295c98) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH19_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x02295ca0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH19_DMA_RETRANS_BUFF_BASE_ADDR ,0x02295cb8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH19_DMA_RETRANS_BUFF_END_ADDR ,0x02295cc0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH19_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x02295cc8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH19_DMA_RETRANS_BUFF_WR_ADDR ,0x02295cd0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH19_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x02295cd8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH19_DCPM_DESC_ADDR        ,0x02295e00) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH19_DCPM_DESC_DONE_INT_ADDR ,0x02295e08) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH19_DCPM_PA1_DATA_ADDR    ,0x02295e28) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH19_DCPM_PA2_DATA_ADDR    ,0x02295e30) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH19_DCPM_DATA_ADDR        ,0x02295e38) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH19_DCPM_CURR_DESC_ADDR   ,0x02295e40) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH19_DCPM_RETRANS_DATA_ADDR ,0x02295e48) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH19_DCPM_DESC_ADDR_SLOT_0 ,0x02295e58) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH19_DCPM_DATA_ADDR_SLOT_0 ,0x02295e60) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH19_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02295e68) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH19_DCPM_DESC_ADDR_SLOT_1 ,0x02295e70) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH19_DCPM_DATA_ADDR_SLOT_1 ,0x02295e78) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH19_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02295e80) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH20_DMA_DESC_ADDR         ,0x02296000) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH20_DMA_CURR_DESC_ADDR    ,0x02296008) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH20_DMA_NEXT_DESC_ADDR    ,0x02296010) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH20_DMA_BUFF_BASE_ADDR    ,0x02296018) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH20_DMA_BUFF_END_ADDR     ,0x02296020) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH20_DMA_BUFF_CURR_RD_ADDR ,0x02296028) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH20_DMA_BUFF_WR_ADDR      ,0x02296030) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH20_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02296068) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH20_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02296070) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH20_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02296098) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH20_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x022960a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH20_DMA_RETRANS_BUFF_BASE_ADDR ,0x022960b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH20_DMA_RETRANS_BUFF_END_ADDR ,0x022960c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH20_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x022960c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH20_DMA_RETRANS_BUFF_WR_ADDR ,0x022960d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH20_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x022960d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH20_DCPM_DESC_ADDR        ,0x02296200) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH20_DCPM_DESC_DONE_INT_ADDR ,0x02296208) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH20_DCPM_PA1_DATA_ADDR    ,0x02296228) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH20_DCPM_PA2_DATA_ADDR    ,0x02296230) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH20_DCPM_DATA_ADDR        ,0x02296238) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH20_DCPM_CURR_DESC_ADDR   ,0x02296240) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH20_DCPM_RETRANS_DATA_ADDR ,0x02296248) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH20_DCPM_DESC_ADDR_SLOT_0 ,0x02296258) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH20_DCPM_DATA_ADDR_SLOT_0 ,0x02296260) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH20_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02296268) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH20_DCPM_DESC_ADDR_SLOT_1 ,0x02296270) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH20_DCPM_DATA_ADDR_SLOT_1 ,0x02296278) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH20_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02296280) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH21_DMA_DESC_ADDR         ,0x02296400) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH21_DMA_CURR_DESC_ADDR    ,0x02296408) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH21_DMA_NEXT_DESC_ADDR    ,0x02296410) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH21_DMA_BUFF_BASE_ADDR    ,0x02296418) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH21_DMA_BUFF_END_ADDR     ,0x02296420) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH21_DMA_BUFF_CURR_RD_ADDR ,0x02296428) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH21_DMA_BUFF_WR_ADDR      ,0x02296430) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH21_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02296468) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH21_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02296470) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH21_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02296498) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH21_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x022964a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH21_DMA_RETRANS_BUFF_BASE_ADDR ,0x022964b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH21_DMA_RETRANS_BUFF_END_ADDR ,0x022964c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH21_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x022964c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH21_DMA_RETRANS_BUFF_WR_ADDR ,0x022964d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH21_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x022964d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH21_DCPM_DESC_ADDR        ,0x02296600) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH21_DCPM_DESC_DONE_INT_ADDR ,0x02296608) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH21_DCPM_PA1_DATA_ADDR    ,0x02296628) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH21_DCPM_PA2_DATA_ADDR    ,0x02296630) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH21_DCPM_DATA_ADDR        ,0x02296638) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH21_DCPM_CURR_DESC_ADDR   ,0x02296640) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH21_DCPM_RETRANS_DATA_ADDR ,0x02296648) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH21_DCPM_DESC_ADDR_SLOT_0 ,0x02296658) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH21_DCPM_DATA_ADDR_SLOT_0 ,0x02296660) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH21_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02296668) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH21_DCPM_DESC_ADDR_SLOT_1 ,0x02296670) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH21_DCPM_DATA_ADDR_SLOT_1 ,0x02296678) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH21_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02296680) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH22_DMA_DESC_ADDR         ,0x02296800) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH22_DMA_CURR_DESC_ADDR    ,0x02296808) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH22_DMA_NEXT_DESC_ADDR    ,0x02296810) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH22_DMA_BUFF_BASE_ADDR    ,0x02296818) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH22_DMA_BUFF_END_ADDR     ,0x02296820) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH22_DMA_BUFF_CURR_RD_ADDR ,0x02296828) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH22_DMA_BUFF_WR_ADDR      ,0x02296830) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH22_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02296868) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH22_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02296870) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH22_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02296898) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH22_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x022968a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH22_DMA_RETRANS_BUFF_BASE_ADDR ,0x022968b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH22_DMA_RETRANS_BUFF_END_ADDR ,0x022968c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH22_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x022968c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH22_DMA_RETRANS_BUFF_WR_ADDR ,0x022968d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH22_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x022968d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH22_DCPM_DESC_ADDR        ,0x02296a00) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH22_DCPM_DESC_DONE_INT_ADDR ,0x02296a08) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH22_DCPM_PA1_DATA_ADDR    ,0x02296a28) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH22_DCPM_PA2_DATA_ADDR    ,0x02296a30) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH22_DCPM_DATA_ADDR        ,0x02296a38) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH22_DCPM_CURR_DESC_ADDR   ,0x02296a40) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH22_DCPM_RETRANS_DATA_ADDR ,0x02296a48) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH22_DCPM_DESC_ADDR_SLOT_0 ,0x02296a58) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH22_DCPM_DATA_ADDR_SLOT_0 ,0x02296a60) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH22_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02296a68) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH22_DCPM_DESC_ADDR_SLOT_1 ,0x02296a70) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH22_DCPM_DATA_ADDR_SLOT_1 ,0x02296a78) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH22_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02296a80) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH23_DMA_DESC_ADDR         ,0x02296c00) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH23_DMA_CURR_DESC_ADDR    ,0x02296c08) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH23_DMA_NEXT_DESC_ADDR    ,0x02296c10) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH23_DMA_BUFF_BASE_ADDR    ,0x02296c18) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH23_DMA_BUFF_END_ADDR     ,0x02296c20) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH23_DMA_BUFF_CURR_RD_ADDR ,0x02296c28) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH23_DMA_BUFF_WR_ADDR      ,0x02296c30) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH23_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02296c68) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH23_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02296c70) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH23_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02296c98) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH23_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x02296ca0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH23_DMA_RETRANS_BUFF_BASE_ADDR ,0x02296cb8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH23_DMA_RETRANS_BUFF_END_ADDR ,0x02296cc0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH23_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x02296cc8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH23_DMA_RETRANS_BUFF_WR_ADDR ,0x02296cd0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH23_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x02296cd8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH23_DCPM_DESC_ADDR        ,0x02296e00) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH23_DCPM_DESC_DONE_INT_ADDR ,0x02296e08) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH23_DCPM_PA1_DATA_ADDR    ,0x02296e28) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH23_DCPM_PA2_DATA_ADDR    ,0x02296e30) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH23_DCPM_DATA_ADDR        ,0x02296e38) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH23_DCPM_CURR_DESC_ADDR   ,0x02296e40) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH23_DCPM_RETRANS_DATA_ADDR ,0x02296e48) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH23_DCPM_DESC_ADDR_SLOT_0 ,0x02296e58) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH23_DCPM_DATA_ADDR_SLOT_0 ,0x02296e60) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH23_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02296e68) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH23_DCPM_DESC_ADDR_SLOT_1 ,0x02296e70) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH23_DCPM_DATA_ADDR_SLOT_1 ,0x02296e78) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH23_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02296e80) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH24_DMA_DESC_ADDR         ,0x02297000) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH24_DMA_CURR_DESC_ADDR    ,0x02297008) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH24_DMA_NEXT_DESC_ADDR    ,0x02297010) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH24_DMA_BUFF_BASE_ADDR    ,0x02297018) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH24_DMA_BUFF_END_ADDR     ,0x02297020) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH24_DMA_BUFF_CURR_RD_ADDR ,0x02297028) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH24_DMA_BUFF_WR_ADDR      ,0x02297030) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH24_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02297068) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH24_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02297070) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH24_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02297098) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH24_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x022970a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH24_DMA_RETRANS_BUFF_BASE_ADDR ,0x022970b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH24_DMA_RETRANS_BUFF_END_ADDR ,0x022970c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH24_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x022970c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH24_DMA_RETRANS_BUFF_WR_ADDR ,0x022970d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH24_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x022970d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH24_DCPM_DESC_ADDR        ,0x02297200) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH24_DCPM_DESC_DONE_INT_ADDR ,0x02297208) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH24_DCPM_PA1_DATA_ADDR    ,0x02297228) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH24_DCPM_PA2_DATA_ADDR    ,0x02297230) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH24_DCPM_DATA_ADDR        ,0x02297238) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH24_DCPM_CURR_DESC_ADDR   ,0x02297240) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH24_DCPM_RETRANS_DATA_ADDR ,0x02297248) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH24_DCPM_DESC_ADDR_SLOT_0 ,0x02297258) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH24_DCPM_DATA_ADDR_SLOT_0 ,0x02297260) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH24_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02297268) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH24_DCPM_DESC_ADDR_SLOT_1 ,0x02297270) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH24_DCPM_DATA_ADDR_SLOT_1 ,0x02297278) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH24_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02297280) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH25_DMA_DESC_ADDR         ,0x02297400) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH25_DMA_CURR_DESC_ADDR    ,0x02297408) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH25_DMA_NEXT_DESC_ADDR    ,0x02297410) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH25_DMA_BUFF_BASE_ADDR    ,0x02297418) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH25_DMA_BUFF_END_ADDR     ,0x02297420) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH25_DMA_BUFF_CURR_RD_ADDR ,0x02297428) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH25_DMA_BUFF_WR_ADDR      ,0x02297430) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH25_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02297468) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH25_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02297470) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH25_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02297498) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH25_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x022974a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH25_DMA_RETRANS_BUFF_BASE_ADDR ,0x022974b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH25_DMA_RETRANS_BUFF_END_ADDR ,0x022974c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH25_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x022974c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH25_DMA_RETRANS_BUFF_WR_ADDR ,0x022974d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH25_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x022974d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH25_DCPM_DESC_ADDR        ,0x02297600) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH25_DCPM_DESC_DONE_INT_ADDR ,0x02297608) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH25_DCPM_PA1_DATA_ADDR    ,0x02297628) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH25_DCPM_PA2_DATA_ADDR    ,0x02297630) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH25_DCPM_DATA_ADDR        ,0x02297638) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH25_DCPM_CURR_DESC_ADDR   ,0x02297640) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH25_DCPM_RETRANS_DATA_ADDR ,0x02297648) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH25_DCPM_DESC_ADDR_SLOT_0 ,0x02297658) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH25_DCPM_DATA_ADDR_SLOT_0 ,0x02297660) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH25_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02297668) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH25_DCPM_DESC_ADDR_SLOT_1 ,0x02297670) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH25_DCPM_DATA_ADDR_SLOT_1 ,0x02297678) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH25_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02297680) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH26_DMA_DESC_ADDR         ,0x02297800) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH26_DMA_CURR_DESC_ADDR    ,0x02297808) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH26_DMA_NEXT_DESC_ADDR    ,0x02297810) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH26_DMA_BUFF_BASE_ADDR    ,0x02297818) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH26_DMA_BUFF_END_ADDR     ,0x02297820) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH26_DMA_BUFF_CURR_RD_ADDR ,0x02297828) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH26_DMA_BUFF_WR_ADDR      ,0x02297830) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH26_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02297868) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH26_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02297870) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH26_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02297898) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH26_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x022978a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH26_DMA_RETRANS_BUFF_BASE_ADDR ,0x022978b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH26_DMA_RETRANS_BUFF_END_ADDR ,0x022978c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH26_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x022978c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH26_DMA_RETRANS_BUFF_WR_ADDR ,0x022978d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH26_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x022978d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH26_DCPM_DESC_ADDR        ,0x02297a00) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH26_DCPM_DESC_DONE_INT_ADDR ,0x02297a08) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH26_DCPM_PA1_DATA_ADDR    ,0x02297a28) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH26_DCPM_PA2_DATA_ADDR    ,0x02297a30) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH26_DCPM_DATA_ADDR        ,0x02297a38) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH26_DCPM_CURR_DESC_ADDR   ,0x02297a40) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH26_DCPM_RETRANS_DATA_ADDR ,0x02297a48) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH26_DCPM_DESC_ADDR_SLOT_0 ,0x02297a58) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH26_DCPM_DATA_ADDR_SLOT_0 ,0x02297a60) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH26_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02297a68) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH26_DCPM_DESC_ADDR_SLOT_1 ,0x02297a70) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH26_DCPM_DATA_ADDR_SLOT_1 ,0x02297a78) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH26_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02297a80) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH27_DMA_DESC_ADDR         ,0x02297c00) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH27_DMA_CURR_DESC_ADDR    ,0x02297c08) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH27_DMA_NEXT_DESC_ADDR    ,0x02297c10) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH27_DMA_BUFF_BASE_ADDR    ,0x02297c18) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH27_DMA_BUFF_END_ADDR     ,0x02297c20) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH27_DMA_BUFF_CURR_RD_ADDR ,0x02297c28) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH27_DMA_BUFF_WR_ADDR      ,0x02297c30) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH27_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02297c68) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH27_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02297c70) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH27_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02297c98) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH27_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x02297ca0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH27_DMA_RETRANS_BUFF_BASE_ADDR ,0x02297cb8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH27_DMA_RETRANS_BUFF_END_ADDR ,0x02297cc0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH27_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x02297cc8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH27_DMA_RETRANS_BUFF_WR_ADDR ,0x02297cd0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH27_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x02297cd8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH27_DCPM_DESC_ADDR        ,0x02297e00) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH27_DCPM_DESC_DONE_INT_ADDR ,0x02297e08) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH27_DCPM_PA1_DATA_ADDR    ,0x02297e28) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH27_DCPM_PA2_DATA_ADDR    ,0x02297e30) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH27_DCPM_DATA_ADDR        ,0x02297e38) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH27_DCPM_CURR_DESC_ADDR   ,0x02297e40) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH27_DCPM_RETRANS_DATA_ADDR ,0x02297e48) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH27_DCPM_DESC_ADDR_SLOT_0 ,0x02297e58) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH27_DCPM_DATA_ADDR_SLOT_0 ,0x02297e60) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH27_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02297e68) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH27_DCPM_DESC_ADDR_SLOT_1 ,0x02297e70) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH27_DCPM_DATA_ADDR_SLOT_1 ,0x02297e78) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH27_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02297e80) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH28_DMA_DESC_ADDR         ,0x02298000) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH28_DMA_CURR_DESC_ADDR    ,0x02298008) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH28_DMA_NEXT_DESC_ADDR    ,0x02298010) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH28_DMA_BUFF_BASE_ADDR    ,0x02298018) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH28_DMA_BUFF_END_ADDR     ,0x02298020) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH28_DMA_BUFF_CURR_RD_ADDR ,0x02298028) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH28_DMA_BUFF_WR_ADDR      ,0x02298030) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH28_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02298068) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH28_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02298070) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH28_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02298098) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH28_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x022980a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH28_DMA_RETRANS_BUFF_BASE_ADDR ,0x022980b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH28_DMA_RETRANS_BUFF_END_ADDR ,0x022980c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH28_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x022980c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH28_DMA_RETRANS_BUFF_WR_ADDR ,0x022980d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH28_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x022980d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH28_DCPM_DESC_ADDR        ,0x02298200) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH28_DCPM_DESC_DONE_INT_ADDR ,0x02298208) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH28_DCPM_PA1_DATA_ADDR    ,0x02298228) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH28_DCPM_PA2_DATA_ADDR    ,0x02298230) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH28_DCPM_DATA_ADDR        ,0x02298238) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH28_DCPM_CURR_DESC_ADDR   ,0x02298240) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH28_DCPM_RETRANS_DATA_ADDR ,0x02298248) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH28_DCPM_DESC_ADDR_SLOT_0 ,0x02298258) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH28_DCPM_DATA_ADDR_SLOT_0 ,0x02298260) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH28_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02298268) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH28_DCPM_DESC_ADDR_SLOT_1 ,0x02298270) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH28_DCPM_DATA_ADDR_SLOT_1 ,0x02298278) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH28_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02298280) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH29_DMA_DESC_ADDR         ,0x02298400) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH29_DMA_CURR_DESC_ADDR    ,0x02298408) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH29_DMA_NEXT_DESC_ADDR    ,0x02298410) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH29_DMA_BUFF_BASE_ADDR    ,0x02298418) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH29_DMA_BUFF_END_ADDR     ,0x02298420) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH29_DMA_BUFF_CURR_RD_ADDR ,0x02298428) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH29_DMA_BUFF_WR_ADDR      ,0x02298430) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH29_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02298468) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH29_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02298470) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH29_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02298498) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH29_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x022984a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH29_DMA_RETRANS_BUFF_BASE_ADDR ,0x022984b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH29_DMA_RETRANS_BUFF_END_ADDR ,0x022984c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH29_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x022984c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH29_DMA_RETRANS_BUFF_WR_ADDR ,0x022984d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH29_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x022984d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH29_DCPM_DESC_ADDR        ,0x02298600) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH29_DCPM_DESC_DONE_INT_ADDR ,0x02298608) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH29_DCPM_PA1_DATA_ADDR    ,0x02298628) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH29_DCPM_PA2_DATA_ADDR    ,0x02298630) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH29_DCPM_DATA_ADDR        ,0x02298638) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH29_DCPM_CURR_DESC_ADDR   ,0x02298640) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH29_DCPM_RETRANS_DATA_ADDR ,0x02298648) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH29_DCPM_DESC_ADDR_SLOT_0 ,0x02298658) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH29_DCPM_DATA_ADDR_SLOT_0 ,0x02298660) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH29_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02298668) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH29_DCPM_DESC_ADDR_SLOT_1 ,0x02298670) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH29_DCPM_DATA_ADDR_SLOT_1 ,0x02298678) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH29_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02298680) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH30_DMA_DESC_ADDR         ,0x02298800) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH30_DMA_CURR_DESC_ADDR    ,0x02298808) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH30_DMA_NEXT_DESC_ADDR    ,0x02298810) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH30_DMA_BUFF_BASE_ADDR    ,0x02298818) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH30_DMA_BUFF_END_ADDR     ,0x02298820) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH30_DMA_BUFF_CURR_RD_ADDR ,0x02298828) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH30_DMA_BUFF_WR_ADDR      ,0x02298830) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH30_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02298868) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH30_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02298870) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH30_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02298898) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH30_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x022988a0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH30_DMA_RETRANS_BUFF_BASE_ADDR ,0x022988b8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH30_DMA_RETRANS_BUFF_END_ADDR ,0x022988c0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH30_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x022988c8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH30_DMA_RETRANS_BUFF_WR_ADDR ,0x022988d0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH30_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x022988d8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH30_DCPM_DESC_ADDR        ,0x02298a00) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH30_DCPM_DESC_DONE_INT_ADDR ,0x02298a08) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH30_DCPM_PA1_DATA_ADDR    ,0x02298a28) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH30_DCPM_PA2_DATA_ADDR    ,0x02298a30) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH30_DCPM_DATA_ADDR        ,0x02298a38) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH30_DCPM_CURR_DESC_ADDR   ,0x02298a40) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH30_DCPM_RETRANS_DATA_ADDR ,0x02298a48) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH30_DCPM_DESC_ADDR_SLOT_0 ,0x02298a58) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH30_DCPM_DATA_ADDR_SLOT_0 ,0x02298a60) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH30_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02298a68) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH30_DCPM_DESC_ADDR_SLOT_1 ,0x02298a70) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH30_DCPM_DATA_ADDR_SLOT_1 ,0x02298a78) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH30_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02298a80) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH31_DMA_DESC_ADDR         ,0x02298c00) /* [RW][64] MCPB Channel x Descriptor control information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH31_DMA_CURR_DESC_ADDR    ,0x02298c08) /* [RW][64] MCPB Channel x Current Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH31_DMA_NEXT_DESC_ADDR    ,0x02298c10) /* [RW][64] MCPB Channel x Next Descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH31_DMA_BUFF_BASE_ADDR    ,0x02298c18) /* [RW][64] MCPB Channel x Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH31_DMA_BUFF_END_ADDR     ,0x02298c20) /* [RW][64] MCPB Channel x Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH31_DMA_BUFF_CURR_RD_ADDR ,0x02298c28) /* [RW][64] MCPB Channel x Current Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH31_DMA_BUFF_WR_ADDR      ,0x02298c30) /* [RW][64] MCPB Channel x Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH31_DMA_DESC_SLOT0_CURR_DESC_ADDR ,0x02298c68) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH31_DMA_DESC_SLOT0_CURR_DATA_ADDR ,0x02298c70) /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH31_DMA_DESC_SLOT1_CURR_DESC_ADDR ,0x02298c98) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH31_DMA_DESC_SLOT1_CURR_DATA_ADDR ,0x02298ca0) /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH31_DMA_RETRANS_BUFF_BASE_ADDR ,0x02298cb8) /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH31_DMA_RETRANS_BUFF_END_ADDR ,0x02298cc0) /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH31_DMA_RETRANS_BUFF_CURR_RD_ADDR ,0x02298cc8) /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH31_DMA_RETRANS_BUFF_WR_ADDR ,0x02298cd0) /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH31_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR ,0x02298cd8) /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH31_DCPM_DESC_ADDR        ,0x02298e00) /* [RW][64] MCPB Channel x DCPM descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH31_DCPM_DESC_DONE_INT_ADDR ,0x02298e08) /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH31_DCPM_PA1_DATA_ADDR    ,0x02298e28) /* [RW][64] MCPB Channel x DCPM PA1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH31_DCPM_PA2_DATA_ADDR    ,0x02298e30) /* [RW][64] MCPB Channel x DCPM PA2 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH31_DCPM_DATA_ADDR        ,0x02298e38) /* [RW][64] MCPB Channel x DCPM data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH31_DCPM_CURR_DESC_ADDR   ,0x02298e40) /* [RW][64] MCPB Channel x DCPM current descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH31_DCPM_RETRANS_DATA_ADDR ,0x02298e48) /* [RW][64] MCPB Channel x DCPM retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH31_DCPM_DESC_ADDR_SLOT_0 ,0x02298e58) /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH31_DCPM_DATA_ADDR_SLOT_0 ,0x02298e60) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH31_DCPM_RETRANS_DATA_ADDR_SLOT_0 ,0x02298e68) /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH31_DCPM_DESC_ADDR_SLOT_1 ,0x02298e70) /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH31_DCPM_DATA_ADDR_SLOT_1 ,0x02298e78) /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_MCPB_CH31_DCPM_RETRANS_DATA_ADDR_SLOT_1 ,0x02298e80) /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
BCHP_REGISTER_64BIT(BCHP_XPT_SECURE_BUS_IF_XPT_CHECKER_ADDRESS ,0x022fb028) /* [RO][64] Checker Invalid Address */
BCHP_REGISTER_64BIT(BCHP_XPT_SECURE_BUS_IF_MEMDMA_CHECKER_ADDRESS ,0x022fb038) /* [RO][64] Checker Invalid Address */
BCHP_REGISTER_64BIT(BCHP_XPT_SECURE_BUS_IF_SECURITY_REGION1_START_ADDR ,0x022fb050) /* [CFG][64] Security region1 lower boundary address */
BCHP_REGISTER_64BIT(BCHP_XPT_SECURE_BUS_IF_SECURITY_REGION1_END_ADDR ,0x022fb058) /* [CFG][64] Security region1 upper boundary address */
BCHP_REGISTER_64BIT(BCHP_XPT_SECURE_BUS_IF_SECURITY_REGION2_START_ADDR ,0x022fb060) /* [CFG][64] Security region2 lower boundary address */
BCHP_REGISTER_64BIT(BCHP_XPT_SECURE_BUS_IF_SECURITY_REGION2_END_ADDR ,0x022fb068) /* [CFG][64] Security region2 upper boundary address */
BCHP_REGISTER_64BIT(BCHP_XPT_SECURE_BUS_IF_SECURITY_REGION3_START_ADDR ,0x022fb070) /* [CFG][64] Security region3 lower boundary address */
BCHP_REGISTER_64BIT(BCHP_XPT_SECURE_BUS_IF_SECURITY_REGION3_END_ADDR ,0x022fb078) /* [CFG][64] Security region3 upper boundary address */
BCHP_REGISTER_64BIT(BCHP_XPT_SECURE_BUS_IF_SECURITY_REGION4_START_ADDR ,0x022fb080) /* [CFG][64] Security region4 lower boundary address */
BCHP_REGISTER_64BIT(BCHP_XPT_SECURE_BUS_IF_SECURITY_REGION4_END_ADDR ,0x022fb088) /* [CFG][64] Security region4 upper boundary address */
BCHP_REGISTER_64BIT(BCHP_XPT_SECURE_BUS_IF_SECURITY_REGION5_START_ADDR ,0x022fb090) /* [CFG][64] Security region5 lower boundary address */
BCHP_REGISTER_64BIT(BCHP_XPT_SECURE_BUS_IF_SECURITY_REGION5_END_ADDR ,0x022fb098) /* [CFG][64] Security region5 upper boundary address */
BCHP_REGISTER_64BIT(BCHP_XPT_SECURE_BUS_IF_SECURITY_REGION6_START_ADDR ,0x022fb0a0) /* [CFG][64] Security region6 lower boundary address */
BCHP_REGISTER_64BIT(BCHP_XPT_SECURE_BUS_IF_SECURITY_REGION6_END_ADDR ,0x022fb0a8) /* [CFG][64] Security region6 upper boundary address */
BCHP_REGISTER_64BIT(BCHP_XPT_SECURE_BUS_IF_SECURITY_REGION7_START_ADDR ,0x022fb0b0) /* [CFG][64] Security region7 lower boundary address */
BCHP_REGISTER_64BIT(BCHP_XPT_SECURE_BUS_IF_SECURITY_REGION7_END_ADDR ,0x022fb0b8) /* [CFG][64] Security region7 upper boundary address */

/* End of File */
