// Seed: 1403708157
module module_0 (
    output uwire id_0,
    input wand id_1,
    input wor id_2,
    input supply1 id_3,
    input supply0 id_4,
    output wand id_5,
    input wire id_6,
    input supply0 id_7,
    output tri0 id_8,
    input wand id_9,
    output wire id_10,
    input uwire id_11,
    output uwire id_12,
    input supply0 id_13,
    input wire id_14,
    input tri0 id_15,
    input wand id_16,
    input wand id_17,
    output tri1 id_18,
    output uwire id_19,
    input tri0 id_20,
    input wor id_21,
    input tri0 id_22,
    output uwire id_23,
    output tri0 id_24,
    input wand id_25
);
  tri id_27 = 1;
endmodule
module module_1 (
    input wire id_0,
    input supply1 id_1,
    input supply0 id_2,
    output supply0 id_3,
    input wire id_4,
    input tri1 id_5,
    input supply0 id_6
    , id_14,
    input uwire id_7,
    output supply1 id_8,
    input wand id_9,
    input tri1 id_10,
    input uwire id_11,
    input wire id_12
);
  initial @(posedge 1'h0 or posedge 1'b0);
  module_0 modCall_1 (
      id_8,
      id_10,
      id_6,
      id_9,
      id_5,
      id_8,
      id_6,
      id_5,
      id_3,
      id_2,
      id_8,
      id_2,
      id_3,
      id_1,
      id_11,
      id_4,
      id_6,
      id_1,
      id_3,
      id_3,
      id_0,
      id_12,
      id_10,
      id_8,
      id_8,
      id_11
  );
  assign modCall_1.type_13 = 0;
  integer id_15 = 1;
endmodule
