# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../ALU.v" \
"../../../../ALU_Control.v" \
"../../../../Branch_Unit.v" \
"../../../../Execute_Stage.v" \
"../../../../Forwarding_Unit.v" \
"../../../../ExecuteStage_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
