Flow report for sm_clock
Wed Jul 10 21:53:45 2013
Quartus II Version 10.1 Build 153 11/29/2010 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Flow Summary                                                                   ;
+------------------------------------+-------------------------------------------+
; Flow Status                        ; Successful - Wed Jul 10 21:53:42 2013     ;
; Quartus II Version                 ; 10.1 Build 153 11/29/2010 SJ Full Version ;
; Revision Name                      ; sm_clock                                  ;
; Top-level Entity Name              ; clock                                     ;
; Family                             ; Cyclone II                                ;
; Device                             ; EP2C5T144C8                               ;
; Timing Models                      ; Final                                     ;
; Total logic elements               ; 134 / 4,608 ( 3 % )                       ;
;     Total combinational functions  ; 130 / 4,608 ( 3 % )                       ;
;     Dedicated logic registers      ; 76 / 4,608 ( 2 % )                        ;
; Total registers                    ; 76                                        ;
; Total pins                         ; 19 / 89 ( 21 % )                          ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 0 / 119,808 ( 0 % )                       ;
; Embedded Multiplier 9-bit elements ; 0 / 26 ( 0 % )                            ;
; Total PLLs                         ; 0 / 2 ( 0 % )                             ;
+------------------------------------+-------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 07/10/2013 21:53:32 ;
; Main task         ; Compilation         ;
; Revision Name     ; sm_clock            ;
+-------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                                                                                                               ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-------------+-----------------------------------+
; Assignment Name                             ; Value                                                                                                                ; Default Value                                           ; Entity Name ; Section Id                        ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-------------+-----------------------------------+
; COMPILER_SIGNATURE_ID                       ; 131208937013.137346441101980                                                                                         ; --                                                      ; --          ; --                                ;
; EDA_ENABLE_GLITCH_FILTERING                 ; Off                                                                                                                  ; --                                                      ; --          ; eda_simulation                    ;
; EDA_FLATTEN_BUSES                           ; Off                                                                                                                  ; --                                                      ; --          ; eda_palace                        ;
; EDA_FLATTEN_BUSES                           ; Off                                                                                                                  ; --                                                      ; --          ; eda_timing_analysis               ;
; EDA_FLATTEN_BUSES                           ; Off                                                                                                                  ; --                                                      ; --          ; eda_formal_verification           ;
; EDA_FLATTEN_BUSES                           ; Off                                                                                                                  ; --                                                      ; --          ; eda_board_design_timing           ;
; EDA_FLATTEN_BUSES                           ; Off                                                                                                                  ; --                                                      ; --          ; eda_board_design_symbol           ;
; EDA_FLATTEN_BUSES                           ; Off                                                                                                                  ; --                                                      ; --          ; eda_board_design_signal_integrity ;
; EDA_GENERATE_FUNCTIONAL_NETLIST             ; Off                                                                                                                  ; --                                                      ; --          ; eda_palace                        ;
; EDA_GENERATE_FUNCTIONAL_NETLIST             ; Off                                                                                                                  ; --                                                      ; --          ; eda_timing_analysis               ;
; EDA_GENERATE_FUNCTIONAL_NETLIST             ; Off                                                                                                                  ; --                                                      ; --          ; eda_formal_verification           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST             ; Off                                                                                                                  ; --                                                      ; --          ; eda_board_design_timing           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST             ; Off                                                                                                                  ; --                                                      ; --          ; eda_board_design_symbol           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST             ; Off                                                                                                                  ; --                                                      ; --          ; eda_board_design_signal_integrity ;
; EDA_IBIS_MODEL_SELECTOR                     ; Off                                                                                                                  ; --                                                      ; --          ; eda_board_design_signal_integrity ;
; EDA_INCLUDE_VHDL_CONFIGURATION_DECLARATION  ; Off                                                                                                                  ; --                                                      ; --          ; eda_palace                        ;
; EDA_INCLUDE_VHDL_CONFIGURATION_DECLARATION  ; Off                                                                                                                  ; --                                                      ; --          ; eda_simulation                    ;
; EDA_INCLUDE_VHDL_CONFIGURATION_DECLARATION  ; Off                                                                                                                  ; --                                                      ; --          ; eda_timing_analysis               ;
; EDA_INCLUDE_VHDL_CONFIGURATION_DECLARATION  ; Off                                                                                                                  ; --                                                      ; --          ; eda_formal_verification           ;
; EDA_INCLUDE_VHDL_CONFIGURATION_DECLARATION  ; Off                                                                                                                  ; --                                                      ; --          ; eda_board_design_timing           ;
; EDA_INCLUDE_VHDL_CONFIGURATION_DECLARATION  ; Off                                                                                                                  ; --                                                      ; --          ; eda_board_design_symbol           ;
; EDA_INCLUDE_VHDL_CONFIGURATION_DECLARATION  ; Off                                                                                                                  ; --                                                      ; --          ; eda_board_design_signal_integrity ;
; EDA_INPUT_GND_NAME                          ; Gnd                                                                                                                  ; --                                                      ; --          ; eda_design_synthesis              ;
; EDA_INPUT_VCC_NAME                          ; Vcc                                                                                                                  ; --                                                      ; --          ; eda_design_synthesis              ;
; EDA_LAUNCH_CMD_LINE_TOOL                    ; Off                                                                                                                  ; --                                                      ; --          ; eda_timing_analysis               ;
; EDA_MAINTAIN_DESIGN_HIERARCHY               ; Off                                                                                                                  ; --                                                      ; --          ; eda_palace                        ;
; EDA_MAINTAIN_DESIGN_HIERARCHY               ; Off                                                                                                                  ; --                                                      ; --          ; eda_timing_analysis               ;
; EDA_MAINTAIN_DESIGN_HIERARCHY               ; Off                                                                                                                  ; --                                                      ; --          ; eda_formal_verification           ;
; EDA_MAINTAIN_DESIGN_HIERARCHY               ; Off                                                                                                                  ; --                                                      ; --          ; eda_board_design_timing           ;
; EDA_MAINTAIN_DESIGN_HIERARCHY               ; Off                                                                                                                  ; --                                                      ; --          ; eda_board_design_symbol           ;
; EDA_MAINTAIN_DESIGN_HIERARCHY               ; Off                                                                                                                  ; --                                                      ; --          ; eda_board_design_signal_integrity ;
; EDA_MAP_ILLEGAL_CHARACTERS                  ; Off                                                                                                                  ; --                                                      ; --          ; eda_palace                        ;
; EDA_MAP_ILLEGAL_CHARACTERS                  ; Off                                                                                                                  ; --                                                      ; --          ; eda_simulation                    ;
; EDA_MAP_ILLEGAL_CHARACTERS                  ; Off                                                                                                                  ; --                                                      ; --          ; eda_timing_analysis               ;
; EDA_MAP_ILLEGAL_CHARACTERS                  ; Off                                                                                                                  ; --                                                      ; --          ; eda_formal_verification           ;
; EDA_MAP_ILLEGAL_CHARACTERS                  ; Off                                                                                                                  ; --                                                      ; --          ; eda_board_design_timing           ;
; EDA_MAP_ILLEGAL_CHARACTERS                  ; Off                                                                                                                  ; --                                                      ; --          ; eda_board_design_symbol           ;
; EDA_MAP_ILLEGAL_CHARACTERS                  ; Off                                                                                                                  ; --                                                      ; --          ; eda_board_design_signal_integrity ;
; EDA_OUTPUT_DATA_FORMAT                      ; None                                                                                                                 ; --                                                      ; --          ; eda_palace                        ;
; EDA_OUTPUT_DATA_FORMAT                      ; None                                                                                                                 ; --                                                      ; --          ; eda_simulation                    ;
; EDA_OUTPUT_DATA_FORMAT                      ; None                                                                                                                 ; --                                                      ; --          ; eda_timing_analysis               ;
; EDA_OUTPUT_DATA_FORMAT                      ; None                                                                                                                 ; --                                                      ; --          ; eda_formal_verification           ;
; EDA_OUTPUT_DATA_FORMAT                      ; None                                                                                                                 ; --                                                      ; --          ; eda_board_design_timing           ;
; EDA_OUTPUT_DATA_FORMAT                      ; None                                                                                                                 ; --                                                      ; --          ; eda_board_design_symbol           ;
; EDA_OUTPUT_DATA_FORMAT                      ; None                                                                                                                 ; --                                                      ; --          ; eda_board_design_signal_integrity ;
; EDA_RUN_TOOL_AUTOMATICALLY                  ; Off                                                                                                                  ; --                                                      ; --          ; eda_palace                        ;
; EDA_RUN_TOOL_AUTOMATICALLY                  ; Off                                                                                                                  ; --                                                      ; --          ; eda_design_synthesis              ;
; EDA_RUN_TOOL_AUTOMATICALLY                  ; Off                                                                                                                  ; --                                                      ; --          ; eda_simulation                    ;
; EDA_RUN_TOOL_AUTOMATICALLY                  ; Off                                                                                                                  ; --                                                      ; --          ; eda_timing_analysis               ;
; EDA_RUN_TOOL_AUTOMATICALLY                  ; Off                                                                                                                  ; --                                                      ; --          ; eda_formal_verification           ;
; EDA_RUN_TOOL_AUTOMATICALLY                  ; Off                                                                                                                  ; --                                                      ; --          ; eda_board_design_timing           ;
; EDA_RUN_TOOL_AUTOMATICALLY                  ; Off                                                                                                                  ; --                                                      ; --          ; eda_board_design_symbol           ;
; EDA_RUN_TOOL_AUTOMATICALLY                  ; Off                                                                                                                  ; --                                                      ; --          ; eda_board_design_signal_integrity ;
; EDA_SHOW_LMF_MAPPING_MESSAGES               ; Off                                                                                                                  ; --                                                      ; --          ; eda_design_synthesis              ;
; EDA_TRUNCATE_LONG_HIERARCHY_PATHS           ; Off                                                                                                                  ; --                                                      ; --          ; eda_palace                        ;
; EDA_TRUNCATE_LONG_HIERARCHY_PATHS           ; Off                                                                                                                  ; --                                                      ; --          ; eda_timing_analysis               ;
; EDA_TRUNCATE_LONG_HIERARCHY_PATHS           ; Off                                                                                                                  ; --                                                      ; --          ; eda_formal_verification           ;
; EDA_TRUNCATE_LONG_HIERARCHY_PATHS           ; Off                                                                                                                  ; --                                                      ; --          ; eda_board_design_timing           ;
; EDA_TRUNCATE_LONG_HIERARCHY_PATHS           ; Off                                                                                                                  ; --                                                      ; --          ; eda_board_design_symbol           ;
; EDA_TRUNCATE_LONG_HIERARCHY_PATHS           ; Off                                                                                                                  ; --                                                      ; --          ; eda_board_design_signal_integrity ;
; EDA_WRITE_DEVICE_CONTROL_PORTS              ; Off                                                                                                                  ; --                                                      ; --          ; eda_palace                        ;
; EDA_WRITE_DEVICE_CONTROL_PORTS              ; Off                                                                                                                  ; --                                                      ; --          ; eda_timing_analysis               ;
; EDA_WRITE_DEVICE_CONTROL_PORTS              ; Off                                                                                                                  ; --                                                      ; --          ; eda_formal_verification           ;
; EDA_WRITE_DEVICE_CONTROL_PORTS              ; Off                                                                                                                  ; --                                                      ; --          ; eda_board_design_timing           ;
; EDA_WRITE_DEVICE_CONTROL_PORTS              ; Off                                                                                                                  ; --                                                      ; --          ; eda_board_design_symbol           ;
; EDA_WRITE_DEVICE_CONTROL_PORTS              ; Off                                                                                                                  ; --                                                      ; --          ; eda_board_design_signal_integrity ;
; EDA_WRITE_NODES_FOR_POWER_ESTIMATION        ; Off                                                                                                                  ; --                                                      ; --          ; eda_simulation                    ;
; FIT_ATTEMPTS_TO_SKIP                        ; 0                                                                                                                    ; 0.0                                                     ; --          ; --                                ;
; HUB_INSTANCE_NAME                           ; sld_hub_inst                                                                                                         ; auto_hub                                                ; --          ; --                                ;
; MAX_CORE_JUNCTION_TEMP                      ; 85                                                                                                                   ; --                                                      ; --          ; --                                ;
; MIN_CORE_JUNCTION_TEMP                      ; 0                                                                                                                    ; --                                                      ; --          ; --                                ;
; MISC_FILE                                   ; E:/guangpan/FPGA-NIOS开发板资料/软件部分/EP2C5-8NIOS开发板资料/EP2C8/EP2C8接口板程序/EP2C8_PER_sm_clock/sm_clock.dpf ; --                                                      ; --          ; --                                ;
; MISC_FILE                                   ; G:/CPLD_160_Vrlog/Verlog 没有调试/时钟_clock/sm_clock.dpf                                                            ; --                                                      ; --          ; --                                ;
; MISC_FILE                                   ; E:/A-C8V4整理的Verilog程序/实验二十：利用语言实现时钟数码管显示/sm_clock.dpf                                         ; --                                                      ; --          ; --                                ;
; MISC_FILE                                   ; E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/22实验二十二：利用语言实现时钟数码管显示/sm_clock.dpf                       ; --                                                      ; --          ; --                                ;
; MISC_FILE                                   ; D:/C-M240/Verilog-Examples/22实验二十二：时钟数码管显示/sm_clock.dpf                                                 ; --                                                      ; --          ; --                                ;
; NUM_PARALLEL_PROCESSORS                     ; 1                                                                                                                    ; --                                                      ; --          ; --                                ;
; PARTITION_COLOR                             ; 2147039                                                                                                              ; --                                                      ; clock       ; Top                               ;
; PARTITION_FITTER_PRESERVATION_LEVEL         ; PLACEMENT_AND_ROUTING                                                                                                ; --                                                      ; clock       ; Top                               ;
; PARTITION_IMPORT_ASSIGNMENTS                ; On                                                                                                                   ; --                                                      ; clock       ; Top                               ;
; PARTITION_IMPORT_EXISTING_ASSIGNMENTS       ; REPLACE_CONFLICTING                                                                                                  ; --                                                      ; clock       ; Top                               ;
; PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS ; REPLACE_CONFLICTING                                                                                                  ; --                                                      ; clock       ; Top                               ;
; PARTITION_IMPORT_PIN_ASSIGNMENTS            ; On                                                                                                                   ; --                                                      ; clock       ; Top                               ;
; PARTITION_IMPORT_PROMOTE_ASSIGNMENTS        ; On                                                                                                                   ; --                                                      ; clock       ; Top                               ;
; PARTITION_NETLIST_TYPE                      ; SOURCE                                                                                                               ; --                                                      ; clock       ; Top                               ;
; POWER_EXT_SUPPLY_VOLTAGE_TO_REGULATOR       ; 3.3V                                                                                                                 ; --                                                      ; --          ; --                                ;
; PROGRAMMABLE_POWER_TECHNOLOGY_SETTING       ; Automatic                                                                                                            ; Force All Tiles with Failing Timing Paths to High Speed ; --          ; --                                ;
; RESYNTHESIS_OPTIMIZATION_EFFORT             ; Normal                                                                                                               ; --                                                      ; --          ; eda_palace                        ;
; RESYNTHESIS_PHYSICAL_SYNTHESIS              ; Normal                                                                                                               ; --                                                      ; --          ; eda_palace                        ;
; RESYNTHESIS_RETIMING                        ; Full                                                                                                                 ; --                                                      ; --          ; eda_palace                        ;
; TOP_LEVEL_ENTITY                            ; clock                                                                                                                ; sm_clock                                                ; --          ; --                                ;
; USE_GENERATED_PHYSICAL_CONSTRAINTS          ; Off                                                                                                                  ; --                                                      ; --          ; eda_palace                        ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:02     ; 1.0                     ; 211 MB              ; 00:00:02                           ;
; Fitter                    ; 00:00:05     ; 1.0                     ; 255 MB              ; 00:00:04                           ;
; Assembler                 ; 00:00:02     ; 1.0                     ; 197 MB              ; 00:00:01                           ;
; TimeQuest Timing Analyzer ; 00:00:02     ; 1.0                     ; 188 MB              ; 00:00:02                           ;
; Total                     ; 00:00:11     ; --                      ; --                  ; 00:00:09                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+-----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                         ;
+---------------------------+------------------+------------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+---------------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis      ; 20130710-1216    ; Windows XP ; 5.1        ; i1586          ;
; Fitter                    ; 20130710-1216    ; Windows XP ; 5.1        ; i1586          ;
; Assembler                 ; 20130710-1216    ; Windows XP ; 5.1        ; i1586          ;
; TimeQuest Timing Analyzer ; 20130710-1216    ; Windows XP ; 5.1        ; i1586          ;
+---------------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off sm_clock -c sm_clock
quartus_fit --read_settings_files=off --write_settings_files=off sm_clock -c sm_clock
quartus_asm --read_settings_files=off --write_settings_files=off sm_clock -c sm_clock
quartus_sta sm_clock -c sm_clock



