Analysis & Synthesis report for vga_snake
Sat Dec 08 00:51:38 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |vga_snake|fun_snake:snake_inst1|prev_dir
 12. State Machine - |vga_snake|fun_snake:snake_inst1|direction
 13. State Machine - |vga_snake|snake:snake_inst|prev_dir
 14. State Machine - |vga_snake|snake:snake_inst|direction
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for snake:snake_inst|snake_ram:snake_ram_inst|altsyncram:altsyncram_component|altsyncram_nou1:auto_generated
 20. Source assignments for fun_snake:snake_inst1|snake_ram:snake_ram_inst|altsyncram:altsyncram_component|altsyncram_nou1:auto_generated
 21. Parameter Settings for User Entity Instance: snake:snake_inst|snake_ram:snake_ram_inst|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: fun_snake:snake_inst1|snake_ram:snake_ram_inst|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: vga_sync:vga_sync_int
 24. Parameter Settings for User Entity Instance: vga_sync:vga_sync_int|video_pll:video_pll_inst|video_pll_0002:video_pll_inst|altera_pll:altera_pll_i
 25. altsyncram Parameter Settings by Entity Instance
 26. Port Connectivity Checks: "vga_sync:vga_sync_int|video_pll:video_pll_inst"
 27. Post-Synthesis Netlist Statistics for Top Partition
 28. Elapsed Time Per Partition
 29. Analysis & Synthesis Messages
 30. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Dec 08 00:51:38 2018       ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                   ; vga_snake                                   ;
; Top-level Entity Name           ; vga_snake                                   ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 240                                         ;
; Total pins                      ; 35                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 614,400                                     ;
; Total DSP Blocks                ; 1                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; vga_snake          ; vga_snake          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+-----------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library   ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+-----------+
; fun_snake.v                      ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/fun_snake.v                    ;           ;
; video_pll.v                      ; yes             ; User Wizard-Generated File   ; C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/video_pll.v                    ; video_pll ;
; video_pll/video_pll_0002.v       ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/video_pll/video_pll_0002.v     ; video_pll ;
; vga_sync.v                       ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/vga_sync.v                     ;           ;
; vga_snake.v                      ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/vga_snake.v                    ;           ;
; snake.v                          ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/snake.v                        ;           ;
; snake_ram.v                      ; yes             ; User Wizard-Generated File   ; C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/snake_ram.v                    ;           ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf        ;           ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;           ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc           ;           ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc        ;           ;
; aglobal180.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc        ;           ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;           ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.inc            ;           ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altram.inc            ;           ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc          ;           ;
; db/altsyncram_nou1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/db/altsyncram_nou1.tdf         ;           ;
; db/decode_3na.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/db/decode_3na.tdf              ;           ;
; db/decode_s2a.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/db/decode_s2a.tdf              ;           ;
; db/mux_chb.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/db/mux_chb.tdf                 ;           ;
; altera_pll.v                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v          ;           ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                       ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                               ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 871                                                                                                                 ;
;                                             ;                                                                                                                     ;
; Combinational ALUT usage for logic          ; 1406                                                                                                                ;
;     -- 7 input functions                    ; 16                                                                                                                  ;
;     -- 6 input functions                    ; 312                                                                                                                 ;
;     -- 5 input functions                    ; 223                                                                                                                 ;
;     -- 4 input functions                    ; 119                                                                                                                 ;
;     -- <=3 input functions                  ; 736                                                                                                                 ;
;                                             ;                                                                                                                     ;
; Dedicated logic registers                   ; 240                                                                                                                 ;
;                                             ;                                                                                                                     ;
; I/O pins                                    ; 35                                                                                                                  ;
; Total MLAB memory bits                      ; 0                                                                                                                   ;
; Total block memory bits                     ; 614400                                                                                                              ;
;                                             ;                                                                                                                     ;
; Total DSP Blocks                            ; 1                                                                                                                   ;
;                                             ;                                                                                                                     ;
; Total PLLs                                  ; 1                                                                                                                   ;
;     -- PLLs                                 ; 1                                                                                                                   ;
;                                             ;                                                                                                                     ;
; Maximum fan-out node                        ; vga_sync:vga_sync_int|video_pll:video_pll_inst|video_pll_0002:video_pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 199                                                                                                                 ;
; Total fan-out                               ; 8254                                                                                                                ;
; Average fan-out                             ; 4.60                                                                                                                ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                               ; Entity Name     ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |vga_snake                                   ; 1406 (1)            ; 240 (0)                   ; 614400            ; 1          ; 35   ; 0            ; |vga_snake                                                                                                                                        ; vga_snake       ; work         ;
;    |fun_snake:snake_inst1|                   ; 665 (562)           ; 95 (89)                   ; 307200            ; 1          ; 0    ; 0            ; |vga_snake|fun_snake:snake_inst1                                                                                                                  ; fun_snake       ; work         ;
;       |snake_ram:snake_ram_inst|             ; 103 (0)             ; 6 (0)                     ; 307200            ; 0          ; 0    ; 0            ; |vga_snake|fun_snake:snake_inst1|snake_ram:snake_ram_inst                                                                                         ; snake_ram       ; work         ;
;          |altsyncram:altsyncram_component|   ; 103 (0)             ; 6 (0)                     ; 307200            ; 0          ; 0    ; 0            ; |vga_snake|fun_snake:snake_inst1|snake_ram:snake_ram_inst|altsyncram:altsyncram_component                                                         ; altsyncram      ; work         ;
;             |altsyncram_nou1:auto_generated| ; 103 (0)             ; 6 (6)                     ; 307200            ; 0          ; 0    ; 0            ; |vga_snake|fun_snake:snake_inst1|snake_ram:snake_ram_inst|altsyncram:altsyncram_component|altsyncram_nou1:auto_generated                          ; altsyncram_nou1 ; work         ;
;                |decode_3na:decode2|          ; 46 (46)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_snake|fun_snake:snake_inst1|snake_ram:snake_ram_inst|altsyncram:altsyncram_component|altsyncram_nou1:auto_generated|decode_3na:decode2       ; decode_3na      ; work         ;
;                |decode_s2a:rden_decode_b|    ; 45 (45)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_snake|fun_snake:snake_inst1|snake_ram:snake_ram_inst|altsyncram:altsyncram_component|altsyncram_nou1:auto_generated|decode_s2a:rden_decode_b ; decode_s2a      ; work         ;
;                |mux_chb:mux3|                ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_snake|fun_snake:snake_inst1|snake_ram:snake_ram_inst|altsyncram:altsyncram_component|altsyncram_nou1:auto_generated|mux_chb:mux3             ; mux_chb         ; work         ;
;    |snake:snake_inst|                        ; 691 (591)           ; 97 (91)                   ; 307200            ; 0          ; 0    ; 0            ; |vga_snake|snake:snake_inst                                                                                                                       ; snake           ; work         ;
;       |snake_ram:snake_ram_inst|             ; 100 (0)             ; 6 (0)                     ; 307200            ; 0          ; 0    ; 0            ; |vga_snake|snake:snake_inst|snake_ram:snake_ram_inst                                                                                              ; snake_ram       ; work         ;
;          |altsyncram:altsyncram_component|   ; 100 (0)             ; 6 (0)                     ; 307200            ; 0          ; 0    ; 0            ; |vga_snake|snake:snake_inst|snake_ram:snake_ram_inst|altsyncram:altsyncram_component                                                              ; altsyncram      ; work         ;
;             |altsyncram_nou1:auto_generated| ; 100 (0)             ; 6 (6)                     ; 307200            ; 0          ; 0    ; 0            ; |vga_snake|snake:snake_inst|snake_ram:snake_ram_inst|altsyncram:altsyncram_component|altsyncram_nou1:auto_generated                               ; altsyncram_nou1 ; work         ;
;                |decode_3na:decode2|          ; 46 (46)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_snake|snake:snake_inst|snake_ram:snake_ram_inst|altsyncram:altsyncram_component|altsyncram_nou1:auto_generated|decode_3na:decode2            ; decode_3na      ; work         ;
;                |decode_s2a:rden_decode_b|    ; 42 (42)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_snake|snake:snake_inst|snake_ram:snake_ram_inst|altsyncram:altsyncram_component|altsyncram_nou1:auto_generated|decode_s2a:rden_decode_b      ; decode_s2a      ; work         ;
;                |mux_chb:mux3|                ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_snake|snake:snake_inst|snake_ram:snake_ram_inst|altsyncram:altsyncram_component|altsyncram_nou1:auto_generated|mux_chb:mux3                  ; mux_chb         ; work         ;
;    |vga_sync:vga_sync_int|                   ; 49 (49)             ; 48 (48)                   ; 0                 ; 0          ; 0    ; 0            ; |vga_snake|vga_sync:vga_sync_int                                                                                                                  ; vga_sync        ; work         ;
;       |video_pll:video_pll_inst|             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_snake|vga_sync:vga_sync_int|video_pll:video_pll_inst                                                                                         ; video_pll       ; video_pll    ;
;          |video_pll_0002:video_pll_inst|     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_snake|vga_sync:vga_sync_int|video_pll:video_pll_inst|video_pll_0002:video_pll_inst                                                           ; video_pll_0002  ; video_pll    ;
;             |altera_pll:altera_pll_i|        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_snake|vga_sync:vga_sync_int|video_pll:video_pll_inst|video_pll_0002:video_pll_inst|altera_pll:altera_pll_i                                   ; altera_pll      ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; fun_snake:snake_inst1|snake_ram:snake_ram_inst|altsyncram:altsyncram_component|altsyncram_nou1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 307200       ; 1            ; 307200       ; 1            ; 307200 ; None ;
; snake:snake_inst|snake_ram:snake_ram_inst|altsyncram:altsyncram_component|altsyncram_nou1:auto_generated|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; 307200       ; 1            ; 307200       ; 1            ; 307200 ; None ;
+--------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 1           ;
; Total number of DSP blocks      ; 1           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 1           ;
; Fixed Point Dedicated Pre-Adder ; 1           ;
+---------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                       ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------+-----------------+
; Altera ; RAM: 2-PORT  ; 18.0    ; N/A          ; N/A          ; |vga_snake|snake:snake_inst|snake_ram:snake_ram_inst      ; snake_ram.v     ;
; Altera ; RAM: 2-PORT  ; 18.0    ; N/A          ; N/A          ; |vga_snake|fun_snake:snake_inst1|snake_ram:snake_ram_inst ; snake_ram.v     ;
; Altera ; altera_pll   ; 18.1    ; N/A          ; N/A          ; |vga_snake|vga_sync:vga_sync_int|video_pll:video_pll_inst ; video_pll.v     ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |vga_snake|fun_snake:snake_inst1|prev_dir           ;
+-------------+-------------+-------------+-------------+-------------+
; Name        ; prev_dir.00 ; prev_dir.10 ; prev_dir.01 ; prev_dir.11 ;
+-------------+-------------+-------------+-------------+-------------+
; prev_dir.11 ; 0           ; 0           ; 0           ; 0           ;
; prev_dir.01 ; 0           ; 0           ; 1           ; 1           ;
; prev_dir.10 ; 0           ; 1           ; 0           ; 1           ;
; prev_dir.00 ; 1           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |vga_snake|fun_snake:snake_inst1|direction               ;
+--------------+--------------+--------------+--------------+--------------+
; Name         ; direction.00 ; direction.10 ; direction.01 ; direction.11 ;
+--------------+--------------+--------------+--------------+--------------+
; direction.11 ; 0            ; 0            ; 0            ; 0            ;
; direction.01 ; 0            ; 0            ; 1            ; 1            ;
; direction.10 ; 0            ; 1            ; 0            ; 1            ;
; direction.00 ; 1            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |vga_snake|snake:snake_inst|prev_dir                ;
+-------------+-------------+-------------+-------------+-------------+
; Name        ; prev_dir.00 ; prev_dir.10 ; prev_dir.01 ; prev_dir.11 ;
+-------------+-------------+-------------+-------------+-------------+
; prev_dir.11 ; 0           ; 0           ; 0           ; 0           ;
; prev_dir.01 ; 0           ; 0           ; 1           ; 1           ;
; prev_dir.10 ; 0           ; 1           ; 0           ; 1           ;
; prev_dir.00 ; 1           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |vga_snake|snake:snake_inst|direction                    ;
+--------------+--------------+--------------+--------------+--------------+
; Name         ; direction.00 ; direction.10 ; direction.01 ; direction.11 ;
+--------------+--------------+--------------+--------------+--------------+
; direction.11 ; 0            ; 0            ; 0            ; 0            ;
; direction.01 ; 0            ; 0            ; 1            ; 1            ;
; direction.10 ; 0            ; 1            ; 0            ; 1            ;
; direction.00 ; 1            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+


+--------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                               ;
+--------------------------------------------+-----------------------------------------------------+
; Register name                              ; Reason for Removal                                  ;
+--------------------------------------------+-----------------------------------------------------+
; snake:snake_inst|rnd_col[9]                ; Merged with fun_snake:snake_inst1|rnd_col[9]        ;
; snake:snake_inst|rnd_col[8]                ; Merged with fun_snake:snake_inst1|rnd_col[8]        ;
; snake:snake_inst|rnd_col[7]                ; Merged with fun_snake:snake_inst1|rnd_col[7]        ;
; snake:snake_inst|rnd_col[6]                ; Merged with fun_snake:snake_inst1|rnd_col[6]        ;
; snake:snake_inst|rnd_col[5]                ; Merged with fun_snake:snake_inst1|rnd_col[5]        ;
; snake:snake_inst|rnd_col[4]                ; Merged with fun_snake:snake_inst1|rnd_col[4]        ;
; snake:snake_inst|rnd_col[3]                ; Merged with fun_snake:snake_inst1|rnd_col[3]        ;
; snake:snake_inst|rnd_col[2]                ; Merged with fun_snake:snake_inst1|rnd_col[2]        ;
; snake:snake_inst|rnd_col[1]                ; Merged with fun_snake:snake_inst1|rnd_col[1]        ;
; snake:snake_inst|rnd_col[0]                ; Merged with fun_snake:snake_inst1|rnd_col[0]        ;
; snake:snake_inst|rnd_row[8]                ; Merged with fun_snake:snake_inst1|rnd_row[8]        ;
; snake:snake_inst|rnd_row[7]                ; Merged with fun_snake:snake_inst1|rnd_row[7]        ;
; snake:snake_inst|rnd_row[6]                ; Merged with fun_snake:snake_inst1|rnd_row[6]        ;
; snake:snake_inst|rnd_row[5]                ; Merged with fun_snake:snake_inst1|rnd_row[5]        ;
; snake:snake_inst|rnd_row[4]                ; Merged with fun_snake:snake_inst1|rnd_row[4]        ;
; snake:snake_inst|rnd_row[3]                ; Merged with fun_snake:snake_inst1|rnd_row[3]        ;
; snake:snake_inst|rnd_row[2]                ; Merged with fun_snake:snake_inst1|rnd_row[2]        ;
; snake:snake_inst|rnd_row[1]                ; Merged with fun_snake:snake_inst1|rnd_row[1]        ;
; snake:snake_inst|rnd_row[0]                ; Merged with fun_snake:snake_inst1|rnd_row[0]        ;
; fun_snake:snake_inst1|snake_x_motion[2..9] ; Merged with fun_snake:snake_inst1|snake_x_motion[1] ;
; fun_snake:snake_inst1|snake_y_motion[2..8] ; Merged with fun_snake:snake_inst1|snake_y_motion[1] ;
; snake:snake_inst|snake_x_motion[2..9]      ; Merged with snake:snake_inst|snake_x_motion[1]      ;
; snake:snake_inst|snake_y_motion[2..8]      ; Merged with snake:snake_inst|snake_y_motion[1]      ;
; vga_sync:vga_sync_int|pixel_row[9]         ; Stuck at GND due to stuck port data_in              ;
; fun_snake:snake_inst1|prev_dir~6           ; Lost fanout                                         ;
; fun_snake:snake_inst1|prev_dir~7           ; Lost fanout                                         ;
; fun_snake:snake_inst1|direction~6          ; Lost fanout                                         ;
; fun_snake:snake_inst1|direction~7          ; Lost fanout                                         ;
; snake:snake_inst|prev_dir~6                ; Lost fanout                                         ;
; snake:snake_inst|prev_dir~7                ; Lost fanout                                         ;
; snake:snake_inst|direction~6               ; Lost fanout                                         ;
; snake:snake_inst|direction~7               ; Lost fanout                                         ;
; fun_snake:snake_inst1|prev_dir.10          ; Lost fanout                                         ;
; fun_snake:snake_inst1|prev_dir.00          ; Lost fanout                                         ;
; fun_snake:snake_inst1|direction.10         ; Lost fanout                                         ;
; fun_snake:snake_inst1|direction.00         ; Lost fanout                                         ;
; snake:snake_inst|prev_dir.10               ; Lost fanout                                         ;
; snake:snake_inst|prev_dir.00               ; Lost fanout                                         ;
; Total Number of Removed Registers = 64     ;                                                     ;
+--------------------------------------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                    ;
+----------------------------------+--------------------+------------------------------------------------------------------------+
; Register name                    ; Reason for Removal ; Registers Removed due to This Register                                 ;
+----------------------------------+--------------------+------------------------------------------------------------------------+
; fun_snake:snake_inst1|prev_dir~6 ; Lost Fanouts       ; fun_snake:snake_inst1|prev_dir.10, fun_snake:snake_inst1|prev_dir.00,  ;
;                                  ;                    ; fun_snake:snake_inst1|direction.10, fun_snake:snake_inst1|direction.00 ;
; snake:snake_inst|prev_dir~6      ; Lost Fanouts       ; snake:snake_inst|prev_dir.10, snake:snake_inst|prev_dir.00             ;
+----------------------------------+--------------------+------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 240   ;
; Number of registers using Synchronous Clear  ; 99    ;
; Number of registers using Synchronous Load   ; 21    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 156   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |vga_snake|vga_sync:vga_sync_int|v_count[9]        ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |vga_snake|fun_snake:snake_inst1|snake_y_pos[1]    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |vga_snake|fun_snake:snake_inst1|snake_y_pos[6]    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |vga_snake|snake:snake_inst|snake_x_pos[7]         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |vga_snake|snake:snake_inst|snake_x_pos[0]         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |vga_snake|snake:snake_inst|r_pause[6]             ;
; 5:1                ; 12 bits   ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |vga_snake|snake:snake_inst|r_pause[10]            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |vga_snake|fun_snake:snake_inst1|snake_y_motion[0] ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |vga_snake|snake:snake_inst|snake_y_motion[1]      ;
; 10:1               ; 7 bits    ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |vga_snake|snake:snake_inst|wraddress[6]           ;
; 10:1               ; 7 bits    ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |vga_snake|fun_snake:snake_inst1|wraddress[1]      ;
; 13:1               ; 12 bits   ; 96 LEs        ; 72 LEs               ; 24 LEs                 ; Yes        ; |vga_snake|snake:snake_inst|wraddress[15]          ;
; 13:1               ; 12 bits   ; 96 LEs        ; 72 LEs               ; 24 LEs                 ; Yes        ; |vga_snake|fun_snake:snake_inst1|wraddress[8]      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |vga_snake|fun_snake:snake_inst1|prev_dir          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |vga_snake|snake:snake_inst|prev_dir               ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |vga_snake|fun_snake:snake_inst1|direction         ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |vga_snake|snake:snake_inst|direction              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for snake:snake_inst|snake_ram:snake_ram_inst|altsyncram:altsyncram_component|altsyncram_nou1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fun_snake:snake_inst1|snake_ram:snake_ram_inst|altsyncram:altsyncram_component|altsyncram_nou1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: snake:snake_inst|snake_ram:snake_ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                    ;
; WIDTH_A                            ; 1                    ; Signed Integer                                             ;
; WIDTHAD_A                          ; 19                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 307200               ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 1                    ; Signed Integer                                             ;
; WIDTHAD_B                          ; 19                   ; Signed Integer                                             ;
; NUMWORDS_B                         ; 307200               ; Signed Integer                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_nou1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fun_snake:snake_inst1|snake_ram:snake_ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                         ;
; WIDTH_A                            ; 1                    ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 19                   ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 307200               ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                  ;
; WIDTHAD_B                          ; 19                   ; Signed Integer                                                  ;
; NUMWORDS_B                         ; 307200               ; Signed Integer                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_nou1      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_sync:vga_sync_int ;
+-----------------+-------+------------------------------------------+
; Parameter Name  ; Value ; Type                                     ;
+-----------------+-------+------------------------------------------+
; h_pixels_across ; 640   ; Signed Integer                           ;
; h_sync_low      ; 664   ; Signed Integer                           ;
; h_sync_high     ; 760   ; Signed Integer                           ;
; h_end_count     ; 800   ; Signed Integer                           ;
; v_pixels_down   ; 480   ; Signed Integer                           ;
; v_sync_low      ; 491   ; Signed Integer                           ;
; v_sync_high     ; 492   ; Signed Integer                           ;
; v_end_count     ; 525   ; Signed Integer                           ;
+-----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_sync:vga_sync_int|video_pll:video_pll_inst|video_pll_0002:video_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                              ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                            ;
; fractional_vco_multiplier            ; true                   ; String                                                                            ;
; pll_type                             ; General                ; String                                                                            ;
; pll_subtype                          ; General                ; String                                                                            ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                                    ;
; operation_mode                       ; direct                 ; String                                                                            ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                    ;
; data_rate                            ; 0                      ; Signed Integer                                                                    ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                    ;
; output_clock_frequency0              ; 25.175000 MHz          ; String                                                                            ;
; phase_shift0                         ; 0 ps                   ; String                                                                            ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                                            ;
; phase_shift1                         ; 0 ps                   ; String                                                                            ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                            ;
; phase_shift2                         ; 0 ps                   ; String                                                                            ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                            ;
; phase_shift3                         ; 0 ps                   ; String                                                                            ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                            ;
; phase_shift4                         ; 0 ps                   ; String                                                                            ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                            ;
; phase_shift5                         ; 0 ps                   ; String                                                                            ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                            ;
; phase_shift6                         ; 0 ps                   ; String                                                                            ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                            ;
; phase_shift7                         ; 0 ps                   ; String                                                                            ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                            ;
; phase_shift8                         ; 0 ps                   ; String                                                                            ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                            ;
; phase_shift9                         ; 0 ps                   ; String                                                                            ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                            ;
; phase_shift10                        ; 0 ps                   ; String                                                                            ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                            ;
; phase_shift11                        ; 0 ps                   ; String                                                                            ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                            ;
; phase_shift12                        ; 0 ps                   ; String                                                                            ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                            ;
; phase_shift13                        ; 0 ps                   ; String                                                                            ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                            ;
; phase_shift14                        ; 0 ps                   ; String                                                                            ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                            ;
; phase_shift15                        ; 0 ps                   ; String                                                                            ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                            ;
; phase_shift16                        ; 0 ps                   ; String                                                                            ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                            ;
; phase_shift17                        ; 0 ps                   ; String                                                                            ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                    ;
; clock_name_0                         ;                        ; String                                                                            ;
; clock_name_1                         ;                        ; String                                                                            ;
; clock_name_2                         ;                        ; String                                                                            ;
; clock_name_3                         ;                        ; String                                                                            ;
; clock_name_4                         ;                        ; String                                                                            ;
; clock_name_5                         ;                        ; String                                                                            ;
; clock_name_6                         ;                        ; String                                                                            ;
; clock_name_7                         ;                        ; String                                                                            ;
; clock_name_8                         ;                        ; String                                                                            ;
; clock_name_global_0                  ; false                  ; String                                                                            ;
; clock_name_global_1                  ; false                  ; String                                                                            ;
; clock_name_global_2                  ; false                  ; String                                                                            ;
; clock_name_global_3                  ; false                  ; String                                                                            ;
; clock_name_global_4                  ; false                  ; String                                                                            ;
; clock_name_global_5                  ; false                  ; String                                                                            ;
; clock_name_global_6                  ; false                  ; String                                                                            ;
; clock_name_global_7                  ; false                  ; String                                                                            ;
; clock_name_global_8                  ; false                  ; String                                                                            ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                    ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                    ;
; m_cnt_bypass_en                      ; false                  ; String                                                                            ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                            ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                    ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                    ;
; n_cnt_bypass_en                      ; false                  ; String                                                                            ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                            ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                            ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                            ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                            ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                            ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                            ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                            ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                            ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                            ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                            ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                            ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                            ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                            ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                            ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                            ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                            ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                            ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                            ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                            ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                            ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                            ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                            ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                            ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                            ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                            ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                            ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                            ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                            ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                            ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                            ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                            ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                            ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                            ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                            ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                            ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                            ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                            ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                    ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                    ;
; pll_slf_rst                          ; false                  ; String                                                                            ;
; pll_bw_sel                           ; low                    ; String                                                                            ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                            ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                    ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                    ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                    ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                    ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                            ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                            ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                            ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                            ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                            ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                    ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                            ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                            ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                            ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                            ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                            ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                            ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                    ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                            ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                            ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                           ;
+-------------------------------------------+--------------------------------------------------------------------------------+
; Name                                      ; Value                                                                          ;
+-------------------------------------------+--------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                              ;
; Entity Instance                           ; snake:snake_inst|snake_ram:snake_ram_inst|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                      ;
;     -- WIDTH_A                            ; 1                                                                              ;
;     -- NUMWORDS_A                         ; 307200                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                   ;
;     -- WIDTH_B                            ; 1                                                                              ;
;     -- NUMWORDS_B                         ; 307200                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
; Entity Instance                           ; fun_snake:snake_inst1|snake_ram:snake_ram_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                      ;
;     -- WIDTH_A                            ; 1                                                                              ;
;     -- NUMWORDS_A                         ; 307200                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                   ;
;     -- WIDTH_B                            ; 1                                                                              ;
;     -- NUMWORDS_B                         ; 307200                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
+-------------------------------------------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_sync:vga_sync_int|video_pll:video_pll_inst" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                                     ;
+------+-------+----------+--------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 240                         ;
;     ENA               ; 95                          ;
;     ENA SCLR          ; 61                          ;
;     SCLR              ; 38                          ;
;     SLD               ; 21                          ;
;     plain             ; 25                          ;
; arriav_lcell_comb     ; 1406                        ;
;     arith             ; 536                         ;
;         0 data inputs ; 8                           ;
;         1 data inputs ; 465                         ;
;         2 data inputs ; 63                          ;
;     extend            ; 16                          ;
;         7 data inputs ; 16                          ;
;     normal            ; 818                         ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 103                         ;
;         3 data inputs ; 60                          ;
;         4 data inputs ; 119                         ;
;         5 data inputs ; 223                         ;
;         6 data inputs ; 312                         ;
;     shared            ; 36                          ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 24                          ;
;         3 data inputs ; 3                           ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 35                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 76                          ;
;                       ;                             ;
; Max LUT depth         ; 9.40                        ;
; Average LUT depth     ; 5.10                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Sat Dec 08 00:51:15 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga_snake -c vga_snake
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file fun_snake.v
    Info (12023): Found entity 1: fun_snake File: C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/fun_snake.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file video_pll.v
    Info (12023): Found entity 1: video_pll File: C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/video_pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file video_pll/video_pll_0002.v
    Info (12023): Found entity 1: video_pll_0002 File: C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/video_pll/video_pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file vga_sync.v
    Info (12023): Found entity 1: vga_sync File: C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/vga_sync.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_snake.v
    Info (12023): Found entity 1: vga_snake File: C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/vga_snake.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file snake.v
    Info (12023): Found entity 1: snake File: C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/snake.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file snake_ram.v
    Info (12023): Found entity 1: snake_ram File: C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/snake_ram.v Line: 39
Info (12127): Elaborating entity "vga_snake" for the top level hierarchy
Info (12128): Elaborating entity "snake" for hierarchy "snake:snake_inst" File: C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/vga_snake.v Line: 32
Warning (10230): Verilog HDL assignment warning at snake.v(33): truncated value with size 32 to match size of target (19) File: C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/snake.v Line: 33
Warning (10230): Verilog HDL assignment warning at snake.v(34): truncated value with size 32 to match size of target (19) File: C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/snake.v Line: 34
Warning (10230): Verilog HDL assignment warning at snake.v(48): truncated value with size 32 to match size of target (10) File: C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/snake.v Line: 48
Warning (10230): Verilog HDL assignment warning at snake.v(50): truncated value with size 10 to match size of target (9) File: C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/snake.v Line: 50
Warning (10230): Verilog HDL assignment warning at snake.v(51): truncated value with size 32 to match size of target (9) File: C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/snake.v Line: 51
Warning (10230): Verilog HDL assignment warning at snake.v(57): truncated value with size 32 to match size of target (19) File: C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/snake.v Line: 57
Warning (10230): Verilog HDL assignment warning at snake.v(68): truncated value with size 32 to match size of target (19) File: C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/snake.v Line: 68
Warning (10230): Verilog HDL assignment warning at snake.v(69): truncated value with size 32 to match size of target (19) File: C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/snake.v Line: 69
Warning (10230): Verilog HDL assignment warning at snake.v(72): truncated value with size 32 to match size of target (19) File: C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/snake.v Line: 72
Warning (10230): Verilog HDL assignment warning at snake.v(73): truncated value with size 32 to match size of target (19) File: C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/snake.v Line: 73
Warning (10230): Verilog HDL assignment warning at snake.v(139): truncated value with size 32 to match size of target (19) File: C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/snake.v Line: 139
Warning (10230): Verilog HDL assignment warning at snake.v(140): truncated value with size 32 to match size of target (19) File: C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/snake.v Line: 140
Warning (10230): Verilog HDL assignment warning at snake.v(141): truncated value with size 32 to match size of target (19) File: C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/snake.v Line: 141
Warning (10230): Verilog HDL assignment warning at snake.v(142): truncated value with size 32 to match size of target (19) File: C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/snake.v Line: 142
Info (12128): Elaborating entity "snake_ram" for hierarchy "snake:snake_inst|snake_ram:snake_ram_inst" File: C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/snake.v Line: 28
Info (12128): Elaborating entity "altsyncram" for hierarchy "snake:snake_inst|snake_ram:snake_ram_inst|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/snake_ram.v Line: 88
Info (12130): Elaborated megafunction instantiation "snake:snake_inst|snake_ram:snake_ram_inst|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/snake_ram.v Line: 88
Info (12133): Instantiated megafunction "snake:snake_inst|snake_ram:snake_ram_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/snake_ram.v Line: 88
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "307200"
    Info (12134): Parameter "numwords_b" = "307200"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "widthad_b" = "19"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nou1.tdf
    Info (12023): Found entity 1: altsyncram_nou1 File: C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/db/altsyncram_nou1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_nou1" for hierarchy "snake:snake_inst|snake_ram:snake_ram_inst|altsyncram:altsyncram_component|altsyncram_nou1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3na.tdf
    Info (12023): Found entity 1: decode_3na File: C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/db/decode_3na.tdf Line: 22
Info (12128): Elaborating entity "decode_3na" for hierarchy "snake:snake_inst|snake_ram:snake_ram_inst|altsyncram:altsyncram_component|altsyncram_nou1:auto_generated|decode_3na:decode2" File: C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/db/altsyncram_nou1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_s2a.tdf
    Info (12023): Found entity 1: decode_s2a File: C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/db/decode_s2a.tdf Line: 22
Info (12128): Elaborating entity "decode_s2a" for hierarchy "snake:snake_inst|snake_ram:snake_ram_inst|altsyncram:altsyncram_component|altsyncram_nou1:auto_generated|decode_s2a:rden_decode_b" File: C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/db/altsyncram_nou1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_chb.tdf
    Info (12023): Found entity 1: mux_chb File: C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/db/mux_chb.tdf Line: 22
Info (12128): Elaborating entity "mux_chb" for hierarchy "snake:snake_inst|snake_ram:snake_ram_inst|altsyncram:altsyncram_component|altsyncram_nou1:auto_generated|mux_chb:mux3" File: C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/db/altsyncram_nou1.tdf Line: 47
Info (12128): Elaborating entity "fun_snake" for hierarchy "fun_snake:snake_inst1" File: C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/vga_snake.v Line: 49
Warning (10036): Verilog HDL or VHDL warning at fun_snake.v(13): object "r_pause" assigned a value but never read File: C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/fun_snake.v Line: 13
Warning (10230): Verilog HDL assignment warning at fun_snake.v(33): truncated value with size 32 to match size of target (19) File: C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/fun_snake.v Line: 33
Warning (10230): Verilog HDL assignment warning at fun_snake.v(35): truncated value with size 32 to match size of target (19) File: C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/fun_snake.v Line: 35
Warning (10230): Verilog HDL assignment warning at fun_snake.v(48): truncated value with size 32 to match size of target (10) File: C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/fun_snake.v Line: 48
Warning (10230): Verilog HDL assignment warning at fun_snake.v(50): truncated value with size 10 to match size of target (9) File: C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/fun_snake.v Line: 50
Warning (10230): Verilog HDL assignment warning at fun_snake.v(51): truncated value with size 32 to match size of target (9) File: C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/fun_snake.v Line: 51
Warning (10230): Verilog HDL assignment warning at fun_snake.v(57): truncated value with size 32 to match size of target (19) File: C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/fun_snake.v Line: 57
Warning (10230): Verilog HDL assignment warning at fun_snake.v(68): truncated value with size 32 to match size of target (19) File: C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/fun_snake.v Line: 68
Warning (10230): Verilog HDL assignment warning at fun_snake.v(69): truncated value with size 32 to match size of target (19) File: C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/fun_snake.v Line: 69
Warning (10230): Verilog HDL assignment warning at fun_snake.v(72): truncated value with size 32 to match size of target (19) File: C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/fun_snake.v Line: 72
Warning (10230): Verilog HDL assignment warning at fun_snake.v(73): truncated value with size 32 to match size of target (19) File: C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/fun_snake.v Line: 73
Warning (10230): Verilog HDL assignment warning at fun_snake.v(139): truncated value with size 32 to match size of target (19) File: C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/fun_snake.v Line: 139
Warning (10230): Verilog HDL assignment warning at fun_snake.v(140): truncated value with size 32 to match size of target (19) File: C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/fun_snake.v Line: 140
Warning (10230): Verilog HDL assignment warning at fun_snake.v(141): truncated value with size 32 to match size of target (19) File: C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/fun_snake.v Line: 141
Warning (10230): Verilog HDL assignment warning at fun_snake.v(142): truncated value with size 32 to match size of target (19) File: C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/fun_snake.v Line: 142
Info (12128): Elaborating entity "vga_sync" for hierarchy "vga_sync:vga_sync_int" File: C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/vga_snake.v Line: 66
Info (12128): Elaborating entity "video_pll" for hierarchy "vga_sync:vga_sync_int|video_pll:video_pll_inst" File: C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/vga_sync.v Line: 28
Info (12128): Elaborating entity "video_pll_0002" for hierarchy "vga_sync:vga_sync_int|video_pll:video_pll_inst|video_pll_0002:video_pll_inst" File: C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/video_pll.v Line: 19
Info (12128): Elaborating entity "altera_pll" for hierarchy "vga_sync:vga_sync_int|video_pll:video_pll_inst|video_pll_0002:video_pll_inst|altera_pll:altera_pll_i" File: C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/video_pll/video_pll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "vga_sync:vga_sync_int|video_pll:video_pll_inst|video_pll_0002:video_pll_inst|altera_pll:altera_pll_i" File: C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/video_pll/video_pll_0002.v Line: 85
Info (12133): Instantiated megafunction "vga_sync:vga_sync_int|video_pll:video_pll_inst|video_pll_0002:video_pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/video_pll/video_pll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "true"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "25.175000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (286030): Timing-Driven Synthesis is running
Info (17049): 14 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 24 assignments for entity "simple_vga" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity simple_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity simple_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity simple_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity simple_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity simple_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity simple_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity simple_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity simple_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity simple_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity simple_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity simple_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity simple_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity simple_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity simple_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity simple_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity simple_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity simple_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity simple_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity simple_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity simple_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity simple_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity simple_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity simple_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity simple_vga -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "text_video_example" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity text_video_example -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity text_video_example -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity text_video_example -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity text_video_example -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity text_video_example -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity text_video_example -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity text_video_example -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity text_video_example -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity text_video_example -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity text_video_example -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity text_video_example -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity text_video_example -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity text_video_example -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity text_video_example -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity text_video_example -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity text_video_example -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity text_video_example -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity text_video_example -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity text_video_example -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity text_video_example -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity text_video_example -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity text_video_example -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity text_video_example -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity text_video_example -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "text_video_example2" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity text_video_example2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity text_video_example2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity text_video_example2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity text_video_example2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity text_video_example2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity text_video_example2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity text_video_example2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity text_video_example2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity text_video_example2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity text_video_example2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity text_video_example2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity text_video_example2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity text_video_example2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity text_video_example2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity text_video_example2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity text_video_example2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity text_video_example2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity text_video_example2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity text_video_example2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity text_video_example2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity text_video_example2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity text_video_example2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity text_video_example2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity text_video_example2 -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "vga_mystic" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity vga_mystic -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity vga_mystic -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity vga_mystic -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity vga_mystic -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity vga_mystic -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity vga_mystic -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity vga_mystic -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity vga_mystic -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity vga_mystic -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity vga_mystic -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity vga_mystic -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity vga_mystic -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity vga_mystic -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity vga_mystic -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity vga_mystic -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity vga_mystic -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity vga_mystic -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity vga_mystic -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity vga_mystic -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity vga_mystic -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity vga_mystic -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity vga_mystic -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity vga_mystic -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity vga_mystic -section_id Top was ignored
Info (144001): Generated suppressed messages file C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/output_files/vga_snake.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_sync:vga_sync_int|video_pll:video_pll_inst|video_pll_0002:video_pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Info (21057): Implemented 1591 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 28 output pins
    Info (21061): Implemented 1478 logic cells
    Info (21064): Implemented 76 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 131 warnings
    Info: Peak virtual memory: 4878 megabytes
    Info: Processing ended: Sat Dec 08 00:51:38 2018
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:44


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/intelFPGA_lite/18.0/ECE_581/Project2_Snake/output_files/vga_snake.map.smsg.


