// Seed: 3949207631
module module_0 (
    output wand id_0
);
  logic [1 : -1 'h0] id_2 = -1;
  assign module_2.id_5 = 0;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input wire id_0,
    input supply1 id_1,
    output supply0 id_2,
    output supply1 id_3,
    input supply0 id_4
);
  logic [1 : 1] id_6;
  module_0 modCall_1 (id_2);
endmodule
module module_2 #(
    parameter id_0 = 32'd19
) (
    input supply1 _id_0,
    input tri1 id_1,
    output wor id_2,
    input supply0 id_3
);
  tri0 id_5;
  module_0 modCall_1 (id_2);
  final begin : LABEL_0
    @(id_1) begin : LABEL_1
      $signed(94);
      ;
    end
  end
  logic [-1 : id_0] id_6;
  assign id_5 = id_6 == -1;
  supply1 [-1 : 1] id_7;
  assign id_5 = !id_5;
  assign id_7 = -1 === -1;
  assign id_5 = id_0;
  always id_6 <= id_6;
endmodule
