{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1393360331807 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1393360331814 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2013 Altera Corporation. All rights reserved. " "Copyright (C) 1991-2013 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1393360331814 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1393360331814 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1393360331814 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1393360331814 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1393360331814 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1393360331814 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1393360331814 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, Altera MegaCore Function License  " "Subscription Agreement, Altera MegaCore Function License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1393360331814 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Agreement, or other applicable license agreement, including,  " "Agreement, or other applicable license agreement, including, " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1393360331814 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "without limitation, that your use is for the sole purpose of  " "without limitation, that your use is for the sole purpose of " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1393360331814 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "programming logic devices manufactured by Altera and sold by  " "programming logic devices manufactured by Altera and sold by " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1393360331814 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera or its authorized distributors.  Please refer to the  " "Altera or its authorized distributors.  Please refer to the " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1393360331814 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable agreement for further details. " "applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1393360331814 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 25 15:32:11 2014 " "Processing started: Tue Feb 25 15:32:11 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1393360331814 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1393360331814 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map system_fpga -c system_fpga " "Command: quartus_map system_fpga -c system_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1393360331816 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Quartus II" 0 -1 1393360332250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ecegrid/a/mg201/ece437/pipelined/source/control_unit.sv 3 2 " "Found 3 design units, including 2 entities, in source file /home/ecegrid/a/mg201/ece437/pipelined/source/control_unit.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_types_pkg (SystemVerilog) " "Found design unit 1: cpu_types_pkg (SystemVerilog)" {  } { { "cpu_types_pkg.vh" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/include/cpu_types_pkg.vh" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1393360333019 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath_cache_if " "Found entity 1: datapath_cache_if" {  } { { "datapath_cache_if.vh" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/include/datapath_cache_if.vh" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1393360333019 ""} { "Info" "ISGN_ENTITY_NAME" "2 control_unit " "Found entity 2: control_unit" {  } { { "../source/control_unit.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/control_unit.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1393360333019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1393360333019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ecegrid/a/mg201/ece437/pipelined/source/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ecegrid/a/mg201/ece437/pipelined/source/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../source/alu.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1393360333031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1393360333031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ecegrid/a/mg201/ece437/pipelined/source/reg_dest_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ecegrid/a/mg201/ece437/pipelined/source/reg_dest_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_dest_mux " "Found entity 1: reg_dest_mux" {  } { { "../source/reg_dest_mux.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/reg_dest_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1393360333041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1393360333041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ecegrid/a/mg201/ece437/pipelined/source/branch_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ecegrid/a/mg201/ece437/pipelined/source/branch_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branch_mux " "Found entity 1: branch_mux" {  } { { "../source/branch_mux.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/branch_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1393360333050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1393360333050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ecegrid/a/mg201/ece437/pipelined/source/mem_to_reg_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ecegrid/a/mg201/ece437/pipelined/source/mem_to_reg_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_to_reg_mux " "Found entity 1: mem_to_reg_mux" {  } { { "../source/mem_to_reg_mux.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/mem_to_reg_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1393360333091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1393360333091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ecegrid/a/mg201/ece437/pipelined/source/npc_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ecegrid/a/mg201/ece437/pipelined/source/npc_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 npc_mux " "Found entity 1: npc_mux" {  } { { "../source/npc_mux.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/npc_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1393360333172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1393360333172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ecegrid/a/mg201/ece437/pipelined/source/mem_wb_latch.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/ecegrid/a/mg201/ece437/pipelined/source/mem_wb_latch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file_if " "Found entity 1: register_file_if" {  } { { "register_file_if.vh" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/include/register_file_if.vh" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1393360333189 ""} { "Info" "ISGN_ENTITY_NAME" "2 mem_wb_latch " "Found entity 2: mem_wb_latch" {  } { { "../source/mem_wb_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/mem_wb_latch.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1393360333189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1393360333189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ecegrid/a/mg201/ece437/pipelined/source/hazard_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ecegrid/a/mg201/ece437/pipelined/source/hazard_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_unit " "Found entity 1: hazard_unit" {  } { { "../source/hazard_unit.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/hazard_unit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1393360333200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1393360333200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ecegrid/a/mg201/ece437/pipelined/source/if_id_latch.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ecegrid/a/mg201/ece437/pipelined/source/if_id_latch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_id_latch " "Found entity 1: if_id_latch" {  } { { "../source/if_id_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/if_id_latch.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1393360333212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1393360333212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ecegrid/a/mg201/ece437/pipelined/source/program_count.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ecegrid/a/mg201/ece437/pipelined/source/program_count.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_count " "Found entity 1: program_count" {  } { { "../source/program_count.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/program_count.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1393360333242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1393360333242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ecegrid/a/mg201/ece437/pipelined/source/ex_mem_latch.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ecegrid/a/mg201/ece437/pipelined/source/ex_mem_latch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ex_mem_latch " "Found entity 1: ex_mem_latch" {  } { { "../source/ex_mem_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ex_mem_latch.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1393360333264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1393360333264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ecegrid/a/mg201/ece437/pipelined/source/id_ex_latch.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ecegrid/a/mg201/ece437/pipelined/source/id_ex_latch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 id_ex_latch " "Found entity 1: id_ex_latch" {  } { { "../source/id_ex_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/id_ex_latch.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1393360333286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1393360333286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ecegrid/a/mg201/ece437/pipelined/source/alu_source_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ecegrid/a/mg201/ece437/pipelined/source/alu_source_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_source_mux " "Found entity 1: alu_source_mux" {  } { { "../source/alu_source_mux.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/alu_source_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1393360333296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1393360333296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ecegrid/a/mg201/ece437/pipelined/source/alu_a_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ecegrid/a/mg201/ece437/pipelined/source/alu_a_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_a_mux " "Found entity 1: alu_a_mux" {  } { { "../source/alu_a_mux.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/alu_a_mux.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1393360333307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1393360333307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ecegrid/a/mg201/ece437/pipelined/source/register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ecegrid/a/mg201/ece437/pipelined/source/register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../source/register_file.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/register_file.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1393360333319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1393360333319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ecegrid/a/mg201/ece437/pipelined/source/alu_b_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ecegrid/a/mg201/ece437/pipelined/source/alu_b_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_b_mux " "Found entity 1: alu_b_mux" {  } { { "../source/alu_b_mux.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/alu_b_mux.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1393360333330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1393360333330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ecegrid/a/mg201/ece437/pipelined/source/extender.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ecegrid/a/mg201/ece437/pipelined/source/extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extender " "Found entity 1: extender" {  } { { "../source/extender.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/extender.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1393360333340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1393360333340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ecegrid/a/mg201/ece437/pipelined/source/forward.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ecegrid/a/mg201/ece437/pipelined/source/forward.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forward " "Found entity 1: forward" {  } { { "../source/forward.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/forward.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1393360333351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1393360333351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ecegrid/a/mg201/ece437/pipelined/source/caches.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/ecegrid/a/mg201/ece437/pipelined/source/caches.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_control_if " "Found entity 1: cache_control_if" {  } { { "cache_control_if.vh" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/include/cache_control_if.vh" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1393360333367 ""} { "Info" "ISGN_ENTITY_NAME" "2 caches " "Found entity 2: caches" {  } { { "../source/caches.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/caches.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1393360333367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1393360333367 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "memtoreg MEMTOREG datapath.sv(39) " "Verilog HDL Declaration information at datapath.sv(39): object \"memtoreg\" differs only in case from object \"MEMTOREG\" in the same scope" {  } { { "../source/datapath.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/datapath.sv" 39 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1393360333381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ecegrid/a/mg201/ece437/pipelined/source/datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ecegrid/a/mg201/ece437/pipelined/source/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../source/datapath.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/datapath.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1393360333382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1393360333382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ecegrid/a/mg201/ece437/pipelined/source/memory_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ecegrid/a/mg201/ece437/pipelined/source/memory_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_control " "Found entity 1: memory_control" {  } { { "../source/memory_control.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/memory_control.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1393360333396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1393360333396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_ram_if " "Found entity 1: cpu_ram_if" {  } { { "cpu_ram_if.vh" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/include/cpu_ram_if.vh" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1393360333415 ""} { "Info" "ISGN_ENTITY_NAME" "2 ram " "Found entity 2: ram" {  } { { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1393360333415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1393360333415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ecegrid/a/mg201/ece437/pipelined/source/pipeline.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ecegrid/a/mg201/ece437/pipelined/source/pipeline.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline " "Found entity 1: pipeline" {  } { { "../source/pipeline.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/pipeline.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1393360333427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1393360333427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ecegrid/a/mg201/ece437/pipelined/source/system.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/ecegrid/a/mg201/ece437/pipelined/source/system.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_if " "Found entity 1: system_if" {  } { { "system_if.vh" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/include/system_if.vh" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1393360333490 ""} { "Info" "ISGN_ENTITY_NAME" "2 system " "Found entity 2: system" {  } { { "../source/system.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/system.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1393360333490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1393360333490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ecegrid/a/mg201/ece437/pipelined/source/system_fpga.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ecegrid/a/mg201/ece437/pipelined/source/system_fpga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_fpga " "Found entity 1: system_fpga" {  } { { "../source/system_fpga.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/system_fpga.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1393360333529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1393360333529 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "system_fpga " "Elaborating entity \"system_fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1393360333995 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..16\] system_fpga.sv(18) " "Output port \"LEDR\[17..16\]\" at system_fpga.sv(18) has no driver" {  } { { "../source/system_fpga.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/system_fpga.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1393360334013 "|system_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..0\] system_fpga.sv(19) " "Output port \"LEDG\[7..0\]\" at system_fpga.sv(19) has no driver" {  } { { "../source/system_fpga.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/system_fpga.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1393360334013 "|system_fpga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_if system_if:syif " "Elaborating entity \"system_if\" for hierarchy \"system_if:syif\"" {  } { { "../source/system_fpga.sv" "syif" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/system_fpga.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360334102 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "system_if " "Entity \"system_if\" contains only dangling pins" {  } { { "../source/system_fpga.sv" "syif" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/system_fpga.sv" 30 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1393360334105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system system:CPU " "Elaborating entity \"system\" for hierarchy \"system:CPU\"" {  } { { "../source/system_fpga.sv" "CPU" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/system_fpga.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360334220 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 system.sv(41) " "Verilog HDL assignment warning at system.sv(41): truncated value with size 32 to match size of target (4)" {  } { { "../source/system.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/system.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1393360334223 "|system_fpga|system:CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ram_if system:CPU\|cpu_ram_if:prif " "Elaborating entity \"cpu_ram_if\" for hierarchy \"system:CPU\|cpu_ram_if:prif\"" {  } { { "../source/system.sv" "prif" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/system.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360334339 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "cpu_ram_if " "Entity \"cpu_ram_if\" contains only dangling pins" {  } { { "../source/system.sv" "prif" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/system.sv" 46 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1393360334343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline system:CPU\|pipeline:CPU " "Elaborating entity \"pipeline\" for hierarchy \"system:CPU\|pipeline:CPU\"" {  } { { "../source/system.sv" "CPU" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/system.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360334426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_cache_if system:CPU\|pipeline:CPU\|datapath_cache_if:dcif " "Elaborating entity \"datapath_cache_if\" for hierarchy \"system:CPU\|pipeline:CPU\|datapath_cache_if:dcif\"" {  } { { "../source/pipeline.sv" "dcif" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/pipeline.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360334533 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "datapath_cache_if " "Entity \"datapath_cache_if\" contains only dangling pins" {  } { { "../source/pipeline.sv" "dcif" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/pipeline.sv" 19 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1393360334538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_control_if system:CPU\|pipeline:CPU\|cache_control_if:ccif " "Elaborating entity \"cache_control_if\" for hierarchy \"system:CPU\|pipeline:CPU\|cache_control_if:ccif\"" {  } { { "../source/pipeline.sv" "ccif" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/pipeline.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360334590 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "cache_control_if " "Entity \"cache_control_if\" contains only dangling pins" {  } { { "../source/pipeline.sv" "ccif" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/pipeline.sv" 21 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1393360334598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath system:CPU\|pipeline:CPU\|datapath:DP " "Elaborating entity \"datapath\" for hierarchy \"system:CPU\|pipeline:CPU\|datapath:DP\"" {  } { { "../source/pipeline.sv" "DP" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/pipeline.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360334634 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_opcode datapath.sv(52) " "Verilog HDL or VHDL warning at datapath.sv(52): object \"alu_opcode\" assigned a value but never read" {  } { { "../source/datapath.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/datapath.sv" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1393360334638 "|system_fpga|system:CPU|pipeline:CPU|datapath:DP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dpif.datomic datapath.sv(21) " "Output port \"dpif.datomic\" at datapath.sv(21) has no driver" {  } { { "../source/datapath.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/datapath.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1393360334656 "|system_fpga|system:CPU|pipeline:CPU|datapath:DP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file_if system:CPU\|pipeline:CPU\|datapath:DP\|register_file_if:registerval " "Elaborating entity \"register_file_if\" for hierarchy \"system:CPU\|pipeline:CPU\|datapath:DP\|register_file_if:registerval\"" {  } { { "../source/datapath.sv" "registerval" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/datapath.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360334755 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "register_file_if " "Entity \"register_file_if\" contains only dangling pins" {  } { { "../source/datapath.sv" "registerval" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/datapath.sv" 29 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1393360334758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file system:CPU\|pipeline:CPU\|datapath:DP\|register_file:REGISTER " "Elaborating entity \"register_file\" for hierarchy \"system:CPU\|pipeline:CPU\|datapath:DP\|register_file:REGISTER\"" {  } { { "../source/datapath.sv" "REGISTER" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/datapath.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360334879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_count system:CPU\|pipeline:CPU\|datapath:DP\|program_count:PC " "Elaborating entity \"program_count\" for hierarchy \"system:CPU\|pipeline:CPU\|datapath:DP\|program_count:PC\"" {  } { { "../source/datapath.sv" "PC" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/datapath.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360335106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit system:CPU\|pipeline:CPU\|datapath:DP\|control_unit:CONTROLUNIT " "Elaborating entity \"control_unit\" for hierarchy \"system:CPU\|pipeline:CPU\|datapath:DP\|control_unit:CONTROLUNIT\"" {  } { { "../source/datapath.sv" "CONTROLUNIT" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/datapath.sv" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360335151 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shiftcode control_unit.sv(24) " "Verilog HDL or VHDL warning at control_unit.sv(24): object \"shiftcode\" assigned a value but never read" {  } { { "../source/control_unit.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/control_unit.sv" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1393360335152 "|system_fpga|system:CPU|pipeline:CPU|datapath:DP|control_unit:CONTROLUNIT"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.sv(57) " "Verilog HDL Case Statement warning at control_unit.sv(57): incomplete case statement has no default case item" {  } { { "../source/control_unit.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/control_unit.sv" 57 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1393360335157 "|system_fpga|system:CPU|pipeline:CPU|datapath:DP|control_unit:CONTROLUNIT"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.sv(138) " "Verilog HDL Case Statement warning at control_unit.sv(138): incomplete case statement has no default case item" {  } { { "../source/control_unit.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/control_unit.sv" 138 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1393360335162 "|system_fpga|system:CPU|pipeline:CPU|datapath:DP|control_unit:CONTROLUNIT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu system:CPU\|pipeline:CPU\|datapath:DP\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"system:CPU\|pipeline:CPU\|datapath:DP\|alu:ALU\"" {  } { { "../source/datapath.sv" "ALU" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/datapath.sv" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360335229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_unit system:CPU\|pipeline:CPU\|datapath:DP\|hazard_unit:HAZARDUNIT " "Elaborating entity \"hazard_unit\" for hierarchy \"system:CPU\|pipeline:CPU\|datapath:DP\|hazard_unit:HAZARDUNIT\"" {  } { { "../source/datapath.sv" "HAZARDUNIT" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/datapath.sv" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360335295 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hazard_unit.sv(36) " "Verilog HDL assignment warning at hazard_unit.sv(36): truncated value with size 32 to match size of target (1)" {  } { { "../source/hazard_unit.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/hazard_unit.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1393360335296 "|system_fpga|system:CPU|pipeline:CPU|datapath:DP|hazard_unit:HAZARDUNIT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hazard_unit.sv(38) " "Verilog HDL assignment warning at hazard_unit.sv(38): truncated value with size 32 to match size of target (1)" {  } { { "../source/hazard_unit.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/hazard_unit.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1393360335297 "|system_fpga|system:CPU|pipeline:CPU|datapath:DP|hazard_unit:HAZARDUNIT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forward system:CPU\|pipeline:CPU\|datapath:DP\|forward:FORWADUNIT " "Elaborating entity \"forward\" for hierarchy \"system:CPU\|pipeline:CPU\|datapath:DP\|forward:FORWADUNIT\"" {  } { { "../source/datapath.sv" "FORWADUNIT" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/datapath.sv" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360335358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_id_latch system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID " "Elaborating entity \"if_id_latch\" for hierarchy \"system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID\"" {  } { { "../source/datapath.sv" "IFID" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/datapath.sv" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360335398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_ex_latch system:CPU\|pipeline:CPU\|datapath:DP\|id_ex_latch:IDEX " "Elaborating entity \"id_ex_latch\" for hierarchy \"system:CPU\|pipeline:CPU\|datapath:DP\|id_ex_latch:IDEX\"" {  } { { "../source/datapath.sv" "IDEX" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/datapath.sv" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360335511 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 id_ex_latch.sv(68) " "Verilog HDL assignment warning at id_ex_latch.sv(68): truncated value with size 3 to match size of target (2)" {  } { { "../source/id_ex_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/id_ex_latch.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1393360335513 "|system_fpga|system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_mem_latch system:CPU\|pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM " "Elaborating entity \"ex_mem_latch\" for hierarchy \"system:CPU\|pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\"" {  } { { "../source/datapath.sv" "EXMEM" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/datapath.sv" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360335596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_wb_latch system:CPU\|pipeline:CPU\|datapath:DP\|mem_wb_latch:MEMWB " "Elaborating entity \"mem_wb_latch\" for hierarchy \"system:CPU\|pipeline:CPU\|datapath:DP\|mem_wb_latch:MEMWB\"" {  } { { "../source/datapath.sv" "MEMWB" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/datapath.sv" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360335692 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 mem_wb_latch.sv(66) " "Verilog HDL assignment warning at mem_wb_latch.sv(66): truncated value with size 3 to match size of target (2)" {  } { { "../source/mem_wb_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/mem_wb_latch.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1393360335698 "|system_fpga|system:CPU|pipeline:CPU|datapath:DP|mem_wb_latch:MEMWB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_mux system:CPU\|pipeline:CPU\|datapath:DP\|branch_mux:BRANCHMUX " "Elaborating entity \"branch_mux\" for hierarchy \"system:CPU\|pipeline:CPU\|datapath:DP\|branch_mux:BRANCHMUX\"" {  } { { "../source/datapath.sv" "BRANCHMUX" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/datapath.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360335795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "npc_mux system:CPU\|pipeline:CPU\|datapath:DP\|npc_mux:NPCMUX " "Elaborating entity \"npc_mux\" for hierarchy \"system:CPU\|pipeline:CPU\|datapath:DP\|npc_mux:NPCMUX\"" {  } { { "../source/datapath.sv" "NPCMUX" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/datapath.sv" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360335844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extender system:CPU\|pipeline:CPU\|datapath:DP\|extender:EXTENDER " "Elaborating entity \"extender\" for hierarchy \"system:CPU\|pipeline:CPU\|datapath:DP\|extender:EXTENDER\"" {  } { { "../source/datapath.sv" "EXTENDER" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/datapath.sv" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360335898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_source_mux system:CPU\|pipeline:CPU\|datapath:DP\|alu_source_mux:alusourceMUX " "Elaborating entity \"alu_source_mux\" for hierarchy \"system:CPU\|pipeline:CPU\|datapath:DP\|alu_source_mux:alusourceMUX\"" {  } { { "../source/datapath.sv" "alusourceMUX" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/datapath.sv" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360335946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_dest_mux system:CPU\|pipeline:CPU\|datapath:DP\|reg_dest_mux:REGDESTMUX " "Elaborating entity \"reg_dest_mux\" for hierarchy \"system:CPU\|pipeline:CPU\|datapath:DP\|reg_dest_mux:REGDESTMUX\"" {  } { { "../source/datapath.sv" "REGDESTMUX" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/datapath.sv" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360335986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_to_reg_mux system:CPU\|pipeline:CPU\|datapath:DP\|mem_to_reg_mux:MEMTOREG " "Elaborating entity \"mem_to_reg_mux\" for hierarchy \"system:CPU\|pipeline:CPU\|datapath:DP\|mem_to_reg_mux:MEMTOREG\"" {  } { { "../source/datapath.sv" "MEMTOREG" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/datapath.sv" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360336123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_a_mux system:CPU\|pipeline:CPU\|datapath:DP\|alu_a_mux:ALUAMUX " "Elaborating entity \"alu_a_mux\" for hierarchy \"system:CPU\|pipeline:CPU\|datapath:DP\|alu_a_mux:ALUAMUX\"" {  } { { "../source/datapath.sv" "ALUAMUX" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/datapath.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360336171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_b_mux system:CPU\|pipeline:CPU\|datapath:DP\|alu_b_mux:ALUBMUX " "Elaborating entity \"alu_b_mux\" for hierarchy \"system:CPU\|pipeline:CPU\|datapath:DP\|alu_b_mux:ALUBMUX\"" {  } { { "../source/datapath.sv" "ALUBMUX" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/datapath.sv" 467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360336233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "caches system:CPU\|pipeline:CPU\|caches:CM " "Elaborating entity \"caches\" for hierarchy \"system:CPU\|pipeline:CPU\|caches:CM\"" {  } { { "../source/pipeline.sv" "CM" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/pipeline.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360336301 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 caches.sv(50) " "Verilog HDL assignment warning at caches.sv(50): truncated value with size 32 to match size of target (1)" {  } { { "../source/caches.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/caches.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1393360336306 "|system_fpga|system:CPU|pipeline:CPU|caches:CM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 caches.sv(51) " "Verilog HDL assignment warning at caches.sv(51): truncated value with size 32 to match size of target (1)" {  } { { "../source/caches.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/caches.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1393360336306 "|system_fpga|system:CPU|pipeline:CPU|caches:CM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ccif.ccwrite\[0\] caches.sv(20) " "Output port \"ccif.ccwrite\[0\]\" at caches.sv(20) has no driver" {  } { { "../source/caches.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/caches.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1393360336310 "|system_fpga|system:CPU|pipeline:CPU|caches:CM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ccif.cctrans\[0\] caches.sv(20) " "Output port \"ccif.cctrans\[0\]\" at caches.sv(20) has no driver" {  } { { "../source/caches.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/caches.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1393360336310 "|system_fpga|system:CPU|pipeline:CPU|caches:CM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_control system:CPU\|pipeline:CPU\|memory_control:CC " "Elaborating entity \"memory_control\" for hierarchy \"system:CPU\|pipeline:CPU\|memory_control:CC\"" {  } { { "../source/pipeline.sv" "CC" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/pipeline.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360336424 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ccif.ccwait\[0\] memory_control.sv(18) " "Output port \"ccif.ccwait\[0\]\" at memory_control.sv(18) has no driver" {  } { { "../source/memory_control.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/memory_control.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1393360336433 "|system_fpga|system:CPU|pipeline:CPU|memory_control:CC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ccif.ccinv\[0\] memory_control.sv(18) " "Output port \"ccif.ccinv\[0\]\" at memory_control.sv(18) has no driver" {  } { { "../source/memory_control.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/memory_control.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1393360336433 "|system_fpga|system:CPU|pipeline:CPU|memory_control:CC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ccif.ccsnoopaddr\[0\] memory_control.sv(18) " "Output port \"ccif.ccsnoopaddr\[0\]\" at memory_control.sv(18) has no driver" {  } { { "../source/memory_control.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/memory_control.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1393360336434 "|system_fpga|system:CPU|pipeline:CPU|memory_control:CC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram system:CPU\|ram:RAM " "Elaborating entity \"ram\" for hierarchy \"system:CPU\|ram:RAM\"" {  } { { "../source/system.sv" "RAM" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/system.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360336470 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ram.sv(67) " "Verilog HDL assignment warning at ram.sv(67): truncated value with size 32 to match size of target (1)" {  } { { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1393360336474 "|system_fpga|system:CPU|ram:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ram.sv(90) " "Verilog HDL assignment warning at ram.sv(90): truncated value with size 32 to match size of target (4)" {  } { { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1393360336475 "|system_fpga|system:CPU|ram:RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:CPU\|ram:RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"system:CPU\|ram:RAM\|altsyncram:altsyncram_component\"" {  } { { "../source/ram.sv" "altsyncram_component" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360337078 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:CPU\|ram:RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"system:CPU\|ram:RAM\|altsyncram:altsyncram_component\"" {  } { { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1393360337160 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:CPU\|ram:RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"system:CPU\|ram:RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360337161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360337161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file meminit.hex " "Parameter \"init_file\" = \"meminit.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360337161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360337161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360337161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360337161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360337161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360337161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360337161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360337161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360337161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360337161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360337161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360337161 ""}  } { { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1393360337161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_99f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_99f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_99f1 " "Found entity 1: altsyncram_99f1" {  } { { "db/altsyncram_99f1.tdf" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/db/altsyncram_99f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1393360337273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1393360337273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_99f1 system:CPU\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated " "Elaborating entity \"altsyncram_99f1\" for hierarchy \"system:CPU\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360337276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fta2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fta2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fta2 " "Found entity 1: altsyncram_fta2" {  } { { "db/altsyncram_fta2.tdf" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/db/altsyncram_fta2.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1393360337452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1393360337452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fta2 system:CPU\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1 " "Elaborating entity \"altsyncram_fta2\" for hierarchy \"system:CPU\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1\"" {  } { { "db/altsyncram_99f1.tdf" "altsyncram1" { Text "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/db/altsyncram_99f1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360337454 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 961 /home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/meminit.hex " "Memory depth (16384) in the design file differs from memory depth (961) in the Memory Initialization File \"/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/meminit.hex\" -- setting initial value for remaining addresses to 0" {  } { { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 49 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1393360337469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1393360337735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1393360337735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa system:CPU\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1\|decode_jsa:decode4 " "Elaborating entity \"decode_jsa\" for hierarchy \"system:CPU\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1\|decode_jsa:decode4\"" {  } { { "db/altsyncram_fta2.tdf" "decode4" { Text "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/db/altsyncram_fta2.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360337738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/db/decode_c8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1393360337880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1393360337880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8a system:CPU\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1\|decode_c8a:rden_decode_a " "Elaborating entity \"decode_c8a\" for hierarchy \"system:CPU\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1\|decode_c8a:rden_decode_a\"" {  } { { "db/altsyncram_fta2.tdf" "rden_decode_a" { Text "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/db/altsyncram_fta2.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360337884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/db/mux_gob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1393360338049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1393360338049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gob system:CPU\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1\|mux_gob:mux6 " "Elaborating entity \"mux_gob\" for hierarchy \"system:CPU\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1\|mux_gob:mux6\"" {  } { { "db/altsyncram_fta2.tdf" "mux6" { Text "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/db/altsyncram_fta2.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360338052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom system:CPU\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"system:CPU\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_99f1.tdf" "mgl_prim2" { Text "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/db/altsyncram_99f1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360339062 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:CPU\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"system:CPU\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_99f1.tdf" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/db/altsyncram_99f1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1393360339179 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:CPU\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"system:CPU\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360339180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360339180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360339180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380011264 " "Parameter \"NODE_NAME\" = \"1380011264\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360339180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 16384 " "Parameter \"NUMWORDS\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360339180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360339180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360339180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 14 " "Parameter \"WIDTHAD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360339180 ""}  } { { "db/altsyncram_99f1.tdf" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/db/altsyncram_99f1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1393360339180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr system:CPU\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"system:CPU\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360339255 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "../source/system_fpga.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/system_fpga.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1393360347502 "|system_fpga|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "../source/system_fpga.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/system_fpga.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1393360347502 "|system_fpga|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "../source/system_fpga.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/system_fpga.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1393360347502 "|system_fpga|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "../source/system_fpga.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/system_fpga.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1393360347502 "|system_fpga|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "../source/system_fpga.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/system_fpga.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1393360347502 "|system_fpga|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "../source/system_fpga.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/system_fpga.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1393360347502 "|system_fpga|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "../source/system_fpga.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/system_fpga.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1393360347502 "|system_fpga|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "../source/system_fpga.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/system_fpga.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1393360347502 "|system_fpga|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "../source/system_fpga.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/system_fpga.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1393360347502 "|system_fpga|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "../source/system_fpga.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/system_fpga.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1393360347502 "|system_fpga|LEDG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1393360347502 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1393360347845 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1393360350151 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1393360350151 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1393360350207 "|system_fpga|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1393360350207 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1393360350321 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1393360351918 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1393360351918 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "../source/system_fpga.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/system_fpga.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1393360352942 "|system_fpga|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../source/system_fpga.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/system_fpga.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1393360352942 "|system_fpga|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../source/system_fpga.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/system_fpga.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1393360352942 "|system_fpga|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "../source/system_fpga.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/system_fpga.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1393360352942 "|system_fpga|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "../source/system_fpga.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/system_fpga.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1393360352942 "|system_fpga|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1393360352942 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4604 " "Implemented 4604 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1393360352943 ""} { "Info" "ICUT_CUT_TM_OPINS" "84 " "Implemented 84 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1393360352943 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4429 " "Implemented 4429 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1393360352943 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1393360352943 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1393360352943 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "446 " "Peak virtual memory: 446 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1393360353119 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 25 15:32:33 2014 " "Processing ended: Tue Feb 25 15:32:33 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1393360353119 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1393360353119 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1393360353119 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1393360353119 ""}
