

================================================================
== Vivado HLS Report for 'poly_lift'
================================================================
* Date:           Sun Aug 23 21:46:41 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru01
* Solution:       enc
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.122|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  10499|  10499|  10499|  10499|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  2792|  2792|         4|          -|          -|   698|    no    |
        |- Loop 2  |  2792|  2792|         4|          -|          -|   698|    no    |
        |- Loop 3  |  2103|  2103|         3|          -|          -|   701|    no    |
        |- Loop 4  |  1402|  1402|         2|          -|          -|   701|    no    |
        |- Loop 5  |  1400|  1400|         2|          -|          -|   700|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      5|       -|       -|
|Expression       |        -|      0|       0|     559|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        1|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     446|
|Register         |        -|      -|     418|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        1|      5|     418|    1005|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +----------------------------------------------------------+------------------------------------------------------+---------------------+
    |                         Instance                         |                        Module                        |      Expression     |
    +----------------------------------------------------------+------------------------------------------------------+---------------------+
    |crypto_kem_enc_ama_addmuladd_2ns_3ns_16s_16ns_16_1_1_U59  |crypto_kem_enc_ama_addmuladd_2ns_3ns_16s_16ns_16_1_1  | (i0 + i1) * i2 + i3 |
    |crypto_kem_enc_mac_muladd_16s_2ns_16ns_16_1_1_U57         |crypto_kem_enc_mac_muladd_16s_2ns_16ns_16_1_1         |     i0 * i1 + i2    |
    |crypto_kem_enc_mac_muladd_16s_2ns_16ns_16_1_1_U58         |crypto_kem_enc_mac_muladd_16s_2ns_16ns_16_1_1         |     i0 + i1 * i2    |
    |crypto_kem_enc_mac_muladd_2ns_16s_16ns_16_1_1_U60         |crypto_kem_enc_mac_muladd_2ns_16s_16ns_16_1_1         |     i0 * i1 + i2    |
    |crypto_kem_enc_mac_muladd_2ns_16s_16ns_16_1_1_U61         |crypto_kem_enc_mac_muladd_2ns_16s_16ns_16_1_1         |     i0 * i1 + i2    |
    +----------------------------------------------------------+------------------------------------------------------+---------------------+

    * Memory: 
    +------------+--------------------+---------+---+----+------+-----+------+-------------+
    |   Memory   |       Module       | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------+--------------------+---------+---+----+------+-----+------+-------------+
    |b_coeffs_U  |poly_lift_b_coeffs  |        1|  0|   0|   701|   16|     1|        11216|
    +------------+--------------------+---------+---+----+------+-----+------+-------------+
    |Total       |                    |        1|  0|   0|   701|   16|     1|        11216|
    +------------+--------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_989_p2                  |     *    |      0|  0|   6|          16|           2|
    |a_assign_cast_fu_629_p2        |     +    |      0|  0|  15|           8|           8|
    |a_assign_fu_623_p2             |     +    |      0|  0|  23|          16|          16|
    |fold1_i_cast_fu_753_p2         |     +    |      0|  0|   2|           2|           2|
    |fold2_i_cast_fu_791_p2         |     +    |      0|  0|  10|           2|           2|
    |fold_i_cast_fu_711_p2          |     +    |      0|  0|   2|           4|           4|
    |grp_fu_385_p2                  |     +    |      0|  0|  10|           2|           1|
    |i_5_fu_421_p2                  |     +    |      0|  0|  17|          10|           1|
    |i_6_fu_513_p2                  |     +    |      0|  0|  17|           1|          10|
    |i_7_fu_558_p2                  |     +    |      0|  0|  17|          10|           1|
    |i_8_fu_874_p2                  |     +    |      0|  0|  17|          10|           1|
    |i_9_fu_936_p2                  |     +    |      0|  0|  17|           2|          10|
    |r_3_fu_721_p2                  |     +    |      0|  0|  15|           6|           6|
    |r_4_fu_772_p2                  |     +    |      0|  0|  13|           4|           4|
    |r_5_fu_799_p2                  |     +    |      0|  0|  12|           3|           3|
    |r_fu_659_p2                    |     +    |      0|  0|  16|           9|           9|
    |t_fu_805_p2                    |     +    |      0|  0|  12|           3|           3|
    |tmp2_fu_527_p2                 |     +    |      0|  0|   2|          15|          15|
    |tmp_20_fu_459_p2               |     +    |      0|  0|  23|          16|          16|
    |tmp_32_fu_476_p2               |     +    |      0|  0|  17|           3|          10|
    |tmp_35_fu_487_p2               |     +    |      0|  0|  17|           2|          10|
    |tmp_37_fu_498_p2               |     +    |      0|  0|  17|           3|          10|
    |tmp_39_fu_532_p2               |     +    |      0|  0|   2|          15|          15|
    |tmp_42_fu_546_p2               |     +    |      0|  0|  23|          16|          16|
    |tmp_46_fu_679_p2               |     +    |      0|  0|   2|           4|           4|
    |tmp_49_fu_705_p2               |     +    |      0|  0|  10|           2|           2|
    |tmp_50_fu_737_p2               |     +    |      0|  0|   2|           2|           2|
    |tmp_63_fu_653_p2               |     +    |      0|  0|  15|           8|           8|
    |tmp_fu_396_p2                  |     +    |      0|  0|  23|          16|          16|
    |tmp_290_i_fu_952_p2            |     -    |      0|  0|  23|          16|          16|
    |tmp_292_i_fu_967_p2            |     -    |      0|  0|  23|          16|          16|
    |tmp_49_i_cast_fu_895_p2        |     -    |      0|  0|  20|           1|          13|
    |tmp_314_i_fu_827_p2            |    and   |      0|  0|   3|           3|           3|
    |tmp_316_i_fu_851_p2            |    and   |      0|  0|   3|           3|           3|
    |exitcond1_fu_465_p2            |   icmp   |      0|  0|  13|          10|          10|
    |exitcond2_fu_410_p2            |   icmp   |      0|  0|  13|          10|          10|
    |exitcond_fu_552_p2             |   icmp   |      0|  0|  13|          10|          10|
    |exitcond_i_fu_868_p2           |   icmp   |      0|  0|  13|          10|          10|
    |tmp_30_fu_436_p2               |   icmp   |      0|  0|   8|           2|           2|
    |tmp_i6_fu_930_p2               |   icmp   |      0|  0|  13|          10|           1|
    |tmp_58_fu_905_p2               |    or    |      0|  0|  13|          13|          13|
    |c_cast_fu_819_p3               |  select  |      0|  0|   2|           1|           2|
    |tmp_315_i_cast_cast_fu_843_p3  |  select  |      0|  0|   2|           1|           2|
    |tmp_31_fu_448_p3               |  select  |      0|  0|   2|           1|           2|
    |not_tmp_37_i_fu_837_p2         |    xor   |      0|  0|   2|           1|           2|
    |tmp_317_i_fu_861_p2            |    xor   |      0|  0|  16|          16|          16|
    |tmp_40_fu_442_p2               |    xor   |      0|  0|   3|           2|           3|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 559|         336|         341|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |a_coeffs_address0  |   27|          5|   10|         50|
    |a_coeffs_address1  |   21|          4|   10|         40|
    |ap_NS_fsm          |  105|         22|    1|         22|
    |b_coeffs_address0  |   50|         11|   10|        110|
    |b_coeffs_address1  |   41|          8|   10|         80|
    |b_coeffs_d0        |   38|          7|   16|        112|
    |b_coeffs_d1        |   38|          7|   16|        112|
    |grp_fu_385_p0      |   15|          3|    2|          6|
    |i_1_reg_340        |    9|          2|   10|         20|
    |i_2_reg_352        |    9|          2|   10|         20|
    |i_i5_reg_374       |    9|          2|   10|         20|
    |i_i_reg_363        |    9|          2|   10|         20|
    |i_reg_317          |    9|          2|   10|         20|
    |r_coeffs_address0  |   15|          3|   10|         30|
    |r_coeffs_d0        |   15|          3|   16|         48|
    |tmp_13_reg_298     |    9|          2|   16|         32|
    |tmp_14_reg_308     |    9|          2|   16|         32|
    |tmp_s_reg_288      |    9|          2|   16|         32|
    |zj_reg_328         |    9|          2|    2|          4|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  446|         91|  201|        810|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |a_coeffs_load_1_reg_1035  |  16|   0|   16|          0|
    |a_coeffs_load_3_reg_1106  |  16|   0|   16|          0|
    |a_coeffs_load_reg_1028    |  16|   0|   16|          0|
    |ap_CS_fsm                 |  21|   0|   21|          0|
    |b_coeffs_addr_6_reg_1200  |  10|   0|   10|          0|
    |b_coeffs_addr_7_reg_1229  |  10|   0|   10|          0|
    |b_coeffs_load_1_reg_1118  |  16|   0|   16|          0|
    |fold1_i_cast_reg_1210     |   2|   0|    2|          0|
    |i_1_reg_340               |  10|   0|   10|          0|
    |i_2_reg_352               |  10|   0|   10|          0|
    |i_5_reg_1091              |  10|   0|   10|          0|
    |i_6_reg_1182              |  10|   0|   10|          0|
    |i_7_reg_1195              |  10|   0|   10|          0|
    |i_8_reg_1224              |  10|   0|   10|          0|
    |i_9_reg_1238              |  10|   0|   10|          0|
    |i_i5_reg_374              |  10|   0|   10|          0|
    |i_i_reg_363               |  10|   0|   10|          0|
    |i_reg_317                 |  10|   0|   10|          0|
    |reg_392                   |  16|   0|   16|          0|
    |tmp1_reg_1101             |  16|   0|   16|          0|
    |tmp_13_reg_298            |  16|   0|   16|          0|
    |tmp_14_reg_308            |  16|   0|   16|          0|
    |tmp_17_reg_1096           |  16|   0|   16|          0|
    |tmp_24_reg_1128           |  16|   0|   16|          0|
    |tmp_25_reg_1113           |   2|   0|    2|          0|
    |tmp_27_reg_1133           |  16|   0|   16|          0|
    |tmp_289_i_reg_1248        |  10|   0|   64|         54|
    |tmp_29_reg_1138           |  16|   0|   16|          0|
    |tmp_310_i_cast_reg_1205   |   4|   0|    4|          0|
    |tmp_31_reg_1123           |   2|   0|    2|          0|
    |tmp_34_reg_1147           |  10|   0|   64|         54|
    |tmp_42_reg_1187           |  16|   0|   16|          0|
    |tmp_44_reg_1177           |  15|   0|   15|          0|
    |tmp_52_reg_1216           |   2|   0|    2|          0|
    |tmp_s_reg_288             |  16|   0|   16|          0|
    |zj_cast9_reg_1073         |   2|   0|    3|          1|
    |zj_cast_reg_1078          |   2|   0|   16|         14|
    |zj_reg_328                |   2|   0|    2|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 418|   0|  541|        123|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |   poly_lift  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |   poly_lift  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |   poly_lift  | return value |
|ap_done            | out |    1| ap_ctrl_hs |   poly_lift  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |   poly_lift  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |   poly_lift  | return value |
|r_coeffs_address0  | out |   10|  ap_memory |   r_coeffs   |     array    |
|r_coeffs_ce0       | out |    1|  ap_memory |   r_coeffs   |     array    |
|r_coeffs_we0       | out |    1|  ap_memory |   r_coeffs   |     array    |
|r_coeffs_d0        | out |   16|  ap_memory |   r_coeffs   |     array    |
|a_coeffs_address0  | out |   10|  ap_memory |   a_coeffs   |     array    |
|a_coeffs_ce0       | out |    1|  ap_memory |   a_coeffs   |     array    |
|a_coeffs_q0        |  in |   16|  ap_memory |   a_coeffs   |     array    |
|a_coeffs_address1  | out |   10|  ap_memory |   a_coeffs   |     array    |
|a_coeffs_ce1       | out |    1|  ap_memory |   a_coeffs   |     array    |
|a_coeffs_q1        |  in |   16|  ap_memory |   a_coeffs   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / (!exitcond2)
	8  / (exitcond2)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	4  / true
8 --> 
	9  / true
9 --> 
	10  / (!exitcond1)
	13  / (exitcond1)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	9  / true
13 --> 
	14  / (!exitcond)
	16  / (exitcond)
14 --> 
	15  / true
15 --> 
	13  / true
16 --> 
	17  / (!exitcond_i)
	18  / (exitcond_i)
17 --> 
	16  / true
18 --> 
	19  / true
19 --> 
	20  / (!tmp_i6)
	21  / (tmp_i6)
20 --> 
	19  / true
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 22 [1/1] (2.77ns)   --->   "%b_coeffs = alloca [701 x i16], align 2" [poly.c:103]   --->   Operation 22 'alloca' 'b_coeffs' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%a_coeffs_addr = getelementptr [701 x i16]* %a_coeffs, i64 0, i64 0" [poly.c:115]   --->   Operation 23 'getelementptr' 'a_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (2.77ns)   --->   "%a_coeffs_load = load i16* %a_coeffs_addr, align 2" [poly.c:115]   --->   Operation 24 'load' 'a_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%a_coeffs_addr_1 = getelementptr [701 x i16]* %a_coeffs, i64 0, i64 1" [poly.c:115]   --->   Operation 25 'getelementptr' 'a_coeffs_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (2.77ns)   --->   "%a_coeffs_load_1 = load i16* %a_coeffs_addr_1, align 2" [poly.c:115]   --->   Operation 26 'load' 'a_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>

State 2 <SV = 1> <Delay = 5.54>
ST_2 : Operation 27 [1/2] (2.77ns)   --->   "%a_coeffs_load = load i16* %a_coeffs_addr, align 2" [poly.c:115]   --->   Operation 27 'load' 'a_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_2 : Operation 28 [1/2] (2.77ns)   --->   "%a_coeffs_load_1 = load i16* %a_coeffs_addr_1, align 2" [poly.c:115]   --->   Operation 28 'load' 'a_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%a_coeffs_addr_2 = getelementptr [701 x i16]* %a_coeffs, i64 0, i64 2" [poly.c:115]   --->   Operation 29 'getelementptr' 'a_coeffs_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (2.77ns)   --->   "%a_coeffs_load_2 = load i16* %a_coeffs_addr_2, align 2" [poly.c:115]   --->   Operation 30 'load' 'a_coeffs_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%b_coeffs_addr_1 = getelementptr [701 x i16]* %b_coeffs, i64 0, i64 1" [poly.c:116]   --->   Operation 31 'getelementptr' 'b_coeffs_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (2.77ns)   --->   "store i16 %a_coeffs_load_1, i16* %b_coeffs_addr_1, align 2" [poly.c:116]   --->   Operation 32 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>

State 3 <SV = 2> <Delay = 7.38>
ST_3 : Operation 33 [1/2] (2.77ns)   --->   "%a_coeffs_load_2 = load i16* %a_coeffs_addr_2, align 2" [poly.c:115]   --->   Operation 33 'load' 'a_coeffs_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_3 : Operation 34 [1/1] (1.84ns)   --->   "%tmp = add i16 %a_coeffs_load_2, %a_coeffs_load" [poly.c:115]   --->   Operation 34 'add' 'tmp' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%b_coeffs_addr = getelementptr [701 x i16]* %b_coeffs, i64 0, i64 0" [poly.c:115]   --->   Operation 35 'getelementptr' 'b_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (2.77ns)   --->   "store i16 %tmp, i16* %b_coeffs_addr, align 2" [poly.c:115]   --->   Operation 36 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%b_coeffs_addr_2 = getelementptr [701 x i16]* %b_coeffs, i64 0, i64 2" [poly.c:117]   --->   Operation 37 'getelementptr' 'b_coeffs_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (2.77ns)   --->   "store i16 %a_coeffs_load_2, i16* %b_coeffs_addr_2, align 2" [poly.c:117]   --->   Operation 38 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_3 : Operation 39 [1/1] (1.35ns)   --->   "br label %1" [poly.c:120]   --->   Operation 39 'br' <Predicate = true> <Delay = 1.35>

State 4 <SV = 3> <Delay = 8.15>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_s = phi i16 [ %tmp, %0 ], [ %tmp_24, %2 ]" [poly.c:115]   --->   Operation 40 'phi' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_13 = phi i16 [ %a_coeffs_load_2, %0 ], [ %tmp_29, %2 ]" [poly.c:115]   --->   Operation 41 'phi' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_14 = phi i16 [ %a_coeffs_load_1, %0 ], [ %tmp_27, %2 ]" [poly.c:115]   --->   Operation 42 'phi' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%i = phi i10 [ 3, %0 ], [ %i_5, %2 ]"   --->   Operation 43 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zj = phi i2 [ 0, %0 ], [ %tmp_31, %2 ]" [poly.c:125]   --->   Operation 44 'phi' 'zj' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zj_cast9 = zext i2 %zj to i3" [poly.c:120]   --->   Operation 45 'zext' 'zj_cast9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zj_cast = zext i2 %zj to i16" [poly.c:120]   --->   Operation 46 'zext' 'zj_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.43ns)   --->   "%exitcond2 = icmp eq i10 %i, -323" [poly.c:120]   --->   Operation 47 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 698, i64 698, i64 698)"   --->   Operation 48 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %3, label %2" [poly.c:120]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_21 = zext i10 %i to i64" [poly.c:122]   --->   Operation 50 'zext' 'tmp_21' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%a_coeffs_addr_3 = getelementptr [701 x i16]* %a_coeffs, i64 0, i64 %tmp_21" [poly.c:122]   --->   Operation 51 'getelementptr' 'a_coeffs_addr_3' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 52 [2/2] (2.77ns)   --->   "%a_coeffs_load_3 = load i16* %a_coeffs_addr_3, align 2" [poly.c:122]   --->   Operation 52 'load' 'a_coeffs_load_3' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_4 : Operation 53 [2/2] (2.77ns)   --->   "%b_coeffs_load = load i16* %b_coeffs_addr, align 2" [poly.c:122]   --->   Operation 53 'load' 'b_coeffs_load' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_4 : Operation 54 [2/2] (2.77ns)   --->   "%b_coeffs_load_1 = load i16* %b_coeffs_addr_1, align 2" [poly.c:123]   --->   Operation 54 'load' 'b_coeffs_load_1' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_4 : Operation 55 [1/1] (1.74ns)   --->   "%i_5 = add i10 %i, 1" [poly.c:120]   --->   Operation 55 'add' 'i_5' <Predicate = (!exitcond2)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (1.20ns)   --->   "%tmp_15 = add i2 %zj, 1" [poly.c:127]   --->   Operation 56 'add' 'tmp_15' <Predicate = (exitcond2)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_15_cast = zext i2 %tmp_15 to i16" [poly.c:127]   --->   Operation 57 'zext' 'tmp_15_cast' <Predicate = (exitcond2)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (2.82ns) (grouped into DSP with root node tmp_17)   --->   "%tmp_16 = mul i16 %a_coeffs_load, %tmp_15_cast" [poly.c:127]   --->   Operation 58 'mul' 'tmp_16' <Predicate = (exitcond2)> <Delay = 2.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 59 [1/1] (3.53ns) (root node of the DSP)   --->   "%tmp_17 = add i16 %tmp_16, %tmp_14" [poly.c:127]   --->   Operation 59 'add' 'tmp_17' <Predicate = (exitcond2)> <Delay = 3.53> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 60 [1/1] (4.62ns)   --->   "%tmp_18 = mul i16 %a_coeffs_load, %zj_cast" [poly.c:128]   --->   Operation 60 'mul' 'tmp_18' <Predicate = (exitcond2)> <Delay = 4.62> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (2.82ns) (grouped into DSP with root node tmp1)   --->   "%tmp_19 = mul i16 %a_coeffs_load_1, %tmp_15_cast" [poly.c:129]   --->   Operation 61 'mul' 'tmp_19' <Predicate = (exitcond2)> <Delay = 2.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 62 [1/1] (3.53ns) (root node of the DSP)   --->   "%tmp1 = add i16 %tmp_18, %tmp_19" [poly.c:129]   --->   Operation 62 'add' 'tmp1' <Predicate = (exitcond2)> <Delay = 3.53> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 63 [1/1] (2.77ns)   --->   "store i16 %tmp_s, i16* %b_coeffs_addr, align 2" [poly.c:131]   --->   Operation 63 'store' <Predicate = (exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>

State 5 <SV = 4> <Delay = 2.80>
ST_5 : Operation 64 [1/2] (2.77ns)   --->   "%a_coeffs_load_3 = load i16* %a_coeffs_addr_3, align 2" [poly.c:122]   --->   Operation 64 'load' 'a_coeffs_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_5 : Operation 65 [1/2] (2.77ns)   --->   "%b_coeffs_load = load i16* %b_coeffs_addr, align 2" [poly.c:122]   --->   Operation 65 'load' 'b_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_5 : Operation 66 [1/1] (1.20ns)   --->   "%tmp_25 = add i2 %zj, 1" [poly.c:123]   --->   Operation 66 'add' 'tmp_25' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/2] (2.77ns)   --->   "%b_coeffs_load_1 = load i16* %b_coeffs_addr_1, align 2" [poly.c:123]   --->   Operation 67 'load' 'b_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_5 : Operation 68 [2/2] (2.77ns)   --->   "%b_coeffs_load_2 = load i16* %b_coeffs_addr_2, align 2" [poly.c:124]   --->   Operation 68 'load' 'b_coeffs_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_5 : Operation 69 [1/1] (0.79ns)   --->   "%tmp_30 = icmp ne i2 %tmp_25, -1" [poly.c:125]   --->   Operation 69 'icmp' 'tmp_30' <Predicate = true> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node tmp_31)   --->   "%tmp_40 = xor i2 %zj, -2" [poly.c:125]   --->   Operation 70 'xor' 'tmp_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.81ns) (out node of the LUT)   --->   "%tmp_31 = select i1 %tmp_30, i2 %tmp_25, i2 %tmp_40" [poly.c:125]   --->   Operation 71 'select' 'tmp_31' <Predicate = true> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 9.12>
ST_6 : Operation 72 [1/1] (0.00ns) (grouped into DSP with root node tmp_24)   --->   "%tmp_22 = add i3 %zj_cast9, 2" [poly.c:122]   --->   Operation 72 'add' 'tmp_22' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 73 [1/1] (0.00ns) (grouped into DSP with root node tmp_24)   --->   "%tmp_23_cast = zext i3 %tmp_22 to i16" [poly.c:122]   --->   Operation 73 'zext' 'tmp_23_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (2.82ns) (grouped into DSP with root node tmp_24)   --->   "%tmp_23 = mul i16 %tmp_23_cast, %a_coeffs_load_3" [poly.c:122]   --->   Operation 74 'mul' 'tmp_23' <Predicate = true> <Delay = 2.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 75 [1/1] (3.53ns) (root node of the DSP)   --->   "%tmp_24 = add i16 %tmp_23, %b_coeffs_load" [poly.c:122]   --->   Operation 75 'add' 'tmp_24' <Predicate = true> <Delay = 3.53> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 76 [1/1] (2.77ns)   --->   "store i16 %tmp_24, i16* %b_coeffs_addr, align 2" [poly.c:122]   --->   Operation 76 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_26_cast = zext i2 %tmp_25 to i16" [poly.c:123]   --->   Operation 77 'zext' 'tmp_26_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (2.82ns) (grouped into DSP with root node tmp_27)   --->   "%tmp_26 = mul i16 %tmp_26_cast, %a_coeffs_load_3" [poly.c:123]   --->   Operation 78 'mul' 'tmp_26' <Predicate = true> <Delay = 2.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 79 [1/1] (3.53ns) (root node of the DSP)   --->   "%tmp_27 = add i16 %tmp_26, %b_coeffs_load_1" [poly.c:123]   --->   Operation 79 'add' 'tmp_27' <Predicate = true> <Delay = 3.53> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 80 [1/1] (2.77ns)   --->   "store i16 %tmp_27, i16* %b_coeffs_addr_1, align 2" [poly.c:123]   --->   Operation 80 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_6 : Operation 81 [1/1] (2.82ns) (grouped into DSP with root node tmp_29)   --->   "%tmp_28 = mul i16 %zj_cast, %a_coeffs_load_3" [poly.c:124]   --->   Operation 81 'mul' 'tmp_28' <Predicate = true> <Delay = 2.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 82 [1/2] (2.77ns)   --->   "%b_coeffs_load_2 = load i16* %b_coeffs_addr_2, align 2" [poly.c:124]   --->   Operation 82 'load' 'b_coeffs_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_6 : Operation 83 [1/1] (3.53ns) (root node of the DSP)   --->   "%tmp_29 = add i16 %tmp_28, %b_coeffs_load_2" [poly.c:124]   --->   Operation 83 'add' 'tmp_29' <Predicate = true> <Delay = 3.53> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.77>
ST_7 : Operation 84 [1/1] (2.77ns)   --->   "store i16 %tmp_29, i16* %b_coeffs_addr_2, align 2" [poly.c:124]   --->   Operation 84 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "br label %1" [poly.c:120]   --->   Operation 85 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 4.61>
ST_8 : Operation 86 [1/1] (1.84ns)   --->   "%tmp_20 = add i16 %tmp1, %tmp_13" [poly.c:129]   --->   Operation 86 'add' 'tmp_20' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (2.77ns)   --->   "store i16 %tmp_17, i16* %b_coeffs_addr_1, align 2" [poly.c:132]   --->   Operation 87 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_8 : Operation 88 [1/1] (2.77ns)   --->   "store i16 %tmp_20, i16* %b_coeffs_addr_2, align 2" [poly.c:133]   --->   Operation 88 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_8 : Operation 89 [1/1] (1.35ns)   --->   "br label %4" [poly.c:134]   --->   Operation 89 'br' <Predicate = true> <Delay = 1.35>

State 9 <SV = 5> <Delay = 2.77>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%i_1 = phi i10 [ 3, %3 ], [ %i_6, %5 ]"   --->   Operation 90 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (1.43ns)   --->   "%exitcond1 = icmp eq i10 %i_1, -323" [poly.c:134]   --->   Operation 91 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 698, i64 698, i64 698)"   --->   Operation 92 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader.preheader, label %5" [poly.c:134]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_34 = zext i10 %i_1 to i64" [poly.c:135]   --->   Operation 94 'zext' 'tmp_34' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%a_coeffs_addr_4 = getelementptr [701 x i16]* %a_coeffs, i64 0, i64 %tmp_34" [poly.c:135]   --->   Operation 95 'getelementptr' 'a_coeffs_addr_4' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_9 : Operation 96 [2/2] (2.77ns)   --->   "%a_coeffs_load_4 = load i16* %a_coeffs_addr_4, align 2" [poly.c:135]   --->   Operation 96 'load' 'a_coeffs_load_4' <Predicate = (!exitcond1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%b_coeffs_addr_3 = getelementptr [701 x i16]* %b_coeffs, i64 0, i64 700" [poly.c:140]   --->   Operation 97 'getelementptr' 'b_coeffs_addr_3' <Predicate = (exitcond1)> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (1.35ns)   --->   "br label %.preheader" [poly.c:139]   --->   Operation 98 'br' <Predicate = (exitcond1)> <Delay = 1.35>

State 10 <SV = 6> <Delay = 4.52>
ST_10 : Operation 99 [1/1] (1.74ns)   --->   "%tmp_32 = add i10 -3, %i_1" [poly.c:135]   --->   Operation 99 'add' 'tmp_32' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_33 = zext i10 %tmp_32 to i64" [poly.c:135]   --->   Operation 100 'zext' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%b_coeffs_addr_4 = getelementptr [701 x i16]* %b_coeffs, i64 0, i64 %tmp_33" [poly.c:135]   --->   Operation 101 'getelementptr' 'b_coeffs_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [2/2] (2.77ns)   --->   "%b_coeffs_load_3 = load i16* %b_coeffs_addr_4, align 2" [poly.c:135]   --->   Operation 102 'load' 'b_coeffs_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_10 : Operation 103 [1/2] (2.77ns)   --->   "%a_coeffs_load_4 = load i16* %a_coeffs_addr_4, align 2" [poly.c:135]   --->   Operation 103 'load' 'a_coeffs_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_10 : Operation 104 [1/1] (1.74ns)   --->   "%tmp_35 = add i10 -1, %i_1" [poly.c:135]   --->   Operation 104 'add' 'tmp_35' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_36 = zext i10 %tmp_35 to i64" [poly.c:135]   --->   Operation 105 'zext' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%a_coeffs_addr_5 = getelementptr [701 x i16]* %a_coeffs, i64 0, i64 %tmp_36" [poly.c:135]   --->   Operation 106 'getelementptr' 'a_coeffs_addr_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 107 [2/2] (2.77ns)   --->   "%a_coeffs_load_5 = load i16* %a_coeffs_addr_5, align 2" [poly.c:135]   --->   Operation 107 'load' 'a_coeffs_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_10 : Operation 108 [1/1] (1.74ns)   --->   "%tmp_37 = add i10 -2, %i_1" [poly.c:135]   --->   Operation 108 'add' 'tmp_37' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_38 = zext i10 %tmp_37 to i64" [poly.c:135]   --->   Operation 109 'zext' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%a_coeffs_addr_6 = getelementptr [701 x i16]* %a_coeffs, i64 0, i64 %tmp_38" [poly.c:135]   --->   Operation 110 'getelementptr' 'a_coeffs_addr_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 111 [2/2] (2.77ns)   --->   "%a_coeffs_load_6 = load i16* %a_coeffs_addr_6, align 2" [poly.c:135]   --->   Operation 111 'load' 'a_coeffs_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_44 = trunc i16 %a_coeffs_load_4 to i15" [poly.c:135]   --->   Operation 112 'trunc' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (1.74ns)   --->   "%i_6 = add i10 1, %i_1" [poly.c:134]   --->   Operation 113 'add' 'i_6' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 7> <Delay = 7.89>
ST_11 : Operation 114 [1/2] (2.77ns)   --->   "%b_coeffs_load_3 = load i16* %b_coeffs_addr_4, align 2" [poly.c:135]   --->   Operation 114 'load' 'b_coeffs_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_11 : Operation 115 [1/2] (2.77ns)   --->   "%a_coeffs_load_5 = load i16* %a_coeffs_addr_5, align 2" [poly.c:135]   --->   Operation 115 'load' 'a_coeffs_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_11 : Operation 116 [1/2] (2.77ns)   --->   "%a_coeffs_load_6 = load i16* %a_coeffs_addr_6, align 2" [poly.c:135]   --->   Operation 116 'load' 'a_coeffs_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_45 = trunc i16 %a_coeffs_load_5 to i15" [poly.c:135]   --->   Operation 117 'trunc' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_53 = trunc i16 %a_coeffs_load_6 to i15" [poly.c:135]   --->   Operation 118 'trunc' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i15 %tmp_44, %tmp_53" [poly.c:135]   --->   Operation 119 'add' 'tmp2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 120 [1/1] (3.28ns) (root node of TernaryAdder)   --->   "%tmp_39 = add i15 %tmp2, %tmp_45" [poly.c:135]   --->   Operation 120 'add' 'tmp_39' <Predicate = true> <Delay = 3.28> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_41 = call i16 @_ssdm_op_BitConcatenate.i16.i15.i1(i15 %tmp_39, i1 false)" [poly.c:135]   --->   Operation 121 'bitconcatenate' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (1.84ns)   --->   "%tmp_42 = add i16 %b_coeffs_load_3, %tmp_41" [poly.c:135]   --->   Operation 122 'add' 'tmp_42' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 8> <Delay = 2.77>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "%b_coeffs_addr_5 = getelementptr [701 x i16]* %b_coeffs, i64 0, i64 %tmp_34" [poly.c:135]   --->   Operation 123 'getelementptr' 'b_coeffs_addr_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 124 [1/1] (2.77ns)   --->   "store i16 %tmp_42, i16* %b_coeffs_addr_5, align 2" [poly.c:135]   --->   Operation 124 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "br label %4" [poly.c:134]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 6> <Delay = 2.77>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "%i_2 = phi i10 [ %i_7, %6 ], [ 0, %.preheader.preheader ]"   --->   Operation 126 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (1.43ns)   --->   "%exitcond = icmp eq i10 %i_2, -323" [poly.c:139]   --->   Operation 127 'icmp' 'exitcond' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 701, i64 701, i64 701)"   --->   Operation 128 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (1.74ns)   --->   "%i_7 = add i10 %i_2, 1" [poly.c:139]   --->   Operation 129 'add' 'i_7' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader9.preheader, label %6" [poly.c:139]   --->   Operation 130 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_43 = zext i10 %i_2 to i64" [poly.c:140]   --->   Operation 131 'zext' 'tmp_43' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%b_coeffs_addr_6 = getelementptr [701 x i16]* %b_coeffs, i64 0, i64 %tmp_43" [poly.c:140]   --->   Operation 132 'getelementptr' 'b_coeffs_addr_6' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 133 [2/2] (2.77ns)   --->   "%b_coeffs_load_4 = load i16* %b_coeffs_addr_6, align 2" [poly.c:140]   --->   Operation 133 'load' 'b_coeffs_load_4' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_13 : Operation 134 [2/2] (2.77ns)   --->   "%b_coeffs_load_5 = load i16* %b_coeffs_addr_3, align 2" [poly.c:140]   --->   Operation 134 'load' 'b_coeffs_load_5' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_13 : Operation 135 [1/1] (1.35ns)   --->   "br label %.preheader9" [poly.c:25->poly.c:143]   --->   Operation 135 'br' <Predicate = (exitcond)> <Delay = 1.35>

State 14 <SV = 7> <Delay = 8.73>
ST_14 : Operation 136 [1/2] (2.77ns)   --->   "%b_coeffs_load_4 = load i16* %b_coeffs_addr_6, align 2" [poly.c:140]   --->   Operation 136 'load' 'b_coeffs_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_14 : Operation 137 [1/2] (2.77ns)   --->   "%b_coeffs_load_5 = load i16* %b_coeffs_addr_3, align 2" [poly.c:140]   --->   Operation 137 'load' 'b_coeffs_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_14 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node a_assign)   --->   "%tmp_54 = shl i16 %b_coeffs_load_5, 1" [poly.c:140]   --->   Operation 138 'shl' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_55 = trunc i16 %b_coeffs_load_5 to i7" [poly.c:140]   --->   Operation 139 'trunc' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_55, i1 false)" [poly.c:140]   --->   Operation 140 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_57 = trunc i16 %b_coeffs_load_4 to i8" [poly.c:140]   --->   Operation 141 'trunc' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_60 = trunc i16 %b_coeffs_load_4 to i4" [poly.c:140]   --->   Operation 142 'trunc' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_61 = trunc i16 %b_coeffs_load_5 to i3" [poly.c:140]   --->   Operation 143 'trunc' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_11 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_61, i1 false)" [poly.c:140]   --->   Operation 144 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_66 = trunc i16 %b_coeffs_load_5 to i1" [poly.c:140]   --->   Operation 145 'trunc' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_12 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %tmp_66, i1 false)" [poly.c:140]   --->   Operation 146 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_67 = trunc i16 %b_coeffs_load_4 to i2" [poly.c:140]   --->   Operation 147 'trunc' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 148 [1/1] (1.84ns) (out node of the LUT)   --->   "%a_assign = add i16 %b_coeffs_load_4, %tmp_54" [poly.c:140]   --->   Operation 148 'add' 'a_assign' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 149 [1/1] (1.71ns)   --->   "%a_assign_cast = add i8 %tmp_7, %tmp_57" [poly.c:5->poly.c:140]   --->   Operation 149 'add' 'a_assign_cast' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_62 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_assign, i32 8, i32 15)" [poly.c:10->poly.c:140]   --->   Operation 150 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_i_cast = zext i8 %tmp_62 to i9" [poly.c:10->poly.c:140]   --->   Operation 151 'zext' 'tmp_i_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_i_cast_27 = zext i8 %a_assign_cast to i9" [poly.c:10->poly.c:140]   --->   Operation 152 'zext' 'tmp_i_cast_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 153 [1/1] (1.71ns)   --->   "%tmp_63 = add i8 %a_assign_cast, %tmp_62" [poly.c:5->poly.c:140]   --->   Operation 153 'add' 'tmp_63' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 154 [1/1] (1.71ns)   --->   "%r = add i9 %tmp_i_cast, %tmp_i_cast_27" [poly.c:10->poly.c:140]   --->   Operation 154 'add' 'r' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_64 = call i5 @_ssdm_op_PartSelect.i5.i9.i32.i32(i9 %r, i32 4, i32 8)" [poly.c:11->poly.c:140]   --->   Operation 155 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_308_i_cast = zext i5 %tmp_64 to i6" [poly.c:11->poly.c:140]   --->   Operation 156 'zext' 'tmp_308_i_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 157 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_46 = add i4 %tmp_11, %tmp_60" [poly.c:140]   --->   Operation 157 'add' 'tmp_46' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_47 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %a_assign, i32 8, i32 11)" [poly.c:140]   --->   Operation 158 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_48 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %a_assign, i32 8, i32 9)" [poly.c:140]   --->   Operation 159 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 160 [1/1] (1.20ns)   --->   "%tmp_49 = add i2 %tmp_12, %tmp_67" [poly.c:140]   --->   Operation 160 'add' 'tmp_49' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 161 [1/1] (2.57ns) (root node of TernaryAdder)   --->   "%fold_i_cast = add i4 %tmp_46, %tmp_47" [poly.c:11->poly.c:140]   --->   Operation 161 'add' 'fold_i_cast' <Predicate = true> <Delay = 2.57> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_309_i_cast = zext i4 %fold_i_cast to i6" [poly.c:11->poly.c:140]   --->   Operation 162 'zext' 'tmp_309_i_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 163 [1/1] (1.54ns)   --->   "%r_3 = add i6 %tmp_308_i_cast, %tmp_309_i_cast" [poly.c:11->poly.c:140]   --->   Operation 163 'add' 'r_3' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_310_i_cast = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %r_3, i32 2, i32 5)" [poly.c:12->poly.c:140]   --->   Operation 164 'partselect' 'tmp_310_i_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 165 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_50 = add i2 %tmp_49, %tmp_48" [poly.c:140]   --->   Operation 165 'add' 'tmp_50' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_51 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %tmp_63, i32 4, i32 5)" [poly.c:5->poly.c:140]   --->   Operation 166 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 167 [1/1] (1.67ns) (root node of TernaryAdder)   --->   "%fold1_i_cast = add i2 %tmp_50, %tmp_51" [poly.c:12->poly.c:140]   --->   Operation 167 'add' 'fold1_i_cast' <Predicate = true> <Delay = 1.67> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_52 = call i2 @_ssdm_op_PartSelect.i2.i6.i32.i32(i6 %r_3, i32 2, i32 3)" [poly.c:13->poly.c:140]   --->   Operation 168 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>

State 15 <SV = 8> <Delay = 7.62>
ST_15 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_311_i_cast = zext i2 %fold1_i_cast to i4" [poly.c:12->poly.c:140]   --->   Operation 169 'zext' 'tmp_311_i_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 170 [1/1] (1.49ns)   --->   "%r_4 = add i4 %tmp_310_i_cast, %tmp_311_i_cast" [poly.c:12->poly.c:140]   --->   Operation 170 'add' 'r_4' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_65 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %r_4, i32 2, i32 3)" [poly.c:13->poly.c:140]   --->   Operation 171 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_312_i_cast = zext i2 %tmp_65 to i3" [poly.c:13->poly.c:140]   --->   Operation 172 'zext' 'tmp_312_i_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 173 [1/1] (1.20ns)   --->   "%fold2_i_cast = add i2 %tmp_52, %fold1_i_cast" [poly.c:13->poly.c:140]   --->   Operation 173 'add' 'fold2_i_cast' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_313_i_cast = zext i2 %fold2_i_cast to i3" [poly.c:13->poly.c:140]   --->   Operation 174 'zext' 'tmp_313_i_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 175 [1/1] (1.20ns)   --->   "%r_5 = add i3 %tmp_312_i_cast, %tmp_313_i_cast" [poly.c:13->poly.c:140]   --->   Operation 175 'add' 'r_5' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 176 [1/1] (1.34ns)   --->   "%t = add i3 -3, %r_5" [poly.c:15->poly.c:140]   --->   Operation 176 'add' 't' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %t, i32 2)" [poly.c:16->poly.c:140]   --->   Operation 177 'bitselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node tmp_317_i)   --->   "%c_cast = select i1 %tmp_68, i3 -1, i3 0" [poly.c:16->poly.c:140]   --->   Operation 178 'select' 'c_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node tmp_317_i)   --->   "%tmp_314_i = and i3 %r_5, %c_cast" [poly.c:18->poly.c:140]   --->   Operation 179 'and' 'tmp_314_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node tmp_317_i)   --->   "%tmp_314_i_cast = zext i3 %tmp_314_i to i16" [poly.c:18->poly.c:140]   --->   Operation 180 'zext' 'tmp_314_i_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node tmp_317_i)   --->   "%not_tmp_37_i = xor i1 %tmp_68, true" [poly.c:16->poly.c:140]   --->   Operation 181 'xor' 'not_tmp_37_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node tmp_317_i)   --->   "%tmp_315_i_cast_cast = select i1 %not_tmp_37_i, i3 -1, i3 0" [poly.c:18->poly.c:140]   --->   Operation 182 'select' 'tmp_315_i_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node tmp_317_i)   --->   "%tmp_316_i = and i3 %t, %tmp_315_i_cast_cast" [poly.c:18->poly.c:140]   --->   Operation 183 'and' 'tmp_316_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node tmp_317_i)   --->   "%tmp_316_i_cast = sext i3 %tmp_316_i to i16" [poly.c:18->poly.c:140]   --->   Operation 184 'sext' 'tmp_316_i_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 185 [1/1] (0.81ns) (out node of the LUT)   --->   "%tmp_317_i = xor i16 %tmp_314_i_cast, %tmp_316_i_cast" [poly.c:18->poly.c:140]   --->   Operation 185 'xor' 'tmp_317_i' <Predicate = true> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 186 [1/1] (2.77ns)   --->   "store i16 %tmp_317_i, i16* %b_coeffs_addr_6, align 2" [poly.c:140]   --->   Operation 186 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_15 : Operation 187 [1/1] (0.00ns)   --->   "br label %.preheader" [poly.c:139]   --->   Operation 187 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 7> <Delay = 2.77>
ST_16 : Operation 188 [1/1] (0.00ns)   --->   "%i_i = phi i10 [ %i_8, %7 ], [ 0, %.preheader9.preheader ]"   --->   Operation 188 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 189 [1/1] (1.43ns)   --->   "%exitcond_i = icmp eq i10 %i_i, -323" [poly.c:25->poly.c:143]   --->   Operation 189 'icmp' 'exitcond_i' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 190 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 701, i64 701, i64 701)"   --->   Operation 190 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 191 [1/1] (1.74ns)   --->   "%i_8 = add i10 %i_i, 1" [poly.c:25->poly.c:143]   --->   Operation 191 'add' 'i_8' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 192 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %poly_Z3_to_Zq.exit, label %7" [poly.c:25->poly.c:143]   --->   Operation 192 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_i3 = zext i10 %i_i to i64" [poly.c:26->poly.c:143]   --->   Operation 193 'zext' 'tmp_i3' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_16 : Operation 194 [1/1] (0.00ns)   --->   "%b_coeffs_addr_7 = getelementptr [701 x i16]* %b_coeffs, i64 0, i64 %tmp_i3" [poly.c:26->poly.c:143]   --->   Operation 194 'getelementptr' 'b_coeffs_addr_7' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_16 : Operation 195 [2/2] (2.77ns)   --->   "%b_coeffs_load_8 = load i16* %b_coeffs_addr_7, align 2" [poly.c:26->poly.c:143]   --->   Operation 195 'load' 'b_coeffs_load_8' <Predicate = (!exitcond_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_16 : Operation 196 [2/2] (2.77ns)   --->   "%last_coeff = load i16* %b_coeffs_addr_3, align 2" [poly.c:79->poly.c:146]   --->   Operation 196 'load' 'last_coeff' <Predicate = (exitcond_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>

State 17 <SV = 8> <Delay = 8.14>
ST_17 : Operation 197 [1/2] (2.77ns)   --->   "%b_coeffs_load_8 = load i16* %b_coeffs_addr_7, align 2" [poly.c:26->poly.c:143]   --->   Operation 197 'load' 'b_coeffs_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_17 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_56 = call i13 @_ssdm_op_PartSelect.i13.i16.i32.i32(i16 %b_coeffs_load_8, i32 1, i32 13)" [poly.c:26->poly.c:143]   --->   Operation 198 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 199 [1/1] (1.79ns)   --->   "%tmp_49_i_cast = sub i13 0, %tmp_56" [poly.c:26->poly.c:143]   --->   Operation 199 'sub' 'tmp_49_i_cast' <Predicate = true> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_69 = trunc i16 %b_coeffs_load_8 to i13" [poly.c:26->poly.c:143]   --->   Operation 200 'trunc' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 201 [1/1] (0.80ns)   --->   "%tmp_58 = or i13 %tmp_69, %tmp_49_i_cast" [poly.c:26->poly.c:143]   --->   Operation 201 'or' 'tmp_58' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_59 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %b_coeffs_load_8, i32 13, i32 15)" [poly.c:26->poly.c:143]   --->   Operation 202 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_51_i = call i16 @_ssdm_op_BitConcatenate.i16.i3.i13(i3 %tmp_59, i13 %tmp_58)" [poly.c:26->poly.c:143]   --->   Operation 203 'bitconcatenate' 'tmp_51_i' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 204 [1/1] (2.77ns)   --->   "store i16 %tmp_51_i, i16* %b_coeffs_addr_7, align 2" [poly.c:26->poly.c:143]   --->   Operation 204 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_17 : Operation 205 [1/1] (0.00ns)   --->   "br label %.preheader9" [poly.c:25->poly.c:143]   --->   Operation 205 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 8> <Delay = 2.77>
ST_18 : Operation 206 [1/2] (2.77ns)   --->   "%last_coeff = load i16* %b_coeffs_addr_3, align 2" [poly.c:79->poly.c:146]   --->   Operation 206 'load' 'last_coeff' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_18 : Operation 207 [1/1] (1.35ns)   --->   "br label %8" [poly.c:81->poly.c:146]   --->   Operation 207 'br' <Predicate = true> <Delay = 1.35>

State 19 <SV = 9> <Delay = 4.52>
ST_19 : Operation 208 [1/1] (0.00ns)   --->   "%i_i5 = phi i10 [ -324, %poly_Z3_to_Zq.exit ], [ %i_9, %9 ]"   --->   Operation 208 'phi' 'i_i5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 209 [1/1] (1.43ns)   --->   "%tmp_i6 = icmp eq i10 %i_i5, 0" [poly.c:81->poly.c:146]   --->   Operation 209 'icmp' 'tmp_i6' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 210 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 700, i64 700, i64 700)"   --->   Operation 210 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 211 [1/1] (0.00ns)   --->   "br i1 %tmp_i6, label %poly_Rq_mul_x_minus_1.exit, label %9" [poly.c:81->poly.c:146]   --->   Operation 211 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 212 [1/1] (1.74ns)   --->   "%i_9 = add i10 -1, %i_i5" [poly.c:82->poly.c:146]   --->   Operation 212 'add' 'i_9' <Predicate = (!tmp_i6)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_i7 = zext i10 %i_9 to i64" [poly.c:82->poly.c:146]   --->   Operation 213 'zext' 'tmp_i7' <Predicate = (!tmp_i6)> <Delay = 0.00>
ST_19 : Operation 214 [1/1] (0.00ns)   --->   "%b_coeffs_addr_8 = getelementptr [701 x i16]* %b_coeffs, i64 0, i64 %tmp_i7" [poly.c:82->poly.c:146]   --->   Operation 214 'getelementptr' 'b_coeffs_addr_8' <Predicate = (!tmp_i6)> <Delay = 0.00>
ST_19 : Operation 215 [2/2] (2.77ns)   --->   "%b_coeffs_load_9 = load i16* %b_coeffs_addr_8, align 2" [poly.c:82->poly.c:146]   --->   Operation 215 'load' 'b_coeffs_load_9' <Predicate = (!tmp_i6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_19 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_289_i = zext i10 %i_i5 to i64" [poly.c:82->poly.c:146]   --->   Operation 216 'zext' 'tmp_289_i' <Predicate = (!tmp_i6)> <Delay = 0.00>
ST_19 : Operation 217 [1/1] (0.00ns)   --->   "%b_coeffs_addr_9 = getelementptr [701 x i16]* %b_coeffs, i64 0, i64 %tmp_289_i" [poly.c:82->poly.c:146]   --->   Operation 217 'getelementptr' 'b_coeffs_addr_9' <Predicate = (!tmp_i6)> <Delay = 0.00>
ST_19 : Operation 218 [2/2] (2.77ns)   --->   "%b_coeffs_load_10 = load i16* %b_coeffs_addr_9, align 2" [poly.c:82->poly.c:146]   --->   Operation 218 'load' 'b_coeffs_load_10' <Predicate = (!tmp_i6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_19 : Operation 219 [2/2] (2.77ns)   --->   "%b_coeffs_load_7 = load i16* %b_coeffs_addr, align 2" [poly.c:84->poly.c:146]   --->   Operation 219 'load' 'b_coeffs_load_7' <Predicate = (tmp_i6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>

State 20 <SV = 10> <Delay = 7.38>
ST_20 : Operation 220 [1/2] (2.77ns)   --->   "%b_coeffs_load_9 = load i16* %b_coeffs_addr_8, align 2" [poly.c:82->poly.c:146]   --->   Operation 220 'load' 'b_coeffs_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_20 : Operation 221 [1/2] (2.77ns)   --->   "%b_coeffs_load_10 = load i16* %b_coeffs_addr_9, align 2" [poly.c:82->poly.c:146]   --->   Operation 221 'load' 'b_coeffs_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_20 : Operation 222 [1/1] (1.84ns)   --->   "%tmp_290_i = sub i16 %b_coeffs_load_9, %b_coeffs_load_10" [poly.c:82->poly.c:146]   --->   Operation 222 'sub' 'tmp_290_i' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_71 = trunc i16 %tmp_290_i to i13" [poly.c:82->poly.c:146]   --->   Operation 223 'trunc' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_291_i_cast = zext i13 %tmp_71 to i16" [poly.c:82->poly.c:146]   --->   Operation 224 'zext' 'tmp_291_i_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 225 [1/1] (0.00ns)   --->   "%r_coeffs_addr = getelementptr [701 x i16]* %r_coeffs, i64 0, i64 %tmp_289_i" [poly.c:82->poly.c:146]   --->   Operation 225 'getelementptr' 'r_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 226 [1/1] (2.77ns)   --->   "store i16 %tmp_291_i_cast, i16* %r_coeffs_addr, align 2" [poly.c:82->poly.c:146]   --->   Operation 226 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_20 : Operation 227 [1/1] (0.00ns)   --->   "br label %8" [poly.c:81->poly.c:146]   --->   Operation 227 'br' <Predicate = true> <Delay = 0.00>

State 21 <SV = 10> <Delay = 7.38>
ST_21 : Operation 228 [1/2] (2.77ns)   --->   "%b_coeffs_load_7 = load i16* %b_coeffs_addr, align 2" [poly.c:84->poly.c:146]   --->   Operation 228 'load' 'b_coeffs_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_21 : Operation 229 [1/1] (1.84ns)   --->   "%tmp_292_i = sub i16 %last_coeff, %b_coeffs_load_7" [poly.c:84->poly.c:146]   --->   Operation 229 'sub' 'tmp_292_i' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_70 = trunc i16 %tmp_292_i to i13" [poly.c:84->poly.c:146]   --->   Operation 230 'trunc' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_293_i_cast = zext i13 %tmp_70 to i16" [poly.c:84->poly.c:146]   --->   Operation 231 'zext' 'tmp_293_i_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 232 [1/1] (0.00ns)   --->   "%r_coeffs_addr_2 = getelementptr [701 x i16]* %r_coeffs, i64 0, i64 0" [poly.c:84->poly.c:146]   --->   Operation 232 'getelementptr' 'r_coeffs_addr_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 233 [1/1] (2.77ns)   --->   "store i16 %tmp_293_i_cast, i16* %r_coeffs_addr_2, align 2" [poly.c:84->poly.c:146]   --->   Operation 233 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_21 : Operation 234 [1/1] (0.00ns)   --->   "ret void" [poly.c:147]   --->   Operation 234 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ r_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ a_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b_coeffs            (alloca           ) [ 0011111111111111111110]
a_coeffs_addr       (getelementptr    ) [ 0010000000000000000000]
a_coeffs_addr_1     (getelementptr    ) [ 0010000000000000000000]
a_coeffs_load       (load             ) [ 0001111100000000000000]
a_coeffs_load_1     (load             ) [ 0001111100000000000000]
a_coeffs_addr_2     (getelementptr    ) [ 0001000000000000000000]
b_coeffs_addr_1     (getelementptr    ) [ 0001111110000000000000]
StgValue_32         (store            ) [ 0000000000000000000000]
a_coeffs_load_2     (load             ) [ 0001111100000000000000]
tmp                 (add              ) [ 0001111100000000000000]
b_coeffs_addr       (getelementptr    ) [ 0000111111111111111111]
StgValue_36         (store            ) [ 0000000000000000000000]
b_coeffs_addr_2     (getelementptr    ) [ 0000111110000000000000]
StgValue_38         (store            ) [ 0000000000000000000000]
StgValue_39         (br               ) [ 0001111100000000000000]
tmp_s               (phi              ) [ 0000100000000000000000]
tmp_13              (phi              ) [ 0000100010000000000000]
tmp_14              (phi              ) [ 0000100000000000000000]
i                   (phi              ) [ 0000100000000000000000]
zj                  (phi              ) [ 0000110000000000000000]
zj_cast9            (zext             ) [ 0000011000000000000000]
zj_cast             (zext             ) [ 0000011000000000000000]
exitcond2           (icmp             ) [ 0000111100000000000000]
empty               (speclooptripcount) [ 0000000000000000000000]
StgValue_49         (br               ) [ 0000000000000000000000]
tmp_21              (zext             ) [ 0000000000000000000000]
a_coeffs_addr_3     (getelementptr    ) [ 0000010000000000000000]
i_5                 (add              ) [ 0001111100000000000000]
tmp_15              (add              ) [ 0000000000000000000000]
tmp_15_cast         (zext             ) [ 0000000000000000000000]
tmp_16              (mul              ) [ 0000000000000000000000]
tmp_17              (add              ) [ 0000000010000000000000]
tmp_18              (mul              ) [ 0000000000000000000000]
tmp_19              (mul              ) [ 0000000000000000000000]
tmp1                (add              ) [ 0000000010000000000000]
StgValue_63         (store            ) [ 0000000000000000000000]
a_coeffs_load_3     (load             ) [ 0000001000000000000000]
b_coeffs_load       (load             ) [ 0000001000000000000000]
tmp_25              (add              ) [ 0000001000000000000000]
b_coeffs_load_1     (load             ) [ 0000001000000000000000]
tmp_30              (icmp             ) [ 0000000000000000000000]
tmp_40              (xor              ) [ 0000000000000000000000]
tmp_31              (select           ) [ 0001101100000000000000]
tmp_22              (add              ) [ 0000000000000000000000]
tmp_23_cast         (zext             ) [ 0000000000000000000000]
tmp_23              (mul              ) [ 0000000000000000000000]
tmp_24              (add              ) [ 0001100100000000000000]
StgValue_76         (store            ) [ 0000000000000000000000]
tmp_26_cast         (zext             ) [ 0000000000000000000000]
tmp_26              (mul              ) [ 0000000000000000000000]
tmp_27              (add              ) [ 0001100100000000000000]
StgValue_80         (store            ) [ 0000000000000000000000]
tmp_28              (mul              ) [ 0000000000000000000000]
b_coeffs_load_2     (load             ) [ 0000000000000000000000]
tmp_29              (add              ) [ 0001100100000000000000]
StgValue_84         (store            ) [ 0000000000000000000000]
StgValue_85         (br               ) [ 0001111100000000000000]
tmp_20              (add              ) [ 0000000000000000000000]
StgValue_87         (store            ) [ 0000000000000000000000]
StgValue_88         (store            ) [ 0000000000000000000000]
StgValue_89         (br               ) [ 0000000011111000000000]
i_1                 (phi              ) [ 0000000001100000000000]
exitcond1           (icmp             ) [ 0000000001111000000000]
empty_25            (speclooptripcount) [ 0000000000000000000000]
StgValue_93         (br               ) [ 0000000000000000000000]
tmp_34              (zext             ) [ 0000000000111000000000]
a_coeffs_addr_4     (getelementptr    ) [ 0000000000100000000000]
b_coeffs_addr_3     (getelementptr    ) [ 0000000000000111111000]
StgValue_98         (br               ) [ 0000000001111111000000]
tmp_32              (add              ) [ 0000000000000000000000]
tmp_33              (zext             ) [ 0000000000000000000000]
b_coeffs_addr_4     (getelementptr    ) [ 0000000000010000000000]
a_coeffs_load_4     (load             ) [ 0000000000000000000000]
tmp_35              (add              ) [ 0000000000000000000000]
tmp_36              (zext             ) [ 0000000000000000000000]
a_coeffs_addr_5     (getelementptr    ) [ 0000000000010000000000]
tmp_37              (add              ) [ 0000000000000000000000]
tmp_38              (zext             ) [ 0000000000000000000000]
a_coeffs_addr_6     (getelementptr    ) [ 0000000000010000000000]
tmp_44              (trunc            ) [ 0000000000010000000000]
i_6                 (add              ) [ 0000000011011000000000]
b_coeffs_load_3     (load             ) [ 0000000000000000000000]
a_coeffs_load_5     (load             ) [ 0000000000000000000000]
a_coeffs_load_6     (load             ) [ 0000000000000000000000]
tmp_45              (trunc            ) [ 0000000000000000000000]
tmp_53              (trunc            ) [ 0000000000000000000000]
tmp2                (add              ) [ 0000000000000000000000]
tmp_39              (add              ) [ 0000000000000000000000]
tmp_41              (bitconcatenate   ) [ 0000000000000000000000]
tmp_42              (add              ) [ 0000000000001000000000]
b_coeffs_addr_5     (getelementptr    ) [ 0000000000000000000000]
StgValue_124        (store            ) [ 0000000000000000000000]
StgValue_125        (br               ) [ 0000000011111000000000]
i_2                 (phi              ) [ 0000000000000100000000]
exitcond            (icmp             ) [ 0000000000000111000000]
empty_26            (speclooptripcount) [ 0000000000000000000000]
i_7                 (add              ) [ 0000000001000111000000]
StgValue_130        (br               ) [ 0000000000000000000000]
tmp_43              (zext             ) [ 0000000000000000000000]
b_coeffs_addr_6     (getelementptr    ) [ 0000000000000011000000]
StgValue_135        (br               ) [ 0000000000000111110000]
b_coeffs_load_4     (load             ) [ 0000000000000000000000]
b_coeffs_load_5     (load             ) [ 0000000000000000000000]
tmp_54              (shl              ) [ 0000000000000000000000]
tmp_55              (trunc            ) [ 0000000000000000000000]
tmp_7               (bitconcatenate   ) [ 0000000000000000000000]
tmp_57              (trunc            ) [ 0000000000000000000000]
tmp_60              (trunc            ) [ 0000000000000000000000]
tmp_61              (trunc            ) [ 0000000000000000000000]
tmp_11              (bitconcatenate   ) [ 0000000000000000000000]
tmp_66              (trunc            ) [ 0000000000000000000000]
tmp_12              (bitconcatenate   ) [ 0000000000000000000000]
tmp_67              (trunc            ) [ 0000000000000000000000]
a_assign            (add              ) [ 0000000000000000000000]
a_assign_cast       (add              ) [ 0000000000000000000000]
tmp_62              (partselect       ) [ 0000000000000000000000]
tmp_i_cast          (zext             ) [ 0000000000000000000000]
tmp_i_cast_27       (zext             ) [ 0000000000000000000000]
tmp_63              (add              ) [ 0000000000000000000000]
r                   (add              ) [ 0000000000000000000000]
tmp_64              (partselect       ) [ 0000000000000000000000]
tmp_308_i_cast      (zext             ) [ 0000000000000000000000]
tmp_46              (add              ) [ 0000000000000000000000]
tmp_47              (partselect       ) [ 0000000000000000000000]
tmp_48              (partselect       ) [ 0000000000000000000000]
tmp_49              (add              ) [ 0000000000000000000000]
fold_i_cast         (add              ) [ 0000000000000000000000]
tmp_309_i_cast      (zext             ) [ 0000000000000000000000]
r_3                 (add              ) [ 0000000000000000000000]
tmp_310_i_cast      (partselect       ) [ 0000000000000001000000]
tmp_50              (add              ) [ 0000000000000000000000]
tmp_51              (partselect       ) [ 0000000000000000000000]
fold1_i_cast        (add              ) [ 0000000000000001000000]
tmp_52              (partselect       ) [ 0000000000000001000000]
tmp_311_i_cast      (zext             ) [ 0000000000000000000000]
r_4                 (add              ) [ 0000000000000000000000]
tmp_65              (partselect       ) [ 0000000000000000000000]
tmp_312_i_cast      (zext             ) [ 0000000000000000000000]
fold2_i_cast        (add              ) [ 0000000000000000000000]
tmp_313_i_cast      (zext             ) [ 0000000000000000000000]
r_5                 (add              ) [ 0000000000000000000000]
t                   (add              ) [ 0000000000000000000000]
tmp_68              (bitselect        ) [ 0000000000000000000000]
c_cast              (select           ) [ 0000000000000000000000]
tmp_314_i           (and              ) [ 0000000000000000000000]
tmp_314_i_cast      (zext             ) [ 0000000000000000000000]
not_tmp_37_i        (xor              ) [ 0000000000000000000000]
tmp_315_i_cast_cast (select           ) [ 0000000000000000000000]
tmp_316_i           (and              ) [ 0000000000000000000000]
tmp_316_i_cast      (sext             ) [ 0000000000000000000000]
tmp_317_i           (xor              ) [ 0000000000000000000000]
StgValue_186        (store            ) [ 0000000000000000000000]
StgValue_187        (br               ) [ 0000000001000111000000]
i_i                 (phi              ) [ 0000000000000000100000]
exitcond_i          (icmp             ) [ 0000000000000000110000]
empty_28            (speclooptripcount) [ 0000000000000000000000]
i_8                 (add              ) [ 0000000000000100110000]
StgValue_192        (br               ) [ 0000000000000000000000]
tmp_i3              (zext             ) [ 0000000000000000000000]
b_coeffs_addr_7     (getelementptr    ) [ 0000000000000000010000]
b_coeffs_load_8     (load             ) [ 0000000000000000000000]
tmp_56              (partselect       ) [ 0000000000000000000000]
tmp_49_i_cast       (sub              ) [ 0000000000000000000000]
tmp_69              (trunc            ) [ 0000000000000000000000]
tmp_58              (or               ) [ 0000000000000000000000]
tmp_59              (partselect       ) [ 0000000000000000000000]
tmp_51_i            (bitconcatenate   ) [ 0000000000000000000000]
StgValue_204        (store            ) [ 0000000000000000000000]
StgValue_205        (br               ) [ 0000000000000100110000]
last_coeff          (load             ) [ 0000000000000000000111]
StgValue_207        (br               ) [ 0000000000000000001110]
i_i5                (phi              ) [ 0000000000000000000100]
tmp_i6              (icmp             ) [ 0000000000000000000110]
empty_29            (speclooptripcount) [ 0000000000000000000000]
StgValue_211        (br               ) [ 0000000000000000000000]
i_9                 (add              ) [ 0000000000000000001110]
tmp_i7              (zext             ) [ 0000000000000000000000]
b_coeffs_addr_8     (getelementptr    ) [ 0000000000000000000010]
tmp_289_i           (zext             ) [ 0000000000000000000010]
b_coeffs_addr_9     (getelementptr    ) [ 0000000000000000000010]
b_coeffs_load_9     (load             ) [ 0000000000000000000000]
b_coeffs_load_10    (load             ) [ 0000000000000000000000]
tmp_290_i           (sub              ) [ 0000000000000000000000]
tmp_71              (trunc            ) [ 0000000000000000000000]
tmp_291_i_cast      (zext             ) [ 0000000000000000000000]
r_coeffs_addr       (getelementptr    ) [ 0000000000000000000000]
StgValue_226        (store            ) [ 0000000000000000000000]
StgValue_227        (br               ) [ 0000000000000000001110]
b_coeffs_load_7     (load             ) [ 0000000000000000000000]
tmp_292_i           (sub              ) [ 0000000000000000000000]
tmp_70              (trunc            ) [ 0000000000000000000000]
tmp_293_i_cast      (zext             ) [ 0000000000000000000000]
r_coeffs_addr_2     (getelementptr    ) [ 0000000000000000000000]
StgValue_233        (store            ) [ 0000000000000000000000]
StgValue_234        (ret              ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="r_coeffs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_coeffs"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_coeffs">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_coeffs"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i15.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i3.i13"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="b_coeffs_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_coeffs/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="a_coeffs_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="1" slack="0"/>
<pin id="118" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_coeffs_addr/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="10" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="0" slack="0"/>
<pin id="136" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="137" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="138" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="16" slack="0"/>
<pin id="139" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_coeffs_load/1 a_coeffs_load_1/1 a_coeffs_load_2/2 a_coeffs_load_3/4 a_coeffs_load_4/9 a_coeffs_load_5/10 a_coeffs_load_6/10 "/>
</bind>
</comp>

<comp id="128" class="1004" name="a_coeffs_addr_1_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="1" slack="0"/>
<pin id="132" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_coeffs_addr_1/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="a_coeffs_addr_2_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="16" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="3" slack="0"/>
<pin id="145" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_coeffs_addr_2/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="b_coeffs_addr_1_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="1" slack="0"/>
<pin id="154" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_coeffs_addr_1/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="10" slack="0"/>
<pin id="159" dir="0" index="1" bw="16" slack="0"/>
<pin id="160" dir="0" index="2" bw="0" slack="0"/>
<pin id="179" dir="0" index="4" bw="10" slack="0"/>
<pin id="180" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="181" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="16" slack="0"/>
<pin id="182" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_32/2 StgValue_36/3 StgValue_38/3 b_coeffs_load/4 b_coeffs_load_1/4 StgValue_63/4 b_coeffs_load_2/5 StgValue_76/6 StgValue_80/6 StgValue_84/7 StgValue_87/8 StgValue_88/8 b_coeffs_load_3/10 StgValue_124/12 b_coeffs_load_4/13 b_coeffs_load_5/13 StgValue_186/15 b_coeffs_load_8/16 last_coeff/16 StgValue_204/17 b_coeffs_load_9/19 b_coeffs_load_10/19 b_coeffs_load_7/19 "/>
</bind>
</comp>

<comp id="164" class="1004" name="b_coeffs_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_coeffs_addr/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="b_coeffs_addr_2_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="3" slack="0"/>
<pin id="176" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_coeffs_addr_2/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="a_coeffs_addr_3_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="16" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="10" slack="0"/>
<pin id="189" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_coeffs_addr_3/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="a_coeffs_addr_4_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="16" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="10" slack="0"/>
<pin id="197" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_coeffs_addr_4/9 "/>
</bind>
</comp>

<comp id="201" class="1004" name="b_coeffs_addr_3_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="11" slack="0"/>
<pin id="205" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_coeffs_addr_3/9 "/>
</bind>
</comp>

<comp id="208" class="1004" name="b_coeffs_addr_4_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="10" slack="0"/>
<pin id="212" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_coeffs_addr_4/10 "/>
</bind>
</comp>

<comp id="215" class="1004" name="a_coeffs_addr_5_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="16" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="10" slack="0"/>
<pin id="219" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_coeffs_addr_5/10 "/>
</bind>
</comp>

<comp id="223" class="1004" name="a_coeffs_addr_6_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="16" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="10" slack="0"/>
<pin id="227" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_coeffs_addr_6/10 "/>
</bind>
</comp>

<comp id="231" class="1004" name="b_coeffs_addr_5_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="10" slack="3"/>
<pin id="235" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_coeffs_addr_5/12 "/>
</bind>
</comp>

<comp id="238" class="1004" name="b_coeffs_addr_6_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="10" slack="0"/>
<pin id="242" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_coeffs_addr_6/13 "/>
</bind>
</comp>

<comp id="245" class="1004" name="b_coeffs_addr_7_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="10" slack="0"/>
<pin id="249" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_coeffs_addr_7/16 "/>
</bind>
</comp>

<comp id="252" class="1004" name="b_coeffs_addr_8_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="10" slack="0"/>
<pin id="256" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_coeffs_addr_8/19 "/>
</bind>
</comp>

<comp id="259" class="1004" name="b_coeffs_addr_9_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="10" slack="0"/>
<pin id="263" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_coeffs_addr_9/19 "/>
</bind>
</comp>

<comp id="266" class="1004" name="r_coeffs_addr_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="16" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="10" slack="1"/>
<pin id="270" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr/20 "/>
</bind>
</comp>

<comp id="273" class="1004" name="grp_access_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="10" slack="0"/>
<pin id="275" dir="0" index="1" bw="16" slack="0"/>
<pin id="276" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_226/20 StgValue_233/21 "/>
</bind>
</comp>

<comp id="279" class="1004" name="r_coeffs_addr_2_gep_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="16" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="0" index="2" bw="1" slack="0"/>
<pin id="283" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_2/21 "/>
</bind>
</comp>

<comp id="288" class="1005" name="tmp_s_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="290" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s (phireg) "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_s_phi_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="16" slack="1"/>
<pin id="293" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="16" slack="1"/>
<pin id="295" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="298" class="1005" name="tmp_13_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="16" slack="1"/>
<pin id="300" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 (phireg) "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_13_phi_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="16" slack="1"/>
<pin id="303" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="304" dir="0" index="2" bw="16" slack="1"/>
<pin id="305" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="308" class="1005" name="tmp_14_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="310" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_14 (phireg) "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_14_phi_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="16" slack="2"/>
<pin id="313" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="2" bw="16" slack="1"/>
<pin id="315" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_14/4 "/>
</bind>
</comp>

<comp id="317" class="1005" name="i_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="10" slack="1"/>
<pin id="319" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="321" class="1004" name="i_phi_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="3" slack="1"/>
<pin id="323" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="324" dir="0" index="2" bw="10" slack="0"/>
<pin id="325" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="328" class="1005" name="zj_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="2" slack="1"/>
<pin id="330" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="zj (phireg) "/>
</bind>
</comp>

<comp id="332" class="1004" name="zj_phi_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="1"/>
<pin id="334" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="2" slack="1"/>
<pin id="336" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="337" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="zj/4 "/>
</bind>
</comp>

<comp id="340" class="1005" name="i_1_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="10" slack="1"/>
<pin id="342" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="344" class="1004" name="i_1_phi_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="3" slack="1"/>
<pin id="346" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="347" dir="0" index="2" bw="10" slack="1"/>
<pin id="348" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/9 "/>
</bind>
</comp>

<comp id="352" class="1005" name="i_2_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="10" slack="1"/>
<pin id="354" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="356" class="1004" name="i_2_phi_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="10" slack="0"/>
<pin id="358" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="359" dir="0" index="2" bw="1" slack="1"/>
<pin id="360" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="361" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/13 "/>
</bind>
</comp>

<comp id="363" class="1005" name="i_i_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="10" slack="1"/>
<pin id="365" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="367" class="1004" name="i_i_phi_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="10" slack="0"/>
<pin id="369" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="370" dir="0" index="2" bw="1" slack="1"/>
<pin id="371" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="372" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/16 "/>
</bind>
</comp>

<comp id="374" class="1005" name="i_i5_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="10" slack="1"/>
<pin id="376" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_i5 (phireg) "/>
</bind>
</comp>

<comp id="378" class="1004" name="i_i5_phi_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="10" slack="1"/>
<pin id="380" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="381" dir="0" index="2" bw="10" slack="0"/>
<pin id="382" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="383" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i5/19 "/>
</bind>
</comp>

<comp id="385" class="1004" name="grp_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="2" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15/4 tmp_25/5 "/>
</bind>
</comp>

<comp id="392" class="1005" name="reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="16" slack="1"/>
<pin id="394" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="b_coeffs_load last_coeff "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="16" slack="0"/>
<pin id="398" dir="0" index="1" bw="16" slack="1"/>
<pin id="399" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="zj_cast9_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="2" slack="0"/>
<pin id="404" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zj_cast9/4 "/>
</bind>
</comp>

<comp id="406" class="1004" name="zj_cast_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="2" slack="0"/>
<pin id="408" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zj_cast/4 "/>
</bind>
</comp>

<comp id="410" class="1004" name="exitcond2_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="10" slack="0"/>
<pin id="412" dir="0" index="1" bw="10" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/4 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_21_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="10" slack="0"/>
<pin id="418" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21/4 "/>
</bind>
</comp>

<comp id="421" class="1004" name="i_5_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="10" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/4 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_15_cast_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="2" slack="0"/>
<pin id="429" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15_cast/4 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_18_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="16" slack="2"/>
<pin id="433" dir="0" index="1" bw="2" slack="0"/>
<pin id="434" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_18/4 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_30_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="2" slack="0"/>
<pin id="438" dir="0" index="1" bw="2" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_30/5 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_40_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="2" slack="1"/>
<pin id="444" dir="0" index="1" bw="2" slack="0"/>
<pin id="445" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_40/5 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_31_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="2" slack="0"/>
<pin id="451" dir="0" index="2" bw="2" slack="0"/>
<pin id="452" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_31/5 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_26_cast_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="2" slack="1"/>
<pin id="458" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26_cast/6 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_20_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="16" slack="1"/>
<pin id="461" dir="0" index="1" bw="16" slack="1"/>
<pin id="462" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_20/8 "/>
</bind>
</comp>

<comp id="465" class="1004" name="exitcond1_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="10" slack="0"/>
<pin id="467" dir="0" index="1" bw="10" slack="0"/>
<pin id="468" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/9 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp_34_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="10" slack="0"/>
<pin id="473" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_34/9 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_32_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="3" slack="0"/>
<pin id="478" dir="0" index="1" bw="10" slack="1"/>
<pin id="479" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_32/10 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_33_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="10" slack="0"/>
<pin id="484" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_33/10 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_35_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="10" slack="1"/>
<pin id="490" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_35/10 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_36_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="10" slack="0"/>
<pin id="495" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_36/10 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_37_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="2" slack="0"/>
<pin id="500" dir="0" index="1" bw="10" slack="1"/>
<pin id="501" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_37/10 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_38_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="10" slack="0"/>
<pin id="506" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_38/10 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_44_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="16" slack="0"/>
<pin id="511" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_44/10 "/>
</bind>
</comp>

<comp id="513" class="1004" name="i_6_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="0" index="1" bw="10" slack="1"/>
<pin id="516" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/10 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp_45_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="16" slack="0"/>
<pin id="521" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_45/11 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_53_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="16" slack="0"/>
<pin id="525" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_53/11 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp2_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="15" slack="1"/>
<pin id="529" dir="0" index="1" bw="15" slack="0"/>
<pin id="530" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/11 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_39_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="15" slack="0"/>
<pin id="534" dir="0" index="1" bw="15" slack="0"/>
<pin id="535" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_39/11 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_41_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="16" slack="0"/>
<pin id="540" dir="0" index="1" bw="15" slack="0"/>
<pin id="541" dir="0" index="2" bw="1" slack="0"/>
<pin id="542" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_41/11 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_42_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="16" slack="0"/>
<pin id="548" dir="0" index="1" bw="16" slack="0"/>
<pin id="549" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_42/11 "/>
</bind>
</comp>

<comp id="552" class="1004" name="exitcond_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="10" slack="0"/>
<pin id="554" dir="0" index="1" bw="10" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/13 "/>
</bind>
</comp>

<comp id="558" class="1004" name="i_7_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="10" slack="0"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/13 "/>
</bind>
</comp>

<comp id="564" class="1004" name="tmp_43_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="10" slack="0"/>
<pin id="566" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_43/13 "/>
</bind>
</comp>

<comp id="569" class="1004" name="tmp_54_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="16" slack="0"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_54/14 "/>
</bind>
</comp>

<comp id="575" class="1004" name="tmp_55_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="16" slack="0"/>
<pin id="577" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_55/14 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_7_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="8" slack="0"/>
<pin id="581" dir="0" index="1" bw="7" slack="0"/>
<pin id="582" dir="0" index="2" bw="1" slack="0"/>
<pin id="583" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/14 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_57_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="16" slack="0"/>
<pin id="589" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_57/14 "/>
</bind>
</comp>

<comp id="591" class="1004" name="tmp_60_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="16" slack="0"/>
<pin id="593" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_60/14 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_61_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="16" slack="0"/>
<pin id="597" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_61/14 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp_11_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="4" slack="0"/>
<pin id="601" dir="0" index="1" bw="3" slack="0"/>
<pin id="602" dir="0" index="2" bw="1" slack="0"/>
<pin id="603" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/14 "/>
</bind>
</comp>

<comp id="607" class="1004" name="tmp_66_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="16" slack="0"/>
<pin id="609" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_66/14 "/>
</bind>
</comp>

<comp id="611" class="1004" name="tmp_12_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="2" slack="0"/>
<pin id="613" dir="0" index="1" bw="1" slack="0"/>
<pin id="614" dir="0" index="2" bw="1" slack="0"/>
<pin id="615" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/14 "/>
</bind>
</comp>

<comp id="619" class="1004" name="tmp_67_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="16" slack="0"/>
<pin id="621" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_67/14 "/>
</bind>
</comp>

<comp id="623" class="1004" name="a_assign_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="16" slack="0"/>
<pin id="625" dir="0" index="1" bw="16" slack="0"/>
<pin id="626" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a_assign/14 "/>
</bind>
</comp>

<comp id="629" class="1004" name="a_assign_cast_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="8" slack="0"/>
<pin id="631" dir="0" index="1" bw="8" slack="0"/>
<pin id="632" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a_assign_cast/14 "/>
</bind>
</comp>

<comp id="635" class="1004" name="tmp_62_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="8" slack="0"/>
<pin id="637" dir="0" index="1" bw="16" slack="0"/>
<pin id="638" dir="0" index="2" bw="5" slack="0"/>
<pin id="639" dir="0" index="3" bw="5" slack="0"/>
<pin id="640" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_62/14 "/>
</bind>
</comp>

<comp id="645" class="1004" name="tmp_i_cast_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="8" slack="0"/>
<pin id="647" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast/14 "/>
</bind>
</comp>

<comp id="649" class="1004" name="tmp_i_cast_27_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="8" slack="0"/>
<pin id="651" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast_27/14 "/>
</bind>
</comp>

<comp id="653" class="1004" name="tmp_63_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="8" slack="0"/>
<pin id="655" dir="0" index="1" bw="8" slack="0"/>
<pin id="656" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_63/14 "/>
</bind>
</comp>

<comp id="659" class="1004" name="r_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="8" slack="0"/>
<pin id="661" dir="0" index="1" bw="8" slack="0"/>
<pin id="662" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/14 "/>
</bind>
</comp>

<comp id="665" class="1004" name="tmp_64_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="5" slack="0"/>
<pin id="667" dir="0" index="1" bw="9" slack="0"/>
<pin id="668" dir="0" index="2" bw="4" slack="0"/>
<pin id="669" dir="0" index="3" bw="5" slack="0"/>
<pin id="670" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_64/14 "/>
</bind>
</comp>

<comp id="675" class="1004" name="tmp_308_i_cast_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="5" slack="0"/>
<pin id="677" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_308_i_cast/14 "/>
</bind>
</comp>

<comp id="679" class="1004" name="tmp_46_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="4" slack="0"/>
<pin id="681" dir="0" index="1" bw="4" slack="0"/>
<pin id="682" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_46/14 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tmp_47_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="4" slack="0"/>
<pin id="687" dir="0" index="1" bw="16" slack="0"/>
<pin id="688" dir="0" index="2" bw="5" slack="0"/>
<pin id="689" dir="0" index="3" bw="5" slack="0"/>
<pin id="690" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_47/14 "/>
</bind>
</comp>

<comp id="695" class="1004" name="tmp_48_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="2" slack="0"/>
<pin id="697" dir="0" index="1" bw="16" slack="0"/>
<pin id="698" dir="0" index="2" bw="5" slack="0"/>
<pin id="699" dir="0" index="3" bw="5" slack="0"/>
<pin id="700" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_48/14 "/>
</bind>
</comp>

<comp id="705" class="1004" name="tmp_49_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="2" slack="0"/>
<pin id="707" dir="0" index="1" bw="2" slack="0"/>
<pin id="708" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_49/14 "/>
</bind>
</comp>

<comp id="711" class="1004" name="fold_i_cast_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="4" slack="0"/>
<pin id="713" dir="0" index="1" bw="4" slack="0"/>
<pin id="714" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="fold_i_cast/14 "/>
</bind>
</comp>

<comp id="717" class="1004" name="tmp_309_i_cast_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="4" slack="0"/>
<pin id="719" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_309_i_cast/14 "/>
</bind>
</comp>

<comp id="721" class="1004" name="r_3_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="5" slack="0"/>
<pin id="723" dir="0" index="1" bw="4" slack="0"/>
<pin id="724" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_3/14 "/>
</bind>
</comp>

<comp id="727" class="1004" name="tmp_310_i_cast_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="4" slack="0"/>
<pin id="729" dir="0" index="1" bw="6" slack="0"/>
<pin id="730" dir="0" index="2" bw="3" slack="0"/>
<pin id="731" dir="0" index="3" bw="4" slack="0"/>
<pin id="732" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_310_i_cast/14 "/>
</bind>
</comp>

<comp id="737" class="1004" name="tmp_50_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="2" slack="0"/>
<pin id="739" dir="0" index="1" bw="2" slack="0"/>
<pin id="740" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_50/14 "/>
</bind>
</comp>

<comp id="743" class="1004" name="tmp_51_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="2" slack="0"/>
<pin id="745" dir="0" index="1" bw="8" slack="0"/>
<pin id="746" dir="0" index="2" bw="4" slack="0"/>
<pin id="747" dir="0" index="3" bw="4" slack="0"/>
<pin id="748" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_51/14 "/>
</bind>
</comp>

<comp id="753" class="1004" name="fold1_i_cast_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="2" slack="0"/>
<pin id="755" dir="0" index="1" bw="2" slack="0"/>
<pin id="756" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="fold1_i_cast/14 "/>
</bind>
</comp>

<comp id="759" class="1004" name="tmp_52_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="2" slack="0"/>
<pin id="761" dir="0" index="1" bw="6" slack="0"/>
<pin id="762" dir="0" index="2" bw="3" slack="0"/>
<pin id="763" dir="0" index="3" bw="3" slack="0"/>
<pin id="764" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_52/14 "/>
</bind>
</comp>

<comp id="769" class="1004" name="tmp_311_i_cast_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="2" slack="1"/>
<pin id="771" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_311_i_cast/15 "/>
</bind>
</comp>

<comp id="772" class="1004" name="r_4_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="4" slack="1"/>
<pin id="774" dir="0" index="1" bw="2" slack="0"/>
<pin id="775" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_4/15 "/>
</bind>
</comp>

<comp id="777" class="1004" name="tmp_65_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="2" slack="0"/>
<pin id="779" dir="0" index="1" bw="4" slack="0"/>
<pin id="780" dir="0" index="2" bw="3" slack="0"/>
<pin id="781" dir="0" index="3" bw="3" slack="0"/>
<pin id="782" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_65/15 "/>
</bind>
</comp>

<comp id="787" class="1004" name="tmp_312_i_cast_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="2" slack="0"/>
<pin id="789" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_312_i_cast/15 "/>
</bind>
</comp>

<comp id="791" class="1004" name="fold2_i_cast_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="2" slack="1"/>
<pin id="793" dir="0" index="1" bw="2" slack="1"/>
<pin id="794" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="fold2_i_cast/15 "/>
</bind>
</comp>

<comp id="795" class="1004" name="tmp_313_i_cast_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="2" slack="0"/>
<pin id="797" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_313_i_cast/15 "/>
</bind>
</comp>

<comp id="799" class="1004" name="r_5_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="2" slack="0"/>
<pin id="801" dir="0" index="1" bw="2" slack="0"/>
<pin id="802" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_5/15 "/>
</bind>
</comp>

<comp id="805" class="1004" name="t_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="3" slack="0"/>
<pin id="807" dir="0" index="1" bw="3" slack="0"/>
<pin id="808" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/15 "/>
</bind>
</comp>

<comp id="811" class="1004" name="tmp_68_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="0"/>
<pin id="813" dir="0" index="1" bw="3" slack="0"/>
<pin id="814" dir="0" index="2" bw="3" slack="0"/>
<pin id="815" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_68/15 "/>
</bind>
</comp>

<comp id="819" class="1004" name="c_cast_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="0"/>
<pin id="821" dir="0" index="1" bw="3" slack="0"/>
<pin id="822" dir="0" index="2" bw="3" slack="0"/>
<pin id="823" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_cast/15 "/>
</bind>
</comp>

<comp id="827" class="1004" name="tmp_314_i_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="3" slack="0"/>
<pin id="829" dir="0" index="1" bw="3" slack="0"/>
<pin id="830" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_314_i/15 "/>
</bind>
</comp>

<comp id="833" class="1004" name="tmp_314_i_cast_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="3" slack="0"/>
<pin id="835" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_314_i_cast/15 "/>
</bind>
</comp>

<comp id="837" class="1004" name="not_tmp_37_i_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="0"/>
<pin id="839" dir="0" index="1" bw="1" slack="0"/>
<pin id="840" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_tmp_37_i/15 "/>
</bind>
</comp>

<comp id="843" class="1004" name="tmp_315_i_cast_cast_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="1" slack="0"/>
<pin id="845" dir="0" index="1" bw="3" slack="0"/>
<pin id="846" dir="0" index="2" bw="3" slack="0"/>
<pin id="847" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_315_i_cast_cast/15 "/>
</bind>
</comp>

<comp id="851" class="1004" name="tmp_316_i_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="3" slack="0"/>
<pin id="853" dir="0" index="1" bw="3" slack="0"/>
<pin id="854" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_316_i/15 "/>
</bind>
</comp>

<comp id="857" class="1004" name="tmp_316_i_cast_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="3" slack="0"/>
<pin id="859" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_316_i_cast/15 "/>
</bind>
</comp>

<comp id="861" class="1004" name="tmp_317_i_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="16" slack="0"/>
<pin id="863" dir="0" index="1" bw="16" slack="0"/>
<pin id="864" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_317_i/15 "/>
</bind>
</comp>

<comp id="868" class="1004" name="exitcond_i_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="10" slack="0"/>
<pin id="870" dir="0" index="1" bw="10" slack="0"/>
<pin id="871" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/16 "/>
</bind>
</comp>

<comp id="874" class="1004" name="i_8_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="10" slack="0"/>
<pin id="876" dir="0" index="1" bw="1" slack="0"/>
<pin id="877" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_8/16 "/>
</bind>
</comp>

<comp id="880" class="1004" name="tmp_i3_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="10" slack="0"/>
<pin id="882" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i3/16 "/>
</bind>
</comp>

<comp id="885" class="1004" name="tmp_56_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="13" slack="0"/>
<pin id="887" dir="0" index="1" bw="16" slack="0"/>
<pin id="888" dir="0" index="2" bw="1" slack="0"/>
<pin id="889" dir="0" index="3" bw="5" slack="0"/>
<pin id="890" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_56/17 "/>
</bind>
</comp>

<comp id="895" class="1004" name="tmp_49_i_cast_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="1" slack="0"/>
<pin id="897" dir="0" index="1" bw="13" slack="0"/>
<pin id="898" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_49_i_cast/17 "/>
</bind>
</comp>

<comp id="901" class="1004" name="tmp_69_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="16" slack="0"/>
<pin id="903" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_69/17 "/>
</bind>
</comp>

<comp id="905" class="1004" name="tmp_58_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="13" slack="0"/>
<pin id="907" dir="0" index="1" bw="13" slack="0"/>
<pin id="908" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_58/17 "/>
</bind>
</comp>

<comp id="911" class="1004" name="tmp_59_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="3" slack="0"/>
<pin id="913" dir="0" index="1" bw="16" slack="0"/>
<pin id="914" dir="0" index="2" bw="5" slack="0"/>
<pin id="915" dir="0" index="3" bw="5" slack="0"/>
<pin id="916" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_59/17 "/>
</bind>
</comp>

<comp id="921" class="1004" name="tmp_51_i_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="16" slack="0"/>
<pin id="923" dir="0" index="1" bw="3" slack="0"/>
<pin id="924" dir="0" index="2" bw="13" slack="0"/>
<pin id="925" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_51_i/17 "/>
</bind>
</comp>

<comp id="930" class="1004" name="tmp_i6_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="10" slack="0"/>
<pin id="932" dir="0" index="1" bw="10" slack="0"/>
<pin id="933" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i6/19 "/>
</bind>
</comp>

<comp id="936" class="1004" name="i_9_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="1" slack="0"/>
<pin id="938" dir="0" index="1" bw="10" slack="0"/>
<pin id="939" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_9/19 "/>
</bind>
</comp>

<comp id="942" class="1004" name="tmp_i7_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="10" slack="0"/>
<pin id="944" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i7/19 "/>
</bind>
</comp>

<comp id="947" class="1004" name="tmp_289_i_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="10" slack="0"/>
<pin id="949" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_289_i/19 "/>
</bind>
</comp>

<comp id="952" class="1004" name="tmp_290_i_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="16" slack="0"/>
<pin id="954" dir="0" index="1" bw="16" slack="0"/>
<pin id="955" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_290_i/20 "/>
</bind>
</comp>

<comp id="958" class="1004" name="tmp_71_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="16" slack="0"/>
<pin id="960" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_71/20 "/>
</bind>
</comp>

<comp id="962" class="1004" name="tmp_291_i_cast_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="13" slack="0"/>
<pin id="964" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_291_i_cast/20 "/>
</bind>
</comp>

<comp id="967" class="1004" name="tmp_292_i_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="16" slack="2"/>
<pin id="969" dir="0" index="1" bw="16" slack="0"/>
<pin id="970" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_292_i/21 "/>
</bind>
</comp>

<comp id="973" class="1004" name="tmp_70_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="16" slack="0"/>
<pin id="975" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_70/21 "/>
</bind>
</comp>

<comp id="977" class="1004" name="tmp_293_i_cast_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="13" slack="0"/>
<pin id="979" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_293_i_cast/21 "/>
</bind>
</comp>

<comp id="982" class="1007" name="grp_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="16" slack="2"/>
<pin id="984" dir="0" index="1" bw="2" slack="0"/>
<pin id="985" dir="0" index="2" bw="16" slack="0"/>
<pin id="986" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_16/4 tmp_17/4 "/>
</bind>
</comp>

<comp id="989" class="1007" name="grp_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="16" slack="2"/>
<pin id="991" dir="0" index="1" bw="2" slack="0"/>
<pin id="992" dir="0" index="2" bw="16" slack="0"/>
<pin id="993" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_19/4 tmp1/4 "/>
</bind>
</comp>

<comp id="996" class="1007" name="grp_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="2" slack="2"/>
<pin id="998" dir="0" index="1" bw="3" slack="0"/>
<pin id="999" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="1000" dir="0" index="3" bw="16" slack="1"/>
<pin id="1001" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="tmp_22/6 tmp_23_cast/6 tmp_23/6 tmp_24/6 "/>
</bind>
</comp>

<comp id="1005" class="1007" name="grp_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="2" slack="0"/>
<pin id="1007" dir="0" index="1" bw="16" slack="1"/>
<pin id="1008" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="1009" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_26/6 tmp_27/6 "/>
</bind>
</comp>

<comp id="1012" class="1007" name="grp_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="2" slack="2"/>
<pin id="1014" dir="0" index="1" bw="16" slack="1"/>
<pin id="1015" dir="0" index="2" bw="16" slack="0"/>
<pin id="1016" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_28/6 tmp_29/6 "/>
</bind>
</comp>

<comp id="1018" class="1005" name="a_coeffs_addr_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="10" slack="1"/>
<pin id="1020" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="a_coeffs_addr "/>
</bind>
</comp>

<comp id="1023" class="1005" name="a_coeffs_addr_1_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="10" slack="1"/>
<pin id="1025" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="a_coeffs_addr_1 "/>
</bind>
</comp>

<comp id="1028" class="1005" name="a_coeffs_load_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="16" slack="1"/>
<pin id="1030" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="a_coeffs_load "/>
</bind>
</comp>

<comp id="1035" class="1005" name="a_coeffs_load_1_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="16" slack="2"/>
<pin id="1037" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="a_coeffs_load_1 "/>
</bind>
</comp>

<comp id="1041" class="1005" name="a_coeffs_addr_2_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="10" slack="1"/>
<pin id="1043" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="a_coeffs_addr_2 "/>
</bind>
</comp>

<comp id="1046" class="1005" name="b_coeffs_addr_1_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="10" slack="2"/>
<pin id="1048" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="b_coeffs_addr_1 "/>
</bind>
</comp>

<comp id="1051" class="1005" name="a_coeffs_load_2_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="16" slack="1"/>
<pin id="1053" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="a_coeffs_load_2 "/>
</bind>
</comp>

<comp id="1056" class="1005" name="tmp_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="16" slack="1"/>
<pin id="1058" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1061" class="1005" name="b_coeffs_addr_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="10" slack="1"/>
<pin id="1063" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="b_coeffs_addr "/>
</bind>
</comp>

<comp id="1067" class="1005" name="b_coeffs_addr_2_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="10" slack="2"/>
<pin id="1069" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="b_coeffs_addr_2 "/>
</bind>
</comp>

<comp id="1073" class="1005" name="zj_cast9_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="3" slack="2"/>
<pin id="1075" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="zj_cast9 "/>
</bind>
</comp>

<comp id="1078" class="1005" name="zj_cast_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="16" slack="2"/>
<pin id="1080" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="zj_cast "/>
</bind>
</comp>

<comp id="1086" class="1005" name="a_coeffs_addr_3_reg_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="10" slack="1"/>
<pin id="1088" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="a_coeffs_addr_3 "/>
</bind>
</comp>

<comp id="1091" class="1005" name="i_5_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="10" slack="0"/>
<pin id="1093" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="1096" class="1005" name="tmp_17_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="16" slack="1"/>
<pin id="1098" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="1101" class="1005" name="tmp1_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="16" slack="1"/>
<pin id="1103" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="1106" class="1005" name="a_coeffs_load_3_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="16" slack="1"/>
<pin id="1108" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="a_coeffs_load_3 "/>
</bind>
</comp>

<comp id="1113" class="1005" name="tmp_25_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="2" slack="1"/>
<pin id="1115" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="1118" class="1005" name="b_coeffs_load_1_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="16" slack="1"/>
<pin id="1120" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="b_coeffs_load_1 "/>
</bind>
</comp>

<comp id="1123" class="1005" name="tmp_31_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="2" slack="1"/>
<pin id="1125" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="1128" class="1005" name="tmp_24_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="16" slack="1"/>
<pin id="1130" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="1133" class="1005" name="tmp_27_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="16" slack="1"/>
<pin id="1135" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="1138" class="1005" name="tmp_29_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="16" slack="1"/>
<pin id="1140" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="1147" class="1005" name="tmp_34_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="64" slack="3"/>
<pin id="1149" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="tmp_34 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="a_coeffs_addr_4_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="10" slack="1"/>
<pin id="1154" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="a_coeffs_addr_4 "/>
</bind>
</comp>

<comp id="1157" class="1005" name="b_coeffs_addr_3_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="10" slack="1"/>
<pin id="1159" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="b_coeffs_addr_3 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="b_coeffs_addr_4_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="10" slack="1"/>
<pin id="1164" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="b_coeffs_addr_4 "/>
</bind>
</comp>

<comp id="1167" class="1005" name="a_coeffs_addr_5_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="10" slack="1"/>
<pin id="1169" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="a_coeffs_addr_5 "/>
</bind>
</comp>

<comp id="1172" class="1005" name="a_coeffs_addr_6_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="10" slack="1"/>
<pin id="1174" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="a_coeffs_addr_6 "/>
</bind>
</comp>

<comp id="1177" class="1005" name="tmp_44_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="15" slack="1"/>
<pin id="1179" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_44 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="i_6_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="10" slack="1"/>
<pin id="1184" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="1187" class="1005" name="tmp_42_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="16" slack="1"/>
<pin id="1189" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_42 "/>
</bind>
</comp>

<comp id="1195" class="1005" name="i_7_reg_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="10" slack="0"/>
<pin id="1197" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="1200" class="1005" name="b_coeffs_addr_6_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="10" slack="1"/>
<pin id="1202" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="b_coeffs_addr_6 "/>
</bind>
</comp>

<comp id="1205" class="1005" name="tmp_310_i_cast_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="4" slack="1"/>
<pin id="1207" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_310_i_cast "/>
</bind>
</comp>

<comp id="1210" class="1005" name="fold1_i_cast_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="2" slack="1"/>
<pin id="1212" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="fold1_i_cast "/>
</bind>
</comp>

<comp id="1216" class="1005" name="tmp_52_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="2" slack="1"/>
<pin id="1218" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_52 "/>
</bind>
</comp>

<comp id="1224" class="1005" name="i_8_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="10" slack="0"/>
<pin id="1226" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="1229" class="1005" name="b_coeffs_addr_7_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="10" slack="1"/>
<pin id="1231" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="b_coeffs_addr_7 "/>
</bind>
</comp>

<comp id="1238" class="1005" name="i_9_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="10" slack="0"/>
<pin id="1240" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_9 "/>
</bind>
</comp>

<comp id="1243" class="1005" name="b_coeffs_addr_8_reg_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="10" slack="1"/>
<pin id="1245" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="b_coeffs_addr_8 "/>
</bind>
</comp>

<comp id="1248" class="1005" name="tmp_289_i_reg_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="64" slack="1"/>
<pin id="1250" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_289_i "/>
</bind>
</comp>

<comp id="1253" class="1005" name="b_coeffs_addr_9_reg_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="10" slack="1"/>
<pin id="1255" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="b_coeffs_addr_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="4" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="6" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="127"><net_src comp="114" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="6" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="140"><net_src comp="128" pin="3"/><net_sink comp="122" pin=2"/></net>

<net id="146"><net_src comp="2" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="8" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="149"><net_src comp="141" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="155"><net_src comp="6" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="156"><net_src comp="4" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="162"><net_src comp="122" pin="7"/><net_sink comp="157" pin=1"/></net>

<net id="163"><net_src comp="150" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="169"><net_src comp="6" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="170"><net_src comp="6" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="171"><net_src comp="164" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="177"><net_src comp="6" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="178"><net_src comp="8" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="183"><net_src comp="122" pin="3"/><net_sink comp="157" pin=4"/></net>

<net id="184"><net_src comp="172" pin="3"/><net_sink comp="157" pin=2"/></net>

<net id="190"><net_src comp="2" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="6" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="185" pin="3"/><net_sink comp="122" pin=2"/></net>

<net id="198"><net_src comp="2" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="6" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="193" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="206"><net_src comp="6" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="207"><net_src comp="30" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="213"><net_src comp="6" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="214"><net_src comp="208" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="220"><net_src comp="2" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="6" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="215" pin="3"/><net_sink comp="122" pin=2"/></net>

<net id="228"><net_src comp="2" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="6" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="223" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="236"><net_src comp="6" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="237"><net_src comp="231" pin="3"/><net_sink comp="157" pin=2"/></net>

<net id="243"><net_src comp="6" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="244"><net_src comp="238" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="250"><net_src comp="6" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="251"><net_src comp="245" pin="3"/><net_sink comp="157" pin=2"/></net>

<net id="257"><net_src comp="6" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="258"><net_src comp="252" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="264"><net_src comp="6" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="265"><net_src comp="259" pin="3"/><net_sink comp="157" pin=2"/></net>

<net id="271"><net_src comp="0" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="6" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="278"><net_src comp="266" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="284"><net_src comp="0" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="6" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="6" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="287"><net_src comp="279" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="297"><net_src comp="291" pin="4"/><net_sink comp="157" pin=4"/></net>

<net id="307"><net_src comp="301" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="320"><net_src comp="10" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="327"><net_src comp="317" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="331"><net_src comp="12" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="338"><net_src comp="328" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="332" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="343"><net_src comp="10" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="350"><net_src comp="340" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="344" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="355"><net_src comp="42" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="362"><net_src comp="352" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="366"><net_src comp="42" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="373"><net_src comp="363" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="377"><net_src comp="108" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="384"><net_src comp="374" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="389"><net_src comp="332" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="22" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="391"><net_src comp="328" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="395"><net_src comp="157" pin="7"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="122" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="396" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="405"><net_src comp="332" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="332" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="414"><net_src comp="321" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="14" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="419"><net_src comp="321" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="425"><net_src comp="321" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="20" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="430"><net_src comp="385" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="435"><net_src comp="406" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="440"><net_src comp="385" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="24" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="328" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="26" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="453"><net_src comp="436" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="385" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="442" pin="2"/><net_sink comp="448" pin=2"/></net>

<net id="463"><net_src comp="298" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="464"><net_src comp="459" pin="2"/><net_sink comp="157" pin=4"/></net>

<net id="469"><net_src comp="344" pin="4"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="14" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="474"><net_src comp="344" pin="4"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="480"><net_src comp="32" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="340" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="485"><net_src comp="476" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="491"><net_src comp="34" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="340" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="496"><net_src comp="487" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="502"><net_src comp="36" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="340" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="507"><net_src comp="498" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="512"><net_src comp="122" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="517"><net_src comp="20" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="340" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="522"><net_src comp="122" pin="7"/><net_sink comp="519" pin=0"/></net>

<net id="526"><net_src comp="122" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="531"><net_src comp="523" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="536"><net_src comp="527" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="519" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="543"><net_src comp="38" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="532" pin="2"/><net_sink comp="538" pin=1"/></net>

<net id="545"><net_src comp="40" pin="0"/><net_sink comp="538" pin=2"/></net>

<net id="550"><net_src comp="157" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="538" pin="3"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="356" pin="4"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="14" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="356" pin="4"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="20" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="567"><net_src comp="356" pin="4"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="573"><net_src comp="157" pin="7"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="46" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="578"><net_src comp="157" pin="7"/><net_sink comp="575" pin=0"/></net>

<net id="584"><net_src comp="48" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="585"><net_src comp="575" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="586"><net_src comp="40" pin="0"/><net_sink comp="579" pin=2"/></net>

<net id="590"><net_src comp="157" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="594"><net_src comp="157" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="598"><net_src comp="157" pin="7"/><net_sink comp="595" pin=0"/></net>

<net id="604"><net_src comp="50" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="605"><net_src comp="595" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="606"><net_src comp="40" pin="0"/><net_sink comp="599" pin=2"/></net>

<net id="610"><net_src comp="157" pin="7"/><net_sink comp="607" pin=0"/></net>

<net id="616"><net_src comp="52" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="617"><net_src comp="607" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="618"><net_src comp="40" pin="0"/><net_sink comp="611" pin=2"/></net>

<net id="622"><net_src comp="157" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="627"><net_src comp="157" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="569" pin="2"/><net_sink comp="623" pin=1"/></net>

<net id="633"><net_src comp="579" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="587" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="641"><net_src comp="54" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="642"><net_src comp="623" pin="2"/><net_sink comp="635" pin=1"/></net>

<net id="643"><net_src comp="56" pin="0"/><net_sink comp="635" pin=2"/></net>

<net id="644"><net_src comp="58" pin="0"/><net_sink comp="635" pin=3"/></net>

<net id="648"><net_src comp="635" pin="4"/><net_sink comp="645" pin=0"/></net>

<net id="652"><net_src comp="629" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="657"><net_src comp="629" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="635" pin="4"/><net_sink comp="653" pin=1"/></net>

<net id="663"><net_src comp="645" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="649" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="671"><net_src comp="60" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="672"><net_src comp="659" pin="2"/><net_sink comp="665" pin=1"/></net>

<net id="673"><net_src comp="62" pin="0"/><net_sink comp="665" pin=2"/></net>

<net id="674"><net_src comp="56" pin="0"/><net_sink comp="665" pin=3"/></net>

<net id="678"><net_src comp="665" pin="4"/><net_sink comp="675" pin=0"/></net>

<net id="683"><net_src comp="599" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="591" pin="1"/><net_sink comp="679" pin=1"/></net>

<net id="691"><net_src comp="64" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="692"><net_src comp="623" pin="2"/><net_sink comp="685" pin=1"/></net>

<net id="693"><net_src comp="56" pin="0"/><net_sink comp="685" pin=2"/></net>

<net id="694"><net_src comp="66" pin="0"/><net_sink comp="685" pin=3"/></net>

<net id="701"><net_src comp="68" pin="0"/><net_sink comp="695" pin=0"/></net>

<net id="702"><net_src comp="623" pin="2"/><net_sink comp="695" pin=1"/></net>

<net id="703"><net_src comp="56" pin="0"/><net_sink comp="695" pin=2"/></net>

<net id="704"><net_src comp="70" pin="0"/><net_sink comp="695" pin=3"/></net>

<net id="709"><net_src comp="611" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="619" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="715"><net_src comp="679" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="685" pin="4"/><net_sink comp="711" pin=1"/></net>

<net id="720"><net_src comp="711" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="725"><net_src comp="675" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="717" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="733"><net_src comp="72" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="734"><net_src comp="721" pin="2"/><net_sink comp="727" pin=1"/></net>

<net id="735"><net_src comp="74" pin="0"/><net_sink comp="727" pin=2"/></net>

<net id="736"><net_src comp="76" pin="0"/><net_sink comp="727" pin=3"/></net>

<net id="741"><net_src comp="705" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="742"><net_src comp="695" pin="4"/><net_sink comp="737" pin=1"/></net>

<net id="749"><net_src comp="78" pin="0"/><net_sink comp="743" pin=0"/></net>

<net id="750"><net_src comp="653" pin="2"/><net_sink comp="743" pin=1"/></net>

<net id="751"><net_src comp="62" pin="0"/><net_sink comp="743" pin=2"/></net>

<net id="752"><net_src comp="76" pin="0"/><net_sink comp="743" pin=3"/></net>

<net id="757"><net_src comp="737" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="743" pin="4"/><net_sink comp="753" pin=1"/></net>

<net id="765"><net_src comp="80" pin="0"/><net_sink comp="759" pin=0"/></net>

<net id="766"><net_src comp="721" pin="2"/><net_sink comp="759" pin=1"/></net>

<net id="767"><net_src comp="74" pin="0"/><net_sink comp="759" pin=2"/></net>

<net id="768"><net_src comp="82" pin="0"/><net_sink comp="759" pin=3"/></net>

<net id="776"><net_src comp="769" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="783"><net_src comp="84" pin="0"/><net_sink comp="777" pin=0"/></net>

<net id="784"><net_src comp="772" pin="2"/><net_sink comp="777" pin=1"/></net>

<net id="785"><net_src comp="74" pin="0"/><net_sink comp="777" pin=2"/></net>

<net id="786"><net_src comp="82" pin="0"/><net_sink comp="777" pin=3"/></net>

<net id="790"><net_src comp="777" pin="4"/><net_sink comp="787" pin=0"/></net>

<net id="798"><net_src comp="791" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="803"><net_src comp="787" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="795" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="809"><net_src comp="86" pin="0"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="799" pin="2"/><net_sink comp="805" pin=1"/></net>

<net id="816"><net_src comp="88" pin="0"/><net_sink comp="811" pin=0"/></net>

<net id="817"><net_src comp="805" pin="2"/><net_sink comp="811" pin=1"/></net>

<net id="818"><net_src comp="74" pin="0"/><net_sink comp="811" pin=2"/></net>

<net id="824"><net_src comp="811" pin="3"/><net_sink comp="819" pin=0"/></net>

<net id="825"><net_src comp="90" pin="0"/><net_sink comp="819" pin=1"/></net>

<net id="826"><net_src comp="92" pin="0"/><net_sink comp="819" pin=2"/></net>

<net id="831"><net_src comp="799" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="832"><net_src comp="819" pin="3"/><net_sink comp="827" pin=1"/></net>

<net id="836"><net_src comp="827" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="841"><net_src comp="811" pin="3"/><net_sink comp="837" pin=0"/></net>

<net id="842"><net_src comp="94" pin="0"/><net_sink comp="837" pin=1"/></net>

<net id="848"><net_src comp="837" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="849"><net_src comp="90" pin="0"/><net_sink comp="843" pin=1"/></net>

<net id="850"><net_src comp="92" pin="0"/><net_sink comp="843" pin=2"/></net>

<net id="855"><net_src comp="805" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="856"><net_src comp="843" pin="3"/><net_sink comp="851" pin=1"/></net>

<net id="860"><net_src comp="851" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="865"><net_src comp="833" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="866"><net_src comp="857" pin="1"/><net_sink comp="861" pin=1"/></net>

<net id="867"><net_src comp="861" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="872"><net_src comp="367" pin="4"/><net_sink comp="868" pin=0"/></net>

<net id="873"><net_src comp="14" pin="0"/><net_sink comp="868" pin=1"/></net>

<net id="878"><net_src comp="367" pin="4"/><net_sink comp="874" pin=0"/></net>

<net id="879"><net_src comp="20" pin="0"/><net_sink comp="874" pin=1"/></net>

<net id="883"><net_src comp="367" pin="4"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="891"><net_src comp="96" pin="0"/><net_sink comp="885" pin=0"/></net>

<net id="892"><net_src comp="157" pin="7"/><net_sink comp="885" pin=1"/></net>

<net id="893"><net_src comp="98" pin="0"/><net_sink comp="885" pin=2"/></net>

<net id="894"><net_src comp="100" pin="0"/><net_sink comp="885" pin=3"/></net>

<net id="899"><net_src comp="102" pin="0"/><net_sink comp="895" pin=0"/></net>

<net id="900"><net_src comp="885" pin="4"/><net_sink comp="895" pin=1"/></net>

<net id="904"><net_src comp="157" pin="7"/><net_sink comp="901" pin=0"/></net>

<net id="909"><net_src comp="901" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="910"><net_src comp="895" pin="2"/><net_sink comp="905" pin=1"/></net>

<net id="917"><net_src comp="104" pin="0"/><net_sink comp="911" pin=0"/></net>

<net id="918"><net_src comp="157" pin="7"/><net_sink comp="911" pin=1"/></net>

<net id="919"><net_src comp="100" pin="0"/><net_sink comp="911" pin=2"/></net>

<net id="920"><net_src comp="58" pin="0"/><net_sink comp="911" pin=3"/></net>

<net id="926"><net_src comp="106" pin="0"/><net_sink comp="921" pin=0"/></net>

<net id="927"><net_src comp="911" pin="4"/><net_sink comp="921" pin=1"/></net>

<net id="928"><net_src comp="905" pin="2"/><net_sink comp="921" pin=2"/></net>

<net id="929"><net_src comp="921" pin="3"/><net_sink comp="157" pin=1"/></net>

<net id="934"><net_src comp="378" pin="4"/><net_sink comp="930" pin=0"/></net>

<net id="935"><net_src comp="42" pin="0"/><net_sink comp="930" pin=1"/></net>

<net id="940"><net_src comp="34" pin="0"/><net_sink comp="936" pin=0"/></net>

<net id="941"><net_src comp="378" pin="4"/><net_sink comp="936" pin=1"/></net>

<net id="945"><net_src comp="936" pin="2"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="950"><net_src comp="378" pin="4"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="956"><net_src comp="157" pin="3"/><net_sink comp="952" pin=0"/></net>

<net id="957"><net_src comp="157" pin="7"/><net_sink comp="952" pin=1"/></net>

<net id="961"><net_src comp="952" pin="2"/><net_sink comp="958" pin=0"/></net>

<net id="965"><net_src comp="958" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="971"><net_src comp="392" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="972"><net_src comp="157" pin="3"/><net_sink comp="967" pin=1"/></net>

<net id="976"><net_src comp="967" pin="2"/><net_sink comp="973" pin=0"/></net>

<net id="980"><net_src comp="973" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="987"><net_src comp="427" pin="1"/><net_sink comp="982" pin=1"/></net>

<net id="988"><net_src comp="311" pin="4"/><net_sink comp="982" pin=2"/></net>

<net id="994"><net_src comp="427" pin="1"/><net_sink comp="989" pin=1"/></net>

<net id="995"><net_src comp="431" pin="2"/><net_sink comp="989" pin=2"/></net>

<net id="1002"><net_src comp="28" pin="0"/><net_sink comp="996" pin=1"/></net>

<net id="1003"><net_src comp="392" pin="1"/><net_sink comp="996" pin=3"/></net>

<net id="1004"><net_src comp="996" pin="4"/><net_sink comp="157" pin=4"/></net>

<net id="1010"><net_src comp="456" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1011"><net_src comp="1005" pin="3"/><net_sink comp="157" pin=1"/></net>

<net id="1017"><net_src comp="157" pin="3"/><net_sink comp="1012" pin=2"/></net>

<net id="1021"><net_src comp="114" pin="3"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="1026"><net_src comp="128" pin="3"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="1031"><net_src comp="122" pin="3"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="1033"><net_src comp="1028" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="1034"><net_src comp="1028" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="1038"><net_src comp="122" pin="7"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="1040"><net_src comp="1035" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="1044"><net_src comp="141" pin="3"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="1049"><net_src comp="150" pin="3"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="1054"><net_src comp="122" pin="3"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="1059"><net_src comp="396" pin="2"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="1064"><net_src comp="164" pin="3"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="1066"><net_src comp="1061" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="1070"><net_src comp="172" pin="3"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="1072"><net_src comp="1067" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="1076"><net_src comp="402" pin="1"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1081"><net_src comp="406" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="1012" pin=0"/></net>

<net id="1089"><net_src comp="185" pin="3"/><net_sink comp="1086" pin=0"/></net>

<net id="1090"><net_src comp="1086" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="1094"><net_src comp="421" pin="2"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="1099"><net_src comp="982" pin="3"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="1104"><net_src comp="989" pin="3"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="1109"><net_src comp="122" pin="7"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="996" pin=1"/></net>

<net id="1111"><net_src comp="1106" pin="1"/><net_sink comp="1005" pin=1"/></net>

<net id="1112"><net_src comp="1106" pin="1"/><net_sink comp="1012" pin=1"/></net>

<net id="1116"><net_src comp="385" pin="2"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="1121"><net_src comp="157" pin="3"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="1005" pin=1"/></net>

<net id="1126"><net_src comp="448" pin="3"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="1131"><net_src comp="996" pin="4"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="1136"><net_src comp="1005" pin="3"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="1141"><net_src comp="1012" pin="3"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="1143"><net_src comp="1138" pin="1"/><net_sink comp="157" pin=4"/></net>

<net id="1150"><net_src comp="471" pin="1"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="1155"><net_src comp="193" pin="3"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="1160"><net_src comp="201" pin="3"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="1165"><net_src comp="208" pin="3"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="1170"><net_src comp="215" pin="3"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="1175"><net_src comp="223" pin="3"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="1180"><net_src comp="509" pin="1"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="1185"><net_src comp="513" pin="2"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="1190"><net_src comp="546" pin="2"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="157" pin=4"/></net>

<net id="1198"><net_src comp="558" pin="2"/><net_sink comp="1195" pin=0"/></net>

<net id="1199"><net_src comp="1195" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="1203"><net_src comp="238" pin="3"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="1208"><net_src comp="727" pin="4"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="1213"><net_src comp="753" pin="2"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="1215"><net_src comp="1210" pin="1"/><net_sink comp="791" pin=1"/></net>

<net id="1219"><net_src comp="759" pin="4"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="1227"><net_src comp="874" pin="2"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="1232"><net_src comp="245" pin="3"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="1234"><net_src comp="1229" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="1241"><net_src comp="936" pin="2"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="1246"><net_src comp="252" pin="3"/><net_sink comp="1243" pin=0"/></net>

<net id="1247"><net_src comp="1243" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="1251"><net_src comp="947" pin="1"/><net_sink comp="1248" pin=0"/></net>

<net id="1252"><net_src comp="1248" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="1256"><net_src comp="259" pin="3"/><net_sink comp="1253" pin=0"/></net>

<net id="1257"><net_src comp="1253" pin="1"/><net_sink comp="157" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: r_coeffs | {20 21 }
 - Input state : 
	Port: poly_lift : a_coeffs | {1 2 3 4 5 9 10 11 }
  - Chain level:
	State 1
		a_coeffs_load : 1
		a_coeffs_load_1 : 1
	State 2
		a_coeffs_load_2 : 1
		StgValue_32 : 1
	State 3
		tmp : 1
		StgValue_36 : 2
		StgValue_38 : 1
	State 4
		zj_cast9 : 1
		zj_cast : 1
		exitcond2 : 1
		StgValue_49 : 2
		tmp_21 : 1
		a_coeffs_addr_3 : 2
		a_coeffs_load_3 : 3
		i_5 : 1
		tmp_15 : 1
		tmp_15_cast : 2
		tmp_16 : 3
		tmp_17 : 4
		tmp_18 : 2
		tmp_19 : 3
		tmp1 : 4
		StgValue_63 : 1
	State 5
		tmp_30 : 1
		tmp_31 : 2
	State 6
		tmp_23_cast : 1
		tmp_23 : 2
		tmp_24 : 3
		StgValue_76 : 4
		tmp_26 : 1
		tmp_27 : 2
		StgValue_80 : 3
		tmp_29 : 1
	State 7
	State 8
		StgValue_88 : 1
	State 9
		exitcond1 : 1
		StgValue_93 : 2
		tmp_34 : 1
		a_coeffs_addr_4 : 2
		a_coeffs_load_4 : 3
	State 10
		tmp_33 : 1
		b_coeffs_addr_4 : 2
		b_coeffs_load_3 : 3
		tmp_36 : 1
		a_coeffs_addr_5 : 2
		a_coeffs_load_5 : 3
		tmp_38 : 1
		a_coeffs_addr_6 : 2
		a_coeffs_load_6 : 3
		tmp_44 : 1
	State 11
		tmp_45 : 1
		tmp_53 : 1
		tmp2 : 2
		tmp_39 : 3
		tmp_41 : 4
		tmp_42 : 5
	State 12
		StgValue_124 : 1
	State 13
		exitcond : 1
		i_7 : 1
		StgValue_130 : 2
		tmp_43 : 1
		b_coeffs_addr_6 : 2
		b_coeffs_load_4 : 3
	State 14
		tmp_54 : 1
		tmp_55 : 1
		tmp_7 : 2
		tmp_57 : 1
		tmp_60 : 1
		tmp_61 : 1
		tmp_11 : 2
		tmp_66 : 1
		tmp_12 : 2
		tmp_67 : 1
		a_assign : 1
		a_assign_cast : 3
		tmp_62 : 2
		tmp_i_cast : 3
		tmp_i_cast_27 : 4
		tmp_63 : 4
		r : 5
		tmp_64 : 6
		tmp_308_i_cast : 7
		tmp_46 : 3
		tmp_47 : 2
		tmp_48 : 2
		tmp_49 : 3
		fold_i_cast : 4
		tmp_309_i_cast : 5
		r_3 : 8
		tmp_310_i_cast : 9
		tmp_50 : 4
		tmp_51 : 5
		fold1_i_cast : 6
		tmp_52 : 9
	State 15
		r_4 : 1
		tmp_65 : 2
		tmp_312_i_cast : 3
		tmp_313_i_cast : 1
		r_5 : 4
		t : 5
		tmp_68 : 6
		c_cast : 7
		tmp_314_i : 8
		tmp_314_i_cast : 8
		not_tmp_37_i : 7
		tmp_315_i_cast_cast : 7
		tmp_316_i : 8
		tmp_316_i_cast : 8
		tmp_317_i : 9
		StgValue_186 : 9
	State 16
		exitcond_i : 1
		i_8 : 1
		StgValue_192 : 2
		tmp_i3 : 1
		b_coeffs_addr_7 : 2
		b_coeffs_load_8 : 3
	State 17
		tmp_56 : 1
		tmp_49_i_cast : 2
		tmp_69 : 1
		tmp_58 : 3
		tmp_59 : 1
		tmp_51_i : 3
		StgValue_204 : 4
	State 18
	State 19
		tmp_i6 : 1
		StgValue_211 : 2
		i_9 : 1
		tmp_i7 : 2
		b_coeffs_addr_8 : 3
		b_coeffs_load_9 : 4
		tmp_289_i : 1
		b_coeffs_addr_9 : 2
		b_coeffs_load_10 : 3
	State 20
		tmp_290_i : 1
		tmp_71 : 2
		tmp_291_i_cast : 3
		StgValue_226 : 4
	State 21
		tmp_292_i : 1
		tmp_70 : 2
		tmp_293_i_cast : 3
		StgValue_233 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_385         |    0    |    0    |    10   |
|          |         tmp_fu_396         |    0    |    0    |    23   |
|          |         i_5_fu_421         |    0    |    0    |    17   |
|          |        tmp_20_fu_459       |    0    |    0    |    23   |
|          |        tmp_32_fu_476       |    0    |    0    |    17   |
|          |        tmp_35_fu_487       |    0    |    0    |    17   |
|          |        tmp_37_fu_498       |    0    |    0    |    17   |
|          |         i_6_fu_513         |    0    |    0    |    17   |
|          |         tmp2_fu_527        |    0    |    0    |    2    |
|          |        tmp_39_fu_532       |    0    |    0    |    2    |
|          |        tmp_42_fu_546       |    0    |    0    |    23   |
|          |         i_7_fu_558         |    0    |    0    |    17   |
|          |       a_assign_fu_623      |    0    |    0    |    23   |
|    add   |    a_assign_cast_fu_629    |    0    |    0    |    15   |
|          |        tmp_63_fu_653       |    0    |    0    |    15   |
|          |          r_fu_659          |    0    |    0    |    15   |
|          |        tmp_46_fu_679       |    0    |    0    |    2    |
|          |        tmp_49_fu_705       |    0    |    0    |    10   |
|          |     fold_i_cast_fu_711     |    0    |    0    |    2    |
|          |         r_3_fu_721         |    0    |    0    |    15   |
|          |        tmp_50_fu_737       |    0    |    0    |    2    |
|          |     fold1_i_cast_fu_753    |    0    |    0    |    2    |
|          |         r_4_fu_772         |    0    |    0    |    13   |
|          |     fold2_i_cast_fu_791    |    0    |    0    |    10   |
|          |         r_5_fu_799         |    0    |    0    |    10   |
|          |          t_fu_805          |    0    |    0    |    12   |
|          |         i_8_fu_874         |    0    |    0    |    17   |
|          |         i_9_fu_936         |    0    |    0    |    17   |
|----------|----------------------------|---------|---------|---------|
|          |      exitcond2_fu_410      |    0    |    0    |    13   |
|          |        tmp_30_fu_436       |    0    |    0    |    8    |
|   icmp   |      exitcond1_fu_465      |    0    |    0    |    13   |
|          |       exitcond_fu_552      |    0    |    0    |    13   |
|          |      exitcond_i_fu_868     |    0    |    0    |    13   |
|          |        tmp_i6_fu_930       |    0    |    0    |    13   |
|----------|----------------------------|---------|---------|---------|
|          |    tmp_49_i_cast_fu_895    |    0    |    0    |    20   |
|    sub   |      tmp_290_i_fu_952      |    0    |    0    |    23   |
|          |      tmp_292_i_fu_967      |    0    |    0    |    23   |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_40_fu_442       |    0    |    0    |    2    |
|    xor   |     not_tmp_37_i_fu_837    |    0    |    0    |    2    |
|          |      tmp_317_i_fu_861      |    0    |    0    |    16   |
|----------|----------------------------|---------|---------|---------|
|    or    |        tmp_58_fu_905       |    0    |    0    |    13   |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_31_fu_448       |    0    |    0    |    2    |
|  select  |        c_cast_fu_819       |    0    |    0    |    3    |
|          | tmp_315_i_cast_cast_fu_843 |    0    |    0    |    3    |
|----------|----------------------------|---------|---------|---------|
|    mul   |        tmp_18_fu_431       |    0    |    0    |    6    |
|----------|----------------------------|---------|---------|---------|
|    and   |      tmp_314_i_fu_827      |    0    |    0    |    3    |
|          |      tmp_316_i_fu_851      |    0    |    0    |    3    |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_982         |    1    |    0    |    0    |
|  muladd  |         grp_fu_989         |    1    |    0    |    0    |
|          |         grp_fu_1005        |    1    |    0    |    0    |
|          |         grp_fu_1012        |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
| addmuladd|         grp_fu_996         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       zj_cast9_fu_402      |    0    |    0    |    0    |
|          |       zj_cast_fu_406       |    0    |    0    |    0    |
|          |        tmp_21_fu_416       |    0    |    0    |    0    |
|          |     tmp_15_cast_fu_427     |    0    |    0    |    0    |
|          |     tmp_26_cast_fu_456     |    0    |    0    |    0    |
|          |        tmp_34_fu_471       |    0    |    0    |    0    |
|          |        tmp_33_fu_482       |    0    |    0    |    0    |
|          |        tmp_36_fu_493       |    0    |    0    |    0    |
|          |        tmp_38_fu_504       |    0    |    0    |    0    |
|          |        tmp_43_fu_564       |    0    |    0    |    0    |
|          |      tmp_i_cast_fu_645     |    0    |    0    |    0    |
|   zext   |    tmp_i_cast_27_fu_649    |    0    |    0    |    0    |
|          |    tmp_308_i_cast_fu_675   |    0    |    0    |    0    |
|          |    tmp_309_i_cast_fu_717   |    0    |    0    |    0    |
|          |    tmp_311_i_cast_fu_769   |    0    |    0    |    0    |
|          |    tmp_312_i_cast_fu_787   |    0    |    0    |    0    |
|          |    tmp_313_i_cast_fu_795   |    0    |    0    |    0    |
|          |    tmp_314_i_cast_fu_833   |    0    |    0    |    0    |
|          |        tmp_i3_fu_880       |    0    |    0    |    0    |
|          |        tmp_i7_fu_942       |    0    |    0    |    0    |
|          |      tmp_289_i_fu_947      |    0    |    0    |    0    |
|          |    tmp_291_i_cast_fu_962   |    0    |    0    |    0    |
|          |    tmp_293_i_cast_fu_977   |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_44_fu_509       |    0    |    0    |    0    |
|          |        tmp_45_fu_519       |    0    |    0    |    0    |
|          |        tmp_53_fu_523       |    0    |    0    |    0    |
|          |        tmp_55_fu_575       |    0    |    0    |    0    |
|          |        tmp_57_fu_587       |    0    |    0    |    0    |
|   trunc  |        tmp_60_fu_591       |    0    |    0    |    0    |
|          |        tmp_61_fu_595       |    0    |    0    |    0    |
|          |        tmp_66_fu_607       |    0    |    0    |    0    |
|          |        tmp_67_fu_619       |    0    |    0    |    0    |
|          |        tmp_69_fu_901       |    0    |    0    |    0    |
|          |        tmp_71_fu_958       |    0    |    0    |    0    |
|          |        tmp_70_fu_973       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_41_fu_538       |    0    |    0    |    0    |
|          |        tmp_7_fu_579        |    0    |    0    |    0    |
|bitconcatenate|        tmp_11_fu_599       |    0    |    0    |    0    |
|          |        tmp_12_fu_611       |    0    |    0    |    0    |
|          |       tmp_51_i_fu_921      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|    shl   |        tmp_54_fu_569       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_62_fu_635       |    0    |    0    |    0    |
|          |        tmp_64_fu_665       |    0    |    0    |    0    |
|          |        tmp_47_fu_685       |    0    |    0    |    0    |
|          |        tmp_48_fu_695       |    0    |    0    |    0    |
|partselect|    tmp_310_i_cast_fu_727   |    0    |    0    |    0    |
|          |        tmp_51_fu_743       |    0    |    0    |    0    |
|          |        tmp_52_fu_759       |    0    |    0    |    0    |
|          |        tmp_65_fu_777       |    0    |    0    |    0    |
|          |        tmp_56_fu_885       |    0    |    0    |    0    |
|          |        tmp_59_fu_911       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
| bitselect|        tmp_68_fu_811       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   sext   |    tmp_316_i_cast_fu_857   |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    5    |    0    |   557   |
|----------|----------------------------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |
+--------+--------+--------+--------+
|b_coeffs|    1   |    0   |    0   |
+--------+--------+--------+--------+
|  Total |    1   |    0   |    0   |
+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|a_coeffs_addr_1_reg_1023|   10   |
|a_coeffs_addr_2_reg_1041|   10   |
|a_coeffs_addr_3_reg_1086|   10   |
|a_coeffs_addr_4_reg_1152|   10   |
|a_coeffs_addr_5_reg_1167|   10   |
|a_coeffs_addr_6_reg_1172|   10   |
| a_coeffs_addr_reg_1018 |   10   |
|a_coeffs_load_1_reg_1035|   16   |
|a_coeffs_load_2_reg_1051|   16   |
|a_coeffs_load_3_reg_1106|   16   |
| a_coeffs_load_reg_1028 |   16   |
|b_coeffs_addr_1_reg_1046|   10   |
|b_coeffs_addr_2_reg_1067|   10   |
|b_coeffs_addr_3_reg_1157|   10   |
|b_coeffs_addr_4_reg_1162|   10   |
|b_coeffs_addr_6_reg_1200|   10   |
|b_coeffs_addr_7_reg_1229|   10   |
|b_coeffs_addr_8_reg_1243|   10   |
|b_coeffs_addr_9_reg_1253|   10   |
| b_coeffs_addr_reg_1061 |   10   |
|b_coeffs_load_1_reg_1118|   16   |
|  fold1_i_cast_reg_1210 |    2   |
|       i_1_reg_340      |   10   |
|       i_2_reg_352      |   10   |
|      i_5_reg_1091      |   10   |
|      i_6_reg_1182      |   10   |
|      i_7_reg_1195      |   10   |
|      i_8_reg_1224      |   10   |
|      i_9_reg_1238      |   10   |
|      i_i5_reg_374      |   10   |
|       i_i_reg_363      |   10   |
|        i_reg_317       |   10   |
|         reg_392        |   16   |
|      tmp1_reg_1101     |   16   |
|     tmp_13_reg_298     |   16   |
|     tmp_14_reg_308     |   16   |
|     tmp_17_reg_1096    |   16   |
|     tmp_24_reg_1128    |   16   |
|     tmp_25_reg_1113    |    2   |
|     tmp_27_reg_1133    |   16   |
|   tmp_289_i_reg_1248   |   64   |
|     tmp_29_reg_1138    |   16   |
| tmp_310_i_cast_reg_1205|    4   |
|     tmp_31_reg_1123    |    2   |
|     tmp_34_reg_1147    |   64   |
|     tmp_42_reg_1187    |   16   |
|     tmp_44_reg_1177    |   15   |
|     tmp_52_reg_1216    |    2   |
|      tmp_reg_1056      |   16   |
|      tmp_s_reg_288     |   16   |
|    zj_cast9_reg_1073   |    3   |
|    zj_cast_reg_1078    |   16   |
|       zj_reg_328       |    2   |
+------------------------+--------+
|          Total         |   692  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_122 |  p0  |   8  |  10  |   80   ||    41   |
| grp_access_fu_122 |  p2  |   6  |   0  |    0   ||    33   |
| grp_access_fu_157 |  p0  |  12  |  10  |   120  ||    53   |
| grp_access_fu_157 |  p1  |   6  |  16  |   96   ||    33   |
| grp_access_fu_157 |  p2  |   9  |   0  |    0   ||    44   |
| grp_access_fu_157 |  p4  |   6  |  10  |   60   ||    33   |
| grp_access_fu_273 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_273 |  p1  |   2  |  16  |   32   ||    9    |
|     zj_reg_328    |  p0  |   2  |   2  |    4   ||    9    |
|    i_1_reg_340    |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_385    |  p0  |   2  |   2  |    4   ||    9    |
|     grp_fu_996    |  p1  |   2  |   3  |    6   ||    9    |
|    grp_fu_1005    |  p1  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   474  || 20.2307 ||   300   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |    0   |   557  |
|   Memory  |    1   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   20   |    -   |   300  |
|  Register |    -   |    -   |    -   |   692  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |    5   |   20   |   692  |   857  |
+-----------+--------+--------+--------+--------+--------+
