{"Source Block": ["hdl/projects/daq1/cpld/daq1_cpld.v@213:233@HdlStmProcess", "      default:\n        cpld_rdata <= 8'hFA;\n    endcase\n  end\n\n  always @(negedge fmc_spi_sclk or posedge fmc_spi_csn) begin\n    if (fmc_spi_csn == 1'b1) begin\n      cpld_rdata_bit <= 1'b0;\n      cpld_rdata_index <= 3'h0;\n    end else begin\n      if (fpga_to_cpld == 1'b0) begin\n        cpld_rdata_bit <= cpld_rdata[cpld_rdata_index];\n        cpld_rdata_index <= cpld_rdata_index + 1;\n      end\n    end\n  end\n\n  // Internal register write access\n\n  always @(negedge fmc_spi_sclk) begin\n    if ((fpga_to_cpld == 1'b1) &&\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[221, "      cpld_rdata_index <= 3'h0;\n"], [225, "        cpld_rdata_index <= cpld_rdata_index + 1;\n"]], "Add": [[221, "      cpld_rdata_index <= 3'h7;\n"], [225, "        cpld_rdata_index <= cpld_rdata_index - 1;\n"]]}}