Simulator report for SSP
Wed Nov 02 11:13:31 2016
Quartus II 64-Bit Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------+
; Simulator Summary                           ;
+-----------------------------+---------------+
; Type                        ; Value         ;
+-----------------------------+---------------+
; Simulation Start Time       ; 0 ps          ;
; Simulation End Time         ; 20.0 ms       ;
; Simulation Netlist Size     ; 211 nodes     ;
; Simulation Coverage         ;      56.05 %  ;
; Total Number of Transitions ; 95258         ;
; Simulation Breakpoints      ; 0             ;
; Family                      ; MAX II        ;
; Device                      ; EPM1270T144C5 ;
+-----------------------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Timing     ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      56.05 % ;
; Total nodes checked                                 ; 211          ;
; Total output ports checked                          ; 223          ;
; Total output ports with complete 1/0-value coverage ; 125          ;
; Total output ports with no 1/0-value coverage       ; 74           ;
; Total output ports with no 1-value coverage         ; 77           ;
; Total output ports with no 0-value coverage         ; 95           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                ;
+--------------------------------------------+--------------------------------------------+------------------+
; Node Name                                  ; Output Port Name                           ; Output Port Type ;
+--------------------------------------------+--------------------------------------------+------------------+
; |SSP|translate:U2|col_out_t[0]             ; |SSP|translate:U2|col_out_t[0]             ; regout           ;
; |SSP|translate:U2|col_out_t[1]             ; |SSP|translate:U2|col_out_t[1]             ; regout           ;
; |SSP|translate:U2|col_out_t[2]             ; |SSP|translate:U2|col_out_t[2]             ; regout           ;
; |SSP|translate:U2|col_out_t[3]             ; |SSP|translate:U2|col_out_t[3]             ; regout           ;
; |SSP|digitron:U9|digitron_cat_d[6]         ; |SSP|digitron:U9|digitron_cat_d[6]         ; regout           ;
; |SSP|digitron:U9|digitron_cat_d[7]         ; |SSP|digitron:U9|digitron_cat_d[7]         ; regout           ;
; |SSP|translate:U2|counter[1]               ; |SSP|translate:U2|counter[1]               ; regout           ;
; |SSP|translate:U2|counter[0]               ; |SSP|translate:U2|counter[0]               ; regout           ;
; |SSP|frequency_division:U1|clk_out_f       ; |SSP|frequency_division:U1|clk_out_f       ; regout           ;
; |SSP|matrix:U8|counter_m[0]                ; |SSP|matrix:U8|counter_m[0]                ; regout           ;
; |SSP|matrix:U8|Mux0~0                      ; |SSP|matrix:U8|Mux0~0                      ; combout          ;
; |SSP|matrix:U8|col_out_m~23                ; |SSP|matrix:U8|col_out_m~23                ; combout          ;
; |SSP|matrix:U8|col_out_m[7]~0              ; |SSP|matrix:U8|col_out_m[7]~0              ; combout          ;
; |SSP|matrix:U8|col_out_m~26                ; |SSP|matrix:U8|col_out_m~26                ; combout          ;
; |SSP|matrix:U8|col_out_m~27                ; |SSP|matrix:U8|col_out_m~27                ; combout          ;
; |SSP|matrix:U8|counter_m[1]                ; |SSP|matrix:U8|col_out_m~30                ; combout          ;
; |SSP|matrix:U8|counter_m[1]                ; |SSP|matrix:U8|counter_m[1]                ; regout           ;
; |SSP|matrix:U8|col_out_m~31                ; |SSP|matrix:U8|col_out_m~31                ; combout          ;
; |SSP|matrix:U8|col_out_m~32                ; |SSP|matrix:U8|col_out_m~32                ; combout          ;
; |SSP|matrix:U8|col_out_m~33                ; |SSP|matrix:U8|col_out_m~33                ; combout          ;
; |SSP|matrix:U8|col_out_m~36                ; |SSP|matrix:U8|col_out_m~36                ; combout          ;
; |SSP|matrix:U8|col_out_m~37                ; |SSP|matrix:U8|col_out_m~37                ; combout          ;
; |SSP|matrix:U8|row_out_m~18                ; |SSP|matrix:U8|row_out_m~18                ; combout          ;
; |SSP|matrix:U8|row_out_m~19                ; |SSP|matrix:U8|row_out_m~19                ; combout          ;
; |SSP|matrix:U8|row_out_m~20                ; |SSP|matrix:U8|row_out_m~20                ; combout          ;
; |SSP|matrix:U8|row_out_m~21                ; |SSP|matrix:U8|row_out_m~21                ; combout          ;
; |SSP|frequency_division:U1|Q_f             ; |SSP|frequency_division:U1|Q_f             ; regout           ;
; |SSP|prevent_shake:U3|a_ok_out_p           ; |SSP|get_select:U10|a_select_out_g[0]~7    ; combout          ;
; |SSP|prevent_shake:U3|b_ok_out_p           ; |SSP|get_select:U10|b_select_out_g[1]~7    ; combout          ;
; |SSP|prevent_shake:U3|show_out_p           ; |SSP|prevent_shake:U3|show_out_p           ; regout           ;
; |SSP|translate:U2|ready_out_t              ; |SSP|translate:U2|ready_out_t              ; regout           ;
; |SSP|prevent_shake:U3|show_in_p_tmp        ; |SSP|prevent_shake:U3|show_in_p_tmp        ; regout           ;
; |SSP|translate:U2|show_out_t               ; |SSP|translate:U2|show_out_t               ; regout           ;
; |SSP|prevent_shake:U3|ready_in_p_tmp       ; |SSP|prevent_shake:U3|process_0~11         ; combout          ;
; |SSP|prevent_shake:U3|ready_in_p_tmp       ; |SSP|prevent_shake:U3|ready_in_p_tmp       ; regout           ;
; |SSP|translate:U2|a_select_out_t[0]        ; |SSP|translate:U2|a_select_out_t[0]        ; regout           ;
; |SSP|prevent_shake:U3|start_in_p_tmp       ; |SSP|prevent_shake:U3|start_in_p_tmp       ; regout           ;
; |SSP|translate:U2|start_out_t              ; |SSP|translate:U2|start_out_t              ; regout           ;
; |SSP|prevent_shake:U3|a_select_in_p_tmp[0] ; |SSP|prevent_shake:U3|process_0~12         ; combout          ;
; |SSP|prevent_shake:U3|a_select_in_p_tmp[0] ; |SSP|prevent_shake:U3|a_select_in_p_tmp[0] ; regout           ;
; |SSP|translate:U2|a_ok_out_t               ; |SSP|translate:U2|a_ok_out_t               ; regout           ;
; |SSP|prevent_shake:U3|b_select_in_p_tmp[0] ; |SSP|prevent_shake:U3|b_select_in_p_tmp[0] ; regout           ;
; |SSP|translate:U2|b_select_out_t[0]        ; |SSP|translate:U2|b_select_out_t[0]        ; regout           ;
; |SSP|prevent_shake:U3|a_ok_in_p_tmp        ; |SSP|prevent_shake:U3|process_0~13         ; combout          ;
; |SSP|prevent_shake:U3|a_ok_in_p_tmp        ; |SSP|prevent_shake:U3|a_ok_in_p_tmp        ; regout           ;
; |SSP|prevent_shake:U3|b_ok_in_p_tmp        ; |SSP|prevent_shake:U3|b_ok_in_p_tmp        ; regout           ;
; |SSP|translate:U2|b_ok_out_t               ; |SSP|translate:U2|b_ok_out_t               ; regout           ;
; |SSP|prevent_shake:U3|a_select_in_p_tmp[1] ; |SSP|prevent_shake:U3|process_0~14         ; combout          ;
; |SSP|prevent_shake:U3|process_0~15         ; |SSP|prevent_shake:U3|process_0~15         ; combout          ;
; |SSP|prevent_shake:U3|b_select_in_p_tmp[1] ; |SSP|prevent_shake:U3|process_0~10         ; combout          ;
; |SSP|prevent_shake:U3|counter_p[1]         ; |SSP|prevent_shake:U3|counter_p[1]         ; regout           ;
; |SSP|prevent_shake:U3|counter_p[2]         ; |SSP|prevent_shake:U3|counter_p[2]         ; regout           ;
; |SSP|prevent_shake:U3|ready_out_p~1        ; |SSP|prevent_shake:U3|ready_out_p~1        ; combout          ;
; |SSP|judge:U6|a_score_j[1]~4               ; |SSP|judge:U6|a_score_j[1]~4               ; combout          ;
; |SSP|frequency_division:U1|counter_f[4]    ; |SSP|frequency_division:U1|counter_f[4]    ; regout           ;
; |SSP|frequency_division:U1|counter_f[2]    ; |SSP|frequency_division:U1|counter_f[2]    ; regout           ;
; |SSP|frequency_division:U1|counter_f[0]    ; |SSP|frequency_division:U1|counter_f[0]    ; regout           ;
; |SSP|frequency_division:U1|counter_f[3]    ; |SSP|frequency_division:U1|counter_f[3]    ; regout           ;
; |SSP|frequency_division:U1|counter_f[1]    ; |SSP|frequency_division:U1|Equal0~0        ; combout          ;
; |SSP|frequency_division:U1|counter_f[1]    ; |SSP|frequency_division:U1|counter_f[1]    ; regout           ;
; |SSP|prevent_shake:U3|a_select_out_p[0]    ; |SSP|prevent_shake:U3|a_select_out_p[0]    ; regout           ;
; |SSP|prevent_shake:U3|ready_out_p          ; |SSP|get_select:U10|a_select_tmp~7         ; combout          ;
; |SSP|prevent_shake:U3|ready_out_p          ; |SSP|prevent_shake:U3|ready_out_p          ; regout           ;
; |SSP|prevent_shake:U3|start_out_p          ; |SSP|matrix:U8|big_counter_m[5]~60         ; combout          ;
; |SSP|prevent_shake:U3|start_out_p          ; |SSP|prevent_shake:U3|start_out_p          ; regout           ;
; |SSP|prevent_shake:U3|b_select_out_p[0]    ; |SSP|get_select:U10|b_select_tmp~7         ; combout          ;
; |SSP|prevent_shake:U3|b_select_out_p[0]    ; |SSP|prevent_shake:U3|b_select_out_p[0]    ; regout           ;
; |SSP|translate:U2|Mux17~0                  ; |SSP|translate:U2|Mux17~0                  ; combout          ;
; |SSP|translate:U2|Mux12~4                  ; |SSP|translate:U2|Mux12~4                  ; combout          ;
; |SSP|translate:U2|Mux12~5                  ; |SSP|translate:U2|Mux12~5                  ; combout          ;
; |SSP|translate:U2|Mux17~1                  ; |SSP|translate:U2|Mux17~1                  ; combout          ;
; |SSP|translate:U2|Mux17~2                  ; |SSP|translate:U2|Mux17~2                  ; combout          ;
; |SSP|translate:U2|Mux23~0                  ; |SSP|translate:U2|Mux23~0                  ; combout          ;
; |SSP|translate:U2|Mux28~0                  ; |SSP|translate:U2|Mux28~0                  ; combout          ;
; |SSP|translate:U2|Mux16~0                  ; |SSP|translate:U2|Mux16~0                  ; combout          ;
; |SSP|translate:U2|Mux31~0                  ; |SSP|translate:U2|Mux31~0                  ; combout          ;
; |SSP|judge:U6|result_tmp[0]                ; |SSP|judge:U6|result_tmp[0]~0              ; combout          ;
; |SSP|judge:U6|result_tmp[0]~1              ; |SSP|judge:U6|result_tmp[0]~1              ; combout          ;
; |SSP|judge:U6|result_tmp[0]~2              ; |SSP|judge:U6|result_tmp[0]~2              ; combout          ;
; |SSP|frequency_division:U1|Add0~12         ; |SSP|frequency_division:U1|Add0~12         ; combout          ;
; |SSP|frequency_division:U1|Add0~14         ; |SSP|frequency_division:U1|Add0~14         ; combout          ;
; |SSP|frequency_division:U1|Add0~14         ; |SSP|frequency_division:U1|Add0~15         ; cout0            ;
; |SSP|frequency_division:U1|Add0~14         ; |SSP|frequency_division:U1|Add0~15COUT1_32 ; cout1            ;
; |SSP|frequency_division:U1|Add0~16         ; |SSP|frequency_division:U1|Add0~16         ; combout          ;
; |SSP|frequency_division:U1|Add0~16         ; |SSP|frequency_division:U1|Add0~17         ; cout0            ;
; |SSP|frequency_division:U1|Add0~16         ; |SSP|frequency_division:U1|Add0~17COUT1_28 ; cout1            ;
; |SSP|frequency_division:U1|Add0~18         ; |SSP|frequency_division:U1|Add0~18         ; combout          ;
; |SSP|frequency_division:U1|Add0~18         ; |SSP|frequency_division:U1|Add0~19         ; cout0            ;
; |SSP|frequency_division:U1|Add0~18         ; |SSP|frequency_division:U1|Add0~19COUT1_30 ; cout1            ;
; |SSP|frequency_division:U1|Add0~20         ; |SSP|frequency_division:U1|Add0~20         ; combout          ;
; |SSP|frequency_division:U1|Add0~20         ; |SSP|frequency_division:U1|Add0~21         ; cout0            ;
; |SSP|frequency_division:U1|Add0~20         ; |SSP|frequency_division:U1|Add0~21COUT1_34 ; cout1            ;
; |SSP|translate:U2|Mux17~3                  ; |SSP|translate:U2|Mux17~3                  ; combout          ;
; |SSP|translate:U2|Mux31~1                  ; |SSP|translate:U2|Mux31~1                  ; combout          ;
; |SSP|translate:U2|Mux29~12                 ; |SSP|translate:U2|Mux29~12                 ; combout          ;
; |SSP|translate:U2|Mux29~13                 ; |SSP|translate:U2|Mux29~13                 ; combout          ;
; |SSP|translate:U2|state[0]                 ; |SSP|translate:U2|Mux29~14                 ; combout          ;
; |SSP|translate:U2|state[0]                 ; |SSP|translate:U2|state[0]                 ; regout           ;
; |SSP|translate:U2|Mux29~15                 ; |SSP|translate:U2|Mux29~15                 ; combout          ;
; |SSP|translate:U2|Mux32~1                  ; |SSP|translate:U2|Mux32~1                  ; combout          ;
; |SSP|translate:U2|Mux32~2                  ; |SSP|translate:U2|Mux32~2                  ; combout          ;
; |SSP|translate:U2|Mux30~12                 ; |SSP|translate:U2|Mux30~12                 ; combout          ;
; |SSP|translate:U2|state[1]                 ; |SSP|translate:U2|Mux30~14                 ; combout          ;
; |SSP|translate:U2|state[1]                 ; |SSP|translate:U2|state[1]                 ; regout           ;
; |SSP|translate:U2|Mux30~15                 ; |SSP|translate:U2|Mux30~15                 ; combout          ;
; |SSP|clk_in                                ; |SSP|clk_in~corein                         ; combout          ;
; |SSP|row_in[2]                             ; |SSP|row_in[2]~corein                      ; combout          ;
; |SSP|row_in[1]                             ; |SSP|row_in[1]~corein                      ; combout          ;
; |SSP|row_in[3]                             ; |SSP|row_in[3]~corein                      ; combout          ;
; |SSP|col_out[0]                            ; |SSP|col_out[0]                            ; padio            ;
; |SSP|col_out[1]                            ; |SSP|col_out[1]                            ; padio            ;
; |SSP|col_out[2]                            ; |SSP|col_out[2]                            ; padio            ;
; |SSP|col_out[3]                            ; |SSP|col_out[3]                            ; padio            ;
; |SSP|col_m[0]                              ; |SSP|col_m[0]                              ; padio            ;
; |SSP|col_m[1]                              ; |SSP|col_m[1]                              ; padio            ;
; |SSP|col_m[2]                              ; |SSP|col_m[2]                              ; padio            ;
; |SSP|col_m[5]                              ; |SSP|col_m[5]                              ; padio            ;
; |SSP|col_m[6]                              ; |SSP|col_m[6]                              ; padio            ;
; |SSP|col_m[7]                              ; |SSP|col_m[7]                              ; padio            ;
; |SSP|row_m[2]                              ; |SSP|row_m[2]                              ; padio            ;
; |SSP|row_m[3]                              ; |SSP|row_m[3]                              ; padio            ;
; |SSP|row_m[4]                              ; |SSP|row_m[4]                              ; padio            ;
; |SSP|row_m[5]                              ; |SSP|row_m[5]                              ; padio            ;
; |SSP|digitron_cat[6]                       ; |SSP|digitron_cat[6]                       ; padio            ;
; |SSP|digitron_cat[7]                       ; |SSP|digitron_cat[7]                       ; padio            ;
+--------------------------------------------+--------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                   ;
+--------------------------------------------+--------------------------------------------+------------------+
; Node Name                                  ; Output Port Name                           ; Output Port Type ;
+--------------------------------------------+--------------------------------------------+------------------+
; |SSP|digitron:U9|digitron_show_d[0]        ; |SSP|digitron:U9|digitron_show_d[0]        ; regout           ;
; |SSP|get_select:U10|a_select_out_g[1]      ; |SSP|get_select:U10|a_select_out_g[1]      ; regout           ;
; |SSP|get_select:U10|b_select_out_g[1]      ; |SSP|get_select:U10|b_select_out_g[1]      ; regout           ;
; |SSP|judge:U6|result_j[1]                  ; |SSP|judge:U6|result_j[1]                  ; regout           ;
; |SSP|judge:U6|result_j[0]                  ; |SSP|judge:U6|result_j[0]                  ; regout           ;
; |SSP|matrix:U8|row_out_m~16                ; |SSP|matrix:U8|row_out_m~16                ; combout          ;
; |SSP|matrix:U8|col_out_m~25                ; |SSP|matrix:U8|col_out_m~25                ; combout          ;
; |SSP|matrix:U8|Mux22~0                     ; |SSP|matrix:U8|Mux22~0                     ; combout          ;
; |SSP|matrix:U8|Equal4~0                    ; |SSP|matrix:U8|Equal4~0                    ; combout          ;
; |SSP|judge:U6|b_score_j[1]                 ; |SSP|judge:U6|b_score_j[1]                 ; regout           ;
; |SSP|judge:U6|a_score_j[1]                 ; |SSP|judge:U6|a_score_j[1]                 ; regout           ;
; |SSP|judge:U6|a_score_j[0]                 ; |SSP|judge:U6|a_score_j[0]                 ; regout           ;
; |SSP|digitron:U9|digitron_show_d~6         ; |SSP|digitron:U9|digitron_show_d~6         ; combout          ;
; |SSP|judge:U6|b_score_j[0]                 ; |SSP|judge:U6|b_score_j[0]                 ; regout           ;
; |SSP|digitron:U9|digitron_show_d~9         ; |SSP|digitron:U9|digitron_show_d~9         ; combout          ;
; |SSP|digitron:U9|digitron_show_d~10        ; |SSP|digitron:U9|digitron_show_d~10        ; combout          ;
; |SSP|digitron:U9|digitron_show_d~11        ; |SSP|digitron:U9|digitron_show_d~11        ; combout          ;
; |SSP|get_select:U10|a_select_tmp[1]        ; |SSP|get_select:U10|a_select_tmp[1]        ; regout           ;
; |SSP|matrix:U8|big_counter_m[0]            ; |SSP|matrix:U8|big_counter_m[0]~37         ; cout             ;
; |SSP|matrix:U8|big_counter_m[1]            ; |SSP|matrix:U8|big_counter_m[1]~39         ; cout0            ;
; |SSP|matrix:U8|big_counter_m[1]            ; |SSP|matrix:U8|big_counter_m[1]~39COUT1_71 ; cout1            ;
; |SSP|matrix:U8|big_counter_m[2]            ; |SSP|matrix:U8|big_counter_m[2]~41         ; cout0            ;
; |SSP|matrix:U8|big_counter_m[2]            ; |SSP|matrix:U8|big_counter_m[2]~41COUT1_73 ; cout1            ;
; |SSP|matrix:U8|big_counter_m[3]            ; |SSP|matrix:U8|big_counter_m[3]~43         ; cout0            ;
; |SSP|matrix:U8|big_counter_m[3]            ; |SSP|matrix:U8|big_counter_m[3]~43COUT1_75 ; cout1            ;
; |SSP|matrix:U8|Equal2~0                    ; |SSP|matrix:U8|Equal2~0                    ; combout          ;
; |SSP|matrix:U8|big_counter_m[6]            ; |SSP|matrix:U8|big_counter_m[6]~45         ; cout0            ;
; |SSP|matrix:U8|big_counter_m[6]            ; |SSP|matrix:U8|big_counter_m[6]~45COUT1_79 ; cout1            ;
; |SSP|matrix:U8|big_counter_m[7]            ; |SSP|matrix:U8|big_counter_m[7]~47         ; cout0            ;
; |SSP|matrix:U8|big_counter_m[7]            ; |SSP|matrix:U8|big_counter_m[7]~47COUT1_81 ; cout1            ;
; |SSP|matrix:U8|big_counter_m[4]            ; |SSP|matrix:U8|big_counter_m[4]~49         ; cout0            ;
; |SSP|matrix:U8|big_counter_m[4]            ; |SSP|matrix:U8|big_counter_m[4]~49COUT1_77 ; cout1            ;
; |SSP|matrix:U8|big_counter_m[5]            ; |SSP|matrix:U8|big_counter_m[5]~51         ; cout             ;
; |SSP|matrix:U8|Equal2~1                    ; |SSP|matrix:U8|Equal2~1                    ; combout          ;
; |SSP|matrix:U8|big_counter_m[8]            ; |SSP|matrix:U8|big_counter_m[8]~53         ; cout0            ;
; |SSP|matrix:U8|big_counter_m[8]            ; |SSP|matrix:U8|big_counter_m[8]~53COUT1_83 ; cout1            ;
; |SSP|matrix:U8|big_counter_m[9]            ; |SSP|matrix:U8|big_counter_m[9]~57         ; cout0            ;
; |SSP|matrix:U8|big_counter_m[9]            ; |SSP|matrix:U8|big_counter_m[9]~57COUT1_85 ; cout1            ;
; |SSP|matrix:U8|big_counter_m[10]           ; |SSP|matrix:U8|big_counter_m[10]~59        ; cout             ;
; |SSP|matrix:U8|Equal2~2                    ; |SSP|matrix:U8|Equal2~2                    ; combout          ;
; |SSP|matrix:U8|Equal2~3                    ; |SSP|matrix:U8|Equal2~3                    ; combout          ;
; |SSP|get_select:U10|b_select_tmp[1]        ; |SSP|get_select:U10|b_select_tmp[1]        ; regout           ;
; |SSP|translate:U2|a_select_out_t[1]        ; |SSP|translate:U2|a_select_out_t[1]        ; regout           ;
; |SSP|prevent_shake:U3|a_select_in_p_tmp[1] ; |SSP|prevent_shake:U3|a_select_in_p_tmp[1] ; regout           ;
; |SSP|prevent_shake:U3|b_select_in_p_tmp[1] ; |SSP|prevent_shake:U3|b_select_in_p_tmp[1] ; regout           ;
; |SSP|judge:U6|result_tmp[1]                ; |SSP|judge:U6|result_tmp[1]                ; regout           ;
; |SSP|judge:U6|b_score_tmp[1]               ; |SSP|judge:U6|b_score_tmp[1]               ; regout           ;
; |SSP|judge:U6|a_score_tmp[1]               ; |SSP|judge:U6|a_score_tmp[1]               ; regout           ;
; |SSP|judge:U6|a_score_tmp[0]               ; |SSP|judge:U6|a_score_tmp[0]               ; regout           ;
; |SSP|judge:U6|b_score_tmp[0]               ; |SSP|judge:U6|b_score_tmp[0]               ; regout           ;
; |SSP|prevent_shake:U3|a_select_out_p[1]    ; |SSP|prevent_shake:U3|a_select_out_p[1]    ; regout           ;
; |SSP|prevent_shake:U3|b_select_out_p[1]    ; |SSP|prevent_shake:U3|b_select_out_p[1]    ; regout           ;
; |SSP|judge:U6|result_tmp[0]                ; |SSP|judge:U6|result_tmp[0]                ; regout           ;
; |SSP|judge:U6|result_tmp[0]~3              ; |SSP|judge:U6|result_tmp[0]~3              ; combout          ;
; |SSP|judge:U6|result_tmp[0]~4              ; |SSP|judge:U6|result_tmp[0]~4              ; combout          ;
; |SSP|judge:U6|result_tmp[0]~5              ; |SSP|judge:U6|result_tmp[0]~5              ; combout          ;
; |SSP|judge:U6|b_score_tmp[1]~0             ; |SSP|judge:U6|b_score_tmp[1]~0             ; combout          ;
; |SSP|judge:U6|a_score_tmp[1]~0             ; |SSP|judge:U6|a_score_tmp[1]~0             ; combout          ;
; |SSP|judge:U6|Mux27~0                      ; |SSP|judge:U6|Mux27~0                      ; combout          ;
; |SSP|judge:U6|Mux31~0                      ; |SSP|judge:U6|Mux31~0                      ; combout          ;
; |SSP|translate:U2|Mux7~4                   ; |SSP|translate:U2|Mux7~4                   ; combout          ;
; |SSP|translate:U2|Mux30~13                 ; |SSP|translate:U2|Mux30~13                 ; combout          ;
; |SSP|row_in[0]                             ; |SSP|row_in[0]~corein                      ; combout          ;
; |SSP|col_m[3]                              ; |SSP|col_m[3]                              ; padio            ;
; |SSP|col_m[4]                              ; |SSP|col_m[4]                              ; padio            ;
; |SSP|row_m[0]                              ; |SSP|row_m[0]                              ; padio            ;
; |SSP|row_m[1]                              ; |SSP|row_m[1]                              ; padio            ;
; |SSP|row_m[6]                              ; |SSP|row_m[6]                              ; padio            ;
; |SSP|row_m[7]                              ; |SSP|row_m[7]                              ; padio            ;
; |SSP|digitron_cat[0]                       ; |SSP|digitron_cat[0]                       ; padio            ;
; |SSP|digitron_cat[1]                       ; |SSP|digitron_cat[1]                       ; padio            ;
; |SSP|digitron_cat[2]                       ; |SSP|digitron_cat[2]                       ; padio            ;
; |SSP|digitron_cat[3]                       ; |SSP|digitron_cat[3]                       ; padio            ;
; |SSP|digitron_cat[4]                       ; |SSP|digitron_cat[4]                       ; padio            ;
; |SSP|digitron_cat[5]                       ; |SSP|digitron_cat[5]                       ; padio            ;
; |SSP|digitron_show[0]                      ; |SSP|digitron_show[0]                      ; padio            ;
; |SSP|digitron_show[5]                      ; |SSP|digitron_show[5]                      ; padio            ;
+--------------------------------------------+--------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                   ;
+--------------------------------------------+--------------------------------------------+------------------+
; Node Name                                  ; Output Port Name                           ; Output Port Type ;
+--------------------------------------------+--------------------------------------------+------------------+
; |SSP|digitron:U9|digitron_show_d[0]        ; |SSP|digitron:U9|digitron_show_d[0]        ; regout           ;
; |SSP|digitron:U9|digitron_show_d[1]        ; |SSP|digitron:U9|digitron_show_d[1]        ; regout           ;
; |SSP|digitron:U9|digitron_show_d[2]        ; |SSP|digitron:U9|digitron_show_d[2]        ; regout           ;
; |SSP|digitron:U9|digitron_show_d[3]        ; |SSP|digitron:U9|digitron_show_d[3]        ; regout           ;
; |SSP|digitron:U9|digitron_show_d[4]        ; |SSP|digitron:U9|digitron_show_d[4]        ; regout           ;
; |SSP|digitron:U9|digitron_show_d[6]        ; |SSP|digitron:U9|digitron_show_d[6]        ; regout           ;
; |SSP|get_select:U10|a_select_out_g[1]      ; |SSP|get_select:U10|a_select_out_g[1]      ; regout           ;
; |SSP|get_select:U10|a_select_out_g[0]      ; |SSP|get_select:U10|a_select_out_g[0]      ; regout           ;
; |SSP|matrix:U8|col_out_m~22                ; |SSP|matrix:U8|col_out_m~22                ; combout          ;
; |SSP|get_select:U10|b_select_out_g[0]      ; |SSP|get_select:U10|b_select_out_g[0]      ; regout           ;
; |SSP|get_select:U10|b_select_out_g[1]      ; |SSP|get_select:U10|b_select_out_g[1]      ; regout           ;
; |SSP|matrix:U8|col_out_m~24                ; |SSP|matrix:U8|col_out_m~24                ; combout          ;
; |SSP|judge:U6|result_j[1]                  ; |SSP|judge:U6|result_j[1]                  ; regout           ;
; |SSP|judge:U6|result_j[0]                  ; |SSP|judge:U6|result_j[0]                  ; regout           ;
; |SSP|matrix:U8|row_out_m~16                ; |SSP|matrix:U8|row_out_m~16                ; combout          ;
; |SSP|matrix:U8|col_out_m~25                ; |SSP|matrix:U8|col_out_m~25                ; combout          ;
; |SSP|matrix:U8|Mux22~0                     ; |SSP|matrix:U8|Mux22~0                     ; combout          ;
; |SSP|matrix:U8|col_out_m~28                ; |SSP|matrix:U8|col_out_m~28                ; combout          ;
; |SSP|matrix:U8|col_out_m~29                ; |SSP|matrix:U8|col_out_m~29                ; combout          ;
; |SSP|matrix:U8|col_out_m~34                ; |SSP|matrix:U8|col_out_m~34                ; combout          ;
; |SSP|matrix:U8|col_out_m~35                ; |SSP|matrix:U8|col_out_m~35                ; combout          ;
; |SSP|matrix:U8|row_out_m~17                ; |SSP|matrix:U8|row_out_m~17                ; combout          ;
; |SSP|judge:U6|b_score_j[1]                 ; |SSP|judge:U6|b_score_j[1]                 ; regout           ;
; |SSP|judge:U6|a_score_j[1]                 ; |SSP|judge:U6|a_score_j[1]                 ; regout           ;
; |SSP|judge:U6|a_score_j[0]                 ; |SSP|judge:U6|a_score_j[0]                 ; regout           ;
; |SSP|digitron:U9|digitron_show_d~6         ; |SSP|digitron:U9|digitron_show_d~6         ; combout          ;
; |SSP|judge:U6|b_score_j[0]                 ; |SSP|judge:U6|b_score_j[0]                 ; regout           ;
; |SSP|digitron:U9|digitron_show_d~9         ; |SSP|digitron:U9|digitron_show_d~9         ; combout          ;
; |SSP|digitron:U9|digitron_show_d~10        ; |SSP|digitron:U9|digitron_show_d~10        ; combout          ;
; |SSP|digitron:U9|digitron_show_d~11        ; |SSP|digitron:U9|digitron_show_d~11        ; combout          ;
; |SSP|get_select:U10|a_select_tmp[1]        ; |SSP|get_select:U10|a_select_tmp[1]        ; regout           ;
; |SSP|get_select:U10|a_select_tmp[0]        ; |SSP|get_select:U10|a_select_tmp[0]        ; regout           ;
; |SSP|matrix:U8|big_counter_m[0]            ; |SSP|matrix:U8|big_counter_m[0]~37         ; cout             ;
; |SSP|matrix:U8|big_counter_m[1]            ; |SSP|matrix:U8|big_counter_m[1]~39         ; cout0            ;
; |SSP|matrix:U8|big_counter_m[1]            ; |SSP|matrix:U8|big_counter_m[1]~39COUT1_71 ; cout1            ;
; |SSP|matrix:U8|big_counter_m[2]            ; |SSP|matrix:U8|big_counter_m[2]~41         ; cout0            ;
; |SSP|matrix:U8|big_counter_m[2]            ; |SSP|matrix:U8|big_counter_m[2]~41COUT1_73 ; cout1            ;
; |SSP|matrix:U8|big_counter_m[3]            ; |SSP|matrix:U8|big_counter_m[3]~43         ; cout0            ;
; |SSP|matrix:U8|big_counter_m[3]            ; |SSP|matrix:U8|big_counter_m[3]~43COUT1_75 ; cout1            ;
; |SSP|matrix:U8|Equal2~0                    ; |SSP|matrix:U8|Equal2~0                    ; combout          ;
; |SSP|matrix:U8|big_counter_m[6]            ; |SSP|matrix:U8|big_counter_m[6]~45         ; cout0            ;
; |SSP|matrix:U8|big_counter_m[6]            ; |SSP|matrix:U8|big_counter_m[6]~45COUT1_79 ; cout1            ;
; |SSP|matrix:U8|big_counter_m[7]            ; |SSP|matrix:U8|big_counter_m[7]~47         ; cout0            ;
; |SSP|matrix:U8|big_counter_m[7]            ; |SSP|matrix:U8|big_counter_m[7]~47COUT1_81 ; cout1            ;
; |SSP|matrix:U8|big_counter_m[4]            ; |SSP|matrix:U8|big_counter_m[4]~49         ; cout0            ;
; |SSP|matrix:U8|big_counter_m[4]            ; |SSP|matrix:U8|big_counter_m[4]~49COUT1_77 ; cout1            ;
; |SSP|matrix:U8|big_counter_m[5]            ; |SSP|matrix:U8|big_counter_m[5]~51         ; cout             ;
; |SSP|matrix:U8|Equal2~1                    ; |SSP|matrix:U8|Equal2~1                    ; combout          ;
; |SSP|matrix:U8|big_counter_m[8]            ; |SSP|matrix:U8|big_counter_m[8]~53         ; cout0            ;
; |SSP|matrix:U8|big_counter_m[8]            ; |SSP|matrix:U8|big_counter_m[8]~53COUT1_83 ; cout1            ;
; |SSP|matrix:U8|big_counter_m[9]            ; |SSP|matrix:U8|big_counter_m[9]~57         ; cout0            ;
; |SSP|matrix:U8|big_counter_m[9]            ; |SSP|matrix:U8|big_counter_m[9]~57COUT1_85 ; cout1            ;
; |SSP|matrix:U8|big_counter_m[10]           ; |SSP|matrix:U8|big_counter_m[10]~59        ; cout             ;
; |SSP|matrix:U8|Equal2~2                    ; |SSP|matrix:U8|Equal2~2                    ; combout          ;
; |SSP|matrix:U8|Equal2~3                    ; |SSP|matrix:U8|Equal2~3                    ; combout          ;
; |SSP|get_select:U10|b_select_tmp[0]        ; |SSP|get_select:U10|b_select_tmp[0]        ; regout           ;
; |SSP|get_select:U10|b_select_tmp[1]        ; |SSP|get_select:U10|b_select_tmp[1]        ; regout           ;
; |SSP|translate:U2|a_select_out_t[1]        ; |SSP|translate:U2|a_select_out_t[1]        ; regout           ;
; |SSP|prevent_shake:U3|a_select_in_p_tmp[1] ; |SSP|prevent_shake:U3|a_select_in_p_tmp[1] ; regout           ;
; |SSP|prevent_shake:U3|b_select_in_p_tmp[1] ; |SSP|prevent_shake:U3|b_select_in_p_tmp[1] ; regout           ;
; |SSP|judge:U6|result_tmp[1]                ; |SSP|judge:U6|result_tmp[1]                ; regout           ;
; |SSP|judge:U6|b_score_tmp[1]               ; |SSP|judge:U6|b_score_tmp[1]               ; regout           ;
; |SSP|judge:U6|a_score_tmp[1]               ; |SSP|judge:U6|a_score_tmp[1]               ; regout           ;
; |SSP|judge:U6|a_score_tmp[0]               ; |SSP|judge:U6|a_score_tmp[0]               ; regout           ;
; |SSP|judge:U6|b_score_tmp[0]               ; |SSP|judge:U6|b_score_tmp[0]               ; regout           ;
; |SSP|prevent_shake:U3|a_select_out_p[1]    ; |SSP|prevent_shake:U3|a_select_out_p[1]    ; regout           ;
; |SSP|prevent_shake:U3|b_select_out_p[1]    ; |SSP|prevent_shake:U3|b_select_out_p[1]    ; regout           ;
; |SSP|judge:U6|result_tmp[0]                ; |SSP|judge:U6|result_tmp[0]                ; regout           ;
; |SSP|judge:U6|result_tmp[0]~3              ; |SSP|judge:U6|result_tmp[0]~3              ; combout          ;
; |SSP|judge:U6|result_tmp[0]~4              ; |SSP|judge:U6|result_tmp[0]~4              ; combout          ;
; |SSP|judge:U6|result_tmp[0]~5              ; |SSP|judge:U6|result_tmp[0]~5              ; combout          ;
; |SSP|judge:U6|b_score_tmp[1]~0             ; |SSP|judge:U6|b_score_tmp[1]~0             ; combout          ;
; |SSP|judge:U6|a_score_tmp[1]~0             ; |SSP|judge:U6|a_score_tmp[1]~0             ; combout          ;
; |SSP|judge:U6|Mux27~0                      ; |SSP|judge:U6|Mux27~0                      ; combout          ;
; |SSP|judge:U6|Mux31~0                      ; |SSP|judge:U6|Mux31~0                      ; combout          ;
; |SSP|translate:U2|Mux7~4                   ; |SSP|translate:U2|Mux7~4                   ; combout          ;
; |SSP|translate:U2|Mux30~13                 ; |SSP|translate:U2|Mux30~13                 ; combout          ;
; |SSP|row_in[0]                             ; |SSP|row_in[0]~corein                      ; combout          ;
; |SSP|row_m[0]                              ; |SSP|row_m[0]                              ; padio            ;
; |SSP|row_m[1]                              ; |SSP|row_m[1]                              ; padio            ;
; |SSP|row_m[6]                              ; |SSP|row_m[6]                              ; padio            ;
; |SSP|row_m[7]                              ; |SSP|row_m[7]                              ; padio            ;
; |SSP|digitron_cat[0]                       ; |SSP|digitron_cat[0]                       ; padio            ;
; |SSP|digitron_cat[1]                       ; |SSP|digitron_cat[1]                       ; padio            ;
; |SSP|digitron_cat[2]                       ; |SSP|digitron_cat[2]                       ; padio            ;
; |SSP|digitron_cat[3]                       ; |SSP|digitron_cat[3]                       ; padio            ;
; |SSP|digitron_cat[4]                       ; |SSP|digitron_cat[4]                       ; padio            ;
; |SSP|digitron_cat[5]                       ; |SSP|digitron_cat[5]                       ; padio            ;
; |SSP|digitron_show[0]                      ; |SSP|digitron_show[0]                      ; padio            ;
; |SSP|digitron_show[1]                      ; |SSP|digitron_show[1]                      ; padio            ;
; |SSP|digitron_show[2]                      ; |SSP|digitron_show[2]                      ; padio            ;
; |SSP|digitron_show[3]                      ; |SSP|digitron_show[3]                      ; padio            ;
; |SSP|digitron_show[4]                      ; |SSP|digitron_show[4]                      ; padio            ;
; |SSP|digitron_show[5]                      ; |SSP|digitron_show[5]                      ; padio            ;
; |SSP|digitron_show[6]                      ; |SSP|digitron_show[6]                      ; padio            ;
+--------------------------------------------+--------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Wed Nov 02 11:13:30 2016
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off SSP -c SSP
Info: Using vector source file "F:/VDHL preject for Schoolworks/game完美 - 副本/SSP.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      56.05 %
Info: Number of transitions in simulation is 95258
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 195 megabytes
    Info: Processing ended: Wed Nov 02 11:13:31 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


