/*
 * Copyright 2016 Marco Felsch, TQ Systems GmbH
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */

/dts-v1/;

#include <dt-bindings/input/input.h>
#include "imx6ul-tqma6ulx.dtsi"

/ {
	model = "TQ Systems i.MX6UL TQMa6ULxL / MBa6ULxL";
	compatible = "tqc,imx6ul-mba6ulxl", "fsl,imx6ul";

	aliases {
		mmc1 = &usdhc1;
		mmc0 = &usdhc2;
	};

	chosen {
		stdout-path = &uart1;
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_mba6ul_3v3: regulator@0 {
			compatible = "regulator-fixed";
			regulator-name = "supply-mba6ul-3v3";
			reg = <0>;
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};

		reg_mba6ul_5v0: regulator@1 {
			compatible = "regulator-fixed";
			regulator-name = "supply-mba6ul-5v0";
			reg = <1>;
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			regulator-always-on;
		};

		reg_can_3v3: regulator@2 {
			compatible = "regulator-fixed";
			regulator-name = "can-3v3";
			reg = <2>;
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
			vin_supply = <&reg_mba6ul_3v3>;
		};

		reg_otg2vbus_5v0: regulator@3 {
			compatible = "regulator-fixed";
			reg = <3>;
			gpio = <&gpio3 21 GPIO_ACTIVE_HIGH>;
			enable-active-high;
			regulator-name = "otg2-vbus-supply-5v0";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			vin_supply = <&reg_mba6ul_5v0>;
		};

		reg_otg1vbus_5v0: regulator@4 {
			compatible = "regulator-fixed";
			reg = <4>;
			gpio = <&gpio1 4 GPIO_ACTIVE_HIGH>;
			enable-active-high;
			regulator-name = "otg1-vbus-supply-5v0";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			vin_supply = <&reg_mba6ul_5v0>;
		};

		reg_fec_3v3: regulator@5 {
			compatible = "regulator-fixed";
			regulator-name = "fec-3v3";
			reg = <5>;
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
			vin_supply = <&reg_mba6ul_3v3>;
		};

		reg_lcd_pwr: regulator@6 {
			compatible = "regulator-fixed";
			regulator-name = "lcd-pwr";
			pinctrl-names = "default";
			reg = <6>;
			/* gpio = <&gpio1 2 GPIO_ACTIVE_HIGH>; */
			enable-active-high;
			/* always on -> VIO for STMPE, otherwise I2C stall */
			regulator-always-on;
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			vin_supply = <&reg_mba6ul_3v3>;
		};

		reg_mpcie: regulator@7 {
			compatible = "regulator-fixed";
			pinctrl-names = "default";
			regulator-name = "mpcie-1v5";
			reg = <7>;
			/* gpio = <&gpio1 3 GPIO_ACTIVE_HIGH>; */
			enable-active-high;
			regulator-min-microvolt = <1500000>;
			regulator-max-microvolt = <1500000>;
			vin_supply = <&reg_mba6ul_3v3>;
		};
	};

	reserved-memory {
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		linux,cma {
			compatible = "shared-dma-pool";
			reusable;
			size = <0x6000000>;
			linux,cma-default;
		};
	};
};

&ecspi2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi2>;
	fsl,spi-num-chipselects = <1>;
	status = "okay";

	spidev2_0: spidev2-0@0 {
		compatible = "tq,testdev";
		spi-max-frequency = <5000000>;
		reg = <0>;
		status = "okay";
	};
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet1>;
	phy-mode = "rmii";
	phy-handle = <&ethphy0>;
	phy-supply = <&reg_fec_3v3>;
	phy-reset-gpios = <&expander 0 GPIO_ACTIVE_LOW>;
	phy-reset-duration = <26>;
	status = "okay";
};

&fec2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet2>;
	phy-mode = "rmii";
	phy-handle = <&ethphy1>;
	phy-supply = <&reg_fec_3v3>;
	phy-reset-gpios = <&expander 1 GPIO_ACTIVE_LOW>;
	phy-reset-duration = <26>;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@0 {
			compatible = "ethernet-phy-ieee802.3-c22";
			max-speed = <100>;
			reg = <0>;
		};

		ethphy1: ethernet-phy@1 {
			compatible = "ethernet-phy-ieee802.3-c22";
			max-speed = <100>;
			reg = <1>;
		};
	};
};

&flash0 {
	uboot@0 {
		label = "U-Boot";
		reg = <0x0 0xd0000>;
	};

	env1@d0000 {
		label = "ENV1";
		reg = <0xd0000 0x10000>;
	};

	env2@e0000 {
		label = "ENV2";
		reg = <0xe0000 0x10000>;
	};

	dtb@f0000 {
		label = "DTB";
		reg = <0xf0000 0x10000>;
	};

	linux@100000 {
		label = "Linux";
		reg = <0x100000 0x700000>;
	};

	rootfs@800000 {
		label = "RootFS";
		reg = <0x800000 0x3800000>;
	};
};

&can1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan1>;
	xceiver-supply = <&reg_can_3v3>;
	status = "okay";
};

&can2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan2>;
	xceiver-supply = <&reg_can_3v3>;
	status = "okay";
};

&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "okay";
};

&i2c4 {
	/* port expander */
	expander: pca9554@22 {
		compatible = "nxp,pca9554";
		reg = <0x22>;
		gpio-controller;
		#gpio-cells = <2>;
		status = "okay";

		boot_cfg_en {
			gpio-hog;
			gpios = <2>;
			output-high;
			line-name = "boot_cfg_en";
		};
	};

	analog_touch: stmpe811@41 {
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_analog_touch>;
		compatible = "st,stmpe811";
		reg = <0x41>;
		interrupts = <3 IRQ_TYPE_EDGE_FALLING>;
		interrupt-parent = <&gpio1>;
		interrupt-controller;
		status = "disabled";

		stmpe_touchscreen {
			compatible = "st,stmpe-ts";
			st,adc-freq = <1>;      /* 3.25 MHz ADC clock speed */
			st,ave-ctrl = <3>;      /* 8 sample average control */
			st,fraction-z = <7>;    /* 7 length fractional part in z */
			/*
			 * 50 mA typical 80 mA max touchscreen drivers
			 * current limit value
			 */
			st,i-drive = <1>;
			st,mod-12b = <1>;       /* 12-bit ADC */
			st,ref-sel = <0>;       /* internal ADC reference */
			st,sample-time = <4>;   /* ADC converstion time: 80 clocks */
			st,settling = <3>;      /* 1 ms panel driver settling time */
			st,touch-det-delay = <5>; /* 5 ms touch detect interrupt delay */
		};
	};
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog_mba6ulxl>;

	imx6ul-mba6ulxl {
		pinctrl_analog_touch: analogtouchgrp {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO03__GPIO1_IO03	0x4001b020
			>;
		};

		pinctrl_ecspi2: ecspi2grp {
			fsl,pins = <
				MX6UL_PAD_UART4_TX_DATA__ECSPI2_SCLK	0x1b020
				MX6UL_PAD_UART5_RX_DATA__ECSPI2_MISO	0x1b020
				MX6UL_PAD_UART5_TX_DATA__ECSPI2_MOSI	0x1b020
				MX6UL_PAD_UART4_RX_DATA__ECSPI2_SS0	0x1b020
			>;
		};

		pinctrl_enet1: enet1grp {
			fsl,pins = <
				MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN	0x1b0b0
				MX6UL_PAD_ENET1_RX_ER__ENET1_RX_ER	0x1b0b0
				MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00	0x1b0b0
				MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01	0x1b0b0
				MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00	0x1b0b0
				MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01	0x1b0b0
				MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN	0x1b0b0
				MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1	0x4001b0a8
			>;
		};

		pinctrl_enet2: enet2grp {
			fsl,pins = <
				MX6UL_PAD_ENET2_RX_EN__ENET2_RX_EN	0x1b0b0
				MX6UL_PAD_ENET2_RX_ER__ENET2_RX_ER	0x1b0b0
				MX6UL_PAD_ENET2_RX_DATA0__ENET2_RDATA00	0x1b0b0
				MX6UL_PAD_ENET2_RX_DATA1__ENET2_RDATA01	0x1b0b0
				MX6UL_PAD_ENET2_TX_DATA0__ENET2_TDATA00	0x1b0a0
				MX6UL_PAD_ENET2_TX_DATA1__ENET2_TDATA01	0x1b0a0
				MX6UL_PAD_ENET2_TX_EN__ENET2_TX_EN	0x1b0b0
				MX6UL_PAD_ENET2_TX_CLK__ENET2_REF_CLK2	0x4001b0a8
				/* mdio */
				MX6UL_PAD_GPIO1_IO07__ENET2_MDC		0x1b0b0
				MX6UL_PAD_GPIO1_IO06__ENET2_MDIO	0x1b0b0
			>;
		};

		pinctrl_flexcan1: flexcan1grp {
			fsl,pins = <
				MX6UL_PAD_UART3_RTS_B__FLEXCAN1_RX	0x1b020
				MX6UL_PAD_UART3_CTS_B__FLEXCAN1_TX	0x1b020
			>;
		};

		pinctrl_flexcan2: flexcan2grp {
			fsl,pins = <
				MX6UL_PAD_UART2_RTS_B__FLEXCAN2_RX	0x1b020
				MX6UL_PAD_UART2_CTS_B__FLEXCAN2_TX	0x1b020
			>;
		};

		pinctrl_hog_mba6ulxl: hogmba6ulxlgrp {
			fsl,pins = <
				MX6UL_PAD_CSI_DATA00__GPIO4_IO21	0x4001b020
				MX6UL_PAD_CSI_DATA01__GPIO4_IO22	0x4001b020
				MX6UL_PAD_CSI_DATA02__GPIO4_IO23	0x4001b020
				MX6UL_PAD_CSI_DATA03__GPIO4_IO24	0x4001b020
				MX6UL_PAD_CSI_DATA04__GPIO4_IO25	0x4001b020
				MX6UL_PAD_CSI_DATA05__GPIO4_IO26	0x4001b020
				MX6UL_PAD_CSI_DATA06__GPIO4_IO27	0x4001b020
				MX6UL_PAD_CSI_DATA07__GPIO4_IO28	0x4001b020
			>;
		};

		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
				MX6UL_PAD_CSI_HSYNC__I2C2_SCL		0x4001b8b0
				MX6UL_PAD_CSI_VSYNC__I2C2_SDA		0x4001b8b0
			>;
		};

		pinctrl_pwm4: pwm4grp {
			fsl,pins = <
				/* 100 k PD, DSE 120 OHM, SPPEED LO */
				MX6UL_PAD_GPIO1_IO05__PWM4_OUT		0x00003050
			>;
		};

/*
		pinctrl_regdisp3v3: regdisp3v3grp {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO02__GPIO1_IO02	0x4001b020
			>;
		};
*/

		pinctrl_uart1: uart1grp {
			fsl,pins = <
				MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX	0x1b0b1
				MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX	0x1b0b1
			>;
		};

		pinctrl_uart3: uart3grp {
			fsl,pins = <
				MX6UL_PAD_UART3_TX_DATA__UART3_DCE_TX	0x1b0b1
				MX6UL_PAD_UART3_RX_DATA__UART3_DCE_RX	0x1b0b1
			>;
		};

		pinctrl_uart6: uart6grp {
			fsl,pins = <
				MX6UL_PAD_CSI_MCLK__UART6_DCE_TX	0x1b0b1
				MX6UL_PAD_CSI_PIXCLK__UART6_DCE_RX	0x1b0b1
			>;
		};

		pinctrl_usb_otg1: usbotg1grp {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO00__ANATOP_OTG1_ID	0x00017059
				MX6UL_PAD_GPIO1_IO01__USB_OTG1_OC	0x0001b0b0
				/* PWR */
				MX6UL_PAD_GPIO1_IO04__GPIO1_IO04	0x0001b099
			>;
		};

		pinctrl_usb_otg2: usbotg2grp {
			fsl,pins = <
				/* reset */
				MX6UL_PAD_LCD_DATA16__GPIO3_IO21	0x0001b099
			>;
		};

		pinctrl_usdhc1: usdhc1grp {
			fsl,pins = <
				MX6UL_PAD_SD1_CLK__USDHC1_CLK		0x00017069
				MX6UL_PAD_SD1_CMD__USDHC1_CMD		0x00017059
				MX6UL_PAD_SD1_DATA0__USDHC1_DATA0	0x00017059
				MX6UL_PAD_SD1_DATA1__USDHC1_DATA1	0x00017059
				MX6UL_PAD_SD1_DATA2__USDHC1_DATA2	0x00017059
				MX6UL_PAD_SD1_DATA3__USDHC1_DATA3	0x00017059
				/* CD */
				MX6UL_PAD_UART1_RTS_B__GPIO1_IO19		0x0001b099
			>;
		};

		pinctrl_usdhc1_100mhz: usdhc1grp100mhz {
			fsl,pins = <
				MX6UL_PAD_SD1_CLK__USDHC1_CLK		0x00017069
				MX6UL_PAD_SD1_CMD__USDHC1_CMD		0x000170b9
				MX6UL_PAD_SD1_DATA0__USDHC1_DATA0	0x000170b9
				MX6UL_PAD_SD1_DATA1__USDHC1_DATA1	0x000170b9
				MX6UL_PAD_SD1_DATA2__USDHC1_DATA2	0x000170b9
				MX6UL_PAD_SD1_DATA3__USDHC1_DATA3	0x000170b9
				/* CD */
				MX6UL_PAD_UART1_RTS_B__GPIO1_IO19		0x0001b099
			>;
		};

		pinctrl_usdhc1_200mhz: usdhc1grp200mhz {
			fsl,pins = <
				MX6UL_PAD_SD1_CLK__USDHC1_CLK		0x00017069
				MX6UL_PAD_SD1_CMD__USDHC1_CMD		0x000170f9
				MX6UL_PAD_SD1_DATA0__USDHC1_DATA0	0x000170f9
				MX6UL_PAD_SD1_DATA1__USDHC1_DATA1	0x000170f9
				MX6UL_PAD_SD1_DATA2__USDHC1_DATA2	0x000170f9
				MX6UL_PAD_SD1_DATA3__USDHC1_DATA3	0x000170f9
				/* CD */
				MX6UL_PAD_UART1_RTS_B__GPIO1_IO19		0x0001b099
			>;
		};

		pinctrl_wdog1: wdog1grp {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO08__WDOG1_WDOG_B	0x0001b099
			>;
		};
	};
};

&pwm4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm4>;
	clocks = <&clks IMX6UL_CLK_PWM4>,
		 <&clks IMX6UL_CLK_PWM4>;
	clock-names = "ipg", "per";
	status = "disabled";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	status = "okay";
};

&uart6 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart6>;
	status = "okay";
};

/* otg-port */
&usbotg1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usb_otg1>;
	vbus-supply = <&reg_otg1vbus_5v0>;
	dr_mode = "otg";
	status = "okay";
};

/* 7-port usb hub */
/* id, pwr, oc pins not connected */
&usbotg2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usb_otg2>;
	disable-over-current;
	vbus-supply = <&reg_otg2vbus_5v0>;
	dr_mode = "host";
	status = "okay";
};

&usdhc1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc1>;
	cd-gpios = <&gpio1 19 GPIO_ACTIVE_LOW>;
	disable-wp;
	bus-width = <4>;
	vmmc-supply = <&reg_mba6ul_3v3>;
	vqmmc-supply = <&reg_vccsd>;
	no-1-8-v;
	status = "okay";
};

&wdog1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_wdog1>;
	fsl,wdog_b;
	status = "okay";
};
