i2c: i801: sort IDs alphabetically

jira LE-1907
Rebuild_History Non-Buildable kernel-3.10.0-862.el7
Rebuild_CHGLOG: - [i2c] i801: sort IDs alphabetically (David Arcari) [1457647]
Rebuild_FUZZ: 92.06%
commit-author Andy Shevchenko <andriy.shevchenko@linux.intel.com>
commit 34b57f40a6a27f45dfa51b46cdbc96b7031652a7
Empty-Commit: Cherry-Pick Conflicts during history rebuild.
Will be included in final tarball splat. Ref for failed cherry-pick at:
ciq/ciq_backports/kernel-3.10.0-862.el7/34b57f40.failed

Sort the list to have a faster search for a certain PCI ID.

There is no functional change.

	Signed-off-by: Andy Shevchenko <andriy.shevchenko@linux.intel.com>
	Signed-off-by: Wolfram Sang <wsa@the-dreams.de>
(cherry picked from commit 34b57f40a6a27f45dfa51b46cdbc96b7031652a7)
	Signed-off-by: Jonathan Maple <jmaple@ciq.com>

# Conflicts:
#	drivers/i2c/busses/i2c-i801.c
diff --cc drivers/i2c/busses/i2c-i801.c
index 2ce2612fd557,663424a79739..000000000000
--- a/drivers/i2c/busses/i2c-i801.c
+++ b/drivers/i2c/busses/i2c-i801.c
@@@ -182,7 -183,8 +182,12 @@@
  				 STATUS_ERROR_FLAGS)
  
  /* Older devices have their ID defined in <linux/pci_ids.h> */
++<<<<<<< HEAD
 +#define PCI_DEVICE_ID_INTEL_BAYTRAIL_SMBUS	0x0f12
++=======
+ #define PCI_DEVICE_ID_INTEL_BAYTRAIL_SMBUS		0x0f12
+ #define PCI_DEVICE_ID_INTEL_DNV_SMBUS			0x19df
++>>>>>>> 34b57f40a6a2 (i2c: i801: sort IDs alphabetically)
  #define PCI_DEVICE_ID_INTEL_COUGARPOINT_SMBUS		0x1c22
  #define PCI_DEVICE_ID_INTEL_PATSBURG_SMBUS		0x1d22
  /* Patsburg also has three 'Integrated Device Function' SMBus controllers */
@@@ -194,19 -197,19 +200,23 @@@
  #define PCI_DEVICE_ID_INTEL_DH89XXCC_SMBUS		0x2330
  #define PCI_DEVICE_ID_INTEL_COLETOCREEK_SMBUS		0x23b0
  #define PCI_DEVICE_ID_INTEL_5_3400_SERIES_SMBUS		0x3b30
+ #define PCI_DEVICE_ID_INTEL_BROXTON_SMBUS		0x5ad4
  #define PCI_DEVICE_ID_INTEL_LYNXPOINT_SMBUS		0x8c22
 -#define PCI_DEVICE_ID_INTEL_WILDCATPOINT_SMBUS		0x8ca2
  #define PCI_DEVICE_ID_INTEL_WELLSBURG_SMBUS		0x8d22
  #define PCI_DEVICE_ID_INTEL_WELLSBURG_SMBUS_MS0		0x8d7d
  #define PCI_DEVICE_ID_INTEL_WELLSBURG_SMBUS_MS1		0x8d7e
  #define PCI_DEVICE_ID_INTEL_WELLSBURG_SMBUS_MS2		0x8d7f
  #define PCI_DEVICE_ID_INTEL_LYNXPOINT_LP_SMBUS		0x9c22
  #define PCI_DEVICE_ID_INTEL_WILDCATPOINT_LP_SMBUS	0x9ca2
- #define PCI_DEVICE_ID_INTEL_SUNRISEPOINT_H_SMBUS	0xa123
  #define PCI_DEVICE_ID_INTEL_SUNRISEPOINT_LP_SMBUS	0x9d23
++<<<<<<< HEAD
 +#define PCI_DEVICE_ID_INTEL_DNV_SMBUS			0x19df
++=======
+ #define PCI_DEVICE_ID_INTEL_SUNRISEPOINT_H_SMBUS	0xa123
++>>>>>>> 34b57f40a6a2 (i2c: i801: sort IDs alphabetically)
  #define PCI_DEVICE_ID_INTEL_LEWISBURG_SMBUS		0xa1a3
  #define PCI_DEVICE_ID_INTEL_LEWISBURG_SSKU_SMBUS	0xa223
 +#define PCI_DEVICE_ID_INTEL_KABYPOINT_H_SMBUS		0xa2a3
  
  struct i801_mux_config {
  	char *gpio_chip;
* Unmerged path drivers/i2c/busses/i2c-i801.c
