halfadder.v,verilog,xil_defaultlib,../../../../../Vivado/2018.3/myworkplace/halfadder/halfadder.srcs/sources_1/new/halfadder.v,
halfadder_1.v,verilog,xil_defaultlib,../../../../cjm_fa_useip.srcs/sources_1/ip/halfadder_1/sim/halfadder_1.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
