Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Apr 15 13:34:36 2022
| Host         : LAPTOP-MQNOE1QL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (19)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: M_game_state_q_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.135        0.000                      0                 1661        0.123        0.000                      0                 1661        4.500        0.000                       0                   621  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               3.135        0.000                      0                 1661        0.123        0.000                      0                 1661        4.500        0.000                       0                   621  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        3.135ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.135ns  (required time - arrival time)
  Source:                 button_cond_gen_0[4].button_cond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.291ns  (logic 1.272ns (20.220%)  route 5.019ns (79.780%))
  Logic Levels:           5  (LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.557     5.141    button_cond_gen_0[4].button_cond/clk_IBUF_BUFG
    SLICE_X49Y29         FDRE                                         r  button_cond_gen_0[4].button_cond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  button_cond_gen_0[4].button_cond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.686     6.284    button_cond_gen_0[4].button_cond/M_ctr_q_reg[3]
    SLICE_X48Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.408 f  button_cond_gen_0[4].button_cond/M_last_q_i_4__10/O
                         net (fo=1, routed)           1.076     7.483    button_cond_gen_0[4].button_cond/M_last_q_i_4__10_n_0
    SLICE_X48Y32         LUT5 (Prop_lut5_I2_O)        0.124     7.607 f  button_cond_gen_0[4].button_cond/M_last_q_i_1__10/O
                         net (fo=4, routed)           0.679     8.286    button_detector_gen_0[4].button_detector/M_button_cond_out[0]
    SLICE_X43Y34         LUT4 (Prop_lut4_I1_O)        0.118     8.404 f  button_detector_gen_0[4].button_detector/M_alu_machine_button_pressed_reg[15]_i_3/O
                         net (fo=1, routed)           1.039     9.444    button_detector_gen_0[4].button_detector/M_alu_machine_button_pressed_reg[15]_i_3_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I0_O)        0.326     9.770 f  button_detector_gen_0[4].button_detector/M_alu_machine_button_pressed_reg[15]_i_2/O
                         net (fo=23, routed)          0.881    10.650    reset_btn_cond/M_board_state_q_reg[0]
    SLICE_X36Y33         LUT4 (Prop_lut4_I2_O)        0.124    10.774 r  reset_btn_cond/M_val_q[3]_i_1/O
                         net (fo=4, routed)           0.658    11.432    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/SR[0]
    SLICE_X32Y34         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.439    14.844    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/clk_IBUF_BUFG
    SLICE_X32Y34         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[1]/C
                         clock pessimism              0.187    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X32Y34         FDRE (Setup_fdre_C_R)       -0.429    14.567    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.567    
                         arrival time                         -11.432    
  -------------------------------------------------------------------
                         slack                                  3.135    

Slack (MET) :             3.135ns  (required time - arrival time)
  Source:                 button_cond_gen_0[4].button_cond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.291ns  (logic 1.272ns (20.220%)  route 5.019ns (79.780%))
  Logic Levels:           5  (LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.557     5.141    button_cond_gen_0[4].button_cond/clk_IBUF_BUFG
    SLICE_X49Y29         FDRE                                         r  button_cond_gen_0[4].button_cond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  button_cond_gen_0[4].button_cond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.686     6.284    button_cond_gen_0[4].button_cond/M_ctr_q_reg[3]
    SLICE_X48Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.408 f  button_cond_gen_0[4].button_cond/M_last_q_i_4__10/O
                         net (fo=1, routed)           1.076     7.483    button_cond_gen_0[4].button_cond/M_last_q_i_4__10_n_0
    SLICE_X48Y32         LUT5 (Prop_lut5_I2_O)        0.124     7.607 f  button_cond_gen_0[4].button_cond/M_last_q_i_1__10/O
                         net (fo=4, routed)           0.679     8.286    button_detector_gen_0[4].button_detector/M_button_cond_out[0]
    SLICE_X43Y34         LUT4 (Prop_lut4_I1_O)        0.118     8.404 f  button_detector_gen_0[4].button_detector/M_alu_machine_button_pressed_reg[15]_i_3/O
                         net (fo=1, routed)           1.039     9.444    button_detector_gen_0[4].button_detector/M_alu_machine_button_pressed_reg[15]_i_3_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I0_O)        0.326     9.770 f  button_detector_gen_0[4].button_detector/M_alu_machine_button_pressed_reg[15]_i_2/O
                         net (fo=23, routed)          0.881    10.650    reset_btn_cond/M_board_state_q_reg[0]
    SLICE_X36Y33         LUT4 (Prop_lut4_I2_O)        0.124    10.774 r  reset_btn_cond/M_val_q[3]_i_1/O
                         net (fo=4, routed)           0.658    11.432    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/SR[0]
    SLICE_X32Y34         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.439    14.844    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/clk_IBUF_BUFG
    SLICE_X32Y34         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]/C
                         clock pessimism              0.187    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X32Y34         FDRE (Setup_fdre_C_R)       -0.429    14.567    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.567    
                         arrival time                         -11.432    
  -------------------------------------------------------------------
                         slack                                  3.135    

Slack (MET) :             3.135ns  (required time - arrival time)
  Source:                 button_cond_gen_0[4].button_cond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.291ns  (logic 1.272ns (20.220%)  route 5.019ns (79.780%))
  Logic Levels:           5  (LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.557     5.141    button_cond_gen_0[4].button_cond/clk_IBUF_BUFG
    SLICE_X49Y29         FDRE                                         r  button_cond_gen_0[4].button_cond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  button_cond_gen_0[4].button_cond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.686     6.284    button_cond_gen_0[4].button_cond/M_ctr_q_reg[3]
    SLICE_X48Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.408 f  button_cond_gen_0[4].button_cond/M_last_q_i_4__10/O
                         net (fo=1, routed)           1.076     7.483    button_cond_gen_0[4].button_cond/M_last_q_i_4__10_n_0
    SLICE_X48Y32         LUT5 (Prop_lut5_I2_O)        0.124     7.607 f  button_cond_gen_0[4].button_cond/M_last_q_i_1__10/O
                         net (fo=4, routed)           0.679     8.286    button_detector_gen_0[4].button_detector/M_button_cond_out[0]
    SLICE_X43Y34         LUT4 (Prop_lut4_I1_O)        0.118     8.404 f  button_detector_gen_0[4].button_detector/M_alu_machine_button_pressed_reg[15]_i_3/O
                         net (fo=1, routed)           1.039     9.444    button_detector_gen_0[4].button_detector/M_alu_machine_button_pressed_reg[15]_i_3_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I0_O)        0.326     9.770 f  button_detector_gen_0[4].button_detector/M_alu_machine_button_pressed_reg[15]_i_2/O
                         net (fo=23, routed)          0.881    10.650    reset_btn_cond/M_board_state_q_reg[0]
    SLICE_X36Y33         LUT4 (Prop_lut4_I2_O)        0.124    10.774 r  reset_btn_cond/M_val_q[3]_i_1/O
                         net (fo=4, routed)           0.658    11.432    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/SR[0]
    SLICE_X32Y34         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.439    14.844    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/clk_IBUF_BUFG
    SLICE_X32Y34         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[3]/C
                         clock pessimism              0.187    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X32Y34         FDRE (Setup_fdre_C_R)       -0.429    14.567    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.567    
                         arrival time                         -11.432    
  -------------------------------------------------------------------
                         slack                                  3.135    

Slack (MET) :             3.158ns  (required time - arrival time)
  Source:                 button_cond_gen_0[4].button_cond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.267ns  (logic 1.272ns (20.298%)  route 4.995ns (79.702%))
  Logic Levels:           5  (LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.557     5.141    button_cond_gen_0[4].button_cond/clk_IBUF_BUFG
    SLICE_X49Y29         FDRE                                         r  button_cond_gen_0[4].button_cond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  button_cond_gen_0[4].button_cond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.686     6.284    button_cond_gen_0[4].button_cond/M_ctr_q_reg[3]
    SLICE_X48Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.408 f  button_cond_gen_0[4].button_cond/M_last_q_i_4__10/O
                         net (fo=1, routed)           1.076     7.483    button_cond_gen_0[4].button_cond/M_last_q_i_4__10_n_0
    SLICE_X48Y32         LUT5 (Prop_lut5_I2_O)        0.124     7.607 f  button_cond_gen_0[4].button_cond/M_last_q_i_1__10/O
                         net (fo=4, routed)           0.679     8.286    button_detector_gen_0[4].button_detector/M_button_cond_out[0]
    SLICE_X43Y34         LUT4 (Prop_lut4_I1_O)        0.118     8.404 f  button_detector_gen_0[4].button_detector/M_alu_machine_button_pressed_reg[15]_i_3/O
                         net (fo=1, routed)           1.039     9.444    button_detector_gen_0[4].button_detector/M_alu_machine_button_pressed_reg[15]_i_3_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I0_O)        0.326     9.770 f  button_detector_gen_0[4].button_detector/M_alu_machine_button_pressed_reg[15]_i_2/O
                         net (fo=23, routed)          0.881    10.650    reset_btn_cond/M_board_state_q_reg[0]
    SLICE_X36Y33         LUT4 (Prop_lut4_I2_O)        0.124    10.774 r  reset_btn_cond/M_val_q[3]_i_1/O
                         net (fo=4, routed)           0.634    11.408    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/SR[0]
    SLICE_X33Y33         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.438    14.843    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/clk_IBUF_BUFG
    SLICE_X33Y33         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[0]/C
                         clock pessimism              0.187    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X33Y33         FDRE (Setup_fdre_C_R)       -0.429    14.566    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.566    
                         arrival time                         -11.408    
  -------------------------------------------------------------------
                         slack                                  3.158    

Slack (MET) :             3.403ns  (required time - arrival time)
  Source:                 button_cond_gen_0[4].button_cond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move_counter_module/dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.044ns  (logic 1.266ns (20.945%)  route 4.778ns (79.055%))
  Logic Levels:           5  (LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.557     5.141    button_cond_gen_0[4].button_cond/clk_IBUF_BUFG
    SLICE_X49Y29         FDRE                                         r  button_cond_gen_0[4].button_cond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  button_cond_gen_0[4].button_cond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.686     6.284    button_cond_gen_0[4].button_cond/M_ctr_q_reg[3]
    SLICE_X48Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.408 r  button_cond_gen_0[4].button_cond/M_last_q_i_4__10/O
                         net (fo=1, routed)           1.076     7.483    button_cond_gen_0[4].button_cond/M_last_q_i_4__10_n_0
    SLICE_X48Y32         LUT5 (Prop_lut5_I2_O)        0.124     7.607 r  button_cond_gen_0[4].button_cond/M_last_q_i_1__10/O
                         net (fo=4, routed)           0.679     8.286    button_detector_gen_0[4].button_detector/M_button_cond_out[0]
    SLICE_X43Y34         LUT4 (Prop_lut4_I1_O)        0.118     8.404 r  button_detector_gen_0[4].button_detector/M_alu_machine_button_pressed_reg[15]_i_3/O
                         net (fo=1, routed)           1.039     9.444    button_detector_gen_0[4].button_detector/M_alu_machine_button_pressed_reg[15]_i_3_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I0_O)        0.326     9.770 r  button_detector_gen_0[4].button_detector/M_alu_machine_button_pressed_reg[15]_i_2/O
                         net (fo=23, routed)          0.809    10.578    reset_btn_cond/M_board_state_q_reg[0]
    SLICE_X36Y34         LUT4 (Prop_lut4_I2_O)        0.118    10.696 r  reset_btn_cond/M_val_q[3]_i_2/O
                         net (fo=4, routed)           0.489    11.186    move_counter_module/dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]_1[0]
    SLICE_X33Y34         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.439    14.844    move_counter_module/dec_ctr/dctr_gen_0[1].dctr/clk_IBUF_BUFG
    SLICE_X33Y34         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[0]/C
                         clock pessimism              0.187    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X33Y34         FDRE (Setup_fdre_C_CE)      -0.407    14.589    move_counter_module/dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                         -11.186    
  -------------------------------------------------------------------
                         slack                                  3.403    

Slack (MET) :             3.403ns  (required time - arrival time)
  Source:                 button_cond_gen_0[4].button_cond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move_counter_module/dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.044ns  (logic 1.266ns (20.945%)  route 4.778ns (79.055%))
  Logic Levels:           5  (LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.557     5.141    button_cond_gen_0[4].button_cond/clk_IBUF_BUFG
    SLICE_X49Y29         FDRE                                         r  button_cond_gen_0[4].button_cond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  button_cond_gen_0[4].button_cond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.686     6.284    button_cond_gen_0[4].button_cond/M_ctr_q_reg[3]
    SLICE_X48Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.408 r  button_cond_gen_0[4].button_cond/M_last_q_i_4__10/O
                         net (fo=1, routed)           1.076     7.483    button_cond_gen_0[4].button_cond/M_last_q_i_4__10_n_0
    SLICE_X48Y32         LUT5 (Prop_lut5_I2_O)        0.124     7.607 r  button_cond_gen_0[4].button_cond/M_last_q_i_1__10/O
                         net (fo=4, routed)           0.679     8.286    button_detector_gen_0[4].button_detector/M_button_cond_out[0]
    SLICE_X43Y34         LUT4 (Prop_lut4_I1_O)        0.118     8.404 r  button_detector_gen_0[4].button_detector/M_alu_machine_button_pressed_reg[15]_i_3/O
                         net (fo=1, routed)           1.039     9.444    button_detector_gen_0[4].button_detector/M_alu_machine_button_pressed_reg[15]_i_3_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I0_O)        0.326     9.770 r  button_detector_gen_0[4].button_detector/M_alu_machine_button_pressed_reg[15]_i_2/O
                         net (fo=23, routed)          0.809    10.578    reset_btn_cond/M_board_state_q_reg[0]
    SLICE_X36Y34         LUT4 (Prop_lut4_I2_O)        0.118    10.696 r  reset_btn_cond/M_val_q[3]_i_2/O
                         net (fo=4, routed)           0.489    11.186    move_counter_module/dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]_1[0]
    SLICE_X33Y34         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.439    14.844    move_counter_module/dec_ctr/dctr_gen_0[1].dctr/clk_IBUF_BUFG
    SLICE_X33Y34         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[1]/C
                         clock pessimism              0.187    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X33Y34         FDRE (Setup_fdre_C_CE)      -0.407    14.589    move_counter_module/dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                         -11.186    
  -------------------------------------------------------------------
                         slack                                  3.403    

Slack (MET) :             3.403ns  (required time - arrival time)
  Source:                 button_cond_gen_0[4].button_cond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move_counter_module/dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.044ns  (logic 1.266ns (20.945%)  route 4.778ns (79.055%))
  Logic Levels:           5  (LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.557     5.141    button_cond_gen_0[4].button_cond/clk_IBUF_BUFG
    SLICE_X49Y29         FDRE                                         r  button_cond_gen_0[4].button_cond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  button_cond_gen_0[4].button_cond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.686     6.284    button_cond_gen_0[4].button_cond/M_ctr_q_reg[3]
    SLICE_X48Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.408 r  button_cond_gen_0[4].button_cond/M_last_q_i_4__10/O
                         net (fo=1, routed)           1.076     7.483    button_cond_gen_0[4].button_cond/M_last_q_i_4__10_n_0
    SLICE_X48Y32         LUT5 (Prop_lut5_I2_O)        0.124     7.607 r  button_cond_gen_0[4].button_cond/M_last_q_i_1__10/O
                         net (fo=4, routed)           0.679     8.286    button_detector_gen_0[4].button_detector/M_button_cond_out[0]
    SLICE_X43Y34         LUT4 (Prop_lut4_I1_O)        0.118     8.404 r  button_detector_gen_0[4].button_detector/M_alu_machine_button_pressed_reg[15]_i_3/O
                         net (fo=1, routed)           1.039     9.444    button_detector_gen_0[4].button_detector/M_alu_machine_button_pressed_reg[15]_i_3_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I0_O)        0.326     9.770 r  button_detector_gen_0[4].button_detector/M_alu_machine_button_pressed_reg[15]_i_2/O
                         net (fo=23, routed)          0.809    10.578    reset_btn_cond/M_board_state_q_reg[0]
    SLICE_X36Y34         LUT4 (Prop_lut4_I2_O)        0.118    10.696 r  reset_btn_cond/M_val_q[3]_i_2/O
                         net (fo=4, routed)           0.489    11.186    move_counter_module/dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]_1[0]
    SLICE_X33Y34         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.439    14.844    move_counter_module/dec_ctr/dctr_gen_0[1].dctr/clk_IBUF_BUFG
    SLICE_X33Y34         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[2]/C
                         clock pessimism              0.187    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X33Y34         FDRE (Setup_fdre_C_CE)      -0.407    14.589    move_counter_module/dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                         -11.186    
  -------------------------------------------------------------------
                         slack                                  3.403    

Slack (MET) :             3.403ns  (required time - arrival time)
  Source:                 button_cond_gen_0[4].button_cond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move_counter_module/dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.044ns  (logic 1.266ns (20.945%)  route 4.778ns (79.055%))
  Logic Levels:           5  (LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.557     5.141    button_cond_gen_0[4].button_cond/clk_IBUF_BUFG
    SLICE_X49Y29         FDRE                                         r  button_cond_gen_0[4].button_cond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  button_cond_gen_0[4].button_cond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.686     6.284    button_cond_gen_0[4].button_cond/M_ctr_q_reg[3]
    SLICE_X48Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.408 r  button_cond_gen_0[4].button_cond/M_last_q_i_4__10/O
                         net (fo=1, routed)           1.076     7.483    button_cond_gen_0[4].button_cond/M_last_q_i_4__10_n_0
    SLICE_X48Y32         LUT5 (Prop_lut5_I2_O)        0.124     7.607 r  button_cond_gen_0[4].button_cond/M_last_q_i_1__10/O
                         net (fo=4, routed)           0.679     8.286    button_detector_gen_0[4].button_detector/M_button_cond_out[0]
    SLICE_X43Y34         LUT4 (Prop_lut4_I1_O)        0.118     8.404 r  button_detector_gen_0[4].button_detector/M_alu_machine_button_pressed_reg[15]_i_3/O
                         net (fo=1, routed)           1.039     9.444    button_detector_gen_0[4].button_detector/M_alu_machine_button_pressed_reg[15]_i_3_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I0_O)        0.326     9.770 r  button_detector_gen_0[4].button_detector/M_alu_machine_button_pressed_reg[15]_i_2/O
                         net (fo=23, routed)          0.809    10.578    reset_btn_cond/M_board_state_q_reg[0]
    SLICE_X36Y34         LUT4 (Prop_lut4_I2_O)        0.118    10.696 r  reset_btn_cond/M_val_q[3]_i_2/O
                         net (fo=4, routed)           0.489    11.186    move_counter_module/dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]_1[0]
    SLICE_X33Y34         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.439    14.844    move_counter_module/dec_ctr/dctr_gen_0[1].dctr/clk_IBUF_BUFG
    SLICE_X33Y34         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]/C
                         clock pessimism              0.187    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X33Y34         FDRE (Setup_fdre_C_CE)      -0.407    14.589    move_counter_module/dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                         -11.186    
  -------------------------------------------------------------------
                         slack                                  3.403    

Slack (MET) :             3.435ns  (required time - arrival time)
  Source:                 button_cond_gen_0[4].button_cond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.215ns  (logic 1.272ns (20.467%)  route 4.943ns (79.533%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.557     5.141    button_cond_gen_0[4].button_cond/clk_IBUF_BUFG
    SLICE_X49Y29         FDRE                                         r  button_cond_gen_0[4].button_cond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  button_cond_gen_0[4].button_cond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.686     6.284    button_cond_gen_0[4].button_cond/M_ctr_q_reg[3]
    SLICE_X48Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.408 r  button_cond_gen_0[4].button_cond/M_last_q_i_4__10/O
                         net (fo=1, routed)           1.076     7.483    button_cond_gen_0[4].button_cond/M_last_q_i_4__10_n_0
    SLICE_X48Y32         LUT5 (Prop_lut5_I2_O)        0.124     7.607 r  button_cond_gen_0[4].button_cond/M_last_q_i_1__10/O
                         net (fo=4, routed)           0.679     8.286    button_detector_gen_0[4].button_detector/M_button_cond_out[0]
    SLICE_X43Y34         LUT4 (Prop_lut4_I1_O)        0.118     8.404 r  button_detector_gen_0[4].button_detector/M_alu_machine_button_pressed_reg[15]_i_3/O
                         net (fo=1, routed)           1.039     9.444    button_detector_gen_0[4].button_detector/M_alu_machine_button_pressed_reg[15]_i_3_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I0_O)        0.326     9.770 r  button_detector_gen_0[4].button_detector/M_alu_machine_button_pressed_reg[15]_i_2/O
                         net (fo=23, routed)          0.908    10.677    button_detector_gen_0[4].button_detector/M_last_q_reg_0
    SLICE_X34Y33         LUT2 (Prop_lut2_I0_O)        0.124    10.801 r  button_detector_gen_0[4].button_detector/M_val_q[3]_i_2__0/O
                         net (fo=4, routed)           0.555    11.356    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/E[0]
    SLICE_X32Y34         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.439    14.844    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/clk_IBUF_BUFG
    SLICE_X32Y34         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[1]/C
                         clock pessimism              0.187    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X32Y34         FDRE (Setup_fdre_C_CE)      -0.205    14.791    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                         -11.356    
  -------------------------------------------------------------------
                         slack                                  3.435    

Slack (MET) :             3.435ns  (required time - arrival time)
  Source:                 button_cond_gen_0[4].button_cond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.215ns  (logic 1.272ns (20.467%)  route 4.943ns (79.533%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.557     5.141    button_cond_gen_0[4].button_cond/clk_IBUF_BUFG
    SLICE_X49Y29         FDRE                                         r  button_cond_gen_0[4].button_cond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  button_cond_gen_0[4].button_cond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.686     6.284    button_cond_gen_0[4].button_cond/M_ctr_q_reg[3]
    SLICE_X48Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.408 r  button_cond_gen_0[4].button_cond/M_last_q_i_4__10/O
                         net (fo=1, routed)           1.076     7.483    button_cond_gen_0[4].button_cond/M_last_q_i_4__10_n_0
    SLICE_X48Y32         LUT5 (Prop_lut5_I2_O)        0.124     7.607 r  button_cond_gen_0[4].button_cond/M_last_q_i_1__10/O
                         net (fo=4, routed)           0.679     8.286    button_detector_gen_0[4].button_detector/M_button_cond_out[0]
    SLICE_X43Y34         LUT4 (Prop_lut4_I1_O)        0.118     8.404 r  button_detector_gen_0[4].button_detector/M_alu_machine_button_pressed_reg[15]_i_3/O
                         net (fo=1, routed)           1.039     9.444    button_detector_gen_0[4].button_detector/M_alu_machine_button_pressed_reg[15]_i_3_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I0_O)        0.326     9.770 r  button_detector_gen_0[4].button_detector/M_alu_machine_button_pressed_reg[15]_i_2/O
                         net (fo=23, routed)          0.908    10.677    button_detector_gen_0[4].button_detector/M_last_q_reg_0
    SLICE_X34Y33         LUT2 (Prop_lut2_I0_O)        0.124    10.801 r  button_detector_gen_0[4].button_detector/M_val_q[3]_i_2__0/O
                         net (fo=4, routed)           0.555    11.356    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/E[0]
    SLICE_X32Y34         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.439    14.844    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/clk_IBUF_BUFG
    SLICE_X32Y34         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]/C
                         clock pessimism              0.187    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X32Y34         FDRE (Setup_fdre_C_CE)      -0.205    14.791    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                         -11.356    
  -------------------------------------------------------------------
                         slack                                  3.435    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 M_board_state_q_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out/color_adapter2/M_led_out_q_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.190ns (38.702%)  route 0.301ns (61.298%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.556     1.500    clk_IBUF_BUFG
    SLICE_X37Y31         FDSE                                         r  M_board_state_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDSE (Prop_fdse_C_Q)         0.141     1.641 r  M_board_state_q_reg[8]/Q
                         net (fo=3, routed)           0.301     1.942    diff_control/Q[8]
    SLICE_X35Y31         LUT4 (Prop_lut4_I0_O)        0.049     1.991 r  diff_control/M_led_out_q[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.991    led_out/color_adapter2/M_led_out_q_reg[232]_0[0]
    SLICE_X35Y31         FDSE                                         r  led_out/color_adapter2/M_led_out_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.822     2.012    led_out/color_adapter2/clk_IBUF_BUFG
    SLICE_X35Y31         FDSE                                         r  led_out/color_adapter2/M_led_out_q_reg[8]/C
                         clock pessimism             -0.251     1.761    
    SLICE_X35Y31         FDSE (Hold_fdse_C_D)         0.107     1.868    led_out/color_adapter2/M_led_out_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 diff_btn_detector/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            diff_control/M_difficulty_level_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.186ns (38.163%)  route 0.301ns (61.837%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.558     1.502    diff_btn_detector/clk_IBUF_BUFG
    SLICE_X35Y35         FDRE                                         r  diff_btn_detector/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  diff_btn_detector/M_last_q_reg/Q
                         net (fo=3, routed)           0.301     1.944    diff_control/M_last_q
    SLICE_X36Y35         LUT5 (Prop_lut5_I2_O)        0.045     1.989 r  diff_control/M_difficulty_level_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.989    diff_control/M_difficulty_level_q[0]_i_1_n_0
    SLICE_X36Y35         FDRE                                         r  diff_control/M_difficulty_level_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.827     2.017    diff_control/clk_IBUF_BUFG
    SLICE_X36Y35         FDRE                                         r  diff_control/M_difficulty_level_q_reg[0]/C
                         clock pessimism             -0.251     1.766    
    SLICE_X36Y35         FDRE (Hold_fdre_C_D)         0.092     1.858    diff_control/M_difficulty_level_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 M_board_state_q_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out/color_adapter2/M_led_out_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.186ns (38.198%)  route 0.301ns (61.802%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.556     1.500    clk_IBUF_BUFG
    SLICE_X37Y31         FDSE                                         r  M_board_state_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDSE (Prop_fdse_C_Q)         0.141     1.641 f  M_board_state_q_reg[8]/Q
                         net (fo=3, routed)           0.301     1.942    diff_control/Q[8]
    SLICE_X35Y31         LUT4 (Prop_lut4_I3_O)        0.045     1.987 r  diff_control/M_led_out_q[16]_i_1__0/O
                         net (fo=1, routed)           0.000     1.987    led_out/color_adapter2/M_led_out_q_reg[232]_0[1]
    SLICE_X35Y31         FDRE                                         r  led_out/color_adapter2/M_led_out_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.822     2.012    led_out/color_adapter2/clk_IBUF_BUFG
    SLICE_X35Y31         FDRE                                         r  led_out/color_adapter2/M_led_out_q_reg[16]/C
                         clock pessimism             -0.251     1.761    
    SLICE_X35Y31         FDRE (Hold_fdre_C_D)         0.092     1.853    led_out/color_adapter2/M_led_out_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 led_out/display3/M_state_q_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out/display3/M_ctr_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.630%)  route 0.224ns (61.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.552     1.496    led_out/display3/clk_IBUF_BUFG
    SLICE_X35Y28         FDSE                                         r  led_out/display3/M_state_q_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDSE (Prop_fdse_C_Q)         0.141     1.637 r  led_out/display3/M_state_q_reg_inv/Q
                         net (fo=12, routed)          0.224     1.861    led_out/display3/M_state_d
    SLICE_X37Y28         FDRE                                         r  led_out/display3/M_ctr_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.820     2.010    led_out/display3/clk_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  led_out/display3/M_ctr_q_reg[1]/C
                         clock pessimism             -0.251     1.759    
    SLICE_X37Y28         FDRE (Hold_fdre_C_CE)       -0.039     1.720    led_out/display3/M_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 led_out/display3/M_state_q_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out/display3/M_ctr_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.630%)  route 0.224ns (61.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.552     1.496    led_out/display3/clk_IBUF_BUFG
    SLICE_X35Y28         FDSE                                         r  led_out/display3/M_state_q_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDSE (Prop_fdse_C_Q)         0.141     1.637 r  led_out/display3/M_state_q_reg_inv/Q
                         net (fo=12, routed)          0.224     1.861    led_out/display3/M_state_d
    SLICE_X37Y28         FDRE                                         r  led_out/display3/M_ctr_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.820     2.010    led_out/display3/clk_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  led_out/display3/M_ctr_q_reg[2]/C
                         clock pessimism             -0.251     1.759    
    SLICE_X37Y28         FDRE (Hold_fdre_C_CE)       -0.039     1.720    led_out/display3/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 led_out/display3/M_state_q_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out/display3/M_ctr_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.630%)  route 0.224ns (61.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.552     1.496    led_out/display3/clk_IBUF_BUFG
    SLICE_X35Y28         FDSE                                         r  led_out/display3/M_state_q_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDSE (Prop_fdse_C_Q)         0.141     1.637 r  led_out/display3/M_state_q_reg_inv/Q
                         net (fo=12, routed)          0.224     1.861    led_out/display3/M_state_d
    SLICE_X37Y28         FDRE                                         r  led_out/display3/M_ctr_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.820     2.010    led_out/display3/clk_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  led_out/display3/M_ctr_q_reg[3]/C
                         clock pessimism             -0.251     1.759    
    SLICE_X37Y28         FDRE (Hold_fdre_C_CE)       -0.039     1.720    led_out/display3/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 led_out/display3/M_state_q_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out/display3/M_ctr_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.630%)  route 0.224ns (61.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.552     1.496    led_out/display3/clk_IBUF_BUFG
    SLICE_X35Y28         FDSE                                         r  led_out/display3/M_state_q_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDSE (Prop_fdse_C_Q)         0.141     1.637 r  led_out/display3/M_state_q_reg_inv/Q
                         net (fo=12, routed)          0.224     1.861    led_out/display3/M_state_d
    SLICE_X37Y28         FDRE                                         r  led_out/display3/M_ctr_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.820     2.010    led_out/display3/clk_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  led_out/display3/M_ctr_q_reg[4]/C
                         clock pessimism             -0.251     1.759    
    SLICE_X37Y28         FDRE (Hold_fdre_C_CE)       -0.039     1.720    led_out/display3/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 M_board_state_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out/color_adapter0/M_led_out_q_reg[160]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.185ns (35.958%)  route 0.329ns (64.042%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.558     1.502    clk_IBUF_BUFG
    SLICE_X37Y33         FDSE                                         r  M_board_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDSE (Prop_fdse_C_Q)         0.141     1.643 f  M_board_state_q_reg[2]/Q
                         net (fo=3, routed)           0.329     1.972    diff_control/Q[2]
    SLICE_X35Y33         LUT4 (Prop_lut4_I3_O)        0.044     2.016 r  diff_control/M_led_out_q[160]_i_1__2/O
                         net (fo=1, routed)           0.000     2.016    led_out/color_adapter0/D[5]
    SLICE_X35Y33         FDRE                                         r  led_out/color_adapter0/M_led_out_q_reg[160]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.824     2.014    led_out/color_adapter0/clk_IBUF_BUFG
    SLICE_X35Y33         FDRE                                         r  led_out/color_adapter0/M_led_out_q_reg[160]/C
                         clock pessimism             -0.251     1.763    
    SLICE_X35Y33         FDRE (Hold_fdre_C_D)         0.107     1.870    led_out/color_adapter0/M_led_out_q_reg[160]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 M_board_state_q_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out/color_adapter2/M_led_out_q_reg[160]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.185ns (35.994%)  route 0.329ns (64.006%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.557     1.501    clk_IBUF_BUFG
    SLICE_X37Y32         FDSE                                         r  M_board_state_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDSE (Prop_fdse_C_Q)         0.141     1.642 f  M_board_state_q_reg[10]/Q
                         net (fo=3, routed)           0.329     1.971    diff_control/Q[10]
    SLICE_X35Y31         LUT4 (Prop_lut4_I3_O)        0.044     2.015 r  diff_control/M_led_out_q[160]_i_1__0/O
                         net (fo=1, routed)           0.000     2.015    led_out/color_adapter2/M_led_out_q_reg[232]_0[5]
    SLICE_X35Y31         FDRE                                         r  led_out/color_adapter2/M_led_out_q_reg[160]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.822     2.012    led_out/color_adapter2/clk_IBUF_BUFG
    SLICE_X35Y31         FDRE                                         r  led_out/color_adapter2/M_led_out_q_reg[160]/C
                         clock pessimism             -0.251     1.761    
    SLICE_X35Y31         FDRE (Hold_fdre_C_D)         0.107     1.868    led_out/color_adapter2/M_led_out_q_reg[160]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 M_board_state_q_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out/color_adapter2/M_led_out_q_reg[88]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.184ns (34.126%)  route 0.355ns (65.874%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.557     1.501    clk_IBUF_BUFG
    SLICE_X36Y32         FDSE                                         r  M_board_state_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDSE (Prop_fdse_C_Q)         0.141     1.642 f  M_board_state_q_reg[9]/Q
                         net (fo=3, routed)           0.355     1.997    diff_control/Q[9]
    SLICE_X34Y31         LUT4 (Prop_lut4_I3_O)        0.043     2.040 r  diff_control/M_led_out_q[88]_i_1__0/O
                         net (fo=1, routed)           0.000     2.040    led_out/color_adapter2/M_led_out_q_reg[232]_0[3]
    SLICE_X34Y31         FDRE                                         r  led_out/color_adapter2/M_led_out_q_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.822     2.012    led_out/color_adapter2/clk_IBUF_BUFG
    SLICE_X34Y31         FDRE                                         r  led_out/color_adapter2/M_led_out_q_reg[88]/C
                         clock pessimism             -0.251     1.761    
    SLICE_X34Y31         FDRE (Hold_fdre_C_D)         0.131     1.892    led_out/color_adapter2/M_led_out_q_reg[88]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y27   button_cond_gen_0[0].button_cond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y29   button_cond_gen_0[0].button_cond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y29   button_cond_gen_0[0].button_cond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y24   button_cond_gen_0[10].button_cond/M_ctr_q_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y24   button_cond_gen_0[10].button_cond/M_ctr_q_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y24   button_cond_gen_0[10].button_cond/M_ctr_q_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y25   button_cond_gen_0[10].button_cond/M_ctr_q_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y25   button_cond_gen_0[10].button_cond/M_ctr_q_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y27   button_cond_gen_0[10].button_cond/sync/M_pipe_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y27   button_cond_gen_0[10].button_cond/sync/M_pipe_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y21   button_cond_gen_0[14].button_cond/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y21   button_cond_gen_0[14].button_cond/M_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y21   button_cond_gen_0[14].button_cond/M_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y22   button_cond_gen_0[14].button_cond/M_ctr_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y22   button_cond_gen_0[14].button_cond/M_ctr_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y22   button_cond_gen_0[14].button_cond/M_ctr_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y28   button_cond_gen_0[3].button_cond/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y21   button_cond_gen_0[8].button_cond/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y21   button_cond_gen_0[8].button_cond/M_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y29   button_cond_gen_0[0].button_cond/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y29   button_cond_gen_0[0].button_cond/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y27   button_cond_gen_0[10].button_cond/sync/M_pipe_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y22   button_cond_gen_0[14].button_cond/M_ctr_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y22   button_cond_gen_0[14].button_cond/M_ctr_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y22   button_cond_gen_0[14].button_cond/M_ctr_q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y33   button_cond_gen_0[1].button_cond/M_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y33   button_cond_gen_0[1].button_cond/M_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y33   button_cond_gen_0[1].button_cond/M_ctr_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y30   button_cond_gen_0[4].button_cond/M_ctr_q_reg[5]/C



