
STM_446RET6_HAL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000088b4  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005bc  08008a88  08008a88  00018a88  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08009044  08009044  00019044  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800904c  0800904c  0001904c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08009050  08009050  00019050  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000540  20000000  08009054  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000002f4  20000540  08009594  00020540  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  20000834  08009594  00020834  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020540  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000d29f  00000000  00000000  00020570  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000205a  00000000  00000000  0002d80f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000cc0  00000000  00000000  0002f870  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000ba8  00000000  00000000  00030530  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000607e  00000000  00000000  000310d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00003d01  00000000  00000000  00037156  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      000000ee  00000000  00000000  0003ae57  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00003b2c  00000000  00000000  0003af48  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_loc    0000011c  00000000  00000000  0003ea74  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000540 	.word	0x20000540
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008a6c 	.word	0x08008a6c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000544 	.word	0x20000544
 800020c:	08008a6c 	.word	0x08008a6c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003fe:	f1a4 0401 	sub.w	r4, r4, #1
 8000402:	d1e9      	bne.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f092 0f00 	teq	r2, #0
 80005aa:	bf14      	ite	ne
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	4770      	bxeq	lr
 80005b2:	b530      	push	{r4, r5, lr}
 80005b4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005bc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c0:	e720      	b.n	8000404 <__adddf3+0x138>
 80005c2:	bf00      	nop

080005c4 <__aeabi_ul2d>:
 80005c4:	ea50 0201 	orrs.w	r2, r0, r1
 80005c8:	bf08      	it	eq
 80005ca:	4770      	bxeq	lr
 80005cc:	b530      	push	{r4, r5, lr}
 80005ce:	f04f 0500 	mov.w	r5, #0
 80005d2:	e00a      	b.n	80005ea <__aeabi_l2d+0x16>

080005d4 <__aeabi_l2d>:
 80005d4:	ea50 0201 	orrs.w	r2, r0, r1
 80005d8:	bf08      	it	eq
 80005da:	4770      	bxeq	lr
 80005dc:	b530      	push	{r4, r5, lr}
 80005de:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005e2:	d502      	bpl.n	80005ea <__aeabi_l2d+0x16>
 80005e4:	4240      	negs	r0, r0
 80005e6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ea:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ee:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005f2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005f6:	f43f aedc 	beq.w	80003b2 <__adddf3+0xe6>
 80005fa:	f04f 0203 	mov.w	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000612:	f1c2 0320 	rsb	r3, r2, #32
 8000616:	fa00 fc03 	lsl.w	ip, r0, r3
 800061a:	fa20 f002 	lsr.w	r0, r0, r2
 800061e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000622:	ea40 000e 	orr.w	r0, r0, lr
 8000626:	fa21 f102 	lsr.w	r1, r1, r2
 800062a:	4414      	add	r4, r2
 800062c:	e6c1      	b.n	80003b2 <__adddf3+0xe6>
 800062e:	bf00      	nop

08000630 <__aeabi_dmul>:
 8000630:	b570      	push	{r4, r5, r6, lr}
 8000632:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000636:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800063a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800063e:	bf1d      	ittte	ne
 8000640:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000644:	ea94 0f0c 	teqne	r4, ip
 8000648:	ea95 0f0c 	teqne	r5, ip
 800064c:	f000 f8de 	bleq	800080c <__aeabi_dmul+0x1dc>
 8000650:	442c      	add	r4, r5
 8000652:	ea81 0603 	eor.w	r6, r1, r3
 8000656:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800065a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800065e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000662:	bf18      	it	ne
 8000664:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000668:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800066c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000670:	d038      	beq.n	80006e4 <__aeabi_dmul+0xb4>
 8000672:	fba0 ce02 	umull	ip, lr, r0, r2
 8000676:	f04f 0500 	mov.w	r5, #0
 800067a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800067e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000682:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000686:	f04f 0600 	mov.w	r6, #0
 800068a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800068e:	f09c 0f00 	teq	ip, #0
 8000692:	bf18      	it	ne
 8000694:	f04e 0e01 	orrne.w	lr, lr, #1
 8000698:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800069c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006a4:	d204      	bcs.n	80006b0 <__aeabi_dmul+0x80>
 80006a6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006aa:	416d      	adcs	r5, r5
 80006ac:	eb46 0606 	adc.w	r6, r6, r6
 80006b0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006b4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006bc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006c4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c8:	bf88      	it	hi
 80006ca:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006ce:	d81e      	bhi.n	800070e <__aeabi_dmul+0xde>
 80006d0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006d4:	bf08      	it	eq
 80006d6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006da:	f150 0000 	adcs.w	r0, r0, #0
 80006de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e8:	ea46 0101 	orr.w	r1, r6, r1
 80006ec:	ea40 0002 	orr.w	r0, r0, r2
 80006f0:	ea81 0103 	eor.w	r1, r1, r3
 80006f4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f8:	bfc2      	ittt	gt
 80006fa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006fe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000702:	bd70      	popgt	{r4, r5, r6, pc}
 8000704:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000708:	f04f 0e00 	mov.w	lr, #0
 800070c:	3c01      	subs	r4, #1
 800070e:	f300 80ab 	bgt.w	8000868 <__aeabi_dmul+0x238>
 8000712:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000716:	bfde      	ittt	le
 8000718:	2000      	movle	r0, #0
 800071a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800071e:	bd70      	pople	{r4, r5, r6, pc}
 8000720:	f1c4 0400 	rsb	r4, r4, #0
 8000724:	3c20      	subs	r4, #32
 8000726:	da35      	bge.n	8000794 <__aeabi_dmul+0x164>
 8000728:	340c      	adds	r4, #12
 800072a:	dc1b      	bgt.n	8000764 <__aeabi_dmul+0x134>
 800072c:	f104 0414 	add.w	r4, r4, #20
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f305 	lsl.w	r3, r0, r5
 8000738:	fa20 f004 	lsr.w	r0, r0, r4
 800073c:	fa01 f205 	lsl.w	r2, r1, r5
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000748:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800074c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000750:	fa21 f604 	lsr.w	r6, r1, r4
 8000754:	eb42 0106 	adc.w	r1, r2, r6
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f1c4 040c 	rsb	r4, r4, #12
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f304 	lsl.w	r3, r0, r4
 8000770:	fa20 f005 	lsr.w	r0, r0, r5
 8000774:	fa01 f204 	lsl.w	r2, r1, r4
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000780:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000784:	f141 0100 	adc.w	r1, r1, #0
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f1c4 0520 	rsb	r5, r4, #32
 8000798:	fa00 f205 	lsl.w	r2, r0, r5
 800079c:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a0:	fa20 f304 	lsr.w	r3, r0, r4
 80007a4:	fa01 f205 	lsl.w	r2, r1, r5
 80007a8:	ea43 0302 	orr.w	r3, r3, r2
 80007ac:	fa21 f004 	lsr.w	r0, r1, r4
 80007b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b4:	fa21 f204 	lsr.w	r2, r1, r4
 80007b8:	ea20 0002 	bic.w	r0, r0, r2
 80007bc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f094 0f00 	teq	r4, #0
 80007d0:	d10f      	bne.n	80007f2 <__aeabi_dmul+0x1c2>
 80007d2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007d6:	0040      	lsls	r0, r0, #1
 80007d8:	eb41 0101 	adc.w	r1, r1, r1
 80007dc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e0:	bf08      	it	eq
 80007e2:	3c01      	subeq	r4, #1
 80007e4:	d0f7      	beq.n	80007d6 <__aeabi_dmul+0x1a6>
 80007e6:	ea41 0106 	orr.w	r1, r1, r6
 80007ea:	f095 0f00 	teq	r5, #0
 80007ee:	bf18      	it	ne
 80007f0:	4770      	bxne	lr
 80007f2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007f6:	0052      	lsls	r2, r2, #1
 80007f8:	eb43 0303 	adc.w	r3, r3, r3
 80007fc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000800:	bf08      	it	eq
 8000802:	3d01      	subeq	r5, #1
 8000804:	d0f7      	beq.n	80007f6 <__aeabi_dmul+0x1c6>
 8000806:	ea43 0306 	orr.w	r3, r3, r6
 800080a:	4770      	bx	lr
 800080c:	ea94 0f0c 	teq	r4, ip
 8000810:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000814:	bf18      	it	ne
 8000816:	ea95 0f0c 	teqne	r5, ip
 800081a:	d00c      	beq.n	8000836 <__aeabi_dmul+0x206>
 800081c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000820:	bf18      	it	ne
 8000822:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000826:	d1d1      	bne.n	80007cc <__aeabi_dmul+0x19c>
 8000828:	ea81 0103 	eor.w	r1, r1, r3
 800082c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000830:	f04f 0000 	mov.w	r0, #0
 8000834:	bd70      	pop	{r4, r5, r6, pc}
 8000836:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800083a:	bf06      	itte	eq
 800083c:	4610      	moveq	r0, r2
 800083e:	4619      	moveq	r1, r3
 8000840:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000844:	d019      	beq.n	800087a <__aeabi_dmul+0x24a>
 8000846:	ea94 0f0c 	teq	r4, ip
 800084a:	d102      	bne.n	8000852 <__aeabi_dmul+0x222>
 800084c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000850:	d113      	bne.n	800087a <__aeabi_dmul+0x24a>
 8000852:	ea95 0f0c 	teq	r5, ip
 8000856:	d105      	bne.n	8000864 <__aeabi_dmul+0x234>
 8000858:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800085c:	bf1c      	itt	ne
 800085e:	4610      	movne	r0, r2
 8000860:	4619      	movne	r1, r3
 8000862:	d10a      	bne.n	800087a <__aeabi_dmul+0x24a>
 8000864:	ea81 0103 	eor.w	r1, r1, r3
 8000868:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800086c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000870:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000874:	f04f 0000 	mov.w	r0, #0
 8000878:	bd70      	pop	{r4, r5, r6, pc}
 800087a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800087e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000882:	bd70      	pop	{r4, r5, r6, pc}

08000884 <__aeabi_ddiv>:
 8000884:	b570      	push	{r4, r5, r6, lr}
 8000886:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800088a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800088e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000892:	bf1d      	ittte	ne
 8000894:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000898:	ea94 0f0c 	teqne	r4, ip
 800089c:	ea95 0f0c 	teqne	r5, ip
 80008a0:	f000 f8a7 	bleq	80009f2 <__aeabi_ddiv+0x16e>
 80008a4:	eba4 0405 	sub.w	r4, r4, r5
 80008a8:	ea81 0e03 	eor.w	lr, r1, r3
 80008ac:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008b4:	f000 8088 	beq.w	80009c8 <__aeabi_ddiv+0x144>
 80008b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008bc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008c4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008cc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008d4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008dc:	429d      	cmp	r5, r3
 80008de:	bf08      	it	eq
 80008e0:	4296      	cmpeq	r6, r2
 80008e2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008e6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008ea:	d202      	bcs.n	80008f2 <__aeabi_ddiv+0x6e>
 80008ec:	085b      	lsrs	r3, r3, #1
 80008ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f2:	1ab6      	subs	r6, r6, r2
 80008f4:	eb65 0503 	sbc.w	r5, r5, r3
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000902:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 000c 	orrcs.w	r0, r0, ip
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000960:	ea55 0e06 	orrs.w	lr, r5, r6
 8000964:	d018      	beq.n	8000998 <__aeabi_ddiv+0x114>
 8000966:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800096a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800096e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000972:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000976:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800097a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800097e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000982:	d1c0      	bne.n	8000906 <__aeabi_ddiv+0x82>
 8000984:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000988:	d10b      	bne.n	80009a2 <__aeabi_ddiv+0x11e>
 800098a:	ea41 0100 	orr.w	r1, r1, r0
 800098e:	f04f 0000 	mov.w	r0, #0
 8000992:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000996:	e7b6      	b.n	8000906 <__aeabi_ddiv+0x82>
 8000998:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800099c:	bf04      	itt	eq
 800099e:	4301      	orreq	r1, r0
 80009a0:	2000      	moveq	r0, #0
 80009a2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009a6:	bf88      	it	hi
 80009a8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009ac:	f63f aeaf 	bhi.w	800070e <__aeabi_dmul+0xde>
 80009b0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009b4:	bf04      	itt	eq
 80009b6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009ba:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009be:	f150 0000 	adcs.w	r0, r0, #0
 80009c2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	pop	{r4, r5, r6, pc}
 80009c8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009cc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009d4:	bfc2      	ittt	gt
 80009d6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009da:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009de:	bd70      	popgt	{r4, r5, r6, pc}
 80009e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009e4:	f04f 0e00 	mov.w	lr, #0
 80009e8:	3c01      	subs	r4, #1
 80009ea:	e690      	b.n	800070e <__aeabi_dmul+0xde>
 80009ec:	ea45 0e06 	orr.w	lr, r5, r6
 80009f0:	e68d      	b.n	800070e <__aeabi_dmul+0xde>
 80009f2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009f6:	ea94 0f0c 	teq	r4, ip
 80009fa:	bf08      	it	eq
 80009fc:	ea95 0f0c 	teqeq	r5, ip
 8000a00:	f43f af3b 	beq.w	800087a <__aeabi_dmul+0x24a>
 8000a04:	ea94 0f0c 	teq	r4, ip
 8000a08:	d10a      	bne.n	8000a20 <__aeabi_ddiv+0x19c>
 8000a0a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a0e:	f47f af34 	bne.w	800087a <__aeabi_dmul+0x24a>
 8000a12:	ea95 0f0c 	teq	r5, ip
 8000a16:	f47f af25 	bne.w	8000864 <__aeabi_dmul+0x234>
 8000a1a:	4610      	mov	r0, r2
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	e72c      	b.n	800087a <__aeabi_dmul+0x24a>
 8000a20:	ea95 0f0c 	teq	r5, ip
 8000a24:	d106      	bne.n	8000a34 <__aeabi_ddiv+0x1b0>
 8000a26:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a2a:	f43f aefd 	beq.w	8000828 <__aeabi_dmul+0x1f8>
 8000a2e:	4610      	mov	r0, r2
 8000a30:	4619      	mov	r1, r3
 8000a32:	e722      	b.n	800087a <__aeabi_dmul+0x24a>
 8000a34:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a3e:	f47f aec5 	bne.w	80007cc <__aeabi_dmul+0x19c>
 8000a42:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a46:	f47f af0d 	bne.w	8000864 <__aeabi_dmul+0x234>
 8000a4a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a4e:	f47f aeeb 	bne.w	8000828 <__aeabi_dmul+0x1f8>
 8000a52:	e712      	b.n	800087a <__aeabi_dmul+0x24a>

08000a54 <__gedf2>:
 8000a54:	f04f 3cff 	mov.w	ip, #4294967295
 8000a58:	e006      	b.n	8000a68 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__ledf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	e002      	b.n	8000a68 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__cmpdf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a74:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a78:	bf18      	it	ne
 8000a7a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a7e:	d01b      	beq.n	8000ab8 <__cmpdf2+0x54>
 8000a80:	b001      	add	sp, #4
 8000a82:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a86:	bf0c      	ite	eq
 8000a88:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a8c:	ea91 0f03 	teqne	r1, r3
 8000a90:	bf02      	ittt	eq
 8000a92:	ea90 0f02 	teqeq	r0, r2
 8000a96:	2000      	moveq	r0, #0
 8000a98:	4770      	bxeq	lr
 8000a9a:	f110 0f00 	cmn.w	r0, #0
 8000a9e:	ea91 0f03 	teq	r1, r3
 8000aa2:	bf58      	it	pl
 8000aa4:	4299      	cmppl	r1, r3
 8000aa6:	bf08      	it	eq
 8000aa8:	4290      	cmpeq	r0, r2
 8000aaa:	bf2c      	ite	cs
 8000aac:	17d8      	asrcs	r0, r3, #31
 8000aae:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ab2:	f040 0001 	orr.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000abc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac0:	d102      	bne.n	8000ac8 <__cmpdf2+0x64>
 8000ac2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ac6:	d107      	bne.n	8000ad8 <__cmpdf2+0x74>
 8000ac8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000acc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad0:	d1d6      	bne.n	8000a80 <__cmpdf2+0x1c>
 8000ad2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ad6:	d0d3      	beq.n	8000a80 <__cmpdf2+0x1c>
 8000ad8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000adc:	4770      	bx	lr
 8000ade:	bf00      	nop

08000ae0 <__aeabi_cdrcmple>:
 8000ae0:	4684      	mov	ip, r0
 8000ae2:	4610      	mov	r0, r2
 8000ae4:	4662      	mov	r2, ip
 8000ae6:	468c      	mov	ip, r1
 8000ae8:	4619      	mov	r1, r3
 8000aea:	4663      	mov	r3, ip
 8000aec:	e000      	b.n	8000af0 <__aeabi_cdcmpeq>
 8000aee:	bf00      	nop

08000af0 <__aeabi_cdcmpeq>:
 8000af0:	b501      	push	{r0, lr}
 8000af2:	f7ff ffb7 	bl	8000a64 <__cmpdf2>
 8000af6:	2800      	cmp	r0, #0
 8000af8:	bf48      	it	mi
 8000afa:	f110 0f00 	cmnmi.w	r0, #0
 8000afe:	bd01      	pop	{r0, pc}

08000b00 <__aeabi_dcmpeq>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff fff4 	bl	8000af0 <__aeabi_cdcmpeq>
 8000b08:	bf0c      	ite	eq
 8000b0a:	2001      	moveq	r0, #1
 8000b0c:	2000      	movne	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmplt>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffea 	bl	8000af0 <__aeabi_cdcmpeq>
 8000b1c:	bf34      	ite	cc
 8000b1e:	2001      	movcc	r0, #1
 8000b20:	2000      	movcs	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmple>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffe0 	bl	8000af0 <__aeabi_cdcmpeq>
 8000b30:	bf94      	ite	ls
 8000b32:	2001      	movls	r0, #1
 8000b34:	2000      	movhi	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpge>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffce 	bl	8000ae0 <__aeabi_cdrcmple>
 8000b44:	bf94      	ite	ls
 8000b46:	2001      	movls	r0, #1
 8000b48:	2000      	movhi	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmpgt>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffc4 	bl	8000ae0 <__aeabi_cdrcmple>
 8000b58:	bf34      	ite	cc
 8000b5a:	2001      	movcc	r0, #1
 8000b5c:	2000      	movcs	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmpun>:
 8000b64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b6c:	d102      	bne.n	8000b74 <__aeabi_dcmpun+0x10>
 8000b6e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b72:	d10a      	bne.n	8000b8a <__aeabi_dcmpun+0x26>
 8000b74:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b7c:	d102      	bne.n	8000b84 <__aeabi_dcmpun+0x20>
 8000b7e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b82:	d102      	bne.n	8000b8a <__aeabi_dcmpun+0x26>
 8000b84:	f04f 0000 	mov.w	r0, #0
 8000b88:	4770      	bx	lr
 8000b8a:	f04f 0001 	mov.w	r0, #1
 8000b8e:	4770      	bx	lr

08000b90 <__aeabi_d2iz>:
 8000b90:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b94:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b98:	d215      	bcs.n	8000bc6 <__aeabi_d2iz+0x36>
 8000b9a:	d511      	bpl.n	8000bc0 <__aeabi_d2iz+0x30>
 8000b9c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ba4:	d912      	bls.n	8000bcc <__aeabi_d2iz+0x3c>
 8000ba6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000baa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bae:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bb2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bb6:	fa23 f002 	lsr.w	r0, r3, r2
 8000bba:	bf18      	it	ne
 8000bbc:	4240      	negne	r0, r0
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bca:	d105      	bne.n	8000bd8 <__aeabi_d2iz+0x48>
 8000bcc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd0:	bf08      	it	eq
 8000bd2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	bf00      	nop

08000be0 <__aeabi_d2f>:
 8000be0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000be4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000be8:	bf24      	itt	cs
 8000bea:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bee:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bf2:	d90d      	bls.n	8000c10 <__aeabi_d2f+0x30>
 8000bf4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bf8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bfc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c00:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c04:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c08:	bf08      	it	eq
 8000c0a:	f020 0001 	biceq.w	r0, r0, #1
 8000c0e:	4770      	bx	lr
 8000c10:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c14:	d121      	bne.n	8000c5a <__aeabi_d2f+0x7a>
 8000c16:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c1a:	bfbc      	itt	lt
 8000c1c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c20:	4770      	bxlt	lr
 8000c22:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c26:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c2a:	f1c2 0218 	rsb	r2, r2, #24
 8000c2e:	f1c2 0c20 	rsb	ip, r2, #32
 8000c32:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c36:	fa20 f002 	lsr.w	r0, r0, r2
 8000c3a:	bf18      	it	ne
 8000c3c:	f040 0001 	orrne.w	r0, r0, #1
 8000c40:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c44:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c48:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c4c:	ea40 000c 	orr.w	r0, r0, ip
 8000c50:	fa23 f302 	lsr.w	r3, r3, r2
 8000c54:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c58:	e7cc      	b.n	8000bf4 <__aeabi_d2f+0x14>
 8000c5a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c5e:	d107      	bne.n	8000c70 <__aeabi_d2f+0x90>
 8000c60:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c64:	bf1e      	ittt	ne
 8000c66:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c6a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c6e:	4770      	bxne	lr
 8000c70:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c74:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c78:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c7c:	4770      	bx	lr
 8000c7e:	bf00      	nop

08000c80 <__aeabi_uldivmod>:
 8000c80:	b953      	cbnz	r3, 8000c98 <__aeabi_uldivmod+0x18>
 8000c82:	b94a      	cbnz	r2, 8000c98 <__aeabi_uldivmod+0x18>
 8000c84:	2900      	cmp	r1, #0
 8000c86:	bf08      	it	eq
 8000c88:	2800      	cmpeq	r0, #0
 8000c8a:	bf1c      	itt	ne
 8000c8c:	f04f 31ff 	movne.w	r1, #4294967295
 8000c90:	f04f 30ff 	movne.w	r0, #4294967295
 8000c94:	f000 b97e 	b.w	8000f94 <__aeabi_idiv0>
 8000c98:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c9c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca0:	f000 f806 	bl	8000cb0 <__udivmoddi4>
 8000ca4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ca8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cac:	b004      	add	sp, #16
 8000cae:	4770      	bx	lr

08000cb0 <__udivmoddi4>:
 8000cb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cb4:	468c      	mov	ip, r1
 8000cb6:	460e      	mov	r6, r1
 8000cb8:	4604      	mov	r4, r0
 8000cba:	9d08      	ldr	r5, [sp, #32]
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d150      	bne.n	8000d62 <__udivmoddi4+0xb2>
 8000cc0:	428a      	cmp	r2, r1
 8000cc2:	4617      	mov	r7, r2
 8000cc4:	d96c      	bls.n	8000da0 <__udivmoddi4+0xf0>
 8000cc6:	fab2 fe82 	clz	lr, r2
 8000cca:	f1be 0f00 	cmp.w	lr, #0
 8000cce:	d00b      	beq.n	8000ce8 <__udivmoddi4+0x38>
 8000cd0:	f1ce 0420 	rsb	r4, lr, #32
 8000cd4:	fa20 f404 	lsr.w	r4, r0, r4
 8000cd8:	fa01 f60e 	lsl.w	r6, r1, lr
 8000cdc:	ea44 0c06 	orr.w	ip, r4, r6
 8000ce0:	fa02 f70e 	lsl.w	r7, r2, lr
 8000ce4:	fa00 f40e 	lsl.w	r4, r0, lr
 8000ce8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000cec:	0c22      	lsrs	r2, r4, #16
 8000cee:	fbbc f0f9 	udiv	r0, ip, r9
 8000cf2:	fa1f f887 	uxth.w	r8, r7
 8000cf6:	fb09 c610 	mls	r6, r9, r0, ip
 8000cfa:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
 8000cfe:	fb00 f308 	mul.w	r3, r0, r8
 8000d02:	42b3      	cmp	r3, r6
 8000d04:	d909      	bls.n	8000d1a <__udivmoddi4+0x6a>
 8000d06:	19f6      	adds	r6, r6, r7
 8000d08:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d0c:	f080 8122 	bcs.w	8000f54 <__udivmoddi4+0x2a4>
 8000d10:	42b3      	cmp	r3, r6
 8000d12:	f240 811f 	bls.w	8000f54 <__udivmoddi4+0x2a4>
 8000d16:	3802      	subs	r0, #2
 8000d18:	443e      	add	r6, r7
 8000d1a:	1af6      	subs	r6, r6, r3
 8000d1c:	b2a2      	uxth	r2, r4
 8000d1e:	fbb6 f3f9 	udiv	r3, r6, r9
 8000d22:	fb09 6613 	mls	r6, r9, r3, r6
 8000d26:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
 8000d2a:	fb03 f808 	mul.w	r8, r3, r8
 8000d2e:	45a0      	cmp	r8, r4
 8000d30:	d909      	bls.n	8000d46 <__udivmoddi4+0x96>
 8000d32:	19e4      	adds	r4, r4, r7
 8000d34:	f103 32ff 	add.w	r2, r3, #4294967295
 8000d38:	f080 810a 	bcs.w	8000f50 <__udivmoddi4+0x2a0>
 8000d3c:	45a0      	cmp	r8, r4
 8000d3e:	f240 8107 	bls.w	8000f50 <__udivmoddi4+0x2a0>
 8000d42:	3b02      	subs	r3, #2
 8000d44:	443c      	add	r4, r7
 8000d46:	ebc8 0404 	rsb	r4, r8, r4
 8000d4a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000d4e:	2100      	movs	r1, #0
 8000d50:	2d00      	cmp	r5, #0
 8000d52:	d062      	beq.n	8000e1a <__udivmoddi4+0x16a>
 8000d54:	fa24 f40e 	lsr.w	r4, r4, lr
 8000d58:	2300      	movs	r3, #0
 8000d5a:	602c      	str	r4, [r5, #0]
 8000d5c:	606b      	str	r3, [r5, #4]
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d907      	bls.n	8000d76 <__udivmoddi4+0xc6>
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	d055      	beq.n	8000e16 <__udivmoddi4+0x166>
 8000d6a:	2100      	movs	r1, #0
 8000d6c:	e885 0041 	stmia.w	r5, {r0, r6}
 8000d70:	4608      	mov	r0, r1
 8000d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d76:	fab3 f183 	clz	r1, r3
 8000d7a:	2900      	cmp	r1, #0
 8000d7c:	f040 8090 	bne.w	8000ea0 <__udivmoddi4+0x1f0>
 8000d80:	42b3      	cmp	r3, r6
 8000d82:	d302      	bcc.n	8000d8a <__udivmoddi4+0xda>
 8000d84:	4282      	cmp	r2, r0
 8000d86:	f200 80f8 	bhi.w	8000f7a <__udivmoddi4+0x2ca>
 8000d8a:	1a84      	subs	r4, r0, r2
 8000d8c:	eb66 0603 	sbc.w	r6, r6, r3
 8000d90:	2001      	movs	r0, #1
 8000d92:	46b4      	mov	ip, r6
 8000d94:	2d00      	cmp	r5, #0
 8000d96:	d040      	beq.n	8000e1a <__udivmoddi4+0x16a>
 8000d98:	e885 1010 	stmia.w	r5, {r4, ip}
 8000d9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da0:	b912      	cbnz	r2, 8000da8 <__udivmoddi4+0xf8>
 8000da2:	2701      	movs	r7, #1
 8000da4:	fbb7 f7f2 	udiv	r7, r7, r2
 8000da8:	fab7 fe87 	clz	lr, r7
 8000dac:	f1be 0f00 	cmp.w	lr, #0
 8000db0:	d135      	bne.n	8000e1e <__udivmoddi4+0x16e>
 8000db2:	1bf3      	subs	r3, r6, r7
 8000db4:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000db8:	fa1f fc87 	uxth.w	ip, r7
 8000dbc:	2101      	movs	r1, #1
 8000dbe:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dc2:	0c22      	lsrs	r2, r4, #16
 8000dc4:	fb08 3610 	mls	r6, r8, r0, r3
 8000dc8:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
 8000dcc:	fb0c f300 	mul.w	r3, ip, r0
 8000dd0:	42b3      	cmp	r3, r6
 8000dd2:	d907      	bls.n	8000de4 <__udivmoddi4+0x134>
 8000dd4:	19f6      	adds	r6, r6, r7
 8000dd6:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dda:	d202      	bcs.n	8000de2 <__udivmoddi4+0x132>
 8000ddc:	42b3      	cmp	r3, r6
 8000dde:	f200 80ce 	bhi.w	8000f7e <__udivmoddi4+0x2ce>
 8000de2:	4610      	mov	r0, r2
 8000de4:	1af6      	subs	r6, r6, r3
 8000de6:	b2a2      	uxth	r2, r4
 8000de8:	fbb6 f3f8 	udiv	r3, r6, r8
 8000dec:	fb08 6613 	mls	r6, r8, r3, r6
 8000df0:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
 8000df4:	fb0c fc03 	mul.w	ip, ip, r3
 8000df8:	45a4      	cmp	ip, r4
 8000dfa:	d907      	bls.n	8000e0c <__udivmoddi4+0x15c>
 8000dfc:	19e4      	adds	r4, r4, r7
 8000dfe:	f103 32ff 	add.w	r2, r3, #4294967295
 8000e02:	d202      	bcs.n	8000e0a <__udivmoddi4+0x15a>
 8000e04:	45a4      	cmp	ip, r4
 8000e06:	f200 80b5 	bhi.w	8000f74 <__udivmoddi4+0x2c4>
 8000e0a:	4613      	mov	r3, r2
 8000e0c:	ebcc 0404 	rsb	r4, ip, r4
 8000e10:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e14:	e79c      	b.n	8000d50 <__udivmoddi4+0xa0>
 8000e16:	4629      	mov	r1, r5
 8000e18:	4628      	mov	r0, r5
 8000e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1e:	f1ce 0120 	rsb	r1, lr, #32
 8000e22:	fa06 f30e 	lsl.w	r3, r6, lr
 8000e26:	fa07 f70e 	lsl.w	r7, r7, lr
 8000e2a:	fa20 f901 	lsr.w	r9, r0, r1
 8000e2e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000e32:	40ce      	lsrs	r6, r1
 8000e34:	ea49 0903 	orr.w	r9, r9, r3
 8000e38:	fbb6 faf8 	udiv	sl, r6, r8
 8000e3c:	ea4f 4419 	mov.w	r4, r9, lsr #16
 8000e40:	fb08 661a 	mls	r6, r8, sl, r6
 8000e44:	fa1f fc87 	uxth.w	ip, r7
 8000e48:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
 8000e4c:	fb0a f20c 	mul.w	r2, sl, ip
 8000e50:	429a      	cmp	r2, r3
 8000e52:	fa00 f40e 	lsl.w	r4, r0, lr
 8000e56:	d90a      	bls.n	8000e6e <__udivmoddi4+0x1be>
 8000e58:	19db      	adds	r3, r3, r7
 8000e5a:	f10a 31ff 	add.w	r1, sl, #4294967295
 8000e5e:	f080 8087 	bcs.w	8000f70 <__udivmoddi4+0x2c0>
 8000e62:	429a      	cmp	r2, r3
 8000e64:	f240 8084 	bls.w	8000f70 <__udivmoddi4+0x2c0>
 8000e68:	f1aa 0a02 	sub.w	sl, sl, #2
 8000e6c:	443b      	add	r3, r7
 8000e6e:	1a9b      	subs	r3, r3, r2
 8000e70:	fa1f f989 	uxth.w	r9, r9
 8000e74:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e78:	fb08 3311 	mls	r3, r8, r1, r3
 8000e7c:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
 8000e80:	fb01 f60c 	mul.w	r6, r1, ip
 8000e84:	429e      	cmp	r6, r3
 8000e86:	d907      	bls.n	8000e98 <__udivmoddi4+0x1e8>
 8000e88:	19db      	adds	r3, r3, r7
 8000e8a:	f101 32ff 	add.w	r2, r1, #4294967295
 8000e8e:	d26b      	bcs.n	8000f68 <__udivmoddi4+0x2b8>
 8000e90:	429e      	cmp	r6, r3
 8000e92:	d969      	bls.n	8000f68 <__udivmoddi4+0x2b8>
 8000e94:	3902      	subs	r1, #2
 8000e96:	443b      	add	r3, r7
 8000e98:	1b9b      	subs	r3, r3, r6
 8000e9a:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8000e9e:	e78e      	b.n	8000dbe <__udivmoddi4+0x10e>
 8000ea0:	f1c1 0e20 	rsb	lr, r1, #32
 8000ea4:	fa22 f40e 	lsr.w	r4, r2, lr
 8000ea8:	408b      	lsls	r3, r1
 8000eaa:	4323      	orrs	r3, r4
 8000eac:	fa20 f70e 	lsr.w	r7, r0, lr
 8000eb0:	fa06 f401 	lsl.w	r4, r6, r1
 8000eb4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000eb8:	fa26 f60e 	lsr.w	r6, r6, lr
 8000ebc:	433c      	orrs	r4, r7
 8000ebe:	fbb6 f9fc 	udiv	r9, r6, ip
 8000ec2:	0c27      	lsrs	r7, r4, #16
 8000ec4:	fb0c 6619 	mls	r6, ip, r9, r6
 8000ec8:	fa1f f883 	uxth.w	r8, r3
 8000ecc:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
 8000ed0:	fb09 f708 	mul.w	r7, r9, r8
 8000ed4:	42b7      	cmp	r7, r6
 8000ed6:	fa02 f201 	lsl.w	r2, r2, r1
 8000eda:	fa00 fa01 	lsl.w	sl, r0, r1
 8000ede:	d908      	bls.n	8000ef2 <__udivmoddi4+0x242>
 8000ee0:	18f6      	adds	r6, r6, r3
 8000ee2:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ee6:	d241      	bcs.n	8000f6c <__udivmoddi4+0x2bc>
 8000ee8:	42b7      	cmp	r7, r6
 8000eea:	d93f      	bls.n	8000f6c <__udivmoddi4+0x2bc>
 8000eec:	f1a9 0902 	sub.w	r9, r9, #2
 8000ef0:	441e      	add	r6, r3
 8000ef2:	1bf6      	subs	r6, r6, r7
 8000ef4:	b2a0      	uxth	r0, r4
 8000ef6:	fbb6 f4fc 	udiv	r4, r6, ip
 8000efa:	fb0c 6614 	mls	r6, ip, r4, r6
 8000efe:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
 8000f02:	fb04 f808 	mul.w	r8, r4, r8
 8000f06:	45b8      	cmp	r8, r7
 8000f08:	d907      	bls.n	8000f1a <__udivmoddi4+0x26a>
 8000f0a:	18ff      	adds	r7, r7, r3
 8000f0c:	f104 30ff 	add.w	r0, r4, #4294967295
 8000f10:	d228      	bcs.n	8000f64 <__udivmoddi4+0x2b4>
 8000f12:	45b8      	cmp	r8, r7
 8000f14:	d926      	bls.n	8000f64 <__udivmoddi4+0x2b4>
 8000f16:	3c02      	subs	r4, #2
 8000f18:	441f      	add	r7, r3
 8000f1a:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
 8000f1e:	ebc8 0707 	rsb	r7, r8, r7
 8000f22:	fba0 8902 	umull	r8, r9, r0, r2
 8000f26:	454f      	cmp	r7, r9
 8000f28:	4644      	mov	r4, r8
 8000f2a:	464e      	mov	r6, r9
 8000f2c:	d314      	bcc.n	8000f58 <__udivmoddi4+0x2a8>
 8000f2e:	d029      	beq.n	8000f84 <__udivmoddi4+0x2d4>
 8000f30:	b365      	cbz	r5, 8000f8c <__udivmoddi4+0x2dc>
 8000f32:	ebba 0304 	subs.w	r3, sl, r4
 8000f36:	eb67 0706 	sbc.w	r7, r7, r6
 8000f3a:	fa07 fe0e 	lsl.w	lr, r7, lr
 8000f3e:	40cb      	lsrs	r3, r1
 8000f40:	40cf      	lsrs	r7, r1
 8000f42:	ea4e 0303 	orr.w	r3, lr, r3
 8000f46:	e885 0088 	stmia.w	r5, {r3, r7}
 8000f4a:	2100      	movs	r1, #0
 8000f4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f50:	4613      	mov	r3, r2
 8000f52:	e6f8      	b.n	8000d46 <__udivmoddi4+0x96>
 8000f54:	4610      	mov	r0, r2
 8000f56:	e6e0      	b.n	8000d1a <__udivmoddi4+0x6a>
 8000f58:	ebb8 0402 	subs.w	r4, r8, r2
 8000f5c:	eb69 0603 	sbc.w	r6, r9, r3
 8000f60:	3801      	subs	r0, #1
 8000f62:	e7e5      	b.n	8000f30 <__udivmoddi4+0x280>
 8000f64:	4604      	mov	r4, r0
 8000f66:	e7d8      	b.n	8000f1a <__udivmoddi4+0x26a>
 8000f68:	4611      	mov	r1, r2
 8000f6a:	e795      	b.n	8000e98 <__udivmoddi4+0x1e8>
 8000f6c:	4681      	mov	r9, r0
 8000f6e:	e7c0      	b.n	8000ef2 <__udivmoddi4+0x242>
 8000f70:	468a      	mov	sl, r1
 8000f72:	e77c      	b.n	8000e6e <__udivmoddi4+0x1be>
 8000f74:	3b02      	subs	r3, #2
 8000f76:	443c      	add	r4, r7
 8000f78:	e748      	b.n	8000e0c <__udivmoddi4+0x15c>
 8000f7a:	4608      	mov	r0, r1
 8000f7c:	e70a      	b.n	8000d94 <__udivmoddi4+0xe4>
 8000f7e:	3802      	subs	r0, #2
 8000f80:	443e      	add	r6, r7
 8000f82:	e72f      	b.n	8000de4 <__udivmoddi4+0x134>
 8000f84:	45c2      	cmp	sl, r8
 8000f86:	d3e7      	bcc.n	8000f58 <__udivmoddi4+0x2a8>
 8000f88:	463e      	mov	r6, r7
 8000f8a:	e7d1      	b.n	8000f30 <__udivmoddi4+0x280>
 8000f8c:	4629      	mov	r1, r5
 8000f8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f92:	bf00      	nop

08000f94 <__aeabi_idiv0>:
 8000f94:	4770      	bx	lr
 8000f96:	bf00      	nop

08000f98 <TLCD_Init>:

// TLCD   GPIOA 0,1,2,3,4,5
// 0->RS, 1->E
// TLCD_Init(GPIO_Pin_0,GPIO_Pin_1,GPIO_Pin_2,GPIO_Pin_3,GPIO_Pin_4,GPIO_Pin_5);
void	TLCD_Init(uint32_t RS,uint32_t EN, uint32_t Data4,uint32_t Data5,uint32_t Data6,uint32_t Data7)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b08a      	sub	sp, #40	; 0x28
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	60f8      	str	r0, [r7, #12]
 8000fa0:	60b9      	str	r1, [r7, #8]
 8000fa2:	607a      	str	r2, [r7, #4]
 8000fa4:	603b      	str	r3, [r7, #0]
	GPIO_InitTypeDef	GPIO_InitStruct;

	TRS = RS;
 8000fa6:	4a3e      	ldr	r2, [pc, #248]	; (80010a0 <TLCD_Init+0x108>)
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	6013      	str	r3, [r2, #0]
	TEN = EN;
 8000fac:	4a3d      	ldr	r2, [pc, #244]	; (80010a4 <TLCD_Init+0x10c>)
 8000fae:	68bb      	ldr	r3, [r7, #8]
 8000fb0:	6013      	str	r3, [r2, #0]
	TData4 = Data4;
 8000fb2:	4a3d      	ldr	r2, [pc, #244]	; (80010a8 <TLCD_Init+0x110>)
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	6013      	str	r3, [r2, #0]
	TData5 = Data5;
 8000fb8:	4a3c      	ldr	r2, [pc, #240]	; (80010ac <TLCD_Init+0x114>)
 8000fba:	683b      	ldr	r3, [r7, #0]
 8000fbc:	6013      	str	r3, [r2, #0]
	TData6 = Data6;
 8000fbe:	4a3c      	ldr	r2, [pc, #240]	; (80010b0 <TLCD_Init+0x118>)
 8000fc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000fc2:	6013      	str	r3, [r2, #0]
	TData7 = Data7;
 8000fc4:	4a3b      	ldr	r2, [pc, #236]	; (80010b4 <TLCD_Init+0x11c>)
 8000fc6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000fc8:	6013      	str	r3, [r2, #0]

	GPIO_InitStruct.Pin = RS | EN | Data4 | Data5 | Data6 | Data7;
 8000fca:	68fa      	ldr	r2, [r7, #12]
 8000fcc:	68bb      	ldr	r3, [r7, #8]
 8000fce:	431a      	orrs	r2, r3
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	431a      	orrs	r2, r3
 8000fd4:	683b      	ldr	r3, [r7, #0]
 8000fd6:	431a      	orrs	r2, r3
 8000fd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000fda:	431a      	orrs	r2, r3
 8000fdc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000fde:	4313      	orrs	r3, r2
 8000fe0:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fe2:	2301      	movs	r3, #1
 8000fe4:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8000fea:	2303      	movs	r3, #3
 8000fec:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fee:	f107 0314 	add.w	r3, r7, #20
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	4830      	ldr	r0, [pc, #192]	; (80010b8 <TLCD_Init+0x120>)
 8000ff6:	f003 fb0f 	bl	8004618 <HAL_GPIO_Init>

	// GPIOA 0,1 --> Control pin
	// GPIOA 2,3,4,5 --> Data pin
	HAL_GPIO_WritePin(GPIOB , RS | EN | Data4 | Data5 | Data6 | Data7 , GPIO_PIN_RESET);
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	b29a      	uxth	r2, r3
 8000ffe:	68bb      	ldr	r3, [r7, #8]
 8001000:	b29b      	uxth	r3, r3
 8001002:	4313      	orrs	r3, r2
 8001004:	b29a      	uxth	r2, r3
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	b29b      	uxth	r3, r3
 800100a:	4313      	orrs	r3, r2
 800100c:	b29a      	uxth	r2, r3
 800100e:	683b      	ldr	r3, [r7, #0]
 8001010:	b29b      	uxth	r3, r3
 8001012:	4313      	orrs	r3, r2
 8001014:	b29a      	uxth	r2, r3
 8001016:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001018:	b29b      	uxth	r3, r3
 800101a:	4313      	orrs	r3, r2
 800101c:	b29a      	uxth	r2, r3
 800101e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001020:	b29b      	uxth	r3, r3
 8001022:	4313      	orrs	r3, r2
 8001024:	b29b      	uxth	r3, r3
 8001026:	2200      	movs	r2, #0
 8001028:	4619      	mov	r1, r3
 800102a:	4823      	ldr	r0, [pc, #140]	; (80010b8 <TLCD_Init+0x120>)
 800102c:	f003 fc86 	bl	800493c <HAL_GPIO_WritePin>
	_delay_ms(10);  // 10ms
 8001030:	200a      	movs	r0, #10
 8001032:	f000 f98d 	bl	8001350 <_delay_ms>

	TLCD_4BitWrite(0x03);
 8001036:	2003      	movs	r0, #3
 8001038:	f000 f840 	bl	80010bc <TLCD_4BitWrite>
	_delay_ms(5);   // 5ms
 800103c:	2005      	movs	r0, #5
 800103e:	f000 f987 	bl	8001350 <_delay_ms>
	TLCD_4BitWrite(0x03);
 8001042:	2003      	movs	r0, #3
 8001044:	f000 f83a 	bl	80010bc <TLCD_4BitWrite>
	_delay_ms(5);   // 5ms
 8001048:	2005      	movs	r0, #5
 800104a:	f000 f981 	bl	8001350 <_delay_ms>
	TLCD_4BitWrite(0x03);
 800104e:	2003      	movs	r0, #3
 8001050:	f000 f834 	bl	80010bc <TLCD_4BitWrite>
	_delay_ms(5);   // 5ms
 8001054:	2005      	movs	r0, #5
 8001056:	f000 f97b 	bl	8001350 <_delay_ms>
	TLCD_4BitWrite(0x02);
 800105a:	2002      	movs	r0, #2
 800105c:	f000 f82e 	bl	80010bc <TLCD_4BitWrite>
	_delay_ms(5);   // 5ms
 8001060:	2005      	movs	r0, #5
 8001062:	f000 f975 	bl	8001350 <_delay_ms>
	// Function Set
	// DL : 0->4bit, 1->8bit
	// N : 0->1 line, 1->2 line
	// F : 0-> 5*7, 1->5*10
	// I selected 4bit, 2 line, 5*7
	TLCD_Cmd( 0x28 );
 8001066:	2028      	movs	r0, #40	; 0x28
 8001068:	f000 f8c0 	bl	80011ec <TLCD_Cmd>
	_delay_us(40);  // 40us
 800106c:	2028      	movs	r0, #40	; 0x28
 800106e:	f000 f987 	bl	8001380 <_delay_us>

	// Display Set
	// D : 0->disp off, 1->disp on
	// C : 0->Cur off, 1->Cur on
	// B : 0->Cur blink off, 1->Cur blink on
	TLCD_Cmd( 0x0C );
 8001072:	200c      	movs	r0, #12
 8001074:	f000 f8ba 	bl	80011ec <TLCD_Cmd>
	_delay_us(40);  // 40us
 8001078:	2028      	movs	r0, #40	; 0x28
 800107a:	f000 f981 	bl	8001380 <_delay_us>

	// Display Mode
	// I/D : 0->Dec Cursor pos, 1->Inc Cursor pos
	// S : 0-> No disp shift, 1-> Disp shift
	TLCD_Cmd( 0x06 );
 800107e:	2006      	movs	r0, #6
 8001080:	f000 f8b4 	bl	80011ec <TLCD_Cmd>
	_delay_us(40);  // 40us
 8001084:	2028      	movs	r0, #40	; 0x28
 8001086:	f000 f97b 	bl	8001380 <_delay_us>

	// LCD Clear display
	TLCD_Cmd( 0x01 );
 800108a:	2001      	movs	r0, #1
 800108c:	f000 f8ae 	bl	80011ec <TLCD_Cmd>
	_delay_ms(2);  // 2ms
 8001090:	2002      	movs	r0, #2
 8001092:	f000 f95d 	bl	8001350 <_delay_ms>
}
 8001096:	bf00      	nop
 8001098:	3728      	adds	r7, #40	; 0x28
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	200005ac 	.word	0x200005ac
 80010a4:	200005a8 	.word	0x200005a8
 80010a8:	200005b0 	.word	0x200005b0
 80010ac:	200005a0 	.word	0x200005a0
 80010b0:	2000059c 	.word	0x2000059c
 80010b4:	200005a4 	.word	0x200005a4
 80010b8:	40020400 	.word	0x40020400

080010bc <TLCD_4BitWrite>:

void	TLCD_4BitWrite(BYTE c)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b082      	sub	sp, #8
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	4603      	mov	r3, r0
 80010c4:	71fb      	strb	r3, [r7, #7]
	if( c & 0x01 ) 	HAL_GPIO_WritePin(GPIOB, TData4 , GPIO_PIN_SET);
 80010c6:	79fb      	ldrb	r3, [r7, #7]
 80010c8:	f003 0301 	and.w	r3, r3, #1
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d008      	beq.n	80010e2 <TLCD_4BitWrite+0x26>
 80010d0:	4b2c      	ldr	r3, [pc, #176]	; (8001184 <TLCD_4BitWrite+0xc8>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	b29b      	uxth	r3, r3
 80010d6:	2201      	movs	r2, #1
 80010d8:	4619      	mov	r1, r3
 80010da:	482b      	ldr	r0, [pc, #172]	; (8001188 <TLCD_4BitWrite+0xcc>)
 80010dc:	f003 fc2e 	bl	800493c <HAL_GPIO_WritePin>
 80010e0:	e007      	b.n	80010f2 <TLCD_4BitWrite+0x36>
	else			HAL_GPIO_WritePin(GPIOB, TData4 , GPIO_PIN_RESET);
 80010e2:	4b28      	ldr	r3, [pc, #160]	; (8001184 <TLCD_4BitWrite+0xc8>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	b29b      	uxth	r3, r3
 80010e8:	2200      	movs	r2, #0
 80010ea:	4619      	mov	r1, r3
 80010ec:	4826      	ldr	r0, [pc, #152]	; (8001188 <TLCD_4BitWrite+0xcc>)
 80010ee:	f003 fc25 	bl	800493c <HAL_GPIO_WritePin>

	if( c & 0x02 ) 	HAL_GPIO_WritePin(GPIOB, TData5 , GPIO_PIN_SET);
 80010f2:	79fb      	ldrb	r3, [r7, #7]
 80010f4:	f003 0302 	and.w	r3, r3, #2
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d008      	beq.n	800110e <TLCD_4BitWrite+0x52>
 80010fc:	4b23      	ldr	r3, [pc, #140]	; (800118c <TLCD_4BitWrite+0xd0>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	b29b      	uxth	r3, r3
 8001102:	2201      	movs	r2, #1
 8001104:	4619      	mov	r1, r3
 8001106:	4820      	ldr	r0, [pc, #128]	; (8001188 <TLCD_4BitWrite+0xcc>)
 8001108:	f003 fc18 	bl	800493c <HAL_GPIO_WritePin>
 800110c:	e007      	b.n	800111e <TLCD_4BitWrite+0x62>
	else			HAL_GPIO_WritePin(GPIOB, TData5 , GPIO_PIN_RESET);
 800110e:	4b1f      	ldr	r3, [pc, #124]	; (800118c <TLCD_4BitWrite+0xd0>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	b29b      	uxth	r3, r3
 8001114:	2200      	movs	r2, #0
 8001116:	4619      	mov	r1, r3
 8001118:	481b      	ldr	r0, [pc, #108]	; (8001188 <TLCD_4BitWrite+0xcc>)
 800111a:	f003 fc0f 	bl	800493c <HAL_GPIO_WritePin>

	if( c & 0x04 ) 	HAL_GPIO_WritePin(GPIOB, TData6 , GPIO_PIN_SET);
 800111e:	79fb      	ldrb	r3, [r7, #7]
 8001120:	f003 0304 	and.w	r3, r3, #4
 8001124:	2b00      	cmp	r3, #0
 8001126:	d008      	beq.n	800113a <TLCD_4BitWrite+0x7e>
 8001128:	4b19      	ldr	r3, [pc, #100]	; (8001190 <TLCD_4BitWrite+0xd4>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	b29b      	uxth	r3, r3
 800112e:	2201      	movs	r2, #1
 8001130:	4619      	mov	r1, r3
 8001132:	4815      	ldr	r0, [pc, #84]	; (8001188 <TLCD_4BitWrite+0xcc>)
 8001134:	f003 fc02 	bl	800493c <HAL_GPIO_WritePin>
 8001138:	e007      	b.n	800114a <TLCD_4BitWrite+0x8e>
	else			HAL_GPIO_WritePin(GPIOB, TData6 , GPIO_PIN_RESET);
 800113a:	4b15      	ldr	r3, [pc, #84]	; (8001190 <TLCD_4BitWrite+0xd4>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	b29b      	uxth	r3, r3
 8001140:	2200      	movs	r2, #0
 8001142:	4619      	mov	r1, r3
 8001144:	4810      	ldr	r0, [pc, #64]	; (8001188 <TLCD_4BitWrite+0xcc>)
 8001146:	f003 fbf9 	bl	800493c <HAL_GPIO_WritePin>

	if( c & 0x08 ) 	HAL_GPIO_WritePin(GPIOB, TData7 , GPIO_PIN_SET);
 800114a:	79fb      	ldrb	r3, [r7, #7]
 800114c:	f003 0308 	and.w	r3, r3, #8
 8001150:	2b00      	cmp	r3, #0
 8001152:	d008      	beq.n	8001166 <TLCD_4BitWrite+0xaa>
 8001154:	4b0f      	ldr	r3, [pc, #60]	; (8001194 <TLCD_4BitWrite+0xd8>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	b29b      	uxth	r3, r3
 800115a:	2201      	movs	r2, #1
 800115c:	4619      	mov	r1, r3
 800115e:	480a      	ldr	r0, [pc, #40]	; (8001188 <TLCD_4BitWrite+0xcc>)
 8001160:	f003 fbec 	bl	800493c <HAL_GPIO_WritePin>
 8001164:	e007      	b.n	8001176 <TLCD_4BitWrite+0xba>
	else			HAL_GPIO_WritePin(GPIOB, TData7 , GPIO_PIN_RESET);
 8001166:	4b0b      	ldr	r3, [pc, #44]	; (8001194 <TLCD_4BitWrite+0xd8>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	b29b      	uxth	r3, r3
 800116c:	2200      	movs	r2, #0
 800116e:	4619      	mov	r1, r3
 8001170:	4805      	ldr	r0, [pc, #20]	; (8001188 <TLCD_4BitWrite+0xcc>)
 8001172:	f003 fbe3 	bl	800493c <HAL_GPIO_WritePin>
	TLCD_Enable();
 8001176:	f000 f80f 	bl	8001198 <TLCD_Enable>
}
 800117a:	bf00      	nop
 800117c:	3708      	adds	r7, #8
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}
 8001182:	bf00      	nop
 8001184:	200005b0 	.word	0x200005b0
 8001188:	40020400 	.word	0x40020400
 800118c:	200005a0 	.word	0x200005a0
 8001190:	2000059c 	.word	0x2000059c
 8001194:	200005a4 	.word	0x200005a4

08001198 <TLCD_Enable>:

void	TLCD_Enable()
{
 8001198:	b580      	push	{r7, lr}
 800119a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, TEN , GPIO_PIN_SET);
 800119c:	4b11      	ldr	r3, [pc, #68]	; (80011e4 <TLCD_Enable+0x4c>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	b29b      	uxth	r3, r3
 80011a2:	2201      	movs	r2, #1
 80011a4:	4619      	mov	r1, r3
 80011a6:	4810      	ldr	r0, [pc, #64]	; (80011e8 <TLCD_Enable+0x50>)
 80011a8:	f003 fbc8 	bl	800493c <HAL_GPIO_WritePin>
	_delay_us(2);
 80011ac:	2002      	movs	r0, #2
 80011ae:	f000 f8e7 	bl	8001380 <_delay_us>
	HAL_GPIO_WritePin(GPIOB, TEN , GPIO_PIN_SET);
 80011b2:	4b0c      	ldr	r3, [pc, #48]	; (80011e4 <TLCD_Enable+0x4c>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	b29b      	uxth	r3, r3
 80011b8:	2201      	movs	r2, #1
 80011ba:	4619      	mov	r1, r3
 80011bc:	480a      	ldr	r0, [pc, #40]	; (80011e8 <TLCD_Enable+0x50>)
 80011be:	f003 fbbd 	bl	800493c <HAL_GPIO_WritePin>
	_delay_us(2);
 80011c2:	2002      	movs	r0, #2
 80011c4:	f000 f8dc 	bl	8001380 <_delay_us>
	HAL_GPIO_WritePin(GPIOB, TEN , GPIO_PIN_RESET);
 80011c8:	4b06      	ldr	r3, [pc, #24]	; (80011e4 <TLCD_Enable+0x4c>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	b29b      	uxth	r3, r3
 80011ce:	2200      	movs	r2, #0
 80011d0:	4619      	mov	r1, r3
 80011d2:	4805      	ldr	r0, [pc, #20]	; (80011e8 <TLCD_Enable+0x50>)
 80011d4:	f003 fbb2 	bl	800493c <HAL_GPIO_WritePin>
	_delay_us(40);
 80011d8:	2028      	movs	r0, #40	; 0x28
 80011da:	f000 f8d1 	bl	8001380 <_delay_us>
}
 80011de:	bf00      	nop
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	200005a8 	.word	0x200005a8
 80011e8:	40020400 	.word	0x40020400

080011ec <TLCD_Cmd>:

void 	TLCD_Cmd(BYTE cmd)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b082      	sub	sp, #8
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	4603      	mov	r3, r0
 80011f4:	71fb      	strb	r3, [r7, #7]
	TNLD_Send(cmd,LOW);
 80011f6:	79fb      	ldrb	r3, [r7, #7]
 80011f8:	2100      	movs	r1, #0
 80011fa:	4618      	mov	r0, r3
 80011fc:	f000 f812 	bl	8001224 <TNLD_Send>
}
 8001200:	bf00      	nop
 8001202:	3708      	adds	r7, #8
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}

08001208 <TLCD_Write>:

void	TLCD_Write(BYTE v)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b082      	sub	sp, #8
 800120c:	af00      	add	r7, sp, #0
 800120e:	4603      	mov	r3, r0
 8001210:	71fb      	strb	r3, [r7, #7]
	TNLD_Send(v,HIGH);
 8001212:	79fb      	ldrb	r3, [r7, #7]
 8001214:	2101      	movs	r1, #1
 8001216:	4618      	mov	r0, r3
 8001218:	f000 f804 	bl	8001224 <TNLD_Send>
}
 800121c:	bf00      	nop
 800121e:	3708      	adds	r7, #8
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}

08001224 <TNLD_Send>:

void	TNLD_Send(uint8_t v,uint8_t m)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b082      	sub	sp, #8
 8001228:	af00      	add	r7, sp, #0
 800122a:	4603      	mov	r3, r0
 800122c:	460a      	mov	r2, r1
 800122e:	71fb      	strb	r3, [r7, #7]
 8001230:	4613      	mov	r3, r2
 8001232:	71bb      	strb	r3, [r7, #6]
	if( m ) 	HAL_GPIO_WritePin(GPIOB, TRS , GPIO_PIN_SET);
 8001234:	79bb      	ldrb	r3, [r7, #6]
 8001236:	2b00      	cmp	r3, #0
 8001238:	d008      	beq.n	800124c <TNLD_Send+0x28>
 800123a:	4b0f      	ldr	r3, [pc, #60]	; (8001278 <TNLD_Send+0x54>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	b29b      	uxth	r3, r3
 8001240:	2201      	movs	r2, #1
 8001242:	4619      	mov	r1, r3
 8001244:	480d      	ldr	r0, [pc, #52]	; (800127c <TNLD_Send+0x58>)
 8001246:	f003 fb79 	bl	800493c <HAL_GPIO_WritePin>
 800124a:	e007      	b.n	800125c <TNLD_Send+0x38>
	else		HAL_GPIO_WritePin(GPIOB, TRS , GPIO_PIN_RESET);
 800124c:	4b0a      	ldr	r3, [pc, #40]	; (8001278 <TNLD_Send+0x54>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	b29b      	uxth	r3, r3
 8001252:	2200      	movs	r2, #0
 8001254:	4619      	mov	r1, r3
 8001256:	4809      	ldr	r0, [pc, #36]	; (800127c <TNLD_Send+0x58>)
 8001258:	f003 fb70 	bl	800493c <HAL_GPIO_WritePin>

	TLCD_4BitWrite(v>>4);
 800125c:	79fb      	ldrb	r3, [r7, #7]
 800125e:	091b      	lsrs	r3, r3, #4
 8001260:	b2db      	uxtb	r3, r3
 8001262:	4618      	mov	r0, r3
 8001264:	f7ff ff2a 	bl	80010bc <TLCD_4BitWrite>
	TLCD_4BitWrite(v);
 8001268:	79fb      	ldrb	r3, [r7, #7]
 800126a:	4618      	mov	r0, r3
 800126c:	f7ff ff26 	bl	80010bc <TLCD_4BitWrite>
}
 8001270:	bf00      	nop
 8001272:	3708      	adds	r7, #8
 8001274:	46bd      	mov	sp, r7
 8001276:	bd80      	pop	{r7, pc}
 8001278:	200005ac 	.word	0x200005ac
 800127c:	40020400 	.word	0x40020400

08001280 <TLCD_Putc>:

void	TLCD_Putc(char c)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b082      	sub	sp, #8
 8001284:	af00      	add	r7, sp, #0
 8001286:	4603      	mov	r3, r0
 8001288:	71fb      	strb	r3, [r7, #7]
	TLCD_Write((BYTE)c);
 800128a:	79fb      	ldrb	r3, [r7, #7]
 800128c:	4618      	mov	r0, r3
 800128e:	f7ff ffbb 	bl	8001208 <TLCD_Write>
	_delay_us(1);
 8001292:	2001      	movs	r0, #1
 8001294:	f000 f874 	bl	8001380 <_delay_us>
}
 8001298:	bf00      	nop
 800129a:	3708      	adds	r7, #8
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}

080012a0 <TLCD_Puts>:

void	TLCD_Puts(uint8_t line, char *s)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b082      	sub	sp, #8
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	4603      	mov	r3, r0
 80012a8:	6039      	str	r1, [r7, #0]
 80012aa:	71fb      	strb	r3, [r7, #7]
	if(line==1)		TLCD_Cmd(0x80);
 80012ac:	79fb      	ldrb	r3, [r7, #7]
 80012ae:	2b01      	cmp	r3, #1
 80012b0:	d103      	bne.n	80012ba <TLCD_Puts+0x1a>
 80012b2:	2080      	movs	r0, #128	; 0x80
 80012b4:	f7ff ff9a 	bl	80011ec <TLCD_Cmd>
 80012b8:	e00b      	b.n	80012d2 <TLCD_Puts+0x32>
	else 			TLCD_Cmd(0xC0);
 80012ba:	20c0      	movs	r0, #192	; 0xc0
 80012bc:	f7ff ff96 	bl	80011ec <TLCD_Cmd>

	while(*s) {
 80012c0:	e007      	b.n	80012d2 <TLCD_Puts+0x32>
		TLCD_Putc(*s);
 80012c2:	683b      	ldr	r3, [r7, #0]
 80012c4:	781b      	ldrb	r3, [r3, #0]
 80012c6:	4618      	mov	r0, r3
 80012c8:	f7ff ffda 	bl	8001280 <TLCD_Putc>
		s++;
 80012cc:	683b      	ldr	r3, [r7, #0]
 80012ce:	3301      	adds	r3, #1
 80012d0:	603b      	str	r3, [r7, #0]
void	TLCD_Puts(uint8_t line, char *s)
{
	if(line==1)		TLCD_Cmd(0x80);
	else 			TLCD_Cmd(0xC0);

	while(*s) {
 80012d2:	683b      	ldr	r3, [r7, #0]
 80012d4:	781b      	ldrb	r3, [r3, #0]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d1f3      	bne.n	80012c2 <TLCD_Puts+0x22>
		TLCD_Putc(*s);
		s++;
	}
}
 80012da:	bf00      	nop
 80012dc:	3708      	adds	r7, #8
 80012de:	46bd      	mov	sp, r7
 80012e0:	bd80      	pop	{r7, pc}
 80012e2:	bf00      	nop

080012e4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80012e4:	b480      	push	{r7}
 80012e6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80012e8:	4a16      	ldr	r2, [pc, #88]	; (8001344 <SystemInit+0x60>)
 80012ea:	4b16      	ldr	r3, [pc, #88]	; (8001344 <SystemInit+0x60>)
 80012ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80012f0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80012f4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80012f8:	4a13      	ldr	r2, [pc, #76]	; (8001348 <SystemInit+0x64>)
 80012fa:	4b13      	ldr	r3, [pc, #76]	; (8001348 <SystemInit+0x64>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	f043 0301 	orr.w	r3, r3, #1
 8001302:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001304:	4b10      	ldr	r3, [pc, #64]	; (8001348 <SystemInit+0x64>)
 8001306:	2200      	movs	r2, #0
 8001308:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800130a:	4a0f      	ldr	r2, [pc, #60]	; (8001348 <SystemInit+0x64>)
 800130c:	4b0e      	ldr	r3, [pc, #56]	; (8001348 <SystemInit+0x64>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001314:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001318:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800131a:	4b0b      	ldr	r3, [pc, #44]	; (8001348 <SystemInit+0x64>)
 800131c:	4a0b      	ldr	r2, [pc, #44]	; (800134c <SystemInit+0x68>)
 800131e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001320:	4a09      	ldr	r2, [pc, #36]	; (8001348 <SystemInit+0x64>)
 8001322:	4b09      	ldr	r3, [pc, #36]	; (8001348 <SystemInit+0x64>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800132a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800132c:	4b06      	ldr	r3, [pc, #24]	; (8001348 <SystemInit+0x64>)
 800132e:	2200      	movs	r2, #0
 8001330:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001332:	4b04      	ldr	r3, [pc, #16]	; (8001344 <SystemInit+0x60>)
 8001334:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001338:	609a      	str	r2, [r3, #8]
#endif
}
 800133a:	bf00      	nop
 800133c:	46bd      	mov	sp, r7
 800133e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001342:	4770      	bx	lr
 8001344:	e000ed00 	.word	0xe000ed00
 8001348:	40023800 	.word	0x40023800
 800134c:	24003010 	.word	0x24003010

08001350 <_delay_ms>:
* @brief This function handles System tick timer.
*/
volatile uint32_t loopCounter = 0;

void _delay_ms(uint32_t d)
{
 8001350:	b480      	push	{r7}
 8001352:	b083      	sub	sp, #12
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
	loopCounter = d * 1000;
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800135e:	fb02 f303 	mul.w	r3, r2, r3
 8001362:	4a06      	ldr	r2, [pc, #24]	; (800137c <_delay_ms+0x2c>)
 8001364:	6013      	str	r3, [r2, #0]
	while(loopCounter);
 8001366:	bf00      	nop
 8001368:	4b04      	ldr	r3, [pc, #16]	; (800137c <_delay_ms+0x2c>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	2b00      	cmp	r3, #0
 800136e:	d1fb      	bne.n	8001368 <_delay_ms+0x18>
}
 8001370:	bf00      	nop
 8001372:	370c      	adds	r7, #12
 8001374:	46bd      	mov	sp, r7
 8001376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137a:	4770      	bx	lr
 800137c:	2000055c 	.word	0x2000055c

08001380 <_delay_us>:

void _delay_us(uint32_t d)
{
 8001380:	b480      	push	{r7}
 8001382:	b083      	sub	sp, #12
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
	loopCounter = d;
 8001388:	4a06      	ldr	r2, [pc, #24]	; (80013a4 <_delay_us+0x24>)
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	6013      	str	r3, [r2, #0]
	while(loopCounter);
 800138e:	bf00      	nop
 8001390:	4b04      	ldr	r3, [pc, #16]	; (80013a4 <_delay_us+0x24>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	2b00      	cmp	r3, #0
 8001396:	d1fb      	bne.n	8001390 <_delay_us+0x10>
}
 8001398:	bf00      	nop
 800139a:	370c      	adds	r7, #12
 800139c:	46bd      	mov	sp, r7
 800139e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a2:	4770      	bx	lr
 80013a4:	2000055c 	.word	0x2000055c

080013a8 <SysTick_Handler>:

void SysTick_Handler(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013ac:	f004 fbdc 	bl	8005b68 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 80013b0:	f003 fed4 	bl	800515c <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  if(loopCounter) 	loopCounter--;
 80013b4:	4b05      	ldr	r3, [pc, #20]	; (80013cc <SysTick_Handler+0x24>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d004      	beq.n	80013c6 <SysTick_Handler+0x1e>
 80013bc:	4b03      	ldr	r3, [pc, #12]	; (80013cc <SysTick_Handler+0x24>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	3b01      	subs	r3, #1
 80013c2:	4a02      	ldr	r2, [pc, #8]	; (80013cc <SysTick_Handler+0x24>)
 80013c4:	6013      	str	r3, [r2, #0]
  /* USER CODE END SysTick_IRQn 1 */
}
 80013c6:	bf00      	nop
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	2000055c 	.word	0x2000055c

080013d0 <TIM2_IRQHandler>:

/**
* @brief This function handles TIM2 global interrupt.
*/
void TIM2_IRQHandler(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80013d4:	4802      	ldr	r0, [pc, #8]	; (80013e0 <TIM2_IRQHandler+0x10>)
 80013d6:	f001 fe17 	bl	8003008 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80013da:	bf00      	nop
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	bf00      	nop
 80013e0:	200007a8 	.word	0x200007a8

080013e4 <TIM3_IRQHandler>:

/**
* @brief This function handles TIM3 global interrupt.
*/
void TIM3_IRQHandler(void)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80013e8:	4802      	ldr	r0, [pc, #8]	; (80013f4 <TIM3_IRQHandler+0x10>)
 80013ea:	f001 fe0d 	bl	8003008 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80013ee:	bf00      	nop
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	20000644 	.word	0x20000644

080013f8 <TIM4_IRQHandler>:

/**
* @brief This function handles TIM4 global interrupt.
*/
void TIM4_IRQHandler(void)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80013fc:	4802      	ldr	r0, [pc, #8]	; (8001408 <TIM4_IRQHandler+0x10>)
 80013fe:	f001 fe03 	bl	8003008 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001402:	bf00      	nop
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	200005b4 	.word	0x200005b4

0800140c <USART1_IRQHandler>:

/**
* @brief This function handles USART1 global interrupt.
*/
void USART1_IRQHandler(void)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001410:	4802      	ldr	r0, [pc, #8]	; (800141c <USART1_IRQHandler+0x10>)
 8001412:	f001 f855 	bl	80024c0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001416:	bf00      	nop
 8001418:	bd80      	pop	{r7, pc}
 800141a:	bf00      	nop
 800141c:	200006e8 	.word	0x200006e8

08001420 <USART2_IRQHandler>:

/**
* @brief This function handles USART2 global interrupt.
*/
void USART2_IRQHandler(void)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001424:	4802      	ldr	r0, [pc, #8]	; (8001430 <USART2_IRQHandler+0x10>)
 8001426:	f001 f84b 	bl	80024c0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800142a:	bf00      	nop
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	200007e8 	.word	0x200007e8

08001434 <USART3_IRQHandler>:

/* USER CODE BEGIN 1 */
void USART3_IRQHandler(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001438:	4802      	ldr	r0, [pc, #8]	; (8001444 <USART3_IRQHandler+0x10>)
 800143a:	f001 f841 	bl	80024c0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800143e:	bf00      	nop
 8001440:	bd80      	pop	{r7, pc}
 8001442:	bf00      	nop
 8001444:	200005fc 	.word	0x200005fc

08001448 <DMA2_Stream0_IRQHandler>:

void DMA2_Stream0_IRQHandler(void)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800144c:	4802      	ldr	r0, [pc, #8]	; (8001458 <DMA2_Stream0_IRQHandler+0x10>)
 800144e:	f003 fb8d 	bl	8004b6c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001452:	bf00      	nop
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	2000072c 	.word	0x2000072c

0800145c <HAL_MspInit>:

/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001460:	2003      	movs	r0, #3
 8001462:	f003 fe1d 	bl	80050a0 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001466:	2200      	movs	r2, #0
 8001468:	2100      	movs	r1, #0
 800146a:	f04f 30ff 	mov.w	r0, #4294967295
 800146e:	f003 fe23 	bl	80050b8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001472:	bf00      	nop
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop

08001478 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b086      	sub	sp, #24
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]

  if(htim_base->Instance==TIM2)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001488:	d116      	bne.n	80014b8 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __TIM2_CLK_ENABLE();
 800148a:	2300      	movs	r3, #0
 800148c:	617b      	str	r3, [r7, #20]
 800148e:	4a28      	ldr	r2, [pc, #160]	; (8001530 <HAL_TIM_Base_MspInit+0xb8>)
 8001490:	4b27      	ldr	r3, [pc, #156]	; (8001530 <HAL_TIM_Base_MspInit+0xb8>)
 8001492:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001494:	f043 0301 	orr.w	r3, r3, #1
 8001498:	6413      	str	r3, [r2, #64]	; 0x40
 800149a:	4b25      	ldr	r3, [pc, #148]	; (8001530 <HAL_TIM_Base_MspInit+0xb8>)
 800149c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800149e:	f003 0301 	and.w	r3, r3, #1
 80014a2:	617b      	str	r3, [r7, #20]
 80014a4:	697b      	ldr	r3, [r7, #20]
  /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80014a6:	2200      	movs	r2, #0
 80014a8:	2100      	movs	r1, #0
 80014aa:	201c      	movs	r0, #28
 80014ac:	f003 fe04 	bl	80050b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80014b0:	201c      	movs	r0, #28
 80014b2:	f003 fe1d 	bl	80050f0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80014b6:	e036      	b.n	8001526 <HAL_TIM_Base_MspInit+0xae>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM3)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	4a1d      	ldr	r2, [pc, #116]	; (8001534 <HAL_TIM_Base_MspInit+0xbc>)
 80014be:	4293      	cmp	r3, r2
 80014c0:	d116      	bne.n	80014f0 <HAL_TIM_Base_MspInit+0x78>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __TIM3_CLK_ENABLE();
 80014c2:	2300      	movs	r3, #0
 80014c4:	613b      	str	r3, [r7, #16]
 80014c6:	4a1a      	ldr	r2, [pc, #104]	; (8001530 <HAL_TIM_Base_MspInit+0xb8>)
 80014c8:	4b19      	ldr	r3, [pc, #100]	; (8001530 <HAL_TIM_Base_MspInit+0xb8>)
 80014ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014cc:	f043 0302 	orr.w	r3, r3, #2
 80014d0:	6413      	str	r3, [r2, #64]	; 0x40
 80014d2:	4b17      	ldr	r3, [pc, #92]	; (8001530 <HAL_TIM_Base_MspInit+0xb8>)
 80014d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014d6:	f003 0302 	and.w	r3, r3, #2
 80014da:	613b      	str	r3, [r7, #16]
 80014dc:	693b      	ldr	r3, [r7, #16]
  /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80014de:	2200      	movs	r2, #0
 80014e0:	2100      	movs	r1, #0
 80014e2:	201d      	movs	r0, #29
 80014e4:	f003 fde8 	bl	80050b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80014e8:	201d      	movs	r0, #29
 80014ea:	f003 fe01 	bl	80050f0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80014ee:	e01a      	b.n	8001526 <HAL_TIM_Base_MspInit+0xae>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
  else if(htim_base->Instance==TIM4)
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	4a10      	ldr	r2, [pc, #64]	; (8001538 <HAL_TIM_Base_MspInit+0xc0>)
 80014f6:	4293      	cmp	r3, r2
 80014f8:	d115      	bne.n	8001526 <HAL_TIM_Base_MspInit+0xae>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __TIM4_CLK_ENABLE();
 80014fa:	2300      	movs	r3, #0
 80014fc:	60fb      	str	r3, [r7, #12]
 80014fe:	4a0c      	ldr	r2, [pc, #48]	; (8001530 <HAL_TIM_Base_MspInit+0xb8>)
 8001500:	4b0b      	ldr	r3, [pc, #44]	; (8001530 <HAL_TIM_Base_MspInit+0xb8>)
 8001502:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001504:	f043 0304 	orr.w	r3, r3, #4
 8001508:	6413      	str	r3, [r2, #64]	; 0x40
 800150a:	4b09      	ldr	r3, [pc, #36]	; (8001530 <HAL_TIM_Base_MspInit+0xb8>)
 800150c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800150e:	f003 0304 	and.w	r3, r3, #4
 8001512:	60fb      	str	r3, [r7, #12]
 8001514:	68fb      	ldr	r3, [r7, #12]
  /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001516:	2200      	movs	r2, #0
 8001518:	2100      	movs	r1, #0
 800151a:	201e      	movs	r0, #30
 800151c:	f003 fdcc 	bl	80050b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001520:	201e      	movs	r0, #30
 8001522:	f003 fde5 	bl	80050f0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001526:	bf00      	nop
 8001528:	3718      	adds	r7, #24
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	40023800 	.word	0x40023800
 8001534:	40000400 	.word	0x40000400
 8001538:	40000800 	.word	0x40000800

0800153c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b088      	sub	sp, #32
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim->Instance==TIM3)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	4a1e      	ldr	r2, [pc, #120]	; (80015c4 <HAL_TIM_MspPostInit+0x88>)
 800154a:	4293      	cmp	r3, r2
 800154c:	d120      	bne.n	8001590 <HAL_TIM_MspPostInit+0x54>
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800154e:	23c0      	movs	r3, #192	; 0xc0
 8001550:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001552:	2302      	movs	r3, #2
 8001554:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001556:	2300      	movs	r3, #0
 8001558:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 800155a:	2300      	movs	r3, #0
 800155c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800155e:	2302      	movs	r3, #2
 8001560:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001562:	f107 030c 	add.w	r3, r7, #12
 8001566:	4619      	mov	r1, r3
 8001568:	4817      	ldr	r0, [pc, #92]	; (80015c8 <HAL_TIM_MspPostInit+0x8c>)
 800156a:	f003 f855 	bl	8004618 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800156e:	2303      	movs	r3, #3
 8001570:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001572:	2302      	movs	r3, #2
 8001574:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001576:	2300      	movs	r3, #0
 8001578:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 800157a:	2300      	movs	r3, #0
 800157c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800157e:	2302      	movs	r3, #2
 8001580:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001582:	f107 030c 	add.w	r3, r7, #12
 8001586:	4619      	mov	r1, r3
 8001588:	4810      	ldr	r0, [pc, #64]	; (80015cc <HAL_TIM_MspPostInit+0x90>)
 800158a:	f003 f845 	bl	8004618 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspPostInit 1 */
  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800158e:	e015      	b.n	80015bc <HAL_TIM_MspPostInit+0x80>
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

  /* USER CODE BEGIN TIM3_MspPostInit 1 */
  /* USER CODE END TIM3_MspPostInit 1 */
  }
  else if(htim->Instance==TIM4)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	4a0e      	ldr	r2, [pc, #56]	; (80015d0 <HAL_TIM_MspPostInit+0x94>)
 8001596:	4293      	cmp	r3, r2
 8001598:	d110      	bne.n	80015bc <HAL_TIM_MspPostInit+0x80>
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    PB8     ------> TIM4_CH3
    PB9     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 800159a:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800159e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015a0:	2302      	movs	r3, #2
 80015a2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a4:	2300      	movs	r3, #0
 80015a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 80015a8:	2300      	movs	r3, #0
 80015aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80015ac:	2302      	movs	r3, #2
 80015ae:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015b0:	f107 030c 	add.w	r3, r7, #12
 80015b4:	4619      	mov	r1, r3
 80015b6:	4805      	ldr	r0, [pc, #20]	; (80015cc <HAL_TIM_MspPostInit+0x90>)
 80015b8:	f003 f82e 	bl	8004618 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspPostInit 1 */
  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80015bc:	bf00      	nop
 80015be:	3720      	adds	r7, #32
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bd80      	pop	{r7, pc}
 80015c4:	40000400 	.word	0x40000400
 80015c8:	40020000 	.word	0x40020000
 80015cc:	40020400 	.word	0x40020400
 80015d0:	40000800 	.word	0x40000800

080015d4 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b08a      	sub	sp, #40	; 0x28
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART1)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	4a4b      	ldr	r2, [pc, #300]	; (8001710 <HAL_UART_MspInit+0x13c>)
 80015e2:	4293      	cmp	r3, r2
 80015e4:	d127      	bne.n	8001636 <HAL_UART_MspInit+0x62>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __USART1_CLK_ENABLE();
 80015e6:	2300      	movs	r3, #0
 80015e8:	613b      	str	r3, [r7, #16]
 80015ea:	4a4a      	ldr	r2, [pc, #296]	; (8001714 <HAL_UART_MspInit+0x140>)
 80015ec:	4b49      	ldr	r3, [pc, #292]	; (8001714 <HAL_UART_MspInit+0x140>)
 80015ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015f0:	f043 0310 	orr.w	r3, r3, #16
 80015f4:	6453      	str	r3, [r2, #68]	; 0x44
 80015f6:	4b47      	ldr	r3, [pc, #284]	; (8001714 <HAL_UART_MspInit+0x140>)
 80015f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015fa:	f003 0310 	and.w	r3, r3, #16
 80015fe:	613b      	str	r3, [r7, #16]
 8001600:	693b      	ldr	r3, [r7, #16]
  
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001602:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001606:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001608:	2302      	movs	r3, #2
 800160a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800160c:	2301      	movs	r3, #1
 800160e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8001610:	2303      	movs	r3, #3
 8001612:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001614:	2307      	movs	r3, #7
 8001616:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001618:	f107 0314 	add.w	r3, r7, #20
 800161c:	4619      	mov	r1, r3
 800161e:	483e      	ldr	r0, [pc, #248]	; (8001718 <HAL_UART_MspInit+0x144>)
 8001620:	f002 fffa 	bl	8004618 <HAL_GPIO_Init>

  /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001624:	2200      	movs	r2, #0
 8001626:	2100      	movs	r1, #0
 8001628:	2025      	movs	r0, #37	; 0x25
 800162a:	f003 fd45 	bl	80050b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800162e:	2025      	movs	r0, #37	; 0x25
 8001630:	f003 fd5e 	bl	80050f0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001634:	e067      	b.n	8001706 <HAL_UART_MspInit+0x132>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
  else if(huart->Instance==USART2)
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	4a38      	ldr	r2, [pc, #224]	; (800171c <HAL_UART_MspInit+0x148>)
 800163c:	4293      	cmp	r3, r2
 800163e:	d126      	bne.n	800168e <HAL_UART_MspInit+0xba>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __USART2_CLK_ENABLE();
 8001640:	2300      	movs	r3, #0
 8001642:	60fb      	str	r3, [r7, #12]
 8001644:	4a33      	ldr	r2, [pc, #204]	; (8001714 <HAL_UART_MspInit+0x140>)
 8001646:	4b33      	ldr	r3, [pc, #204]	; (8001714 <HAL_UART_MspInit+0x140>)
 8001648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800164a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800164e:	6413      	str	r3, [r2, #64]	; 0x40
 8001650:	4b30      	ldr	r3, [pc, #192]	; (8001714 <HAL_UART_MspInit+0x140>)
 8001652:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001654:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001658:	60fb      	str	r3, [r7, #12]
 800165a:	68fb      	ldr	r3, [r7, #12]
  
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800165c:	230c      	movs	r3, #12
 800165e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001660:	2302      	movs	r3, #2
 8001662:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001664:	2301      	movs	r3, #1
 8001666:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8001668:	2303      	movs	r3, #3
 800166a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800166c:	2307      	movs	r3, #7
 800166e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001670:	f107 0314 	add.w	r3, r7, #20
 8001674:	4619      	mov	r1, r3
 8001676:	4828      	ldr	r0, [pc, #160]	; (8001718 <HAL_UART_MspInit+0x144>)
 8001678:	f002 ffce 	bl	8004618 <HAL_GPIO_Init>

  /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800167c:	2200      	movs	r2, #0
 800167e:	2100      	movs	r1, #0
 8001680:	2026      	movs	r0, #38	; 0x26
 8001682:	f003 fd19 	bl	80050b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001686:	2026      	movs	r0, #38	; 0x26
 8001688:	f003 fd32 	bl	80050f0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800168c:	e03b      	b.n	8001706 <HAL_UART_MspInit+0x132>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
  else if(huart->Instance==USART3)
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	4a23      	ldr	r2, [pc, #140]	; (8001720 <HAL_UART_MspInit+0x14c>)
 8001694:	4293      	cmp	r3, r2
 8001696:	d136      	bne.n	8001706 <HAL_UART_MspInit+0x132>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __USART3_CLK_ENABLE();
 8001698:	2300      	movs	r3, #0
 800169a:	60bb      	str	r3, [r7, #8]
 800169c:	4a1d      	ldr	r2, [pc, #116]	; (8001714 <HAL_UART_MspInit+0x140>)
 800169e:	4b1d      	ldr	r3, [pc, #116]	; (8001714 <HAL_UART_MspInit+0x140>)
 80016a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016a2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80016a6:	6413      	str	r3, [r2, #64]	; 0x40
 80016a8:	4b1a      	ldr	r3, [pc, #104]	; (8001714 <HAL_UART_MspInit+0x140>)
 80016aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ac:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80016b0:	60bb      	str	r3, [r7, #8]
 80016b2:	68bb      	ldr	r3, [r7, #8]
  
    /**USART3 GPIO Configuration    
    PC5     ------> USART3_RX
    PB10     ------> USART3_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80016b4:	2320      	movs	r3, #32
 80016b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016b8:	2302      	movs	r3, #2
 80016ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016bc:	2301      	movs	r3, #1
 80016be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 80016c0:	2303      	movs	r3, #3
 80016c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80016c4:	2307      	movs	r3, #7
 80016c6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016c8:	f107 0314 	add.w	r3, r7, #20
 80016cc:	4619      	mov	r1, r3
 80016ce:	4815      	ldr	r0, [pc, #84]	; (8001724 <HAL_UART_MspInit+0x150>)
 80016d0:	f002 ffa2 	bl	8004618 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80016d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80016d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016da:	2302      	movs	r3, #2
 80016dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016de:	2301      	movs	r3, #1
 80016e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 80016e2:	2303      	movs	r3, #3
 80016e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80016e6:	2307      	movs	r3, #7
 80016e8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016ea:	f107 0314 	add.w	r3, r7, #20
 80016ee:	4619      	mov	r1, r3
 80016f0:	480d      	ldr	r0, [pc, #52]	; (8001728 <HAL_UART_MspInit+0x154>)
 80016f2:	f002 ff91 	bl	8004618 <HAL_GPIO_Init>

  /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80016f6:	2200      	movs	r2, #0
 80016f8:	2100      	movs	r1, #0
 80016fa:	2027      	movs	r0, #39	; 0x27
 80016fc:	f003 fcdc 	bl	80050b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001700:	2027      	movs	r0, #39	; 0x27
 8001702:	f003 fcf5 	bl	80050f0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001706:	bf00      	nop
 8001708:	3728      	adds	r7, #40	; 0x28
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}
 800170e:	bf00      	nop
 8001710:	40011000 	.word	0x40011000
 8001714:	40023800 	.word	0x40023800
 8001718:	40020000 	.word	0x40020000
 800171c:	40004400 	.word	0x40004400
 8001720:	40004800 	.word	0x40004800
 8001724:	40020800 	.word	0x40020800
 8001728:	40020400 	.word	0x40020400

0800172c <HAL_ADC_MspInit>:
  }

}

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b088      	sub	sp, #32
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	4a26      	ldr	r2, [pc, #152]	; (80017d4 <HAL_ADC_MspInit+0xa8>)
 800173a:	4293      	cmp	r3, r2
 800173c:	d145      	bne.n	80017ca <HAL_ADC_MspInit+0x9e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __ADC1_CLK_ENABLE();
 800173e:	2300      	movs	r3, #0
 8001740:	60bb      	str	r3, [r7, #8]
 8001742:	4a25      	ldr	r2, [pc, #148]	; (80017d8 <HAL_ADC_MspInit+0xac>)
 8001744:	4b24      	ldr	r3, [pc, #144]	; (80017d8 <HAL_ADC_MspInit+0xac>)
 8001746:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001748:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800174c:	6453      	str	r3, [r2, #68]	; 0x44
 800174e:	4b22      	ldr	r3, [pc, #136]	; (80017d8 <HAL_ADC_MspInit+0xac>)
 8001750:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001752:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001756:	60bb      	str	r3, [r7, #8]
 8001758:	68bb      	ldr	r3, [r7, #8]
    PA1     ------> ADC1_IN1
    PA4     ------> ADC1_IN4
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_6
 800175a:	23d3      	movs	r3, #211	; 0xd3
 800175c:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800175e:	2303      	movs	r3, #3
 8001760:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001762:	2300      	movs	r3, #0
 8001764:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001766:	f107 030c 	add.w	r3, r7, #12
 800176a:	4619      	mov	r1, r3
 800176c:	481b      	ldr	r0, [pc, #108]	; (80017dc <HAL_ADC_MspInit+0xb0>)
 800176e:	f002 ff53 	bl	8004618 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_adc1.Instance = DMA2_Stream0;
 8001772:	4b1b      	ldr	r3, [pc, #108]	; (80017e0 <HAL_ADC_MspInit+0xb4>)
 8001774:	4a1b      	ldr	r2, [pc, #108]	; (80017e4 <HAL_ADC_MspInit+0xb8>)
 8001776:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001778:	4b19      	ldr	r3, [pc, #100]	; (80017e0 <HAL_ADC_MspInit+0xb4>)
 800177a:	2200      	movs	r2, #0
 800177c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800177e:	4b18      	ldr	r3, [pc, #96]	; (80017e0 <HAL_ADC_MspInit+0xb4>)
 8001780:	2200      	movs	r2, #0
 8001782:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001784:	4b16      	ldr	r3, [pc, #88]	; (80017e0 <HAL_ADC_MspInit+0xb4>)
 8001786:	2200      	movs	r2, #0
 8001788:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800178a:	4b15      	ldr	r3, [pc, #84]	; (80017e0 <HAL_ADC_MspInit+0xb4>)
 800178c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001790:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001792:	4b13      	ldr	r3, [pc, #76]	; (80017e0 <HAL_ADC_MspInit+0xb4>)
 8001794:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001798:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800179a:	4b11      	ldr	r3, [pc, #68]	; (80017e0 <HAL_ADC_MspInit+0xb4>)
 800179c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80017a0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80017a2:	4b0f      	ldr	r3, [pc, #60]	; (80017e0 <HAL_ADC_MspInit+0xb4>)
 80017a4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80017a8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 80017aa:	4b0d      	ldr	r3, [pc, #52]	; (80017e0 <HAL_ADC_MspInit+0xb4>)
 80017ac:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80017b0:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80017b2:	4b0b      	ldr	r3, [pc, #44]	; (80017e0 <HAL_ADC_MspInit+0xb4>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	625a      	str	r2, [r3, #36]	; 0x24
    HAL_DMA_Init(&hdma_adc1);
 80017b8:	4809      	ldr	r0, [pc, #36]	; (80017e0 <HAL_ADC_MspInit+0xb4>)
 80017ba:	f003 f8eb 	bl	8004994 <HAL_DMA_Init>

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	4a07      	ldr	r2, [pc, #28]	; (80017e0 <HAL_ADC_MspInit+0xb4>)
 80017c2:	639a      	str	r2, [r3, #56]	; 0x38
 80017c4:	4a06      	ldr	r2, [pc, #24]	; (80017e0 <HAL_ADC_MspInit+0xb4>)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80017ca:	bf00      	nop
 80017cc:	3720      	adds	r7, #32
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	bf00      	nop
 80017d4:	40012000 	.word	0x40012000
 80017d8:	40023800 	.word	0x40023800
 80017dc:	40020000 	.word	0x40020000
 80017e0:	2000072c 	.word	0x2000072c
 80017e4:	40026410 	.word	0x40026410

080017e8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80017e8:	f8df d03c 	ldr.w	sp, [pc, #60]	; 8001828 <LoopFillZerobss+0x16>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80017ec:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80017ee:	f000 b804 	b.w	80017fa <LoopCopyDataInit>

080017f2 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80017f2:	4b0e      	ldr	r3, [pc, #56]	; (800182c <LoopFillZerobss+0x1a>)
  ldr  r3, [r3, r1]
 80017f4:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80017f6:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80017f8:	3104      	adds	r1, #4

080017fa <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80017fa:	480d      	ldr	r0, [pc, #52]	; (8001830 <LoopFillZerobss+0x1e>)
  ldr  r3, =_edata
 80017fc:	4b0d      	ldr	r3, [pc, #52]	; (8001834 <LoopFillZerobss+0x22>)
  adds  r2, r0, r1
 80017fe:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001800:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001802:	f4ff aff6 	bcc.w	80017f2 <CopyDataInit>
  ldr  r2, =_sbss
 8001806:	4a0c      	ldr	r2, [pc, #48]	; (8001838 <LoopFillZerobss+0x26>)
  b  LoopFillZerobss
 8001808:	f000 b803 	b.w	8001812 <LoopFillZerobss>

0800180c <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800180c:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800180e:	f842 3b04 	str.w	r3, [r2], #4

08001812 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001812:	4b0a      	ldr	r3, [pc, #40]	; (800183c <LoopFillZerobss+0x2a>)
  cmp  r2, r3
 8001814:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001816:	f4ff aff9 	bcc.w	800180c <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800181a:	f7ff fd63 	bl	80012e4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800181e:	f004 fa2b 	bl	8005c78 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001822:	f000 fbf9 	bl	8002018 <main>
  bx  lr    
 8001826:	4770      	bx	lr

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001828:	20020000 	.word	0x20020000
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 800182c:	08009054 	.word	0x08009054
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001830:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001834:	20000540 	.word	0x20000540
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 8001838:	20000540 	.word	0x20000540
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800183c:	20000834 	.word	0x20000834

08001840 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001840:	f7ff bffe 	b.w	8001840 <ADC_IRQHandler>

08001844 <SystemClock_Config>:

/* USER CODE BEGIN 0 */
/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b094      	sub	sp, #80	; 0x50
 8001848:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

  __PWR_CLK_ENABLE();
 800184a:	2300      	movs	r3, #0
 800184c:	607b      	str	r3, [r7, #4]
 800184e:	4a2f      	ldr	r2, [pc, #188]	; (800190c <SystemClock_Config+0xc8>)
 8001850:	4b2e      	ldr	r3, [pc, #184]	; (800190c <SystemClock_Config+0xc8>)
 8001852:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001854:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001858:	6413      	str	r3, [r2, #64]	; 0x40
 800185a:	4b2c      	ldr	r3, [pc, #176]	; (800190c <SystemClock_Config+0xc8>)
 800185c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800185e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001862:	607b      	str	r3, [r7, #4]
 8001864:	687b      	ldr	r3, [r7, #4]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001866:	2300      	movs	r3, #0
 8001868:	603b      	str	r3, [r7, #0]
 800186a:	4a29      	ldr	r2, [pc, #164]	; (8001910 <SystemClock_Config+0xcc>)
 800186c:	4b28      	ldr	r3, [pc, #160]	; (8001910 <SystemClock_Config+0xcc>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001874:	6013      	str	r3, [r2, #0]
 8001876:	4b26      	ldr	r3, [pc, #152]	; (8001910 <SystemClock_Config+0xcc>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800187e:	603b      	str	r3, [r7, #0]
 8001880:	683b      	ldr	r3, [r7, #0]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001882:	2302      	movs	r3, #2
 8001884:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001886:	2301      	movs	r3, #1
 8001888:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = 16;
 800188a:	2310      	movs	r3, #16
 800188c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800188e:	2302      	movs	r3, #2
 8001890:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001892:	2300      	movs	r3, #0
 8001894:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001896:	2308      	movs	r3, #8
 8001898:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 800189a:	23b4      	movs	r3, #180	; 0xb4
 800189c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800189e:	2302      	movs	r3, #2
 80018a0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80018a2:	2302      	movs	r3, #2
 80018a4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80018a6:	2302      	movs	r3, #2
 80018a8:	64fb      	str	r3, [r7, #76]	; 0x4c
  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 80018aa:	f107 031c 	add.w	r3, r7, #28
 80018ae:	4618      	mov	r0, r3
 80018b0:	f002 f994 	bl	8003bdc <HAL_RCC_OscConfig>

  HAL_PWREx_ActivateOverDrive();
 80018b4:	f002 fe48 	bl	8004548 <HAL_PWREx_EnableOverDrive>

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
 80018b8:	230d      	movs	r3, #13
 80018ba:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018bc:	2302      	movs	r3, #2
 80018be:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018c0:	2300      	movs	r3, #0
 80018c2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80018c4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80018c8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80018ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018ce:	61bb      	str	r3, [r7, #24]
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5);
 80018d0:	f107 0308 	add.w	r3, r7, #8
 80018d4:	2105      	movs	r1, #5
 80018d6:	4618      	mov	r0, r3
 80018d8:	f002 fcd8 	bl	800428c <HAL_RCC_ClockConfig>

  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000000);
 80018dc:	f002 fdc8 	bl	8004470 <HAL_RCC_GetHCLKFreq>
 80018e0:	4602      	mov	r2, r0
 80018e2:	4b0c      	ldr	r3, [pc, #48]	; (8001914 <SystemClock_Config+0xd0>)
 80018e4:	fba3 2302 	umull	r2, r3, r3, r2
 80018e8:	0c9b      	lsrs	r3, r3, #18
 80018ea:	4618      	mov	r0, r3
 80018ec:	f003 fc0e 	bl	800510c <HAL_SYSTICK_Config>
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80018f0:	2004      	movs	r0, #4
 80018f2:	f003 fc17 	bl	8005124 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80018f6:	2200      	movs	r2, #0
 80018f8:	2100      	movs	r1, #0
 80018fa:	f04f 30ff 	mov.w	r0, #4294967295
 80018fe:	f003 fbdb 	bl	80050b8 <HAL_NVIC_SetPriority>
}
 8001902:	bf00      	nop
 8001904:	3750      	adds	r7, #80	; 0x50
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}
 800190a:	bf00      	nop
 800190c:	40023800 	.word	0x40023800
 8001910:	40007000 	.word	0x40007000
 8001914:	431bde83 	.word	0x431bde83

08001918 <MX_USART1_UART_Init>:

/* USART1 init function */
void MX_USART1_UART_Init(void)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	af00      	add	r7, sp, #0
  huart1.Instance = USART1;
 800191c:	4b0e      	ldr	r3, [pc, #56]	; (8001958 <MX_USART1_UART_Init+0x40>)
 800191e:	4a0f      	ldr	r2, [pc, #60]	; (800195c <MX_USART1_UART_Init+0x44>)
 8001920:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001922:	4b0d      	ldr	r3, [pc, #52]	; (8001958 <MX_USART1_UART_Init+0x40>)
 8001924:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001928:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800192a:	4b0b      	ldr	r3, [pc, #44]	; (8001958 <MX_USART1_UART_Init+0x40>)
 800192c:	2200      	movs	r2, #0
 800192e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001930:	4b09      	ldr	r3, [pc, #36]	; (8001958 <MX_USART1_UART_Init+0x40>)
 8001932:	2200      	movs	r2, #0
 8001934:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001936:	4b08      	ldr	r3, [pc, #32]	; (8001958 <MX_USART1_UART_Init+0x40>)
 8001938:	2200      	movs	r2, #0
 800193a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800193c:	4b06      	ldr	r3, [pc, #24]	; (8001958 <MX_USART1_UART_Init+0x40>)
 800193e:	220c      	movs	r2, #12
 8001940:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001942:	4b05      	ldr	r3, [pc, #20]	; (8001958 <MX_USART1_UART_Init+0x40>)
 8001944:	2200      	movs	r2, #0
 8001946:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001948:	4b03      	ldr	r3, [pc, #12]	; (8001958 <MX_USART1_UART_Init+0x40>)
 800194a:	2200      	movs	r2, #0
 800194c:	61da      	str	r2, [r3, #28]
  HAL_UART_Init(&huart1);
 800194e:	4802      	ldr	r0, [pc, #8]	; (8001958 <MX_USART1_UART_Init+0x40>)
 8001950:	f000 fc88 	bl	8002264 <HAL_UART_Init>
}
 8001954:	bf00      	nop
 8001956:	bd80      	pop	{r7, pc}
 8001958:	200006e8 	.word	0x200006e8
 800195c:	40011000 	.word	0x40011000

08001960 <MX_USART2_UART_Init>:

/* USART2 init function */
void MX_USART2_UART_Init(void)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	af00      	add	r7, sp, #0
  huart2.Instance = USART2;
 8001964:	4b0e      	ldr	r3, [pc, #56]	; (80019a0 <MX_USART2_UART_Init+0x40>)
 8001966:	4a0f      	ldr	r2, [pc, #60]	; (80019a4 <MX_USART2_UART_Init+0x44>)
 8001968:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800196a:	4b0d      	ldr	r3, [pc, #52]	; (80019a0 <MX_USART2_UART_Init+0x40>)
 800196c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001970:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001972:	4b0b      	ldr	r3, [pc, #44]	; (80019a0 <MX_USART2_UART_Init+0x40>)
 8001974:	2200      	movs	r2, #0
 8001976:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001978:	4b09      	ldr	r3, [pc, #36]	; (80019a0 <MX_USART2_UART_Init+0x40>)
 800197a:	2200      	movs	r2, #0
 800197c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800197e:	4b08      	ldr	r3, [pc, #32]	; (80019a0 <MX_USART2_UART_Init+0x40>)
 8001980:	2200      	movs	r2, #0
 8001982:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001984:	4b06      	ldr	r3, [pc, #24]	; (80019a0 <MX_USART2_UART_Init+0x40>)
 8001986:	220c      	movs	r2, #12
 8001988:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800198a:	4b05      	ldr	r3, [pc, #20]	; (80019a0 <MX_USART2_UART_Init+0x40>)
 800198c:	2200      	movs	r2, #0
 800198e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001990:	4b03      	ldr	r3, [pc, #12]	; (80019a0 <MX_USART2_UART_Init+0x40>)
 8001992:	2200      	movs	r2, #0
 8001994:	61da      	str	r2, [r3, #28]
  HAL_UART_Init(&huart2);
 8001996:	4802      	ldr	r0, [pc, #8]	; (80019a0 <MX_USART2_UART_Init+0x40>)
 8001998:	f000 fc64 	bl	8002264 <HAL_UART_Init>
}
 800199c:	bf00      	nop
 800199e:	bd80      	pop	{r7, pc}
 80019a0:	200007e8 	.word	0x200007e8
 80019a4:	40004400 	.word	0x40004400

080019a8 <MX_USART3_UART_Init>:

/* USART3 init function */
void MX_USART3_UART_Init(void)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	af00      	add	r7, sp, #0
  huart3.Instance = USART3;
 80019ac:	4b0e      	ldr	r3, [pc, #56]	; (80019e8 <MX_USART3_UART_Init+0x40>)
 80019ae:	4a0f      	ldr	r2, [pc, #60]	; (80019ec <MX_USART3_UART_Init+0x44>)
 80019b0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80019b2:	4b0d      	ldr	r3, [pc, #52]	; (80019e8 <MX_USART3_UART_Init+0x40>)
 80019b4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80019b8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80019ba:	4b0b      	ldr	r3, [pc, #44]	; (80019e8 <MX_USART3_UART_Init+0x40>)
 80019bc:	2200      	movs	r2, #0
 80019be:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80019c0:	4b09      	ldr	r3, [pc, #36]	; (80019e8 <MX_USART3_UART_Init+0x40>)
 80019c2:	2200      	movs	r2, #0
 80019c4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80019c6:	4b08      	ldr	r3, [pc, #32]	; (80019e8 <MX_USART3_UART_Init+0x40>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80019cc:	4b06      	ldr	r3, [pc, #24]	; (80019e8 <MX_USART3_UART_Init+0x40>)
 80019ce:	220c      	movs	r2, #12
 80019d0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019d2:	4b05      	ldr	r3, [pc, #20]	; (80019e8 <MX_USART3_UART_Init+0x40>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80019d8:	4b03      	ldr	r3, [pc, #12]	; (80019e8 <MX_USART3_UART_Init+0x40>)
 80019da:	2200      	movs	r2, #0
 80019dc:	61da      	str	r2, [r3, #28]
  HAL_UART_Init(&huart3);
 80019de:	4802      	ldr	r0, [pc, #8]	; (80019e8 <MX_USART3_UART_Init+0x40>)
 80019e0:	f000 fc40 	bl	8002264 <HAL_UART_Init>
}
 80019e4:	bf00      	nop
 80019e6:	bd80      	pop	{r7, pc}
 80019e8:	200005fc 	.word	0x200005fc
 80019ec:	40004800 	.word	0x40004800

080019f0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b08a      	sub	sp, #40	; 0x28
 80019f4:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef GPIO_InitStruct;

	  /* GPIO Ports Clock Enable */
	  __GPIOC_CLK_ENABLE();
 80019f6:	2300      	movs	r3, #0
 80019f8:	613b      	str	r3, [r7, #16]
 80019fa:	4a32      	ldr	r2, [pc, #200]	; (8001ac4 <MX_GPIO_Init+0xd4>)
 80019fc:	4b31      	ldr	r3, [pc, #196]	; (8001ac4 <MX_GPIO_Init+0xd4>)
 80019fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a00:	f043 0304 	orr.w	r3, r3, #4
 8001a04:	6313      	str	r3, [r2, #48]	; 0x30
 8001a06:	4b2f      	ldr	r3, [pc, #188]	; (8001ac4 <MX_GPIO_Init+0xd4>)
 8001a08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a0a:	f003 0304 	and.w	r3, r3, #4
 8001a0e:	613b      	str	r3, [r7, #16]
 8001a10:	693b      	ldr	r3, [r7, #16]
	  __GPIOH_CLK_ENABLE();
 8001a12:	2300      	movs	r3, #0
 8001a14:	60fb      	str	r3, [r7, #12]
 8001a16:	4a2b      	ldr	r2, [pc, #172]	; (8001ac4 <MX_GPIO_Init+0xd4>)
 8001a18:	4b2a      	ldr	r3, [pc, #168]	; (8001ac4 <MX_GPIO_Init+0xd4>)
 8001a1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a1c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001a20:	6313      	str	r3, [r2, #48]	; 0x30
 8001a22:	4b28      	ldr	r3, [pc, #160]	; (8001ac4 <MX_GPIO_Init+0xd4>)
 8001a24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a2a:	60fb      	str	r3, [r7, #12]
 8001a2c:	68fb      	ldr	r3, [r7, #12]
	  __GPIOA_CLK_ENABLE();
 8001a2e:	2300      	movs	r3, #0
 8001a30:	60bb      	str	r3, [r7, #8]
 8001a32:	4a24      	ldr	r2, [pc, #144]	; (8001ac4 <MX_GPIO_Init+0xd4>)
 8001a34:	4b23      	ldr	r3, [pc, #140]	; (8001ac4 <MX_GPIO_Init+0xd4>)
 8001a36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a38:	f043 0301 	orr.w	r3, r3, #1
 8001a3c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a3e:	4b21      	ldr	r3, [pc, #132]	; (8001ac4 <MX_GPIO_Init+0xd4>)
 8001a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a42:	f003 0301 	and.w	r3, r3, #1
 8001a46:	60bb      	str	r3, [r7, #8]
 8001a48:	68bb      	ldr	r3, [r7, #8]
	  __GPIOB_CLK_ENABLE();
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	607b      	str	r3, [r7, #4]
 8001a4e:	4a1d      	ldr	r2, [pc, #116]	; (8001ac4 <MX_GPIO_Init+0xd4>)
 8001a50:	4b1c      	ldr	r3, [pc, #112]	; (8001ac4 <MX_GPIO_Init+0xd4>)
 8001a52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a54:	f043 0302 	orr.w	r3, r3, #2
 8001a58:	6313      	str	r3, [r2, #48]	; 0x30
 8001a5a:	4b1a      	ldr	r3, [pc, #104]	; (8001ac4 <MX_GPIO_Init+0xd4>)
 8001a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a5e:	f003 0302 	and.w	r3, r3, #2
 8001a62:	607b      	str	r3, [r7, #4]
 8001a64:	687b      	ldr	r3, [r7, #4]

	  /*Configure GPIO pin : B1_Pin */
	  GPIO_InitStruct.Pin = B1_Pin;
 8001a66:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a6a:	617b      	str	r3, [r7, #20]
	  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001a6c:	4b16      	ldr	r3, [pc, #88]	; (8001ac8 <MX_GPIO_Init+0xd8>)
 8001a6e:	61bb      	str	r3, [r7, #24]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a70:	2300      	movs	r3, #0
 8001a72:	61fb      	str	r3, [r7, #28]
	  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001a74:	f107 0314 	add.w	r3, r7, #20
 8001a78:	4619      	mov	r1, r3
 8001a7a:	4814      	ldr	r0, [pc, #80]	; (8001acc <MX_GPIO_Init+0xdc>)
 8001a7c:	f002 fdcc 	bl	8004618 <HAL_GPIO_Init>

	  /*Configure GPIO pin : LD2_Pin */
	  GPIO_InitStruct.Pin = LD2_Pin | GPIO_PIN_8;
 8001a80:	f44f 7390 	mov.w	r3, #288	; 0x120
 8001a84:	617b      	str	r3, [r7, #20]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a86:	2301      	movs	r3, #1
 8001a88:	61bb      	str	r3, [r7, #24]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	61fb      	str	r3, [r7, #28]
	  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8001a8e:	2303      	movs	r3, #3
 8001a90:	623b      	str	r3, [r7, #32]
	  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001a92:	f107 0314 	add.w	r3, r7, #20
 8001a96:	4619      	mov	r1, r3
 8001a98:	480d      	ldr	r0, [pc, #52]	; (8001ad0 <MX_GPIO_Init+0xe0>)
 8001a9a:	f002 fdbd 	bl	8004618 <HAL_GPIO_Init>

	  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001a9e:	2380      	movs	r3, #128	; 0x80
 8001aa0:	617b      	str	r3, [r7, #20]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001aa2:	2301      	movs	r3, #1
 8001aa4:	61bb      	str	r3, [r7, #24]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	61fb      	str	r3, [r7, #28]
	  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8001aaa:	2303      	movs	r3, #3
 8001aac:	623b      	str	r3, [r7, #32]
	  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001aae:	f107 0314 	add.w	r3, r7, #20
 8001ab2:	4619      	mov	r1, r3
 8001ab4:	4805      	ldr	r0, [pc, #20]	; (8001acc <MX_GPIO_Init+0xdc>)
 8001ab6:	f002 fdaf 	bl	8004618 <HAL_GPIO_Init>

	  /*Configure GPIO pin Output Level */
	  // HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin | GPIO_PIN_8, GPIO_PIN_RESET);
}
 8001aba:	bf00      	nop
 8001abc:	3728      	adds	r7, #40	; 0x28
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	40023800 	.word	0x40023800
 8001ac8:	10120000 	.word	0x10120000
 8001acc:	40020800 	.word	0x40020800
 8001ad0:	40020000 	.word	0x40020000

08001ad4 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b084      	sub	sp, #16
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
	uint8_t	i;

	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8001adc:	2120      	movs	r1, #32
 8001ade:	4858      	ldr	r0, [pc, #352]	; (8001c40 <HAL_UART_RxCpltCallback+0x16c>)
 8001ae0:	f002 ff46 	bl	8004970 <HAL_GPIO_TogglePin>

	if(huart->Instance==USART1)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	4a56      	ldr	r2, [pc, #344]	; (8001c44 <HAL_UART_RxCpltCallback+0x170>)
 8001aea:	4293      	cmp	r3, r2
 8001aec:	d133      	bne.n	8001b56 <HAL_UART_RxCpltCallback+0x82>
	{
		if(Rx_Indx1==0)
 8001aee:	4b56      	ldr	r3, [pc, #344]	; (8001c48 <HAL_UART_RxCpltCallback+0x174>)
 8001af0:	781b      	ldrb	r3, [r3, #0]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d10c      	bne.n	8001b10 <HAL_UART_RxCpltCallback+0x3c>
		{
			for(i=0;i<DATA;i++) Rx_Buffer1[i] = 0;
 8001af6:	2300      	movs	r3, #0
 8001af8:	73fb      	strb	r3, [r7, #15]
 8001afa:	e006      	b.n	8001b0a <HAL_UART_RxCpltCallback+0x36>
 8001afc:	7bfb      	ldrb	r3, [r7, #15]
 8001afe:	4a53      	ldr	r2, [pc, #332]	; (8001c4c <HAL_UART_RxCpltCallback+0x178>)
 8001b00:	2100      	movs	r1, #0
 8001b02:	54d1      	strb	r1, [r2, r3]
 8001b04:	7bfb      	ldrb	r3, [r7, #15]
 8001b06:	3301      	adds	r3, #1
 8001b08:	73fb      	strb	r3, [r7, #15]
 8001b0a:	7bfb      	ldrb	r3, [r7, #15]
 8001b0c:	2b09      	cmp	r3, #9
 8001b0e:	d9f5      	bls.n	8001afc <HAL_UART_RxCpltCallback+0x28>
		}
		if(Rx_Data1[0]!=0x0d)
 8001b10:	4b4f      	ldr	r3, [pc, #316]	; (8001c50 <HAL_UART_RxCpltCallback+0x17c>)
 8001b12:	781b      	ldrb	r3, [r3, #0]
 8001b14:	2b0d      	cmp	r3, #13
 8001b16:	d00b      	beq.n	8001b30 <HAL_UART_RxCpltCallback+0x5c>
		{
			Rx_Buffer1[Rx_Indx1++]=Rx_Data1[0];
 8001b18:	4b4b      	ldr	r3, [pc, #300]	; (8001c48 <HAL_UART_RxCpltCallback+0x174>)
 8001b1a:	781b      	ldrb	r3, [r3, #0]
 8001b1c:	1c5a      	adds	r2, r3, #1
 8001b1e:	b2d1      	uxtb	r1, r2
 8001b20:	4a49      	ldr	r2, [pc, #292]	; (8001c48 <HAL_UART_RxCpltCallback+0x174>)
 8001b22:	7011      	strb	r1, [r2, #0]
 8001b24:	461a      	mov	r2, r3
 8001b26:	4b4a      	ldr	r3, [pc, #296]	; (8001c50 <HAL_UART_RxCpltCallback+0x17c>)
 8001b28:	7819      	ldrb	r1, [r3, #0]
 8001b2a:	4b48      	ldr	r3, [pc, #288]	; (8001c4c <HAL_UART_RxCpltCallback+0x178>)
 8001b2c:	5499      	strb	r1, [r3, r2]
 8001b2e:	e005      	b.n	8001b3c <HAL_UART_RxCpltCallback+0x68>
		}
		else
		{
			Rx_Indx1 = 0;
 8001b30:	4b45      	ldr	r3, [pc, #276]	; (8001c48 <HAL_UART_RxCpltCallback+0x174>)
 8001b32:	2200      	movs	r2, #0
 8001b34:	701a      	strb	r2, [r3, #0]
			Transfer_cplt1 = 1;
 8001b36:	4b47      	ldr	r3, [pc, #284]	; (8001c54 <HAL_UART_RxCpltCallback+0x180>)
 8001b38:	2201      	movs	r2, #1
 8001b3a:	701a      	strb	r2, [r3, #0]
		}
		HAL_UART_Receive_IT(&huart1, Rx_Data1, 1);
 8001b3c:	2201      	movs	r2, #1
 8001b3e:	4944      	ldr	r1, [pc, #272]	; (8001c50 <HAL_UART_RxCpltCallback+0x17c>)
 8001b40:	4845      	ldr	r0, [pc, #276]	; (8001c58 <HAL_UART_RxCpltCallback+0x184>)
 8001b42:	f000 fc67 	bl	8002414 <HAL_UART_Receive_IT>
		HAL_UART_Transmit(&huart1, Rx_Data1, 1,1000);
 8001b46:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b4a:	2201      	movs	r2, #1
 8001b4c:	4940      	ldr	r1, [pc, #256]	; (8001c50 <HAL_UART_RxCpltCallback+0x17c>)
 8001b4e:	4842      	ldr	r0, [pc, #264]	; (8001c58 <HAL_UART_RxCpltCallback+0x184>)
 8001b50:	f000 fbd6 	bl	8002300 <HAL_UART_Transmit>
			Transfer_cplt3 = 1;
		}
		HAL_UART_Receive_IT(&huart3, Rx_Data3, 1);
		HAL_UART_Transmit(&huart3, Rx_Data3, 1,1000);
	}
}
 8001b54:	e070      	b.n	8001c38 <HAL_UART_RxCpltCallback+0x164>
			Transfer_cplt1 = 1;
		}
		HAL_UART_Receive_IT(&huart1, Rx_Data1, 1);
		HAL_UART_Transmit(&huart1, Rx_Data1, 1,1000);
	}
	else if(huart->Instance==USART2)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	4a40      	ldr	r2, [pc, #256]	; (8001c5c <HAL_UART_RxCpltCallback+0x188>)
 8001b5c:	4293      	cmp	r3, r2
 8001b5e:	d133      	bne.n	8001bc8 <HAL_UART_RxCpltCallback+0xf4>
	{
		if(Rx_Indx2==0)
 8001b60:	4b3f      	ldr	r3, [pc, #252]	; (8001c60 <HAL_UART_RxCpltCallback+0x18c>)
 8001b62:	781b      	ldrb	r3, [r3, #0]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d10c      	bne.n	8001b82 <HAL_UART_RxCpltCallback+0xae>
		{
			for(i=0;i<DATA;i++) Rx_Buffer2[i] = 0;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	73fb      	strb	r3, [r7, #15]
 8001b6c:	e006      	b.n	8001b7c <HAL_UART_RxCpltCallback+0xa8>
 8001b6e:	7bfb      	ldrb	r3, [r7, #15]
 8001b70:	4a3c      	ldr	r2, [pc, #240]	; (8001c64 <HAL_UART_RxCpltCallback+0x190>)
 8001b72:	2100      	movs	r1, #0
 8001b74:	54d1      	strb	r1, [r2, r3]
 8001b76:	7bfb      	ldrb	r3, [r7, #15]
 8001b78:	3301      	adds	r3, #1
 8001b7a:	73fb      	strb	r3, [r7, #15]
 8001b7c:	7bfb      	ldrb	r3, [r7, #15]
 8001b7e:	2b09      	cmp	r3, #9
 8001b80:	d9f5      	bls.n	8001b6e <HAL_UART_RxCpltCallback+0x9a>
		}
		if(Rx_Data2[0]!=0x0d)
 8001b82:	4b39      	ldr	r3, [pc, #228]	; (8001c68 <HAL_UART_RxCpltCallback+0x194>)
 8001b84:	781b      	ldrb	r3, [r3, #0]
 8001b86:	2b0d      	cmp	r3, #13
 8001b88:	d00b      	beq.n	8001ba2 <HAL_UART_RxCpltCallback+0xce>
		{
			Rx_Buffer2[Rx_Indx2++]=Rx_Data2[0];
 8001b8a:	4b35      	ldr	r3, [pc, #212]	; (8001c60 <HAL_UART_RxCpltCallback+0x18c>)
 8001b8c:	781b      	ldrb	r3, [r3, #0]
 8001b8e:	1c5a      	adds	r2, r3, #1
 8001b90:	b2d1      	uxtb	r1, r2
 8001b92:	4a33      	ldr	r2, [pc, #204]	; (8001c60 <HAL_UART_RxCpltCallback+0x18c>)
 8001b94:	7011      	strb	r1, [r2, #0]
 8001b96:	461a      	mov	r2, r3
 8001b98:	4b33      	ldr	r3, [pc, #204]	; (8001c68 <HAL_UART_RxCpltCallback+0x194>)
 8001b9a:	7819      	ldrb	r1, [r3, #0]
 8001b9c:	4b31      	ldr	r3, [pc, #196]	; (8001c64 <HAL_UART_RxCpltCallback+0x190>)
 8001b9e:	5499      	strb	r1, [r3, r2]
 8001ba0:	e005      	b.n	8001bae <HAL_UART_RxCpltCallback+0xda>
		}
		else
		{
			Rx_Indx2 = 0;
 8001ba2:	4b2f      	ldr	r3, [pc, #188]	; (8001c60 <HAL_UART_RxCpltCallback+0x18c>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	701a      	strb	r2, [r3, #0]
			Transfer_cplt2 = 1;
 8001ba8:	4b30      	ldr	r3, [pc, #192]	; (8001c6c <HAL_UART_RxCpltCallback+0x198>)
 8001baa:	2201      	movs	r2, #1
 8001bac:	701a      	strb	r2, [r3, #0]
		}
		HAL_UART_Receive_IT(&huart2, Rx_Data2, 1);
 8001bae:	2201      	movs	r2, #1
 8001bb0:	492d      	ldr	r1, [pc, #180]	; (8001c68 <HAL_UART_RxCpltCallback+0x194>)
 8001bb2:	482f      	ldr	r0, [pc, #188]	; (8001c70 <HAL_UART_RxCpltCallback+0x19c>)
 8001bb4:	f000 fc2e 	bl	8002414 <HAL_UART_Receive_IT>
		HAL_UART_Transmit(&huart2, Rx_Data2, 1,1000);
 8001bb8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bbc:	2201      	movs	r2, #1
 8001bbe:	492a      	ldr	r1, [pc, #168]	; (8001c68 <HAL_UART_RxCpltCallback+0x194>)
 8001bc0:	482b      	ldr	r0, [pc, #172]	; (8001c70 <HAL_UART_RxCpltCallback+0x19c>)
 8001bc2:	f000 fb9d 	bl	8002300 <HAL_UART_Transmit>
			Transfer_cplt3 = 1;
		}
		HAL_UART_Receive_IT(&huart3, Rx_Data3, 1);
		HAL_UART_Transmit(&huart3, Rx_Data3, 1,1000);
	}
}
 8001bc6:	e037      	b.n	8001c38 <HAL_UART_RxCpltCallback+0x164>
			Transfer_cplt2 = 1;
		}
		HAL_UART_Receive_IT(&huart2, Rx_Data2, 1);
		HAL_UART_Transmit(&huart2, Rx_Data2, 1,1000);
	}
	else if(huart->Instance==USART3)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	4a29      	ldr	r2, [pc, #164]	; (8001c74 <HAL_UART_RxCpltCallback+0x1a0>)
 8001bce:	4293      	cmp	r3, r2
 8001bd0:	d132      	bne.n	8001c38 <HAL_UART_RxCpltCallback+0x164>
	{
		if(Rx_Indx3==0)
 8001bd2:	4b29      	ldr	r3, [pc, #164]	; (8001c78 <HAL_UART_RxCpltCallback+0x1a4>)
 8001bd4:	781b      	ldrb	r3, [r3, #0]
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d10c      	bne.n	8001bf4 <HAL_UART_RxCpltCallback+0x120>
		{
			for(i=0;i<DATA;i++) Rx_Buffer3[i] = 0;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	73fb      	strb	r3, [r7, #15]
 8001bde:	e006      	b.n	8001bee <HAL_UART_RxCpltCallback+0x11a>
 8001be0:	7bfb      	ldrb	r3, [r7, #15]
 8001be2:	4a26      	ldr	r2, [pc, #152]	; (8001c7c <HAL_UART_RxCpltCallback+0x1a8>)
 8001be4:	2100      	movs	r1, #0
 8001be6:	54d1      	strb	r1, [r2, r3]
 8001be8:	7bfb      	ldrb	r3, [r7, #15]
 8001bea:	3301      	adds	r3, #1
 8001bec:	73fb      	strb	r3, [r7, #15]
 8001bee:	7bfb      	ldrb	r3, [r7, #15]
 8001bf0:	2b09      	cmp	r3, #9
 8001bf2:	d9f5      	bls.n	8001be0 <HAL_UART_RxCpltCallback+0x10c>
		}
		if(Rx_Data3[0]!=0x0d)
 8001bf4:	4b22      	ldr	r3, [pc, #136]	; (8001c80 <HAL_UART_RxCpltCallback+0x1ac>)
 8001bf6:	781b      	ldrb	r3, [r3, #0]
 8001bf8:	2b0d      	cmp	r3, #13
 8001bfa:	d00b      	beq.n	8001c14 <HAL_UART_RxCpltCallback+0x140>
		{
			Rx_Buffer3[Rx_Indx3++]=Rx_Data3[0];
 8001bfc:	4b1e      	ldr	r3, [pc, #120]	; (8001c78 <HAL_UART_RxCpltCallback+0x1a4>)
 8001bfe:	781b      	ldrb	r3, [r3, #0]
 8001c00:	1c5a      	adds	r2, r3, #1
 8001c02:	b2d1      	uxtb	r1, r2
 8001c04:	4a1c      	ldr	r2, [pc, #112]	; (8001c78 <HAL_UART_RxCpltCallback+0x1a4>)
 8001c06:	7011      	strb	r1, [r2, #0]
 8001c08:	461a      	mov	r2, r3
 8001c0a:	4b1d      	ldr	r3, [pc, #116]	; (8001c80 <HAL_UART_RxCpltCallback+0x1ac>)
 8001c0c:	7819      	ldrb	r1, [r3, #0]
 8001c0e:	4b1b      	ldr	r3, [pc, #108]	; (8001c7c <HAL_UART_RxCpltCallback+0x1a8>)
 8001c10:	5499      	strb	r1, [r3, r2]
 8001c12:	e005      	b.n	8001c20 <HAL_UART_RxCpltCallback+0x14c>
		}
		else
		{
			Rx_Indx3 = 0;
 8001c14:	4b18      	ldr	r3, [pc, #96]	; (8001c78 <HAL_UART_RxCpltCallback+0x1a4>)
 8001c16:	2200      	movs	r2, #0
 8001c18:	701a      	strb	r2, [r3, #0]
			Transfer_cplt3 = 1;
 8001c1a:	4b1a      	ldr	r3, [pc, #104]	; (8001c84 <HAL_UART_RxCpltCallback+0x1b0>)
 8001c1c:	2201      	movs	r2, #1
 8001c1e:	701a      	strb	r2, [r3, #0]
		}
		HAL_UART_Receive_IT(&huart3, Rx_Data3, 1);
 8001c20:	2201      	movs	r2, #1
 8001c22:	4917      	ldr	r1, [pc, #92]	; (8001c80 <HAL_UART_RxCpltCallback+0x1ac>)
 8001c24:	4818      	ldr	r0, [pc, #96]	; (8001c88 <HAL_UART_RxCpltCallback+0x1b4>)
 8001c26:	f000 fbf5 	bl	8002414 <HAL_UART_Receive_IT>
		HAL_UART_Transmit(&huart3, Rx_Data3, 1,1000);
 8001c2a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c2e:	2201      	movs	r2, #1
 8001c30:	4913      	ldr	r1, [pc, #76]	; (8001c80 <HAL_UART_RxCpltCallback+0x1ac>)
 8001c32:	4815      	ldr	r0, [pc, #84]	; (8001c88 <HAL_UART_RxCpltCallback+0x1b4>)
 8001c34:	f000 fb64 	bl	8002300 <HAL_UART_Transmit>
	}
}
 8001c38:	bf00      	nop
 8001c3a:	3710      	adds	r7, #16
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd80      	pop	{r7, pc}
 8001c40:	40020000 	.word	0x40020000
 8001c44:	40011000 	.word	0x40011000
 8001c48:	20000829 	.word	0x20000829
 8001c4c:	20000788 	.word	0x20000788
 8001c50:	20000640 	.word	0x20000640
 8001c54:	2000072a 	.word	0x2000072a
 8001c58:	200006e8 	.word	0x200006e8
 8001c5c:	40004400 	.word	0x40004400
 8001c60:	2000063e 	.word	0x2000063e
 8001c64:	200006dc 	.word	0x200006dc
 8001c68:	2000063c 	.word	0x2000063c
 8001c6c:	20000828 	.word	0x20000828
 8001c70:	200007e8 	.word	0x200007e8
 8001c74:	40004800 	.word	0x40004800
 8001c78:	20000784 	.word	0x20000784
 8001c7c:	200005f0 	.word	0x200005f0
 8001c80:	20000728 	.word	0x20000728
 8001c84:	200007e4 	.word	0x200007e4
 8001c88:	200005fc 	.word	0x200005fc

08001c8c <MX_TIM2_Init>:
/* USER CODE END 4 */

/* TIM2 init function */
void MX_TIM2_Init(uint16_t Period)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b088      	sub	sp, #32
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	4603      	mov	r3, r0
 8001c94:	80fb      	strh	r3, [r7, #6]
  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim2.Instance = TIM2;
 8001c96:	4b18      	ldr	r3, [pc, #96]	; (8001cf8 <MX_TIM2_Init+0x6c>)
 8001c98:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001c9c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 5999;
 8001c9e:	4b16      	ldr	r3, [pc, #88]	; (8001cf8 <MX_TIM2_Init+0x6c>)
 8001ca0:	f241 726f 	movw	r2, #5999	; 0x176f
 8001ca4:	605a      	str	r2, [r3, #4]
//  htim2.Init.Prescaler = 8;
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ca6:	4b14      	ldr	r3, [pc, #80]	; (8001cf8 <MX_TIM2_Init+0x6c>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = (15*Period)-1;     // 1 ms
 8001cac:	88fa      	ldrh	r2, [r7, #6]
 8001cae:	4613      	mov	r3, r2
 8001cb0:	011b      	lsls	r3, r3, #4
 8001cb2:	1a9b      	subs	r3, r3, r2
 8001cb4:	3b01      	subs	r3, #1
 8001cb6:	461a      	mov	r2, r3
 8001cb8:	4b0f      	ldr	r3, [pc, #60]	; (8001cf8 <MX_TIM2_Init+0x6c>)
 8001cba:	60da      	str	r2, [r3, #12]
//  htim2.Init.Period = (10*Period)-1;   // 1 us
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cbc:	4b0e      	ldr	r3, [pc, #56]	; (8001cf8 <MX_TIM2_Init+0x6c>)
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	611a      	str	r2, [r3, #16]
  HAL_TIM_Base_Init(&htim2);
 8001cc2:	480d      	ldr	r0, [pc, #52]	; (8001cf8 <MX_TIM2_Init+0x6c>)
 8001cc4:	f001 f922 	bl	8002f0c <HAL_TIM_Base_Init>

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cc8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ccc:	613b      	str	r3, [r7, #16]
  HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig);
 8001cce:	f107 0310 	add.w	r3, r7, #16
 8001cd2:	4619      	mov	r1, r3
 8001cd4:	4808      	ldr	r0, [pc, #32]	; (8001cf8 <MX_TIM2_Init+0x6c>)
 8001cd6:	f001 fb65 	bl	80033a4 <HAL_TIM_ConfigClockSource>

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	60fb      	str	r3, [r7, #12]
  HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig);
 8001ce2:	f107 0308 	add.w	r3, r7, #8
 8001ce6:	4619      	mov	r1, r3
 8001ce8:	4803      	ldr	r0, [pc, #12]	; (8001cf8 <MX_TIM2_Init+0x6c>)
 8001cea:	f001 f8b5 	bl	8002e58 <HAL_TIMEx_MasterConfigSynchronization>
}
 8001cee:	bf00      	nop
 8001cf0:	3720      	adds	r7, #32
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}
 8001cf6:	bf00      	nop
 8001cf8:	200007a8 	.word	0x200007a8

08001cfc <MX_TIM3_Init>:

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b08e      	sub	sp, #56	; 0x38
 8001d00:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_OC_InitTypeDef sConfigOC;

  htim3.Instance = TIM3;
 8001d02:	4b27      	ldr	r3, [pc, #156]	; (8001da0 <MX_TIM3_Init+0xa4>)
 8001d04:	4a27      	ldr	r2, [pc, #156]	; (8001da4 <MX_TIM3_Init+0xa8>)
 8001d06:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001d08:	4b25      	ldr	r3, [pc, #148]	; (8001da0 <MX_TIM3_Init+0xa4>)
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d0e:	4b24      	ldr	r3, [pc, #144]	; (8001da0 <MX_TIM3_Init+0xa4>)
 8001d10:	2200      	movs	r2, #0
 8001d12:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0;
 8001d14:	4b22      	ldr	r3, [pc, #136]	; (8001da0 <MX_TIM3_Init+0xa4>)
 8001d16:	2200      	movs	r2, #0
 8001d18:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d1a:	4b21      	ldr	r3, [pc, #132]	; (8001da0 <MX_TIM3_Init+0xa4>)
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	611a      	str	r2, [r3, #16]
  HAL_TIM_Base_Init(&htim3);
 8001d20:	481f      	ldr	r0, [pc, #124]	; (8001da0 <MX_TIM3_Init+0xa4>)
 8001d22:	f001 f8f3 	bl	8002f0c <HAL_TIM_Base_Init>

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d26:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d2a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig);
 8001d2c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001d30:	4619      	mov	r1, r3
 8001d32:	481b      	ldr	r0, [pc, #108]	; (8001da0 <MX_TIM3_Init+0xa4>)
 8001d34:	f001 fb36 	bl	80033a4 <HAL_TIM_ConfigClockSource>

  HAL_TIM_PWM_Init(&htim3);
 8001d38:	4819      	ldr	r0, [pc, #100]	; (8001da0 <MX_TIM3_Init+0xa4>)
 8001d3a:	f001 f92f 	bl	8002f9c <HAL_TIM_PWM_Init>

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d42:	2300      	movs	r3, #0
 8001d44:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig);
 8001d46:	f107 0320 	add.w	r3, r7, #32
 8001d4a:	4619      	mov	r1, r3
 8001d4c:	4814      	ldr	r0, [pc, #80]	; (8001da0 <MX_TIM3_Init+0xa4>)
 8001d4e:	f001 f883 	bl	8002e58 <HAL_TIMEx_MasterConfigSynchronization>

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d52:	2360      	movs	r3, #96	; 0x60
 8001d54:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001d56:	2300      	movs	r3, #0
 8001d58:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	617b      	str	r3, [r7, #20]
  HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1);
 8001d62:	1d3b      	adds	r3, r7, #4
 8001d64:	2200      	movs	r2, #0
 8001d66:	4619      	mov	r1, r3
 8001d68:	480d      	ldr	r0, [pc, #52]	; (8001da0 <MX_TIM3_Init+0xa4>)
 8001d6a:	f001 fa55 	bl	8003218 <HAL_TIM_PWM_ConfigChannel>

  HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2);
 8001d6e:	1d3b      	adds	r3, r7, #4
 8001d70:	2204      	movs	r2, #4
 8001d72:	4619      	mov	r1, r3
 8001d74:	480a      	ldr	r0, [pc, #40]	; (8001da0 <MX_TIM3_Init+0xa4>)
 8001d76:	f001 fa4f 	bl	8003218 <HAL_TIM_PWM_ConfigChannel>

  HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3);
 8001d7a:	1d3b      	adds	r3, r7, #4
 8001d7c:	2208      	movs	r2, #8
 8001d7e:	4619      	mov	r1, r3
 8001d80:	4807      	ldr	r0, [pc, #28]	; (8001da0 <MX_TIM3_Init+0xa4>)
 8001d82:	f001 fa49 	bl	8003218 <HAL_TIM_PWM_ConfigChannel>

  HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4);
 8001d86:	1d3b      	adds	r3, r7, #4
 8001d88:	220c      	movs	r2, #12
 8001d8a:	4619      	mov	r1, r3
 8001d8c:	4804      	ldr	r0, [pc, #16]	; (8001da0 <MX_TIM3_Init+0xa4>)
 8001d8e:	f001 fa43 	bl	8003218 <HAL_TIM_PWM_ConfigChannel>

  HAL_TIM_MspPostInit(&htim3);
 8001d92:	4803      	ldr	r0, [pc, #12]	; (8001da0 <MX_TIM3_Init+0xa4>)
 8001d94:	f7ff fbd2 	bl	800153c <HAL_TIM_MspPostInit>
}
 8001d98:	bf00      	nop
 8001d9a:	3738      	adds	r7, #56	; 0x38
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd80      	pop	{r7, pc}
 8001da0:	20000644 	.word	0x20000644
 8001da4:	40000400 	.word	0x40000400

08001da8 <MX_TIM4_Init>:

/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b08e      	sub	sp, #56	; 0x38
 8001dac:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_OC_InitTypeDef sConfigOC;

  htim4.Instance = TIM4;
 8001dae:	4b28      	ldr	r3, [pc, #160]	; (8001e50 <MX_TIM4_Init+0xa8>)
 8001db0:	4a28      	ldr	r2, [pc, #160]	; (8001e54 <MX_TIM4_Init+0xac>)
 8001db2:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 5999; //0;
 8001db4:	4b26      	ldr	r3, [pc, #152]	; (8001e50 <MX_TIM4_Init+0xa8>)
 8001db6:	f241 726f 	movw	r2, #5999	; 0x176f
 8001dba:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dbc:	4b24      	ldr	r3, [pc, #144]	; (8001e50 <MX_TIM4_Init+0xa8>)
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 14; // 0;
 8001dc2:	4b23      	ldr	r3, [pc, #140]	; (8001e50 <MX_TIM4_Init+0xa8>)
 8001dc4:	220e      	movs	r2, #14
 8001dc6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dc8:	4b21      	ldr	r3, [pc, #132]	; (8001e50 <MX_TIM4_Init+0xa8>)
 8001dca:	2200      	movs	r2, #0
 8001dcc:	611a      	str	r2, [r3, #16]
  HAL_TIM_Base_Init(&htim4);
 8001dce:	4820      	ldr	r0, [pc, #128]	; (8001e50 <MX_TIM4_Init+0xa8>)
 8001dd0:	f001 f89c 	bl	8002f0c <HAL_TIM_Base_Init>

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001dd4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001dd8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig);
 8001dda:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001dde:	4619      	mov	r1, r3
 8001de0:	481b      	ldr	r0, [pc, #108]	; (8001e50 <MX_TIM4_Init+0xa8>)
 8001de2:	f001 fadf 	bl	80033a4 <HAL_TIM_ConfigClockSource>

  HAL_TIM_PWM_Init(&htim4);
 8001de6:	481a      	ldr	r0, [pc, #104]	; (8001e50 <MX_TIM4_Init+0xa8>)
 8001de8:	f001 f8d8 	bl	8002f9c <HAL_TIM_PWM_Init>

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001dec:	2300      	movs	r3, #0
 8001dee:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001df0:	2300      	movs	r3, #0
 8001df2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig);
 8001df4:	f107 0320 	add.w	r3, r7, #32
 8001df8:	4619      	mov	r1, r3
 8001dfa:	4815      	ldr	r0, [pc, #84]	; (8001e50 <MX_TIM4_Init+0xa8>)
 8001dfc:	f001 f82c 	bl	8002e58 <HAL_TIMEx_MasterConfigSynchronization>

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e00:	2360      	movs	r3, #96	; 0x60
 8001e02:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001e04:	2300      	movs	r3, #0
 8001e06:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	617b      	str	r3, [r7, #20]
  HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1);
 8001e10:	1d3b      	adds	r3, r7, #4
 8001e12:	2200      	movs	r2, #0
 8001e14:	4619      	mov	r1, r3
 8001e16:	480e      	ldr	r0, [pc, #56]	; (8001e50 <MX_TIM4_Init+0xa8>)
 8001e18:	f001 f9fe 	bl	8003218 <HAL_TIM_PWM_ConfigChannel>

  HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2);
 8001e1c:	1d3b      	adds	r3, r7, #4
 8001e1e:	2204      	movs	r2, #4
 8001e20:	4619      	mov	r1, r3
 8001e22:	480b      	ldr	r0, [pc, #44]	; (8001e50 <MX_TIM4_Init+0xa8>)
 8001e24:	f001 f9f8 	bl	8003218 <HAL_TIM_PWM_ConfigChannel>

  HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3);
 8001e28:	1d3b      	adds	r3, r7, #4
 8001e2a:	2208      	movs	r2, #8
 8001e2c:	4619      	mov	r1, r3
 8001e2e:	4808      	ldr	r0, [pc, #32]	; (8001e50 <MX_TIM4_Init+0xa8>)
 8001e30:	f001 f9f2 	bl	8003218 <HAL_TIM_PWM_ConfigChannel>

  HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4);
 8001e34:	1d3b      	adds	r3, r7, #4
 8001e36:	220c      	movs	r2, #12
 8001e38:	4619      	mov	r1, r3
 8001e3a:	4805      	ldr	r0, [pc, #20]	; (8001e50 <MX_TIM4_Init+0xa8>)
 8001e3c:	f001 f9ec 	bl	8003218 <HAL_TIM_PWM_ConfigChannel>

  HAL_TIM_MspPostInit(&htim4);
 8001e40:	4803      	ldr	r0, [pc, #12]	; (8001e50 <MX_TIM4_Init+0xa8>)
 8001e42:	f7ff fb7b 	bl	800153c <HAL_TIM_MspPostInit>
}
 8001e46:	bf00      	nop
 8001e48:	3738      	adds	r7, #56	; 0x38
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}
 8001e4e:	bf00      	nop
 8001e50:	200005b4 	.word	0x200005b4
 8001e54:	40000800 	.word	0x40000800

08001e58 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001e58:	b590      	push	{r4, r7, lr}
 8001e5a:	b083      	sub	sp, #12
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
	if(htim->Instance==TIM2) {
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e68:	d13b      	bne.n	8001ee2 <HAL_TIM_PeriodElapsedCallback+0x8a>
		if(t==91) t = 0;
 8001e6a:	4b25      	ldr	r3, [pc, #148]	; (8001f00 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001e6c:	781b      	ldrb	r3, [r3, #0]
 8001e6e:	2b5b      	cmp	r3, #91	; 0x5b
 8001e70:	d102      	bne.n	8001e78 <HAL_TIM_PeriodElapsedCallback+0x20>
 8001e72:	4b23      	ldr	r3, [pc, #140]	; (8001f00 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001e74:	2200      	movs	r2, #0
 8001e76:	701a      	strb	r2, [r3, #0]
		sprintf(s,"%16.10lf",arm_sin_f32(t*3.141592/180));
 8001e78:	4b21      	ldr	r3, [pc, #132]	; (8001f00 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001e7a:	781b      	ldrb	r3, [r3, #0]
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	f7fe fb71 	bl	8000564 <__aeabi_i2d>
 8001e82:	a31d      	add	r3, pc, #116	; (adr r3, 8001ef8 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8001e84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e88:	f7fe fbd2 	bl	8000630 <__aeabi_dmul>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	460c      	mov	r4, r1
 8001e90:	4618      	mov	r0, r3
 8001e92:	4621      	mov	r1, r4
 8001e94:	f04f 0200 	mov.w	r2, #0
 8001e98:	4b1a      	ldr	r3, [pc, #104]	; (8001f04 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8001e9a:	f7fe fcf3 	bl	8000884 <__aeabi_ddiv>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	460c      	mov	r4, r1
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	4621      	mov	r1, r4
 8001ea6:	f7fe fe9b 	bl	8000be0 <__aeabi_d2f>
 8001eaa:	4603      	mov	r3, r0
 8001eac:	ee00 3a10 	vmov	s0, r3
 8001eb0:	f003 fe74 	bl	8005b9c <arm_sin_f32>
 8001eb4:	ee10 3a10 	vmov	r3, s0
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f7fe fb65 	bl	8000588 <__aeabi_f2d>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	460c      	mov	r4, r1
 8001ec2:	461a      	mov	r2, r3
 8001ec4:	4623      	mov	r3, r4
 8001ec6:	4910      	ldr	r1, [pc, #64]	; (8001f08 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8001ec8:	4810      	ldr	r0, [pc, #64]	; (8001f0c <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8001eca:	f003 fefb 	bl	8005cc4 <sprintf>
		t++;
 8001ece:	4b0c      	ldr	r3, [pc, #48]	; (8001f00 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001ed0:	781b      	ldrb	r3, [r3, #0]
 8001ed2:	3301      	adds	r3, #1
 8001ed4:	b2da      	uxtb	r2, r3
 8001ed6:	4b0a      	ldr	r3, [pc, #40]	; (8001f00 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001ed8:	701a      	strb	r2, [r3, #0]
		tim2 = 1;
 8001eda:	4b0d      	ldr	r3, [pc, #52]	; (8001f10 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8001edc:	2201      	movs	r2, #1
 8001ede:	701a      	strb	r2, [r3, #0]

	}
	else if(htim->Instance==TIM4) {

	}
}
 8001ee0:	e003      	b.n	8001eea <HAL_TIM_PeriodElapsedCallback+0x92>
		if(t==91) t = 0;
		sprintf(s,"%16.10lf",arm_sin_f32(t*3.141592/180));
		t++;
		tim2 = 1;
	}
	else if(htim->Instance==TIM3) {
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	4a0b      	ldr	r2, [pc, #44]	; (8001f14 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8001ee8:	4293      	cmp	r3, r2

	}
	else if(htim->Instance==TIM4) {

	}
}
 8001eea:	bf00      	nop
 8001eec:	370c      	adds	r7, #12
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd90      	pop	{r4, r7, pc}
 8001ef2:	bf00      	nop
 8001ef4:	f3af 8000 	nop.w
 8001ef8:	fc8b007a 	.word	0xfc8b007a
 8001efc:	400921fa 	.word	0x400921fa
 8001f00:	20000560 	.word	0x20000560
 8001f04:	40668000 	.word	0x40668000
 8001f08:	08008a88 	.word	0x08008a88
 8001f0c:	20000794 	.word	0x20000794
 8001f10:	20000561 	.word	0x20000561
 8001f14:	40000400 	.word	0x40000400

08001f18 <MX_ADC1_Init>:

void MX_ADC1_Init(void)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b084      	sub	sp, #16
 8001f1c:	af00      	add	r7, sp, #0
	  ADC_ChannelConfTypeDef sConfig;

	    /**Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	    */
	  hadc1.Instance = ADC1;
 8001f1e:	4b2c      	ldr	r3, [pc, #176]	; (8001fd0 <MX_ADC1_Init+0xb8>)
 8001f20:	4a2c      	ldr	r2, [pc, #176]	; (8001fd4 <MX_ADC1_Init+0xbc>)
 8001f22:	601a      	str	r2, [r3, #0]
	  hadc1.Init.ClockPrescaler = ADC_CLOCKPRESCALER_PCLK_DIV4;
 8001f24:	4b2a      	ldr	r3, [pc, #168]	; (8001fd0 <MX_ADC1_Init+0xb8>)
 8001f26:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001f2a:	605a      	str	r2, [r3, #4]
	  hadc1.Init.Resolution = ADC_RESOLUTION12b;
 8001f2c:	4b28      	ldr	r3, [pc, #160]	; (8001fd0 <MX_ADC1_Init+0xb8>)
 8001f2e:	2200      	movs	r2, #0
 8001f30:	609a      	str	r2, [r3, #8]
	  hadc1.Init.ScanConvMode = ENABLE;
 8001f32:	4b27      	ldr	r3, [pc, #156]	; (8001fd0 <MX_ADC1_Init+0xb8>)
 8001f34:	2201      	movs	r2, #1
 8001f36:	611a      	str	r2, [r3, #16]
	  hadc1.Init.ContinuousConvMode = ENABLE;
 8001f38:	4b25      	ldr	r3, [pc, #148]	; (8001fd0 <MX_ADC1_Init+0xb8>)
 8001f3a:	2201      	movs	r2, #1
 8001f3c:	619a      	str	r2, [r3, #24]
	  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001f3e:	4b24      	ldr	r3, [pc, #144]	; (8001fd0 <MX_ADC1_Init+0xb8>)
 8001f40:	2200      	movs	r2, #0
 8001f42:	621a      	str	r2, [r3, #32]
	  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001f44:	4b22      	ldr	r3, [pc, #136]	; (8001fd0 <MX_ADC1_Init+0xb8>)
 8001f46:	2200      	movs	r2, #0
 8001f48:	62da      	str	r2, [r3, #44]	; 0x2c
	  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001f4a:	4b21      	ldr	r3, [pc, #132]	; (8001fd0 <MX_ADC1_Init+0xb8>)
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	60da      	str	r2, [r3, #12]
	  hadc1.Init.NbrOfConversion = 5;
 8001f50:	4b1f      	ldr	r3, [pc, #124]	; (8001fd0 <MX_ADC1_Init+0xb8>)
 8001f52:	2205      	movs	r2, #5
 8001f54:	61da      	str	r2, [r3, #28]
	  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001f56:	4b1e      	ldr	r3, [pc, #120]	; (8001fd0 <MX_ADC1_Init+0xb8>)
 8001f58:	2200      	movs	r2, #0
 8001f5a:	631a      	str	r2, [r3, #48]	; 0x30
	  hadc1.Init.EOCSelection = EOC_SINGLE_CONV;
 8001f5c:	4b1c      	ldr	r3, [pc, #112]	; (8001fd0 <MX_ADC1_Init+0xb8>)
 8001f5e:	2201      	movs	r2, #1
 8001f60:	615a      	str	r2, [r3, #20]
	  HAL_ADC_Init(&hadc1);
 8001f62:	481b      	ldr	r0, [pc, #108]	; (8001fd0 <MX_ADC1_Init+0xb8>)
 8001f64:	f003 f908 	bl	8005178 <HAL_ADC_Init>


    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
    */
  sConfig.Channel = ADC_CHANNEL_0;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001f6c:	2301      	movs	r3, #1
 8001f6e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 8001f70:	2303      	movs	r3, #3
 8001f72:	60bb      	str	r3, [r7, #8]
  HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 8001f74:	463b      	mov	r3, r7
 8001f76:	4619      	mov	r1, r3
 8001f78:	4815      	ldr	r0, [pc, #84]	; (8001fd0 <MX_ADC1_Init+0xb8>)
 8001f7a:	f003 fb1d 	bl	80055b8 <HAL_ADC_ConfigChannel>

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
    */
  sConfig.Channel = ADC_CHANNEL_1;
 8001f7e:	2301      	movs	r3, #1
 8001f80:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001f82:	2302      	movs	r3, #2
 8001f84:	607b      	str	r3, [r7, #4]
  HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 8001f86:	463b      	mov	r3, r7
 8001f88:	4619      	mov	r1, r3
 8001f8a:	4811      	ldr	r0, [pc, #68]	; (8001fd0 <MX_ADC1_Init+0xb8>)
 8001f8c:	f003 fb14 	bl	80055b8 <HAL_ADC_ConfigChannel>

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
    */
  sConfig.Channel = ADC_CHANNEL_4;
 8001f90:	2304      	movs	r3, #4
 8001f92:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8001f94:	2303      	movs	r3, #3
 8001f96:	607b      	str	r3, [r7, #4]
  HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 8001f98:	463b      	mov	r3, r7
 8001f9a:	4619      	mov	r1, r3
 8001f9c:	480c      	ldr	r0, [pc, #48]	; (8001fd0 <MX_ADC1_Init+0xb8>)
 8001f9e:	f003 fb0b 	bl	80055b8 <HAL_ADC_ConfigChannel>

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
    */
  sConfig.Channel = ADC_CHANNEL_6;
 8001fa2:	2306      	movs	r3, #6
 8001fa4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8001fa6:	2304      	movs	r3, #4
 8001fa8:	607b      	str	r3, [r7, #4]
  HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 8001faa:	463b      	mov	r3, r7
 8001fac:	4619      	mov	r1, r3
 8001fae:	4808      	ldr	r0, [pc, #32]	; (8001fd0 <MX_ADC1_Init+0xb8>)
 8001fb0:	f003 fb02 	bl	80055b8 <HAL_ADC_ConfigChannel>

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
    */
  sConfig.Channel = ADC_CHANNEL_7;
 8001fb4:	2307      	movs	r3, #7
 8001fb6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8001fb8:	2305      	movs	r3, #5
 8001fba:	607b      	str	r3, [r7, #4]
  HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 8001fbc:	463b      	mov	r3, r7
 8001fbe:	4619      	mov	r1, r3
 8001fc0:	4803      	ldr	r0, [pc, #12]	; (8001fd0 <MX_ADC1_Init+0xb8>)
 8001fc2:	f003 faf9 	bl	80055b8 <HAL_ADC_ConfigChannel>
}
 8001fc6:	bf00      	nop
 8001fc8:	3710      	adds	r7, #16
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	bf00      	nop
 8001fd0:	20000694 	.word	0x20000694
 8001fd4:	40012000 	.word	0x40012000

08001fd8 <MX_DMA_Init>:

void MX_DMA_Init(void)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b082      	sub	sp, #8
 8001fdc:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __DMA2_CLK_ENABLE();
 8001fde:	2300      	movs	r3, #0
 8001fe0:	607b      	str	r3, [r7, #4]
 8001fe2:	4a0c      	ldr	r2, [pc, #48]	; (8002014 <MX_DMA_Init+0x3c>)
 8001fe4:	4b0b      	ldr	r3, [pc, #44]	; (8002014 <MX_DMA_Init+0x3c>)
 8001fe6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fe8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001fec:	6313      	str	r3, [r2, #48]	; 0x30
 8001fee:	4b09      	ldr	r3, [pc, #36]	; (8002014 <MX_DMA_Init+0x3c>)
 8001ff0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ff2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ff6:	607b      	str	r3, [r7, #4]
 8001ff8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	2100      	movs	r1, #0
 8001ffe:	2038      	movs	r0, #56	; 0x38
 8002000:	f003 f85a 	bl	80050b8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002004:	2038      	movs	r0, #56	; 0x38
 8002006:	f003 f873 	bl	80050f0 <HAL_NVIC_EnableIRQ>

}
 800200a:	bf00      	nop
 800200c:	3708      	adds	r7, #8
 800200e:	46bd      	mov	sp, r7
 8002010:	bd80      	pop	{r7, pc}
 8002012:	bf00      	nop
 8002014:	40023800 	.word	0x40023800

08002018 <main>:
}

/* USER CODE END 0 */

int main(void)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b08a      	sub	sp, #40	; 0x28
 800201c:	af02      	add	r7, sp, #8

	/* USER CODE END 1 */

	/* MCU Configuration----------------------------------------------------------*/
	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800201e:	f003 fd65 	bl	8005aec <HAL_Init>

	/* Configure the system clock */
	SystemClock_Config();
 8002022:	f7ff fc0f 	bl	8001844 <SystemClock_Config>

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8002026:	f7ff fce3 	bl	80019f0 <MX_GPIO_Init>

    /* Start ADC DMA */
//	MX_DMA_Init();
	MX_ADC1_Init();
 800202a:	f7ff ff75 	bl	8001f18 <MX_ADC1_Init>
	MX_DMA_Init();
 800202e:	f7ff ffd3 	bl	8001fd8 <MX_DMA_Init>

    while(HAL_ADC_Start(&hadc1)!=HAL_OK);
 8002032:	bf00      	nop
 8002034:	4876      	ldr	r0, [pc, #472]	; (8002210 <main+0x1f8>)
 8002036:	f003 f8e3 	bl	8005200 <HAL_ADC_Start>
 800203a:	4603      	mov	r3, r0
 800203c:	2b00      	cmp	r3, #0
 800203e:	d1f9      	bne.n	8002034 <main+0x1c>

	// Initialize Text LCD , GPIOB
	TLCD_Init(GPIO_PIN_4,GPIO_PIN_5,GPIO_PIN_12,GPIO_PIN_13,GPIO_PIN_14,GPIO_PIN_15);
 8002040:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002044:	9301      	str	r3, [sp, #4]
 8002046:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800204a:	9300      	str	r3, [sp, #0]
 800204c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002050:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002054:	2120      	movs	r1, #32
 8002056:	2010      	movs	r0, #16
 8002058:	f7fe ff9e 	bl	8000f98 <TLCD_Init>

	// Initialize USART1,2,3
	MX_USART1_UART_Init();
 800205c:	f7ff fc5c 	bl	8001918 <MX_USART1_UART_Init>
	MX_USART2_UART_Init();
 8002060:	f7ff fc7e 	bl	8001960 <MX_USART2_UART_Init>
	MX_USART3_UART_Init();
 8002064:	f7ff fca0 	bl	80019a8 <MX_USART3_UART_Init>

	// Initialize TIMER Interrupt2,3,4
	// TIM3,4 PWM
	MX_TIM2_Init(1000);
 8002068:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800206c:	f7ff fe0e 	bl	8001c8c <MX_TIM2_Init>
	MX_TIM3_Init();
 8002070:	f7ff fe44 	bl	8001cfc <MX_TIM3_Init>
	MX_TIM4_Init();
 8002074:	f7ff fe98 	bl	8001da8 <MX_TIM4_Init>

//	if(HAL_RCC_GetHCLKFreq()==180000000)	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,SET);

  /* USER CODE BEGIN 2 */
	// Activate USART RX1,RX2,RX3 interrupt every time receiving 1 byte
	while(HAL_UART_Receive_IT(&huart1, Rx_Data1, 1)!=HAL_OK);
 8002078:	bf00      	nop
 800207a:	2201      	movs	r2, #1
 800207c:	4965      	ldr	r1, [pc, #404]	; (8002214 <main+0x1fc>)
 800207e:	4866      	ldr	r0, [pc, #408]	; (8002218 <main+0x200>)
 8002080:	f000 f9c8 	bl	8002414 <HAL_UART_Receive_IT>
 8002084:	4603      	mov	r3, r0
 8002086:	2b00      	cmp	r3, #0
 8002088:	d1f7      	bne.n	800207a <main+0x62>
	while(HAL_UART_Receive_IT(&huart2, Rx_Data2, 1)!=HAL_OK);
 800208a:	bf00      	nop
 800208c:	2201      	movs	r2, #1
 800208e:	4963      	ldr	r1, [pc, #396]	; (800221c <main+0x204>)
 8002090:	4863      	ldr	r0, [pc, #396]	; (8002220 <main+0x208>)
 8002092:	f000 f9bf 	bl	8002414 <HAL_UART_Receive_IT>
 8002096:	4603      	mov	r3, r0
 8002098:	2b00      	cmp	r3, #0
 800209a:	d1f7      	bne.n	800208c <main+0x74>
	while(HAL_UART_Receive_IT(&huart3, Rx_Data3, 1)!=HAL_OK);
 800209c:	bf00      	nop
 800209e:	2201      	movs	r2, #1
 80020a0:	4960      	ldr	r1, [pc, #384]	; (8002224 <main+0x20c>)
 80020a2:	4861      	ldr	r0, [pc, #388]	; (8002228 <main+0x210>)
 80020a4:	f000 f9b6 	bl	8002414 <HAL_UART_Receive_IT>
 80020a8:	4603      	mov	r3, r0
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d1f7      	bne.n	800209e <main+0x86>

	// Activate TIMER Interrupt
	while(HAL_TIM_Base_Start_IT(&htim2)!=HAL_OK);
 80020ae:	bf00      	nop
 80020b0:	485e      	ldr	r0, [pc, #376]	; (800222c <main+0x214>)
 80020b2:	f000 ff57 	bl	8002f64 <HAL_TIM_Base_Start_IT>
 80020b6:	4603      	mov	r3, r0
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d1f9      	bne.n	80020b0 <main+0x98>
	while(HAL_TIM_Base_Start_IT(&htim3)!=HAL_OK);
 80020bc:	bf00      	nop
 80020be:	485c      	ldr	r0, [pc, #368]	; (8002230 <main+0x218>)
 80020c0:	f000 ff50 	bl	8002f64 <HAL_TIM_Base_Start_IT>
 80020c4:	4603      	mov	r3, r0
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d1f9      	bne.n	80020be <main+0xa6>
	while(HAL_TIM_Base_Start_IT(&htim4)!=HAL_OK);
 80020ca:	bf00      	nop
 80020cc:	4859      	ldr	r0, [pc, #356]	; (8002234 <main+0x21c>)
 80020ce:	f000 ff49 	bl	8002f64 <HAL_TIM_Base_Start_IT>
 80020d2:	4603      	mov	r3, r0
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d1f9      	bne.n	80020cc <main+0xb4>

	while(HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adcData, 8) != HAL_OK)  return 0;
 80020d8:	e001      	b.n	80020de <main+0xc6>
 80020da:	2300      	movs	r3, #0
 80020dc:	e094      	b.n	8002208 <main+0x1f0>
 80020de:	463b      	mov	r3, r7
 80020e0:	2208      	movs	r2, #8
 80020e2:	4619      	mov	r1, r3
 80020e4:	484a      	ldr	r0, [pc, #296]	; (8002210 <main+0x1f8>)
 80020e6:	f003 f92f 	bl	8005348 <HAL_ADC_Start_DMA>
 80020ea:	4603      	mov	r3, r0
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d1f4      	bne.n	80020da <main+0xc2>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
	   // If RX interrupt usart1,2,3.... and press Enter Key
		if(Transfer_cplt1)
 80020f0:	4b51      	ldr	r3, [pc, #324]	; (8002238 <main+0x220>)
 80020f2:	781b      	ldrb	r3, [r3, #0]
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d002      	beq.n	80020fe <main+0xe6>
		{
		//	HAL_UART_Transmit(&huart1, Rx_Buffer1, sizeof(Rx_Buffer1),1000);
		//	HAL_UART_Transmit(&huart1, (uint8_t *)"\r\n", 2,1000);
			Transfer_cplt1 = 0;
 80020f8:	4b4f      	ldr	r3, [pc, #316]	; (8002238 <main+0x220>)
 80020fa:	2200      	movs	r2, #0
 80020fc:	701a      	strb	r2, [r3, #0]
		}
		if(Transfer_cplt2)
 80020fe:	4b4f      	ldr	r3, [pc, #316]	; (800223c <main+0x224>)
 8002100:	781b      	ldrb	r3, [r3, #0]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d002      	beq.n	800210c <main+0xf4>
		{
		//	HAL_UART_Transmit(&huart2, Rx_Buffer2, sizeof(Rx_Buffer2),1000);
		//	HAL_UART_Transmit(&huart2, (uint8_t *)"\r\n", 2,1000);
			Transfer_cplt2 = 0;
 8002106:	4b4d      	ldr	r3, [pc, #308]	; (800223c <main+0x224>)
 8002108:	2200      	movs	r2, #0
 800210a:	701a      	strb	r2, [r3, #0]
		}
		if(Transfer_cplt3)
 800210c:	4b4c      	ldr	r3, [pc, #304]	; (8002240 <main+0x228>)
 800210e:	781b      	ldrb	r3, [r3, #0]
 8002110:	2b00      	cmp	r3, #0
 8002112:	d002      	beq.n	800211a <main+0x102>
		{
		//	HAL_UART_Transmit(&huart3, Rx_Buffer3, sizeof(Rx_Buffer3),1000);
		//	HAL_UART_Transmit(&huart3, (uint8_t *)"\r\n", 2,1000);
			Transfer_cplt3 = 0;
 8002114:	4b4a      	ldr	r3, [pc, #296]	; (8002240 <main+0x228>)
 8002116:	2200      	movs	r2, #0
 8002118:	701a      	strb	r2, [r3, #0]
		}

		if(tim2==1)
 800211a:	4b4a      	ldr	r3, [pc, #296]	; (8002244 <main+0x22c>)
 800211c:	781b      	ldrb	r3, [r3, #0]
 800211e:	2b01      	cmp	r3, #1
 8002120:	d16a      	bne.n	80021f8 <main+0x1e0>
		{
			TLCD_Puts(1,s);
 8002122:	4949      	ldr	r1, [pc, #292]	; (8002248 <main+0x230>)
 8002124:	2001      	movs	r0, #1
 8002126:	f7ff f8bb 	bl	80012a0 <TLCD_Puts>
		    sprintf(s1,"V  :  %10ld",adcData[0]);
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	461a      	mov	r2, r3
 800212e:	4947      	ldr	r1, [pc, #284]	; (800224c <main+0x234>)
 8002130:	4847      	ldr	r0, [pc, #284]	; (8002250 <main+0x238>)
 8002132:	f003 fdc7 	bl	8005cc4 <sprintf>
			TLCD_Puts(2,s1);
 8002136:	4946      	ldr	r1, [pc, #280]	; (8002250 <main+0x238>)
 8002138:	2002      	movs	r0, #2
 800213a:	f7ff f8b1 	bl	80012a0 <TLCD_Puts>

			tim2 = 0;
 800213e:	4b41      	ldr	r3, [pc, #260]	; (8002244 <main+0x22c>)
 8002140:	2200      	movs	r2, #0
 8002142:	701a      	strb	r2, [r3, #0]
		    sprintf(s1,"%10ld",adcData[0]);
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	461a      	mov	r2, r3
 8002148:	4942      	ldr	r1, [pc, #264]	; (8002254 <main+0x23c>)
 800214a:	4841      	ldr	r0, [pc, #260]	; (8002250 <main+0x238>)
 800214c:	f003 fdba 	bl	8005cc4 <sprintf>
			HAL_UART_Transmit(&huart2, (uint8_t *)s1,10 ,1000);
 8002150:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002154:	220a      	movs	r2, #10
 8002156:	493e      	ldr	r1, [pc, #248]	; (8002250 <main+0x238>)
 8002158:	4831      	ldr	r0, [pc, #196]	; (8002220 <main+0x208>)
 800215a:	f000 f8d1 	bl	8002300 <HAL_UART_Transmit>
		    sprintf(s1,"%10ld",adcData[1]);
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	461a      	mov	r2, r3
 8002162:	493c      	ldr	r1, [pc, #240]	; (8002254 <main+0x23c>)
 8002164:	483a      	ldr	r0, [pc, #232]	; (8002250 <main+0x238>)
 8002166:	f003 fdad 	bl	8005cc4 <sprintf>
			HAL_UART_Transmit(&huart2, (uint8_t *)s1,10 ,1000);
 800216a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800216e:	220a      	movs	r2, #10
 8002170:	4937      	ldr	r1, [pc, #220]	; (8002250 <main+0x238>)
 8002172:	482b      	ldr	r0, [pc, #172]	; (8002220 <main+0x208>)
 8002174:	f000 f8c4 	bl	8002300 <HAL_UART_Transmit>
		    sprintf(s1,"%10ld",adcData[2]);
 8002178:	68bb      	ldr	r3, [r7, #8]
 800217a:	461a      	mov	r2, r3
 800217c:	4935      	ldr	r1, [pc, #212]	; (8002254 <main+0x23c>)
 800217e:	4834      	ldr	r0, [pc, #208]	; (8002250 <main+0x238>)
 8002180:	f003 fda0 	bl	8005cc4 <sprintf>
			HAL_UART_Transmit(&huart2, (uint8_t *)s1,10 ,1000);
 8002184:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002188:	220a      	movs	r2, #10
 800218a:	4931      	ldr	r1, [pc, #196]	; (8002250 <main+0x238>)
 800218c:	4824      	ldr	r0, [pc, #144]	; (8002220 <main+0x208>)
 800218e:	f000 f8b7 	bl	8002300 <HAL_UART_Transmit>
		    sprintf(s1,"%10ld",adcData[3]);
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	461a      	mov	r2, r3
 8002196:	492f      	ldr	r1, [pc, #188]	; (8002254 <main+0x23c>)
 8002198:	482d      	ldr	r0, [pc, #180]	; (8002250 <main+0x238>)
 800219a:	f003 fd93 	bl	8005cc4 <sprintf>
			HAL_UART_Transmit(&huart2, (uint8_t *)s1,10 ,1000);
 800219e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80021a2:	220a      	movs	r2, #10
 80021a4:	492a      	ldr	r1, [pc, #168]	; (8002250 <main+0x238>)
 80021a6:	481e      	ldr	r0, [pc, #120]	; (8002220 <main+0x208>)
 80021a8:	f000 f8aa 	bl	8002300 <HAL_UART_Transmit>
		    sprintf(s1,"%10ld",adcData[4]);
 80021ac:	693b      	ldr	r3, [r7, #16]
 80021ae:	461a      	mov	r2, r3
 80021b0:	4928      	ldr	r1, [pc, #160]	; (8002254 <main+0x23c>)
 80021b2:	4827      	ldr	r0, [pc, #156]	; (8002250 <main+0x238>)
 80021b4:	f003 fd86 	bl	8005cc4 <sprintf>
			HAL_UART_Transmit(&huart2, (uint8_t *)s1,10 ,1000);
 80021b8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80021bc:	220a      	movs	r2, #10
 80021be:	4924      	ldr	r1, [pc, #144]	; (8002250 <main+0x238>)
 80021c0:	4817      	ldr	r0, [pc, #92]	; (8002220 <main+0x208>)
 80021c2:	f000 f89d 	bl	8002300 <HAL_UART_Transmit>
		    sprintf(s1,"%5ld",adcData[0]-adcData[4]);
 80021c6:	683a      	ldr	r2, [r7, #0]
 80021c8:	693b      	ldr	r3, [r7, #16]
 80021ca:	1ad3      	subs	r3, r2, r3
 80021cc:	461a      	mov	r2, r3
 80021ce:	4922      	ldr	r1, [pc, #136]	; (8002258 <main+0x240>)
 80021d0:	481f      	ldr	r0, [pc, #124]	; (8002250 <main+0x238>)
 80021d2:	f003 fd77 	bl	8005cc4 <sprintf>
			HAL_UART_Transmit(&huart2, (uint8_t *)s1,5 ,1000);
 80021d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80021da:	2205      	movs	r2, #5
 80021dc:	491c      	ldr	r1, [pc, #112]	; (8002250 <main+0x238>)
 80021de:	4810      	ldr	r0, [pc, #64]	; (8002220 <main+0x208>)
 80021e0:	f000 f88e 	bl	8002300 <HAL_UART_Transmit>
		    HAL_UART_Transmit(&huart2, (uint8_t *)"\r\n",2 ,1000);
 80021e4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80021e8:	2202      	movs	r2, #2
 80021ea:	491c      	ldr	r1, [pc, #112]	; (800225c <main+0x244>)
 80021ec:	480c      	ldr	r0, [pc, #48]	; (8002220 <main+0x208>)
 80021ee:	f000 f887 	bl	8002300 <HAL_UART_Transmit>
		    HAL_ADC_Stop_DMA(&hadc1);
 80021f2:	4807      	ldr	r0, [pc, #28]	; (8002210 <main+0x1f8>)
 80021f4:	f003 f978 	bl	80054e8 <HAL_ADC_Stop_DMA>
		}
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80021f8:	2120      	movs	r1, #32
 80021fa:	4819      	ldr	r0, [pc, #100]	; (8002260 <main+0x248>)
 80021fc:	f002 fbb8 	bl	8004970 <HAL_GPIO_TogglePin>
		_delay_ms(100);
 8002200:	2064      	movs	r0, #100	; 0x64
 8002202:	f7ff f8a5 	bl	8001350 <_delay_ms>

  /* USER CODE END WHILE */

  /* USER CODE BEGIN 3 */
	}
 8002206:	e773      	b.n	80020f0 <main+0xd8>
  /* USER CODE END 3 */
}
 8002208:	4618      	mov	r0, r3
 800220a:	3720      	adds	r7, #32
 800220c:	46bd      	mov	sp, r7
 800220e:	bd80      	pop	{r7, pc}
 8002210:	20000694 	.word	0x20000694
 8002214:	20000640 	.word	0x20000640
 8002218:	200006e8 	.word	0x200006e8
 800221c:	2000063c 	.word	0x2000063c
 8002220:	200007e8 	.word	0x200007e8
 8002224:	20000728 	.word	0x20000728
 8002228:	200005fc 	.word	0x200005fc
 800222c:	200007a8 	.word	0x200007a8
 8002230:	20000644 	.word	0x20000644
 8002234:	200005b4 	.word	0x200005b4
 8002238:	2000072a 	.word	0x2000072a
 800223c:	20000828 	.word	0x20000828
 8002240:	200007e4 	.word	0x200007e4
 8002244:	20000561 	.word	0x20000561
 8002248:	20000794 	.word	0x20000794
 800224c:	08008a94 	.word	0x08008a94
 8002250:	20000680 	.word	0x20000680
 8002254:	08008aa0 	.word	0x08008aa0
 8002258:	08008aa8 	.word	0x08008aa8
 800225c:	08008ab0 	.word	0x08008ab0
 8002260:	40020000 	.word	0x40020000

08002264 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b082      	sub	sp, #8
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	2b00      	cmp	r3, #0
 8002270:	d101      	bne.n	8002276 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002272:	2301      	movs	r3, #1
 8002274:	e03f      	b.n	80022f6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800227c:	b2db      	uxtb	r3, r3
 800227e:	2b00      	cmp	r3, #0
 8002280:	d106      	bne.n	8002290 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	2200      	movs	r2, #0
 8002286:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 800228a:	6878      	ldr	r0, [r7, #4]
 800228c:	f7ff f9a2 	bl	80015d4 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2224      	movs	r2, #36	; 0x24
 8002294:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	687a      	ldr	r2, [r7, #4]
 800229e:	6812      	ldr	r2, [r2, #0]
 80022a0:	68d2      	ldr	r2, [r2, #12]
 80022a2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80022a6:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80022a8:	6878      	ldr	r0, [r7, #4]
 80022aa:	f000 fbb9 	bl	8002a20 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  huart->Instance->CR2 &= ~(USART_CR2_LINEN | USART_CR2_CLKEN);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	687a      	ldr	r2, [r7, #4]
 80022b4:	6812      	ldr	r2, [r2, #0]
 80022b6:	6912      	ldr	r2, [r2, #16]
 80022b8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80022bc:	611a      	str	r2, [r3, #16]
  huart->Instance->CR3 &= ~(USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	687a      	ldr	r2, [r7, #4]
 80022c4:	6812      	ldr	r2, [r2, #0]
 80022c6:	6952      	ldr	r2, [r2, #20]
 80022c8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80022cc:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	687a      	ldr	r2, [r7, #4]
 80022d4:	6812      	ldr	r2, [r2, #0]
 80022d6:	68d2      	ldr	r2, [r2, #12]
 80022d8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80022dc:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	2200      	movs	r2, #0
 80022e2:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2220      	movs	r2, #32
 80022e8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2220      	movs	r2, #32
 80022f0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 80022f4:	2300      	movs	r3, #0
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	3708      	adds	r7, #8
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	bf00      	nop

08002300 <HAL_UART_Transmit>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b086      	sub	sp, #24
 8002304:	af00      	add	r7, sp, #0
 8002306:	60f8      	str	r0, [r7, #12]
 8002308:	60b9      	str	r1, [r7, #8]
 800230a:	603b      	str	r3, [r7, #0]
 800230c:	4613      	mov	r3, r2
 800230e:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY) 
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002316:	b2db      	uxtb	r3, r3
 8002318:	2b20      	cmp	r3, #32
 800231a:	d176      	bne.n	800240a <HAL_UART_Transmit+0x10a>
  {
    if((pData == NULL ) || (Size == 0U)) 
 800231c:	68bb      	ldr	r3, [r7, #8]
 800231e:	2b00      	cmp	r3, #0
 8002320:	d002      	beq.n	8002328 <HAL_UART_Transmit+0x28>
 8002322:	88fb      	ldrh	r3, [r7, #6]
 8002324:	2b00      	cmp	r3, #0
 8002326:	d101      	bne.n	800232c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8002328:	2301      	movs	r3, #1
 800232a:	e06f      	b.n	800240c <HAL_UART_Transmit+0x10c>
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002332:	2b01      	cmp	r3, #1
 8002334:	d101      	bne.n	800233a <HAL_UART_Transmit+0x3a>
 8002336:	2302      	movs	r3, #2
 8002338:	e068      	b.n	800240c <HAL_UART_Transmit+0x10c>
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	2201      	movs	r2, #1
 800233e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	2200      	movs	r2, #0
 8002346:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	2221      	movs	r2, #33	; 0x21
 800234c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    huart->TxXferSize = Size;
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	88fa      	ldrh	r2, [r7, #6]
 8002354:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	88fa      	ldrh	r2, [r7, #6]
 800235a:	84da      	strh	r2, [r3, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 800235c:	e03c      	b.n	80023d8 <HAL_UART_Transmit+0xd8>
    {
      huart->TxXferCount--;
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002362:	3b01      	subs	r3, #1
 8002364:	b29a      	uxth	r2, r3
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	84da      	strh	r2, [r3, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	689b      	ldr	r3, [r3, #8]
 800236e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002372:	d11f      	bne.n	80023b4 <HAL_UART_Transmit+0xb4>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, Timeout) != HAL_OK)
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	2200      	movs	r2, #0
 8002378:	2180      	movs	r1, #128	; 0x80
 800237a:	68f8      	ldr	r0, [r7, #12]
 800237c:	f000 f9be 	bl	80026fc <UART_WaitOnFlagUntilTimeout>
 8002380:	4603      	mov	r3, r0
 8002382:	2b00      	cmp	r3, #0
 8002384:	d001      	beq.n	800238a <HAL_UART_Transmit+0x8a>
        { 
          return HAL_TIMEOUT;
 8002386:	2303      	movs	r3, #3
 8002388:	e040      	b.n	800240c <HAL_UART_Transmit+0x10c>
        }
        tmp = (uint16_t*) pData;
 800238a:	68bb      	ldr	r3, [r7, #8]
 800238c:	617b      	str	r3, [r7, #20]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FFU);
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	697a      	ldr	r2, [r7, #20]
 8002394:	8812      	ldrh	r2, [r2, #0]
 8002396:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800239a:	605a      	str	r2, [r3, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	691b      	ldr	r3, [r3, #16]
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d103      	bne.n	80023ac <HAL_UART_Transmit+0xac>
        {
          pData +=2U;
 80023a4:	68bb      	ldr	r3, [r7, #8]
 80023a6:	3302      	adds	r3, #2
 80023a8:	60bb      	str	r3, [r7, #8]
 80023aa:	e015      	b.n	80023d8 <HAL_UART_Transmit+0xd8>
        }
        else
        { 
          pData +=1U;
 80023ac:	68bb      	ldr	r3, [r7, #8]
 80023ae:	3301      	adds	r3, #1
 80023b0:	60bb      	str	r3, [r7, #8]
 80023b2:	e011      	b.n	80023d8 <HAL_UART_Transmit+0xd8>
        }
      } 
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, Timeout) != HAL_OK)
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	2200      	movs	r2, #0
 80023b8:	2180      	movs	r1, #128	; 0x80
 80023ba:	68f8      	ldr	r0, [r7, #12]
 80023bc:	f000 f99e 	bl	80026fc <UART_WaitOnFlagUntilTimeout>
 80023c0:	4603      	mov	r3, r0
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d001      	beq.n	80023ca <HAL_UART_Transmit+0xca>
        {
          return HAL_TIMEOUT;
 80023c6:	2303      	movs	r3, #3
 80023c8:	e020      	b.n	800240c <HAL_UART_Transmit+0x10c>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFFU);
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	681a      	ldr	r2, [r3, #0]
 80023ce:	68bb      	ldr	r3, [r7, #8]
 80023d0:	1c59      	adds	r1, r3, #1
 80023d2:	60b9      	str	r1, [r7, #8]
 80023d4:	781b      	ldrb	r3, [r3, #0]
 80023d6:	6053      	str	r3, [r2, #4]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->gState = HAL_UART_STATE_BUSY_TX;

    huart->TxXferSize = Size;
    huart->TxXferCount = Size;
    while(huart->TxXferCount > 0U)
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d1be      	bne.n	800235e <HAL_UART_Transmit+0x5e>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFFU);
      } 
    }
    
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, Timeout) != HAL_OK)
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	2200      	movs	r2, #0
 80023e4:	2140      	movs	r1, #64	; 0x40
 80023e6:	68f8      	ldr	r0, [r7, #12]
 80023e8:	f000 f988 	bl	80026fc <UART_WaitOnFlagUntilTimeout>
 80023ec:	4603      	mov	r3, r0
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d001      	beq.n	80023f6 <HAL_UART_Transmit+0xf6>
    { 
      return HAL_TIMEOUT;
 80023f2:	2303      	movs	r3, #3
 80023f4:	e00a      	b.n	800240c <HAL_UART_Transmit+0x10c>
    }
    
    /* At end of Tx process, restore huart->gState to Ready */
      huart->gState = HAL_UART_STATE_READY;
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	2220      	movs	r2, #32
 80023fa:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	2200      	movs	r2, #0
 8002402:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    return HAL_OK;
 8002406:	2300      	movs	r3, #0
 8002408:	e000      	b.n	800240c <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800240a:	2302      	movs	r3, #2
  }
}
 800240c:	4618      	mov	r0, r3
 800240e:	3718      	adds	r7, #24
 8002410:	46bd      	mov	sp, r7
 8002412:	bd80      	pop	{r7, pc}

08002414 <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002414:	b480      	push	{r7}
 8002416:	b085      	sub	sp, #20
 8002418:	af00      	add	r7, sp, #0
 800241a:	60f8      	str	r0, [r7, #12]
 800241c:	60b9      	str	r1, [r7, #8]
 800241e:	4613      	mov	r3, r2
 8002420:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */ 
  if(huart->RxState == HAL_UART_STATE_READY)
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8002428:	b2db      	uxtb	r3, r3
 800242a:	2b20      	cmp	r3, #32
 800242c:	d140      	bne.n	80024b0 <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL ) || (Size == 0U)) 
 800242e:	68bb      	ldr	r3, [r7, #8]
 8002430:	2b00      	cmp	r3, #0
 8002432:	d002      	beq.n	800243a <HAL_UART_Receive_IT+0x26>
 8002434:	88fb      	ldrh	r3, [r7, #6]
 8002436:	2b00      	cmp	r3, #0
 8002438:	d101      	bne.n	800243e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800243a:	2301      	movs	r3, #1
 800243c:	e039      	b.n	80024b2 <HAL_UART_Receive_IT+0x9e>
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002444:	2b01      	cmp	r3, #1
 8002446:	d101      	bne.n	800244c <HAL_UART_Receive_IT+0x38>
 8002448:	2302      	movs	r3, #2
 800244a:	e032      	b.n	80024b2 <HAL_UART_Receive_IT+0x9e>
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	2201      	movs	r2, #1
 8002450:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->pRxBuffPtr = pData;
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	68ba      	ldr	r2, [r7, #8]
 8002458:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	88fa      	ldrh	r2, [r7, #6]
 800245e:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	88fa      	ldrh	r2, [r7, #6]
 8002464:	85da      	strh	r2, [r3, #46]	; 0x2e
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	2200      	movs	r2, #0
 800246a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	2222      	movs	r2, #34	; 0x22
 8002470:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	68fa      	ldr	r2, [r7, #12]
 800247a:	6812      	ldr	r2, [r2, #0]
 800247c:	68d2      	ldr	r2, [r2, #12]
 800247e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002482:	60da      	str	r2, [r3, #12]
    
    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	68fa      	ldr	r2, [r7, #12]
 800248a:	6812      	ldr	r2, [r2, #0]
 800248c:	6952      	ldr	r2, [r2, #20]
 800248e:	f042 0201 	orr.w	r2, r2, #1
 8002492:	615a      	str	r2, [r3, #20]
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	2200      	movs	r2, #0
 8002498:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	68fa      	ldr	r2, [r7, #12]
 80024a2:	6812      	ldr	r2, [r2, #0]
 80024a4:	68d2      	ldr	r2, [r2, #12]
 80024a6:	f042 0220 	orr.w	r2, r2, #32
 80024aa:	60da      	str	r2, [r3, #12]
    
    return HAL_OK;
 80024ac:	2300      	movs	r3, #0
 80024ae:	e000      	b.n	80024b2 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY; 
 80024b0:	2302      	movs	r3, #2
  }
}
 80024b2:	4618      	mov	r0, r3
 80024b4:	3714      	adds	r7, #20
 80024b6:	46bd      	mov	sp, r7
 80024b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024bc:	4770      	bx	lr
 80024be:	bf00      	nop

080024c0 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b088      	sub	sp, #32
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80024c8:	2300      	movs	r3, #0
 80024ca:	61fb      	str	r3, [r7, #28]
 80024cc:	2300      	movs	r3, #0
 80024ce:	61bb      	str	r3, [r7, #24]

  tmp1 = __HAL_UART_GET_FLAG(huart, UART_FLAG_PE);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f003 0301 	and.w	r3, r3, #1
 80024da:	2b00      	cmp	r3, #0
 80024dc:	bf14      	ite	ne
 80024de:	2301      	movne	r3, #1
 80024e0:	2300      	moveq	r3, #0
 80024e2:	b2db      	uxtb	r3, r3
 80024e4:	61fb      	str	r3, [r7, #28]
  tmp2 = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_PE);  
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	68db      	ldr	r3, [r3, #12]
 80024ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024f0:	61bb      	str	r3, [r7, #24]
  /* UART parity error interrupt occurred ------------------------------------*/
  if((tmp1 != RESET) && (tmp2 != RESET))
 80024f2:	69fb      	ldr	r3, [r7, #28]
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d013      	beq.n	8002520 <HAL_UART_IRQHandler+0x60>
 80024f8:	69bb      	ldr	r3, [r7, #24]
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d010      	beq.n	8002520 <HAL_UART_IRQHandler+0x60>
  { 
    __HAL_UART_CLEAR_PEFLAG(huart);
 80024fe:	2300      	movs	r3, #0
 8002500:	617b      	str	r3, [r7, #20]
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	617b      	str	r3, [r7, #20]
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	617b      	str	r3, [r7, #20]
 8002512:	697b      	ldr	r3, [r7, #20]
    
    huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002518:	f043 0201 	orr.w	r2, r3, #1
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  
  tmp1 = __HAL_UART_GET_FLAG(huart, UART_FLAG_FE);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f003 0302 	and.w	r3, r3, #2
 800252a:	2b00      	cmp	r3, #0
 800252c:	bf14      	ite	ne
 800252e:	2301      	movne	r3, #1
 8002530:	2300      	moveq	r3, #0
 8002532:	b2db      	uxtb	r3, r3
 8002534:	61fb      	str	r3, [r7, #28]
  tmp2 = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_ERR);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	695b      	ldr	r3, [r3, #20]
 800253c:	f003 0301 	and.w	r3, r3, #1
 8002540:	61bb      	str	r3, [r7, #24]
  /* UART frame error interrupt occurred -------------------------------------*/
  if((tmp1 != RESET) && (tmp2 != RESET))
 8002542:	69fb      	ldr	r3, [r7, #28]
 8002544:	2b00      	cmp	r3, #0
 8002546:	d013      	beq.n	8002570 <HAL_UART_IRQHandler+0xb0>
 8002548:	69bb      	ldr	r3, [r7, #24]
 800254a:	2b00      	cmp	r3, #0
 800254c:	d010      	beq.n	8002570 <HAL_UART_IRQHandler+0xb0>
  { 
    __HAL_UART_CLEAR_FEFLAG(huart);
 800254e:	2300      	movs	r3, #0
 8002550:	613b      	str	r3, [r7, #16]
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	613b      	str	r3, [r7, #16]
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	685b      	ldr	r3, [r3, #4]
 8002560:	613b      	str	r3, [r7, #16]
 8002562:	693b      	ldr	r3, [r7, #16]
    
    huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002568:	f043 0204 	orr.w	r2, r3, #4
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  
  tmp1 = __HAL_UART_GET_FLAG(huart, UART_FLAG_NE);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f003 0304 	and.w	r3, r3, #4
 800257a:	2b00      	cmp	r3, #0
 800257c:	bf14      	ite	ne
 800257e:	2301      	movne	r3, #1
 8002580:	2300      	moveq	r3, #0
 8002582:	b2db      	uxtb	r3, r3
 8002584:	61fb      	str	r3, [r7, #28]
  tmp2 = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_ERR);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	695b      	ldr	r3, [r3, #20]
 800258c:	f003 0301 	and.w	r3, r3, #1
 8002590:	61bb      	str	r3, [r7, #24]
  /* UART noise error interrupt occurred -------------------------------------*/
  if((tmp1 != RESET) && (tmp2 != RESET))
 8002592:	69fb      	ldr	r3, [r7, #28]
 8002594:	2b00      	cmp	r3, #0
 8002596:	d013      	beq.n	80025c0 <HAL_UART_IRQHandler+0x100>
 8002598:	69bb      	ldr	r3, [r7, #24]
 800259a:	2b00      	cmp	r3, #0
 800259c:	d010      	beq.n	80025c0 <HAL_UART_IRQHandler+0x100>
  { 
    __HAL_UART_CLEAR_NEFLAG(huart);
 800259e:	2300      	movs	r3, #0
 80025a0:	60fb      	str	r3, [r7, #12]
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	60fb      	str	r3, [r7, #12]
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	685b      	ldr	r3, [r3, #4]
 80025b0:	60fb      	str	r3, [r7, #12]
 80025b2:	68fb      	ldr	r3, [r7, #12]
    
    huart->ErrorCode |= HAL_UART_ERROR_NE;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80025b8:	f043 0202 	orr.w	r2, r3, #2
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  
  tmp1 = __HAL_UART_GET_FLAG(huart, UART_FLAG_ORE);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f003 0308 	and.w	r3, r3, #8
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	bf14      	ite	ne
 80025ce:	2301      	movne	r3, #1
 80025d0:	2300      	moveq	r3, #0
 80025d2:	b2db      	uxtb	r3, r3
 80025d4:	61fb      	str	r3, [r7, #28]
  tmp2 = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_ERR);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	695b      	ldr	r3, [r3, #20]
 80025dc:	f003 0301 	and.w	r3, r3, #1
 80025e0:	61bb      	str	r3, [r7, #24]
  /* UART Over-Run interrupt occurred ----------------------------------------*/
  if((tmp1 != RESET) && (tmp2 != RESET))
 80025e2:	69fb      	ldr	r3, [r7, #28]
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d013      	beq.n	8002610 <HAL_UART_IRQHandler+0x150>
 80025e8:	69bb      	ldr	r3, [r7, #24]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d010      	beq.n	8002610 <HAL_UART_IRQHandler+0x150>
  { 
    __HAL_UART_CLEAR_OREFLAG(huart);
 80025ee:	2300      	movs	r3, #0
 80025f0:	60bb      	str	r3, [r7, #8]
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	60bb      	str	r3, [r7, #8]
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	685b      	ldr	r3, [r3, #4]
 8002600:	60bb      	str	r3, [r7, #8]
 8002602:	68bb      	ldr	r3, [r7, #8]
    
    huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002608:	f043 0208 	orr.w	r2, r3, #8
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  
  tmp1 = __HAL_UART_GET_FLAG(huart, UART_FLAG_RXNE);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f003 0320 	and.w	r3, r3, #32
 800261a:	2b00      	cmp	r3, #0
 800261c:	bf14      	ite	ne
 800261e:	2301      	movne	r3, #1
 8002620:	2300      	moveq	r3, #0
 8002622:	b2db      	uxtb	r3, r3
 8002624:	61fb      	str	r3, [r7, #28]
  tmp2 = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_RXNE);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	68db      	ldr	r3, [r3, #12]
 800262c:	f003 0320 	and.w	r3, r3, #32
 8002630:	61bb      	str	r3, [r7, #24]
  /* UART in mode Receiver ---------------------------------------------------*/
  if((tmp1 != RESET) && (tmp2 != RESET))
 8002632:	69fb      	ldr	r3, [r7, #28]
 8002634:	2b00      	cmp	r3, #0
 8002636:	d005      	beq.n	8002644 <HAL_UART_IRQHandler+0x184>
 8002638:	69bb      	ldr	r3, [r7, #24]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d002      	beq.n	8002644 <HAL_UART_IRQHandler+0x184>
  { 
    UART_Receive_IT(huart);
 800263e:	6878      	ldr	r0, [r7, #4]
 8002640:	f000 f96c 	bl	800291c <UART_Receive_IT>
  }
  
  tmp1 = __HAL_UART_GET_FLAG(huart, UART_FLAG_TXE);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800264e:	2b00      	cmp	r3, #0
 8002650:	bf14      	ite	ne
 8002652:	2301      	movne	r3, #1
 8002654:	2300      	moveq	r3, #0
 8002656:	b2db      	uxtb	r3, r3
 8002658:	61fb      	str	r3, [r7, #28]
  tmp2 = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_TXE);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	68db      	ldr	r3, [r3, #12]
 8002660:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002664:	61bb      	str	r3, [r7, #24]
  /* UART in mode Transmitter ------------------------------------------------*/
  if((tmp1 != RESET) && (tmp2 != RESET))
 8002666:	69fb      	ldr	r3, [r7, #28]
 8002668:	2b00      	cmp	r3, #0
 800266a:	d005      	beq.n	8002678 <HAL_UART_IRQHandler+0x1b8>
 800266c:	69bb      	ldr	r3, [r7, #24]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d002      	beq.n	8002678 <HAL_UART_IRQHandler+0x1b8>
  {
    UART_Transmit_IT(huart);
 8002672:	6878      	ldr	r0, [r7, #4]
 8002674:	f000 f8e4 	bl	8002840 <UART_Transmit_IT>
  }
  
  tmp1 = __HAL_UART_GET_FLAG(huart, UART_FLAG_TC);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002682:	2b00      	cmp	r3, #0
 8002684:	bf14      	ite	ne
 8002686:	2301      	movne	r3, #1
 8002688:	2300      	moveq	r3, #0
 800268a:	b2db      	uxtb	r3, r3
 800268c:	61fb      	str	r3, [r7, #28]
  tmp2 = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_TC);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	68db      	ldr	r3, [r3, #12]
 8002694:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002698:	61bb      	str	r3, [r7, #24]
  /* UART in mode Transmitter end --------------------------------------------*/
  if((tmp1 != RESET) && (tmp2 != RESET))
 800269a:	69fb      	ldr	r3, [r7, #28]
 800269c:	2b00      	cmp	r3, #0
 800269e:	d005      	beq.n	80026ac <HAL_UART_IRQHandler+0x1ec>
 80026a0:	69bb      	ldr	r3, [r7, #24]
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d002      	beq.n	80026ac <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 80026a6:	6878      	ldr	r0, [r7, #4]
 80026a8:	f000 f920 	bl	80028ec <UART_EndTransmit_IT>
  }

  if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d00a      	beq.n	80026ca <HAL_UART_IRQHandler+0x20a>
  {
    /* Set the UART state ready to be able to start again the process */
    huart->gState = HAL_UART_STATE_READY;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2220      	movs	r2, #32
 80026b8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    huart->RxState = HAL_UART_STATE_READY;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2220      	movs	r2, #32
 80026c0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    HAL_UART_ErrorCallback(huart);
 80026c4:	6878      	ldr	r0, [r7, #4]
 80026c6:	f000 f80f 	bl	80026e8 <HAL_UART_ErrorCallback>
  }  
}
 80026ca:	bf00      	nop
 80026cc:	3720      	adds	r7, #32
 80026ce:	46bd      	mov	sp, r7
 80026d0:	bd80      	pop	{r7, pc}
 80026d2:	bf00      	nop

080026d4 <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80026d4:	b480      	push	{r7}
 80026d6:	b083      	sub	sp, #12
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 80026dc:	bf00      	nop
 80026de:	370c      	adds	r7, #12
 80026e0:	46bd      	mov	sp, r7
 80026e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e6:	4770      	bx	lr

080026e8 <HAL_UART_ErrorCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80026e8:	b480      	push	{r7}
 80026ea:	b083      	sub	sp, #12
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart); 
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */ 
}
 80026f0:	bf00      	nop
 80026f2:	370c      	adds	r7, #12
 80026f4:	46bd      	mov	sp, r7
 80026f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fa:	4770      	bx	lr

080026fc <UART_WaitOnFlagUntilTimeout>:
  * @param  Status: The new Flag status (SET or RESET).
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Timeout)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b086      	sub	sp, #24
 8002700:	af00      	add	r7, sp, #0
 8002702:	60f8      	str	r0, [r7, #12]
 8002704:	60b9      	str	r1, [r7, #8]
 8002706:	603b      	str	r3, [r7, #0]
 8002708:	4613      	mov	r3, r2
 800270a:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart = 0U;
 800270c:	2300      	movs	r3, #0
 800270e:	617b      	str	r3, [r7, #20]

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8002710:	f003 fa38 	bl	8005b84 <HAL_GetTick>
 8002714:	6178      	str	r0, [r7, #20]

  /* Wait until flag is set */
  if(Status == RESET)
 8002716:	79fb      	ldrb	r3, [r7, #7]
 8002718:	2b00      	cmp	r3, #0
 800271a:	f040 8084 	bne.w	8002826 <UART_WaitOnFlagUntilTimeout+0x12a>
  {
    while(__HAL_UART_GET_FLAG(huart, Flag) == RESET)
 800271e:	e03c      	b.n	800279a <UART_WaitOnFlagUntilTimeout+0x9e>
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002726:	d038      	beq.n	800279a <UART_WaitOnFlagUntilTimeout+0x9e>
      {
        if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d007      	beq.n	800273e <UART_WaitOnFlagUntilTimeout+0x42>
 800272e:	f003 fa29 	bl	8005b84 <HAL_GetTick>
 8002732:	4602      	mov	r2, r0
 8002734:	697b      	ldr	r3, [r7, #20]
 8002736:	1ad2      	subs	r2, r2, r3
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	429a      	cmp	r2, r3
 800273c:	d92d      	bls.n	800279a <UART_WaitOnFlagUntilTimeout+0x9e>
        {
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	68fa      	ldr	r2, [r7, #12]
 8002744:	6812      	ldr	r2, [r2, #0]
 8002746:	68d2      	ldr	r2, [r2, #12]
 8002748:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800274c:	60da      	str	r2, [r3, #12]
          __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	68fa      	ldr	r2, [r7, #12]
 8002754:	6812      	ldr	r2, [r2, #0]
 8002756:	68d2      	ldr	r2, [r2, #12]
 8002758:	f022 0220 	bic.w	r2, r2, #32
 800275c:	60da      	str	r2, [r3, #12]
          __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	68fa      	ldr	r2, [r7, #12]
 8002764:	6812      	ldr	r2, [r2, #0]
 8002766:	68d2      	ldr	r2, [r2, #12]
 8002768:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800276c:	60da      	str	r2, [r3, #12]
          __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	68fa      	ldr	r2, [r7, #12]
 8002774:	6812      	ldr	r2, [r2, #0]
 8002776:	6952      	ldr	r2, [r2, #20]
 8002778:	f022 0201 	bic.w	r2, r2, #1
 800277c:	615a      	str	r2, [r3, #20]

          huart->gState= HAL_UART_STATE_READY;
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	2220      	movs	r2, #32
 8002782:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
	  	  huart->RxState= HAL_UART_STATE_READY;
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	2220      	movs	r2, #32
 800278a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	2200      	movs	r2, #0
 8002792:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8002796:	2303      	movs	r3, #3
 8002798:	e04e      	b.n	8002838 <UART_WaitOnFlagUntilTimeout+0x13c>
  tickstart = HAL_GetTick();

  /* Wait until flag is set */
  if(Status == RESET)
  {
    while(__HAL_UART_GET_FLAG(huart, Flag) == RESET)
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	681a      	ldr	r2, [r3, #0]
 80027a0:	68bb      	ldr	r3, [r7, #8]
 80027a2:	401a      	ands	r2, r3
 80027a4:	68bb      	ldr	r3, [r7, #8]
 80027a6:	429a      	cmp	r2, r3
 80027a8:	d1ba      	bne.n	8002720 <UART_WaitOnFlagUntilTimeout+0x24>
 80027aa:	e044      	b.n	8002836 <UART_WaitOnFlagUntilTimeout+0x13a>
  else
  {
    while(__HAL_UART_GET_FLAG(huart, Flag) != RESET)
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027b2:	d038      	beq.n	8002826 <UART_WaitOnFlagUntilTimeout+0x12a>
      {
        if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d007      	beq.n	80027ca <UART_WaitOnFlagUntilTimeout+0xce>
 80027ba:	f003 f9e3 	bl	8005b84 <HAL_GetTick>
 80027be:	4602      	mov	r2, r0
 80027c0:	697b      	ldr	r3, [r7, #20]
 80027c2:	1ad2      	subs	r2, r2, r3
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	429a      	cmp	r2, r3
 80027c8:	d92d      	bls.n	8002826 <UART_WaitOnFlagUntilTimeout+0x12a>
        {
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	68fa      	ldr	r2, [r7, #12]
 80027d0:	6812      	ldr	r2, [r2, #0]
 80027d2:	68d2      	ldr	r2, [r2, #12]
 80027d4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80027d8:	60da      	str	r2, [r3, #12]
          __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	68fa      	ldr	r2, [r7, #12]
 80027e0:	6812      	ldr	r2, [r2, #0]
 80027e2:	68d2      	ldr	r2, [r2, #12]
 80027e4:	f022 0220 	bic.w	r2, r2, #32
 80027e8:	60da      	str	r2, [r3, #12]
          __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	68fa      	ldr	r2, [r7, #12]
 80027f0:	6812      	ldr	r2, [r2, #0]
 80027f2:	68d2      	ldr	r2, [r2, #12]
 80027f4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80027f8:	60da      	str	r2, [r3, #12]
          __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	68fa      	ldr	r2, [r7, #12]
 8002800:	6812      	ldr	r2, [r2, #0]
 8002802:	6952      	ldr	r2, [r2, #20]
 8002804:	f022 0201 	bic.w	r2, r2, #1
 8002808:	615a      	str	r2, [r3, #20]

          huart->gState= HAL_UART_STATE_READY;
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	2220      	movs	r2, #32
 800280e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
	  	  huart->RxState= HAL_UART_STATE_READY;
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	2220      	movs	r2, #32
 8002816:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	2200      	movs	r2, #0
 800281e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
          return HAL_TIMEOUT;
 8002822:	2303      	movs	r3, #3
 8002824:	e008      	b.n	8002838 <UART_WaitOnFlagUntilTimeout+0x13c>
      }
    }
  }
  else
  {
    while(__HAL_UART_GET_FLAG(huart, Flag) != RESET)
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	681a      	ldr	r2, [r3, #0]
 800282c:	68bb      	ldr	r3, [r7, #8]
 800282e:	401a      	ands	r2, r3
 8002830:	68bb      	ldr	r3, [r7, #8]
 8002832:	429a      	cmp	r2, r3
 8002834:	d0ba      	beq.n	80027ac <UART_WaitOnFlagUntilTimeout+0xb0>
          return HAL_TIMEOUT;
        }
      }
    }
  }
  return HAL_OK;
 8002836:	2300      	movs	r3, #0
}
 8002838:	4618      	mov	r0, r3
 800283a:	3718      	adds	r7, #24
 800283c:	46bd      	mov	sp, r7
 800283e:	bd80      	pop	{r7, pc}

08002840 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002840:	b480      	push	{r7}
 8002842:	b085      	sub	sp, #20
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800284e:	b2db      	uxtb	r3, r3
 8002850:	2b21      	cmp	r3, #33	; 0x21
 8002852:	d143      	bne.n	80028dc <UART_Transmit_IT+0x9c>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	689b      	ldr	r3, [r3, #8]
 8002858:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800285c:	d119      	bne.n	8002892 <UART_Transmit_IT+0x52>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6a1b      	ldr	r3, [r3, #32]
 8002862:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FFU);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	68fa      	ldr	r2, [r7, #12]
 800286a:	8812      	ldrh	r2, [r2, #0]
 800286c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002870:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	691b      	ldr	r3, [r3, #16]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d105      	bne.n	8002886 <UART_Transmit_IT+0x46>
      {
        huart->pTxBuffPtr += 2U;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6a1b      	ldr	r3, [r3, #32]
 800287e:	1c9a      	adds	r2, r3, #2
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	621a      	str	r2, [r3, #32]
 8002884:	e00e      	b.n	80028a4 <UART_Transmit_IT+0x64>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6a1b      	ldr	r3, [r3, #32]
 800288a:	1c5a      	adds	r2, r3, #1
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	621a      	str	r2, [r3, #32]
 8002890:	e008      	b.n	80028a4 <UART_Transmit_IT+0x64>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FFU);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681a      	ldr	r2, [r3, #0]
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	6a1b      	ldr	r3, [r3, #32]
 800289a:	1c58      	adds	r0, r3, #1
 800289c:	6879      	ldr	r1, [r7, #4]
 800289e:	6208      	str	r0, [r1, #32]
 80028a0:	781b      	ldrb	r3, [r3, #0]
 80028a2:	6053      	str	r3, [r2, #4]
    }

    if(--huart->TxXferCount == 0U)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80028a8:	3b01      	subs	r3, #1
 80028aa:	b29a      	uxth	r2, r3
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	84da      	strh	r2, [r3, #38]	; 0x26
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d10f      	bne.n	80028d8 <UART_Transmit_IT+0x98>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	687a      	ldr	r2, [r7, #4]
 80028be:	6812      	ldr	r2, [r2, #0]
 80028c0:	68d2      	ldr	r2, [r2, #12]
 80028c2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80028c6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	687a      	ldr	r2, [r7, #4]
 80028ce:	6812      	ldr	r2, [r2, #0]
 80028d0:	68d2      	ldr	r2, [r2, #12]
 80028d2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80028d6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80028d8:	2300      	movs	r3, #0
 80028da:	e000      	b.n	80028de <UART_Transmit_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80028dc:	2302      	movs	r3, #2
  }
}
 80028de:	4618      	mov	r0, r3
 80028e0:	3714      	adds	r7, #20
 80028e2:	46bd      	mov	sp, r7
 80028e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e8:	4770      	bx	lr
 80028ea:	bf00      	nop

080028ec <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b082      	sub	sp, #8
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	687a      	ldr	r2, [r7, #4]
 80028fa:	6812      	ldr	r2, [r2, #0]
 80028fc:	68d2      	ldr	r2, [r2, #12]
 80028fe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002902:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2220      	movs	r2, #32
 8002908:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  HAL_UART_TxCpltCallback(huart);
 800290c:	6878      	ldr	r0, [r7, #4]
 800290e:	f7ff fee1 	bl	80026d4 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8002912:	2300      	movs	r3, #0
}
 8002914:	4618      	mov	r0, r3
 8002916:	3708      	adds	r7, #8
 8002918:	46bd      	mov	sp, r7
 800291a:	bd80      	pop	{r7, pc}

0800291c <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b084      	sub	sp, #16
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800292a:	b2db      	uxtb	r3, r3
 800292c:	2b22      	cmp	r3, #34	; 0x22
 800292e:	d171      	bne.n	8002a14 <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	689b      	ldr	r3, [r3, #8]
 8002934:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002938:	d123      	bne.n	8002982 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800293e:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	691b      	ldr	r3, [r3, #16]
 8002944:	2b00      	cmp	r3, #0
 8002946:	d10e      	bne.n	8002966 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FFU);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	b29b      	uxth	r3, r3
 8002950:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002954:	b29a      	uxth	r2, r3
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800295e:	1c9a      	adds	r2, r3, #2
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	629a      	str	r2, [r3, #40]	; 0x28
 8002964:	e029      	b.n	80029ba <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FFU);
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	b29b      	uxth	r3, r3
 800296e:	b2db      	uxtb	r3, r3
 8002970:	b29a      	uxth	r2, r3
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800297a:	1c5a      	adds	r2, r3, #1
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	629a      	str	r2, [r3, #40]	; 0x28
 8002980:	e01b      	b.n	80029ba <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	691b      	ldr	r3, [r3, #16]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d10a      	bne.n	80029a0 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FFU);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800298e:	1c59      	adds	r1, r3, #1
 8002990:	687a      	ldr	r2, [r7, #4]
 8002992:	6291      	str	r1, [r2, #40]	; 0x28
 8002994:	687a      	ldr	r2, [r7, #4]
 8002996:	6812      	ldr	r2, [r2, #0]
 8002998:	6852      	ldr	r2, [r2, #4]
 800299a:	b2d2      	uxtb	r2, r2
 800299c:	701a      	strb	r2, [r3, #0]
 800299e:	e00c      	b.n	80029ba <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007FU);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029a4:	1c59      	adds	r1, r3, #1
 80029a6:	687a      	ldr	r2, [r7, #4]
 80029a8:	6291      	str	r1, [r2, #40]	; 0x28
 80029aa:	687a      	ldr	r2, [r7, #4]
 80029ac:	6812      	ldr	r2, [r2, #0]
 80029ae:	6852      	ldr	r2, [r2, #4]
 80029b0:	b2d2      	uxtb	r2, r2
 80029b2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80029b6:	b2d2      	uxtb	r2, r2
 80029b8:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80029be:	3b01      	subs	r3, #1
 80029c0:	b29a      	uxth	r2, r3
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	85da      	strh	r2, [r3, #46]	; 0x2e
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d120      	bne.n	8002a10 <UART_Receive_IT+0xf4>
    {
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	687a      	ldr	r2, [r7, #4]
 80029d4:	6812      	ldr	r2, [r2, #0]
 80029d6:	68d2      	ldr	r2, [r2, #12]
 80029d8:	f022 0220 	bic.w	r2, r2, #32
 80029dc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	687a      	ldr	r2, [r7, #4]
 80029e4:	6812      	ldr	r2, [r2, #0]
 80029e6:	68d2      	ldr	r2, [r2, #12]
 80029e8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80029ec:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	687a      	ldr	r2, [r7, #4]
 80029f4:	6812      	ldr	r2, [r2, #0]
 80029f6:	6952      	ldr	r2, [r2, #20]
 80029f8:	f022 0201 	bic.w	r2, r2, #1
 80029fc:	615a      	str	r2, [r3, #20]

	  /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	2220      	movs	r2, #32
 8002a02:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
     
      HAL_UART_RxCpltCallback(huart);
 8002a06:	6878      	ldr	r0, [r7, #4]
 8002a08:	f7ff f864 	bl	8001ad4 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	e002      	b.n	8002a16 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8002a10:	2300      	movs	r3, #0
 8002a12:	e000      	b.n	8002a16 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8002a14:	2302      	movs	r3, #2
  }
}
 8002a16:	4618      	mov	r0, r3
 8002a18:	3710      	adds	r7, #16
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	bd80      	pop	{r7, pc}
 8002a1e:	bf00      	nop

08002a20 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002a20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a22:	b085      	sub	sp, #20
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8002a28:	2300      	movs	r3, #0
 8002a2a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	691b      	ldr	r3, [r3, #16]
 8002a32:	60fb      	str	r3, [r7, #12]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002a3a:	60fb      	str	r3, [r7, #12]

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	68db      	ldr	r3, [r3, #12]
 8002a40:	68fa      	ldr	r2, [r7, #12]
 8002a42:	4313      	orrs	r3, r2
 8002a44:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR2 */
  huart->Instance->CR2 = (uint32_t)tmpreg;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	68fa      	ldr	r2, [r7, #12]
 8002a4c:	611a      	str	r2, [r3, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	68db      	ldr	r3, [r3, #12]
 8002a54:	60fb      	str	r3, [r7, #12]

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8002a5c:	f023 030c 	bic.w	r3, r3, #12
 8002a60:	60fb      	str	r3, [r7, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	689a      	ldr	r2, [r3, #8]
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	691b      	ldr	r3, [r3, #16]
 8002a6a:	431a      	orrs	r2, r3
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	695b      	ldr	r3, [r3, #20]
 8002a70:	431a      	orrs	r2, r3
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	69db      	ldr	r3, [r3, #28]
 8002a76:	4313      	orrs	r3, r2
 8002a78:	68fa      	ldr	r2, [r7, #12]
 8002a7a:	4313      	orrs	r3, r2
 8002a7c:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR1 */
  huart->Instance->CR1 = (uint32_t)tmpreg;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	68fa      	ldr	r2, [r7, #12]
 8002a84:	60da      	str	r2, [r3, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	695b      	ldr	r3, [r3, #20]
 8002a8c:	60fb      	str	r3, [r7, #12]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002a94:	60fb      	str	r3, [r7, #12]
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	699b      	ldr	r3, [r3, #24]
 8002a9a:	68fa      	ldr	r2, [r7, #12]
 8002a9c:	4313      	orrs	r3, r2
 8002a9e:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR3 */
  huart->Instance->CR3 = (uint32_t)tmpreg;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	68fa      	ldr	r2, [r7, #12]
 8002aa6:	615a      	str	r2, [r3, #20]
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	69db      	ldr	r3, [r3, #28]
 8002aac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002ab0:	f040 80e4 	bne.w	8002c7c <UART_SetConfig+0x25c>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	4aab      	ldr	r2, [pc, #684]	; (8002d68 <UART_SetConfig+0x348>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d004      	beq.n	8002ac8 <UART_SetConfig+0xa8>
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	4aaa      	ldr	r2, [pc, #680]	; (8002d6c <UART_SetConfig+0x34c>)
 8002ac4:	4293      	cmp	r3, r2
 8002ac6:	d16c      	bne.n	8002ba2 <UART_SetConfig+0x182>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681c      	ldr	r4, [r3, #0]
 8002acc:	f001 fd1a 	bl	8004504 <HAL_RCC_GetPCLK2Freq>
 8002ad0:	4602      	mov	r2, r0
 8002ad2:	4613      	mov	r3, r2
 8002ad4:	009b      	lsls	r3, r3, #2
 8002ad6:	4413      	add	r3, r2
 8002ad8:	009a      	lsls	r2, r3, #2
 8002ada:	441a      	add	r2, r3
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	685b      	ldr	r3, [r3, #4]
 8002ae0:	005b      	lsls	r3, r3, #1
 8002ae2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ae6:	4aa2      	ldr	r2, [pc, #648]	; (8002d70 <UART_SetConfig+0x350>)
 8002ae8:	fba2 2303 	umull	r2, r3, r2, r3
 8002aec:	095b      	lsrs	r3, r3, #5
 8002aee:	011d      	lsls	r5, r3, #4
 8002af0:	f001 fd08 	bl	8004504 <HAL_RCC_GetPCLK2Freq>
 8002af4:	4602      	mov	r2, r0
 8002af6:	4613      	mov	r3, r2
 8002af8:	009b      	lsls	r3, r3, #2
 8002afa:	4413      	add	r3, r2
 8002afc:	009a      	lsls	r2, r3, #2
 8002afe:	441a      	add	r2, r3
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	685b      	ldr	r3, [r3, #4]
 8002b04:	005b      	lsls	r3, r3, #1
 8002b06:	fbb2 f6f3 	udiv	r6, r2, r3
 8002b0a:	f001 fcfb 	bl	8004504 <HAL_RCC_GetPCLK2Freq>
 8002b0e:	4602      	mov	r2, r0
 8002b10:	4613      	mov	r3, r2
 8002b12:	009b      	lsls	r3, r3, #2
 8002b14:	4413      	add	r3, r2
 8002b16:	009a      	lsls	r2, r3, #2
 8002b18:	441a      	add	r2, r3
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	685b      	ldr	r3, [r3, #4]
 8002b1e:	005b      	lsls	r3, r3, #1
 8002b20:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b24:	4a92      	ldr	r2, [pc, #584]	; (8002d70 <UART_SetConfig+0x350>)
 8002b26:	fba2 2303 	umull	r2, r3, r2, r3
 8002b2a:	095b      	lsrs	r3, r3, #5
 8002b2c:	2264      	movs	r2, #100	; 0x64
 8002b2e:	fb02 f303 	mul.w	r3, r2, r3
 8002b32:	1af3      	subs	r3, r6, r3
 8002b34:	00db      	lsls	r3, r3, #3
 8002b36:	3332      	adds	r3, #50	; 0x32
 8002b38:	4a8d      	ldr	r2, [pc, #564]	; (8002d70 <UART_SetConfig+0x350>)
 8002b3a:	fba2 2303 	umull	r2, r3, r2, r3
 8002b3e:	095b      	lsrs	r3, r3, #5
 8002b40:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
 8002b44:	005b      	lsls	r3, r3, #1
 8002b46:	441d      	add	r5, r3
 8002b48:	f001 fcdc 	bl	8004504 <HAL_RCC_GetPCLK2Freq>
 8002b4c:	4602      	mov	r2, r0
 8002b4e:	4613      	mov	r3, r2
 8002b50:	009b      	lsls	r3, r3, #2
 8002b52:	4413      	add	r3, r2
 8002b54:	009a      	lsls	r2, r3, #2
 8002b56:	441a      	add	r2, r3
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	685b      	ldr	r3, [r3, #4]
 8002b5c:	005b      	lsls	r3, r3, #1
 8002b5e:	fbb2 f6f3 	udiv	r6, r2, r3
 8002b62:	f001 fccf 	bl	8004504 <HAL_RCC_GetPCLK2Freq>
 8002b66:	4602      	mov	r2, r0
 8002b68:	4613      	mov	r3, r2
 8002b6a:	009b      	lsls	r3, r3, #2
 8002b6c:	4413      	add	r3, r2
 8002b6e:	009a      	lsls	r2, r3, #2
 8002b70:	441a      	add	r2, r3
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	685b      	ldr	r3, [r3, #4]
 8002b76:	005b      	lsls	r3, r3, #1
 8002b78:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b7c:	4a7c      	ldr	r2, [pc, #496]	; (8002d70 <UART_SetConfig+0x350>)
 8002b7e:	fba2 2303 	umull	r2, r3, r2, r3
 8002b82:	095b      	lsrs	r3, r3, #5
 8002b84:	2264      	movs	r2, #100	; 0x64
 8002b86:	fb02 f303 	mul.w	r3, r2, r3
 8002b8a:	1af3      	subs	r3, r6, r3
 8002b8c:	00db      	lsls	r3, r3, #3
 8002b8e:	3332      	adds	r3, #50	; 0x32
 8002b90:	4a77      	ldr	r2, [pc, #476]	; (8002d70 <UART_SetConfig+0x350>)
 8002b92:	fba2 2303 	umull	r2, r3, r2, r3
 8002b96:	095b      	lsrs	r3, r3, #5
 8002b98:	f003 0307 	and.w	r3, r3, #7
 8002b9c:	442b      	add	r3, r5
 8002b9e:	60a3      	str	r3, [r4, #8]
 8002ba0:	e154      	b.n	8002e4c <UART_SetConfig+0x42c>
    }
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681c      	ldr	r4, [r3, #0]
 8002ba6:	f001 fc8b 	bl	80044c0 <HAL_RCC_GetPCLK1Freq>
 8002baa:	4602      	mov	r2, r0
 8002bac:	4613      	mov	r3, r2
 8002bae:	009b      	lsls	r3, r3, #2
 8002bb0:	4413      	add	r3, r2
 8002bb2:	009a      	lsls	r2, r3, #2
 8002bb4:	441a      	add	r2, r3
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	685b      	ldr	r3, [r3, #4]
 8002bba:	005b      	lsls	r3, r3, #1
 8002bbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bc0:	4a6b      	ldr	r2, [pc, #428]	; (8002d70 <UART_SetConfig+0x350>)
 8002bc2:	fba2 2303 	umull	r2, r3, r2, r3
 8002bc6:	095b      	lsrs	r3, r3, #5
 8002bc8:	011d      	lsls	r5, r3, #4
 8002bca:	f001 fc79 	bl	80044c0 <HAL_RCC_GetPCLK1Freq>
 8002bce:	4602      	mov	r2, r0
 8002bd0:	4613      	mov	r3, r2
 8002bd2:	009b      	lsls	r3, r3, #2
 8002bd4:	4413      	add	r3, r2
 8002bd6:	009a      	lsls	r2, r3, #2
 8002bd8:	441a      	add	r2, r3
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	685b      	ldr	r3, [r3, #4]
 8002bde:	005b      	lsls	r3, r3, #1
 8002be0:	fbb2 f6f3 	udiv	r6, r2, r3
 8002be4:	f001 fc6c 	bl	80044c0 <HAL_RCC_GetPCLK1Freq>
 8002be8:	4602      	mov	r2, r0
 8002bea:	4613      	mov	r3, r2
 8002bec:	009b      	lsls	r3, r3, #2
 8002bee:	4413      	add	r3, r2
 8002bf0:	009a      	lsls	r2, r3, #2
 8002bf2:	441a      	add	r2, r3
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	685b      	ldr	r3, [r3, #4]
 8002bf8:	005b      	lsls	r3, r3, #1
 8002bfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bfe:	4a5c      	ldr	r2, [pc, #368]	; (8002d70 <UART_SetConfig+0x350>)
 8002c00:	fba2 2303 	umull	r2, r3, r2, r3
 8002c04:	095b      	lsrs	r3, r3, #5
 8002c06:	2264      	movs	r2, #100	; 0x64
 8002c08:	fb02 f303 	mul.w	r3, r2, r3
 8002c0c:	1af3      	subs	r3, r6, r3
 8002c0e:	00db      	lsls	r3, r3, #3
 8002c10:	3332      	adds	r3, #50	; 0x32
 8002c12:	4a57      	ldr	r2, [pc, #348]	; (8002d70 <UART_SetConfig+0x350>)
 8002c14:	fba2 2303 	umull	r2, r3, r2, r3
 8002c18:	095b      	lsrs	r3, r3, #5
 8002c1a:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
 8002c1e:	005b      	lsls	r3, r3, #1
 8002c20:	441d      	add	r5, r3
 8002c22:	f001 fc4d 	bl	80044c0 <HAL_RCC_GetPCLK1Freq>
 8002c26:	4602      	mov	r2, r0
 8002c28:	4613      	mov	r3, r2
 8002c2a:	009b      	lsls	r3, r3, #2
 8002c2c:	4413      	add	r3, r2
 8002c2e:	009a      	lsls	r2, r3, #2
 8002c30:	441a      	add	r2, r3
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	005b      	lsls	r3, r3, #1
 8002c38:	fbb2 f6f3 	udiv	r6, r2, r3
 8002c3c:	f001 fc40 	bl	80044c0 <HAL_RCC_GetPCLK1Freq>
 8002c40:	4602      	mov	r2, r0
 8002c42:	4613      	mov	r3, r2
 8002c44:	009b      	lsls	r3, r3, #2
 8002c46:	4413      	add	r3, r2
 8002c48:	009a      	lsls	r2, r3, #2
 8002c4a:	441a      	add	r2, r3
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	685b      	ldr	r3, [r3, #4]
 8002c50:	005b      	lsls	r3, r3, #1
 8002c52:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c56:	4a46      	ldr	r2, [pc, #280]	; (8002d70 <UART_SetConfig+0x350>)
 8002c58:	fba2 2303 	umull	r2, r3, r2, r3
 8002c5c:	095b      	lsrs	r3, r3, #5
 8002c5e:	2264      	movs	r2, #100	; 0x64
 8002c60:	fb02 f303 	mul.w	r3, r2, r3
 8002c64:	1af3      	subs	r3, r6, r3
 8002c66:	00db      	lsls	r3, r3, #3
 8002c68:	3332      	adds	r3, #50	; 0x32
 8002c6a:	4a41      	ldr	r2, [pc, #260]	; (8002d70 <UART_SetConfig+0x350>)
 8002c6c:	fba2 2303 	umull	r2, r3, r2, r3
 8002c70:	095b      	lsrs	r3, r3, #5
 8002c72:	f003 0307 	and.w	r3, r3, #7
 8002c76:	442b      	add	r3, r5
 8002c78:	60a3      	str	r3, [r4, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 8002c7a:	e0e7      	b.n	8002e4c <UART_SetConfig+0x42c>
    }
  }
  else
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	4a39      	ldr	r2, [pc, #228]	; (8002d68 <UART_SetConfig+0x348>)
 8002c82:	4293      	cmp	r3, r2
 8002c84:	d004      	beq.n	8002c90 <UART_SetConfig+0x270>
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	4a38      	ldr	r2, [pc, #224]	; (8002d6c <UART_SetConfig+0x34c>)
 8002c8c:	4293      	cmp	r3, r2
 8002c8e:	d171      	bne.n	8002d74 <UART_SetConfig+0x354>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681c      	ldr	r4, [r3, #0]
 8002c94:	f001 fc36 	bl	8004504 <HAL_RCC_GetPCLK2Freq>
 8002c98:	4602      	mov	r2, r0
 8002c9a:	4613      	mov	r3, r2
 8002c9c:	009b      	lsls	r3, r3, #2
 8002c9e:	4413      	add	r3, r2
 8002ca0:	009a      	lsls	r2, r3, #2
 8002ca2:	441a      	add	r2, r3
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	009b      	lsls	r3, r3, #2
 8002caa:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cae:	4a30      	ldr	r2, [pc, #192]	; (8002d70 <UART_SetConfig+0x350>)
 8002cb0:	fba2 2303 	umull	r2, r3, r2, r3
 8002cb4:	095b      	lsrs	r3, r3, #5
 8002cb6:	011d      	lsls	r5, r3, #4
 8002cb8:	f001 fc24 	bl	8004504 <HAL_RCC_GetPCLK2Freq>
 8002cbc:	4602      	mov	r2, r0
 8002cbe:	4613      	mov	r3, r2
 8002cc0:	009b      	lsls	r3, r3, #2
 8002cc2:	4413      	add	r3, r2
 8002cc4:	009a      	lsls	r2, r3, #2
 8002cc6:	441a      	add	r2, r3
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	685b      	ldr	r3, [r3, #4]
 8002ccc:	009b      	lsls	r3, r3, #2
 8002cce:	fbb2 f6f3 	udiv	r6, r2, r3
 8002cd2:	f001 fc17 	bl	8004504 <HAL_RCC_GetPCLK2Freq>
 8002cd6:	4602      	mov	r2, r0
 8002cd8:	4613      	mov	r3, r2
 8002cda:	009b      	lsls	r3, r3, #2
 8002cdc:	4413      	add	r3, r2
 8002cde:	009a      	lsls	r2, r3, #2
 8002ce0:	441a      	add	r2, r3
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	009b      	lsls	r3, r3, #2
 8002ce8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cec:	4a20      	ldr	r2, [pc, #128]	; (8002d70 <UART_SetConfig+0x350>)
 8002cee:	fba2 2303 	umull	r2, r3, r2, r3
 8002cf2:	095b      	lsrs	r3, r3, #5
 8002cf4:	2264      	movs	r2, #100	; 0x64
 8002cf6:	fb02 f303 	mul.w	r3, r2, r3
 8002cfa:	1af3      	subs	r3, r6, r3
 8002cfc:	011b      	lsls	r3, r3, #4
 8002cfe:	3332      	adds	r3, #50	; 0x32
 8002d00:	4a1b      	ldr	r2, [pc, #108]	; (8002d70 <UART_SetConfig+0x350>)
 8002d02:	fba2 2303 	umull	r2, r3, r2, r3
 8002d06:	095b      	lsrs	r3, r3, #5
 8002d08:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002d0c:	441d      	add	r5, r3
 8002d0e:	f001 fbf9 	bl	8004504 <HAL_RCC_GetPCLK2Freq>
 8002d12:	4602      	mov	r2, r0
 8002d14:	4613      	mov	r3, r2
 8002d16:	009b      	lsls	r3, r3, #2
 8002d18:	4413      	add	r3, r2
 8002d1a:	009a      	lsls	r2, r3, #2
 8002d1c:	441a      	add	r2, r3
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	685b      	ldr	r3, [r3, #4]
 8002d22:	009b      	lsls	r3, r3, #2
 8002d24:	fbb2 f6f3 	udiv	r6, r2, r3
 8002d28:	f001 fbec 	bl	8004504 <HAL_RCC_GetPCLK2Freq>
 8002d2c:	4602      	mov	r2, r0
 8002d2e:	4613      	mov	r3, r2
 8002d30:	009b      	lsls	r3, r3, #2
 8002d32:	4413      	add	r3, r2
 8002d34:	009a      	lsls	r2, r3, #2
 8002d36:	441a      	add	r2, r3
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	009b      	lsls	r3, r3, #2
 8002d3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d42:	4a0b      	ldr	r2, [pc, #44]	; (8002d70 <UART_SetConfig+0x350>)
 8002d44:	fba2 2303 	umull	r2, r3, r2, r3
 8002d48:	095b      	lsrs	r3, r3, #5
 8002d4a:	2264      	movs	r2, #100	; 0x64
 8002d4c:	fb02 f303 	mul.w	r3, r2, r3
 8002d50:	1af3      	subs	r3, r6, r3
 8002d52:	011b      	lsls	r3, r3, #4
 8002d54:	3332      	adds	r3, #50	; 0x32
 8002d56:	4a06      	ldr	r2, [pc, #24]	; (8002d70 <UART_SetConfig+0x350>)
 8002d58:	fba2 2303 	umull	r2, r3, r2, r3
 8002d5c:	095b      	lsrs	r3, r3, #5
 8002d5e:	f003 030f 	and.w	r3, r3, #15
 8002d62:	442b      	add	r3, r5
 8002d64:	60a3      	str	r3, [r4, #8]
 8002d66:	e071      	b.n	8002e4c <UART_SetConfig+0x42c>
 8002d68:	40011000 	.word	0x40011000
 8002d6c:	40011400 	.word	0x40011400
 8002d70:	51eb851f 	.word	0x51eb851f
    }
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681c      	ldr	r4, [r3, #0]
 8002d78:	f001 fba2 	bl	80044c0 <HAL_RCC_GetPCLK1Freq>
 8002d7c:	4602      	mov	r2, r0
 8002d7e:	4613      	mov	r3, r2
 8002d80:	009b      	lsls	r3, r3, #2
 8002d82:	4413      	add	r3, r2
 8002d84:	009a      	lsls	r2, r3, #2
 8002d86:	441a      	add	r2, r3
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	009b      	lsls	r3, r3, #2
 8002d8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d92:	4a30      	ldr	r2, [pc, #192]	; (8002e54 <UART_SetConfig+0x434>)
 8002d94:	fba2 2303 	umull	r2, r3, r2, r3
 8002d98:	095b      	lsrs	r3, r3, #5
 8002d9a:	011d      	lsls	r5, r3, #4
 8002d9c:	f001 fb90 	bl	80044c0 <HAL_RCC_GetPCLK1Freq>
 8002da0:	4602      	mov	r2, r0
 8002da2:	4613      	mov	r3, r2
 8002da4:	009b      	lsls	r3, r3, #2
 8002da6:	4413      	add	r3, r2
 8002da8:	009a      	lsls	r2, r3, #2
 8002daa:	441a      	add	r2, r3
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	685b      	ldr	r3, [r3, #4]
 8002db0:	009b      	lsls	r3, r3, #2
 8002db2:	fbb2 f6f3 	udiv	r6, r2, r3
 8002db6:	f001 fb83 	bl	80044c0 <HAL_RCC_GetPCLK1Freq>
 8002dba:	4602      	mov	r2, r0
 8002dbc:	4613      	mov	r3, r2
 8002dbe:	009b      	lsls	r3, r3, #2
 8002dc0:	4413      	add	r3, r2
 8002dc2:	009a      	lsls	r2, r3, #2
 8002dc4:	441a      	add	r2, r3
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	009b      	lsls	r3, r3, #2
 8002dcc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dd0:	4a20      	ldr	r2, [pc, #128]	; (8002e54 <UART_SetConfig+0x434>)
 8002dd2:	fba2 2303 	umull	r2, r3, r2, r3
 8002dd6:	095b      	lsrs	r3, r3, #5
 8002dd8:	2264      	movs	r2, #100	; 0x64
 8002dda:	fb02 f303 	mul.w	r3, r2, r3
 8002dde:	1af3      	subs	r3, r6, r3
 8002de0:	011b      	lsls	r3, r3, #4
 8002de2:	3332      	adds	r3, #50	; 0x32
 8002de4:	4a1b      	ldr	r2, [pc, #108]	; (8002e54 <UART_SetConfig+0x434>)
 8002de6:	fba2 2303 	umull	r2, r3, r2, r3
 8002dea:	095b      	lsrs	r3, r3, #5
 8002dec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002df0:	441d      	add	r5, r3
 8002df2:	f001 fb65 	bl	80044c0 <HAL_RCC_GetPCLK1Freq>
 8002df6:	4602      	mov	r2, r0
 8002df8:	4613      	mov	r3, r2
 8002dfa:	009b      	lsls	r3, r3, #2
 8002dfc:	4413      	add	r3, r2
 8002dfe:	009a      	lsls	r2, r3, #2
 8002e00:	441a      	add	r2, r3
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	685b      	ldr	r3, [r3, #4]
 8002e06:	009b      	lsls	r3, r3, #2
 8002e08:	fbb2 f6f3 	udiv	r6, r2, r3
 8002e0c:	f001 fb58 	bl	80044c0 <HAL_RCC_GetPCLK1Freq>
 8002e10:	4602      	mov	r2, r0
 8002e12:	4613      	mov	r3, r2
 8002e14:	009b      	lsls	r3, r3, #2
 8002e16:	4413      	add	r3, r2
 8002e18:	009a      	lsls	r2, r3, #2
 8002e1a:	441a      	add	r2, r3
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	009b      	lsls	r3, r3, #2
 8002e22:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e26:	4a0b      	ldr	r2, [pc, #44]	; (8002e54 <UART_SetConfig+0x434>)
 8002e28:	fba2 2303 	umull	r2, r3, r2, r3
 8002e2c:	095b      	lsrs	r3, r3, #5
 8002e2e:	2264      	movs	r2, #100	; 0x64
 8002e30:	fb02 f303 	mul.w	r3, r2, r3
 8002e34:	1af3      	subs	r3, r6, r3
 8002e36:	011b      	lsls	r3, r3, #4
 8002e38:	3332      	adds	r3, #50	; 0x32
 8002e3a:	4a06      	ldr	r2, [pc, #24]	; (8002e54 <UART_SetConfig+0x434>)
 8002e3c:	fba2 2303 	umull	r2, r3, r2, r3
 8002e40:	095b      	lsrs	r3, r3, #5
 8002e42:	f003 030f 	and.w	r3, r3, #15
 8002e46:	442b      	add	r3, r5
 8002e48:	60a3      	str	r3, [r4, #8]
    }
  }
}
 8002e4a:	e7ff      	b.n	8002e4c <UART_SetConfig+0x42c>
 8002e4c:	bf00      	nop
 8002e4e:	3714      	adds	r7, #20
 8002e50:	46bd      	mov	sp, r7
 8002e52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002e54:	51eb851f 	.word	0x51eb851f

08002e58 <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	b083      	sub	sp, #12
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
 8002e60:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002e68:	2b01      	cmp	r3, #1
 8002e6a:	d101      	bne.n	8002e70 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002e6c:	2302      	movs	r3, #2
 8002e6e:	e032      	b.n	8002ed6 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2201      	movs	r2, #1
 8002e74:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2202      	movs	r2, #2
 8002e7c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	687a      	ldr	r2, [r7, #4]
 8002e86:	6812      	ldr	r2, [r2, #0]
 8002e88:	6852      	ldr	r2, [r2, #4]
 8002e8a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002e8e:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	687a      	ldr	r2, [r7, #4]
 8002e96:	6812      	ldr	r2, [r2, #0]
 8002e98:	6851      	ldr	r1, [r2, #4]
 8002e9a:	683a      	ldr	r2, [r7, #0]
 8002e9c:	6812      	ldr	r2, [r2, #0]
 8002e9e:	430a      	orrs	r2, r1
 8002ea0:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	687a      	ldr	r2, [r7, #4]
 8002ea8:	6812      	ldr	r2, [r2, #0]
 8002eaa:	6892      	ldr	r2, [r2, #8]
 8002eac:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002eb0:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	687a      	ldr	r2, [r7, #4]
 8002eb8:	6812      	ldr	r2, [r2, #0]
 8002eba:	6891      	ldr	r1, [r2, #8]
 8002ebc:	683a      	ldr	r2, [r7, #0]
 8002ebe:	6852      	ldr	r2, [r2, #4]
 8002ec0:	430a      	orrs	r2, r1
 8002ec2:	609a      	str	r2, [r3, #8]
  
  htim->State = HAL_TIM_STATE_READY;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2201      	movs	r2, #1
 8002ec8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2200      	movs	r2, #0
 8002ed0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 8002ed4:	2300      	movs	r3, #0
} 
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	370c      	adds	r7, #12
 8002eda:	46bd      	mov	sp, r7
 8002edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee0:	4770      	bx	lr
 8002ee2:	bf00      	nop

08002ee4 <HAL_TIMEx_CommutationCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	b083      	sub	sp, #12
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8002eec:	bf00      	nop
 8002eee:	370c      	adds	r7, #12
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef6:	4770      	bx	lr

08002ef8 <HAL_TIMEx_BreakCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002ef8:	b480      	push	{r7}
 8002efa:	b083      	sub	sp, #12
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002f00:	bf00      	nop
 8002f02:	370c      	adds	r7, #12
 8002f04:	46bd      	mov	sp, r7
 8002f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0a:	4770      	bx	lr

08002f0c <HAL_TIM_Base_Init>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b082      	sub	sp, #8
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d101      	bne.n	8002f1e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	e01d      	b.n	8002f5a <HAL_TIM_Base_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002f24:	b2db      	uxtb	r3, r3
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d106      	bne.n	8002f38 <HAL_TIM_Base_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002f32:	6878      	ldr	r0, [r7, #4]
 8002f34:	f7fe faa0 	bl	8001478 <HAL_TIM_Base_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2202      	movs	r2, #2
 8002f3c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681a      	ldr	r2, [r3, #0]
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	3304      	adds	r3, #4
 8002f48:	4619      	mov	r1, r3
 8002f4a:	4610      	mov	r0, r2
 8002f4c:	f000 fb2e 	bl	80035ac <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2201      	movs	r2, #1
 8002f54:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 8002f58:	2300      	movs	r3, #0
}
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	3708      	adds	r7, #8
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bd80      	pop	{r7, pc}
 8002f62:	bf00      	nop

08002f64 <HAL_TIM_Base_Start_IT>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002f64:	b480      	push	{r7}
 8002f66:	b083      	sub	sp, #12
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	687a      	ldr	r2, [r7, #4]
 8002f72:	6812      	ldr	r2, [r2, #0]
 8002f74:	68d2      	ldr	r2, [r2, #12]
 8002f76:	f042 0201 	orr.w	r2, r2, #1
 8002f7a:	60da      	str	r2, [r3, #12]
      
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	687a      	ldr	r2, [r7, #4]
 8002f82:	6812      	ldr	r2, [r2, #0]
 8002f84:	6812      	ldr	r2, [r2, #0]
 8002f86:	f042 0201 	orr.w	r2, r2, #1
 8002f8a:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
 8002f8c:	2300      	movs	r3, #0
}
 8002f8e:	4618      	mov	r0, r3
 8002f90:	370c      	adds	r7, #12
 8002f92:	46bd      	mov	sp, r7
 8002f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f98:	4770      	bx	lr
 8002f9a:	bf00      	nop

08002f9c <HAL_TIM_PWM_Init>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b082      	sub	sp, #8
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d101      	bne.n	8002fae <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002faa:	2301      	movs	r3, #1
 8002fac:	e01d      	b.n	8002fea <HAL_TIM_PWM_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));

  if(htim->State == HAL_TIM_STATE_RESET)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002fb4:	b2db      	uxtb	r3, r3
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d106      	bne.n	8002fc8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002fc2:	6878      	ldr	r0, [r7, #4]
 8002fc4:	f000 f816 	bl	8002ff4 <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;  
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2202      	movs	r2, #2
 8002fcc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Init the base time for the PWM */  
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681a      	ldr	r2, [r3, #0]
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	3304      	adds	r3, #4
 8002fd8:	4619      	mov	r1, r3
 8002fda:	4610      	mov	r0, r2
 8002fdc:	f000 fae6 	bl	80035ac <TIM_Base_SetConfig>
   
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2201      	movs	r2, #1
 8002fe4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 8002fe8:	2300      	movs	r3, #0
}  
 8002fea:	4618      	mov	r0, r3
 8002fec:	3708      	adds	r7, #8
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}
 8002ff2:	bf00      	nop

08002ff4 <HAL_TIM_PWM_MspInit>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	b083      	sub	sp, #12
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002ffc:	bf00      	nop
 8002ffe:	370c      	adds	r7, #12
 8003000:	46bd      	mov	sp, r7
 8003002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003006:	4770      	bx	lr

08003008 <HAL_TIM_IRQHandler>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b082      	sub	sp, #8
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	691b      	ldr	r3, [r3, #16]
 8003016:	f003 0302 	and.w	r3, r3, #2
 800301a:	2b00      	cmp	r3, #0
 800301c:	d022      	beq.n	8003064 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	68db      	ldr	r3, [r3, #12]
 8003024:	f003 0302 	and.w	r3, r3, #2
 8003028:	2b00      	cmp	r3, #0
 800302a:	d01b      	beq.n	8003064 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f06f 0202 	mvn.w	r2, #2
 8003034:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2201      	movs	r2, #1
 800303a:	761a      	strb	r2, [r3, #24]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	699b      	ldr	r3, [r3, #24]
 8003042:	f003 0303 	and.w	r3, r3, #3
 8003046:	2b00      	cmp	r3, #0
 8003048:	d003      	beq.n	8003052 <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 800304a:	6878      	ldr	r0, [r7, #4]
 800304c:	f000 fa90 	bl	8003570 <HAL_TIM_IC_CaptureCallback>
 8003050:	e005      	b.n	800305e <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003052:	6878      	ldr	r0, [r7, #4]
 8003054:	f000 fa82 	bl	800355c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003058:	6878      	ldr	r0, [r7, #4]
 800305a:	f000 fa93 	bl	8003584 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	2200      	movs	r2, #0
 8003062:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	691b      	ldr	r3, [r3, #16]
 800306a:	f003 0304 	and.w	r3, r3, #4
 800306e:	2b00      	cmp	r3, #0
 8003070:	d022      	beq.n	80030b8 <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	68db      	ldr	r3, [r3, #12]
 8003078:	f003 0304 	and.w	r3, r3, #4
 800307c:	2b00      	cmp	r3, #0
 800307e:	d01b      	beq.n	80030b8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f06f 0204 	mvn.w	r2, #4
 8003088:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2202      	movs	r2, #2
 800308e:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	699b      	ldr	r3, [r3, #24]
 8003096:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800309a:	2b00      	cmp	r3, #0
 800309c:	d003      	beq.n	80030a6 <HAL_TIM_IRQHandler+0x9e>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800309e:	6878      	ldr	r0, [r7, #4]
 80030a0:	f000 fa66 	bl	8003570 <HAL_TIM_IC_CaptureCallback>
 80030a4:	e005      	b.n	80030b2 <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80030a6:	6878      	ldr	r0, [r7, #4]
 80030a8:	f000 fa58 	bl	800355c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80030ac:	6878      	ldr	r0, [r7, #4]
 80030ae:	f000 fa69 	bl	8003584 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	2200      	movs	r2, #0
 80030b6:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	691b      	ldr	r3, [r3, #16]
 80030be:	f003 0308 	and.w	r3, r3, #8
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d022      	beq.n	800310c <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	68db      	ldr	r3, [r3, #12]
 80030cc:	f003 0308 	and.w	r3, r3, #8
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d01b      	beq.n	800310c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f06f 0208 	mvn.w	r2, #8
 80030dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	2204      	movs	r2, #4
 80030e2:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	69db      	ldr	r3, [r3, #28]
 80030ea:	f003 0303 	and.w	r3, r3, #3
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d003      	beq.n	80030fa <HAL_TIM_IRQHandler+0xf2>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 80030f2:	6878      	ldr	r0, [r7, #4]
 80030f4:	f000 fa3c 	bl	8003570 <HAL_TIM_IC_CaptureCallback>
 80030f8:	e005      	b.n	8003106 <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80030fa:	6878      	ldr	r0, [r7, #4]
 80030fc:	f000 fa2e 	bl	800355c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 8003100:	6878      	ldr	r0, [r7, #4]
 8003102:	f000 fa3f 	bl	8003584 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2200      	movs	r2, #0
 800310a:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	691b      	ldr	r3, [r3, #16]
 8003112:	f003 0310 	and.w	r3, r3, #16
 8003116:	2b00      	cmp	r3, #0
 8003118:	d022      	beq.n	8003160 <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	68db      	ldr	r3, [r3, #12]
 8003120:	f003 0310 	and.w	r3, r3, #16
 8003124:	2b00      	cmp	r3, #0
 8003126:	d01b      	beq.n	8003160 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f06f 0210 	mvn.w	r2, #16
 8003130:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	2208      	movs	r2, #8
 8003136:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	69db      	ldr	r3, [r3, #28]
 800313e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003142:	2b00      	cmp	r3, #0
 8003144:	d003      	beq.n	800314e <HAL_TIM_IRQHandler+0x146>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8003146:	6878      	ldr	r0, [r7, #4]
 8003148:	f000 fa12 	bl	8003570 <HAL_TIM_IC_CaptureCallback>
 800314c:	e005      	b.n	800315a <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800314e:	6878      	ldr	r0, [r7, #4]
 8003150:	f000 fa04 	bl	800355c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003154:	6878      	ldr	r0, [r7, #4]
 8003156:	f000 fa15 	bl	8003584 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2200      	movs	r2, #0
 800315e:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	691b      	ldr	r3, [r3, #16]
 8003166:	f003 0301 	and.w	r3, r3, #1
 800316a:	2b00      	cmp	r3, #0
 800316c:	d00e      	beq.n	800318c <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	68db      	ldr	r3, [r3, #12]
 8003174:	f003 0301 	and.w	r3, r3, #1
 8003178:	2b00      	cmp	r3, #0
 800317a:	d007      	beq.n	800318c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f06f 0201 	mvn.w	r2, #1
 8003184:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8003186:	6878      	ldr	r0, [r7, #4]
 8003188:	f7fe fe66 	bl	8001e58 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	691b      	ldr	r3, [r3, #16]
 8003192:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003196:	2b00      	cmp	r3, #0
 8003198:	d00e      	beq.n	80031b8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	68db      	ldr	r3, [r3, #12]
 80031a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d007      	beq.n	80031b8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80031b0:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80031b2:	6878      	ldr	r0, [r7, #4]
 80031b4:	f7ff fea0 	bl	8002ef8 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	691b      	ldr	r3, [r3, #16]
 80031be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d00e      	beq.n	80031e4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	68db      	ldr	r3, [r3, #12]
 80031cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d007      	beq.n	80031e4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80031dc:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80031de:	6878      	ldr	r0, [r7, #4]
 80031e0:	f000 f9da 	bl	8003598 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	691b      	ldr	r3, [r3, #16]
 80031ea:	f003 0320 	and.w	r3, r3, #32
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d00e      	beq.n	8003210 <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	68db      	ldr	r3, [r3, #12]
 80031f8:	f003 0320 	and.w	r3, r3, #32
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d007      	beq.n	8003210 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f06f 0220 	mvn.w	r2, #32
 8003208:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 800320a:	6878      	ldr	r0, [r7, #4]
 800320c:	f7ff fe6a 	bl	8002ee4 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 8003210:	bf00      	nop
 8003212:	3708      	adds	r7, #8
 8003214:	46bd      	mov	sp, r7
 8003216:	bd80      	pop	{r7, pc}

08003218 <HAL_TIM_PWM_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b084      	sub	sp, #16
 800321c:	af00      	add	r7, sp, #0
 800321e:	60f8      	str	r0, [r7, #12]
 8003220:	60b9      	str	r1, [r7, #8]
 8003222:	607a      	str	r2, [r7, #4]
  __HAL_LOCK(htim);
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800322a:	2b01      	cmp	r3, #1
 800322c:	d101      	bne.n	8003232 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800322e:	2302      	movs	r3, #2
 8003230:	e0b4      	b.n	800339c <HAL_TIM_PWM_ConfigChannel+0x184>
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	2201      	movs	r2, #1
 8003236:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  assert_param(IS_TIM_CHANNELS(Channel)); 
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  htim->State = HAL_TIM_STATE_BUSY;
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	2202      	movs	r2, #2
 800323e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  switch (Channel)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2b0c      	cmp	r3, #12
 8003246:	f200 809f 	bhi.w	8003388 <HAL_TIM_PWM_ConfigChannel+0x170>
 800324a:	a201      	add	r2, pc, #4	; (adr r2, 8003250 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800324c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003250:	08003285 	.word	0x08003285
 8003254:	08003389 	.word	0x08003389
 8003258:	08003389 	.word	0x08003389
 800325c:	08003389 	.word	0x08003389
 8003260:	080032c5 	.word	0x080032c5
 8003264:	08003389 	.word	0x08003389
 8003268:	08003389 	.word	0x08003389
 800326c:	08003389 	.word	0x08003389
 8003270:	08003307 	.word	0x08003307
 8003274:	08003389 	.word	0x08003389
 8003278:	08003389 	.word	0x08003389
 800327c:	08003389 	.word	0x08003389
 8003280:	08003347 	.word	0x08003347
  {
    case TIM_CHANNEL_1:
    {
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	68b9      	ldr	r1, [r7, #8]
 800328a:	4618      	mov	r0, r3
 800328c:	f000 fab0 	bl	80037f0 <TIM_OC1_SetConfig>
      
      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	68fa      	ldr	r2, [r7, #12]
 8003296:	6812      	ldr	r2, [r2, #0]
 8003298:	6992      	ldr	r2, [r2, #24]
 800329a:	f042 0208 	orr.w	r2, r2, #8
 800329e:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	68fa      	ldr	r2, [r7, #12]
 80032a6:	6812      	ldr	r2, [r2, #0]
 80032a8:	6992      	ldr	r2, [r2, #24]
 80032aa:	f022 0204 	bic.w	r2, r2, #4
 80032ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	68fa      	ldr	r2, [r7, #12]
 80032b6:	6812      	ldr	r2, [r2, #0]
 80032b8:	6991      	ldr	r1, [r2, #24]
 80032ba:	68ba      	ldr	r2, [r7, #8]
 80032bc:	6912      	ldr	r2, [r2, #16]
 80032be:	430a      	orrs	r2, r1
 80032c0:	619a      	str	r2, [r3, #24]
    }
    break;
 80032c2:	e062      	b.n	800338a <HAL_TIM_PWM_ConfigChannel+0x172>
    
    case TIM_CHANNEL_2:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	68b9      	ldr	r1, [r7, #8]
 80032ca:	4618      	mov	r0, r3
 80032cc:	f000 fa18 	bl	8003700 <TIM_OC2_SetConfig>
      
      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	68fa      	ldr	r2, [r7, #12]
 80032d6:	6812      	ldr	r2, [r2, #0]
 80032d8:	6992      	ldr	r2, [r2, #24]
 80032da:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80032de:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	68fa      	ldr	r2, [r7, #12]
 80032e6:	6812      	ldr	r2, [r2, #0]
 80032e8:	6992      	ldr	r2, [r2, #24]
 80032ea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80032ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	68fa      	ldr	r2, [r7, #12]
 80032f6:	6812      	ldr	r2, [r2, #0]
 80032f8:	6991      	ldr	r1, [r2, #24]
 80032fa:	68ba      	ldr	r2, [r7, #8]
 80032fc:	6912      	ldr	r2, [r2, #16]
 80032fe:	0212      	lsls	r2, r2, #8
 8003300:	430a      	orrs	r2, r1
 8003302:	619a      	str	r2, [r3, #24]
    }
    break;
 8003304:	e041      	b.n	800338a <HAL_TIM_PWM_ConfigChannel+0x172>
    
    case TIM_CHANNEL_3:
    {
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	68b9      	ldr	r1, [r7, #8]
 800330c:	4618      	mov	r0, r3
 800330e:	f000 fae3 	bl	80038d8 <TIM_OC3_SetConfig>
      
      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	68fa      	ldr	r2, [r7, #12]
 8003318:	6812      	ldr	r2, [r2, #0]
 800331a:	69d2      	ldr	r2, [r2, #28]
 800331c:	f042 0208 	orr.w	r2, r2, #8
 8003320:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	68fa      	ldr	r2, [r7, #12]
 8003328:	6812      	ldr	r2, [r2, #0]
 800332a:	69d2      	ldr	r2, [r2, #28]
 800332c:	f022 0204 	bic.w	r2, r2, #4
 8003330:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	68fa      	ldr	r2, [r7, #12]
 8003338:	6812      	ldr	r2, [r2, #0]
 800333a:	69d1      	ldr	r1, [r2, #28]
 800333c:	68ba      	ldr	r2, [r7, #8]
 800333e:	6912      	ldr	r2, [r2, #16]
 8003340:	430a      	orrs	r2, r1
 8003342:	61da      	str	r2, [r3, #28]
    }
    break;
 8003344:	e021      	b.n	800338a <HAL_TIM_PWM_ConfigChannel+0x172>
    
    case TIM_CHANNEL_4:
    {
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	68b9      	ldr	r1, [r7, #8]
 800334c:	4618      	mov	r0, r3
 800334e:	f000 fb3b 	bl	80039c8 <TIM_OC4_SetConfig>
      
      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	68fa      	ldr	r2, [r7, #12]
 8003358:	6812      	ldr	r2, [r2, #0]
 800335a:	69d2      	ldr	r2, [r2, #28]
 800335c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003360:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	68fa      	ldr	r2, [r7, #12]
 8003368:	6812      	ldr	r2, [r2, #0]
 800336a:	69d2      	ldr	r2, [r2, #28]
 800336c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003370:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	68fa      	ldr	r2, [r7, #12]
 8003378:	6812      	ldr	r2, [r2, #0]
 800337a:	69d1      	ldr	r1, [r2, #28]
 800337c:	68ba      	ldr	r2, [r7, #8]
 800337e:	6912      	ldr	r2, [r2, #16]
 8003380:	0212      	lsls	r2, r2, #8
 8003382:	430a      	orrs	r2, r1
 8003384:	61da      	str	r2, [r3, #28]
    }
    break;
 8003386:	e000      	b.n	800338a <HAL_TIM_PWM_ConfigChannel+0x172>
    
    default:
    break;    
 8003388:	bf00      	nop
  }
  
  htim->State = HAL_TIM_STATE_READY;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	2201      	movs	r2, #1
 800338e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  __HAL_UNLOCK(htim);
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	2200      	movs	r2, #0
 8003396:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 800339a:	2300      	movs	r3, #0
}
 800339c:	4618      	mov	r0, r3
 800339e:	3710      	adds	r7, #16
 80033a0:	46bd      	mov	sp, r7
 80033a2:	bd80      	pop	{r7, pc}

080033a4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig: pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral. 
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b084      	sub	sp, #16
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
 80033ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 80033ae:	2300      	movs	r3, #0
 80033b0:	60fb      	str	r3, [r7, #12]
    
  /* Process Locked */
  __HAL_LOCK(htim);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80033b8:	2b01      	cmp	r3, #1
 80033ba:	d101      	bne.n	80033c0 <HAL_TIM_ConfigClockSource+0x1c>
 80033bc:	2302      	movs	r3, #2
 80033be:	e0c8      	b.n	8003552 <HAL_TIM_ConfigClockSource+0x1ae>
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2201      	movs	r2, #1
 80033c4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	2202      	movs	r2, #2
 80033cc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
  
  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	689b      	ldr	r3, [r3, #8]
 80033d6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80033de:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80033e6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	68fa      	ldr	r2, [r7, #12]
 80033ee:	609a      	str	r2, [r3, #8]
  
  switch (sClockSourceConfig->ClockSource)
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	2b40      	cmp	r3, #64	; 0x40
 80033f6:	d077      	beq.n	80034e8 <HAL_TIM_ConfigClockSource+0x144>
 80033f8:	2b40      	cmp	r3, #64	; 0x40
 80033fa:	d80e      	bhi.n	800341a <HAL_TIM_ConfigClockSource+0x76>
 80033fc:	2b10      	cmp	r3, #16
 80033fe:	f000 808a 	beq.w	8003516 <HAL_TIM_ConfigClockSource+0x172>
 8003402:	2b10      	cmp	r3, #16
 8003404:	d802      	bhi.n	800340c <HAL_TIM_ConfigClockSource+0x68>
 8003406:	2b00      	cmp	r3, #0
 8003408:	d07e      	beq.n	8003508 <HAL_TIM_ConfigClockSource+0x164>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;
    
    default:
    break;    
 800340a:	e099      	b.n	8003540 <HAL_TIM_ConfigClockSource+0x19c>
  tmpsmcr = htim->Instance->SMCR;
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
  htim->Instance->SMCR = tmpsmcr;
  
  switch (sClockSourceConfig->ClockSource)
 800340c:	2b20      	cmp	r3, #32
 800340e:	f000 8089 	beq.w	8003524 <HAL_TIM_ConfigClockSource+0x180>
 8003412:	2b30      	cmp	r3, #48	; 0x30
 8003414:	f000 808d 	beq.w	8003532 <HAL_TIM_ConfigClockSource+0x18e>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;
    
    default:
    break;    
 8003418:	e092      	b.n	8003540 <HAL_TIM_ConfigClockSource+0x19c>
  tmpsmcr = htim->Instance->SMCR;
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
  htim->Instance->SMCR = tmpsmcr;
  
  switch (sClockSourceConfig->ClockSource)
 800341a:	2b70      	cmp	r3, #112	; 0x70
 800341c:	d016      	beq.n	800344c <HAL_TIM_ConfigClockSource+0xa8>
 800341e:	2b70      	cmp	r3, #112	; 0x70
 8003420:	d804      	bhi.n	800342c <HAL_TIM_ConfigClockSource+0x88>
 8003422:	2b50      	cmp	r3, #80	; 0x50
 8003424:	d040      	beq.n	80034a8 <HAL_TIM_ConfigClockSource+0x104>
 8003426:	2b60      	cmp	r3, #96	; 0x60
 8003428:	d04e      	beq.n	80034c8 <HAL_TIM_ConfigClockSource+0x124>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;
    
    default:
    break;    
 800342a:	e089      	b.n	8003540 <HAL_TIM_ConfigClockSource+0x19c>
  tmpsmcr = htim->Instance->SMCR;
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
  htim->Instance->SMCR = tmpsmcr;
  
  switch (sClockSourceConfig->ClockSource)
 800342c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003430:	d003      	beq.n	800343a <HAL_TIM_ConfigClockSource+0x96>
 8003432:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003436:	d024      	beq.n	8003482 <HAL_TIM_ConfigClockSource+0xde>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;
    
    default:
    break;    
 8003438:	e082      	b.n	8003540 <HAL_TIM_ConfigClockSource+0x19c>
    case TIM_CLOCKSOURCE_INTERNAL:
    { 
      assert_param(IS_TIM_INSTANCE(htim->Instance));
      
      /* Disable slave mode to clock the prescaler directly with the internal clock */
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	687a      	ldr	r2, [r7, #4]
 8003440:	6812      	ldr	r2, [r2, #0]
 8003442:	6892      	ldr	r2, [r2, #8]
 8003444:	f022 0207 	bic.w	r2, r2, #7
 8003448:	609a      	str	r2, [r3, #8]
    }
    break;
 800344a:	e079      	b.n	8003540 <HAL_TIM_ConfigClockSource+0x19c>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance, 
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6818      	ldr	r0, [r3, #0]
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	6899      	ldr	r1, [r3, #8]
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	685a      	ldr	r2, [r3, #4]
 8003458:	683b      	ldr	r3, [r7, #0]
 800345a:	68db      	ldr	r3, [r3, #12]
 800345c:	f000 fb9c 	bl	8003b98 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler, 
                        sClockSourceConfig->ClockPolarity, 
                        sClockSourceConfig->ClockFilter);
      /* Get the TIMx SMCR register value */
      tmpsmcr = htim->Instance->SMCR;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	689b      	ldr	r3, [r3, #8]
 8003466:	60fb      	str	r3, [r7, #12]
      /* Reset the SMS and TS Bits */
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800346e:	60fb      	str	r3, [r7, #12]
      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003476:	60fb      	str	r3, [r7, #12]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	68fa      	ldr	r2, [r7, #12]
 800347e:	609a      	str	r2, [r3, #8]
    }
    break;
 8003480:	e05e      	b.n	8003540 <HAL_TIM_ConfigClockSource+0x19c>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance, 
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6818      	ldr	r0, [r3, #0]
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	6899      	ldr	r1, [r3, #8]
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	685a      	ldr	r2, [r3, #4]
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	68db      	ldr	r3, [r3, #12]
 8003492:	f000 fb81 	bl	8003b98 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler, 
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	687a      	ldr	r2, [r7, #4]
 800349c:	6812      	ldr	r2, [r2, #0]
 800349e:	6892      	ldr	r2, [r2, #8]
 80034a0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80034a4:	609a      	str	r2, [r3, #8]
    }
    break;
 80034a6:	e04b      	b.n	8003540 <HAL_TIM_ConfigClockSource+0x19c>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance, 
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6818      	ldr	r0, [r3, #0]
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	6859      	ldr	r1, [r3, #4]
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	68db      	ldr	r3, [r3, #12]
 80034b4:	461a      	mov	r2, r3
 80034b6:	f000 fae7 	bl	8003a88 <TIM_TI1_ConfigInputStage>
                        sClockSourceConfig->ClockPolarity, 
                        sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	2150      	movs	r1, #80	; 0x50
 80034c0:	4618      	mov	r0, r3
 80034c2:	f000 fb49 	bl	8003b58 <TIM_ITRx_SetConfig>
    }
    break;
 80034c6:	e03b      	b.n	8003540 <HAL_TIM_ConfigClockSource+0x19c>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance, 
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6818      	ldr	r0, [r3, #0]
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	6859      	ldr	r1, [r3, #4]
 80034d0:	683b      	ldr	r3, [r7, #0]
 80034d2:	68db      	ldr	r3, [r3, #12]
 80034d4:	461a      	mov	r2, r3
 80034d6:	f000 fb0b 	bl	8003af0 <TIM_TI2_ConfigInputStage>
                        sClockSourceConfig->ClockPolarity, 
                        sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	2160      	movs	r1, #96	; 0x60
 80034e0:	4618      	mov	r0, r3
 80034e2:	f000 fb39 	bl	8003b58 <TIM_ITRx_SetConfig>
    }
    break;
 80034e6:	e02b      	b.n	8003540 <HAL_TIM_ConfigClockSource+0x19c>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance, 
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6818      	ldr	r0, [r3, #0]
 80034ec:	683b      	ldr	r3, [r7, #0]
 80034ee:	6859      	ldr	r1, [r3, #4]
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	68db      	ldr	r3, [r3, #12]
 80034f4:	461a      	mov	r2, r3
 80034f6:	f000 fac7 	bl	8003a88 <TIM_TI1_ConfigInputStage>
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	2140      	movs	r1, #64	; 0x40
 8003500:	4618      	mov	r0, r3
 8003502:	f000 fb29 	bl	8003b58 <TIM_ITRx_SetConfig>
    }
    break;
 8003506:	e01b      	b.n	8003540 <HAL_TIM_ConfigClockSource+0x19c>
    case TIM_CLOCKSOURCE_ITR0:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	2100      	movs	r1, #0
 800350e:	4618      	mov	r0, r3
 8003510:	f000 fb22 	bl	8003b58 <TIM_ITRx_SetConfig>
    }
    break;
 8003514:	e014      	b.n	8003540 <HAL_TIM_ConfigClockSource+0x19c>
    case TIM_CLOCKSOURCE_ITR1:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	2110      	movs	r1, #16
 800351c:	4618      	mov	r0, r3
 800351e:	f000 fb1b 	bl	8003b58 <TIM_ITRx_SetConfig>
    }
    break;
 8003522:	e00d      	b.n	8003540 <HAL_TIM_ConfigClockSource+0x19c>
    case TIM_CLOCKSOURCE_ITR2:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	2120      	movs	r1, #32
 800352a:	4618      	mov	r0, r3
 800352c:	f000 fb14 	bl	8003b58 <TIM_ITRx_SetConfig>
    }
    break;
 8003530:	e006      	b.n	8003540 <HAL_TIM_ConfigClockSource+0x19c>
    case TIM_CLOCKSOURCE_ITR3:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	2130      	movs	r1, #48	; 0x30
 8003538:	4618      	mov	r0, r3
 800353a:	f000 fb0d 	bl	8003b58 <TIM_ITRx_SetConfig>
    }
    break;
 800353e:	bf00      	nop
    
    default:
    break;    
  }
  htim->State = HAL_TIM_STATE_READY;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2201      	movs	r2, #1
 8003544:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2200      	movs	r2, #0
 800354c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 8003550:	2300      	movs	r3, #0
}
 8003552:	4618      	mov	r0, r3
 8003554:	3710      	adds	r7, #16
 8003556:	46bd      	mov	sp, r7
 8003558:	bd80      	pop	{r7, pc}
 800355a:	bf00      	nop

0800355c <HAL_TIM_OC_DelayElapsedCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800355c:	b480      	push	{r7}
 800355e:	b083      	sub	sp, #12
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003564:	bf00      	nop
 8003566:	370c      	adds	r7, #12
 8003568:	46bd      	mov	sp, r7
 800356a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356e:	4770      	bx	lr

08003570 <HAL_TIM_IC_CaptureCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003570:	b480      	push	{r7}
 8003572:	b083      	sub	sp, #12
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003578:	bf00      	nop
 800357a:	370c      	adds	r7, #12
 800357c:	46bd      	mov	sp, r7
 800357e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003582:	4770      	bx	lr

08003584 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003584:	b480      	push	{r7}
 8003586:	b083      	sub	sp, #12
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800358c:	bf00      	nop
 800358e:	370c      	adds	r7, #12
 8003590:	46bd      	mov	sp, r7
 8003592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003596:	4770      	bx	lr

08003598 <HAL_TIM_TriggerCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003598:	b480      	push	{r7}
 800359a:	b083      	sub	sp, #12
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80035a0:	bf00      	nop
 80035a2:	370c      	adds	r7, #12
 80035a4:	46bd      	mov	sp, r7
 80035a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035aa:	4770      	bx	lr

080035ac <TIM_Base_SetConfig>:
  * @param  TIMx: TIM peripheral
  * @param  Structure: pointer on TIM Time Base required parameters  
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80035ac:	b480      	push	{r7}
 80035ae:	b085      	sub	sp, #20
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
 80035b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 80035b6:	2300      	movs	r3, #0
 80035b8:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	60fb      	str	r3, [r7, #12]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	4a44      	ldr	r2, [pc, #272]	; (80036d4 <TIM_Base_SetConfig+0x128>)
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d013      	beq.n	80035f0 <TIM_Base_SetConfig+0x44>
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035ce:	d00f      	beq.n	80035f0 <TIM_Base_SetConfig+0x44>
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	4a41      	ldr	r2, [pc, #260]	; (80036d8 <TIM_Base_SetConfig+0x12c>)
 80035d4:	4293      	cmp	r3, r2
 80035d6:	d00b      	beq.n	80035f0 <TIM_Base_SetConfig+0x44>
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	4a40      	ldr	r2, [pc, #256]	; (80036dc <TIM_Base_SetConfig+0x130>)
 80035dc:	4293      	cmp	r3, r2
 80035de:	d007      	beq.n	80035f0 <TIM_Base_SetConfig+0x44>
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	4a3f      	ldr	r2, [pc, #252]	; (80036e0 <TIM_Base_SetConfig+0x134>)
 80035e4:	4293      	cmp	r3, r2
 80035e6:	d003      	beq.n	80035f0 <TIM_Base_SetConfig+0x44>
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	4a3e      	ldr	r2, [pc, #248]	; (80036e4 <TIM_Base_SetConfig+0x138>)
 80035ec:	4293      	cmp	r3, r2
 80035ee:	d101      	bne.n	80035f4 <TIM_Base_SetConfig+0x48>
 80035f0:	2301      	movs	r3, #1
 80035f2:	e000      	b.n	80035f6 <TIM_Base_SetConfig+0x4a>
 80035f4:	2300      	movs	r3, #0
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d008      	beq.n	800360c <TIM_Base_SetConfig+0x60>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003600:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	685b      	ldr	r3, [r3, #4]
 8003606:	68fa      	ldr	r2, [r7, #12]
 8003608:	4313      	orrs	r3, r2
 800360a:	60fb      	str	r3, [r7, #12]
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	4a31      	ldr	r2, [pc, #196]	; (80036d4 <TIM_Base_SetConfig+0x128>)
 8003610:	4293      	cmp	r3, r2
 8003612:	d02b      	beq.n	800366c <TIM_Base_SetConfig+0xc0>
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800361a:	d027      	beq.n	800366c <TIM_Base_SetConfig+0xc0>
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	4a2e      	ldr	r2, [pc, #184]	; (80036d8 <TIM_Base_SetConfig+0x12c>)
 8003620:	4293      	cmp	r3, r2
 8003622:	d023      	beq.n	800366c <TIM_Base_SetConfig+0xc0>
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	4a2d      	ldr	r2, [pc, #180]	; (80036dc <TIM_Base_SetConfig+0x130>)
 8003628:	4293      	cmp	r3, r2
 800362a:	d01f      	beq.n	800366c <TIM_Base_SetConfig+0xc0>
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	4a2c      	ldr	r2, [pc, #176]	; (80036e0 <TIM_Base_SetConfig+0x134>)
 8003630:	4293      	cmp	r3, r2
 8003632:	d01b      	beq.n	800366c <TIM_Base_SetConfig+0xc0>
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	4a2b      	ldr	r2, [pc, #172]	; (80036e4 <TIM_Base_SetConfig+0x138>)
 8003638:	4293      	cmp	r3, r2
 800363a:	d017      	beq.n	800366c <TIM_Base_SetConfig+0xc0>
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	4a2a      	ldr	r2, [pc, #168]	; (80036e8 <TIM_Base_SetConfig+0x13c>)
 8003640:	4293      	cmp	r3, r2
 8003642:	d013      	beq.n	800366c <TIM_Base_SetConfig+0xc0>
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	4a29      	ldr	r2, [pc, #164]	; (80036ec <TIM_Base_SetConfig+0x140>)
 8003648:	4293      	cmp	r3, r2
 800364a:	d00f      	beq.n	800366c <TIM_Base_SetConfig+0xc0>
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	4a28      	ldr	r2, [pc, #160]	; (80036f0 <TIM_Base_SetConfig+0x144>)
 8003650:	4293      	cmp	r3, r2
 8003652:	d00b      	beq.n	800366c <TIM_Base_SetConfig+0xc0>
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	4a27      	ldr	r2, [pc, #156]	; (80036f4 <TIM_Base_SetConfig+0x148>)
 8003658:	4293      	cmp	r3, r2
 800365a:	d007      	beq.n	800366c <TIM_Base_SetConfig+0xc0>
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	4a26      	ldr	r2, [pc, #152]	; (80036f8 <TIM_Base_SetConfig+0x14c>)
 8003660:	4293      	cmp	r3, r2
 8003662:	d003      	beq.n	800366c <TIM_Base_SetConfig+0xc0>
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	4a25      	ldr	r2, [pc, #148]	; (80036fc <TIM_Base_SetConfig+0x150>)
 8003668:	4293      	cmp	r3, r2
 800366a:	d101      	bne.n	8003670 <TIM_Base_SetConfig+0xc4>
 800366c:	2301      	movs	r3, #1
 800366e:	e000      	b.n	8003672 <TIM_Base_SetConfig+0xc6>
 8003670:	2300      	movs	r3, #0
 8003672:	2b00      	cmp	r3, #0
 8003674:	d008      	beq.n	8003688 <TIM_Base_SetConfig+0xdc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800367c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	68db      	ldr	r3, [r3, #12]
 8003682:	68fa      	ldr	r2, [r7, #12]
 8003684:	4313      	orrs	r3, r2
 8003686:	60fb      	str	r3, [r7, #12]
  }

  TIMx->CR1 = tmpcr1;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	68fa      	ldr	r2, [r7, #12]
 800368c:	601a      	str	r2, [r3, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800368e:	683b      	ldr	r3, [r7, #0]
 8003690:	689a      	ldr	r2, [r3, #8]
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	681a      	ldr	r2, [r3, #0]
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	629a      	str	r2, [r3, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	4a0c      	ldr	r2, [pc, #48]	; (80036d4 <TIM_Base_SetConfig+0x128>)
 80036a2:	4293      	cmp	r3, r2
 80036a4:	d003      	beq.n	80036ae <TIM_Base_SetConfig+0x102>
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	4a0e      	ldr	r2, [pc, #56]	; (80036e4 <TIM_Base_SetConfig+0x138>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d101      	bne.n	80036b2 <TIM_Base_SetConfig+0x106>
 80036ae:	2301      	movs	r3, #1
 80036b0:	e000      	b.n	80036b4 <TIM_Base_SetConfig+0x108>
 80036b2:	2300      	movs	r3, #0
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d003      	beq.n	80036c0 <TIM_Base_SetConfig+0x114>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	691a      	ldr	r2, [r3, #16]
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2201      	movs	r2, #1
 80036c4:	615a      	str	r2, [r3, #20]
}
 80036c6:	bf00      	nop
 80036c8:	3714      	adds	r7, #20
 80036ca:	46bd      	mov	sp, r7
 80036cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d0:	4770      	bx	lr
 80036d2:	bf00      	nop
 80036d4:	40010000 	.word	0x40010000
 80036d8:	40000400 	.word	0x40000400
 80036dc:	40000800 	.word	0x40000800
 80036e0:	40000c00 	.word	0x40000c00
 80036e4:	40010400 	.word	0x40010400
 80036e8:	40014000 	.word	0x40014000
 80036ec:	40014400 	.word	0x40014400
 80036f0:	40014800 	.word	0x40014800
 80036f4:	40001800 	.word	0x40001800
 80036f8:	40001c00 	.word	0x40001c00
 80036fc:	40002000 	.word	0x40002000

08003700 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003700:	b480      	push	{r7}
 8003702:	b087      	sub	sp, #28
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
 8003708:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 800370a:	2300      	movs	r3, #0
 800370c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 800370e:	2300      	movs	r3, #0
 8003710:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8003712:	2300      	movs	r3, #0
 8003714:	613b      	str	r3, [r7, #16]
   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6a1b      	ldr	r3, [r3, #32]
 800371a:	f023 0210 	bic.w	r2, r3, #16
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6a1b      	ldr	r3, [r3, #32]
 8003726:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	685b      	ldr	r3, [r3, #4]
 800372c:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	699b      	ldr	r3, [r3, #24]
 8003732:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800373a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003742:	60fb      	str	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	021b      	lsls	r3, r3, #8
 800374a:	68fa      	ldr	r2, [r7, #12]
 800374c:	4313      	orrs	r3, r2
 800374e:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003750:	697b      	ldr	r3, [r7, #20]
 8003752:	f023 0320 	bic.w	r3, r3, #32
 8003756:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	689b      	ldr	r3, [r3, #8]
 800375c:	011b      	lsls	r3, r3, #4
 800375e:	697a      	ldr	r2, [r7, #20]
 8003760:	4313      	orrs	r3, r2
 8003762:	617b      	str	r3, [r7, #20]
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	4a20      	ldr	r2, [pc, #128]	; (80037e8 <TIM_OC2_SetConfig+0xe8>)
 8003768:	4293      	cmp	r3, r2
 800376a:	d003      	beq.n	8003774 <TIM_OC2_SetConfig+0x74>
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	4a1f      	ldr	r2, [pc, #124]	; (80037ec <TIM_OC2_SetConfig+0xec>)
 8003770:	4293      	cmp	r3, r2
 8003772:	d101      	bne.n	8003778 <TIM_OC2_SetConfig+0x78>
 8003774:	2301      	movs	r3, #1
 8003776:	e000      	b.n	800377a <TIM_OC2_SetConfig+0x7a>
 8003778:	2300      	movs	r3, #0
 800377a:	2b00      	cmp	r3, #0
 800377c:	d021      	beq.n	80037c2 <TIM_OC2_SetConfig+0xc2>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800377e:	697b      	ldr	r3, [r7, #20]
 8003780:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003784:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	68db      	ldr	r3, [r3, #12]
 800378a:	011b      	lsls	r3, r3, #4
 800378c:	697a      	ldr	r2, [r7, #20]
 800378e:	4313      	orrs	r3, r2
 8003790:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003792:	697b      	ldr	r3, [r7, #20]
 8003794:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003798:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800379a:	693b      	ldr	r3, [r7, #16]
 800379c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80037a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80037a2:	693b      	ldr	r3, [r7, #16]
 80037a4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80037a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	695b      	ldr	r3, [r3, #20]
 80037ae:	009b      	lsls	r3, r3, #2
 80037b0:	693a      	ldr	r2, [r7, #16]
 80037b2:	4313      	orrs	r3, r2
 80037b4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	699b      	ldr	r3, [r3, #24]
 80037ba:	009b      	lsls	r3, r3, #2
 80037bc:	693a      	ldr	r2, [r7, #16]
 80037be:	4313      	orrs	r3, r2
 80037c0:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	693a      	ldr	r2, [r7, #16]
 80037c6:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	68fa      	ldr	r2, [r7, #12]
 80037cc:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	685a      	ldr	r2, [r3, #4]
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	697a      	ldr	r2, [r7, #20]
 80037da:	621a      	str	r2, [r3, #32]
}
 80037dc:	bf00      	nop
 80037de:	371c      	adds	r7, #28
 80037e0:	46bd      	mov	sp, r7
 80037e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e6:	4770      	bx	lr
 80037e8:	40010000 	.word	0x40010000
 80037ec:	40010400 	.word	0x40010400

080037f0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80037f0:	b480      	push	{r7}
 80037f2:	b087      	sub	sp, #28
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
 80037f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 80037fa:	2300      	movs	r3, #0
 80037fc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 80037fe:	2300      	movs	r3, #0
 8003800:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;  
 8003802:	2300      	movs	r3, #0
 8003804:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6a1b      	ldr	r3, [r3, #32]
 800380a:	f023 0201 	bic.w	r2, r3, #1
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6a1b      	ldr	r3, [r3, #32]
 8003816:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	685b      	ldr	r3, [r3, #4]
 800381c:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	699b      	ldr	r3, [r3, #24]
 8003822:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800382a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	f023 0303 	bic.w	r3, r3, #3
 8003832:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003834:	683b      	ldr	r3, [r7, #0]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	68fa      	ldr	r2, [r7, #12]
 800383a:	4313      	orrs	r3, r2
 800383c:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800383e:	697b      	ldr	r3, [r7, #20]
 8003840:	f023 0302 	bic.w	r3, r3, #2
 8003844:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	689b      	ldr	r3, [r3, #8]
 800384a:	697a      	ldr	r2, [r7, #20]
 800384c:	4313      	orrs	r3, r2
 800384e:	617b      	str	r3, [r7, #20]

    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	4a1f      	ldr	r2, [pc, #124]	; (80038d0 <TIM_OC1_SetConfig+0xe0>)
 8003854:	4293      	cmp	r3, r2
 8003856:	d003      	beq.n	8003860 <TIM_OC1_SetConfig+0x70>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	4a1e      	ldr	r2, [pc, #120]	; (80038d4 <TIM_OC1_SetConfig+0xe4>)
 800385c:	4293      	cmp	r3, r2
 800385e:	d101      	bne.n	8003864 <TIM_OC1_SetConfig+0x74>
 8003860:	2301      	movs	r3, #1
 8003862:	e000      	b.n	8003866 <TIM_OC1_SetConfig+0x76>
 8003864:	2300      	movs	r3, #0
 8003866:	2b00      	cmp	r3, #0
 8003868:	d01e      	beq.n	80038a8 <TIM_OC1_SetConfig+0xb8>
  {   
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800386a:	697b      	ldr	r3, [r7, #20]
 800386c:	f023 0308 	bic.w	r3, r3, #8
 8003870:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	68db      	ldr	r3, [r3, #12]
 8003876:	697a      	ldr	r2, [r7, #20]
 8003878:	4313      	orrs	r3, r2
 800387a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800387c:	697b      	ldr	r3, [r7, #20]
 800387e:	f023 0304 	bic.w	r3, r3, #4
 8003882:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003884:	693b      	ldr	r3, [r7, #16]
 8003886:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800388a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800388c:	693b      	ldr	r3, [r7, #16]
 800388e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003892:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003894:	683b      	ldr	r3, [r7, #0]
 8003896:	695b      	ldr	r3, [r3, #20]
 8003898:	693a      	ldr	r2, [r7, #16]
 800389a:	4313      	orrs	r3, r2
 800389c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	699b      	ldr	r3, [r3, #24]
 80038a2:	693a      	ldr	r2, [r7, #16]
 80038a4:	4313      	orrs	r3, r2
 80038a6:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	693a      	ldr	r2, [r7, #16]
 80038ac:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	68fa      	ldr	r2, [r7, #12]
 80038b2:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	685a      	ldr	r2, [r3, #4]
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	697a      	ldr	r2, [r7, #20]
 80038c0:	621a      	str	r2, [r3, #32]
} 
 80038c2:	bf00      	nop
 80038c4:	371c      	adds	r7, #28
 80038c6:	46bd      	mov	sp, r7
 80038c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038cc:	4770      	bx	lr
 80038ce:	bf00      	nop
 80038d0:	40010000 	.word	0x40010000
 80038d4:	40010400 	.word	0x40010400

080038d8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80038d8:	b480      	push	{r7}
 80038da:	b087      	sub	sp, #28
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
 80038e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 80038e2:	2300      	movs	r3, #0
 80038e4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 80038e6:	2300      	movs	r3, #0
 80038e8:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;   
 80038ea:	2300      	movs	r3, #0
 80038ec:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6a1b      	ldr	r3, [r3, #32]
 80038f2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6a1b      	ldr	r3, [r3, #32]
 80038fe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	685b      	ldr	r3, [r3, #4]
 8003904:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	69db      	ldr	r3, [r3, #28]
 800390a:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003912:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	f023 0303 	bic.w	r3, r3, #3
 800391a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	68fa      	ldr	r2, [r7, #12]
 8003922:	4313      	orrs	r3, r2
 8003924:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003926:	697b      	ldr	r3, [r7, #20]
 8003928:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800392c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	689b      	ldr	r3, [r3, #8]
 8003932:	021b      	lsls	r3, r3, #8
 8003934:	697a      	ldr	r2, [r7, #20]
 8003936:	4313      	orrs	r3, r2
 8003938:	617b      	str	r3, [r7, #20]
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	4a20      	ldr	r2, [pc, #128]	; (80039c0 <TIM_OC3_SetConfig+0xe8>)
 800393e:	4293      	cmp	r3, r2
 8003940:	d003      	beq.n	800394a <TIM_OC3_SetConfig+0x72>
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	4a1f      	ldr	r2, [pc, #124]	; (80039c4 <TIM_OC3_SetConfig+0xec>)
 8003946:	4293      	cmp	r3, r2
 8003948:	d101      	bne.n	800394e <TIM_OC3_SetConfig+0x76>
 800394a:	2301      	movs	r3, #1
 800394c:	e000      	b.n	8003950 <TIM_OC3_SetConfig+0x78>
 800394e:	2300      	movs	r3, #0
 8003950:	2b00      	cmp	r3, #0
 8003952:	d021      	beq.n	8003998 <TIM_OC3_SetConfig+0xc0>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003954:	697b      	ldr	r3, [r7, #20]
 8003956:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800395a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	68db      	ldr	r3, [r3, #12]
 8003960:	021b      	lsls	r3, r3, #8
 8003962:	697a      	ldr	r2, [r7, #20]
 8003964:	4313      	orrs	r3, r2
 8003966:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003968:	697b      	ldr	r3, [r7, #20]
 800396a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800396e:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003970:	693b      	ldr	r3, [r7, #16]
 8003972:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003976:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003978:	693b      	ldr	r3, [r7, #16]
 800397a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800397e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	695b      	ldr	r3, [r3, #20]
 8003984:	011b      	lsls	r3, r3, #4
 8003986:	693a      	ldr	r2, [r7, #16]
 8003988:	4313      	orrs	r3, r2
 800398a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	699b      	ldr	r3, [r3, #24]
 8003990:	011b      	lsls	r3, r3, #4
 8003992:	693a      	ldr	r2, [r7, #16]
 8003994:	4313      	orrs	r3, r2
 8003996:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	693a      	ldr	r2, [r7, #16]
 800399c:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	68fa      	ldr	r2, [r7, #12]
 80039a2:	61da      	str	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	685a      	ldr	r2, [r3, #4]
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	697a      	ldr	r2, [r7, #20]
 80039b0:	621a      	str	r2, [r3, #32]
}
 80039b2:	bf00      	nop
 80039b4:	371c      	adds	r7, #28
 80039b6:	46bd      	mov	sp, r7
 80039b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039bc:	4770      	bx	lr
 80039be:	bf00      	nop
 80039c0:	40010000 	.word	0x40010000
 80039c4:	40010400 	.word	0x40010400

080039c8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80039c8:	b480      	push	{r7}
 80039ca:	b087      	sub	sp, #28
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
 80039d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 80039d2:	2300      	movs	r3, #0
 80039d4:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 80039d6:	2300      	movs	r3, #0
 80039d8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U;
 80039da:	2300      	movs	r3, #0
 80039dc:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6a1b      	ldr	r3, [r3, #32]
 80039e2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6a1b      	ldr	r3, [r3, #32]
 80039ee:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	685b      	ldr	r3, [r3, #4]
 80039f4:	617b      	str	r3, [r7, #20]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	69db      	ldr	r3, [r3, #28]
 80039fa:	613b      	str	r3, [r7, #16]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80039fc:	693b      	ldr	r3, [r7, #16]
 80039fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003a02:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003a04:	693b      	ldr	r3, [r7, #16]
 8003a06:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a0a:	613b      	str	r3, [r7, #16]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	021b      	lsls	r3, r3, #8
 8003a12:	693a      	ldr	r2, [r7, #16]
 8003a14:	4313      	orrs	r3, r2
 8003a16:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003a1e:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	689b      	ldr	r3, [r3, #8]
 8003a24:	031b      	lsls	r3, r3, #12
 8003a26:	68fa      	ldr	r2, [r7, #12]
 8003a28:	4313      	orrs	r3, r2
 8003a2a:	60fb      	str	r3, [r7, #12]
   
  /*if((TIMx == TIM1) || (TIMx == TIM8))*/
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	4a14      	ldr	r2, [pc, #80]	; (8003a80 <TIM_OC4_SetConfig+0xb8>)
 8003a30:	4293      	cmp	r3, r2
 8003a32:	d003      	beq.n	8003a3c <TIM_OC4_SetConfig+0x74>
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	4a13      	ldr	r2, [pc, #76]	; (8003a84 <TIM_OC4_SetConfig+0xbc>)
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d101      	bne.n	8003a40 <TIM_OC4_SetConfig+0x78>
 8003a3c:	2301      	movs	r3, #1
 8003a3e:	e000      	b.n	8003a42 <TIM_OC4_SetConfig+0x7a>
 8003a40:	2300      	movs	r3, #0
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d009      	beq.n	8003a5a <TIM_OC4_SetConfig+0x92>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003a46:	697b      	ldr	r3, [r7, #20]
 8003a48:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003a4c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003a4e:	683b      	ldr	r3, [r7, #0]
 8003a50:	695b      	ldr	r3, [r3, #20]
 8003a52:	019b      	lsls	r3, r3, #6
 8003a54:	697a      	ldr	r2, [r7, #20]
 8003a56:	4313      	orrs	r3, r2
 8003a58:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	697a      	ldr	r2, [r7, #20]
 8003a5e:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	693a      	ldr	r2, [r7, #16]
 8003a64:	61da      	str	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003a66:	683b      	ldr	r3, [r7, #0]
 8003a68:	685a      	ldr	r2, [r3, #4]
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	68fa      	ldr	r2, [r7, #12]
 8003a72:	621a      	str	r2, [r3, #32]
}
 8003a74:	bf00      	nop
 8003a76:	371c      	adds	r7, #28
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7e:	4770      	bx	lr
 8003a80:	40010000 	.word	0x40010000
 8003a84:	40010400 	.word	0x40010400

08003a88 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter: Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003a88:	b480      	push	{r7}
 8003a8a:	b087      	sub	sp, #28
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	60f8      	str	r0, [r7, #12]
 8003a90:	60b9      	str	r1, [r7, #8]
 8003a92:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8003a94:	2300      	movs	r3, #0
 8003a96:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8003a98:	2300      	movs	r3, #0
 8003a9a:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	6a1b      	ldr	r3, [r3, #32]
 8003aa0:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	6a1b      	ldr	r3, [r3, #32]
 8003aa6:	f023 0201 	bic.w	r2, r3, #1
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	699b      	ldr	r3, [r3, #24]
 8003ab2:	617b      	str	r3, [r7, #20]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003ab4:	697b      	ldr	r3, [r7, #20]
 8003ab6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003aba:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	011b      	lsls	r3, r3, #4
 8003ac0:	697a      	ldr	r2, [r7, #20]
 8003ac2:	4313      	orrs	r3, r2
 8003ac4:	617b      	str	r3, [r7, #20]
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003ac6:	693b      	ldr	r3, [r7, #16]
 8003ac8:	f023 030a 	bic.w	r3, r3, #10
 8003acc:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 8003ace:	693a      	ldr	r2, [r7, #16]
 8003ad0:	68bb      	ldr	r3, [r7, #8]
 8003ad2:	4313      	orrs	r3, r2
 8003ad4:	613b      	str	r3, [r7, #16]
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	697a      	ldr	r2, [r7, #20]
 8003ada:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	693a      	ldr	r2, [r7, #16]
 8003ae0:	621a      	str	r2, [r3, #32]
}
 8003ae2:	bf00      	nop
 8003ae4:	371c      	adds	r7, #28
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aec:	4770      	bx	lr
 8003aee:	bf00      	nop

08003af0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter: Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003af0:	b480      	push	{r7}
 8003af2:	b087      	sub	sp, #28
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	60f8      	str	r0, [r7, #12]
 8003af8:	60b9      	str	r1, [r7, #8]
 8003afa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8003afc:	2300      	movs	r3, #0
 8003afe:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8003b00:	2300      	movs	r3, #0
 8003b02:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	6a1b      	ldr	r3, [r3, #32]
 8003b08:	f023 0210 	bic.w	r2, r3, #16
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	699b      	ldr	r3, [r3, #24]
 8003b14:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	6a1b      	ldr	r3, [r3, #32]
 8003b1a:	613b      	str	r3, [r7, #16]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003b1c:	697b      	ldr	r3, [r7, #20]
 8003b1e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003b22:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	031b      	lsls	r3, r3, #12
 8003b28:	697a      	ldr	r2, [r7, #20]
 8003b2a:	4313      	orrs	r3, r2
 8003b2c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003b2e:	693b      	ldr	r3, [r7, #16]
 8003b30:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003b34:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003b36:	68bb      	ldr	r3, [r7, #8]
 8003b38:	011b      	lsls	r3, r3, #4
 8003b3a:	693a      	ldr	r2, [r7, #16]
 8003b3c:	4313      	orrs	r3, r2
 8003b3e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	697a      	ldr	r2, [r7, #20]
 8003b44:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	693a      	ldr	r2, [r7, #16]
 8003b4a:	621a      	str	r2, [r3, #32]
}
 8003b4c:	bf00      	nop
 8003b4e:	371c      	adds	r7, #28
 8003b50:	46bd      	mov	sp, r7
 8003b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b56:	4770      	bx	lr

08003b58 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
 8003b58:	b480      	push	{r7}
 8003b5a:	b085      	sub	sp, #20
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
 8003b60:	460b      	mov	r3, r1
 8003b62:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr = 0U;
 8003b64:	2300      	movs	r3, #0
 8003b66:	60fb      	str	r3, [r7, #12]
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	689b      	ldr	r3, [r3, #8]
 8003b6c:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b74:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8003b76:	887b      	ldrh	r3, [r7, #2]
 8003b78:	f043 0307 	orr.w	r3, r3, #7
 8003b7c:	b29b      	uxth	r3, r3
 8003b7e:	461a      	mov	r2, r3
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	4313      	orrs	r3, r2
 8003b84:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	68fa      	ldr	r2, [r7, #12]
 8003b8a:	609a      	str	r2, [r3, #8]
}
 8003b8c:	bf00      	nop
 8003b8e:	3714      	adds	r7, #20
 8003b90:	46bd      	mov	sp, r7
 8003b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b96:	4770      	bx	lr

08003b98 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003b98:	b480      	push	{r7}
 8003b9a:	b087      	sub	sp, #28
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	60f8      	str	r0, [r7, #12]
 8003ba0:	60b9      	str	r1, [r7, #8]
 8003ba2:	607a      	str	r2, [r7, #4]
 8003ba4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	689b      	ldr	r3, [r3, #8]
 8003bae:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003bb0:	697b      	ldr	r3, [r7, #20]
 8003bb2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003bb6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	021a      	lsls	r2, r3, #8
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	431a      	orrs	r2, r3
 8003bc0:	68bb      	ldr	r3, [r7, #8]
 8003bc2:	4313      	orrs	r3, r2
 8003bc4:	697a      	ldr	r2, [r7, #20]
 8003bc6:	4313      	orrs	r3, r2
 8003bc8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	697a      	ldr	r2, [r7, #20]
 8003bce:	609a      	str	r2, [r3, #8]
} 
 8003bd0:	bf00      	nop
 8003bd2:	371c      	adds	r7, #28
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bda:	4770      	bx	lr

08003bdc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature 
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx devices 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b090      	sub	sp, #64	; 0x40
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;  
 8003be4:	2300      	movs	r3, #0
 8003be6:	63fb      	str	r3, [r7, #60]	; 0x3c
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f003 0301 	and.w	r3, r3, #1
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d071      	beq.n	8003cd8 <HAL_RCC_OscConfig+0xfc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003bf4:	4ba8      	ldr	r3, [pc, #672]	; (8003e98 <HAL_RCC_OscConfig+0x2bc>)
 8003bf6:	689b      	ldr	r3, [r3, #8]
 8003bf8:	f003 030c 	and.w	r3, r3, #12
 8003bfc:	2b04      	cmp	r3, #4
 8003bfe:	d017      	beq.n	8003c30 <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003c00:	4ba5      	ldr	r3, [pc, #660]	; (8003e98 <HAL_RCC_OscConfig+0x2bc>)
 8003c02:	689b      	ldr	r3, [r3, #8]
 8003c04:	f003 030c 	and.w	r3, r3, #12
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003c08:	2b08      	cmp	r3, #8
 8003c0a:	d105      	bne.n	8003c18 <HAL_RCC_OscConfig+0x3c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003c0c:	4ba2      	ldr	r3, [pc, #648]	; (8003e98 <HAL_RCC_OscConfig+0x2bc>)
 8003c0e:	685b      	ldr	r3, [r3, #4]
 8003c10:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d10b      	bne.n	8003c30 <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c18:	4b9f      	ldr	r3, [pc, #636]	; (8003e98 <HAL_RCC_OscConfig+0x2bc>)
 8003c1a:	689b      	ldr	r3, [r3, #8]
 8003c1c:	f003 030c 	and.w	r3, r3, #12
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003c20:	2b0c      	cmp	r3, #12
 8003c22:	d111      	bne.n	8003c48 <HAL_RCC_OscConfig+0x6c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c24:	4b9c      	ldr	r3, [pc, #624]	; (8003e98 <HAL_RCC_OscConfig+0x2bc>)
 8003c26:	685b      	ldr	r3, [r3, #4]
 8003c28:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d00b      	beq.n	8003c48 <HAL_RCC_OscConfig+0x6c>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c30:	4b99      	ldr	r3, [pc, #612]	; (8003e98 <HAL_RCC_OscConfig+0x2bc>)
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d04c      	beq.n	8003cd6 <HAL_RCC_OscConfig+0xfa>
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	685b      	ldr	r3, [r3, #4]
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d148      	bne.n	8003cd6 <HAL_RCC_OscConfig+0xfa>
      {
        return HAL_ERROR;
 8003c44:	2301      	movs	r3, #1
 8003c46:	e228      	b.n	800409a <HAL_RCC_OscConfig+0x4be>
      }
    }
    else
    {
      /* Reset HSEON and HSEBYP bits before configuring the HSE --------------*/
      __HAL_RCC_HSE_CONFIG(RCC_HSE_OFF);
 8003c48:	4b94      	ldr	r3, [pc, #592]	; (8003e9c <HAL_RCC_OscConfig+0x2c0>)
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	701a      	strb	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c4e:	f001 ff99 	bl	8005b84 <HAL_GetTick>
 8003c52:	63f8      	str	r0, [r7, #60]	; 0x3c
      
      /* Wait till HSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c54:	e008      	b.n	8003c68 <HAL_RCC_OscConfig+0x8c>
      {
        if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003c56:	f001 ff95 	bl	8005b84 <HAL_GetTick>
 8003c5a:	4602      	mov	r2, r0
 8003c5c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c5e:	1ad3      	subs	r3, r2, r3
 8003c60:	2b64      	cmp	r3, #100	; 0x64
 8003c62:	d901      	bls.n	8003c68 <HAL_RCC_OscConfig+0x8c>
        {
          return HAL_TIMEOUT;
 8003c64:	2303      	movs	r3, #3
 8003c66:	e218      	b.n	800409a <HAL_RCC_OscConfig+0x4be>
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till HSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c68:	4b8b      	ldr	r3, [pc, #556]	; (8003e98 <HAL_RCC_OscConfig+0x2bc>)
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d1f0      	bne.n	8003c56 <HAL_RCC_OscConfig+0x7a>
          return HAL_TIMEOUT;
        }       
      }
      
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c74:	4a89      	ldr	r2, [pc, #548]	; (8003e9c <HAL_RCC_OscConfig+0x2c0>)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	685b      	ldr	r3, [r3, #4]
 8003c7a:	b2db      	uxtb	r3, r3
 8003c7c:	7013      	strb	r3, [r2, #0]
      
      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	685b      	ldr	r3, [r3, #4]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d013      	beq.n	8003cae <HAL_RCC_OscConfig+0xd2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c86:	f001 ff7d 	bl	8005b84 <HAL_GetTick>
 8003c8a:	63f8      	str	r0, [r7, #60]	; 0x3c
      
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c8c:	e008      	b.n	8003ca0 <HAL_RCC_OscConfig+0xc4>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003c8e:	f001 ff79 	bl	8005b84 <HAL_GetTick>
 8003c92:	4602      	mov	r2, r0
 8003c94:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c96:	1ad3      	subs	r3, r2, r3
 8003c98:	2b64      	cmp	r3, #100	; 0x64
 8003c9a:	d901      	bls.n	8003ca0 <HAL_RCC_OscConfig+0xc4>
          {
            return HAL_TIMEOUT;
 8003c9c:	2303      	movs	r3, #3
 8003c9e:	e1fc      	b.n	800409a <HAL_RCC_OscConfig+0x4be>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
      
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ca0:	4b7d      	ldr	r3, [pc, #500]	; (8003e98 <HAL_RCC_OscConfig+0x2bc>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d0f0      	beq.n	8003c8e <HAL_RCC_OscConfig+0xb2>
 8003cac:	e014      	b.n	8003cd8 <HAL_RCC_OscConfig+0xfc>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cae:	f001 ff69 	bl	8005b84 <HAL_GetTick>
 8003cb2:	63f8      	str	r0, [r7, #60]	; 0x3c

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003cb4:	e008      	b.n	8003cc8 <HAL_RCC_OscConfig+0xec>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003cb6:	f001 ff65 	bl	8005b84 <HAL_GetTick>
 8003cba:	4602      	mov	r2, r0
 8003cbc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003cbe:	1ad3      	subs	r3, r2, r3
 8003cc0:	2b64      	cmp	r3, #100	; 0x64
 8003cc2:	d901      	bls.n	8003cc8 <HAL_RCC_OscConfig+0xec>
          {
            return HAL_TIMEOUT;
 8003cc4:	2303      	movs	r3, #3
 8003cc6:	e1e8      	b.n	800409a <HAL_RCC_OscConfig+0x4be>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003cc8:	4b73      	ldr	r3, [pc, #460]	; (8003e98 <HAL_RCC_OscConfig+0x2bc>)
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d1f0      	bne.n	8003cb6 <HAL_RCC_OscConfig+0xda>
 8003cd4:	e000      	b.n	8003cd8 <HAL_RCC_OscConfig+0xfc>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cd6:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f003 0302 	and.w	r3, r3, #2
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	f000 8084 	beq.w	8003dee <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003ce6:	4b6c      	ldr	r3, [pc, #432]	; (8003e98 <HAL_RCC_OscConfig+0x2bc>)
 8003ce8:	689b      	ldr	r3, [r3, #8]
 8003cea:	f003 030c 	and.w	r3, r3, #12
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d017      	beq.n	8003d22 <HAL_RCC_OscConfig+0x146>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003cf2:	4b69      	ldr	r3, [pc, #420]	; (8003e98 <HAL_RCC_OscConfig+0x2bc>)
 8003cf4:	689b      	ldr	r3, [r3, #8]
 8003cf6:	f003 030c 	and.w	r3, r3, #12
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003cfa:	2b08      	cmp	r3, #8
 8003cfc:	d105      	bne.n	8003d0a <HAL_RCC_OscConfig+0x12e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003cfe:	4b66      	ldr	r3, [pc, #408]	; (8003e98 <HAL_RCC_OscConfig+0x2bc>)
 8003d00:	685b      	ldr	r3, [r3, #4]
 8003d02:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d00b      	beq.n	8003d22 <HAL_RCC_OscConfig+0x146>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d0a:	4b63      	ldr	r3, [pc, #396]	; (8003e98 <HAL_RCC_OscConfig+0x2bc>)
 8003d0c:	689b      	ldr	r3, [r3, #8]
 8003d0e:	f003 030c 	and.w	r3, r3, #12
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003d12:	2b0c      	cmp	r3, #12
 8003d14:	d126      	bne.n	8003d64 <HAL_RCC_OscConfig+0x188>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d16:	4b60      	ldr	r3, [pc, #384]	; (8003e98 <HAL_RCC_OscConfig+0x2bc>)
 8003d18:	685b      	ldr	r3, [r3, #4]
 8003d1a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d120      	bne.n	8003d64 <HAL_RCC_OscConfig+0x188>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d22:	4b5d      	ldr	r3, [pc, #372]	; (8003e98 <HAL_RCC_OscConfig+0x2bc>)
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f003 0302 	and.w	r3, r3, #2
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d005      	beq.n	8003d3a <HAL_RCC_OscConfig+0x15e>
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	68db      	ldr	r3, [r3, #12]
 8003d32:	2b01      	cmp	r3, #1
 8003d34:	d001      	beq.n	8003d3a <HAL_RCC_OscConfig+0x15e>
      {
        return HAL_ERROR;
 8003d36:	2301      	movs	r3, #1
 8003d38:	e1af      	b.n	800409a <HAL_RCC_OscConfig+0x4be>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d3a:	4857      	ldr	r0, [pc, #348]	; (8003e98 <HAL_RCC_OscConfig+0x2bc>)
 8003d3c:	4b56      	ldr	r3, [pc, #344]	; (8003e98 <HAL_RCC_OscConfig+0x2bc>)
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6919      	ldr	r1, [r3, #16]
 8003d48:	23f8      	movs	r3, #248	; 0xf8
 8003d4a:	627b      	str	r3, [r7, #36]	; 0x24
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d4e:	fa93 f3a3 	rbit	r3, r3
 8003d52:	623b      	str	r3, [r7, #32]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8003d54:	6a3b      	ldr	r3, [r7, #32]
 8003d56:	fab3 f383 	clz	r3, r3
 8003d5a:	fa01 f303 	lsl.w	r3, r1, r3
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	6003      	str	r3, [r0, #0]
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d62:	e044      	b.n	8003dee <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	68db      	ldr	r3, [r3, #12]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d02a      	beq.n	8003dc2 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d6c:	4b4c      	ldr	r3, [pc, #304]	; (8003ea0 <HAL_RCC_OscConfig+0x2c4>)
 8003d6e:	2201      	movs	r2, #1
 8003d70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d72:	f001 ff07 	bl	8005b84 <HAL_GetTick>
 8003d76:	63f8      	str	r0, [r7, #60]	; 0x3c

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d78:	e008      	b.n	8003d8c <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003d7a:	f001 ff03 	bl	8005b84 <HAL_GetTick>
 8003d7e:	4602      	mov	r2, r0
 8003d80:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003d82:	1ad3      	subs	r3, r2, r3
 8003d84:	2b02      	cmp	r3, #2
 8003d86:	d901      	bls.n	8003d8c <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8003d88:	2303      	movs	r3, #3
 8003d8a:	e186      	b.n	800409a <HAL_RCC_OscConfig+0x4be>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d8c:	4b42      	ldr	r3, [pc, #264]	; (8003e98 <HAL_RCC_OscConfig+0x2bc>)
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f003 0302 	and.w	r3, r3, #2
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d0f0      	beq.n	8003d7a <HAL_RCC_OscConfig+0x19e>
            return HAL_TIMEOUT;
          }       
        } 
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d98:	483f      	ldr	r0, [pc, #252]	; (8003e98 <HAL_RCC_OscConfig+0x2bc>)
 8003d9a:	4b3f      	ldr	r3, [pc, #252]	; (8003e98 <HAL_RCC_OscConfig+0x2bc>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6919      	ldr	r1, [r3, #16]
 8003da6:	23f8      	movs	r3, #248	; 0xf8
 8003da8:	637b      	str	r3, [r7, #52]	; 0x34
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003daa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003dac:	fa93 f3a3 	rbit	r3, r3
 8003db0:	61fb      	str	r3, [r7, #28]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8003db2:	69fb      	ldr	r3, [r7, #28]
 8003db4:	fab3 f383 	clz	r3, r3
 8003db8:	fa01 f303 	lsl.w	r3, r1, r3
 8003dbc:	4313      	orrs	r3, r2
 8003dbe:	6003      	str	r3, [r0, #0]
 8003dc0:	e015      	b.n	8003dee <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003dc2:	4b37      	ldr	r3, [pc, #220]	; (8003ea0 <HAL_RCC_OscConfig+0x2c4>)
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dc8:	f001 fedc 	bl	8005b84 <HAL_GetTick>
 8003dcc:	63f8      	str	r0, [r7, #60]	; 0x3c
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003dce:	e008      	b.n	8003de2 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003dd0:	f001 fed8 	bl	8005b84 <HAL_GetTick>
 8003dd4:	4602      	mov	r2, r0
 8003dd6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003dd8:	1ad3      	subs	r3, r2, r3
 8003dda:	2b02      	cmp	r3, #2
 8003ddc:	d901      	bls.n	8003de2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003dde:	2303      	movs	r3, #3
 8003de0:	e15b      	b.n	800409a <HAL_RCC_OscConfig+0x4be>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003de2:	4b2d      	ldr	r3, [pc, #180]	; (8003e98 <HAL_RCC_OscConfig+0x2bc>)
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f003 0302 	and.w	r3, r3, #2
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d1f0      	bne.n	8003dd0 <HAL_RCC_OscConfig+0x1f4>
        } 
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f003 0308 	and.w	r3, r3, #8
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d030      	beq.n	8003e5c <HAL_RCC_OscConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	695b      	ldr	r3, [r3, #20]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d016      	beq.n	8003e30 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e02:	4b28      	ldr	r3, [pc, #160]	; (8003ea4 <HAL_RCC_OscConfig+0x2c8>)
 8003e04:	2201      	movs	r2, #1
 8003e06:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e08:	f001 febc 	bl	8005b84 <HAL_GetTick>
 8003e0c:	63f8      	str	r0, [r7, #60]	; 0x3c
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e0e:	e008      	b.n	8003e22 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003e10:	f001 feb8 	bl	8005b84 <HAL_GetTick>
 8003e14:	4602      	mov	r2, r0
 8003e16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e18:	1ad3      	subs	r3, r2, r3
 8003e1a:	2b02      	cmp	r3, #2
 8003e1c:	d901      	bls.n	8003e22 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003e1e:	2303      	movs	r3, #3
 8003e20:	e13b      	b.n	800409a <HAL_RCC_OscConfig+0x4be>
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e22:	4b1d      	ldr	r3, [pc, #116]	; (8003e98 <HAL_RCC_OscConfig+0x2bc>)
 8003e24:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e26:	f003 0302 	and.w	r3, r3, #2
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d0f0      	beq.n	8003e10 <HAL_RCC_OscConfig+0x234>
 8003e2e:	e015      	b.n	8003e5c <HAL_RCC_OscConfig+0x280>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e30:	4b1c      	ldr	r3, [pc, #112]	; (8003ea4 <HAL_RCC_OscConfig+0x2c8>)
 8003e32:	2200      	movs	r2, #0
 8003e34:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e36:	f001 fea5 	bl	8005b84 <HAL_GetTick>
 8003e3a:	63f8      	str	r0, [r7, #60]	; 0x3c
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e3c:	e008      	b.n	8003e50 <HAL_RCC_OscConfig+0x274>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003e3e:	f001 fea1 	bl	8005b84 <HAL_GetTick>
 8003e42:	4602      	mov	r2, r0
 8003e44:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e46:	1ad3      	subs	r3, r2, r3
 8003e48:	2b02      	cmp	r3, #2
 8003e4a:	d901      	bls.n	8003e50 <HAL_RCC_OscConfig+0x274>
        {
          return HAL_TIMEOUT;
 8003e4c:	2303      	movs	r3, #3
 8003e4e:	e124      	b.n	800409a <HAL_RCC_OscConfig+0x4be>
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e50:	4b11      	ldr	r3, [pc, #68]	; (8003e98 <HAL_RCC_OscConfig+0x2bc>)
 8003e52:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e54:	f003 0302 	and.w	r3, r3, #2
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d1f0      	bne.n	8003e3e <HAL_RCC_OscConfig+0x262>
        }       
      } 
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f003 0304 	and.w	r3, r3, #4
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d07c      	beq.n	8003f62 <HAL_RCC_OscConfig+0x386>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003e68:	2300      	movs	r3, #0
 8003e6a:	60bb      	str	r3, [r7, #8]
 8003e6c:	4a0a      	ldr	r2, [pc, #40]	; (8003e98 <HAL_RCC_OscConfig+0x2bc>)
 8003e6e:	4b0a      	ldr	r3, [pc, #40]	; (8003e98 <HAL_RCC_OscConfig+0x2bc>)
 8003e70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e72:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e76:	6413      	str	r3, [r2, #64]	; 0x40
 8003e78:	4b07      	ldr	r3, [pc, #28]	; (8003e98 <HAL_RCC_OscConfig+0x2bc>)
 8003e7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e80:	60bb      	str	r3, [r7, #8]
 8003e82:	68bb      	ldr	r3, [r7, #8]
    
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003e84:	4a08      	ldr	r2, [pc, #32]	; (8003ea8 <HAL_RCC_OscConfig+0x2cc>)
 8003e86:	4b08      	ldr	r3, [pc, #32]	; (8003ea8 <HAL_RCC_OscConfig+0x2cc>)
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e8e:	6013      	str	r3, [r2, #0]
    
    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003e90:	f001 fe78 	bl	8005b84 <HAL_GetTick>
 8003e94:	63f8      	str	r0, [r7, #60]	; 0x3c
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003e96:	e012      	b.n	8003ebe <HAL_RCC_OscConfig+0x2e2>
 8003e98:	40023800 	.word	0x40023800
 8003e9c:	40023802 	.word	0x40023802
 8003ea0:	42470000 	.word	0x42470000
 8003ea4:	42470e80 	.word	0x42470e80
 8003ea8:	40007000 	.word	0x40007000
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8003eac:	f001 fe6a 	bl	8005b84 <HAL_GetTick>
 8003eb0:	4602      	mov	r2, r0
 8003eb2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003eb4:	1ad3      	subs	r3, r2, r3
 8003eb6:	2b02      	cmp	r3, #2
 8003eb8:	d901      	bls.n	8003ebe <HAL_RCC_OscConfig+0x2e2>
      {
        return HAL_TIMEOUT;
 8003eba:	2303      	movs	r3, #3
 8003ebc:	e0ed      	b.n	800409a <HAL_RCC_OscConfig+0x4be>
    PWR->CR |= PWR_CR_DBP;
    
    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003ebe:	4b79      	ldr	r3, [pc, #484]	; (80040a4 <HAL_RCC_OscConfig+0x4c8>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d0f0      	beq.n	8003eac <HAL_RCC_OscConfig+0x2d0>
        return HAL_TIMEOUT;
      }      
    }
    
    /* Reset LSEON and LSEBYP bits before configuring the LSE ----------------*/
    __HAL_RCC_LSE_CONFIG(RCC_LSE_OFF);
 8003eca:	4b77      	ldr	r3, [pc, #476]	; (80040a8 <HAL_RCC_OscConfig+0x4cc>)
 8003ecc:	2200      	movs	r2, #0
 8003ece:	701a      	strb	r2, [r3, #0]
    
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ed0:	f001 fe58 	bl	8005b84 <HAL_GetTick>
 8003ed4:	63f8      	str	r0, [r7, #60]	; 0x3c
    
    /* Wait till LSE is ready */  
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ed6:	e00a      	b.n	8003eee <HAL_RCC_OscConfig+0x312>
    {
      if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003ed8:	f001 fe54 	bl	8005b84 <HAL_GetTick>
 8003edc:	4602      	mov	r2, r0
 8003ede:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003ee0:	1ad3      	subs	r3, r2, r3
 8003ee2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d901      	bls.n	8003eee <HAL_RCC_OscConfig+0x312>
      {
        return HAL_TIMEOUT;
 8003eea:	2303      	movs	r3, #3
 8003eec:	e0d5      	b.n	800409a <HAL_RCC_OscConfig+0x4be>
    
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
    
    /* Wait till LSE is ready */  
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003eee:	4b6f      	ldr	r3, [pc, #444]	; (80040ac <HAL_RCC_OscConfig+0x4d0>)
 8003ef0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ef2:	f003 0302 	and.w	r3, r3, #2
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d1ee      	bne.n	8003ed8 <HAL_RCC_OscConfig+0x2fc>
        return HAL_TIMEOUT;
      }    
    } 
    
    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003efa:	4a6b      	ldr	r2, [pc, #428]	; (80040a8 <HAL_RCC_OscConfig+0x4cc>)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	689b      	ldr	r3, [r3, #8]
 8003f00:	b2db      	uxtb	r3, r3
 8003f02:	7013      	strb	r3, [r2, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	689b      	ldr	r3, [r3, #8]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d015      	beq.n	8003f38 <HAL_RCC_OscConfig+0x35c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f0c:	f001 fe3a 	bl	8005b84 <HAL_GetTick>
 8003f10:	63f8      	str	r0, [r7, #60]	; 0x3c
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f12:	e00a      	b.n	8003f2a <HAL_RCC_OscConfig+0x34e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003f14:	f001 fe36 	bl	8005b84 <HAL_GetTick>
 8003f18:	4602      	mov	r2, r0
 8003f1a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003f1c:	1ad3      	subs	r3, r2, r3
 8003f1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f22:	4293      	cmp	r3, r2
 8003f24:	d901      	bls.n	8003f2a <HAL_RCC_OscConfig+0x34e>
        {
          return HAL_TIMEOUT;
 8003f26:	2303      	movs	r3, #3
 8003f28:	e0b7      	b.n	800409a <HAL_RCC_OscConfig+0x4be>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f2a:	4b60      	ldr	r3, [pc, #384]	; (80040ac <HAL_RCC_OscConfig+0x4d0>)
 8003f2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f2e:	f003 0302 	and.w	r3, r3, #2
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d0ee      	beq.n	8003f14 <HAL_RCC_OscConfig+0x338>
 8003f36:	e014      	b.n	8003f62 <HAL_RCC_OscConfig+0x386>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f38:	f001 fe24 	bl	8005b84 <HAL_GetTick>
 8003f3c:	63f8      	str	r0, [r7, #60]	; 0x3c
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f3e:	e00a      	b.n	8003f56 <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003f40:	f001 fe20 	bl	8005b84 <HAL_GetTick>
 8003f44:	4602      	mov	r2, r0
 8003f46:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003f48:	1ad3      	subs	r3, r2, r3
 8003f4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f4e:	4293      	cmp	r3, r2
 8003f50:	d901      	bls.n	8003f56 <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 8003f52:	2303      	movs	r3, #3
 8003f54:	e0a1      	b.n	800409a <HAL_RCC_OscConfig+0x4be>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f56:	4b55      	ldr	r3, [pc, #340]	; (80040ac <HAL_RCC_OscConfig+0x4d0>)
 8003f58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f5a:	f003 0302 	and.w	r3, r3, #2
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d1ee      	bne.n	8003f40 <HAL_RCC_OscConfig+0x364>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	699b      	ldr	r3, [r3, #24]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	f000 8096 	beq.w	8004098 <HAL_RCC_OscConfig+0x4bc>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003f6c:	4b4f      	ldr	r3, [pc, #316]	; (80040ac <HAL_RCC_OscConfig+0x4d0>)
 8003f6e:	689b      	ldr	r3, [r3, #8]
 8003f70:	f003 030c 	and.w	r3, r3, #12
 8003f74:	2b08      	cmp	r3, #8
 8003f76:	f000 808d 	beq.w	8004094 <HAL_RCC_OscConfig+0x4b8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	699b      	ldr	r3, [r3, #24]
 8003f7e:	2b02      	cmp	r3, #2
 8003f80:	d171      	bne.n	8004066 <HAL_RCC_OscConfig+0x48a>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
      
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f82:	4b4b      	ldr	r3, [pc, #300]	; (80040b0 <HAL_RCC_OscConfig+0x4d4>)
 8003f84:	2200      	movs	r2, #0
 8003f86:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f88:	f001 fdfc 	bl	8005b84 <HAL_GetTick>
 8003f8c:	63f8      	str	r0, [r7, #60]	; 0x3c
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f8e:	e008      	b.n	8003fa2 <HAL_RCC_OscConfig+0x3c6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f90:	f001 fdf8 	bl	8005b84 <HAL_GetTick>
 8003f94:	4602      	mov	r2, r0
 8003f96:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003f98:	1ad3      	subs	r3, r2, r3
 8003f9a:	2b02      	cmp	r3, #2
 8003f9c:	d901      	bls.n	8003fa2 <HAL_RCC_OscConfig+0x3c6>
          {
            return HAL_TIMEOUT;
 8003f9e:	2303      	movs	r3, #3
 8003fa0:	e07b      	b.n	800409a <HAL_RCC_OscConfig+0x4be>
        
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fa2:	4b42      	ldr	r3, [pc, #264]	; (80040ac <HAL_RCC_OscConfig+0x4d0>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d1f0      	bne.n	8003f90 <HAL_RCC_OscConfig+0x3b4>
            return HAL_TIMEOUT;
          }
        }        

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003fae:	483f      	ldr	r0, [pc, #252]	; (80040ac <HAL_RCC_OscConfig+0x4d0>)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	69da      	ldr	r2, [r3, #28]
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6a1b      	ldr	r3, [r3, #32]
 8003fb8:	431a      	orrs	r2, r3
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003fbe:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003fc2:	633b      	str	r3, [r7, #48]	; 0x30
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fc6:	fa93 f3a3 	rbit	r3, r3
 8003fca:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	fab3 f383 	clz	r3, r3
 8003fd2:	fa01 f303 	lsl.w	r3, r1, r3
 8003fd6:	431a      	orrs	r2, r3
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fdc:	085b      	lsrs	r3, r3, #1
 8003fde:	1e59      	subs	r1, r3, #1
 8003fe0:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8003fe4:	62fb      	str	r3, [r7, #44]	; 0x2c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fe6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fe8:	fa93 f3a3 	rbit	r3, r3
 8003fec:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8003fee:	693b      	ldr	r3, [r7, #16]
 8003ff0:	fab3 f383 	clz	r3, r3
 8003ff4:	fa01 f303 	lsl.w	r3, r1, r3
 8003ff8:	431a      	orrs	r2, r3
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003ffe:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
 8004002:	62bb      	str	r3, [r7, #40]	; 0x28
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004004:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004006:	fa93 f3a3 	rbit	r3, r3
 800400a:	617b      	str	r3, [r7, #20]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800400c:	697b      	ldr	r3, [r7, #20]
 800400e:	fab3 f383 	clz	r3, r3
 8004012:	fa01 f303 	lsl.w	r3, r1, r3
 8004016:	431a      	orrs	r2, r3
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800401c:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8004020:	63bb      	str	r3, [r7, #56]	; 0x38
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004022:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004024:	fa93 f3a3 	rbit	r3, r3
 8004028:	61bb      	str	r3, [r7, #24]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800402a:	69bb      	ldr	r3, [r7, #24]
 800402c:	fab3 f383 	clz	r3, r3
 8004030:	fa01 f303 	lsl.w	r3, r1, r3
 8004034:	4313      	orrs	r3, r2
 8004036:	6043      	str	r3, [r0, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004038:	4b1d      	ldr	r3, [pc, #116]	; (80040b0 <HAL_RCC_OscConfig+0x4d4>)
 800403a:	2201      	movs	r2, #1
 800403c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800403e:	f001 fda1 	bl	8005b84 <HAL_GetTick>
 8004042:	63f8      	str	r0, [r7, #60]	; 0x3c
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004044:	e008      	b.n	8004058 <HAL_RCC_OscConfig+0x47c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004046:	f001 fd9d 	bl	8005b84 <HAL_GetTick>
 800404a:	4602      	mov	r2, r0
 800404c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800404e:	1ad3      	subs	r3, r2, r3
 8004050:	2b02      	cmp	r3, #2
 8004052:	d901      	bls.n	8004058 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004054:	2303      	movs	r3, #3
 8004056:	e020      	b.n	800409a <HAL_RCC_OscConfig+0x4be>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004058:	4b14      	ldr	r3, [pc, #80]	; (80040ac <HAL_RCC_OscConfig+0x4d0>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004060:	2b00      	cmp	r3, #0
 8004062:	d0f0      	beq.n	8004046 <HAL_RCC_OscConfig+0x46a>
 8004064:	e018      	b.n	8004098 <HAL_RCC_OscConfig+0x4bc>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004066:	4b12      	ldr	r3, [pc, #72]	; (80040b0 <HAL_RCC_OscConfig+0x4d4>)
 8004068:	2200      	movs	r2, #0
 800406a:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800406c:	f001 fd8a 	bl	8005b84 <HAL_GetTick>
 8004070:	63f8      	str	r0, [r7, #60]	; 0x3c
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004072:	e008      	b.n	8004086 <HAL_RCC_OscConfig+0x4aa>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004074:	f001 fd86 	bl	8005b84 <HAL_GetTick>
 8004078:	4602      	mov	r2, r0
 800407a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800407c:	1ad3      	subs	r3, r2, r3
 800407e:	2b02      	cmp	r3, #2
 8004080:	d901      	bls.n	8004086 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004082:	2303      	movs	r3, #3
 8004084:	e009      	b.n	800409a <HAL_RCC_OscConfig+0x4be>
 
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004086:	4b09      	ldr	r3, [pc, #36]	; (80040ac <HAL_RCC_OscConfig+0x4d0>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800408e:	2b00      	cmp	r3, #0
 8004090:	d1f0      	bne.n	8004074 <HAL_RCC_OscConfig+0x498>
 8004092:	e001      	b.n	8004098 <HAL_RCC_OscConfig+0x4bc>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8004094:	2301      	movs	r3, #1
 8004096:	e000      	b.n	800409a <HAL_RCC_OscConfig+0x4be>
    }
  }
  return HAL_OK;
 8004098:	2300      	movs	r3, #0
}
 800409a:	4618      	mov	r0, r3
 800409c:	3740      	adds	r7, #64	; 0x40
 800409e:	46bd      	mov	sp, r7
 80040a0:	bd80      	pop	{r7, pc}
 80040a2:	bf00      	nop
 80040a4:	40007000 	.word	0x40007000
 80040a8:	40023870 	.word	0x40023870
 80040ac:	40023800 	.word	0x40023800
 80040b0:	42470060 	.word	0x42470060

080040b4 <HAL_RCC_GetSysClockFreq>:
  *         
  *               
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80040b4:	b480      	push	{r7}
 80040b6:	b093      	sub	sp, #76	; 0x4c
 80040b8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80040ba:	2300      	movs	r3, #0
 80040bc:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint32_t pllvco = 0U;
 80040be:	2300      	movs	r3, #0
 80040c0:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t pllp = 0U;
 80040c2:	2300      	movs	r3, #0
 80040c4:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t pllr = 0U;
 80040c6:	2300      	movs	r3, #0
 80040c8:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t sysclockfreq = 0U;
 80040ca:	2300      	movs	r3, #0
 80040cc:	643b      	str	r3, [r7, #64]	; 0x40

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80040ce:	4b6c      	ldr	r3, [pc, #432]	; (8004280 <HAL_RCC_GetSysClockFreq+0x1cc>)
 80040d0:	689b      	ldr	r3, [r3, #8]
 80040d2:	f003 030c 	and.w	r3, r3, #12
 80040d6:	2b0c      	cmp	r3, #12
 80040d8:	f200 80c8 	bhi.w	800426c <HAL_RCC_GetSysClockFreq+0x1b8>
 80040dc:	a201      	add	r2, pc, #4	; (adr r2, 80040e4 <HAL_RCC_GetSysClockFreq+0x30>)
 80040de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040e2:	bf00      	nop
 80040e4:	08004119 	.word	0x08004119
 80040e8:	0800426d 	.word	0x0800426d
 80040ec:	0800426d 	.word	0x0800426d
 80040f0:	0800426d 	.word	0x0800426d
 80040f4:	0800411f 	.word	0x0800411f
 80040f8:	0800426d 	.word	0x0800426d
 80040fc:	0800426d 	.word	0x0800426d
 8004100:	0800426d 	.word	0x0800426d
 8004104:	08004125 	.word	0x08004125
 8004108:	0800426d 	.word	0x0800426d
 800410c:	0800426d 	.word	0x0800426d
 8004110:	0800426d 	.word	0x0800426d
 8004114:	080041cb 	.word	0x080041cb
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004118:	4b5a      	ldr	r3, [pc, #360]	; (8004284 <HAL_RCC_GetSysClockFreq+0x1d0>)
 800411a:	643b      	str	r3, [r7, #64]	; 0x40
       break;
 800411c:	e0a9      	b.n	8004272 <HAL_RCC_GetSysClockFreq+0x1be>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800411e:	4b5a      	ldr	r3, [pc, #360]	; (8004288 <HAL_RCC_GetSysClockFreq+0x1d4>)
 8004120:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8004122:	e0a6      	b.n	8004272 <HAL_RCC_GetSysClockFreq+0x1be>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004124:	4b56      	ldr	r3, [pc, #344]	; (8004280 <HAL_RCC_GetSysClockFreq+0x1cc>)
 8004126:	685b      	ldr	r3, [r3, #4]
 8004128:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800412c:	63fb      	str	r3, [r7, #60]	; 0x3c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800412e:	4b54      	ldr	r3, [pc, #336]	; (8004280 <HAL_RCC_GetSysClockFreq+0x1cc>)
 8004130:	685b      	ldr	r3, [r3, #4]
 8004132:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004136:	2b00      	cmp	r3, #0
 8004138:	d017      	beq.n	800416a <HAL_RCC_GetSysClockFreq+0xb6>
      {
        /* HSE used as PLL clock source */
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 800413a:	4a53      	ldr	r2, [pc, #332]	; (8004288 <HAL_RCC_GetSysClockFreq+0x1d4>)
 800413c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800413e:	fbb2 f2f3 	udiv	r2, r2, r3
 8004142:	4b4f      	ldr	r3, [pc, #316]	; (8004280 <HAL_RCC_GetSysClockFreq+0x1cc>)
 8004144:	6859      	ldr	r1, [r3, #4]
 8004146:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800414a:	400b      	ands	r3, r1
 800414c:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 8004150:	61f9      	str	r1, [r7, #28]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004152:	69f9      	ldr	r1, [r7, #28]
 8004154:	fa91 f1a1 	rbit	r1, r1
 8004158:	61b9      	str	r1, [r7, #24]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800415a:	69b9      	ldr	r1, [r7, #24]
 800415c:	fab1 f181 	clz	r1, r1
 8004160:	40cb      	lsrs	r3, r1
 8004162:	fb03 f302 	mul.w	r3, r3, r2
 8004166:	647b      	str	r3, [r7, #68]	; 0x44
 8004168:	e016      	b.n	8004198 <HAL_RCC_GetSysClockFreq+0xe4>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 800416a:	4a46      	ldr	r2, [pc, #280]	; (8004284 <HAL_RCC_GetSysClockFreq+0x1d0>)
 800416c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800416e:	fbb2 f2f3 	udiv	r2, r2, r3
 8004172:	4b43      	ldr	r3, [pc, #268]	; (8004280 <HAL_RCC_GetSysClockFreq+0x1cc>)
 8004174:	6859      	ldr	r1, [r3, #4]
 8004176:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800417a:	400b      	ands	r3, r1
 800417c:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 8004180:	6339      	str	r1, [r7, #48]	; 0x30
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004182:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004184:	fa91 f1a1 	rbit	r1, r1
 8004188:	6179      	str	r1, [r7, #20]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800418a:	6979      	ldr	r1, [r7, #20]
 800418c:	fab1 f181 	clz	r1, r1
 8004190:	40cb      	lsrs	r3, r1
 8004192:	fb03 f302 	mul.w	r3, r3, r2
 8004196:	647b      	str	r3, [r7, #68]	; 0x44
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1U) *2U);
 8004198:	4b39      	ldr	r3, [pc, #228]	; (8004280 <HAL_RCC_GetSysClockFreq+0x1cc>)
 800419a:	685b      	ldr	r3, [r3, #4]
 800419c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80041a0:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 80041a4:	62fb      	str	r3, [r7, #44]	; 0x2c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041a8:	fa93 f3a3 	rbit	r3, r3
 80041ac:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80041ae:	693b      	ldr	r3, [r7, #16]
 80041b0:	fab3 f383 	clz	r3, r3
 80041b4:	fa22 f303 	lsr.w	r3, r2, r3
 80041b8:	3301      	adds	r3, #1
 80041ba:	005b      	lsls	r3, r3, #1
 80041bc:	63bb      	str	r3, [r7, #56]	; 0x38
      
      sysclockfreq = pllvco/pllp;
 80041be:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80041c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80041c6:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 80041c8:	e053      	b.n	8004272 <HAL_RCC_GetSysClockFreq+0x1be>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80041ca:	4b2d      	ldr	r3, [pc, #180]	; (8004280 <HAL_RCC_GetSysClockFreq+0x1cc>)
 80041cc:	685b      	ldr	r3, [r3, #4]
 80041ce:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80041d2:	63fb      	str	r3, [r7, #60]	; 0x3c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80041d4:	4b2a      	ldr	r3, [pc, #168]	; (8004280 <HAL_RCC_GetSysClockFreq+0x1cc>)
 80041d6:	685b      	ldr	r3, [r3, #4]
 80041d8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d017      	beq.n	8004210 <HAL_RCC_GetSysClockFreq+0x15c>
      {
        /* HSE used as PLL clock source */
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 80041e0:	4a29      	ldr	r2, [pc, #164]	; (8004288 <HAL_RCC_GetSysClockFreq+0x1d4>)
 80041e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80041e4:	fbb2 f2f3 	udiv	r2, r2, r3
 80041e8:	4b25      	ldr	r3, [pc, #148]	; (8004280 <HAL_RCC_GetSysClockFreq+0x1cc>)
 80041ea:	6859      	ldr	r1, [r3, #4]
 80041ec:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80041f0:	400b      	ands	r3, r1
 80041f2:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 80041f6:	62b9      	str	r1, [r7, #40]	; 0x28
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041f8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80041fa:	fa91 f1a1 	rbit	r1, r1
 80041fe:	60f9      	str	r1, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8004200:	68f9      	ldr	r1, [r7, #12]
 8004202:	fab1 f181 	clz	r1, r1
 8004206:	40cb      	lsrs	r3, r1
 8004208:	fb03 f302 	mul.w	r3, r3, r2
 800420c:	647b      	str	r3, [r7, #68]	; 0x44
 800420e:	e016      	b.n	800423e <HAL_RCC_GetSysClockFreq+0x18a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 8004210:	4a1c      	ldr	r2, [pc, #112]	; (8004284 <HAL_RCC_GetSysClockFreq+0x1d0>)
 8004212:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004214:	fbb2 f2f3 	udiv	r2, r2, r3
 8004218:	4b19      	ldr	r3, [pc, #100]	; (8004280 <HAL_RCC_GetSysClockFreq+0x1cc>)
 800421a:	6859      	ldr	r1, [r3, #4]
 800421c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004220:	400b      	ands	r3, r1
 8004222:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 8004226:	6279      	str	r1, [r7, #36]	; 0x24
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004228:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800422a:	fa91 f1a1 	rbit	r1, r1
 800422e:	60b9      	str	r1, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8004230:	68b9      	ldr	r1, [r7, #8]
 8004232:	fab1 f181 	clz	r1, r1
 8004236:	40cb      	lsrs	r3, r1
 8004238:	fb03 f302 	mul.w	r3, r3, r2
 800423c:	647b      	str	r3, [r7, #68]	; 0x44
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> POSITION_VAL(RCC_PLLCFGR_PLLR));
 800423e:	4b10      	ldr	r3, [pc, #64]	; (8004280 <HAL_RCC_GetSysClockFreq+0x1cc>)
 8004240:	685b      	ldr	r3, [r3, #4]
 8004242:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8004246:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800424a:	623b      	str	r3, [r7, #32]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800424c:	6a3b      	ldr	r3, [r7, #32]
 800424e:	fa93 f3a3 	rbit	r3, r3
 8004252:	607b      	str	r3, [r7, #4]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	fab3 f383 	clz	r3, r3
 800425a:	fa22 f303 	lsr.w	r3, r2, r3
 800425e:	637b      	str	r3, [r7, #52]	; 0x34
      
      sysclockfreq = pllvco/pllr;
 8004260:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004262:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004264:	fbb2 f3f3 	udiv	r3, r2, r3
 8004268:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 800426a:	e002      	b.n	8004272 <HAL_RCC_GetSysClockFreq+0x1be>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800426c:	4b05      	ldr	r3, [pc, #20]	; (8004284 <HAL_RCC_GetSysClockFreq+0x1d0>)
 800426e:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8004270:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004272:	6c3b      	ldr	r3, [r7, #64]	; 0x40
}
 8004274:	4618      	mov	r0, r3
 8004276:	374c      	adds	r7, #76	; 0x4c
 8004278:	46bd      	mov	sp, r7
 800427a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427e:	4770      	bx	lr
 8004280:	40023800 	.word	0x40023800
 8004284:	00f42400 	.word	0x00f42400
 8004288:	007a1200 	.word	0x007a1200

0800428c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800428c:	b580      	push	{r7, lr}
 800428e:	b084      	sub	sp, #16
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
 8004294:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;   
 8004296:	2300      	movs	r3, #0
 8004298:	60fb      	str	r3, [r7, #12]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
    must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) and the supply voltage of the device. */
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800429a:	4b73      	ldr	r3, [pc, #460]	; (8004468 <HAL_RCC_ClockConfig+0x1dc>)
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f003 020f 	and.w	r2, r3, #15
 80042a2:	683b      	ldr	r3, [r7, #0]
 80042a4:	429a      	cmp	r2, r3
 80042a6:	d20c      	bcs.n	80042c2 <HAL_RCC_ClockConfig+0x36>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042a8:	4b6f      	ldr	r3, [pc, #444]	; (8004468 <HAL_RCC_ClockConfig+0x1dc>)
 80042aa:	683a      	ldr	r2, [r7, #0]
 80042ac:	b2d2      	uxtb	r2, r2
 80042ae:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80042b0:	4b6d      	ldr	r3, [pc, #436]	; (8004468 <HAL_RCC_ClockConfig+0x1dc>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f003 020f 	and.w	r2, r3, #15
 80042b8:	683b      	ldr	r3, [r7, #0]
 80042ba:	429a      	cmp	r2, r3
 80042bc:	d001      	beq.n	80042c2 <HAL_RCC_ClockConfig+0x36>
    {
      return HAL_ERROR;
 80042be:	2301      	movs	r3, #1
 80042c0:	e0ce      	b.n	8004460 <HAL_RCC_ClockConfig+0x1d4>
    }
  }
 
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f003 0302 	and.w	r3, r3, #2
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d008      	beq.n	80042e0 <HAL_RCC_ClockConfig+0x54>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80042ce:	4967      	ldr	r1, [pc, #412]	; (800446c <HAL_RCC_ClockConfig+0x1e0>)
 80042d0:	4b66      	ldr	r3, [pc, #408]	; (800446c <HAL_RCC_ClockConfig+0x1e0>)
 80042d2:	689b      	ldr	r3, [r3, #8]
 80042d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	689b      	ldr	r3, [r3, #8]
 80042dc:	4313      	orrs	r3, r2
 80042de:	608b      	str	r3, [r1, #8]
  }
  
  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f003 0301 	and.w	r3, r3, #1
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	f000 8082 	beq.w	80043f2 <HAL_RCC_ClockConfig+0x166>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	685b      	ldr	r3, [r3, #4]
 80042f2:	2b01      	cmp	r3, #1
 80042f4:	d107      	bne.n	8004306 <HAL_RCC_ClockConfig+0x7a>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042f6:	4b5d      	ldr	r3, [pc, #372]	; (800446c <HAL_RCC_ClockConfig+0x1e0>)
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d119      	bne.n	8004336 <HAL_RCC_ClockConfig+0xaa>
      {
        return HAL_ERROR;
 8004302:	2301      	movs	r3, #1
 8004304:	e0ac      	b.n	8004460 <HAL_RCC_ClockConfig+0x1d4>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	685b      	ldr	r3, [r3, #4]
 800430a:	2b02      	cmp	r3, #2
 800430c:	d003      	beq.n	8004316 <HAL_RCC_ClockConfig+0x8a>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	685b      	ldr	r3, [r3, #4]
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 8004312:	2b03      	cmp	r3, #3
 8004314:	d107      	bne.n	8004326 <HAL_RCC_ClockConfig+0x9a>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004316:	4b55      	ldr	r3, [pc, #340]	; (800446c <HAL_RCC_ClockConfig+0x1e0>)
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800431e:	2b00      	cmp	r3, #0
 8004320:	d109      	bne.n	8004336 <HAL_RCC_ClockConfig+0xaa>
      {
        return HAL_ERROR;
 8004322:	2301      	movs	r3, #1
 8004324:	e09c      	b.n	8004460 <HAL_RCC_ClockConfig+0x1d4>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004326:	4b51      	ldr	r3, [pc, #324]	; (800446c <HAL_RCC_ClockConfig+0x1e0>)
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f003 0302 	and.w	r3, r3, #2
 800432e:	2b00      	cmp	r3, #0
 8004330:	d101      	bne.n	8004336 <HAL_RCC_ClockConfig+0xaa>
      {
        return HAL_ERROR;
 8004332:	2301      	movs	r3, #1
 8004334:	e094      	b.n	8004460 <HAL_RCC_ClockConfig+0x1d4>
      }
    }
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004336:	494d      	ldr	r1, [pc, #308]	; (800446c <HAL_RCC_ClockConfig+0x1e0>)
 8004338:	4b4c      	ldr	r3, [pc, #304]	; (800446c <HAL_RCC_ClockConfig+0x1e0>)
 800433a:	689b      	ldr	r3, [r3, #8]
 800433c:	f023 0203 	bic.w	r2, r3, #3
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	685b      	ldr	r3, [r3, #4]
 8004344:	4313      	orrs	r3, r2
 8004346:	608b      	str	r3, [r1, #8]
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004348:	f001 fc1c 	bl	8005b84 <HAL_GetTick>
 800434c:	60f8      	str	r0, [r7, #12]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	685b      	ldr	r3, [r3, #4]
 8004352:	2b01      	cmp	r3, #1
 8004354:	d112      	bne.n	800437c <HAL_RCC_ClockConfig+0xf0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004356:	e00a      	b.n	800436e <HAL_RCC_ClockConfig+0xe2>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004358:	f001 fc14 	bl	8005b84 <HAL_GetTick>
 800435c:	4602      	mov	r2, r0
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	1ad3      	subs	r3, r2, r3
 8004362:	f241 3288 	movw	r2, #5000	; 0x1388
 8004366:	4293      	cmp	r3, r2
 8004368:	d901      	bls.n	800436e <HAL_RCC_ClockConfig+0xe2>
        {
          return HAL_TIMEOUT;
 800436a:	2303      	movs	r3, #3
 800436c:	e078      	b.n	8004460 <HAL_RCC_ClockConfig+0x1d4>
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800436e:	4b3f      	ldr	r3, [pc, #252]	; (800446c <HAL_RCC_ClockConfig+0x1e0>)
 8004370:	689b      	ldr	r3, [r3, #8]
 8004372:	f003 030c 	and.w	r3, r3, #12
 8004376:	2b04      	cmp	r3, #4
 8004378:	d1ee      	bne.n	8004358 <HAL_RCC_ClockConfig+0xcc>
 800437a:	e03a      	b.n	80043f2 <HAL_RCC_ClockConfig+0x166>
        {
          return HAL_TIMEOUT;
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	685b      	ldr	r3, [r3, #4]
 8004380:	2b02      	cmp	r3, #2
 8004382:	d112      	bne.n	80043aa <HAL_RCC_ClockConfig+0x11e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004384:	e00a      	b.n	800439c <HAL_RCC_ClockConfig+0x110>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004386:	f001 fbfd 	bl	8005b84 <HAL_GetTick>
 800438a:	4602      	mov	r2, r0
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	1ad3      	subs	r3, r2, r3
 8004390:	f241 3288 	movw	r2, #5000	; 0x1388
 8004394:	4293      	cmp	r3, r2
 8004396:	d901      	bls.n	800439c <HAL_RCC_ClockConfig+0x110>
        {
          return HAL_TIMEOUT;
 8004398:	2303      	movs	r3, #3
 800439a:	e061      	b.n	8004460 <HAL_RCC_ClockConfig+0x1d4>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800439c:	4b33      	ldr	r3, [pc, #204]	; (800446c <HAL_RCC_ClockConfig+0x1e0>)
 800439e:	689b      	ldr	r3, [r3, #8]
 80043a0:	f003 030c 	and.w	r3, r3, #12
 80043a4:	2b08      	cmp	r3, #8
 80043a6:	d1ee      	bne.n	8004386 <HAL_RCC_ClockConfig+0xfa>
 80043a8:	e023      	b.n	80043f2 <HAL_RCC_ClockConfig+0x166>
        {
          return HAL_TIMEOUT;
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK)
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	2b03      	cmp	r3, #3
 80043b0:	d119      	bne.n	80043e6 <HAL_RCC_ClockConfig+0x15a>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
 80043b2:	e00a      	b.n	80043ca <HAL_RCC_ClockConfig+0x13e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80043b4:	f001 fbe6 	bl	8005b84 <HAL_GetTick>
 80043b8:	4602      	mov	r2, r0
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	1ad3      	subs	r3, r2, r3
 80043be:	f241 3288 	movw	r2, #5000	; 0x1388
 80043c2:	4293      	cmp	r3, r2
 80043c4:	d901      	bls.n	80043ca <HAL_RCC_ClockConfig+0x13e>
        {
          return HAL_TIMEOUT;
 80043c6:	2303      	movs	r3, #3
 80043c8:	e04a      	b.n	8004460 <HAL_RCC_ClockConfig+0x1d4>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
 80043ca:	4b28      	ldr	r3, [pc, #160]	; (800446c <HAL_RCC_ClockConfig+0x1e0>)
 80043cc:	689b      	ldr	r3, [r3, #8]
 80043ce:	e7f1      	b.n	80043b4 <HAL_RCC_ClockConfig+0x128>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80043d0:	f001 fbd8 	bl	8005b84 <HAL_GetTick>
 80043d4:	4602      	mov	r2, r0
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	1ad3      	subs	r3, r2, r3
 80043da:	f241 3288 	movw	r2, #5000	; 0x1388
 80043de:	4293      	cmp	r3, r2
 80043e0:	d901      	bls.n	80043e6 <HAL_RCC_ClockConfig+0x15a>
        {
          return HAL_TIMEOUT;
 80043e2:	2303      	movs	r3, #3
 80043e4:	e03c      	b.n	8004460 <HAL_RCC_ClockConfig+0x1d4>
        }
      }
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80043e6:	4b21      	ldr	r3, [pc, #132]	; (800446c <HAL_RCC_ClockConfig+0x1e0>)
 80043e8:	689b      	ldr	r3, [r3, #8]
 80043ea:	f003 030c 	and.w	r3, r3, #12
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d1ee      	bne.n	80043d0 <HAL_RCC_ClockConfig+0x144>
      }
    }
  }    
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80043f2:	4b1d      	ldr	r3, [pc, #116]	; (8004468 <HAL_RCC_ClockConfig+0x1dc>)
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f003 020f 	and.w	r2, r3, #15
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	429a      	cmp	r2, r3
 80043fe:	d90c      	bls.n	800441a <HAL_RCC_ClockConfig+0x18e>
  { 
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004400:	4b19      	ldr	r3, [pc, #100]	; (8004468 <HAL_RCC_ClockConfig+0x1dc>)
 8004402:	683a      	ldr	r2, [r7, #0]
 8004404:	b2d2      	uxtb	r2, r2
 8004406:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004408:	4b17      	ldr	r3, [pc, #92]	; (8004468 <HAL_RCC_ClockConfig+0x1dc>)
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f003 020f 	and.w	r2, r3, #15
 8004410:	683b      	ldr	r3, [r7, #0]
 8004412:	429a      	cmp	r2, r3
 8004414:	d001      	beq.n	800441a <HAL_RCC_ClockConfig+0x18e>
    {
      return HAL_ERROR;
 8004416:	2301      	movs	r3, #1
 8004418:	e022      	b.n	8004460 <HAL_RCC_ClockConfig+0x1d4>
    }
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f003 0304 	and.w	r3, r3, #4
 8004422:	2b00      	cmp	r3, #0
 8004424:	d008      	beq.n	8004438 <HAL_RCC_ClockConfig+0x1ac>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004426:	4911      	ldr	r1, [pc, #68]	; (800446c <HAL_RCC_ClockConfig+0x1e0>)
 8004428:	4b10      	ldr	r3, [pc, #64]	; (800446c <HAL_RCC_ClockConfig+0x1e0>)
 800442a:	689b      	ldr	r3, [r3, #8]
 800442c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	68db      	ldr	r3, [r3, #12]
 8004434:	4313      	orrs	r3, r2
 8004436:	608b      	str	r3, [r1, #8]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f003 0308 	and.w	r3, r3, #8
 8004440:	2b00      	cmp	r3, #0
 8004442:	d009      	beq.n	8004458 <HAL_RCC_ClockConfig+0x1cc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004444:	4909      	ldr	r1, [pc, #36]	; (800446c <HAL_RCC_ClockConfig+0x1e0>)
 8004446:	4b09      	ldr	r3, [pc, #36]	; (800446c <HAL_RCC_ClockConfig+0x1e0>)
 8004448:	689b      	ldr	r3, [r3, #8]
 800444a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	691b      	ldr	r3, [r3, #16]
 8004452:	00db      	lsls	r3, r3, #3
 8004454:	4313      	orrs	r3, r2
 8004456:	608b      	str	r3, [r1, #8]
  }

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8004458:	2000      	movs	r0, #0
 800445a:	f001 fb69 	bl	8005b30 <HAL_InitTick>
  
  return HAL_OK;
 800445e:	2300      	movs	r3, #0
}
 8004460:	4618      	mov	r0, r3
 8004462:	3710      	adds	r7, #16
 8004464:	46bd      	mov	sp, r7
 8004466:	bd80      	pop	{r7, pc}
 8004468:	40023c00 	.word	0x40023c00
 800446c:	40023800 	.word	0x40023800

08004470 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004470:	b580      	push	{r7, lr}
 8004472:	b082      	sub	sp, #8
 8004474:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8004476:	f7ff fe1d 	bl	80040b4 <HAL_RCC_GetSysClockFreq>
 800447a:	4601      	mov	r1, r0
 800447c:	4b0d      	ldr	r3, [pc, #52]	; (80044b4 <HAL_RCC_GetHCLKFreq+0x44>)
 800447e:	689b      	ldr	r3, [r3, #8]
 8004480:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004484:	23f0      	movs	r3, #240	; 0xf0
 8004486:	607b      	str	r3, [r7, #4]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	fa93 f3a3 	rbit	r3, r3
 800448e:	603b      	str	r3, [r7, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	fab3 f383 	clz	r3, r3
 8004496:	fa22 f303 	lsr.w	r3, r2, r3
 800449a:	4a07      	ldr	r2, [pc, #28]	; (80044b8 <HAL_RCC_GetHCLKFreq+0x48>)
 800449c:	5cd3      	ldrb	r3, [r2, r3]
 800449e:	fa21 f303 	lsr.w	r3, r1, r3
 80044a2:	4a06      	ldr	r2, [pc, #24]	; (80044bc <HAL_RCC_GetHCLKFreq+0x4c>)
 80044a4:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 80044a6:	4b05      	ldr	r3, [pc, #20]	; (80044bc <HAL_RCC_GetHCLKFreq+0x4c>)
 80044a8:	681b      	ldr	r3, [r3, #0]
}
 80044aa:	4618      	mov	r0, r3
 80044ac:	3708      	adds	r7, #8
 80044ae:	46bd      	mov	sp, r7
 80044b0:	bd80      	pop	{r7, pc}
 80044b2:	bf00      	nop
 80044b4:	40023800 	.word	0x40023800
 80044b8:	08008ec0 	.word	0x08008ec0
 80044bc:	20000000 	.word	0x20000000

080044c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{  
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b082      	sub	sp, #8
 80044c4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 80044c6:	f7ff ffd3 	bl	8004470 <HAL_RCC_GetHCLKFreq>
 80044ca:	4601      	mov	r1, r0
 80044cc:	4b0b      	ldr	r3, [pc, #44]	; (80044fc <HAL_RCC_GetPCLK1Freq+0x3c>)
 80044ce:	689b      	ldr	r3, [r3, #8]
 80044d0:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80044d4:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80044d8:	607b      	str	r3, [r7, #4]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	fa93 f3a3 	rbit	r3, r3
 80044e0:	603b      	str	r3, [r7, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80044e2:	683b      	ldr	r3, [r7, #0]
 80044e4:	fab3 f383 	clz	r3, r3
 80044e8:	fa22 f303 	lsr.w	r3, r2, r3
 80044ec:	4a04      	ldr	r2, [pc, #16]	; (8004500 <HAL_RCC_GetPCLK1Freq+0x40>)
 80044ee:	5cd3      	ldrb	r3, [r2, r3]
 80044f0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80044f4:	4618      	mov	r0, r3
 80044f6:	3708      	adds	r7, #8
 80044f8:	46bd      	mov	sp, r7
 80044fa:	bd80      	pop	{r7, pc}
 80044fc:	40023800 	.word	0x40023800
 8004500:	08008ec0 	.word	0x08008ec0

08004504 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b082      	sub	sp, #8
 8004508:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 800450a:	f7ff ffb1 	bl	8004470 <HAL_RCC_GetHCLKFreq>
 800450e:	4601      	mov	r1, r0
 8004510:	4b0b      	ldr	r3, [pc, #44]	; (8004540 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8004512:	689b      	ldr	r3, [r3, #8]
 8004514:	f403 4260 	and.w	r2, r3, #57344	; 0xe000
 8004518:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800451c:	607b      	str	r3, [r7, #4]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	fa93 f3a3 	rbit	r3, r3
 8004524:	603b      	str	r3, [r7, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	fab3 f383 	clz	r3, r3
 800452c:	fa22 f303 	lsr.w	r3, r2, r3
 8004530:	4a04      	ldr	r2, [pc, #16]	; (8004544 <HAL_RCC_GetPCLK2Freq+0x40>)
 8004532:	5cd3      	ldrb	r3, [r2, r3]
 8004534:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8004538:	4618      	mov	r0, r3
 800453a:	3708      	adds	r7, #8
 800453c:	46bd      	mov	sp, r7
 800453e:	bd80      	pop	{r7, pc}
 8004540:	40023800 	.word	0x40023800
 8004544:	08008ec0 	.word	0x08008ec0

08004548 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004548:	b580      	push	{r7, lr}
 800454a:	b086      	sub	sp, #24
 800454c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800454e:	2300      	movs	r3, #0
 8004550:	617b      	str	r3, [r7, #20]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004552:	2300      	movs	r3, #0
 8004554:	603b      	str	r3, [r7, #0]
 8004556:	4a2e      	ldr	r2, [pc, #184]	; (8004610 <HAL_PWREx_EnableOverDrive+0xc8>)
 8004558:	4b2d      	ldr	r3, [pc, #180]	; (8004610 <HAL_PWREx_EnableOverDrive+0xc8>)
 800455a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800455c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004560:	6413      	str	r3, [r2, #64]	; 0x40
 8004562:	4b2b      	ldr	r3, [pc, #172]	; (8004610 <HAL_PWREx_EnableOverDrive+0xc8>)
 8004564:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004566:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800456a:	603b      	str	r3, [r7, #0]
 800456c:	683b      	ldr	r3, [r7, #0]
 800456e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004572:	60fb      	str	r3, [r7, #12]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	fa93 f3a3 	rbit	r3, r3
 800457a:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800457c:	68bb      	ldr	r3, [r7, #8]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800457e:	fab3 f383 	clz	r3, r3
 8004582:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004586:	f503 3360 	add.w	r3, r3, #229376	; 0x38000
 800458a:	009b      	lsls	r3, r3, #2
 800458c:	461a      	mov	r2, r3
 800458e:	2301      	movs	r3, #1
 8004590:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004592:	f001 faf7 	bl	8005b84 <HAL_GetTick>
 8004596:	6178      	str	r0, [r7, #20]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004598:	e009      	b.n	80045ae <HAL_PWREx_EnableOverDrive+0x66>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800459a:	f001 faf3 	bl	8005b84 <HAL_GetTick>
 800459e:	4602      	mov	r2, r0
 80045a0:	697b      	ldr	r3, [r7, #20]
 80045a2:	1ad3      	subs	r3, r2, r3
 80045a4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80045a8:	d901      	bls.n	80045ae <HAL_PWREx_EnableOverDrive+0x66>
    {
      return HAL_TIMEOUT;
 80045aa:	2303      	movs	r3, #3
 80045ac:	e02c      	b.n	8004608 <HAL_PWREx_EnableOverDrive+0xc0>
  __HAL_PWR_OVERDRIVE_ENABLE();

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80045ae:	4b19      	ldr	r3, [pc, #100]	; (8004614 <HAL_PWREx_EnableOverDrive+0xcc>)
 80045b0:	685b      	ldr	r3, [r3, #4]
 80045b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d0ef      	beq.n	800459a <HAL_PWREx_EnableOverDrive+0x52>
 80045ba:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80045be:	613b      	str	r3, [r7, #16]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045c0:	693b      	ldr	r3, [r7, #16]
 80045c2:	fa93 f3a3 	rbit	r3, r3
 80045c6:	607b      	str	r3, [r7, #4]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80045c8:	687b      	ldr	r3, [r7, #4]
      return HAL_TIMEOUT;
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80045ca:	fab3 f383 	clz	r3, r3
 80045ce:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80045d2:	f503 3360 	add.w	r3, r3, #229376	; 0x38000
 80045d6:	009b      	lsls	r3, r3, #2
 80045d8:	461a      	mov	r2, r3
 80045da:	2301      	movs	r3, #1
 80045dc:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80045de:	f001 fad1 	bl	8005b84 <HAL_GetTick>
 80045e2:	6178      	str	r0, [r7, #20]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80045e4:	e009      	b.n	80045fa <HAL_PWREx_EnableOverDrive+0xb2>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80045e6:	f001 facd 	bl	8005b84 <HAL_GetTick>
 80045ea:	4602      	mov	r2, r0
 80045ec:	697b      	ldr	r3, [r7, #20]
 80045ee:	1ad3      	subs	r3, r2, r3
 80045f0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80045f4:	d901      	bls.n	80045fa <HAL_PWREx_EnableOverDrive+0xb2>
    {
      return HAL_TIMEOUT;
 80045f6:	2303      	movs	r3, #3
 80045f8:	e006      	b.n	8004608 <HAL_PWREx_EnableOverDrive+0xc0>
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80045fa:	4b06      	ldr	r3, [pc, #24]	; (8004614 <HAL_PWREx_EnableOverDrive+0xcc>)
 80045fc:	685b      	ldr	r3, [r3, #4]
 80045fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004602:	2b00      	cmp	r3, #0
 8004604:	d0ef      	beq.n	80045e6 <HAL_PWREx_EnableOverDrive+0x9e>
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
 8004606:	2300      	movs	r3, #0
}
 8004608:	4618      	mov	r0, r3
 800460a:	3718      	adds	r7, #24
 800460c:	46bd      	mov	sp, r7
 800460e:	bd80      	pop	{r7, pc}
 8004610:	40023800 	.word	0x40023800
 8004614:	40007000 	.word	0x40007000

08004618 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004618:	b480      	push	{r7}
 800461a:	b089      	sub	sp, #36	; 0x24
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
 8004620:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004622:	2300      	movs	r3, #0
 8004624:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004626:	2300      	movs	r3, #0
 8004628:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800462a:	2300      	movs	r3, #0
 800462c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800462e:	2300      	movs	r3, #0
 8004630:	61fb      	str	r3, [r7, #28]
 8004632:	e165      	b.n	8004900 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
 8004634:	2201      	movs	r2, #1
 8004636:	69fb      	ldr	r3, [r7, #28]
 8004638:	fa02 f303 	lsl.w	r3, r2, r3
 800463c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800463e:	683b      	ldr	r3, [r7, #0]
 8004640:	681a      	ldr	r2, [r3, #0]
 8004642:	697b      	ldr	r3, [r7, #20]
 8004644:	4013      	ands	r3, r2
 8004646:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004648:	693a      	ldr	r2, [r7, #16]
 800464a:	697b      	ldr	r3, [r7, #20]
 800464c:	429a      	cmp	r2, r3
 800464e:	f040 8154 	bne.w	80048fa <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004652:	683b      	ldr	r3, [r7, #0]
 8004654:	685b      	ldr	r3, [r3, #4]
 8004656:	2b02      	cmp	r3, #2
 8004658:	d003      	beq.n	8004662 <HAL_GPIO_Init+0x4a>
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	685b      	ldr	r3, [r3, #4]
 800465e:	2b12      	cmp	r3, #18
 8004660:	d123      	bne.n	80046aa <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004662:	69fb      	ldr	r3, [r7, #28]
 8004664:	08da      	lsrs	r2, r3, #3
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	3208      	adds	r2, #8
 800466a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800466e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 8004670:	69fb      	ldr	r3, [r7, #28]
 8004672:	f003 0307 	and.w	r3, r3, #7
 8004676:	009b      	lsls	r3, r3, #2
 8004678:	220f      	movs	r2, #15
 800467a:	fa02 f303 	lsl.w	r3, r2, r3
 800467e:	43db      	mvns	r3, r3
 8004680:	69ba      	ldr	r2, [r7, #24]
 8004682:	4013      	ands	r3, r2
 8004684:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8004686:	683b      	ldr	r3, [r7, #0]
 8004688:	691a      	ldr	r2, [r3, #16]
 800468a:	69fb      	ldr	r3, [r7, #28]
 800468c:	f003 0307 	and.w	r3, r3, #7
 8004690:	009b      	lsls	r3, r3, #2
 8004692:	fa02 f303 	lsl.w	r3, r2, r3
 8004696:	69ba      	ldr	r2, [r7, #24]
 8004698:	4313      	orrs	r3, r2
 800469a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800469c:	69fb      	ldr	r3, [r7, #28]
 800469e:	08da      	lsrs	r2, r3, #3
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	3208      	adds	r2, #8
 80046a4:	69b9      	ldr	r1, [r7, #24]
 80046a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80046b0:	69fb      	ldr	r3, [r7, #28]
 80046b2:	005b      	lsls	r3, r3, #1
 80046b4:	2203      	movs	r2, #3
 80046b6:	fa02 f303 	lsl.w	r3, r2, r3
 80046ba:	43db      	mvns	r3, r3
 80046bc:	69ba      	ldr	r2, [r7, #24]
 80046be:	4013      	ands	r3, r2
 80046c0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	685b      	ldr	r3, [r3, #4]
 80046c6:	f003 0203 	and.w	r2, r3, #3
 80046ca:	69fb      	ldr	r3, [r7, #28]
 80046cc:	005b      	lsls	r3, r3, #1
 80046ce:	fa02 f303 	lsl.w	r3, r2, r3
 80046d2:	69ba      	ldr	r2, [r7, #24]
 80046d4:	4313      	orrs	r3, r2
 80046d6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	69ba      	ldr	r2, [r7, #24]
 80046dc:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	685b      	ldr	r3, [r3, #4]
 80046e2:	2b01      	cmp	r3, #1
 80046e4:	d00b      	beq.n	80046fe <HAL_GPIO_Init+0xe6>
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	685b      	ldr	r3, [r3, #4]
 80046ea:	2b02      	cmp	r3, #2
 80046ec:	d007      	beq.n	80046fe <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	685b      	ldr	r3, [r3, #4]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80046f2:	2b11      	cmp	r3, #17
 80046f4:	d003      	beq.n	80046fe <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	685b      	ldr	r3, [r3, #4]
 80046fa:	2b12      	cmp	r3, #18
 80046fc:	d130      	bne.n	8004760 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	689b      	ldr	r3, [r3, #8]
 8004702:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004704:	69fb      	ldr	r3, [r7, #28]
 8004706:	005b      	lsls	r3, r3, #1
 8004708:	2203      	movs	r2, #3
 800470a:	fa02 f303 	lsl.w	r3, r2, r3
 800470e:	43db      	mvns	r3, r3
 8004710:	69ba      	ldr	r2, [r7, #24]
 8004712:	4013      	ands	r3, r2
 8004714:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	68da      	ldr	r2, [r3, #12]
 800471a:	69fb      	ldr	r3, [r7, #28]
 800471c:	005b      	lsls	r3, r3, #1
 800471e:	fa02 f303 	lsl.w	r3, r2, r3
 8004722:	69ba      	ldr	r2, [r7, #24]
 8004724:	4313      	orrs	r3, r2
 8004726:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	69ba      	ldr	r2, [r7, #24]
 800472c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	685b      	ldr	r3, [r3, #4]
 8004732:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004734:	2201      	movs	r2, #1
 8004736:	69fb      	ldr	r3, [r7, #28]
 8004738:	fa02 f303 	lsl.w	r3, r2, r3
 800473c:	43db      	mvns	r3, r3
 800473e:	69ba      	ldr	r2, [r7, #24]
 8004740:	4013      	ands	r3, r2
 8004742:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004744:	683b      	ldr	r3, [r7, #0]
 8004746:	685b      	ldr	r3, [r3, #4]
 8004748:	091b      	lsrs	r3, r3, #4
 800474a:	f003 0201 	and.w	r2, r3, #1
 800474e:	69fb      	ldr	r3, [r7, #28]
 8004750:	fa02 f303 	lsl.w	r3, r2, r3
 8004754:	69ba      	ldr	r2, [r7, #24]
 8004756:	4313      	orrs	r3, r2
 8004758:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	69ba      	ldr	r2, [r7, #24]
 800475e:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	68db      	ldr	r3, [r3, #12]
 8004764:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004766:	69fb      	ldr	r3, [r7, #28]
 8004768:	005b      	lsls	r3, r3, #1
 800476a:	2203      	movs	r2, #3
 800476c:	fa02 f303 	lsl.w	r3, r2, r3
 8004770:	43db      	mvns	r3, r3
 8004772:	69ba      	ldr	r2, [r7, #24]
 8004774:	4013      	ands	r3, r2
 8004776:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004778:	683b      	ldr	r3, [r7, #0]
 800477a:	689a      	ldr	r2, [r3, #8]
 800477c:	69fb      	ldr	r3, [r7, #28]
 800477e:	005b      	lsls	r3, r3, #1
 8004780:	fa02 f303 	lsl.w	r3, r2, r3
 8004784:	69ba      	ldr	r2, [r7, #24]
 8004786:	4313      	orrs	r3, r2
 8004788:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	69ba      	ldr	r2, [r7, #24]
 800478e:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004790:	683b      	ldr	r3, [r7, #0]
 8004792:	685b      	ldr	r3, [r3, #4]
 8004794:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004798:	2b00      	cmp	r3, #0
 800479a:	f000 80ae 	beq.w	80048fa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800479e:	2300      	movs	r3, #0
 80047a0:	60fb      	str	r3, [r7, #12]
 80047a2:	4a5c      	ldr	r2, [pc, #368]	; (8004914 <HAL_GPIO_Init+0x2fc>)
 80047a4:	4b5b      	ldr	r3, [pc, #364]	; (8004914 <HAL_GPIO_Init+0x2fc>)
 80047a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80047ac:	6453      	str	r3, [r2, #68]	; 0x44
 80047ae:	4b59      	ldr	r3, [pc, #356]	; (8004914 <HAL_GPIO_Init+0x2fc>)
 80047b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80047b6:	60fb      	str	r3, [r7, #12]
 80047b8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80047ba:	4a57      	ldr	r2, [pc, #348]	; (8004918 <HAL_GPIO_Init+0x300>)
 80047bc:	69fb      	ldr	r3, [r7, #28]
 80047be:	089b      	lsrs	r3, r3, #2
 80047c0:	3302      	adds	r3, #2
 80047c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80047c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 80047c8:	69fb      	ldr	r3, [r7, #28]
 80047ca:	f003 0303 	and.w	r3, r3, #3
 80047ce:	009b      	lsls	r3, r3, #2
 80047d0:	220f      	movs	r2, #15
 80047d2:	fa02 f303 	lsl.w	r3, r2, r3
 80047d6:	43db      	mvns	r3, r3
 80047d8:	69ba      	ldr	r2, [r7, #24]
 80047da:	4013      	ands	r3, r2
 80047dc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	4a4e      	ldr	r2, [pc, #312]	; (800491c <HAL_GPIO_Init+0x304>)
 80047e2:	4293      	cmp	r3, r2
 80047e4:	d025      	beq.n	8004832 <HAL_GPIO_Init+0x21a>
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	4a4d      	ldr	r2, [pc, #308]	; (8004920 <HAL_GPIO_Init+0x308>)
 80047ea:	4293      	cmp	r3, r2
 80047ec:	d01f      	beq.n	800482e <HAL_GPIO_Init+0x216>
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	4a4c      	ldr	r2, [pc, #304]	; (8004924 <HAL_GPIO_Init+0x30c>)
 80047f2:	4293      	cmp	r3, r2
 80047f4:	d019      	beq.n	800482a <HAL_GPIO_Init+0x212>
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	4a4b      	ldr	r2, [pc, #300]	; (8004928 <HAL_GPIO_Init+0x310>)
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d013      	beq.n	8004826 <HAL_GPIO_Init+0x20e>
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	4a4a      	ldr	r2, [pc, #296]	; (800492c <HAL_GPIO_Init+0x314>)
 8004802:	4293      	cmp	r3, r2
 8004804:	d00d      	beq.n	8004822 <HAL_GPIO_Init+0x20a>
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	4a49      	ldr	r2, [pc, #292]	; (8004930 <HAL_GPIO_Init+0x318>)
 800480a:	4293      	cmp	r3, r2
 800480c:	d007      	beq.n	800481e <HAL_GPIO_Init+0x206>
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	4a48      	ldr	r2, [pc, #288]	; (8004934 <HAL_GPIO_Init+0x31c>)
 8004812:	4293      	cmp	r3, r2
 8004814:	d101      	bne.n	800481a <HAL_GPIO_Init+0x202>
 8004816:	2306      	movs	r3, #6
 8004818:	e00c      	b.n	8004834 <HAL_GPIO_Init+0x21c>
 800481a:	2308      	movs	r3, #8
 800481c:	e00a      	b.n	8004834 <HAL_GPIO_Init+0x21c>
 800481e:	2305      	movs	r3, #5
 8004820:	e008      	b.n	8004834 <HAL_GPIO_Init+0x21c>
 8004822:	2304      	movs	r3, #4
 8004824:	e006      	b.n	8004834 <HAL_GPIO_Init+0x21c>
 8004826:	2303      	movs	r3, #3
 8004828:	e004      	b.n	8004834 <HAL_GPIO_Init+0x21c>
 800482a:	2302      	movs	r3, #2
 800482c:	e002      	b.n	8004834 <HAL_GPIO_Init+0x21c>
 800482e:	2301      	movs	r3, #1
 8004830:	e000      	b.n	8004834 <HAL_GPIO_Init+0x21c>
 8004832:	2300      	movs	r3, #0
 8004834:	69fa      	ldr	r2, [r7, #28]
 8004836:	f002 0203 	and.w	r2, r2, #3
 800483a:	0092      	lsls	r2, r2, #2
 800483c:	4093      	lsls	r3, r2
 800483e:	69ba      	ldr	r2, [r7, #24]
 8004840:	4313      	orrs	r3, r2
 8004842:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004844:	4934      	ldr	r1, [pc, #208]	; (8004918 <HAL_GPIO_Init+0x300>)
 8004846:	69fb      	ldr	r3, [r7, #28]
 8004848:	089b      	lsrs	r3, r3, #2
 800484a:	3302      	adds	r3, #2
 800484c:	69ba      	ldr	r2, [r7, #24]
 800484e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004852:	4b39      	ldr	r3, [pc, #228]	; (8004938 <HAL_GPIO_Init+0x320>)
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004858:	693b      	ldr	r3, [r7, #16]
 800485a:	43db      	mvns	r3, r3
 800485c:	69ba      	ldr	r2, [r7, #24]
 800485e:	4013      	ands	r3, r2
 8004860:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004862:	683b      	ldr	r3, [r7, #0]
 8004864:	685b      	ldr	r3, [r3, #4]
 8004866:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800486a:	2b00      	cmp	r3, #0
 800486c:	d003      	beq.n	8004876 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800486e:	69ba      	ldr	r2, [r7, #24]
 8004870:	693b      	ldr	r3, [r7, #16]
 8004872:	4313      	orrs	r3, r2
 8004874:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004876:	4a30      	ldr	r2, [pc, #192]	; (8004938 <HAL_GPIO_Init+0x320>)
 8004878:	69bb      	ldr	r3, [r7, #24]
 800487a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800487c:	4b2e      	ldr	r3, [pc, #184]	; (8004938 <HAL_GPIO_Init+0x320>)
 800487e:	685b      	ldr	r3, [r3, #4]
 8004880:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004882:	693b      	ldr	r3, [r7, #16]
 8004884:	43db      	mvns	r3, r3
 8004886:	69ba      	ldr	r2, [r7, #24]
 8004888:	4013      	ands	r3, r2
 800488a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	685b      	ldr	r3, [r3, #4]
 8004890:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004894:	2b00      	cmp	r3, #0
 8004896:	d003      	beq.n	80048a0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8004898:	69ba      	ldr	r2, [r7, #24]
 800489a:	693b      	ldr	r3, [r7, #16]
 800489c:	4313      	orrs	r3, r2
 800489e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80048a0:	4a25      	ldr	r2, [pc, #148]	; (8004938 <HAL_GPIO_Init+0x320>)
 80048a2:	69bb      	ldr	r3, [r7, #24]
 80048a4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80048a6:	4b24      	ldr	r3, [pc, #144]	; (8004938 <HAL_GPIO_Init+0x320>)
 80048a8:	689b      	ldr	r3, [r3, #8]
 80048aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80048ac:	693b      	ldr	r3, [r7, #16]
 80048ae:	43db      	mvns	r3, r3
 80048b0:	69ba      	ldr	r2, [r7, #24]
 80048b2:	4013      	ands	r3, r2
 80048b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80048b6:	683b      	ldr	r3, [r7, #0]
 80048b8:	685b      	ldr	r3, [r3, #4]
 80048ba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d003      	beq.n	80048ca <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80048c2:	69ba      	ldr	r2, [r7, #24]
 80048c4:	693b      	ldr	r3, [r7, #16]
 80048c6:	4313      	orrs	r3, r2
 80048c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80048ca:	4a1b      	ldr	r2, [pc, #108]	; (8004938 <HAL_GPIO_Init+0x320>)
 80048cc:	69bb      	ldr	r3, [r7, #24]
 80048ce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80048d0:	4b19      	ldr	r3, [pc, #100]	; (8004938 <HAL_GPIO_Init+0x320>)
 80048d2:	68db      	ldr	r3, [r3, #12]
 80048d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80048d6:	693b      	ldr	r3, [r7, #16]
 80048d8:	43db      	mvns	r3, r3
 80048da:	69ba      	ldr	r2, [r7, #24]
 80048dc:	4013      	ands	r3, r2
 80048de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80048e0:	683b      	ldr	r3, [r7, #0]
 80048e2:	685b      	ldr	r3, [r3, #4]
 80048e4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d003      	beq.n	80048f4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80048ec:	69ba      	ldr	r2, [r7, #24]
 80048ee:	693b      	ldr	r3, [r7, #16]
 80048f0:	4313      	orrs	r3, r2
 80048f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80048f4:	4a10      	ldr	r2, [pc, #64]	; (8004938 <HAL_GPIO_Init+0x320>)
 80048f6:	69bb      	ldr	r3, [r7, #24]
 80048f8:	60d3      	str	r3, [r2, #12]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80048fa:	69fb      	ldr	r3, [r7, #28]
 80048fc:	3301      	adds	r3, #1
 80048fe:	61fb      	str	r3, [r7, #28]
 8004900:	69fb      	ldr	r3, [r7, #28]
 8004902:	2b0f      	cmp	r3, #15
 8004904:	f67f ae96 	bls.w	8004634 <HAL_GPIO_Init+0x1c>
        }
        EXTI->FTSR = temp;
      }
    }
  }
}
 8004908:	bf00      	nop
 800490a:	3724      	adds	r7, #36	; 0x24
 800490c:	46bd      	mov	sp, r7
 800490e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004912:	4770      	bx	lr
 8004914:	40023800 	.word	0x40023800
 8004918:	40013800 	.word	0x40013800
 800491c:	40020000 	.word	0x40020000
 8004920:	40020400 	.word	0x40020400
 8004924:	40020800 	.word	0x40020800
 8004928:	40020c00 	.word	0x40020c00
 800492c:	40021000 	.word	0x40021000
 8004930:	40021400 	.word	0x40021400
 8004934:	40021800 	.word	0x40021800
 8004938:	40013c00 	.word	0x40013c00

0800493c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800493c:	b480      	push	{r7}
 800493e:	b083      	sub	sp, #12
 8004940:	af00      	add	r7, sp, #0
 8004942:	6078      	str	r0, [r7, #4]
 8004944:	460b      	mov	r3, r1
 8004946:	807b      	strh	r3, [r7, #2]
 8004948:	4613      	mov	r3, r2
 800494a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800494c:	787b      	ldrb	r3, [r7, #1]
 800494e:	2b00      	cmp	r3, #0
 8004950:	d003      	beq.n	800495a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004952:	887a      	ldrh	r2, [r7, #2]
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004958:	e003      	b.n	8004962 <HAL_GPIO_WritePin+0x26>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800495a:	887b      	ldrh	r3, [r7, #2]
 800495c:	041a      	lsls	r2, r3, #16
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	619a      	str	r2, [r3, #24]
  }
}
 8004962:	bf00      	nop
 8004964:	370c      	adds	r7, #12
 8004966:	46bd      	mov	sp, r7
 8004968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800496c:	4770      	bx	lr
 800496e:	bf00      	nop

08004970 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004970:	b480      	push	{r7}
 8004972:	b083      	sub	sp, #12
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]
 8004978:	460b      	mov	r3, r1
 800497a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	695a      	ldr	r2, [r3, #20]
 8004980:	887b      	ldrh	r3, [r7, #2]
 8004982:	405a      	eors	r2, r3
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	615a      	str	r2, [r3, #20]
}
 8004988:	bf00      	nop
 800498a:	370c      	adds	r7, #12
 800498c:	46bd      	mov	sp, r7
 800498e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004992:	4770      	bx	lr

08004994 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004994:	b580      	push	{r7, lr}
 8004996:	b084      	sub	sp, #16
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800499c:	2300      	movs	r3, #0
 800499e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d101      	bne.n	80049aa <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80049a6:	2301      	movs	r3, #1
 80049a8:	e05a      	b.n	8004a60 <HAL_DMA_Init+0xcc>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	2202      	movs	r2, #2
 80049ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80049ba:	68fa      	ldr	r2, [r7, #12]
 80049bc:	4b2a      	ldr	r3, [pc, #168]	; (8004a68 <HAL_DMA_Init+0xd4>)
 80049be:	4013      	ands	r3, r2
 80049c0:	60fb      	str	r3, [r7, #12]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	685a      	ldr	r2, [r3, #4]
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	689b      	ldr	r3, [r3, #8]
 80049ca:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	68db      	ldr	r3, [r3, #12]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80049d0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	691b      	ldr	r3, [r3, #16]
 80049d6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	695b      	ldr	r3, [r3, #20]
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80049dc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	699b      	ldr	r3, [r3, #24]
 80049e2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	69db      	ldr	r3, [r3, #28]
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80049e8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6a1b      	ldr	r3, [r3, #32]
 80049ee:	4313      	orrs	r3, r2
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80049f0:	68fa      	ldr	r2, [r7, #12]
 80049f2:	4313      	orrs	r3, r2
 80049f4:	60fb      	str	r3, [r7, #12]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
          hdma->Init.Mode                | hdma->Init.Priority;

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049fa:	2b04      	cmp	r3, #4
 80049fc:	d107      	bne.n	8004a0e <HAL_DMA_Init+0x7a>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a06:	4313      	orrs	r3, r2
 8004a08:	68fa      	ldr	r2, [r7, #12]
 8004a0a:	4313      	orrs	r3, r2
 8004a0c:	60fb      	str	r3, [r7, #12]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	68fa      	ldr	r2, [r7, #12]
 8004a14:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	695b      	ldr	r3, [r3, #20]
 8004a1c:	60fb      	str	r3, [r7, #12]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	f023 0307 	bic.w	r3, r3, #7
 8004a24:	60fb      	str	r3, [r7, #12]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a2a:	68fa      	ldr	r2, [r7, #12]
 8004a2c:	4313      	orrs	r3, r2
 8004a2e:	60fb      	str	r3, [r7, #12]

  /* the FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a34:	2b04      	cmp	r3, #4
 8004a36:	d104      	bne.n	8004a42 <HAL_DMA_Init+0xae>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a3c:	68fa      	ldr	r2, [r7, #12]
 8004a3e:	4313      	orrs	r3, r2
 8004a40:	60fb      	str	r3, [r7, #12]
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	68fa      	ldr	r2, [r7, #12]
 8004a48:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8004a4a:	6878      	ldr	r0, [r7, #4]
 8004a4c:	f000 fa28 	bl	8004ea0 <DMA_CalcBaseAndBitshift>

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2200      	movs	r2, #0
 8004a54:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	2201      	movs	r2, #1
 8004a5a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004a5e:	2300      	movs	r3, #0
}
 8004a60:	4618      	mov	r0, r3
 8004a62:	3710      	adds	r7, #16
 8004a64:	46bd      	mov	sp, r7
 8004a66:	bd80      	pop	{r7, pc}
 8004a68:	f010803f 	.word	0xf010803f

08004a6c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	b084      	sub	sp, #16
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	60f8      	str	r0, [r7, #12]
 8004a74:	60b9      	str	r1, [r7, #8]
 8004a76:	607a      	str	r2, [r7, #4]
 8004a78:	603b      	str	r3, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdma);
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004a80:	2b01      	cmp	r3, #1
 8004a82:	d101      	bne.n	8004a88 <HAL_DMA_Start_IT+0x1c>
 8004a84:	2302      	movs	r3, #2
 8004a86:	e02e      	b.n	8004ae6 <HAL_DMA_Start_IT+0x7a>
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	2201      	movs	r2, #1
 8004a8c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	2202      	movs	r2, #2
 8004a94:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

   /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	68fa      	ldr	r2, [r7, #12]
 8004a9e:	6812      	ldr	r2, [r2, #0]
 8004aa0:	6812      	ldr	r2, [r2, #0]
 8004aa2:	f022 0201 	bic.w	r2, r2, #1
 8004aa6:	601a      	str	r2, [r3, #0]

  /* Configure the source, destination address and the data length */
  DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004aa8:	683b      	ldr	r3, [r7, #0]
 8004aaa:	687a      	ldr	r2, [r7, #4]
 8004aac:	68b9      	ldr	r1, [r7, #8]
 8004aae:	68f8      	ldr	r0, [r7, #12]
 8004ab0:	f000 f9c8 	bl	8004e44 <DMA_SetConfig>

  /* Enable all interrupts */
  hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_HT | DMA_IT_TE | DMA_IT_DME;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	68fa      	ldr	r2, [r7, #12]
 8004aba:	6812      	ldr	r2, [r2, #0]
 8004abc:	6812      	ldr	r2, [r2, #0]
 8004abe:	f042 021e 	orr.w	r2, r2, #30
 8004ac2:	601a      	str	r2, [r3, #0]
  hdma->Instance->FCR |= DMA_IT_FE;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	68fa      	ldr	r2, [r7, #12]
 8004aca:	6812      	ldr	r2, [r2, #0]
 8004acc:	6952      	ldr	r2, [r2, #20]
 8004ace:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004ad2:	615a      	str	r2, [r3, #20]

   /* Enable the Peripheral */
  __HAL_DMA_ENABLE(hdma);
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	68fa      	ldr	r2, [r7, #12]
 8004ada:	6812      	ldr	r2, [r2, #0]
 8004adc:	6812      	ldr	r2, [r2, #0]
 8004ade:	f042 0201 	orr.w	r2, r2, #1
 8004ae2:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8004ae4:	2300      	movs	r3, #0
} 
 8004ae6:	4618      	mov	r0, r3
 8004ae8:	3710      	adds	r7, #16
 8004aea:	46bd      	mov	sp, r7
 8004aec:	bd80      	pop	{r7, pc}
 8004aee:	bf00      	nop

08004af0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004af0:	b580      	push	{r7, lr}
 8004af2:	b084      	sub	sp, #16
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004af8:	2300      	movs	r3, #0
 8004afa:	60fb      	str	r3, [r7, #12]

  /* Disable the stream */
  __HAL_DMA_DISABLE(hdma);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	687a      	ldr	r2, [r7, #4]
 8004b02:	6812      	ldr	r2, [r2, #0]
 8004b04:	6812      	ldr	r2, [r2, #0]
 8004b06:	f022 0201 	bic.w	r2, r2, #1
 8004b0a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004b0c:	f001 f83a 	bl	8005b84 <HAL_GetTick>
 8004b10:	60f8      	str	r0, [r7, #12]

  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != 0U)
 8004b12:	e017      	b.n	8004b44 <HAL_DMA_Abort+0x54>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004b14:	f001 f836 	bl	8005b84 <HAL_GetTick>
 8004b18:	4602      	mov	r2, r0
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	1ad3      	subs	r3, r2, r3
 8004b1e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004b22:	d90f      	bls.n	8004b44 <HAL_DMA_Abort+0x54>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b28:	f043 0220 	orr.w	r2, r3, #32
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	64da      	str	r2, [r3, #76]	; 0x4c
      
      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2200      	movs	r2, #0
 8004b34:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2203      	movs	r2, #3
 8004b3c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004b40:	2303      	movs	r3, #3
 8004b42:	e00f      	b.n	8004b64 <HAL_DMA_Abort+0x74>

  /* Get tick */
  tickstart = HAL_GetTick();

  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != 0U)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f003 0301 	and.w	r3, r3, #1
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d1e0      	bne.n	8004b14 <HAL_DMA_Abort+0x24>
      
      return HAL_TIMEOUT;
    }
  }
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2200      	movs	r2, #0
 8004b56:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2201      	movs	r2, #1
 8004b5e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004b62:	2300      	movs	r3, #0
}
 8004b64:	4618      	mov	r0, r3
 8004b66:	3710      	adds	r7, #16
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	bd80      	pop	{r7, pc}

08004b6c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004b6c:	b580      	push	{r7, lr}
 8004b6e:	b084      	sub	sp, #16
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs;

  regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b78:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((regs->ISR & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681a      	ldr	r2, [r3, #0]
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b82:	2108      	movs	r1, #8
 8004b84:	fa01 f303 	lsl.w	r3, r1, r3
 8004b88:	4013      	ands	r3, r2
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d02a      	beq.n	8004be4 <HAL_DMA_IRQHandler+0x78>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f003 0304 	and.w	r3, r3, #4
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d023      	beq.n	8004be4 <HAL_DMA_IRQHandler+0x78>
    {
      /* Disable the transfer error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	687a      	ldr	r2, [r7, #4]
 8004ba2:	6812      	ldr	r2, [r2, #0]
 8004ba4:	6812      	ldr	r2, [r2, #0]
 8004ba6:	f022 0204 	bic.w	r2, r2, #4
 8004baa:	601a      	str	r2, [r3, #0]

      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bb0:	2208      	movs	r2, #8
 8004bb2:	409a      	lsls	r2, r3
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bbc:	f043 0201 	orr.w	r2, r3, #1
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_ERROR;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2204      	movs	r2, #4
 8004bc8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2200      	movs	r2, #0
 8004bd0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if(hdma->XferErrorCallback != NULL)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d003      	beq.n	8004be4 <HAL_DMA_IRQHandler+0x78>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004be0:	6878      	ldr	r0, [r7, #4]
 8004be2:	4798      	blx	r3
      }
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((regs->ISR & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681a      	ldr	r2, [r3, #0]
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bec:	4993      	ldr	r1, [pc, #588]	; (8004e3c <HAL_DMA_IRQHandler+0x2d0>)
 8004bee:	fa01 f303 	lsl.w	r3, r1, r3
 8004bf2:	4013      	ands	r3, r2
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d02a      	beq.n	8004c4e <HAL_DMA_IRQHandler+0xe2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	695b      	ldr	r3, [r3, #20]
 8004bfe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d023      	beq.n	8004c4e <HAL_DMA_IRQHandler+0xe2>
    {
      /* Disable the FIFO Error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_FE);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	687a      	ldr	r2, [r7, #4]
 8004c0c:	6812      	ldr	r2, [r2, #0]
 8004c0e:	6952      	ldr	r2, [r2, #20]
 8004c10:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004c14:	615a      	str	r2, [r3, #20]

      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c1a:	4a88      	ldr	r2, [pc, #544]	; (8004e3c <HAL_DMA_IRQHandler+0x2d0>)
 8004c1c:	409a      	lsls	r2, r3
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c26:	f043 0202 	orr.w	r2, r3, #2
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_ERROR;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	2204      	movs	r2, #4
 8004c32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	2200      	movs	r2, #0
 8004c3a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if(hdma->XferErrorCallback != NULL)
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d003      	beq.n	8004c4e <HAL_DMA_IRQHandler+0xe2>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c4a:	6878      	ldr	r0, [r7, #4]
 8004c4c:	4798      	blx	r3
      }
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((regs->ISR & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	681a      	ldr	r2, [r3, #0]
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c56:	497a      	ldr	r1, [pc, #488]	; (8004e40 <HAL_DMA_IRQHandler+0x2d4>)
 8004c58:	fa01 f303 	lsl.w	r3, r1, r3
 8004c5c:	4013      	ands	r3, r2
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d02a      	beq.n	8004cb8 <HAL_DMA_IRQHandler+0x14c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f003 0302 	and.w	r3, r3, #2
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d023      	beq.n	8004cb8 <HAL_DMA_IRQHandler+0x14c>
    {
      /* Disable the direct mode Error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_DME);
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	687a      	ldr	r2, [r7, #4]
 8004c76:	6812      	ldr	r2, [r2, #0]
 8004c78:	6812      	ldr	r2, [r2, #0]
 8004c7a:	f022 0202 	bic.w	r2, r2, #2
 8004c7e:	601a      	str	r2, [r3, #0]

      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c84:	4a6e      	ldr	r2, [pc, #440]	; (8004e40 <HAL_DMA_IRQHandler+0x2d4>)
 8004c86:	409a      	lsls	r2, r3
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c90:	f043 0204 	orr.w	r2, r3, #4
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_ERROR;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2204      	movs	r2, #4
 8004c9c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if(hdma->XferErrorCallback != NULL)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d003      	beq.n	8004cb8 <HAL_DMA_IRQHandler+0x14c>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004cb4:	6878      	ldr	r0, [r7, #4]
 8004cb6:	4798      	blx	r3
      }
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((regs->ISR & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	681a      	ldr	r2, [r3, #0]
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cc0:	2110      	movs	r1, #16
 8004cc2:	fa01 f303 	lsl.w	r3, r1, r3
 8004cc6:	4013      	ands	r3, r2
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d04c      	beq.n	8004d66 <HAL_DMA_IRQHandler+0x1fa>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f003 0308 	and.w	r3, r3, #8
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d045      	beq.n	8004d66 <HAL_DMA_IRQHandler+0x1fa>
    {
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d01d      	beq.n	8004d24 <HAL_DMA_IRQHandler+0x1b8>
      {
        /* Clear the half transfer complete flag */
        regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cec:	2210      	movs	r2, #16
 8004cee:	409a      	lsls	r2, r3
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	609a      	str	r2, [r3, #8]

        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == 0U)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d104      	bne.n	8004d0c <HAL_DMA_IRQHandler+0x1a0>
        {
          /* Change DMA peripheral state */
          hdma->State = HAL_DMA_STATE_READY_HALF_MEM0;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	2231      	movs	r2, #49	; 0x31
 8004d06:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8004d0a:	e024      	b.n	8004d56 <HAL_DMA_IRQHandler+0x1ea>
        }
        /* Current memory buffer used is Memory 1 */
        else if((hdma->Instance->CR & DMA_SxCR_CT) != 0U)
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d01d      	beq.n	8004d56 <HAL_DMA_IRQHandler+0x1ea>
        {
          /* Change DMA peripheral state */
          hdma->State = HAL_DMA_STATE_READY_HALF_MEM1;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2241      	movs	r2, #65	; 0x41
 8004d1e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8004d22:	e018      	b.n	8004d56 <HAL_DMA_IRQHandler+0x1ea>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d107      	bne.n	8004d42 <HAL_DMA_IRQHandler+0x1d6>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	687a      	ldr	r2, [r7, #4]
 8004d38:	6812      	ldr	r2, [r2, #0]
 8004d3a:	6812      	ldr	r2, [r2, #0]
 8004d3c:	f022 0208 	bic.w	r2, r2, #8
 8004d40:	601a      	str	r2, [r3, #0]
        }
        /* Clear the half transfer complete flag */
        regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d46:	2210      	movs	r2, #16
 8004d48:	409a      	lsls	r2, r3
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	609a      	str	r2, [r3, #8]

        /* Change DMA peripheral state */
        hdma->State = HAL_DMA_STATE_READY_HALF_MEM0;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	2231      	movs	r2, #49	; 0x31
 8004d52:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      }

      if(hdma->XferHalfCpltCallback != NULL)
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d003      	beq.n	8004d66 <HAL_DMA_IRQHandler+0x1fa>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d62:	6878      	ldr	r0, [r7, #4]
 8004d64:	4798      	blx	r3
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((regs->ISR & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	681a      	ldr	r2, [r3, #0]
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d6e:	2120      	movs	r1, #32
 8004d70:	fa01 f303 	lsl.w	r3, r1, r3
 8004d74:	4013      	ands	r3, r2
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d05c      	beq.n	8004e34 <HAL_DMA_IRQHandler+0x2c8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f003 0310 	and.w	r3, r3, #16
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d055      	beq.n	8004e34 <HAL_DMA_IRQHandler+0x2c8>
    {
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d025      	beq.n	8004de2 <HAL_DMA_IRQHandler+0x276>
      {
        /* Clear the transfer complete flag */
        regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d9a:	2220      	movs	r2, #32
 8004d9c:	409a      	lsls	r2, r3
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	609a      	str	r2, [r3, #8]

        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == 0U)
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d108      	bne.n	8004dc2 <HAL_DMA_IRQHandler+0x256>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d03d      	beq.n	8004e34 <HAL_DMA_IRQHandler+0x2c8>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dbc:	6878      	ldr	r0, [r7, #4]
 8004dbe:	4798      	blx	r3
          hdma->XferCpltCallback(hdma);
        }
      }
    }
  }
}
 8004dc0:	e038      	b.n	8004e34 <HAL_DMA_IRQHandler+0x2c8>
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
          }
        }
        /* Current memory buffer used is Memory 1 */
        else if((hdma->Instance->CR & DMA_SxCR_CT) != 0U)
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d031      	beq.n	8004e34 <HAL_DMA_IRQHandler+0x2c8>
        {
          if(hdma->XferCpltCallback != NULL)
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d02d      	beq.n	8004e34 <HAL_DMA_IRQHandler+0x2c8>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ddc:	6878      	ldr	r0, [r7, #4]
 8004dde:	4798      	blx	r3
          hdma->XferCpltCallback(hdma);
        }
      }
    }
  }
}
 8004de0:	e028      	b.n	8004e34 <HAL_DMA_IRQHandler+0x2c8>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d107      	bne.n	8004e00 <HAL_DMA_IRQHandler+0x294>
        {
          /* Disable the transfer complete interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TC);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	687a      	ldr	r2, [r7, #4]
 8004df6:	6812      	ldr	r2, [r2, #0]
 8004df8:	6812      	ldr	r2, [r2, #0]
 8004dfa:	f022 0210 	bic.w	r2, r2, #16
 8004dfe:	601a      	str	r2, [r3, #0]
        }
        /* Clear the transfer complete flag */
        regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e04:	2220      	movs	r2, #32
 8004e06:	409a      	lsls	r2, r3
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_NONE;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	64da      	str	r2, [r3, #76]	; 0x4c

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY_MEM0;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2211      	movs	r2, #17
 8004e18:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2200      	movs	r2, #0
 8004e20:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferCpltCallback != NULL)
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d003      	beq.n	8004e34 <HAL_DMA_IRQHandler+0x2c8>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e30:	6878      	ldr	r0, [r7, #4]
 8004e32:	4798      	blx	r3
        }
      }
    }
  }
}
 8004e34:	bf00      	nop
 8004e36:	3710      	adds	r7, #16
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	bd80      	pop	{r7, pc}
 8004e3c:	00800001 	.word	0x00800001
 8004e40:	00800004 	.word	0x00800004

08004e44 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004e44:	b480      	push	{r7}
 8004e46:	b085      	sub	sp, #20
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	60f8      	str	r0, [r7, #12]
 8004e4c:	60b9      	str	r1, [r7, #8]
 8004e4e:	607a      	str	r2, [r7, #4]
 8004e50:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	68fa      	ldr	r2, [r7, #12]
 8004e58:	6812      	ldr	r2, [r2, #0]
 8004e5a:	6812      	ldr	r2, [r2, #0]
 8004e5c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004e60:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	683a      	ldr	r2, [r7, #0]
 8004e68:	605a      	str	r2, [r3, #4]

  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	689b      	ldr	r3, [r3, #8]
 8004e6e:	2b40      	cmp	r3, #64	; 0x40
 8004e70:	d108      	bne.n	8004e84 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	687a      	ldr	r2, [r7, #4]
 8004e78:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	68ba      	ldr	r2, [r7, #8]
 8004e80:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004e82:	e007      	b.n	8004e94 <DMA_SetConfig+0x50>
  }
  /* Memory to Peripheral */
  else
  {
    /* Configure DMA Stream source address */
    hdma->Instance->PAR = SrcAddress;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	68ba      	ldr	r2, [r7, #8]
 8004e8a:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	687a      	ldr	r2, [r7, #4]
 8004e92:	60da      	str	r2, [r3, #12]
  }
}
 8004e94:	bf00      	nop
 8004e96:	3714      	adds	r7, #20
 8004e98:	46bd      	mov	sp, r7
 8004e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9e:	4770      	bx	lr

08004ea0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004ea0:	b480      	push	{r7}
 8004ea2:	b085      	sub	sp, #20
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	b2db      	uxtb	r3, r3
 8004eae:	3b10      	subs	r3, #16
 8004eb0:	4a14      	ldr	r2, [pc, #80]	; (8004f04 <DMA_CalcBaseAndBitshift+0x64>)
 8004eb2:	fba2 2303 	umull	r2, r3, r2, r3
 8004eb6:	091b      	lsrs	r3, r3, #4
 8004eb8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004eba:	4a13      	ldr	r2, [pc, #76]	; (8004f08 <DMA_CalcBaseAndBitshift+0x68>)
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	4413      	add	r3, r2
 8004ec0:	781b      	ldrb	r3, [r3, #0]
 8004ec2:	461a      	mov	r2, r3
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	655a      	str	r2, [r3, #84]	; 0x54
  
  if (stream_number > 3U)
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	2b03      	cmp	r3, #3
 8004ecc:	d909      	bls.n	8004ee2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004ed6:	f023 0303 	bic.w	r3, r3, #3
 8004eda:	1d1a      	adds	r2, r3, #4
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	651a      	str	r2, [r3, #80]	; 0x50
 8004ee0:	e007      	b.n	8004ef2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004eea:	f023 0303 	bic.w	r3, r3, #3
 8004eee:	687a      	ldr	r2, [r7, #4]
 8004ef0:	6513      	str	r3, [r2, #80]	; 0x50
  }
  
  return hdma->StreamBaseAddress;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
}
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	3714      	adds	r7, #20
 8004efa:	46bd      	mov	sp, r7
 8004efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f00:	4770      	bx	lr
 8004f02:	bf00      	nop
 8004f04:	aaaaaaab 	.word	0xaaaaaaab
 8004f08:	08008ed0 	.word	0x08008ed0

08004f0c <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004f0c:	b480      	push	{r7}
 8004f0e:	b085      	sub	sp, #20
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	f003 0307 	and.w	r3, r3, #7
 8004f1a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004f1c:	4b0c      	ldr	r3, [pc, #48]	; (8004f50 <NVIC_SetPriorityGrouping+0x44>)
 8004f1e:	68db      	ldr	r3, [r3, #12]
 8004f20:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004f22:	68ba      	ldr	r2, [r7, #8]
 8004f24:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004f28:	4013      	ands	r3, r2
 8004f2a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	021a      	lsls	r2, r3, #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004f30:	68bb      	ldr	r3, [r7, #8]
 8004f32:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 8004f34:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004f38:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004f3c:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 8004f3e:	4a04      	ldr	r2, [pc, #16]	; (8004f50 <NVIC_SetPriorityGrouping+0x44>)
 8004f40:	68bb      	ldr	r3, [r7, #8]
 8004f42:	60d3      	str	r3, [r2, #12]
}
 8004f44:	bf00      	nop
 8004f46:	3714      	adds	r7, #20
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4e:	4770      	bx	lr
 8004f50:	e000ed00 	.word	0xe000ed00

08004f54 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8004f54:	b480      	push	{r7}
 8004f56:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004f58:	4b04      	ldr	r3, [pc, #16]	; (8004f6c <NVIC_GetPriorityGrouping+0x18>)
 8004f5a:	68db      	ldr	r3, [r3, #12]
 8004f5c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004f60:	0a1b      	lsrs	r3, r3, #8
}
 8004f62:	4618      	mov	r0, r3
 8004f64:	46bd      	mov	sp, r7
 8004f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6a:	4770      	bx	lr
 8004f6c:	e000ed00 	.word	0xe000ed00

08004f70 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004f70:	b480      	push	{r7}
 8004f72:	b083      	sub	sp, #12
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	4603      	mov	r3, r0
 8004f78:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8004f7a:	4909      	ldr	r1, [pc, #36]	; (8004fa0 <NVIC_EnableIRQ+0x30>)
 8004f7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f80:	095b      	lsrs	r3, r3, #5
 8004f82:	79fa      	ldrb	r2, [r7, #7]
 8004f84:	f002 021f 	and.w	r2, r2, #31
 8004f88:	2001      	movs	r0, #1
 8004f8a:	fa00 f202 	lsl.w	r2, r0, r2
 8004f8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004f92:	bf00      	nop
 8004f94:	370c      	adds	r7, #12
 8004f96:	46bd      	mov	sp, r7
 8004f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9c:	4770      	bx	lr
 8004f9e:	bf00      	nop
 8004fa0:	e000e100 	.word	0xe000e100

08004fa4 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004fa4:	b480      	push	{r7}
 8004fa6:	b083      	sub	sp, #12
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	4603      	mov	r3, r0
 8004fac:	6039      	str	r1, [r7, #0]
 8004fae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8004fb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	da0b      	bge.n	8004fd0 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004fb8:	490d      	ldr	r1, [pc, #52]	; (8004ff0 <NVIC_SetPriority+0x4c>)
 8004fba:	79fb      	ldrb	r3, [r7, #7]
 8004fbc:	f003 030f 	and.w	r3, r3, #15
 8004fc0:	3b04      	subs	r3, #4
 8004fc2:	683a      	ldr	r2, [r7, #0]
 8004fc4:	b2d2      	uxtb	r2, r2
 8004fc6:	0112      	lsls	r2, r2, #4
 8004fc8:	b2d2      	uxtb	r2, r2
 8004fca:	440b      	add	r3, r1
 8004fcc:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004fce:	e009      	b.n	8004fe4 <NVIC_SetPriority+0x40>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004fd0:	4908      	ldr	r1, [pc, #32]	; (8004ff4 <NVIC_SetPriority+0x50>)
 8004fd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004fd6:	683a      	ldr	r2, [r7, #0]
 8004fd8:	b2d2      	uxtb	r2, r2
 8004fda:	0112      	lsls	r2, r2, #4
 8004fdc:	b2d2      	uxtb	r2, r2
 8004fde:	440b      	add	r3, r1
 8004fe0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
}
 8004fe4:	bf00      	nop
 8004fe6:	370c      	adds	r7, #12
 8004fe8:	46bd      	mov	sp, r7
 8004fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fee:	4770      	bx	lr
 8004ff0:	e000ed00 	.word	0xe000ed00
 8004ff4:	e000e100 	.word	0xe000e100

08004ff8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004ff8:	b480      	push	{r7}
 8004ffa:	b089      	sub	sp, #36	; 0x24
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	60f8      	str	r0, [r7, #12]
 8005000:	60b9      	str	r1, [r7, #8]
 8005002:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	f003 0307 	and.w	r3, r3, #7
 800500a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800500c:	69fb      	ldr	r3, [r7, #28]
 800500e:	f1c3 0307 	rsb	r3, r3, #7
 8005012:	2b04      	cmp	r3, #4
 8005014:	bf28      	it	cs
 8005016:	2304      	movcs	r3, #4
 8005018:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800501a:	69fb      	ldr	r3, [r7, #28]
 800501c:	3304      	adds	r3, #4
 800501e:	2b06      	cmp	r3, #6
 8005020:	d902      	bls.n	8005028 <NVIC_EncodePriority+0x30>
 8005022:	69fb      	ldr	r3, [r7, #28]
 8005024:	3b03      	subs	r3, #3
 8005026:	e000      	b.n	800502a <NVIC_EncodePriority+0x32>
 8005028:	2300      	movs	r3, #0
 800502a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800502c:	2201      	movs	r2, #1
 800502e:	69bb      	ldr	r3, [r7, #24]
 8005030:	fa02 f303 	lsl.w	r3, r2, r3
 8005034:	1e5a      	subs	r2, r3, #1
 8005036:	68bb      	ldr	r3, [r7, #8]
 8005038:	401a      	ands	r2, r3
 800503a:	697b      	ldr	r3, [r7, #20]
 800503c:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800503e:	2101      	movs	r1, #1
 8005040:	697b      	ldr	r3, [r7, #20]
 8005042:	fa01 f303 	lsl.w	r3, r1, r3
 8005046:	1e59      	subs	r1, r3, #1
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 800504c:	4313      	orrs	r3, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
         );
}
 800504e:	4618      	mov	r0, r3
 8005050:	3724      	adds	r7, #36	; 0x24
 8005052:	46bd      	mov	sp, r7
 8005054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005058:	4770      	bx	lr
 800505a:	bf00      	nop

0800505c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800505c:	b580      	push	{r7, lr}
 800505e:	b082      	sub	sp, #8
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	3b01      	subs	r3, #1
 8005068:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800506c:	d301      	bcc.n	8005072 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800506e:	2301      	movs	r3, #1
 8005070:	e00f      	b.n	8005092 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005072:	4a0a      	ldr	r2, [pc, #40]	; (800509c <SysTick_Config+0x40>)
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	3b01      	subs	r3, #1
 8005078:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800507a:	210f      	movs	r1, #15
 800507c:	f04f 30ff 	mov.w	r0, #4294967295
 8005080:	f7ff ff90 	bl	8004fa4 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005084:	4b05      	ldr	r3, [pc, #20]	; (800509c <SysTick_Config+0x40>)
 8005086:	2200      	movs	r2, #0
 8005088:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800508a:	4b04      	ldr	r3, [pc, #16]	; (800509c <SysTick_Config+0x40>)
 800508c:	2207      	movs	r2, #7
 800508e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005090:	2300      	movs	r3, #0
}
 8005092:	4618      	mov	r0, r3
 8005094:	3708      	adds	r7, #8
 8005096:	46bd      	mov	sp, r7
 8005098:	bd80      	pop	{r7, pc}
 800509a:	bf00      	nop
 800509c:	e000e010 	.word	0xe000e010

080050a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80050a0:	b580      	push	{r7, lr}
 80050a2:	b082      	sub	sp, #8
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80050a8:	6878      	ldr	r0, [r7, #4]
 80050aa:	f7ff ff2f 	bl	8004f0c <NVIC_SetPriorityGrouping>
}
 80050ae:	bf00      	nop
 80050b0:	3708      	adds	r7, #8
 80050b2:	46bd      	mov	sp, r7
 80050b4:	bd80      	pop	{r7, pc}
 80050b6:	bf00      	nop

080050b8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80050b8:	b580      	push	{r7, lr}
 80050ba:	b086      	sub	sp, #24
 80050bc:	af00      	add	r7, sp, #0
 80050be:	4603      	mov	r3, r0
 80050c0:	60b9      	str	r1, [r7, #8]
 80050c2:	607a      	str	r2, [r7, #4]
 80050c4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80050c6:	2300      	movs	r3, #0
 80050c8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80050ca:	f7ff ff43 	bl	8004f54 <NVIC_GetPriorityGrouping>
 80050ce:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80050d0:	687a      	ldr	r2, [r7, #4]
 80050d2:	68b9      	ldr	r1, [r7, #8]
 80050d4:	6978      	ldr	r0, [r7, #20]
 80050d6:	f7ff ff8f 	bl	8004ff8 <NVIC_EncodePriority>
 80050da:	4602      	mov	r2, r0
 80050dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80050e0:	4611      	mov	r1, r2
 80050e2:	4618      	mov	r0, r3
 80050e4:	f7ff ff5e 	bl	8004fa4 <NVIC_SetPriority>
}
 80050e8:	bf00      	nop
 80050ea:	3718      	adds	r7, #24
 80050ec:	46bd      	mov	sp, r7
 80050ee:	bd80      	pop	{r7, pc}

080050f0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80050f0:	b580      	push	{r7, lr}
 80050f2:	b082      	sub	sp, #8
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	4603      	mov	r3, r0
 80050f8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80050fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050fe:	4618      	mov	r0, r3
 8005100:	f7ff ff36 	bl	8004f70 <NVIC_EnableIRQ>
}
 8005104:	bf00      	nop
 8005106:	3708      	adds	r7, #8
 8005108:	46bd      	mov	sp, r7
 800510a:	bd80      	pop	{r7, pc}

0800510c <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800510c:	b580      	push	{r7, lr}
 800510e:	b082      	sub	sp, #8
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005114:	6878      	ldr	r0, [r7, #4]
 8005116:	f7ff ffa1 	bl	800505c <SysTick_Config>
 800511a:	4603      	mov	r3, r0
}
 800511c:	4618      	mov	r0, r3
 800511e:	3708      	adds	r7, #8
 8005120:	46bd      	mov	sp, r7
 8005122:	bd80      	pop	{r7, pc}

08005124 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8005124:	b480      	push	{r7}
 8005126:	b083      	sub	sp, #12
 8005128:	af00      	add	r7, sp, #0
 800512a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2b04      	cmp	r3, #4
 8005130:	d106      	bne.n	8005140 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8005132:	4a09      	ldr	r2, [pc, #36]	; (8005158 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8005134:	4b08      	ldr	r3, [pc, #32]	; (8005158 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f043 0304 	orr.w	r3, r3, #4
 800513c:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 800513e:	e005      	b.n	800514c <HAL_SYSTICK_CLKSourceConfig+0x28>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8005140:	4a05      	ldr	r2, [pc, #20]	; (8005158 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8005142:	4b05      	ldr	r3, [pc, #20]	; (8005158 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f023 0304 	bic.w	r3, r3, #4
 800514a:	6013      	str	r3, [r2, #0]
  }
}
 800514c:	bf00      	nop
 800514e:	370c      	adds	r7, #12
 8005150:	46bd      	mov	sp, r7
 8005152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005156:	4770      	bx	lr
 8005158:	e000e010 	.word	0xe000e010

0800515c <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 800515c:	b580      	push	{r7, lr}
 800515e:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8005160:	f000 f802 	bl	8005168 <HAL_SYSTICK_Callback>
}
 8005164:	bf00      	nop
 8005166:	bd80      	pop	{r7, pc}

08005168 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8005168:	b480      	push	{r7}
 800516a:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 800516c:	bf00      	nop
 800516e:	46bd      	mov	sp, r7
 8005170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005174:	4770      	bx	lr
 8005176:	bf00      	nop

08005178 <HAL_ADC_Init>:
  * @param  hadc: pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005178:	b580      	push	{r7, lr}
 800517a:	b084      	sub	sp, #16
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005180:	2300      	movs	r3, #0
 8005182:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2b00      	cmp	r3, #0
 8005188:	d101      	bne.n	800518e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800518a:	2301      	movs	r3, #1
 800518c:	e033      	b.n	80051f6 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005192:	2b00      	cmp	r3, #0
 8005194:	d109      	bne.n	80051aa <HAL_ADC_Init+0x32>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	2200      	movs	r2, #0
 800519a:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2200      	movs	r2, #0
 80051a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80051a4:	6878      	ldr	r0, [r7, #4]
 80051a6:	f7fc fac1 	bl	800172c <HAL_ADC_MspInit>
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051ae:	f003 0310 	and.w	r3, r3, #16
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d118      	bne.n	80051e8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051ba:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80051be:	f023 0302 	bic.w	r3, r3, #2
 80051c2:	f043 0202 	orr.w	r2, r3, #2
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80051ca:	6878      	ldr	r0, [r7, #4]
 80051cc:	f000 fb12 	bl	80057f4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2200      	movs	r2, #0
 80051d4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051da:	f023 0303 	bic.w	r3, r3, #3
 80051de:	f043 0201 	orr.w	r2, r3, #1
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	641a      	str	r2, [r3, #64]	; 0x40
 80051e6:	e001      	b.n	80051ec <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80051e8:	2301      	movs	r3, #1
 80051ea:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2200      	movs	r2, #0
 80051f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80051f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80051f6:	4618      	mov	r0, r3
 80051f8:	3710      	adds	r7, #16
 80051fa:	46bd      	mov	sp, r7
 80051fc:	bd80      	pop	{r7, pc}
 80051fe:	bf00      	nop

08005200 <HAL_ADC_Start>:
  * @param  hadc: pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8005200:	b480      	push	{r7}
 8005202:	b085      	sub	sp, #20
 8005204:	af00      	add	r7, sp, #0
 8005206:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8005208:	2300      	movs	r3, #0
 800520a:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005212:	2b01      	cmp	r3, #1
 8005214:	d101      	bne.n	800521a <HAL_ADC_Start+0x1a>
 8005216:	2302      	movs	r3, #2
 8005218:	e087      	b.n	800532a <HAL_ADC_Start+0x12a>
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	2201      	movs	r2, #1
 800521e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	689b      	ldr	r3, [r3, #8]
 8005228:	f003 0301 	and.w	r3, r3, #1
 800522c:	2b00      	cmp	r3, #0
 800522e:	d118      	bne.n	8005262 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	687a      	ldr	r2, [r7, #4]
 8005236:	6812      	ldr	r2, [r2, #0]
 8005238:	6892      	ldr	r2, [r2, #8]
 800523a:	f042 0201 	orr.w	r2, r2, #1
 800523e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8005240:	4b3d      	ldr	r3, [pc, #244]	; (8005338 <HAL_ADC_Start+0x138>)
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	4a3d      	ldr	r2, [pc, #244]	; (800533c <HAL_ADC_Start+0x13c>)
 8005246:	fba2 2303 	umull	r2, r3, r2, r3
 800524a:	0c9a      	lsrs	r2, r3, #18
 800524c:	4613      	mov	r3, r2
 800524e:	005b      	lsls	r3, r3, #1
 8005250:	4413      	add	r3, r2
 8005252:	60fb      	str	r3, [r7, #12]
    while(counter != 0U)
 8005254:	e002      	b.n	800525c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	3b01      	subs	r3, #1
 800525a:	60fb      	str	r3, [r7, #12]
    __HAL_ADC_ENABLE(hadc);
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
    while(counter != 0U)
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	2b00      	cmp	r3, #0
 8005260:	d1f9      	bne.n	8005256 <HAL_ADC_Start+0x56>
      counter--;
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	689b      	ldr	r3, [r3, #8]
 8005268:	f003 0301 	and.w	r3, r3, #1
 800526c:	2b00      	cmp	r3, #0
 800526e:	d05b      	beq.n	8005328 <HAL_ADC_Start+0x128>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005274:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8005278:	f023 0301 	bic.w	r3, r3, #1
 800527c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	685b      	ldr	r3, [r3, #4]
 800528a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800528e:	2b00      	cmp	r3, #0
 8005290:	d007      	beq.n	80052a2 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005296:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800529a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052a6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d006      	beq.n	80052bc <HAL_ADC_Start+0xbc>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052b2:	f023 0206 	bic.w	r2, r3, #6
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	645a      	str	r2, [r3, #68]	; 0x44
 80052ba:	e002      	b.n	80052c2 <HAL_ADC_Start+0xc2>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2200      	movs	r2, #0
 80052c0:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	2200      	movs	r2, #0
 80052c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f06f 0202 	mvn.w	r2, #2
 80052d2:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 80052d4:	4b1a      	ldr	r3, [pc, #104]	; (8005340 <HAL_ADC_Start+0x140>)
 80052d6:	685b      	ldr	r3, [r3, #4]
 80052d8:	f003 031f 	and.w	r3, r3, #31
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d10f      	bne.n	8005300 <HAL_ADC_Start+0x100>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	689b      	ldr	r3, [r3, #8]
 80052e6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d11c      	bne.n	8005328 <HAL_ADC_Start+0x128>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	687a      	ldr	r2, [r7, #4]
 80052f4:	6812      	ldr	r2, [r2, #0]
 80052f6:	6892      	ldr	r2, [r2, #8]
 80052f8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80052fc:	609a      	str	r2, [r3, #8]
 80052fe:	e013      	b.n	8005328 <HAL_ADC_Start+0x128>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	4a0f      	ldr	r2, [pc, #60]	; (8005344 <HAL_ADC_Start+0x144>)
 8005306:	4293      	cmp	r3, r2
 8005308:	d10e      	bne.n	8005328 <HAL_ADC_Start+0x128>
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	689b      	ldr	r3, [r3, #8]
 8005310:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005314:	2b00      	cmp	r3, #0
 8005316:	d107      	bne.n	8005328 <HAL_ADC_Start+0x128>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	687a      	ldr	r2, [r7, #4]
 800531e:	6812      	ldr	r2, [r2, #0]
 8005320:	6892      	ldr	r2, [r2, #8]
 8005322:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005326:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8005328:	2300      	movs	r3, #0
}
 800532a:	4618      	mov	r0, r3
 800532c:	3714      	adds	r7, #20
 800532e:	46bd      	mov	sp, r7
 8005330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005334:	4770      	bx	lr
 8005336:	bf00      	nop
 8005338:	20000000 	.word	0x20000000
 800533c:	431bde83 	.word	0x431bde83
 8005340:	40012300 	.word	0x40012300
 8005344:	40012000 	.word	0x40012000

08005348 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8005348:	b580      	push	{r7, lr}
 800534a:	b086      	sub	sp, #24
 800534c:	af00      	add	r7, sp, #0
 800534e:	60f8      	str	r0, [r7, #12]
 8005350:	60b9      	str	r1, [r7, #8]
 8005352:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8005354:	2300      	movs	r3, #0
 8005356:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800535e:	2b01      	cmp	r3, #1
 8005360:	d101      	bne.n	8005366 <HAL_ADC_Start_DMA+0x1e>
 8005362:	2302      	movs	r3, #2
 8005364:	e0ae      	b.n	80054c4 <HAL_ADC_Start_DMA+0x17c>
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	2201      	movs	r2, #1
 800536a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	689b      	ldr	r3, [r3, #8]
 8005374:	f003 0301 	and.w	r3, r3, #1
 8005378:	2b00      	cmp	r3, #0
 800537a:	d118      	bne.n	80053ae <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	68fa      	ldr	r2, [r7, #12]
 8005382:	6812      	ldr	r2, [r2, #0]
 8005384:	6892      	ldr	r2, [r2, #8]
 8005386:	f042 0201 	orr.w	r2, r2, #1
 800538a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800538c:	4b4f      	ldr	r3, [pc, #316]	; (80054cc <HAL_ADC_Start_DMA+0x184>)
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	4a4f      	ldr	r2, [pc, #316]	; (80054d0 <HAL_ADC_Start_DMA+0x188>)
 8005392:	fba2 2303 	umull	r2, r3, r2, r3
 8005396:	0c9a      	lsrs	r2, r3, #18
 8005398:	4613      	mov	r3, r2
 800539a:	005b      	lsls	r3, r3, #1
 800539c:	4413      	add	r3, r2
 800539e:	617b      	str	r3, [r7, #20]
    while(counter != 0U)
 80053a0:	e002      	b.n	80053a8 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80053a2:	697b      	ldr	r3, [r7, #20]
 80053a4:	3b01      	subs	r3, #1
 80053a6:	617b      	str	r3, [r7, #20]
    __HAL_ADC_ENABLE(hadc);
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
    while(counter != 0U)
 80053a8:	697b      	ldr	r3, [r7, #20]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d1f9      	bne.n	80053a2 <HAL_ADC_Start_DMA+0x5a>
      counter--;
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	689b      	ldr	r3, [r3, #8]
 80053b4:	f003 0301 	and.w	r3, r3, #1
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	f000 8082 	beq.w	80054c2 <HAL_ADC_Start_DMA+0x17a>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053c2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80053c6:	f023 0301 	bic.w	r3, r3, #1
 80053ca:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	685b      	ldr	r3, [r3, #4]
 80053d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d007      	beq.n	80053f0 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053e4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80053e8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053f4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d006      	beq.n	800540a <HAL_ADC_Start_DMA+0xc2>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005400:	f023 0206 	bic.w	r2, r3, #6
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	645a      	str	r2, [r3, #68]	; 0x44
 8005408:	e002      	b.n	8005410 <HAL_ADC_Start_DMA+0xc8>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	2200      	movs	r2, #0
 800540e:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	2200      	movs	r2, #0
 8005414:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800541c:	4a2d      	ldr	r2, [pc, #180]	; (80054d4 <HAL_ADC_Start_DMA+0x18c>)
 800541e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005424:	4a2c      	ldr	r2, [pc, #176]	; (80054d8 <HAL_ADC_Start_DMA+0x190>)
 8005426:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800542c:	4a2b      	ldr	r2, [pc, #172]	; (80054dc <HAL_ADC_Start_DMA+0x194>)
 800542e:	649a      	str	r2, [r3, #72]	; 0x48
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f06f 0202 	mvn.w	r2, #2
 8005438:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	68fa      	ldr	r2, [r7, #12]
 8005440:	6812      	ldr	r2, [r2, #0]
 8005442:	6852      	ldr	r2, [r2, #4]
 8005444:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8005448:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	68fa      	ldr	r2, [r7, #12]
 8005450:	6812      	ldr	r2, [r2, #0]
 8005452:	6892      	ldr	r2, [r2, #8]
 8005454:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005458:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	334c      	adds	r3, #76	; 0x4c
 8005464:	4619      	mov	r1, r3
 8005466:	68ba      	ldr	r2, [r7, #8]
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	f7ff faff 	bl	8004a6c <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 800546e:	4b1c      	ldr	r3, [pc, #112]	; (80054e0 <HAL_ADC_Start_DMA+0x198>)
 8005470:	685b      	ldr	r3, [r3, #4]
 8005472:	f003 031f 	and.w	r3, r3, #31
 8005476:	2b00      	cmp	r3, #0
 8005478:	d10f      	bne.n	800549a <HAL_ADC_Start_DMA+0x152>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	689b      	ldr	r3, [r3, #8]
 8005480:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005484:	2b00      	cmp	r3, #0
 8005486:	d11c      	bne.n	80054c2 <HAL_ADC_Start_DMA+0x17a>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	68fa      	ldr	r2, [r7, #12]
 800548e:	6812      	ldr	r2, [r2, #0]
 8005490:	6892      	ldr	r2, [r2, #8]
 8005492:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005496:	609a      	str	r2, [r3, #8]
 8005498:	e013      	b.n	80054c2 <HAL_ADC_Start_DMA+0x17a>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	4a11      	ldr	r2, [pc, #68]	; (80054e4 <HAL_ADC_Start_DMA+0x19c>)
 80054a0:	4293      	cmp	r3, r2
 80054a2:	d10e      	bne.n	80054c2 <HAL_ADC_Start_DMA+0x17a>
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	689b      	ldr	r3, [r3, #8]
 80054aa:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d107      	bne.n	80054c2 <HAL_ADC_Start_DMA+0x17a>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	68fa      	ldr	r2, [r7, #12]
 80054b8:	6812      	ldr	r2, [r2, #0]
 80054ba:	6892      	ldr	r2, [r2, #8]
 80054bc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80054c0:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 80054c2:	2300      	movs	r3, #0
}
 80054c4:	4618      	mov	r0, r3
 80054c6:	3718      	adds	r7, #24
 80054c8:	46bd      	mov	sp, r7
 80054ca:	bd80      	pop	{r7, pc}
 80054cc:	20000000 	.word	0x20000000
 80054d0:	431bde83 	.word	0x431bde83
 80054d4:	080059f9 	.word	0x080059f9
 80054d8:	08005aa1 	.word	0x08005aa1
 80054dc:	08005abd 	.word	0x08005abd
 80054e0:	40012300 	.word	0x40012300
 80054e4:	40012000 	.word	0x40012000

080054e8 <HAL_ADC_Stop_DMA>:
  * @param  hadc: pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 80054e8:	b580      	push	{r7, lr}
 80054ea:	b084      	sub	sp, #16
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80054f0:	2300      	movs	r3, #0
 80054f2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80054fa:	2b01      	cmp	r3, #1
 80054fc:	d101      	bne.n	8005502 <HAL_ADC_Stop_DMA+0x1a>
 80054fe:	2302      	movs	r3, #2
 8005500:	e038      	b.n	8005574 <HAL_ADC_Stop_DMA+0x8c>
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	2201      	movs	r2, #1
 8005506:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	687a      	ldr	r2, [r7, #4]
 8005510:	6812      	ldr	r2, [r2, #0]
 8005512:	6892      	ldr	r2, [r2, #8]
 8005514:	f022 0201 	bic.w	r2, r2, #1
 8005518:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	689b      	ldr	r3, [r3, #8]
 8005520:	f003 0301 	and.w	r3, r3, #1
 8005524:	2b00      	cmp	r3, #0
 8005526:	d120      	bne.n	800556a <HAL_ADC_Stop_DMA+0x82>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	687a      	ldr	r2, [r7, #4]
 800552e:	6812      	ldr	r2, [r2, #0]
 8005530:	6892      	ldr	r2, [r2, #8]
 8005532:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005536:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800553c:	4618      	mov	r0, r3
 800553e:	f7ff fad7 	bl	8004af0 <HAL_DMA_Abort>
 8005542:	4603      	mov	r3, r0
 8005544:	73fb      	strb	r3, [r7, #15]
    
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	687a      	ldr	r2, [r7, #4]
 800554c:	6812      	ldr	r2, [r2, #0]
 800554e:	6852      	ldr	r2, [r2, #4]
 8005550:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 8005554:	605a      	str	r2, [r3, #4]
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800555a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800555e:	f023 0301 	bic.w	r3, r3, #1
 8005562:	f043 0201 	orr.w	r2, r3, #1
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	2200      	movs	r2, #0
 800556e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8005572:	7bfb      	ldrb	r3, [r7, #15]
}
 8005574:	4618      	mov	r0, r3
 8005576:	3710      	adds	r7, #16
 8005578:	46bd      	mov	sp, r7
 800557a:	bd80      	pop	{r7, pc}

0800557c <HAL_ADC_ConvCpltCallback>:
  * @param  hadc: pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800557c:	b480      	push	{r7}
 800557e:	b083      	sub	sp, #12
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8005584:	bf00      	nop
 8005586:	370c      	adds	r7, #12
 8005588:	46bd      	mov	sp, r7
 800558a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558e:	4770      	bx	lr

08005590 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc: pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8005590:	b480      	push	{r7}
 8005592:	b083      	sub	sp, #12
 8005594:	af00      	add	r7, sp, #0
 8005596:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8005598:	bf00      	nop
 800559a:	370c      	adds	r7, #12
 800559c:	46bd      	mov	sp, r7
 800559e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a2:	4770      	bx	lr

080055a4 <HAL_ADC_ErrorCallback>:
  * @param  hadc: pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80055a4:	b480      	push	{r7}
 80055a6:	b083      	sub	sp, #12
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80055ac:	bf00      	nop
 80055ae:	370c      	adds	r7, #12
 80055b0:	46bd      	mov	sp, r7
 80055b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b6:	4770      	bx	lr

080055b8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig: ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80055b8:	b490      	push	{r4, r7}
 80055ba:	b084      	sub	sp, #16
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
 80055c0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80055c2:	2300      	movs	r3, #0
 80055c4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80055cc:	2b01      	cmp	r3, #1
 80055ce:	d101      	bne.n	80055d4 <HAL_ADC_ConfigChannel+0x1c>
 80055d0:	2302      	movs	r3, #2
 80055d2:	e100      	b.n	80057d6 <HAL_ADC_ConfigChannel+0x21e>
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2201      	movs	r2, #1
 80055d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80055dc:	683b      	ldr	r3, [r7, #0]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	2b09      	cmp	r3, #9
 80055e2:	d924      	bls.n	800562e <HAL_ADC_ConfigChannel+0x76>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	6819      	ldr	r1, [r3, #0]
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	68d8      	ldr	r0, [r3, #12]
 80055ee:	683b      	ldr	r3, [r7, #0]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	b29a      	uxth	r2, r3
 80055f4:	4613      	mov	r3, r2
 80055f6:	005b      	lsls	r3, r3, #1
 80055f8:	4413      	add	r3, r2
 80055fa:	3b1e      	subs	r3, #30
 80055fc:	2207      	movs	r2, #7
 80055fe:	fa02 f303 	lsl.w	r3, r2, r3
 8005602:	43db      	mvns	r3, r3
 8005604:	4003      	ands	r3, r0
 8005606:	60cb      	str	r3, [r1, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	6819      	ldr	r1, [r3, #0]
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	68d8      	ldr	r0, [r3, #12]
 8005612:	683b      	ldr	r3, [r7, #0]
 8005614:	689c      	ldr	r4, [r3, #8]
 8005616:	683b      	ldr	r3, [r7, #0]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	b29a      	uxth	r2, r3
 800561c:	4613      	mov	r3, r2
 800561e:	005b      	lsls	r3, r3, #1
 8005620:	4413      	add	r3, r2
 8005622:	3b1e      	subs	r3, #30
 8005624:	fa04 f303 	lsl.w	r3, r4, r3
 8005628:	4303      	orrs	r3, r0
 800562a:	60cb      	str	r3, [r1, #12]
 800562c:	e021      	b.n	8005672 <HAL_ADC_ConfigChannel+0xba>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	6819      	ldr	r1, [r3, #0]
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	6918      	ldr	r0, [r3, #16]
 8005638:	683b      	ldr	r3, [r7, #0]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	b29a      	uxth	r2, r3
 800563e:	4613      	mov	r3, r2
 8005640:	005b      	lsls	r3, r3, #1
 8005642:	4413      	add	r3, r2
 8005644:	2207      	movs	r2, #7
 8005646:	fa02 f303 	lsl.w	r3, r2, r3
 800564a:	43db      	mvns	r3, r3
 800564c:	4003      	ands	r3, r0
 800564e:	610b      	str	r3, [r1, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	6819      	ldr	r1, [r3, #0]
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	6918      	ldr	r0, [r3, #16]
 800565a:	683b      	ldr	r3, [r7, #0]
 800565c:	689c      	ldr	r4, [r3, #8]
 800565e:	683b      	ldr	r3, [r7, #0]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	b29a      	uxth	r2, r3
 8005664:	4613      	mov	r3, r2
 8005666:	005b      	lsls	r3, r3, #1
 8005668:	4413      	add	r3, r2
 800566a:	fa04 f303 	lsl.w	r3, r4, r3
 800566e:	4303      	orrs	r3, r0
 8005670:	610b      	str	r3, [r1, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8005672:	683b      	ldr	r3, [r7, #0]
 8005674:	685b      	ldr	r3, [r3, #4]
 8005676:	2b06      	cmp	r3, #6
 8005678:	d823      	bhi.n	80056c2 <HAL_ADC_ConfigChannel+0x10a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	6819      	ldr	r1, [r3, #0]
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8005684:	683b      	ldr	r3, [r7, #0]
 8005686:	685a      	ldr	r2, [r3, #4]
 8005688:	4613      	mov	r3, r2
 800568a:	009b      	lsls	r3, r3, #2
 800568c:	4413      	add	r3, r2
 800568e:	3b05      	subs	r3, #5
 8005690:	221f      	movs	r2, #31
 8005692:	fa02 f303 	lsl.w	r3, r2, r3
 8005696:	43db      	mvns	r3, r3
 8005698:	4003      	ands	r3, r0
 800569a:	634b      	str	r3, [r1, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	6819      	ldr	r1, [r3, #0]
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80056a6:	683b      	ldr	r3, [r7, #0]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	b29c      	uxth	r4, r3
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	685a      	ldr	r2, [r3, #4]
 80056b0:	4613      	mov	r3, r2
 80056b2:	009b      	lsls	r3, r3, #2
 80056b4:	4413      	add	r3, r2
 80056b6:	3b05      	subs	r3, #5
 80056b8:	fa04 f303 	lsl.w	r3, r4, r3
 80056bc:	4303      	orrs	r3, r0
 80056be:	634b      	str	r3, [r1, #52]	; 0x34
 80056c0:	e04a      	b.n	8005758 <HAL_ADC_ConfigChannel+0x1a0>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80056c2:	683b      	ldr	r3, [r7, #0]
 80056c4:	685b      	ldr	r3, [r3, #4]
 80056c6:	2b0c      	cmp	r3, #12
 80056c8:	d823      	bhi.n	8005712 <HAL_ADC_ConfigChannel+0x15a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6819      	ldr	r1, [r3, #0]
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80056d4:	683b      	ldr	r3, [r7, #0]
 80056d6:	685a      	ldr	r2, [r3, #4]
 80056d8:	4613      	mov	r3, r2
 80056da:	009b      	lsls	r3, r3, #2
 80056dc:	4413      	add	r3, r2
 80056de:	3b23      	subs	r3, #35	; 0x23
 80056e0:	221f      	movs	r2, #31
 80056e2:	fa02 f303 	lsl.w	r3, r2, r3
 80056e6:	43db      	mvns	r3, r3
 80056e8:	4003      	ands	r3, r0
 80056ea:	630b      	str	r3, [r1, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	6819      	ldr	r1, [r3, #0]
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80056f6:	683b      	ldr	r3, [r7, #0]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	b29c      	uxth	r4, r3
 80056fc:	683b      	ldr	r3, [r7, #0]
 80056fe:	685a      	ldr	r2, [r3, #4]
 8005700:	4613      	mov	r3, r2
 8005702:	009b      	lsls	r3, r3, #2
 8005704:	4413      	add	r3, r2
 8005706:	3b23      	subs	r3, #35	; 0x23
 8005708:	fa04 f303 	lsl.w	r3, r4, r3
 800570c:	4303      	orrs	r3, r0
 800570e:	630b      	str	r3, [r1, #48]	; 0x30
 8005710:	e022      	b.n	8005758 <HAL_ADC_ConfigChannel+0x1a0>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	6819      	ldr	r1, [r3, #0]
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800571c:	683b      	ldr	r3, [r7, #0]
 800571e:	685a      	ldr	r2, [r3, #4]
 8005720:	4613      	mov	r3, r2
 8005722:	009b      	lsls	r3, r3, #2
 8005724:	4413      	add	r3, r2
 8005726:	3b41      	subs	r3, #65	; 0x41
 8005728:	221f      	movs	r2, #31
 800572a:	fa02 f303 	lsl.w	r3, r2, r3
 800572e:	43db      	mvns	r3, r3
 8005730:	4003      	ands	r3, r0
 8005732:	62cb      	str	r3, [r1, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	6819      	ldr	r1, [r3, #0]
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800573e:	683b      	ldr	r3, [r7, #0]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	b29c      	uxth	r4, r3
 8005744:	683b      	ldr	r3, [r7, #0]
 8005746:	685a      	ldr	r2, [r3, #4]
 8005748:	4613      	mov	r3, r2
 800574a:	009b      	lsls	r3, r3, #2
 800574c:	4413      	add	r3, r2
 800574e:	3b41      	subs	r3, #65	; 0x41
 8005750:	fa04 f303 	lsl.w	r3, r4, r3
 8005754:	4303      	orrs	r3, r0
 8005756:	62cb      	str	r3, [r1, #44]	; 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	4a20      	ldr	r2, [pc, #128]	; (80057e0 <HAL_ADC_ConfigChannel+0x228>)
 800575e:	4293      	cmp	r3, r2
 8005760:	d109      	bne.n	8005776 <HAL_ADC_ConfigChannel+0x1be>
 8005762:	683b      	ldr	r3, [r7, #0]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	2b12      	cmp	r3, #18
 8005768:	d105      	bne.n	8005776 <HAL_ADC_ConfigChannel+0x1be>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 800576a:	4a1e      	ldr	r2, [pc, #120]	; (80057e4 <HAL_ADC_ConfigChannel+0x22c>)
 800576c:	4b1d      	ldr	r3, [pc, #116]	; (80057e4 <HAL_ADC_ConfigChannel+0x22c>)
 800576e:	685b      	ldr	r3, [r3, #4]
 8005770:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005774:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	4a19      	ldr	r2, [pc, #100]	; (80057e0 <HAL_ADC_ConfigChannel+0x228>)
 800577c:	4293      	cmp	r3, r2
 800577e:	d125      	bne.n	80057cc <HAL_ADC_ConfigChannel+0x214>
 8005780:	683b      	ldr	r3, [r7, #0]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	4a18      	ldr	r2, [pc, #96]	; (80057e8 <HAL_ADC_ConfigChannel+0x230>)
 8005786:	4293      	cmp	r3, r2
 8005788:	d003      	beq.n	8005792 <HAL_ADC_ConfigChannel+0x1da>
 800578a:	683b      	ldr	r3, [r7, #0]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	2b11      	cmp	r3, #17
 8005790:	d11c      	bne.n	80057cc <HAL_ADC_ConfigChannel+0x214>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8005792:	4a14      	ldr	r2, [pc, #80]	; (80057e4 <HAL_ADC_ConfigChannel+0x22c>)
 8005794:	4b13      	ldr	r3, [pc, #76]	; (80057e4 <HAL_ADC_ConfigChannel+0x22c>)
 8005796:	685b      	ldr	r3, [r3, #4]
 8005798:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800579c:	6053      	str	r3, [r2, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800579e:	683b      	ldr	r3, [r7, #0]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	4a11      	ldr	r2, [pc, #68]	; (80057e8 <HAL_ADC_ConfigChannel+0x230>)
 80057a4:	4293      	cmp	r3, r2
 80057a6:	d111      	bne.n	80057cc <HAL_ADC_ConfigChannel+0x214>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80057a8:	4b10      	ldr	r3, [pc, #64]	; (80057ec <HAL_ADC_ConfigChannel+0x234>)
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	4a10      	ldr	r2, [pc, #64]	; (80057f0 <HAL_ADC_ConfigChannel+0x238>)
 80057ae:	fba2 2303 	umull	r2, r3, r2, r3
 80057b2:	0c9a      	lsrs	r2, r3, #18
 80057b4:	4613      	mov	r3, r2
 80057b6:	009b      	lsls	r3, r3, #2
 80057b8:	4413      	add	r3, r2
 80057ba:	005b      	lsls	r3, r3, #1
 80057bc:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 80057be:	e002      	b.n	80057c6 <HAL_ADC_ConfigChannel+0x20e>
      {
        counter--;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	3b01      	subs	r3, #1
 80057c4:	60fb      	str	r3, [r7, #12]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
      while(counter != 0U)
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d1f9      	bne.n	80057c0 <HAL_ADC_ConfigChannel+0x208>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2200      	movs	r2, #0
 80057d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80057d4:	2300      	movs	r3, #0
}
 80057d6:	4618      	mov	r0, r3
 80057d8:	3710      	adds	r7, #16
 80057da:	46bd      	mov	sp, r7
 80057dc:	bc90      	pop	{r4, r7}
 80057de:	4770      	bx	lr
 80057e0:	40012000 	.word	0x40012000
 80057e4:	40012300 	.word	0x40012300
 80057e8:	10000012 	.word	0x10000012
 80057ec:	20000000 	.word	0x20000000
 80057f0:	431bde83 	.word	0x431bde83

080057f4 <ADC_Init>:
  * @param  hadc: pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80057f4:	b480      	push	{r7}
 80057f6:	b085      	sub	sp, #20
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80057fc:	4a7c      	ldr	r2, [pc, #496]	; (80059f0 <ADC_Init+0x1fc>)
 80057fe:	4b7c      	ldr	r3, [pc, #496]	; (80059f0 <ADC_Init+0x1fc>)
 8005800:	685b      	ldr	r3, [r3, #4]
 8005802:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8005806:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8005808:	4979      	ldr	r1, [pc, #484]	; (80059f0 <ADC_Init+0x1fc>)
 800580a:	4b79      	ldr	r3, [pc, #484]	; (80059f0 <ADC_Init+0x1fc>)
 800580c:	685a      	ldr	r2, [r3, #4]
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	685b      	ldr	r3, [r3, #4]
 8005812:	4313      	orrs	r3, r2
 8005814:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	687a      	ldr	r2, [r7, #4]
 800581c:	6812      	ldr	r2, [r2, #0]
 800581e:	6852      	ldr	r2, [r2, #4]
 8005820:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005824:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	687a      	ldr	r2, [r7, #4]
 800582c:	6812      	ldr	r2, [r2, #0]
 800582e:	6851      	ldr	r1, [r2, #4]
 8005830:	687a      	ldr	r2, [r7, #4]
 8005832:	6912      	ldr	r2, [r2, #16]
 8005834:	0212      	lsls	r2, r2, #8
 8005836:	430a      	orrs	r2, r1
 8005838:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	687a      	ldr	r2, [r7, #4]
 8005840:	6812      	ldr	r2, [r2, #0]
 8005842:	6852      	ldr	r2, [r2, #4]
 8005844:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8005848:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	687a      	ldr	r2, [r7, #4]
 8005850:	6812      	ldr	r2, [r2, #0]
 8005852:	6851      	ldr	r1, [r2, #4]
 8005854:	687a      	ldr	r2, [r7, #4]
 8005856:	6892      	ldr	r2, [r2, #8]
 8005858:	430a      	orrs	r2, r1
 800585a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	687a      	ldr	r2, [r7, #4]
 8005862:	6812      	ldr	r2, [r2, #0]
 8005864:	6892      	ldr	r2, [r2, #8]
 8005866:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800586a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	687a      	ldr	r2, [r7, #4]
 8005872:	6812      	ldr	r2, [r2, #0]
 8005874:	6891      	ldr	r1, [r2, #8]
 8005876:	687a      	ldr	r2, [r7, #4]
 8005878:	68d2      	ldr	r2, [r2, #12]
 800587a:	430a      	orrs	r2, r1
 800587c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005882:	4a5c      	ldr	r2, [pc, #368]	; (80059f4 <ADC_Init+0x200>)
 8005884:	4293      	cmp	r3, r2
 8005886:	d022      	beq.n	80058ce <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	687a      	ldr	r2, [r7, #4]
 800588e:	6812      	ldr	r2, [r2, #0]
 8005890:	6892      	ldr	r2, [r2, #8]
 8005892:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005896:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	687a      	ldr	r2, [r7, #4]
 800589e:	6812      	ldr	r2, [r2, #0]
 80058a0:	6891      	ldr	r1, [r2, #8]
 80058a2:	687a      	ldr	r2, [r7, #4]
 80058a4:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80058a6:	430a      	orrs	r2, r1
 80058a8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	687a      	ldr	r2, [r7, #4]
 80058b0:	6812      	ldr	r2, [r2, #0]
 80058b2:	6892      	ldr	r2, [r2, #8]
 80058b4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80058b8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	687a      	ldr	r2, [r7, #4]
 80058c0:	6812      	ldr	r2, [r2, #0]
 80058c2:	6891      	ldr	r1, [r2, #8]
 80058c4:	687a      	ldr	r2, [r7, #4]
 80058c6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80058c8:	430a      	orrs	r2, r1
 80058ca:	609a      	str	r2, [r3, #8]
 80058cc:	e00f      	b.n	80058ee <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	687a      	ldr	r2, [r7, #4]
 80058d4:	6812      	ldr	r2, [r2, #0]
 80058d6:	6892      	ldr	r2, [r2, #8]
 80058d8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80058dc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	687a      	ldr	r2, [r7, #4]
 80058e4:	6812      	ldr	r2, [r2, #0]
 80058e6:	6892      	ldr	r2, [r2, #8]
 80058e8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80058ec:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	687a      	ldr	r2, [r7, #4]
 80058f4:	6812      	ldr	r2, [r2, #0]
 80058f6:	6892      	ldr	r2, [r2, #8]
 80058f8:	f022 0202 	bic.w	r2, r2, #2
 80058fc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	687a      	ldr	r2, [r7, #4]
 8005904:	6812      	ldr	r2, [r2, #0]
 8005906:	6891      	ldr	r1, [r2, #8]
 8005908:	687a      	ldr	r2, [r7, #4]
 800590a:	6992      	ldr	r2, [r2, #24]
 800590c:	0052      	lsls	r2, r2, #1
 800590e:	430a      	orrs	r2, r1
 8005910:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	6a1b      	ldr	r3, [r3, #32]
 8005916:	2b00      	cmp	r3, #0
 8005918:	d025      	beq.n	8005966 <ADC_Init+0x172>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	687a      	ldr	r2, [r7, #4]
 8005920:	6812      	ldr	r2, [r2, #0]
 8005922:	6852      	ldr	r2, [r2, #4]
 8005924:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005928:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	687a      	ldr	r2, [r7, #4]
 8005930:	6812      	ldr	r2, [r2, #0]
 8005932:	6852      	ldr	r2, [r2, #4]
 8005934:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8005938:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800593e:	1e5a      	subs	r2, r3, #1
 8005940:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8005944:	60fb      	str	r3, [r7, #12]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	fa93 f3a3 	rbit	r3, r3
 800594c:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800594e:	68bb      	ldr	r3, [r7, #8]
 8005950:	fab3 f383 	clz	r3, r3
 8005954:	409a      	lsls	r2, r3
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	6879      	ldr	r1, [r7, #4]
 800595c:	6809      	ldr	r1, [r1, #0]
 800595e:	6849      	ldr	r1, [r1, #4]
 8005960:	430a      	orrs	r2, r1
 8005962:	605a      	str	r2, [r3, #4]
 8005964:	e007      	b.n	8005976 <ADC_Init+0x182>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	687a      	ldr	r2, [r7, #4]
 800596c:	6812      	ldr	r2, [r2, #0]
 800596e:	6852      	ldr	r2, [r2, #4]
 8005970:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005974:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	687a      	ldr	r2, [r7, #4]
 800597c:	6812      	ldr	r2, [r2, #0]
 800597e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005980:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8005984:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	687a      	ldr	r2, [r7, #4]
 800598c:	6812      	ldr	r2, [r2, #0]
 800598e:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8005990:	687a      	ldr	r2, [r7, #4]
 8005992:	69d2      	ldr	r2, [r2, #28]
 8005994:	3a01      	subs	r2, #1
 8005996:	0512      	lsls	r2, r2, #20
 8005998:	430a      	orrs	r2, r1
 800599a:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	687a      	ldr	r2, [r7, #4]
 80059a2:	6812      	ldr	r2, [r2, #0]
 80059a4:	6892      	ldr	r2, [r2, #8]
 80059a6:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80059aa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	687a      	ldr	r2, [r7, #4]
 80059b2:	6812      	ldr	r2, [r2, #0]
 80059b4:	6891      	ldr	r1, [r2, #8]
 80059b6:	687a      	ldr	r2, [r7, #4]
 80059b8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80059ba:	0252      	lsls	r2, r2, #9
 80059bc:	430a      	orrs	r2, r1
 80059be:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	687a      	ldr	r2, [r7, #4]
 80059c6:	6812      	ldr	r2, [r2, #0]
 80059c8:	6892      	ldr	r2, [r2, #8]
 80059ca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80059ce:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	687a      	ldr	r2, [r7, #4]
 80059d6:	6812      	ldr	r2, [r2, #0]
 80059d8:	6891      	ldr	r1, [r2, #8]
 80059da:	687a      	ldr	r2, [r7, #4]
 80059dc:	6952      	ldr	r2, [r2, #20]
 80059de:	0292      	lsls	r2, r2, #10
 80059e0:	430a      	orrs	r2, r1
 80059e2:	609a      	str	r2, [r3, #8]
}
 80059e4:	bf00      	nop
 80059e6:	3714      	adds	r7, #20
 80059e8:	46bd      	mov	sp, r7
 80059ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ee:	4770      	bx	lr
 80059f0:	40012300 	.word	0x40012300
 80059f4:	0f000001 	.word	0x0f000001

080059f8 <ADC_DMAConvCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80059f8:	b580      	push	{r7, lr}
 80059fa:	b084      	sub	sp, #16
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a04:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a0a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d13c      	bne.n	8005a8c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a16:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	689b      	ldr	r3, [r3, #8]
 8005a24:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d12b      	bne.n	8005a84 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	699b      	ldr	r3, [r3, #24]
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d127      	bne.n	8005a84 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a3a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d006      	beq.n	8005a50 <ADC_DMAConvCplt+0x58>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	689b      	ldr	r3, [r3, #8]
 8005a48:	f403 6380 	and.w	r3, r3, #1024	; 0x400
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d119      	bne.n	8005a84 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	68fa      	ldr	r2, [r7, #12]
 8005a56:	6812      	ldr	r2, [r2, #0]
 8005a58:	6852      	ldr	r2, [r2, #4]
 8005a5a:	f022 0220 	bic.w	r2, r2, #32
 8005a5e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a64:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a70:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d105      	bne.n	8005a84 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a7c:	f043 0201 	orr.w	r2, r3, #1
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc);
 8005a84:	68f8      	ldr	r0, [r7, #12]
 8005a86:	f7ff fd79 	bl	800557c <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8005a8a:	e004      	b.n	8005a96 <ADC_DMAConvCplt+0x9e>
    HAL_ADC_ConvCpltCallback(hadc);
  }
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a90:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a92:	6878      	ldr	r0, [r7, #4]
 8005a94:	4798      	blx	r3
  }
}
 8005a96:	bf00      	nop
 8005a98:	3710      	adds	r7, #16
 8005a9a:	46bd      	mov	sp, r7
 8005a9c:	bd80      	pop	{r7, pc}
 8005a9e:	bf00      	nop

08005aa0 <ADC_DMAHalfConvCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8005aa0:	b580      	push	{r7, lr}
 8005aa2:	b084      	sub	sp, #16
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005aac:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8005aae:	68f8      	ldr	r0, [r7, #12]
 8005ab0:	f7ff fd6e 	bl	8005590 <HAL_ADC_ConvHalfCpltCallback>
}
 8005ab4:	bf00      	nop
 8005ab6:	3710      	adds	r7, #16
 8005ab8:	46bd      	mov	sp, r7
 8005aba:	bd80      	pop	{r7, pc}

08005abc <ADC_DMAError>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8005abc:	b580      	push	{r7, lr}
 8005abe:	b084      	sub	sp, #16
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ac8:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	2240      	movs	r2, #64	; 0x40
 8005ace:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ad4:	f043 0204 	orr.w	r2, r3, #4
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	645a      	str	r2, [r3, #68]	; 0x44
  HAL_ADC_ErrorCallback(hadc); 
 8005adc:	68f8      	ldr	r0, [r7, #12]
 8005ade:	f7ff fd61 	bl	80055a4 <HAL_ADC_ErrorCallback>
}
 8005ae2:	bf00      	nop
 8005ae4:	3710      	adds	r7, #16
 8005ae6:	46bd      	mov	sp, r7
 8005ae8:	bd80      	pop	{r7, pc}
 8005aea:	bf00      	nop

08005aec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005aec:	b580      	push	{r7, lr}
 8005aee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005af0:	4a0e      	ldr	r2, [pc, #56]	; (8005b2c <HAL_Init+0x40>)
 8005af2:	4b0e      	ldr	r3, [pc, #56]	; (8005b2c <HAL_Init+0x40>)
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005afa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8005afc:	4a0b      	ldr	r2, [pc, #44]	; (8005b2c <HAL_Init+0x40>)
 8005afe:	4b0b      	ldr	r3, [pc, #44]	; (8005b2c <HAL_Init+0x40>)
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005b06:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005b08:	4a08      	ldr	r2, [pc, #32]	; (8005b2c <HAL_Init+0x40>)
 8005b0a:	4b08      	ldr	r3, [pc, #32]	; (8005b2c <HAL_Init+0x40>)
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005b12:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005b14:	2003      	movs	r0, #3
 8005b16:	f7ff fac3 	bl	80050a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005b1a:	2000      	movs	r0, #0
 8005b1c:	f000 f808 	bl	8005b30 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8005b20:	f7fb fc9c 	bl	800145c <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8005b24:	2300      	movs	r3, #0
}
 8005b26:	4618      	mov	r0, r3
 8005b28:	bd80      	pop	{r7, pc}
 8005b2a:	bf00      	nop
 8005b2c:	40023c00 	.word	0x40023c00

08005b30 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005b30:	b580      	push	{r7, lr}
 8005b32:	b082      	sub	sp, #8
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000U);
 8005b38:	f7fe fc9a 	bl	8004470 <HAL_RCC_GetHCLKFreq>
 8005b3c:	4602      	mov	r2, r0
 8005b3e:	4b09      	ldr	r3, [pc, #36]	; (8005b64 <HAL_InitTick+0x34>)
 8005b40:	fba3 2302 	umull	r2, r3, r3, r2
 8005b44:	099b      	lsrs	r3, r3, #6
 8005b46:	4618      	mov	r0, r3
 8005b48:	f7ff fae0 	bl	800510c <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	6879      	ldr	r1, [r7, #4]
 8005b50:	f04f 30ff 	mov.w	r0, #4294967295
 8005b54:	f7ff fab0 	bl	80050b8 <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
 8005b58:	2300      	movs	r3, #0
}
 8005b5a:	4618      	mov	r0, r3
 8005b5c:	3708      	adds	r7, #8
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	bd80      	pop	{r7, pc}
 8005b62:	bf00      	nop
 8005b64:	10624dd3 	.word	0x10624dd3

08005b68 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005b68:	b480      	push	{r7}
 8005b6a:	af00      	add	r7, sp, #0
  uwTick++;
 8005b6c:	4b04      	ldr	r3, [pc, #16]	; (8005b80 <HAL_IncTick+0x18>)
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	3301      	adds	r3, #1
 8005b72:	4a03      	ldr	r2, [pc, #12]	; (8005b80 <HAL_IncTick+0x18>)
 8005b74:	6013      	str	r3, [r2, #0]
}
 8005b76:	bf00      	nop
 8005b78:	46bd      	mov	sp, r7
 8005b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7e:	4770      	bx	lr
 8005b80:	2000082c 	.word	0x2000082c

08005b84 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005b84:	b480      	push	{r7}
 8005b86:	af00      	add	r7, sp, #0
  return uwTick;
 8005b88:	4b03      	ldr	r3, [pc, #12]	; (8005b98 <HAL_GetTick+0x14>)
 8005b8a:	681b      	ldr	r3, [r3, #0]
}
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	46bd      	mov	sp, r7
 8005b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b94:	4770      	bx	lr
 8005b96:	bf00      	nop
 8005b98:	2000082c 	.word	0x2000082c

08005b9c <arm_sin_f32>:
 8005b9c:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8005c64 <arm_sin_f32+0xc8>
 8005ba0:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8005ba4:	ee20 7a07 	vmul.f32	s14, s0, s14
 8005ba8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005bac:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 8005bb0:	d504      	bpl.n	8005bbc <arm_sin_f32+0x20>
 8005bb2:	ee17 0a90 	vmov	r0, s15
 8005bb6:	1e43      	subs	r3, r0, #1
 8005bb8:	ee07 3a90 	vmov	s15, r3
 8005bbc:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8005bc0:	ed9f 5a29 	vldr	s10, [pc, #164]	; 8005c68 <arm_sin_f32+0xcc>
 8005bc4:	ee37 7a66 	vsub.f32	s14, s14, s13
 8005bc8:	eef6 1a00 	vmov.f32	s3, #96	; 0x3f000000  0.5
 8005bcc:	ee67 2a05 	vmul.f32	s5, s14, s10
 8005bd0:	ed9f 3a26 	vldr	s6, [pc, #152]	; 8005c6c <arm_sin_f32+0xd0>
 8005bd4:	eefc 7ae2 	vcvt.u32.f32	s15, s5
 8005bd8:	ed9f 6a25 	vldr	s12, [pc, #148]	; 8005c70 <arm_sin_f32+0xd4>
 8005bdc:	eeb8 2ae7 	vcvt.f32.s32	s4, s15
 8005be0:	ee17 3a90 	vmov	r3, s15
 8005be4:	ee72 0ac2 	vsub.f32	s1, s5, s4
 8005be8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005bec:	bfa8      	it	ge
 8005bee:	f44f 7380 	movge.w	r3, #256	; 0x100
 8005bf2:	ee60 3aa0 	vmul.f32	s7, s1, s1
 8005bf6:	ee20 4aa1 	vmul.f32	s8, s1, s3
 8005bfa:	ee23 1aa1 	vmul.f32	s2, s7, s3
 8005bfe:	ee60 6a83 	vmul.f32	s13, s1, s6
 8005c02:	eeb0 0a41 	vmov.f32	s0, s2
 8005c06:	ee00 0ac6 	vmls.f32	s0, s1, s12
 8005c0a:	ee24 2a23 	vmul.f32	s4, s8, s7
 8005c0e:	4a19      	ldr	r2, [pc, #100]	; (8005c74 <arm_sin_f32+0xd8>)
 8005c10:	ee66 5aa3 	vmul.f32	s11, s13, s7
 8005c14:	ea23 7ce3 	bic.w	ip, r3, r3, asr #31
 8005c18:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
 8005c1c:	eb02 018c 	add.w	r1, r2, ip, lsl #2
 8005c20:	ee71 7a20 	vadd.f32	s15, s2, s1
 8005c24:	ee32 7a63 	vsub.f32	s14, s4, s7
 8005c28:	ee34 5ac4 	vsub.f32	s10, s9, s8
 8005c2c:	ee70 1a65 	vsub.f32	s3, s0, s11
 8005c30:	edd1 2a00 	vldr	s5, [r1]
 8005c34:	ee35 1ae6 	vsub.f32	s2, s11, s13
 8005c38:	ed91 3a03 	vldr	s6, [r1, #12]
 8005c3c:	ee77 0a05 	vadd.f32	s1, s14, s10
 8005c40:	edd1 3a01 	vldr	s7, [r1, #4]
 8005c44:	ee37 6ac2 	vsub.f32	s12, s15, s4
 8005c48:	ed91 4a02 	vldr	s8, [r1, #8]
 8005c4c:	ee21 0aa2 	vmul.f32	s0, s3, s5
 8005c50:	ee61 6a03 	vmul.f32	s13, s2, s6
 8005c54:	ee00 0aa3 	vmla.f32	s0, s1, s7
 8005c58:	ee46 6a04 	vmla.f32	s13, s12, s8
 8005c5c:	ee30 0a26 	vadd.f32	s0, s0, s13
 8005c60:	4770      	bx	lr
 8005c62:	bf00      	nop
 8005c64:	3e22f983 	.word	0x3e22f983
 8005c68:	43800000 	.word	0x43800000
 8005c6c:	3e2aaaab 	.word	0x3e2aaaab
 8005c70:	3eaaaaab 	.word	0x3eaaaaab
 8005c74:	08008ab4 	.word	0x08008ab4

08005c78 <__libc_init_array>:
 8005c78:	b570      	push	{r4, r5, r6, lr}
 8005c7a:	4b0e      	ldr	r3, [pc, #56]	; (8005cb4 <__libc_init_array+0x3c>)
 8005c7c:	4c0e      	ldr	r4, [pc, #56]	; (8005cb8 <__libc_init_array+0x40>)
 8005c7e:	1ae4      	subs	r4, r4, r3
 8005c80:	10a4      	asrs	r4, r4, #2
 8005c82:	2500      	movs	r5, #0
 8005c84:	461e      	mov	r6, r3
 8005c86:	42a5      	cmp	r5, r4
 8005c88:	d004      	beq.n	8005c94 <__libc_init_array+0x1c>
 8005c8a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005c8e:	4798      	blx	r3
 8005c90:	3501      	adds	r5, #1
 8005c92:	e7f8      	b.n	8005c86 <__libc_init_array+0xe>
 8005c94:	f002 feea 	bl	8008a6c <_init>
 8005c98:	4c08      	ldr	r4, [pc, #32]	; (8005cbc <__libc_init_array+0x44>)
 8005c9a:	4b09      	ldr	r3, [pc, #36]	; (8005cc0 <__libc_init_array+0x48>)
 8005c9c:	1ae4      	subs	r4, r4, r3
 8005c9e:	10a4      	asrs	r4, r4, #2
 8005ca0:	2500      	movs	r5, #0
 8005ca2:	461e      	mov	r6, r3
 8005ca4:	42a5      	cmp	r5, r4
 8005ca6:	d004      	beq.n	8005cb2 <__libc_init_array+0x3a>
 8005ca8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005cac:	4798      	blx	r3
 8005cae:	3501      	adds	r5, #1
 8005cb0:	e7f8      	b.n	8005ca4 <__libc_init_array+0x2c>
 8005cb2:	bd70      	pop	{r4, r5, r6, pc}
 8005cb4:	0800904c 	.word	0x0800904c
 8005cb8:	0800904c 	.word	0x0800904c
 8005cbc:	08009050 	.word	0x08009050
 8005cc0:	0800904c 	.word	0x0800904c

08005cc4 <sprintf>:
 8005cc4:	b40e      	push	{r1, r2, r3}
 8005cc6:	b500      	push	{lr}
 8005cc8:	b09c      	sub	sp, #112	; 0x70
 8005cca:	f44f 7102 	mov.w	r1, #520	; 0x208
 8005cce:	ab1d      	add	r3, sp, #116	; 0x74
 8005cd0:	f8ad 1014 	strh.w	r1, [sp, #20]
 8005cd4:	9002      	str	r0, [sp, #8]
 8005cd6:	9006      	str	r0, [sp, #24]
 8005cd8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005cdc:	480a      	ldr	r0, [pc, #40]	; (8005d08 <sprintf+0x44>)
 8005cde:	9104      	str	r1, [sp, #16]
 8005ce0:	9107      	str	r1, [sp, #28]
 8005ce2:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8005ce6:	f853 2b04 	ldr.w	r2, [r3], #4
 8005cea:	f8ad 1016 	strh.w	r1, [sp, #22]
 8005cee:	6800      	ldr	r0, [r0, #0]
 8005cf0:	9301      	str	r3, [sp, #4]
 8005cf2:	a902      	add	r1, sp, #8
 8005cf4:	f000 f80c 	bl	8005d10 <_svfprintf_r>
 8005cf8:	9b02      	ldr	r3, [sp, #8]
 8005cfa:	2200      	movs	r2, #0
 8005cfc:	701a      	strb	r2, [r3, #0]
 8005cfe:	b01c      	add	sp, #112	; 0x70
 8005d00:	f85d eb04 	ldr.w	lr, [sp], #4
 8005d04:	b003      	add	sp, #12
 8005d06:	4770      	bx	lr
 8005d08:	200000f4 	.word	0x200000f4
 8005d0c:	00000000 	.word	0x00000000

08005d10 <_svfprintf_r>:
 8005d10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d14:	b0bd      	sub	sp, #244	; 0xf4
 8005d16:	468b      	mov	fp, r1
 8005d18:	9205      	str	r2, [sp, #20]
 8005d1a:	461f      	mov	r7, r3
 8005d1c:	4682      	mov	sl, r0
 8005d1e:	f001 fdeb 	bl	80078f8 <_localeconv_r>
 8005d22:	6803      	ldr	r3, [r0, #0]
 8005d24:	930d      	str	r3, [sp, #52]	; 0x34
 8005d26:	4618      	mov	r0, r3
 8005d28:	f7fa fac2 	bl	80002b0 <strlen>
 8005d2c:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8005d30:	9008      	str	r0, [sp, #32]
 8005d32:	0619      	lsls	r1, r3, #24
 8005d34:	d515      	bpl.n	8005d62 <_svfprintf_r+0x52>
 8005d36:	f8db 3010 	ldr.w	r3, [fp, #16]
 8005d3a:	b993      	cbnz	r3, 8005d62 <_svfprintf_r+0x52>
 8005d3c:	2140      	movs	r1, #64	; 0x40
 8005d3e:	4650      	mov	r0, sl
 8005d40:	f001 fde6 	bl	8007910 <_malloc_r>
 8005d44:	f8cb 0000 	str.w	r0, [fp]
 8005d48:	f8cb 0010 	str.w	r0, [fp, #16]
 8005d4c:	b930      	cbnz	r0, 8005d5c <_svfprintf_r+0x4c>
 8005d4e:	230c      	movs	r3, #12
 8005d50:	f8ca 3000 	str.w	r3, [sl]
 8005d54:	f04f 30ff 	mov.w	r0, #4294967295
 8005d58:	f000 bf95 	b.w	8006c86 <_svfprintf_r+0xf76>
 8005d5c:	2340      	movs	r3, #64	; 0x40
 8005d5e:	f8cb 3014 	str.w	r3, [fp, #20]
 8005d62:	ed9f 7b99 	vldr	d7, [pc, #612]	; 8005fc8 <_svfprintf_r+0x2b8>
 8005d66:	ed8d 7b06 	vstr	d7, [sp, #24]
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	ac2c      	add	r4, sp, #176	; 0xb0
 8005d6e:	941f      	str	r4, [sp, #124]	; 0x7c
 8005d70:	9321      	str	r3, [sp, #132]	; 0x84
 8005d72:	9320      	str	r3, [sp, #128]	; 0x80
 8005d74:	9304      	str	r3, [sp, #16]
 8005d76:	9311      	str	r3, [sp, #68]	; 0x44
 8005d78:	9310      	str	r3, [sp, #64]	; 0x40
 8005d7a:	930a      	str	r3, [sp, #40]	; 0x28
 8005d7c:	9d05      	ldr	r5, [sp, #20]
 8005d7e:	462b      	mov	r3, r5
 8005d80:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005d84:	b11a      	cbz	r2, 8005d8e <_svfprintf_r+0x7e>
 8005d86:	2a25      	cmp	r2, #37	; 0x25
 8005d88:	d001      	beq.n	8005d8e <_svfprintf_r+0x7e>
 8005d8a:	461d      	mov	r5, r3
 8005d8c:	e7f7      	b.n	8005d7e <_svfprintf_r+0x6e>
 8005d8e:	9b05      	ldr	r3, [sp, #20]
 8005d90:	1aee      	subs	r6, r5, r3
 8005d92:	d017      	beq.n	8005dc4 <_svfprintf_r+0xb4>
 8005d94:	e884 0048 	stmia.w	r4, {r3, r6}
 8005d98:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005d9a:	4433      	add	r3, r6
 8005d9c:	9321      	str	r3, [sp, #132]	; 0x84
 8005d9e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005da0:	3301      	adds	r3, #1
 8005da2:	2b07      	cmp	r3, #7
 8005da4:	9320      	str	r3, [sp, #128]	; 0x80
 8005da6:	dc01      	bgt.n	8005dac <_svfprintf_r+0x9c>
 8005da8:	3408      	adds	r4, #8
 8005daa:	e008      	b.n	8005dbe <_svfprintf_r+0xae>
 8005dac:	aa1f      	add	r2, sp, #124	; 0x7c
 8005dae:	4659      	mov	r1, fp
 8005db0:	4650      	mov	r0, sl
 8005db2:	f002 fac1 	bl	8008338 <__ssprint_r>
 8005db6:	2800      	cmp	r0, #0
 8005db8:	f040 862c 	bne.w	8006a14 <_svfprintf_r+0xd04>
 8005dbc:	ac2c      	add	r4, sp, #176	; 0xb0
 8005dbe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005dc0:	4433      	add	r3, r6
 8005dc2:	930a      	str	r3, [sp, #40]	; 0x28
 8005dc4:	782b      	ldrb	r3, [r5, #0]
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	f000 861d 	beq.w	8006a06 <_svfprintf_r+0xcf6>
 8005dcc:	2200      	movs	r2, #0
 8005dce:	1c6b      	adds	r3, r5, #1
 8005dd0:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8005dd4:	4611      	mov	r1, r2
 8005dd6:	f04f 39ff 	mov.w	r9, #4294967295
 8005dda:	9209      	str	r2, [sp, #36]	; 0x24
 8005ddc:	4615      	mov	r5, r2
 8005dde:	200a      	movs	r0, #10
 8005de0:	1c5e      	adds	r6, r3, #1
 8005de2:	781b      	ldrb	r3, [r3, #0]
 8005de4:	9605      	str	r6, [sp, #20]
 8005de6:	9302      	str	r3, [sp, #8]
 8005de8:	9b02      	ldr	r3, [sp, #8]
 8005dea:	3b20      	subs	r3, #32
 8005dec:	2b58      	cmp	r3, #88	; 0x58
 8005dee:	f200 8263 	bhi.w	80062b8 <_svfprintf_r+0x5a8>
 8005df2:	e8df f013 	tbh	[pc, r3, lsl #1]
 8005df6:	005c      	.short	0x005c
 8005df8:	02610261 	.word	0x02610261
 8005dfc:	0261006b 	.word	0x0261006b
 8005e00:	02610261 	.word	0x02610261
 8005e04:	02610261 	.word	0x02610261
 8005e08:	006e0261 	.word	0x006e0261
 8005e0c:	02610059 	.word	0x02610059
 8005e10:	007c0079 	.word	0x007c0079
 8005e14:	00a30261 	.word	0x00a30261
 8005e18:	00a600a6 	.word	0x00a600a6
 8005e1c:	00a600a6 	.word	0x00a600a6
 8005e20:	00a600a6 	.word	0x00a600a6
 8005e24:	00a600a6 	.word	0x00a600a6
 8005e28:	026100a6 	.word	0x026100a6
 8005e2c:	02610261 	.word	0x02610261
 8005e30:	02610261 	.word	0x02610261
 8005e34:	02610261 	.word	0x02610261
 8005e38:	02610261 	.word	0x02610261
 8005e3c:	00d60261 	.word	0x00d60261
 8005e40:	0261010b 	.word	0x0261010b
 8005e44:	0261010b 	.word	0x0261010b
 8005e48:	02610261 	.word	0x02610261
 8005e4c:	00b90261 	.word	0x00b90261
 8005e50:	02610261 	.word	0x02610261
 8005e54:	02610152 	.word	0x02610152
 8005e58:	02610261 	.word	0x02610261
 8005e5c:	02610261 	.word	0x02610261
 8005e60:	02610199 	.word	0x02610199
 8005e64:	00660261 	.word	0x00660261
 8005e68:	02610261 	.word	0x02610261
 8005e6c:	02610261 	.word	0x02610261
 8005e70:	02610261 	.word	0x02610261
 8005e74:	02610261 	.word	0x02610261
 8005e78:	02610261 	.word	0x02610261
 8005e7c:	006100cd 	.word	0x006100cd
 8005e80:	010b010b 	.word	0x010b010b
 8005e84:	00bc010b 	.word	0x00bc010b
 8005e88:	02610061 	.word	0x02610061
 8005e8c:	00bf0261 	.word	0x00bf0261
 8005e90:	01340261 	.word	0x01340261
 8005e94:	016f0154 	.word	0x016f0154
 8005e98:	026100ca 	.word	0x026100ca
 8005e9c:	02610180 	.word	0x02610180
 8005ea0:	0261019b 	.word	0x0261019b
 8005ea4:	01b30261 	.word	0x01b30261
 8005ea8:	2201      	movs	r2, #1
 8005eaa:	212b      	movs	r1, #43	; 0x2b
 8005eac:	e002      	b.n	8005eb4 <_svfprintf_r+0x1a4>
 8005eae:	b909      	cbnz	r1, 8005eb4 <_svfprintf_r+0x1a4>
 8005eb0:	2201      	movs	r2, #1
 8005eb2:	2120      	movs	r1, #32
 8005eb4:	9b05      	ldr	r3, [sp, #20]
 8005eb6:	e793      	b.n	8005de0 <_svfprintf_r+0xd0>
 8005eb8:	2a00      	cmp	r2, #0
 8005eba:	d077      	beq.n	8005fac <_svfprintf_r+0x29c>
 8005ebc:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8005ec0:	e074      	b.n	8005fac <_svfprintf_r+0x29c>
 8005ec2:	b10a      	cbz	r2, 8005ec8 <_svfprintf_r+0x1b8>
 8005ec4:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8005ec8:	4b41      	ldr	r3, [pc, #260]	; (8005fd0 <_svfprintf_r+0x2c0>)
 8005eca:	e14b      	b.n	8006164 <_svfprintf_r+0x454>
 8005ecc:	f045 0501 	orr.w	r5, r5, #1
 8005ed0:	e7f0      	b.n	8005eb4 <_svfprintf_r+0x1a4>
 8005ed2:	683e      	ldr	r6, [r7, #0]
 8005ed4:	9609      	str	r6, [sp, #36]	; 0x24
 8005ed6:	2e00      	cmp	r6, #0
 8005ed8:	f107 0304 	add.w	r3, r7, #4
 8005edc:	db01      	blt.n	8005ee2 <_svfprintf_r+0x1d2>
 8005ede:	461f      	mov	r7, r3
 8005ee0:	e7e8      	b.n	8005eb4 <_svfprintf_r+0x1a4>
 8005ee2:	4276      	negs	r6, r6
 8005ee4:	9609      	str	r6, [sp, #36]	; 0x24
 8005ee6:	461f      	mov	r7, r3
 8005ee8:	f045 0504 	orr.w	r5, r5, #4
 8005eec:	e7e2      	b.n	8005eb4 <_svfprintf_r+0x1a4>
 8005eee:	9e05      	ldr	r6, [sp, #20]
 8005ef0:	9b05      	ldr	r3, [sp, #20]
 8005ef2:	7836      	ldrb	r6, [r6, #0]
 8005ef4:	9602      	str	r6, [sp, #8]
 8005ef6:	2e2a      	cmp	r6, #42	; 0x2a
 8005ef8:	f103 0301 	add.w	r3, r3, #1
 8005efc:	d002      	beq.n	8005f04 <_svfprintf_r+0x1f4>
 8005efe:	f04f 0900 	mov.w	r9, #0
 8005f02:	e00a      	b.n	8005f1a <_svfprintf_r+0x20a>
 8005f04:	f8d7 9000 	ldr.w	r9, [r7]
 8005f08:	9305      	str	r3, [sp, #20]
 8005f0a:	1d3e      	adds	r6, r7, #4
 8005f0c:	f1b9 0f00 	cmp.w	r9, #0
 8005f10:	4637      	mov	r7, r6
 8005f12:	dacf      	bge.n	8005eb4 <_svfprintf_r+0x1a4>
 8005f14:	f04f 39ff 	mov.w	r9, #4294967295
 8005f18:	e7cc      	b.n	8005eb4 <_svfprintf_r+0x1a4>
 8005f1a:	9305      	str	r3, [sp, #20]
 8005f1c:	9b02      	ldr	r3, [sp, #8]
 8005f1e:	3b30      	subs	r3, #48	; 0x30
 8005f20:	2b09      	cmp	r3, #9
 8005f22:	d808      	bhi.n	8005f36 <_svfprintf_r+0x226>
 8005f24:	fb00 3909 	mla	r9, r0, r9, r3
 8005f28:	9b05      	ldr	r3, [sp, #20]
 8005f2a:	461e      	mov	r6, r3
 8005f2c:	f816 3b01 	ldrb.w	r3, [r6], #1
 8005f30:	9302      	str	r3, [sp, #8]
 8005f32:	4633      	mov	r3, r6
 8005f34:	e7f1      	b.n	8005f1a <_svfprintf_r+0x20a>
 8005f36:	ea49 79e9 	orr.w	r9, r9, r9, asr #31
 8005f3a:	e755      	b.n	8005de8 <_svfprintf_r+0xd8>
 8005f3c:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 8005f40:	e7b8      	b.n	8005eb4 <_svfprintf_r+0x1a4>
 8005f42:	2300      	movs	r3, #0
 8005f44:	9309      	str	r3, [sp, #36]	; 0x24
 8005f46:	9b02      	ldr	r3, [sp, #8]
 8005f48:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8005f4a:	3b30      	subs	r3, #48	; 0x30
 8005f4c:	fb00 3306 	mla	r3, r0, r6, r3
 8005f50:	9309      	str	r3, [sp, #36]	; 0x24
 8005f52:	9b05      	ldr	r3, [sp, #20]
 8005f54:	461e      	mov	r6, r3
 8005f56:	f816 3b01 	ldrb.w	r3, [r6], #1
 8005f5a:	9302      	str	r3, [sp, #8]
 8005f5c:	9b02      	ldr	r3, [sp, #8]
 8005f5e:	9605      	str	r6, [sp, #20]
 8005f60:	3b30      	subs	r3, #48	; 0x30
 8005f62:	2b09      	cmp	r3, #9
 8005f64:	d9ef      	bls.n	8005f46 <_svfprintf_r+0x236>
 8005f66:	e73f      	b.n	8005de8 <_svfprintf_r+0xd8>
 8005f68:	f045 0508 	orr.w	r5, r5, #8
 8005f6c:	e7a2      	b.n	8005eb4 <_svfprintf_r+0x1a4>
 8005f6e:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 8005f72:	e79f      	b.n	8005eb4 <_svfprintf_r+0x1a4>
 8005f74:	9b05      	ldr	r3, [sp, #20]
 8005f76:	781b      	ldrb	r3, [r3, #0]
 8005f78:	2b6c      	cmp	r3, #108	; 0x6c
 8005f7a:	d103      	bne.n	8005f84 <_svfprintf_r+0x274>
 8005f7c:	9b05      	ldr	r3, [sp, #20]
 8005f7e:	3301      	adds	r3, #1
 8005f80:	9305      	str	r3, [sp, #20]
 8005f82:	e002      	b.n	8005f8a <_svfprintf_r+0x27a>
 8005f84:	f045 0510 	orr.w	r5, r5, #16
 8005f88:	e794      	b.n	8005eb4 <_svfprintf_r+0x1a4>
 8005f8a:	f045 0520 	orr.w	r5, r5, #32
 8005f8e:	e791      	b.n	8005eb4 <_svfprintf_r+0x1a4>
 8005f90:	1d3b      	adds	r3, r7, #4
 8005f92:	9303      	str	r3, [sp, #12]
 8005f94:	2600      	movs	r6, #0
 8005f96:	683b      	ldr	r3, [r7, #0]
 8005f98:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 8005f9c:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8005fa0:	e199      	b.n	80062d6 <_svfprintf_r+0x5c6>
 8005fa2:	b10a      	cbz	r2, 8005fa8 <_svfprintf_r+0x298>
 8005fa4:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8005fa8:	f045 0510 	orr.w	r5, r5, #16
 8005fac:	06aa      	lsls	r2, r5, #26
 8005fae:	d511      	bpl.n	8005fd4 <_svfprintf_r+0x2c4>
 8005fb0:	3707      	adds	r7, #7
 8005fb2:	f027 0707 	bic.w	r7, r7, #7
 8005fb6:	f107 0308 	add.w	r3, r7, #8
 8005fba:	9303      	str	r3, [sp, #12]
 8005fbc:	e9d7 6700 	ldrd	r6, r7, [r7]
 8005fc0:	e017      	b.n	8005ff2 <_svfprintf_r+0x2e2>
 8005fc2:	bf00      	nop
 8005fc4:	f3af 8000 	nop.w
	...
 8005fd0:	08008ef8 	.word	0x08008ef8
 8005fd4:	f015 0f10 	tst.w	r5, #16
 8005fd8:	f107 0304 	add.w	r3, r7, #4
 8005fdc:	d002      	beq.n	8005fe4 <_svfprintf_r+0x2d4>
 8005fde:	9303      	str	r3, [sp, #12]
 8005fe0:	683e      	ldr	r6, [r7, #0]
 8005fe2:	e005      	b.n	8005ff0 <_svfprintf_r+0x2e0>
 8005fe4:	683e      	ldr	r6, [r7, #0]
 8005fe6:	9303      	str	r3, [sp, #12]
 8005fe8:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005fec:	bf18      	it	ne
 8005fee:	b236      	sxthne	r6, r6
 8005ff0:	17f7      	asrs	r7, r6, #31
 8005ff2:	2e00      	cmp	r6, #0
 8005ff4:	f177 0300 	sbcs.w	r3, r7, #0
 8005ff8:	f280 80de 	bge.w	80061b8 <_svfprintf_r+0x4a8>
 8005ffc:	4276      	negs	r6, r6
 8005ffe:	f04f 032d 	mov.w	r3, #45	; 0x2d
 8006002:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8006006:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 800600a:	e0d5      	b.n	80061b8 <_svfprintf_r+0x4a8>
 800600c:	b10a      	cbz	r2, 8006012 <_svfprintf_r+0x302>
 800600e:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8006012:	3707      	adds	r7, #7
 8006014:	f027 0707 	bic.w	r7, r7, #7
 8006018:	f107 0308 	add.w	r3, r7, #8
 800601c:	9303      	str	r3, [sp, #12]
 800601e:	ed97 7b00 	vldr	d7, [r7]
 8006022:	ed8d 7b06 	vstr	d7, [sp, #24]
 8006026:	9b06      	ldr	r3, [sp, #24]
 8006028:	9312      	str	r3, [sp, #72]	; 0x48
 800602a:	9b07      	ldr	r3, [sp, #28]
 800602c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006030:	9313      	str	r3, [sp, #76]	; 0x4c
 8006032:	f04f 32ff 	mov.w	r2, #4294967295
 8006036:	4bab      	ldr	r3, [pc, #684]	; (80062e4 <_svfprintf_r+0x5d4>)
 8006038:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 800603c:	f7fa fd92 	bl	8000b64 <__aeabi_dcmpun>
 8006040:	2800      	cmp	r0, #0
 8006042:	f040 84f1 	bne.w	8006a28 <_svfprintf_r+0xd18>
 8006046:	f04f 32ff 	mov.w	r2, #4294967295
 800604a:	4ba6      	ldr	r3, [pc, #664]	; (80062e4 <_svfprintf_r+0x5d4>)
 800604c:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8006050:	f7fa fd6a 	bl	8000b28 <__aeabi_dcmple>
 8006054:	2800      	cmp	r0, #0
 8006056:	f040 84e7 	bne.w	8006a28 <_svfprintf_r+0xd18>
 800605a:	f000 bdfd 	b.w	8006c58 <_svfprintf_r+0xf48>
 800605e:	b10a      	cbz	r2, 8006064 <_svfprintf_r+0x354>
 8006060:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8006064:	f015 0f20 	tst.w	r5, #32
 8006068:	f107 0304 	add.w	r3, r7, #4
 800606c:	d007      	beq.n	800607e <_svfprintf_r+0x36e>
 800606e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006070:	683a      	ldr	r2, [r7, #0]
 8006072:	17ce      	asrs	r6, r1, #31
 8006074:	4608      	mov	r0, r1
 8006076:	4631      	mov	r1, r6
 8006078:	e9c2 0100 	strd	r0, r1, [r2]
 800607c:	e00b      	b.n	8006096 <_svfprintf_r+0x386>
 800607e:	06e9      	lsls	r1, r5, #27
 8006080:	d406      	bmi.n	8006090 <_svfprintf_r+0x380>
 8006082:	066a      	lsls	r2, r5, #25
 8006084:	d504      	bpl.n	8006090 <_svfprintf_r+0x380>
 8006086:	683a      	ldr	r2, [r7, #0]
 8006088:	f8bd 1028 	ldrh.w	r1, [sp, #40]	; 0x28
 800608c:	8011      	strh	r1, [r2, #0]
 800608e:	e002      	b.n	8006096 <_svfprintf_r+0x386>
 8006090:	683a      	ldr	r2, [r7, #0]
 8006092:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006094:	6011      	str	r1, [r2, #0]
 8006096:	461f      	mov	r7, r3
 8006098:	e670      	b.n	8005d7c <_svfprintf_r+0x6c>
 800609a:	f045 0510 	orr.w	r5, r5, #16
 800609e:	f015 0320 	ands.w	r3, r5, #32
 80060a2:	d009      	beq.n	80060b8 <_svfprintf_r+0x3a8>
 80060a4:	3707      	adds	r7, #7
 80060a6:	f027 0707 	bic.w	r7, r7, #7
 80060aa:	f107 0308 	add.w	r3, r7, #8
 80060ae:	e9d7 6700 	ldrd	r6, r7, [r7]
 80060b2:	9303      	str	r3, [sp, #12]
 80060b4:	2300      	movs	r3, #0
 80060b6:	e07b      	b.n	80061b0 <_svfprintf_r+0x4a0>
 80060b8:	1d3a      	adds	r2, r7, #4
 80060ba:	f015 0110 	ands.w	r1, r5, #16
 80060be:	9203      	str	r2, [sp, #12]
 80060c0:	d105      	bne.n	80060ce <_svfprintf_r+0x3be>
 80060c2:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 80060c6:	d002      	beq.n	80060ce <_svfprintf_r+0x3be>
 80060c8:	883e      	ldrh	r6, [r7, #0]
 80060ca:	2700      	movs	r7, #0
 80060cc:	e7f2      	b.n	80060b4 <_svfprintf_r+0x3a4>
 80060ce:	683e      	ldr	r6, [r7, #0]
 80060d0:	2700      	movs	r7, #0
 80060d2:	e06d      	b.n	80061b0 <_svfprintf_r+0x4a0>
 80060d4:	1d3b      	adds	r3, r7, #4
 80060d6:	9303      	str	r3, [sp, #12]
 80060d8:	2330      	movs	r3, #48	; 0x30
 80060da:	2278      	movs	r2, #120	; 0x78
 80060dc:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 80060e0:	4b81      	ldr	r3, [pc, #516]	; (80062e8 <_svfprintf_r+0x5d8>)
 80060e2:	683e      	ldr	r6, [r7, #0]
 80060e4:	9311      	str	r3, [sp, #68]	; 0x44
 80060e6:	2700      	movs	r7, #0
 80060e8:	f045 0502 	orr.w	r5, r5, #2
 80060ec:	f88d 2061 	strb.w	r2, [sp, #97]	; 0x61
 80060f0:	2302      	movs	r3, #2
 80060f2:	9202      	str	r2, [sp, #8]
 80060f4:	e05c      	b.n	80061b0 <_svfprintf_r+0x4a0>
 80060f6:	2600      	movs	r6, #0
 80060f8:	1d3b      	adds	r3, r7, #4
 80060fa:	45b1      	cmp	r9, r6
 80060fc:	9303      	str	r3, [sp, #12]
 80060fe:	f8d7 8000 	ldr.w	r8, [r7]
 8006102:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8006106:	db0a      	blt.n	800611e <_svfprintf_r+0x40e>
 8006108:	464a      	mov	r2, r9
 800610a:	4631      	mov	r1, r6
 800610c:	4640      	mov	r0, r8
 800610e:	f7fa f87f 	bl	8000210 <memchr>
 8006112:	2800      	cmp	r0, #0
 8006114:	f000 80ea 	beq.w	80062ec <_svfprintf_r+0x5dc>
 8006118:	ebc8 0900 	rsb	r9, r8, r0
 800611c:	e0e7      	b.n	80062ee <_svfprintf_r+0x5de>
 800611e:	4640      	mov	r0, r8
 8006120:	f7fa f8c6 	bl	80002b0 <strlen>
 8006124:	4681      	mov	r9, r0
 8006126:	e0e2      	b.n	80062ee <_svfprintf_r+0x5de>
 8006128:	f045 0510 	orr.w	r5, r5, #16
 800612c:	06ae      	lsls	r6, r5, #26
 800612e:	d508      	bpl.n	8006142 <_svfprintf_r+0x432>
 8006130:	3707      	adds	r7, #7
 8006132:	f027 0707 	bic.w	r7, r7, #7
 8006136:	f107 0308 	add.w	r3, r7, #8
 800613a:	9303      	str	r3, [sp, #12]
 800613c:	e9d7 6700 	ldrd	r6, r7, [r7]
 8006140:	e00a      	b.n	8006158 <_svfprintf_r+0x448>
 8006142:	1d3b      	adds	r3, r7, #4
 8006144:	f015 0f10 	tst.w	r5, #16
 8006148:	9303      	str	r3, [sp, #12]
 800614a:	d103      	bne.n	8006154 <_svfprintf_r+0x444>
 800614c:	0668      	lsls	r0, r5, #25
 800614e:	d501      	bpl.n	8006154 <_svfprintf_r+0x444>
 8006150:	883e      	ldrh	r6, [r7, #0]
 8006152:	e000      	b.n	8006156 <_svfprintf_r+0x446>
 8006154:	683e      	ldr	r6, [r7, #0]
 8006156:	2700      	movs	r7, #0
 8006158:	2301      	movs	r3, #1
 800615a:	e029      	b.n	80061b0 <_svfprintf_r+0x4a0>
 800615c:	b10a      	cbz	r2, 8006162 <_svfprintf_r+0x452>
 800615e:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8006162:	4b61      	ldr	r3, [pc, #388]	; (80062e8 <_svfprintf_r+0x5d8>)
 8006164:	9311      	str	r3, [sp, #68]	; 0x44
 8006166:	06a9      	lsls	r1, r5, #26
 8006168:	d508      	bpl.n	800617c <_svfprintf_r+0x46c>
 800616a:	3707      	adds	r7, #7
 800616c:	f027 0707 	bic.w	r7, r7, #7
 8006170:	f107 0308 	add.w	r3, r7, #8
 8006174:	9303      	str	r3, [sp, #12]
 8006176:	e9d7 6700 	ldrd	r6, r7, [r7]
 800617a:	e00a      	b.n	8006192 <_svfprintf_r+0x482>
 800617c:	1d3b      	adds	r3, r7, #4
 800617e:	f015 0f10 	tst.w	r5, #16
 8006182:	9303      	str	r3, [sp, #12]
 8006184:	d103      	bne.n	800618e <_svfprintf_r+0x47e>
 8006186:	066a      	lsls	r2, r5, #25
 8006188:	d501      	bpl.n	800618e <_svfprintf_r+0x47e>
 800618a:	883e      	ldrh	r6, [r7, #0]
 800618c:	e000      	b.n	8006190 <_svfprintf_r+0x480>
 800618e:	683e      	ldr	r6, [r7, #0]
 8006190:	2700      	movs	r7, #0
 8006192:	07eb      	lsls	r3, r5, #31
 8006194:	d50b      	bpl.n	80061ae <_svfprintf_r+0x49e>
 8006196:	ea56 0307 	orrs.w	r3, r6, r7
 800619a:	d008      	beq.n	80061ae <_svfprintf_r+0x49e>
 800619c:	2330      	movs	r3, #48	; 0x30
 800619e:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 80061a2:	f89d 3008 	ldrb.w	r3, [sp, #8]
 80061a6:	f88d 3061 	strb.w	r3, [sp, #97]	; 0x61
 80061aa:	f045 0502 	orr.w	r5, r5, #2
 80061ae:	2302      	movs	r3, #2
 80061b0:	2200      	movs	r2, #0
 80061b2:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80061b6:	e000      	b.n	80061ba <_svfprintf_r+0x4aa>
 80061b8:	2301      	movs	r3, #1
 80061ba:	f1b9 0f00 	cmp.w	r9, #0
 80061be:	f2c0 855c 	blt.w	8006c7a <_svfprintf_r+0xf6a>
 80061c2:	ea56 0207 	orrs.w	r2, r6, r7
 80061c6:	f025 0180 	bic.w	r1, r5, #128	; 0x80
 80061ca:	d103      	bne.n	80061d4 <_svfprintf_r+0x4c4>
 80061cc:	f1b9 0f00 	cmp.w	r9, #0
 80061d0:	d05f      	beq.n	8006292 <_svfprintf_r+0x582>
 80061d2:	e006      	b.n	80061e2 <_svfprintf_r+0x4d2>
 80061d4:	460d      	mov	r5, r1
 80061d6:	2b01      	cmp	r3, #1
 80061d8:	d025      	beq.n	8006226 <_svfprintf_r+0x516>
 80061da:	2b02      	cmp	r3, #2
 80061dc:	d046      	beq.n	800626c <_svfprintf_r+0x55c>
 80061de:	4629      	mov	r1, r5
 80061e0:	e007      	b.n	80061f2 <_svfprintf_r+0x4e2>
 80061e2:	460d      	mov	r5, r1
 80061e4:	2b01      	cmp	r3, #1
 80061e6:	d022      	beq.n	800622e <_svfprintf_r+0x51e>
 80061e8:	2b02      	cmp	r3, #2
 80061ea:	d03d      	beq.n	8006268 <_svfprintf_r+0x558>
 80061ec:	4629      	mov	r1, r5
 80061ee:	2600      	movs	r6, #0
 80061f0:	2700      	movs	r7, #0
 80061f2:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 80061f6:	08f2      	lsrs	r2, r6, #3
 80061f8:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 80061fc:	08f8      	lsrs	r0, r7, #3
 80061fe:	f006 0307 	and.w	r3, r6, #7
 8006202:	4607      	mov	r7, r0
 8006204:	4616      	mov	r6, r2
 8006206:	3330      	adds	r3, #48	; 0x30
 8006208:	ea56 0207 	orrs.w	r2, r6, r7
 800620c:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8006210:	d1f1      	bne.n	80061f6 <_svfprintf_r+0x4e6>
 8006212:	07e8      	lsls	r0, r5, #31
 8006214:	d548      	bpl.n	80062a8 <_svfprintf_r+0x598>
 8006216:	2b30      	cmp	r3, #48	; 0x30
 8006218:	d046      	beq.n	80062a8 <_svfprintf_r+0x598>
 800621a:	2330      	movs	r3, #48	; 0x30
 800621c:	f808 3c01 	strb.w	r3, [r8, #-1]
 8006220:	f108 38ff 	add.w	r8, r8, #4294967295
 8006224:	e040      	b.n	80062a8 <_svfprintf_r+0x598>
 8006226:	2f00      	cmp	r7, #0
 8006228:	bf08      	it	eq
 800622a:	2e0a      	cmpeq	r6, #10
 800622c:	d205      	bcs.n	800623a <_svfprintf_r+0x52a>
 800622e:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 8006232:	3630      	adds	r6, #48	; 0x30
 8006234:	f808 6d41 	strb.w	r6, [r8, #-65]!
 8006238:	e029      	b.n	800628e <_svfprintf_r+0x57e>
 800623a:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 800623e:	4630      	mov	r0, r6
 8006240:	4639      	mov	r1, r7
 8006242:	220a      	movs	r2, #10
 8006244:	2300      	movs	r3, #0
 8006246:	f7fa fd1b 	bl	8000c80 <__aeabi_uldivmod>
 800624a:	3230      	adds	r2, #48	; 0x30
 800624c:	f808 2d01 	strb.w	r2, [r8, #-1]!
 8006250:	2300      	movs	r3, #0
 8006252:	4630      	mov	r0, r6
 8006254:	4639      	mov	r1, r7
 8006256:	220a      	movs	r2, #10
 8006258:	f7fa fd12 	bl	8000c80 <__aeabi_uldivmod>
 800625c:	4606      	mov	r6, r0
 800625e:	460f      	mov	r7, r1
 8006260:	ea56 0307 	orrs.w	r3, r6, r7
 8006264:	d1eb      	bne.n	800623e <_svfprintf_r+0x52e>
 8006266:	e012      	b.n	800628e <_svfprintf_r+0x57e>
 8006268:	2600      	movs	r6, #0
 800626a:	2700      	movs	r7, #0
 800626c:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8006270:	f006 030f 	and.w	r3, r6, #15
 8006274:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006276:	5cd3      	ldrb	r3, [r2, r3]
 8006278:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800627c:	0933      	lsrs	r3, r6, #4
 800627e:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8006282:	093a      	lsrs	r2, r7, #4
 8006284:	461e      	mov	r6, r3
 8006286:	4617      	mov	r7, r2
 8006288:	ea56 0307 	orrs.w	r3, r6, r7
 800628c:	d1f0      	bne.n	8006270 <_svfprintf_r+0x560>
 800628e:	4629      	mov	r1, r5
 8006290:	e00a      	b.n	80062a8 <_svfprintf_r+0x598>
 8006292:	b93b      	cbnz	r3, 80062a4 <_svfprintf_r+0x594>
 8006294:	07ea      	lsls	r2, r5, #31
 8006296:	d505      	bpl.n	80062a4 <_svfprintf_r+0x594>
 8006298:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 800629c:	2330      	movs	r3, #48	; 0x30
 800629e:	f808 3d41 	strb.w	r3, [r8, #-65]!
 80062a2:	e001      	b.n	80062a8 <_svfprintf_r+0x598>
 80062a4:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 80062a8:	464e      	mov	r6, r9
 80062aa:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 80062ae:	ebc8 0909 	rsb	r9, r8, r9
 80062b2:	460d      	mov	r5, r1
 80062b4:	2700      	movs	r7, #0
 80062b6:	e01b      	b.n	80062f0 <_svfprintf_r+0x5e0>
 80062b8:	b10a      	cbz	r2, 80062be <_svfprintf_r+0x5ae>
 80062ba:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 80062be:	9b02      	ldr	r3, [sp, #8]
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	f000 83a0 	beq.w	8006a06 <_svfprintf_r+0xcf6>
 80062c6:	f89d 3008 	ldrb.w	r3, [sp, #8]
 80062ca:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 80062ce:	2600      	movs	r6, #0
 80062d0:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 80062d4:	9703      	str	r7, [sp, #12]
 80062d6:	f04f 0901 	mov.w	r9, #1
 80062da:	4637      	mov	r7, r6
 80062dc:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 80062e0:	e006      	b.n	80062f0 <_svfprintf_r+0x5e0>
 80062e2:	bf00      	nop
 80062e4:	7fefffff 	.word	0x7fefffff
 80062e8:	08008f09 	.word	0x08008f09
 80062ec:	4606      	mov	r6, r0
 80062ee:	4637      	mov	r7, r6
 80062f0:	454e      	cmp	r6, r9
 80062f2:	4633      	mov	r3, r6
 80062f4:	bfb8      	it	lt
 80062f6:	464b      	movlt	r3, r9
 80062f8:	930b      	str	r3, [sp, #44]	; 0x2c
 80062fa:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 80062fe:	b113      	cbz	r3, 8006306 <_svfprintf_r+0x5f6>
 8006300:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006302:	3301      	adds	r3, #1
 8006304:	930b      	str	r3, [sp, #44]	; 0x2c
 8006306:	f015 0302 	ands.w	r3, r5, #2
 800630a:	9314      	str	r3, [sp, #80]	; 0x50
 800630c:	bf1e      	ittt	ne
 800630e:	9b0b      	ldrne	r3, [sp, #44]	; 0x2c
 8006310:	3302      	addne	r3, #2
 8006312:	930b      	strne	r3, [sp, #44]	; 0x2c
 8006314:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 8006318:	9315      	str	r3, [sp, #84]	; 0x54
 800631a:	d139      	bne.n	8006390 <_svfprintf_r+0x680>
 800631c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800631e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006320:	1a9b      	subs	r3, r3, r2
 8006322:	2b00      	cmp	r3, #0
 8006324:	930c      	str	r3, [sp, #48]	; 0x30
 8006326:	dd33      	ble.n	8006390 <_svfprintf_r+0x680>
 8006328:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800632a:	2b10      	cmp	r3, #16
 800632c:	4ba6      	ldr	r3, [pc, #664]	; (80065c8 <_svfprintf_r+0x8b8>)
 800632e:	6023      	str	r3, [r4, #0]
 8006330:	dd18      	ble.n	8006364 <_svfprintf_r+0x654>
 8006332:	2310      	movs	r3, #16
 8006334:	6063      	str	r3, [r4, #4]
 8006336:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006338:	3310      	adds	r3, #16
 800633a:	9321      	str	r3, [sp, #132]	; 0x84
 800633c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800633e:	3301      	adds	r3, #1
 8006340:	2b07      	cmp	r3, #7
 8006342:	9320      	str	r3, [sp, #128]	; 0x80
 8006344:	dc01      	bgt.n	800634a <_svfprintf_r+0x63a>
 8006346:	3408      	adds	r4, #8
 8006348:	e008      	b.n	800635c <_svfprintf_r+0x64c>
 800634a:	aa1f      	add	r2, sp, #124	; 0x7c
 800634c:	4659      	mov	r1, fp
 800634e:	4650      	mov	r0, sl
 8006350:	f001 fff2 	bl	8008338 <__ssprint_r>
 8006354:	2800      	cmp	r0, #0
 8006356:	f040 835d 	bne.w	8006a14 <_svfprintf_r+0xd04>
 800635a:	ac2c      	add	r4, sp, #176	; 0xb0
 800635c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800635e:	3b10      	subs	r3, #16
 8006360:	930c      	str	r3, [sp, #48]	; 0x30
 8006362:	e7e1      	b.n	8006328 <_svfprintf_r+0x618>
 8006364:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006366:	6063      	str	r3, [r4, #4]
 8006368:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800636a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800636c:	4413      	add	r3, r2
 800636e:	9321      	str	r3, [sp, #132]	; 0x84
 8006370:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006372:	3301      	adds	r3, #1
 8006374:	2b07      	cmp	r3, #7
 8006376:	9320      	str	r3, [sp, #128]	; 0x80
 8006378:	dc01      	bgt.n	800637e <_svfprintf_r+0x66e>
 800637a:	3408      	adds	r4, #8
 800637c:	e008      	b.n	8006390 <_svfprintf_r+0x680>
 800637e:	aa1f      	add	r2, sp, #124	; 0x7c
 8006380:	4659      	mov	r1, fp
 8006382:	4650      	mov	r0, sl
 8006384:	f001 ffd8 	bl	8008338 <__ssprint_r>
 8006388:	2800      	cmp	r0, #0
 800638a:	f040 8343 	bne.w	8006a14 <_svfprintf_r+0xd04>
 800638e:	ac2c      	add	r4, sp, #176	; 0xb0
 8006390:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 8006394:	b1bb      	cbz	r3, 80063c6 <_svfprintf_r+0x6b6>
 8006396:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
 800639a:	6023      	str	r3, [r4, #0]
 800639c:	2301      	movs	r3, #1
 800639e:	6063      	str	r3, [r4, #4]
 80063a0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80063a2:	3301      	adds	r3, #1
 80063a4:	9321      	str	r3, [sp, #132]	; 0x84
 80063a6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80063a8:	3301      	adds	r3, #1
 80063aa:	2b07      	cmp	r3, #7
 80063ac:	9320      	str	r3, [sp, #128]	; 0x80
 80063ae:	dc01      	bgt.n	80063b4 <_svfprintf_r+0x6a4>
 80063b0:	3408      	adds	r4, #8
 80063b2:	e008      	b.n	80063c6 <_svfprintf_r+0x6b6>
 80063b4:	aa1f      	add	r2, sp, #124	; 0x7c
 80063b6:	4659      	mov	r1, fp
 80063b8:	4650      	mov	r0, sl
 80063ba:	f001 ffbd 	bl	8008338 <__ssprint_r>
 80063be:	2800      	cmp	r0, #0
 80063c0:	f040 8328 	bne.w	8006a14 <_svfprintf_r+0xd04>
 80063c4:	ac2c      	add	r4, sp, #176	; 0xb0
 80063c6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80063c8:	b1b3      	cbz	r3, 80063f8 <_svfprintf_r+0x6e8>
 80063ca:	ab18      	add	r3, sp, #96	; 0x60
 80063cc:	6023      	str	r3, [r4, #0]
 80063ce:	2302      	movs	r3, #2
 80063d0:	6063      	str	r3, [r4, #4]
 80063d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80063d4:	3302      	adds	r3, #2
 80063d6:	9321      	str	r3, [sp, #132]	; 0x84
 80063d8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80063da:	3301      	adds	r3, #1
 80063dc:	2b07      	cmp	r3, #7
 80063de:	9320      	str	r3, [sp, #128]	; 0x80
 80063e0:	dc01      	bgt.n	80063e6 <_svfprintf_r+0x6d6>
 80063e2:	3408      	adds	r4, #8
 80063e4:	e008      	b.n	80063f8 <_svfprintf_r+0x6e8>
 80063e6:	aa1f      	add	r2, sp, #124	; 0x7c
 80063e8:	4659      	mov	r1, fp
 80063ea:	4650      	mov	r0, sl
 80063ec:	f001 ffa4 	bl	8008338 <__ssprint_r>
 80063f0:	2800      	cmp	r0, #0
 80063f2:	f040 830f 	bne.w	8006a14 <_svfprintf_r+0xd04>
 80063f6:	ac2c      	add	r4, sp, #176	; 0xb0
 80063f8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80063fa:	2b80      	cmp	r3, #128	; 0x80
 80063fc:	d135      	bne.n	800646a <_svfprintf_r+0x75a>
 80063fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006400:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006402:	1a9b      	subs	r3, r3, r2
 8006404:	2b00      	cmp	r3, #0
 8006406:	dd30      	ble.n	800646a <_svfprintf_r+0x75a>
 8006408:	4a70      	ldr	r2, [pc, #448]	; (80065cc <_svfprintf_r+0x8bc>)
 800640a:	6022      	str	r2, [r4, #0]
 800640c:	2b10      	cmp	r3, #16
 800640e:	dd18      	ble.n	8006442 <_svfprintf_r+0x732>
 8006410:	2210      	movs	r2, #16
 8006412:	6062      	str	r2, [r4, #4]
 8006414:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006416:	3210      	adds	r2, #16
 8006418:	9221      	str	r2, [sp, #132]	; 0x84
 800641a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800641c:	3201      	adds	r2, #1
 800641e:	2a07      	cmp	r2, #7
 8006420:	9220      	str	r2, [sp, #128]	; 0x80
 8006422:	dc01      	bgt.n	8006428 <_svfprintf_r+0x718>
 8006424:	3408      	adds	r4, #8
 8006426:	e00a      	b.n	800643e <_svfprintf_r+0x72e>
 8006428:	aa1f      	add	r2, sp, #124	; 0x7c
 800642a:	4659      	mov	r1, fp
 800642c:	4650      	mov	r0, sl
 800642e:	930c      	str	r3, [sp, #48]	; 0x30
 8006430:	f001 ff82 	bl	8008338 <__ssprint_r>
 8006434:	2800      	cmp	r0, #0
 8006436:	f040 82ed 	bne.w	8006a14 <_svfprintf_r+0xd04>
 800643a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800643c:	ac2c      	add	r4, sp, #176	; 0xb0
 800643e:	3b10      	subs	r3, #16
 8006440:	e7e2      	b.n	8006408 <_svfprintf_r+0x6f8>
 8006442:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006444:	6063      	str	r3, [r4, #4]
 8006446:	4413      	add	r3, r2
 8006448:	9321      	str	r3, [sp, #132]	; 0x84
 800644a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800644c:	3301      	adds	r3, #1
 800644e:	2b07      	cmp	r3, #7
 8006450:	9320      	str	r3, [sp, #128]	; 0x80
 8006452:	dc01      	bgt.n	8006458 <_svfprintf_r+0x748>
 8006454:	3408      	adds	r4, #8
 8006456:	e008      	b.n	800646a <_svfprintf_r+0x75a>
 8006458:	aa1f      	add	r2, sp, #124	; 0x7c
 800645a:	4659      	mov	r1, fp
 800645c:	4650      	mov	r0, sl
 800645e:	f001 ff6b 	bl	8008338 <__ssprint_r>
 8006462:	2800      	cmp	r0, #0
 8006464:	f040 82d6 	bne.w	8006a14 <_svfprintf_r+0xd04>
 8006468:	ac2c      	add	r4, sp, #176	; 0xb0
 800646a:	ebc9 0606 	rsb	r6, r9, r6
 800646e:	2e00      	cmp	r6, #0
 8006470:	dd2e      	ble.n	80064d0 <_svfprintf_r+0x7c0>
 8006472:	4b56      	ldr	r3, [pc, #344]	; (80065cc <_svfprintf_r+0x8bc>)
 8006474:	6023      	str	r3, [r4, #0]
 8006476:	2e10      	cmp	r6, #16
 8006478:	dd16      	ble.n	80064a8 <_svfprintf_r+0x798>
 800647a:	2310      	movs	r3, #16
 800647c:	6063      	str	r3, [r4, #4]
 800647e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006480:	3310      	adds	r3, #16
 8006482:	9321      	str	r3, [sp, #132]	; 0x84
 8006484:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006486:	3301      	adds	r3, #1
 8006488:	2b07      	cmp	r3, #7
 800648a:	9320      	str	r3, [sp, #128]	; 0x80
 800648c:	dc01      	bgt.n	8006492 <_svfprintf_r+0x782>
 800648e:	3408      	adds	r4, #8
 8006490:	e008      	b.n	80064a4 <_svfprintf_r+0x794>
 8006492:	aa1f      	add	r2, sp, #124	; 0x7c
 8006494:	4659      	mov	r1, fp
 8006496:	4650      	mov	r0, sl
 8006498:	f001 ff4e 	bl	8008338 <__ssprint_r>
 800649c:	2800      	cmp	r0, #0
 800649e:	f040 82b9 	bne.w	8006a14 <_svfprintf_r+0xd04>
 80064a2:	ac2c      	add	r4, sp, #176	; 0xb0
 80064a4:	3e10      	subs	r6, #16
 80064a6:	e7e4      	b.n	8006472 <_svfprintf_r+0x762>
 80064a8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80064aa:	9821      	ldr	r0, [sp, #132]	; 0x84
 80064ac:	6066      	str	r6, [r4, #4]
 80064ae:	3301      	adds	r3, #1
 80064b0:	4406      	add	r6, r0
 80064b2:	2b07      	cmp	r3, #7
 80064b4:	9621      	str	r6, [sp, #132]	; 0x84
 80064b6:	9320      	str	r3, [sp, #128]	; 0x80
 80064b8:	dc01      	bgt.n	80064be <_svfprintf_r+0x7ae>
 80064ba:	3408      	adds	r4, #8
 80064bc:	e008      	b.n	80064d0 <_svfprintf_r+0x7c0>
 80064be:	aa1f      	add	r2, sp, #124	; 0x7c
 80064c0:	4659      	mov	r1, fp
 80064c2:	4650      	mov	r0, sl
 80064c4:	f001 ff38 	bl	8008338 <__ssprint_r>
 80064c8:	2800      	cmp	r0, #0
 80064ca:	f040 82a3 	bne.w	8006a14 <_svfprintf_r+0xd04>
 80064ce:	ac2c      	add	r4, sp, #176	; 0xb0
 80064d0:	05eb      	lsls	r3, r5, #23
 80064d2:	d414      	bmi.n	80064fe <_svfprintf_r+0x7ee>
 80064d4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80064d6:	e884 0300 	stmia.w	r4, {r8, r9}
 80064da:	444b      	add	r3, r9
 80064dc:	9321      	str	r3, [sp, #132]	; 0x84
 80064de:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80064e0:	3301      	adds	r3, #1
 80064e2:	2b07      	cmp	r3, #7
 80064e4:	9320      	str	r3, [sp, #128]	; 0x80
 80064e6:	f340 8244 	ble.w	8006972 <_svfprintf_r+0xc62>
 80064ea:	aa1f      	add	r2, sp, #124	; 0x7c
 80064ec:	4659      	mov	r1, fp
 80064ee:	4650      	mov	r0, sl
 80064f0:	f001 ff22 	bl	8008338 <__ssprint_r>
 80064f4:	2800      	cmp	r0, #0
 80064f6:	f040 828d 	bne.w	8006a14 <_svfprintf_r+0xd04>
 80064fa:	ac2c      	add	r4, sp, #176	; 0xb0
 80064fc:	e23a      	b.n	8006974 <_svfprintf_r+0xc64>
 80064fe:	9b02      	ldr	r3, [sp, #8]
 8006500:	2b65      	cmp	r3, #101	; 0x65
 8006502:	f340 81ad 	ble.w	8006860 <_svfprintf_r+0xb50>
 8006506:	2200      	movs	r2, #0
 8006508:	2300      	movs	r3, #0
 800650a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800650e:	f7fa faf7 	bl	8000b00 <__aeabi_dcmpeq>
 8006512:	2800      	cmp	r0, #0
 8006514:	d05e      	beq.n	80065d4 <_svfprintf_r+0x8c4>
 8006516:	4b2e      	ldr	r3, [pc, #184]	; (80065d0 <_svfprintf_r+0x8c0>)
 8006518:	6023      	str	r3, [r4, #0]
 800651a:	2301      	movs	r3, #1
 800651c:	6063      	str	r3, [r4, #4]
 800651e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006520:	3301      	adds	r3, #1
 8006522:	9321      	str	r3, [sp, #132]	; 0x84
 8006524:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006526:	3301      	adds	r3, #1
 8006528:	2b07      	cmp	r3, #7
 800652a:	9320      	str	r3, [sp, #128]	; 0x80
 800652c:	dc01      	bgt.n	8006532 <_svfprintf_r+0x822>
 800652e:	3408      	adds	r4, #8
 8006530:	e008      	b.n	8006544 <_svfprintf_r+0x834>
 8006532:	aa1f      	add	r2, sp, #124	; 0x7c
 8006534:	4659      	mov	r1, fp
 8006536:	4650      	mov	r0, sl
 8006538:	f001 fefe 	bl	8008338 <__ssprint_r>
 800653c:	2800      	cmp	r0, #0
 800653e:	f040 8269 	bne.w	8006a14 <_svfprintf_r+0xd04>
 8006542:	ac2c      	add	r4, sp, #176	; 0xb0
 8006544:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006546:	9a04      	ldr	r2, [sp, #16]
 8006548:	4293      	cmp	r3, r2
 800654a:	db02      	blt.n	8006552 <_svfprintf_r+0x842>
 800654c:	07ee      	lsls	r6, r5, #31
 800654e:	f140 8211 	bpl.w	8006974 <_svfprintf_r+0xc64>
 8006552:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006554:	6023      	str	r3, [r4, #0]
 8006556:	9b08      	ldr	r3, [sp, #32]
 8006558:	6063      	str	r3, [r4, #4]
 800655a:	9a08      	ldr	r2, [sp, #32]
 800655c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800655e:	4413      	add	r3, r2
 8006560:	9321      	str	r3, [sp, #132]	; 0x84
 8006562:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006564:	3301      	adds	r3, #1
 8006566:	2b07      	cmp	r3, #7
 8006568:	9320      	str	r3, [sp, #128]	; 0x80
 800656a:	dc01      	bgt.n	8006570 <_svfprintf_r+0x860>
 800656c:	3408      	adds	r4, #8
 800656e:	e008      	b.n	8006582 <_svfprintf_r+0x872>
 8006570:	aa1f      	add	r2, sp, #124	; 0x7c
 8006572:	4659      	mov	r1, fp
 8006574:	4650      	mov	r0, sl
 8006576:	f001 fedf 	bl	8008338 <__ssprint_r>
 800657a:	2800      	cmp	r0, #0
 800657c:	f040 824a 	bne.w	8006a14 <_svfprintf_r+0xd04>
 8006580:	ac2c      	add	r4, sp, #176	; 0xb0
 8006582:	9b04      	ldr	r3, [sp, #16]
 8006584:	1e5e      	subs	r6, r3, #1
 8006586:	2e00      	cmp	r6, #0
 8006588:	f340 81f4 	ble.w	8006974 <_svfprintf_r+0xc64>
 800658c:	4f0f      	ldr	r7, [pc, #60]	; (80065cc <_svfprintf_r+0x8bc>)
 800658e:	f04f 0810 	mov.w	r8, #16
 8006592:	2e10      	cmp	r6, #16
 8006594:	f340 8159 	ble.w	800684a <_svfprintf_r+0xb3a>
 8006598:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800659a:	3310      	adds	r3, #16
 800659c:	9321      	str	r3, [sp, #132]	; 0x84
 800659e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80065a0:	3301      	adds	r3, #1
 80065a2:	2b07      	cmp	r3, #7
 80065a4:	e884 0180 	stmia.w	r4, {r7, r8}
 80065a8:	9320      	str	r3, [sp, #128]	; 0x80
 80065aa:	dc01      	bgt.n	80065b0 <_svfprintf_r+0x8a0>
 80065ac:	3408      	adds	r4, #8
 80065ae:	e008      	b.n	80065c2 <_svfprintf_r+0x8b2>
 80065b0:	aa1f      	add	r2, sp, #124	; 0x7c
 80065b2:	4659      	mov	r1, fp
 80065b4:	4650      	mov	r0, sl
 80065b6:	f001 febf 	bl	8008338 <__ssprint_r>
 80065ba:	2800      	cmp	r0, #0
 80065bc:	f040 822a 	bne.w	8006a14 <_svfprintf_r+0xd04>
 80065c0:	ac2c      	add	r4, sp, #176	; 0xb0
 80065c2:	3e10      	subs	r6, #16
 80065c4:	e7e5      	b.n	8006592 <_svfprintf_r+0x882>
 80065c6:	bf00      	nop
 80065c8:	08008f1c 	.word	0x08008f1c
 80065cc:	08008ed8 	.word	0x08008ed8
 80065d0:	08008f1a 	.word	0x08008f1a
 80065d4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	dc7c      	bgt.n	80066d4 <_svfprintf_r+0x9c4>
 80065da:	4b9f      	ldr	r3, [pc, #636]	; (8006858 <_svfprintf_r+0xb48>)
 80065dc:	6023      	str	r3, [r4, #0]
 80065de:	2301      	movs	r3, #1
 80065e0:	6063      	str	r3, [r4, #4]
 80065e2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80065e4:	3301      	adds	r3, #1
 80065e6:	9321      	str	r3, [sp, #132]	; 0x84
 80065e8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80065ea:	3301      	adds	r3, #1
 80065ec:	2b07      	cmp	r3, #7
 80065ee:	9320      	str	r3, [sp, #128]	; 0x80
 80065f0:	dc01      	bgt.n	80065f6 <_svfprintf_r+0x8e6>
 80065f2:	3408      	adds	r4, #8
 80065f4:	e008      	b.n	8006608 <_svfprintf_r+0x8f8>
 80065f6:	aa1f      	add	r2, sp, #124	; 0x7c
 80065f8:	4659      	mov	r1, fp
 80065fa:	4650      	mov	r0, sl
 80065fc:	f001 fe9c 	bl	8008338 <__ssprint_r>
 8006600:	2800      	cmp	r0, #0
 8006602:	f040 8207 	bne.w	8006a14 <_svfprintf_r+0xd04>
 8006606:	ac2c      	add	r4, sp, #176	; 0xb0
 8006608:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800660a:	b923      	cbnz	r3, 8006616 <_svfprintf_r+0x906>
 800660c:	9b04      	ldr	r3, [sp, #16]
 800660e:	b913      	cbnz	r3, 8006616 <_svfprintf_r+0x906>
 8006610:	07e8      	lsls	r0, r5, #31
 8006612:	f140 81af 	bpl.w	8006974 <_svfprintf_r+0xc64>
 8006616:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006618:	6023      	str	r3, [r4, #0]
 800661a:	9b08      	ldr	r3, [sp, #32]
 800661c:	6063      	str	r3, [r4, #4]
 800661e:	9a08      	ldr	r2, [sp, #32]
 8006620:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006622:	4413      	add	r3, r2
 8006624:	9321      	str	r3, [sp, #132]	; 0x84
 8006626:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006628:	3301      	adds	r3, #1
 800662a:	2b07      	cmp	r3, #7
 800662c:	9320      	str	r3, [sp, #128]	; 0x80
 800662e:	dc02      	bgt.n	8006636 <_svfprintf_r+0x926>
 8006630:	f104 0308 	add.w	r3, r4, #8
 8006634:	e008      	b.n	8006648 <_svfprintf_r+0x938>
 8006636:	aa1f      	add	r2, sp, #124	; 0x7c
 8006638:	4659      	mov	r1, fp
 800663a:	4650      	mov	r0, sl
 800663c:	f001 fe7c 	bl	8008338 <__ssprint_r>
 8006640:	2800      	cmp	r0, #0
 8006642:	f040 81e7 	bne.w	8006a14 <_svfprintf_r+0xd04>
 8006646:	ab2c      	add	r3, sp, #176	; 0xb0
 8006648:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800664a:	4276      	negs	r6, r6
 800664c:	2e00      	cmp	r6, #0
 800664e:	dd30      	ble.n	80066b2 <_svfprintf_r+0x9a2>
 8006650:	4f82      	ldr	r7, [pc, #520]	; (800685c <_svfprintf_r+0xb4c>)
 8006652:	2410      	movs	r4, #16
 8006654:	2e10      	cmp	r6, #16
 8006656:	dd16      	ble.n	8006686 <_svfprintf_r+0x976>
 8006658:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800665a:	601f      	str	r7, [r3, #0]
 800665c:	3210      	adds	r2, #16
 800665e:	9221      	str	r2, [sp, #132]	; 0x84
 8006660:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006662:	605c      	str	r4, [r3, #4]
 8006664:	3201      	adds	r2, #1
 8006666:	2a07      	cmp	r2, #7
 8006668:	9220      	str	r2, [sp, #128]	; 0x80
 800666a:	dc01      	bgt.n	8006670 <_svfprintf_r+0x960>
 800666c:	3308      	adds	r3, #8
 800666e:	e008      	b.n	8006682 <_svfprintf_r+0x972>
 8006670:	aa1f      	add	r2, sp, #124	; 0x7c
 8006672:	4659      	mov	r1, fp
 8006674:	4650      	mov	r0, sl
 8006676:	f001 fe5f 	bl	8008338 <__ssprint_r>
 800667a:	2800      	cmp	r0, #0
 800667c:	f040 81ca 	bne.w	8006a14 <_svfprintf_r+0xd04>
 8006680:	ab2c      	add	r3, sp, #176	; 0xb0
 8006682:	3e10      	subs	r6, #16
 8006684:	e7e6      	b.n	8006654 <_svfprintf_r+0x944>
 8006686:	4a75      	ldr	r2, [pc, #468]	; (800685c <_svfprintf_r+0xb4c>)
 8006688:	e883 0044 	stmia.w	r3, {r2, r6}
 800668c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800668e:	4416      	add	r6, r2
 8006690:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006692:	9621      	str	r6, [sp, #132]	; 0x84
 8006694:	3201      	adds	r2, #1
 8006696:	2a07      	cmp	r2, #7
 8006698:	9220      	str	r2, [sp, #128]	; 0x80
 800669a:	dc01      	bgt.n	80066a0 <_svfprintf_r+0x990>
 800669c:	3308      	adds	r3, #8
 800669e:	e008      	b.n	80066b2 <_svfprintf_r+0x9a2>
 80066a0:	aa1f      	add	r2, sp, #124	; 0x7c
 80066a2:	4659      	mov	r1, fp
 80066a4:	4650      	mov	r0, sl
 80066a6:	f001 fe47 	bl	8008338 <__ssprint_r>
 80066aa:	2800      	cmp	r0, #0
 80066ac:	f040 81b2 	bne.w	8006a14 <_svfprintf_r+0xd04>
 80066b0:	ab2c      	add	r3, sp, #176	; 0xb0
 80066b2:	9a04      	ldr	r2, [sp, #16]
 80066b4:	605a      	str	r2, [r3, #4]
 80066b6:	9904      	ldr	r1, [sp, #16]
 80066b8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80066ba:	f8c3 8000 	str.w	r8, [r3]
 80066be:	440a      	add	r2, r1
 80066c0:	9221      	str	r2, [sp, #132]	; 0x84
 80066c2:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80066c4:	3201      	adds	r2, #1
 80066c6:	2a07      	cmp	r2, #7
 80066c8:	9220      	str	r2, [sp, #128]	; 0x80
 80066ca:	f73f af0e 	bgt.w	80064ea <_svfprintf_r+0x7da>
 80066ce:	f103 0408 	add.w	r4, r3, #8
 80066d2:	e14f      	b.n	8006974 <_svfprintf_r+0xc64>
 80066d4:	9b04      	ldr	r3, [sp, #16]
 80066d6:	42bb      	cmp	r3, r7
 80066d8:	bfa8      	it	ge
 80066da:	463b      	movge	r3, r7
 80066dc:	2b00      	cmp	r3, #0
 80066de:	461e      	mov	r6, r3
 80066e0:	dd15      	ble.n	800670e <_svfprintf_r+0x9fe>
 80066e2:	6063      	str	r3, [r4, #4]
 80066e4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80066e6:	f8c4 8000 	str.w	r8, [r4]
 80066ea:	4433      	add	r3, r6
 80066ec:	9321      	str	r3, [sp, #132]	; 0x84
 80066ee:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80066f0:	3301      	adds	r3, #1
 80066f2:	2b07      	cmp	r3, #7
 80066f4:	9320      	str	r3, [sp, #128]	; 0x80
 80066f6:	dc01      	bgt.n	80066fc <_svfprintf_r+0x9ec>
 80066f8:	3408      	adds	r4, #8
 80066fa:	e008      	b.n	800670e <_svfprintf_r+0x9fe>
 80066fc:	aa1f      	add	r2, sp, #124	; 0x7c
 80066fe:	4659      	mov	r1, fp
 8006700:	4650      	mov	r0, sl
 8006702:	f001 fe19 	bl	8008338 <__ssprint_r>
 8006706:	2800      	cmp	r0, #0
 8006708:	f040 8184 	bne.w	8006a14 <_svfprintf_r+0xd04>
 800670c:	ac2c      	add	r4, sp, #176	; 0xb0
 800670e:	2e00      	cmp	r6, #0
 8006710:	bfac      	ite	ge
 8006712:	1bbe      	subge	r6, r7, r6
 8006714:	463e      	movlt	r6, r7
 8006716:	2e00      	cmp	r6, #0
 8006718:	dd30      	ble.n	800677c <_svfprintf_r+0xa6c>
 800671a:	f04f 0910 	mov.w	r9, #16
 800671e:	4b4f      	ldr	r3, [pc, #316]	; (800685c <_svfprintf_r+0xb4c>)
 8006720:	6023      	str	r3, [r4, #0]
 8006722:	2e10      	cmp	r6, #16
 8006724:	dd16      	ble.n	8006754 <_svfprintf_r+0xa44>
 8006726:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006728:	f8c4 9004 	str.w	r9, [r4, #4]
 800672c:	3310      	adds	r3, #16
 800672e:	9321      	str	r3, [sp, #132]	; 0x84
 8006730:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006732:	3301      	adds	r3, #1
 8006734:	2b07      	cmp	r3, #7
 8006736:	9320      	str	r3, [sp, #128]	; 0x80
 8006738:	dc01      	bgt.n	800673e <_svfprintf_r+0xa2e>
 800673a:	3408      	adds	r4, #8
 800673c:	e008      	b.n	8006750 <_svfprintf_r+0xa40>
 800673e:	aa1f      	add	r2, sp, #124	; 0x7c
 8006740:	4659      	mov	r1, fp
 8006742:	4650      	mov	r0, sl
 8006744:	f001 fdf8 	bl	8008338 <__ssprint_r>
 8006748:	2800      	cmp	r0, #0
 800674a:	f040 8163 	bne.w	8006a14 <_svfprintf_r+0xd04>
 800674e:	ac2c      	add	r4, sp, #176	; 0xb0
 8006750:	3e10      	subs	r6, #16
 8006752:	e7e4      	b.n	800671e <_svfprintf_r+0xa0e>
 8006754:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006756:	6066      	str	r6, [r4, #4]
 8006758:	441e      	add	r6, r3
 800675a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800675c:	9621      	str	r6, [sp, #132]	; 0x84
 800675e:	3301      	adds	r3, #1
 8006760:	2b07      	cmp	r3, #7
 8006762:	9320      	str	r3, [sp, #128]	; 0x80
 8006764:	dc01      	bgt.n	800676a <_svfprintf_r+0xa5a>
 8006766:	3408      	adds	r4, #8
 8006768:	e008      	b.n	800677c <_svfprintf_r+0xa6c>
 800676a:	aa1f      	add	r2, sp, #124	; 0x7c
 800676c:	4659      	mov	r1, fp
 800676e:	4650      	mov	r0, sl
 8006770:	f001 fde2 	bl	8008338 <__ssprint_r>
 8006774:	2800      	cmp	r0, #0
 8006776:	f040 814d 	bne.w	8006a14 <_svfprintf_r+0xd04>
 800677a:	ac2c      	add	r4, sp, #176	; 0xb0
 800677c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800677e:	9a04      	ldr	r2, [sp, #16]
 8006780:	4293      	cmp	r3, r2
 8006782:	4447      	add	r7, r8
 8006784:	db01      	blt.n	800678a <_svfprintf_r+0xa7a>
 8006786:	07e9      	lsls	r1, r5, #31
 8006788:	d517      	bpl.n	80067ba <_svfprintf_r+0xaaa>
 800678a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800678c:	6023      	str	r3, [r4, #0]
 800678e:	9b08      	ldr	r3, [sp, #32]
 8006790:	6063      	str	r3, [r4, #4]
 8006792:	9a08      	ldr	r2, [sp, #32]
 8006794:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006796:	4413      	add	r3, r2
 8006798:	9321      	str	r3, [sp, #132]	; 0x84
 800679a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800679c:	3301      	adds	r3, #1
 800679e:	2b07      	cmp	r3, #7
 80067a0:	9320      	str	r3, [sp, #128]	; 0x80
 80067a2:	dc01      	bgt.n	80067a8 <_svfprintf_r+0xa98>
 80067a4:	3408      	adds	r4, #8
 80067a6:	e008      	b.n	80067ba <_svfprintf_r+0xaaa>
 80067a8:	aa1f      	add	r2, sp, #124	; 0x7c
 80067aa:	4659      	mov	r1, fp
 80067ac:	4650      	mov	r0, sl
 80067ae:	f001 fdc3 	bl	8008338 <__ssprint_r>
 80067b2:	2800      	cmp	r0, #0
 80067b4:	f040 812e 	bne.w	8006a14 <_svfprintf_r+0xd04>
 80067b8:	ac2c      	add	r4, sp, #176	; 0xb0
 80067ba:	9b04      	ldr	r3, [sp, #16]
 80067bc:	9a04      	ldr	r2, [sp, #16]
 80067be:	eb08 0603 	add.w	r6, r8, r3
 80067c2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80067c4:	1bf6      	subs	r6, r6, r7
 80067c6:	1ad3      	subs	r3, r2, r3
 80067c8:	429e      	cmp	r6, r3
 80067ca:	bfa8      	it	ge
 80067cc:	461e      	movge	r6, r3
 80067ce:	2e00      	cmp	r6, #0
 80067d0:	dd14      	ble.n	80067fc <_svfprintf_r+0xaec>
 80067d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80067d4:	6027      	str	r7, [r4, #0]
 80067d6:	4433      	add	r3, r6
 80067d8:	9321      	str	r3, [sp, #132]	; 0x84
 80067da:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80067dc:	6066      	str	r6, [r4, #4]
 80067de:	3301      	adds	r3, #1
 80067e0:	2b07      	cmp	r3, #7
 80067e2:	9320      	str	r3, [sp, #128]	; 0x80
 80067e4:	dc01      	bgt.n	80067ea <_svfprintf_r+0xada>
 80067e6:	3408      	adds	r4, #8
 80067e8:	e008      	b.n	80067fc <_svfprintf_r+0xaec>
 80067ea:	aa1f      	add	r2, sp, #124	; 0x7c
 80067ec:	4659      	mov	r1, fp
 80067ee:	4650      	mov	r0, sl
 80067f0:	f001 fda2 	bl	8008338 <__ssprint_r>
 80067f4:	2800      	cmp	r0, #0
 80067f6:	f040 810d 	bne.w	8006a14 <_svfprintf_r+0xd04>
 80067fa:	ac2c      	add	r4, sp, #176	; 0xb0
 80067fc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80067fe:	9a04      	ldr	r2, [sp, #16]
 8006800:	2e00      	cmp	r6, #0
 8006802:	eba2 0303 	sub.w	r3, r2, r3
 8006806:	bfac      	ite	ge
 8006808:	1b9e      	subge	r6, r3, r6
 800680a:	461e      	movlt	r6, r3
 800680c:	2e00      	cmp	r6, #0
 800680e:	f340 80b1 	ble.w	8006974 <_svfprintf_r+0xc64>
 8006812:	4f12      	ldr	r7, [pc, #72]	; (800685c <_svfprintf_r+0xb4c>)
 8006814:	f04f 0810 	mov.w	r8, #16
 8006818:	2e10      	cmp	r6, #16
 800681a:	dd16      	ble.n	800684a <_svfprintf_r+0xb3a>
 800681c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800681e:	3310      	adds	r3, #16
 8006820:	9321      	str	r3, [sp, #132]	; 0x84
 8006822:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006824:	3301      	adds	r3, #1
 8006826:	2b07      	cmp	r3, #7
 8006828:	e884 0180 	stmia.w	r4, {r7, r8}
 800682c:	9320      	str	r3, [sp, #128]	; 0x80
 800682e:	dc01      	bgt.n	8006834 <_svfprintf_r+0xb24>
 8006830:	3408      	adds	r4, #8
 8006832:	e008      	b.n	8006846 <_svfprintf_r+0xb36>
 8006834:	aa1f      	add	r2, sp, #124	; 0x7c
 8006836:	4659      	mov	r1, fp
 8006838:	4650      	mov	r0, sl
 800683a:	f001 fd7d 	bl	8008338 <__ssprint_r>
 800683e:	2800      	cmp	r0, #0
 8006840:	f040 80e8 	bne.w	8006a14 <_svfprintf_r+0xd04>
 8006844:	ac2c      	add	r4, sp, #176	; 0xb0
 8006846:	3e10      	subs	r6, #16
 8006848:	e7e6      	b.n	8006818 <_svfprintf_r+0xb08>
 800684a:	4b04      	ldr	r3, [pc, #16]	; (800685c <_svfprintf_r+0xb4c>)
 800684c:	e884 0048 	stmia.w	r4, {r3, r6}
 8006850:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006852:	441e      	add	r6, r3
 8006854:	9621      	str	r6, [sp, #132]	; 0x84
 8006856:	e642      	b.n	80064de <_svfprintf_r+0x7ce>
 8006858:	08008f1a 	.word	0x08008f1a
 800685c:	08008ed8 	.word	0x08008ed8
 8006860:	9b04      	ldr	r3, [sp, #16]
 8006862:	2b01      	cmp	r3, #1
 8006864:	dc01      	bgt.n	800686a <_svfprintf_r+0xb5a>
 8006866:	07ea      	lsls	r2, r5, #31
 8006868:	d573      	bpl.n	8006952 <_svfprintf_r+0xc42>
 800686a:	2301      	movs	r3, #1
 800686c:	6063      	str	r3, [r4, #4]
 800686e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006870:	f8c4 8000 	str.w	r8, [r4]
 8006874:	3301      	adds	r3, #1
 8006876:	9321      	str	r3, [sp, #132]	; 0x84
 8006878:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800687a:	3301      	adds	r3, #1
 800687c:	2b07      	cmp	r3, #7
 800687e:	9320      	str	r3, [sp, #128]	; 0x80
 8006880:	dc01      	bgt.n	8006886 <_svfprintf_r+0xb76>
 8006882:	3408      	adds	r4, #8
 8006884:	e008      	b.n	8006898 <_svfprintf_r+0xb88>
 8006886:	aa1f      	add	r2, sp, #124	; 0x7c
 8006888:	4659      	mov	r1, fp
 800688a:	4650      	mov	r0, sl
 800688c:	f001 fd54 	bl	8008338 <__ssprint_r>
 8006890:	2800      	cmp	r0, #0
 8006892:	f040 80bf 	bne.w	8006a14 <_svfprintf_r+0xd04>
 8006896:	ac2c      	add	r4, sp, #176	; 0xb0
 8006898:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800689a:	6023      	str	r3, [r4, #0]
 800689c:	9b08      	ldr	r3, [sp, #32]
 800689e:	6063      	str	r3, [r4, #4]
 80068a0:	9a08      	ldr	r2, [sp, #32]
 80068a2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80068a4:	4413      	add	r3, r2
 80068a6:	9321      	str	r3, [sp, #132]	; 0x84
 80068a8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80068aa:	3301      	adds	r3, #1
 80068ac:	2b07      	cmp	r3, #7
 80068ae:	9320      	str	r3, [sp, #128]	; 0x80
 80068b0:	dc01      	bgt.n	80068b6 <_svfprintf_r+0xba6>
 80068b2:	3408      	adds	r4, #8
 80068b4:	e008      	b.n	80068c8 <_svfprintf_r+0xbb8>
 80068b6:	aa1f      	add	r2, sp, #124	; 0x7c
 80068b8:	4659      	mov	r1, fp
 80068ba:	4650      	mov	r0, sl
 80068bc:	f001 fd3c 	bl	8008338 <__ssprint_r>
 80068c0:	2800      	cmp	r0, #0
 80068c2:	f040 80a7 	bne.w	8006a14 <_svfprintf_r+0xd04>
 80068c6:	ac2c      	add	r4, sp, #176	; 0xb0
 80068c8:	2300      	movs	r3, #0
 80068ca:	2200      	movs	r2, #0
 80068cc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80068d0:	f7fa f916 	bl	8000b00 <__aeabi_dcmpeq>
 80068d4:	9b04      	ldr	r3, [sp, #16]
 80068d6:	1e5e      	subs	r6, r3, #1
 80068d8:	b9b8      	cbnz	r0, 800690a <_svfprintf_r+0xbfa>
 80068da:	f108 0301 	add.w	r3, r8, #1
 80068de:	e884 0048 	stmia.w	r4, {r3, r6}
 80068e2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80068e4:	9a04      	ldr	r2, [sp, #16]
 80068e6:	3b01      	subs	r3, #1
 80068e8:	4413      	add	r3, r2
 80068ea:	9321      	str	r3, [sp, #132]	; 0x84
 80068ec:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80068ee:	3301      	adds	r3, #1
 80068f0:	2b07      	cmp	r3, #7
 80068f2:	9320      	str	r3, [sp, #128]	; 0x80
 80068f4:	dd34      	ble.n	8006960 <_svfprintf_r+0xc50>
 80068f6:	aa1f      	add	r2, sp, #124	; 0x7c
 80068f8:	4659      	mov	r1, fp
 80068fa:	4650      	mov	r0, sl
 80068fc:	f001 fd1c 	bl	8008338 <__ssprint_r>
 8006900:	2800      	cmp	r0, #0
 8006902:	f040 8087 	bne.w	8006a14 <_svfprintf_r+0xd04>
 8006906:	ac2c      	add	r4, sp, #176	; 0xb0
 8006908:	e02b      	b.n	8006962 <_svfprintf_r+0xc52>
 800690a:	2e00      	cmp	r6, #0
 800690c:	dd29      	ble.n	8006962 <_svfprintf_r+0xc52>
 800690e:	4fa7      	ldr	r7, [pc, #668]	; (8006bac <_svfprintf_r+0xe9c>)
 8006910:	f04f 0810 	mov.w	r8, #16
 8006914:	2e10      	cmp	r6, #16
 8006916:	dd15      	ble.n	8006944 <_svfprintf_r+0xc34>
 8006918:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800691a:	3310      	adds	r3, #16
 800691c:	9321      	str	r3, [sp, #132]	; 0x84
 800691e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006920:	3301      	adds	r3, #1
 8006922:	2b07      	cmp	r3, #7
 8006924:	e884 0180 	stmia.w	r4, {r7, r8}
 8006928:	9320      	str	r3, [sp, #128]	; 0x80
 800692a:	dc01      	bgt.n	8006930 <_svfprintf_r+0xc20>
 800692c:	3408      	adds	r4, #8
 800692e:	e007      	b.n	8006940 <_svfprintf_r+0xc30>
 8006930:	aa1f      	add	r2, sp, #124	; 0x7c
 8006932:	4659      	mov	r1, fp
 8006934:	4650      	mov	r0, sl
 8006936:	f001 fcff 	bl	8008338 <__ssprint_r>
 800693a:	2800      	cmp	r0, #0
 800693c:	d16a      	bne.n	8006a14 <_svfprintf_r+0xd04>
 800693e:	ac2c      	add	r4, sp, #176	; 0xb0
 8006940:	3e10      	subs	r6, #16
 8006942:	e7e7      	b.n	8006914 <_svfprintf_r+0xc04>
 8006944:	4b99      	ldr	r3, [pc, #612]	; (8006bac <_svfprintf_r+0xe9c>)
 8006946:	e884 0048 	stmia.w	r4, {r3, r6}
 800694a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800694c:	441e      	add	r6, r3
 800694e:	9621      	str	r6, [sp, #132]	; 0x84
 8006950:	e7cc      	b.n	80068ec <_svfprintf_r+0xbdc>
 8006952:	2301      	movs	r3, #1
 8006954:	6063      	str	r3, [r4, #4]
 8006956:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006958:	f8c4 8000 	str.w	r8, [r4]
 800695c:	3301      	adds	r3, #1
 800695e:	e7c4      	b.n	80068ea <_svfprintf_r+0xbda>
 8006960:	3408      	adds	r4, #8
 8006962:	ab1b      	add	r3, sp, #108	; 0x6c
 8006964:	6023      	str	r3, [r4, #0]
 8006966:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006968:	6063      	str	r3, [r4, #4]
 800696a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800696c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800696e:	4413      	add	r3, r2
 8006970:	e5b4      	b.n	80064dc <_svfprintf_r+0x7cc>
 8006972:	3408      	adds	r4, #8
 8006974:	076b      	lsls	r3, r5, #29
 8006976:	d40b      	bmi.n	8006990 <_svfprintf_r+0xc80>
 8006978:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800697a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800697c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800697e:	428a      	cmp	r2, r1
 8006980:	bfac      	ite	ge
 8006982:	189b      	addge	r3, r3, r2
 8006984:	185b      	addlt	r3, r3, r1
 8006986:	930a      	str	r3, [sp, #40]	; 0x28
 8006988:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800698a:	2b00      	cmp	r3, #0
 800698c:	d035      	beq.n	80069fa <_svfprintf_r+0xcea>
 800698e:	e02e      	b.n	80069ee <_svfprintf_r+0xcde>
 8006990:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006992:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006994:	1a9d      	subs	r5, r3, r2
 8006996:	2d00      	cmp	r5, #0
 8006998:	ddee      	ble.n	8006978 <_svfprintf_r+0xc68>
 800699a:	2610      	movs	r6, #16
 800699c:	4b84      	ldr	r3, [pc, #528]	; (8006bb0 <_svfprintf_r+0xea0>)
 800699e:	6023      	str	r3, [r4, #0]
 80069a0:	2d10      	cmp	r5, #16
 80069a2:	dd13      	ble.n	80069cc <_svfprintf_r+0xcbc>
 80069a4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80069a6:	6066      	str	r6, [r4, #4]
 80069a8:	3310      	adds	r3, #16
 80069aa:	9321      	str	r3, [sp, #132]	; 0x84
 80069ac:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80069ae:	3301      	adds	r3, #1
 80069b0:	2b07      	cmp	r3, #7
 80069b2:	9320      	str	r3, [sp, #128]	; 0x80
 80069b4:	dc01      	bgt.n	80069ba <_svfprintf_r+0xcaa>
 80069b6:	3408      	adds	r4, #8
 80069b8:	e006      	b.n	80069c8 <_svfprintf_r+0xcb8>
 80069ba:	aa1f      	add	r2, sp, #124	; 0x7c
 80069bc:	4659      	mov	r1, fp
 80069be:	4650      	mov	r0, sl
 80069c0:	f001 fcba 	bl	8008338 <__ssprint_r>
 80069c4:	bb30      	cbnz	r0, 8006a14 <_svfprintf_r+0xd04>
 80069c6:	ac2c      	add	r4, sp, #176	; 0xb0
 80069c8:	3d10      	subs	r5, #16
 80069ca:	e7e7      	b.n	800699c <_svfprintf_r+0xc8c>
 80069cc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80069ce:	6065      	str	r5, [r4, #4]
 80069d0:	441d      	add	r5, r3
 80069d2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80069d4:	9521      	str	r5, [sp, #132]	; 0x84
 80069d6:	3301      	adds	r3, #1
 80069d8:	2b07      	cmp	r3, #7
 80069da:	9320      	str	r3, [sp, #128]	; 0x80
 80069dc:	ddcc      	ble.n	8006978 <_svfprintf_r+0xc68>
 80069de:	aa1f      	add	r2, sp, #124	; 0x7c
 80069e0:	4659      	mov	r1, fp
 80069e2:	4650      	mov	r0, sl
 80069e4:	f001 fca8 	bl	8008338 <__ssprint_r>
 80069e8:	2800      	cmp	r0, #0
 80069ea:	d0c5      	beq.n	8006978 <_svfprintf_r+0xc68>
 80069ec:	e012      	b.n	8006a14 <_svfprintf_r+0xd04>
 80069ee:	aa1f      	add	r2, sp, #124	; 0x7c
 80069f0:	4659      	mov	r1, fp
 80069f2:	4650      	mov	r0, sl
 80069f4:	f001 fca0 	bl	8008338 <__ssprint_r>
 80069f8:	b960      	cbnz	r0, 8006a14 <_svfprintf_r+0xd04>
 80069fa:	2300      	movs	r3, #0
 80069fc:	9320      	str	r3, [sp, #128]	; 0x80
 80069fe:	9f03      	ldr	r7, [sp, #12]
 8006a00:	ac2c      	add	r4, sp, #176	; 0xb0
 8006a02:	f7ff b9bb 	b.w	8005d7c <_svfprintf_r+0x6c>
 8006a06:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006a08:	b123      	cbz	r3, 8006a14 <_svfprintf_r+0xd04>
 8006a0a:	aa1f      	add	r2, sp, #124	; 0x7c
 8006a0c:	4659      	mov	r1, fp
 8006a0e:	4650      	mov	r0, sl
 8006a10:	f001 fc92 	bl	8008338 <__ssprint_r>
 8006a14:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8006a18:	f013 0f40 	tst.w	r3, #64	; 0x40
 8006a1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a1e:	bf18      	it	ne
 8006a20:	f04f 33ff 	movne.w	r3, #4294967295
 8006a24:	4618      	mov	r0, r3
 8006a26:	e12e      	b.n	8006c86 <_svfprintf_r+0xf76>
 8006a28:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006a2c:	4610      	mov	r0, r2
 8006a2e:	4619      	mov	r1, r3
 8006a30:	f7fa f898 	bl	8000b64 <__aeabi_dcmpun>
 8006a34:	b160      	cbz	r0, 8006a50 <_svfprintf_r+0xd40>
 8006a36:	4b5f      	ldr	r3, [pc, #380]	; (8006bb4 <_svfprintf_r+0xea4>)
 8006a38:	4a5f      	ldr	r2, [pc, #380]	; (8006bb8 <_svfprintf_r+0xea8>)
 8006a3a:	9902      	ldr	r1, [sp, #8]
 8006a3c:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 8006a40:	2947      	cmp	r1, #71	; 0x47
 8006a42:	bfcc      	ite	gt
 8006a44:	4690      	movgt	r8, r2
 8006a46:	4698      	movle	r8, r3
 8006a48:	f04f 0903 	mov.w	r9, #3
 8006a4c:	2600      	movs	r6, #0
 8006a4e:	e44e      	b.n	80062ee <_svfprintf_r+0x5de>
 8006a50:	f1b9 3fff 	cmp.w	r9, #4294967295
 8006a54:	d00a      	beq.n	8006a6c <_svfprintf_r+0xd5c>
 8006a56:	9b02      	ldr	r3, [sp, #8]
 8006a58:	f023 0320 	bic.w	r3, r3, #32
 8006a5c:	2b47      	cmp	r3, #71	; 0x47
 8006a5e:	d107      	bne.n	8006a70 <_svfprintf_r+0xd60>
 8006a60:	f1b9 0f00 	cmp.w	r9, #0
 8006a64:	bf08      	it	eq
 8006a66:	f04f 0901 	moveq.w	r9, #1
 8006a6a:	e001      	b.n	8006a70 <_svfprintf_r+0xd60>
 8006a6c:	f04f 0906 	mov.w	r9, #6
 8006a70:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 8006a74:	930c      	str	r3, [sp, #48]	; 0x30
 8006a76:	9b07      	ldr	r3, [sp, #28]
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	da07      	bge.n	8006a8c <_svfprintf_r+0xd7c>
 8006a7c:	9b06      	ldr	r3, [sp, #24]
 8006a7e:	930e      	str	r3, [sp, #56]	; 0x38
 8006a80:	9b07      	ldr	r3, [sp, #28]
 8006a82:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8006a86:	930f      	str	r3, [sp, #60]	; 0x3c
 8006a88:	232d      	movs	r3, #45	; 0x2d
 8006a8a:	e004      	b.n	8006a96 <_svfprintf_r+0xd86>
 8006a8c:	ed9d 7b06 	vldr	d7, [sp, #24]
 8006a90:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8006a94:	2300      	movs	r3, #0
 8006a96:	930b      	str	r3, [sp, #44]	; 0x2c
 8006a98:	9b02      	ldr	r3, [sp, #8]
 8006a9a:	f023 0720 	bic.w	r7, r3, #32
 8006a9e:	2f46      	cmp	r7, #70	; 0x46
 8006aa0:	d004      	beq.n	8006aac <_svfprintf_r+0xd9c>
 8006aa2:	2f45      	cmp	r7, #69	; 0x45
 8006aa4:	d105      	bne.n	8006ab2 <_svfprintf_r+0xda2>
 8006aa6:	f109 0601 	add.w	r6, r9, #1
 8006aaa:	e003      	b.n	8006ab4 <_svfprintf_r+0xda4>
 8006aac:	464e      	mov	r6, r9
 8006aae:	2103      	movs	r1, #3
 8006ab0:	e001      	b.n	8006ab6 <_svfprintf_r+0xda6>
 8006ab2:	464e      	mov	r6, r9
 8006ab4:	2102      	movs	r1, #2
 8006ab6:	ab1d      	add	r3, sp, #116	; 0x74
 8006ab8:	9301      	str	r3, [sp, #4]
 8006aba:	ab1a      	add	r3, sp, #104	; 0x68
 8006abc:	9300      	str	r3, [sp, #0]
 8006abe:	4632      	mov	r2, r6
 8006ac0:	ab19      	add	r3, sp, #100	; 0x64
 8006ac2:	ed9d 0b0e 	vldr	d0, [sp, #56]	; 0x38
 8006ac6:	4650      	mov	r0, sl
 8006ac8:	f000 f976 	bl	8006db8 <_dtoa_r>
 8006acc:	2f47      	cmp	r7, #71	; 0x47
 8006ace:	4680      	mov	r8, r0
 8006ad0:	d102      	bne.n	8006ad8 <_svfprintf_r+0xdc8>
 8006ad2:	07eb      	lsls	r3, r5, #31
 8006ad4:	f140 80cd 	bpl.w	8006c72 <_svfprintf_r+0xf62>
 8006ad8:	eb08 0306 	add.w	r3, r8, r6
 8006adc:	2f46      	cmp	r7, #70	; 0x46
 8006ade:	9304      	str	r3, [sp, #16]
 8006ae0:	d111      	bne.n	8006b06 <_svfprintf_r+0xdf6>
 8006ae2:	f898 3000 	ldrb.w	r3, [r8]
 8006ae6:	2b30      	cmp	r3, #48	; 0x30
 8006ae8:	d109      	bne.n	8006afe <_svfprintf_r+0xdee>
 8006aea:	2200      	movs	r2, #0
 8006aec:	2300      	movs	r3, #0
 8006aee:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8006af2:	f7fa f805 	bl	8000b00 <__aeabi_dcmpeq>
 8006af6:	b910      	cbnz	r0, 8006afe <_svfprintf_r+0xdee>
 8006af8:	f1c6 0601 	rsb	r6, r6, #1
 8006afc:	9619      	str	r6, [sp, #100]	; 0x64
 8006afe:	9a04      	ldr	r2, [sp, #16]
 8006b00:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006b02:	441a      	add	r2, r3
 8006b04:	9204      	str	r2, [sp, #16]
 8006b06:	2200      	movs	r2, #0
 8006b08:	2300      	movs	r3, #0
 8006b0a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8006b0e:	f7f9 fff7 	bl	8000b00 <__aeabi_dcmpeq>
 8006b12:	b908      	cbnz	r0, 8006b18 <_svfprintf_r+0xe08>
 8006b14:	2230      	movs	r2, #48	; 0x30
 8006b16:	e002      	b.n	8006b1e <_svfprintf_r+0xe0e>
 8006b18:	9b04      	ldr	r3, [sp, #16]
 8006b1a:	931d      	str	r3, [sp, #116]	; 0x74
 8006b1c:	e007      	b.n	8006b2e <_svfprintf_r+0xe1e>
 8006b1e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006b20:	9904      	ldr	r1, [sp, #16]
 8006b22:	4299      	cmp	r1, r3
 8006b24:	d903      	bls.n	8006b2e <_svfprintf_r+0xe1e>
 8006b26:	1c59      	adds	r1, r3, #1
 8006b28:	911d      	str	r1, [sp, #116]	; 0x74
 8006b2a:	701a      	strb	r2, [r3, #0]
 8006b2c:	e7f7      	b.n	8006b1e <_svfprintf_r+0xe0e>
 8006b2e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006b30:	2f47      	cmp	r7, #71	; 0x47
 8006b32:	ebc8 0303 	rsb	r3, r8, r3
 8006b36:	9304      	str	r3, [sp, #16]
 8006b38:	d108      	bne.n	8006b4c <_svfprintf_r+0xe3c>
 8006b3a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006b3c:	1cdf      	adds	r7, r3, #3
 8006b3e:	db01      	blt.n	8006b44 <_svfprintf_r+0xe34>
 8006b40:	4599      	cmp	r9, r3
 8006b42:	da68      	bge.n	8006c16 <_svfprintf_r+0xf06>
 8006b44:	9b02      	ldr	r3, [sp, #8]
 8006b46:	3b02      	subs	r3, #2
 8006b48:	9302      	str	r3, [sp, #8]
 8006b4a:	e002      	b.n	8006b52 <_svfprintf_r+0xe42>
 8006b4c:	9b02      	ldr	r3, [sp, #8]
 8006b4e:	2b65      	cmp	r3, #101	; 0x65
 8006b50:	dc4a      	bgt.n	8006be8 <_svfprintf_r+0xed8>
 8006b52:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006b54:	f89d 2008 	ldrb.w	r2, [sp, #8]
 8006b58:	f88d 206c 	strb.w	r2, [sp, #108]	; 0x6c
 8006b5c:	3b01      	subs	r3, #1
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	9319      	str	r3, [sp, #100]	; 0x64
 8006b62:	bfba      	itte	lt
 8006b64:	425b      	neglt	r3, r3
 8006b66:	222d      	movlt	r2, #45	; 0x2d
 8006b68:	222b      	movge	r2, #43	; 0x2b
 8006b6a:	2b09      	cmp	r3, #9
 8006b6c:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 8006b70:	dd24      	ble.n	8006bbc <_svfprintf_r+0xeac>
 8006b72:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 8006b76:	200a      	movs	r0, #10
 8006b78:	fb93 f1f0 	sdiv	r1, r3, r0
 8006b7c:	fb00 3311 	mls	r3, r0, r1, r3
 8006b80:	3330      	adds	r3, #48	; 0x30
 8006b82:	2909      	cmp	r1, #9
 8006b84:	f802 3d01 	strb.w	r3, [r2, #-1]!
 8006b88:	460b      	mov	r3, r1
 8006b8a:	dcf5      	bgt.n	8006b78 <_svfprintf_r+0xe68>
 8006b8c:	3330      	adds	r3, #48	; 0x30
 8006b8e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006b92:	1e51      	subs	r1, r2, #1
 8006b94:	f10d 036e 	add.w	r3, sp, #110	; 0x6e
 8006b98:	f10d 007b 	add.w	r0, sp, #123	; 0x7b
 8006b9c:	4281      	cmp	r1, r0
 8006b9e:	461a      	mov	r2, r3
 8006ba0:	d213      	bcs.n	8006bca <_svfprintf_r+0xeba>
 8006ba2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006ba6:	f803 2b01 	strb.w	r2, [r3], #1
 8006baa:	e7f7      	b.n	8006b9c <_svfprintf_r+0xe8c>
 8006bac:	08008ed8 	.word	0x08008ed8
 8006bb0:	08008f1c 	.word	0x08008f1c
 8006bb4:	08008ef0 	.word	0x08008ef0
 8006bb8:	08008ef4 	.word	0x08008ef4
 8006bbc:	2230      	movs	r2, #48	; 0x30
 8006bbe:	4413      	add	r3, r2
 8006bc0:	f88d 206e 	strb.w	r2, [sp, #110]	; 0x6e
 8006bc4:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 8006bc8:	aa1c      	add	r2, sp, #112	; 0x70
 8006bca:	ab1b      	add	r3, sp, #108	; 0x6c
 8006bcc:	1ad3      	subs	r3, r2, r3
 8006bce:	9a04      	ldr	r2, [sp, #16]
 8006bd0:	9310      	str	r3, [sp, #64]	; 0x40
 8006bd2:	2a01      	cmp	r2, #1
 8006bd4:	eb03 0902 	add.w	r9, r3, r2
 8006bd8:	dc02      	bgt.n	8006be0 <_svfprintf_r+0xed0>
 8006bda:	f015 0701 	ands.w	r7, r5, #1
 8006bde:	d032      	beq.n	8006c46 <_svfprintf_r+0xf36>
 8006be0:	9b08      	ldr	r3, [sp, #32]
 8006be2:	2700      	movs	r7, #0
 8006be4:	4499      	add	r9, r3
 8006be6:	e02e      	b.n	8006c46 <_svfprintf_r+0xf36>
 8006be8:	9b02      	ldr	r3, [sp, #8]
 8006bea:	2b66      	cmp	r3, #102	; 0x66
 8006bec:	d113      	bne.n	8006c16 <_svfprintf_r+0xf06>
 8006bee:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	dd07      	ble.n	8006c04 <_svfprintf_r+0xef4>
 8006bf4:	f1b9 0f00 	cmp.w	r9, #0
 8006bf8:	d101      	bne.n	8006bfe <_svfprintf_r+0xeee>
 8006bfa:	07ee      	lsls	r6, r5, #31
 8006bfc:	d521      	bpl.n	8006c42 <_svfprintf_r+0xf32>
 8006bfe:	9a08      	ldr	r2, [sp, #32]
 8006c00:	4413      	add	r3, r2
 8006c02:	e006      	b.n	8006c12 <_svfprintf_r+0xf02>
 8006c04:	f1b9 0f00 	cmp.w	r9, #0
 8006c08:	d101      	bne.n	8006c0e <_svfprintf_r+0xefe>
 8006c0a:	07ed      	lsls	r5, r5, #31
 8006c0c:	d514      	bpl.n	8006c38 <_svfprintf_r+0xf28>
 8006c0e:	9b08      	ldr	r3, [sp, #32]
 8006c10:	3301      	adds	r3, #1
 8006c12:	444b      	add	r3, r9
 8006c14:	e015      	b.n	8006c42 <_svfprintf_r+0xf32>
 8006c16:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006c18:	9a04      	ldr	r2, [sp, #16]
 8006c1a:	4293      	cmp	r3, r2
 8006c1c:	db03      	blt.n	8006c26 <_svfprintf_r+0xf16>
 8006c1e:	07e8      	lsls	r0, r5, #31
 8006c20:	d50d      	bpl.n	8006c3e <_svfprintf_r+0xf2e>
 8006c22:	9a08      	ldr	r2, [sp, #32]
 8006c24:	e006      	b.n	8006c34 <_svfprintf_r+0xf24>
 8006c26:	9a04      	ldr	r2, [sp, #16]
 8006c28:	9908      	ldr	r1, [sp, #32]
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	440a      	add	r2, r1
 8006c2e:	dc05      	bgt.n	8006c3c <_svfprintf_r+0xf2c>
 8006c30:	f1c3 0301 	rsb	r3, r3, #1
 8006c34:	4413      	add	r3, r2
 8006c36:	e002      	b.n	8006c3e <_svfprintf_r+0xf2e>
 8006c38:	2301      	movs	r3, #1
 8006c3a:	e002      	b.n	8006c42 <_svfprintf_r+0xf32>
 8006c3c:	4613      	mov	r3, r2
 8006c3e:	2267      	movs	r2, #103	; 0x67
 8006c40:	9202      	str	r2, [sp, #8]
 8006c42:	9f19      	ldr	r7, [sp, #100]	; 0x64
 8006c44:	4699      	mov	r9, r3
 8006c46:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006c48:	b113      	cbz	r3, 8006c50 <_svfprintf_r+0xf40>
 8006c4a:	232d      	movs	r3, #45	; 0x2d
 8006c4c:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8006c50:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006c52:	2600      	movs	r6, #0
 8006c54:	f7ff bb4c 	b.w	80062f0 <_svfprintf_r+0x5e0>
 8006c58:	2200      	movs	r2, #0
 8006c5a:	2300      	movs	r3, #0
 8006c5c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006c60:	f7f9 ff58 	bl	8000b14 <__aeabi_dcmplt>
 8006c64:	b110      	cbz	r0, 8006c6c <_svfprintf_r+0xf5c>
 8006c66:	232d      	movs	r3, #45	; 0x2d
 8006c68:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8006c6c:	4b07      	ldr	r3, [pc, #28]	; (8006c8c <_svfprintf_r+0xf7c>)
 8006c6e:	4a08      	ldr	r2, [pc, #32]	; (8006c90 <_svfprintf_r+0xf80>)
 8006c70:	e6e3      	b.n	8006a3a <_svfprintf_r+0xd2a>
 8006c72:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006c74:	1a1b      	subs	r3, r3, r0
 8006c76:	9304      	str	r3, [sp, #16]
 8006c78:	e75f      	b.n	8006b3a <_svfprintf_r+0xe2a>
 8006c7a:	ea56 0207 	orrs.w	r2, r6, r7
 8006c7e:	f47f aaaa 	bne.w	80061d6 <_svfprintf_r+0x4c6>
 8006c82:	f7ff baaf 	b.w	80061e4 <_svfprintf_r+0x4d4>
 8006c86:	b03d      	add	sp, #244	; 0xf4
 8006c88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c8c:	08008ee8 	.word	0x08008ee8
 8006c90:	08008eec 	.word	0x08008eec

08006c94 <quorem>:
 8006c94:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c98:	6903      	ldr	r3, [r0, #16]
 8006c9a:	690c      	ldr	r4, [r1, #16]
 8006c9c:	429c      	cmp	r4, r3
 8006c9e:	4680      	mov	r8, r0
 8006ca0:	f300 8083 	bgt.w	8006daa <quorem+0x116>
 8006ca4:	3c01      	subs	r4, #1
 8006ca6:	f101 0714 	add.w	r7, r1, #20
 8006caa:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8006cae:	f100 0614 	add.w	r6, r0, #20
 8006cb2:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8006cb6:	eb06 030e 	add.w	r3, r6, lr
 8006cba:	9301      	str	r3, [sp, #4]
 8006cbc:	3501      	adds	r5, #1
 8006cbe:	f856 3024 	ldr.w	r3, [r6, r4, lsl #2]
 8006cc2:	fbb3 f5f5 	udiv	r5, r3, r5
 8006cc6:	eb07 090e 	add.w	r9, r7, lr
 8006cca:	2d00      	cmp	r5, #0
 8006ccc:	d039      	beq.n	8006d42 <quorem+0xae>
 8006cce:	f04f 0a00 	mov.w	sl, #0
 8006cd2:	4638      	mov	r0, r7
 8006cd4:	46b4      	mov	ip, r6
 8006cd6:	46d3      	mov	fp, sl
 8006cd8:	f850 2b04 	ldr.w	r2, [r0], #4
 8006cdc:	b293      	uxth	r3, r2
 8006cde:	fb05 a303 	mla	r3, r5, r3, sl
 8006ce2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006ce6:	b29b      	uxth	r3, r3
 8006ce8:	ebc3 030b 	rsb	r3, r3, fp
 8006cec:	0c12      	lsrs	r2, r2, #16
 8006cee:	f8bc b000 	ldrh.w	fp, [ip]
 8006cf2:	fb05 a202 	mla	r2, r5, r2, sl
 8006cf6:	fa13 f38b 	uxtah	r3, r3, fp
 8006cfa:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8006cfe:	fa1f fb82 	uxth.w	fp, r2
 8006d02:	f8dc 2000 	ldr.w	r2, [ip]
 8006d06:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8006d0a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006d0e:	b29b      	uxth	r3, r3
 8006d10:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006d14:	4581      	cmp	r9, r0
 8006d16:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8006d1a:	f84c 3b04 	str.w	r3, [ip], #4
 8006d1e:	d2db      	bcs.n	8006cd8 <quorem+0x44>
 8006d20:	f856 300e 	ldr.w	r3, [r6, lr]
 8006d24:	b96b      	cbnz	r3, 8006d42 <quorem+0xae>
 8006d26:	9b01      	ldr	r3, [sp, #4]
 8006d28:	3b04      	subs	r3, #4
 8006d2a:	429e      	cmp	r6, r3
 8006d2c:	461a      	mov	r2, r3
 8006d2e:	d302      	bcc.n	8006d36 <quorem+0xa2>
 8006d30:	f8c8 4010 	str.w	r4, [r8, #16]
 8006d34:	e005      	b.n	8006d42 <quorem+0xae>
 8006d36:	6812      	ldr	r2, [r2, #0]
 8006d38:	3b04      	subs	r3, #4
 8006d3a:	2a00      	cmp	r2, #0
 8006d3c:	d1f8      	bne.n	8006d30 <quorem+0x9c>
 8006d3e:	3c01      	subs	r4, #1
 8006d40:	e7f3      	b.n	8006d2a <quorem+0x96>
 8006d42:	4640      	mov	r0, r8
 8006d44:	f001 fa1f 	bl	8008186 <__mcmp>
 8006d48:	2800      	cmp	r0, #0
 8006d4a:	db2c      	blt.n	8006da6 <quorem+0x112>
 8006d4c:	3501      	adds	r5, #1
 8006d4e:	4630      	mov	r0, r6
 8006d50:	f04f 0e00 	mov.w	lr, #0
 8006d54:	f857 1b04 	ldr.w	r1, [r7], #4
 8006d58:	f8d0 c000 	ldr.w	ip, [r0]
 8006d5c:	b28a      	uxth	r2, r1
 8006d5e:	ebc2 030e 	rsb	r3, r2, lr
 8006d62:	0c09      	lsrs	r1, r1, #16
 8006d64:	fa13 f38c 	uxtah	r3, r3, ip
 8006d68:	ebc1 421c 	rsb	r2, r1, ip, lsr #16
 8006d6c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006d70:	b29b      	uxth	r3, r3
 8006d72:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006d76:	45b9      	cmp	r9, r7
 8006d78:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8006d7c:	f840 3b04 	str.w	r3, [r0], #4
 8006d80:	d2e8      	bcs.n	8006d54 <quorem+0xc0>
 8006d82:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8006d86:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8006d8a:	b962      	cbnz	r2, 8006da6 <quorem+0x112>
 8006d8c:	3b04      	subs	r3, #4
 8006d8e:	429e      	cmp	r6, r3
 8006d90:	461a      	mov	r2, r3
 8006d92:	d302      	bcc.n	8006d9a <quorem+0x106>
 8006d94:	f8c8 4010 	str.w	r4, [r8, #16]
 8006d98:	e005      	b.n	8006da6 <quorem+0x112>
 8006d9a:	6812      	ldr	r2, [r2, #0]
 8006d9c:	3b04      	subs	r3, #4
 8006d9e:	2a00      	cmp	r2, #0
 8006da0:	d1f8      	bne.n	8006d94 <quorem+0x100>
 8006da2:	3c01      	subs	r4, #1
 8006da4:	e7f3      	b.n	8006d8e <quorem+0xfa>
 8006da6:	4628      	mov	r0, r5
 8006da8:	e000      	b.n	8006dac <quorem+0x118>
 8006daa:	2000      	movs	r0, #0
 8006dac:	b003      	add	sp, #12
 8006dae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006db2:	0000      	movs	r0, r0
 8006db4:	0000      	movs	r0, r0
	...

08006db8 <_dtoa_r>:
 8006db8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006dbc:	ec59 8b10 	vmov	r8, r9, d0
 8006dc0:	b097      	sub	sp, #92	; 0x5c
 8006dc2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006dc4:	9106      	str	r1, [sp, #24]
 8006dc6:	4682      	mov	sl, r0
 8006dc8:	9209      	str	r2, [sp, #36]	; 0x24
 8006dca:	9310      	str	r3, [sp, #64]	; 0x40
 8006dcc:	9c20      	ldr	r4, [sp, #128]	; 0x80
 8006dce:	e9cd 8900 	strd	r8, r9, [sp]
 8006dd2:	b945      	cbnz	r5, 8006de6 <_dtoa_r+0x2e>
 8006dd4:	2010      	movs	r0, #16
 8006dd6:	f000 fd93 	bl	8007900 <malloc>
 8006dda:	f8ca 0024 	str.w	r0, [sl, #36]	; 0x24
 8006dde:	6045      	str	r5, [r0, #4]
 8006de0:	6085      	str	r5, [r0, #8]
 8006de2:	6005      	str	r5, [r0, #0]
 8006de4:	60c5      	str	r5, [r0, #12]
 8006de6:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 8006dea:	6819      	ldr	r1, [r3, #0]
 8006dec:	b159      	cbz	r1, 8006e06 <_dtoa_r+0x4e>
 8006dee:	685a      	ldr	r2, [r3, #4]
 8006df0:	604a      	str	r2, [r1, #4]
 8006df2:	2301      	movs	r3, #1
 8006df4:	4093      	lsls	r3, r2
 8006df6:	608b      	str	r3, [r1, #8]
 8006df8:	4650      	mov	r0, sl
 8006dfa:	f000 ffeb 	bl	8007dd4 <_Bfree>
 8006dfe:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 8006e02:	2200      	movs	r2, #0
 8006e04:	601a      	str	r2, [r3, #0]
 8006e06:	9b01      	ldr	r3, [sp, #4]
 8006e08:	4a9f      	ldr	r2, [pc, #636]	; (8007088 <_dtoa_r+0x2d0>)
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	bfbf      	itttt	lt
 8006e0e:	2301      	movlt	r3, #1
 8006e10:	6023      	strlt	r3, [r4, #0]
 8006e12:	9b01      	ldrlt	r3, [sp, #4]
 8006e14:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006e18:	bfb8      	it	lt
 8006e1a:	9301      	strlt	r3, [sp, #4]
 8006e1c:	9f01      	ldr	r7, [sp, #4]
 8006e1e:	bfa4      	itt	ge
 8006e20:	2300      	movge	r3, #0
 8006e22:	6023      	strge	r3, [r4, #0]
 8006e24:	f027 4300 	bic.w	r3, r7, #2147483648	; 0x80000000
 8006e28:	0d1b      	lsrs	r3, r3, #20
 8006e2a:	051b      	lsls	r3, r3, #20
 8006e2c:	4293      	cmp	r3, r2
 8006e2e:	d11d      	bne.n	8006e6c <_dtoa_r+0xb4>
 8006e30:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006e32:	f242 730f 	movw	r3, #9999	; 0x270f
 8006e36:	6013      	str	r3, [r2, #0]
 8006e38:	9b00      	ldr	r3, [sp, #0]
 8006e3a:	b943      	cbnz	r3, 8006e4e <_dtoa_r+0x96>
 8006e3c:	4a93      	ldr	r2, [pc, #588]	; (800708c <_dtoa_r+0x2d4>)
 8006e3e:	4b94      	ldr	r3, [pc, #592]	; (8007090 <_dtoa_r+0x2d8>)
 8006e40:	f3c7 0013 	ubfx	r0, r7, #0, #20
 8006e44:	2800      	cmp	r0, #0
 8006e46:	bf14      	ite	ne
 8006e48:	4618      	movne	r0, r3
 8006e4a:	4610      	moveq	r0, r2
 8006e4c:	e000      	b.n	8006e50 <_dtoa_r+0x98>
 8006e4e:	4890      	ldr	r0, [pc, #576]	; (8007090 <_dtoa_r+0x2d8>)
 8006e50:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	f000 854a 	beq.w	80078ec <_dtoa_r+0xb34>
 8006e58:	78c3      	ldrb	r3, [r0, #3]
 8006e5a:	b113      	cbz	r3, 8006e62 <_dtoa_r+0xaa>
 8006e5c:	f100 0308 	add.w	r3, r0, #8
 8006e60:	e000      	b.n	8006e64 <_dtoa_r+0xac>
 8006e62:	1cc3      	adds	r3, r0, #3
 8006e64:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006e66:	6013      	str	r3, [r2, #0]
 8006e68:	f000 bd40 	b.w	80078ec <_dtoa_r+0xb34>
 8006e6c:	e9dd 4500 	ldrd	r4, r5, [sp]
 8006e70:	2200      	movs	r2, #0
 8006e72:	2300      	movs	r3, #0
 8006e74:	4620      	mov	r0, r4
 8006e76:	4629      	mov	r1, r5
 8006e78:	f7f9 fe42 	bl	8000b00 <__aeabi_dcmpeq>
 8006e7c:	4680      	mov	r8, r0
 8006e7e:	b158      	cbz	r0, 8006e98 <_dtoa_r+0xe0>
 8006e80:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006e82:	2301      	movs	r3, #1
 8006e84:	6013      	str	r3, [r2, #0]
 8006e86:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	f000 8522 	beq.w	80078d2 <_dtoa_r+0xb1a>
 8006e8e:	4881      	ldr	r0, [pc, #516]	; (8007094 <_dtoa_r+0x2dc>)
 8006e90:	6018      	str	r0, [r3, #0]
 8006e92:	3801      	subs	r0, #1
 8006e94:	f000 bd2a 	b.w	80078ec <_dtoa_r+0xb34>
 8006e98:	aa14      	add	r2, sp, #80	; 0x50
 8006e9a:	a915      	add	r1, sp, #84	; 0x54
 8006e9c:	ec45 4b10 	vmov	d0, r4, r5
 8006ea0:	4650      	mov	r0, sl
 8006ea2:	f001 f9eb 	bl	800827c <__d2b>
 8006ea6:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006eaa:	9002      	str	r0, [sp, #8]
 8006eac:	b15e      	cbz	r6, 8006ec6 <_dtoa_r+0x10e>
 8006eae:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8006eb2:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8006eb6:	4620      	mov	r0, r4
 8006eb8:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8006ebc:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 8006ec0:	f8cd 8044 	str.w	r8, [sp, #68]	; 0x44
 8006ec4:	e01d      	b.n	8006f02 <_dtoa_r+0x14a>
 8006ec6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006ec8:	9e14      	ldr	r6, [sp, #80]	; 0x50
 8006eca:	441e      	add	r6, r3
 8006ecc:	f206 4332 	addw	r3, r6, #1074	; 0x432
 8006ed0:	2b20      	cmp	r3, #32
 8006ed2:	dd0a      	ble.n	8006eea <_dtoa_r+0x132>
 8006ed4:	9a00      	ldr	r2, [sp, #0]
 8006ed6:	f206 4012 	addw	r0, r6, #1042	; 0x412
 8006eda:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8006ede:	fa22 f000 	lsr.w	r0, r2, r0
 8006ee2:	fa07 f303 	lsl.w	r3, r7, r3
 8006ee6:	4318      	orrs	r0, r3
 8006ee8:	e004      	b.n	8006ef4 <_dtoa_r+0x13c>
 8006eea:	f1c3 0020 	rsb	r0, r3, #32
 8006eee:	9b00      	ldr	r3, [sp, #0]
 8006ef0:	fa03 f000 	lsl.w	r0, r3, r0
 8006ef4:	f7f9 fb26 	bl	8000544 <__aeabi_ui2d>
 8006ef8:	2301      	movs	r3, #1
 8006efa:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8006efe:	3e01      	subs	r6, #1
 8006f00:	9311      	str	r3, [sp, #68]	; 0x44
 8006f02:	2200      	movs	r2, #0
 8006f04:	4b64      	ldr	r3, [pc, #400]	; (8007098 <_dtoa_r+0x2e0>)
 8006f06:	f7f9 f9df 	bl	80002c8 <__aeabi_dsub>
 8006f0a:	a359      	add	r3, pc, #356	; (adr r3, 8007070 <_dtoa_r+0x2b8>)
 8006f0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f10:	f7f9 fb8e 	bl	8000630 <__aeabi_dmul>
 8006f14:	a358      	add	r3, pc, #352	; (adr r3, 8007078 <_dtoa_r+0x2c0>)
 8006f16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f1a:	f7f9 f9d7 	bl	80002cc <__adddf3>
 8006f1e:	4604      	mov	r4, r0
 8006f20:	4630      	mov	r0, r6
 8006f22:	460d      	mov	r5, r1
 8006f24:	f7f9 fb1e 	bl	8000564 <__aeabi_i2d>
 8006f28:	a355      	add	r3, pc, #340	; (adr r3, 8007080 <_dtoa_r+0x2c8>)
 8006f2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f2e:	f7f9 fb7f 	bl	8000630 <__aeabi_dmul>
 8006f32:	4602      	mov	r2, r0
 8006f34:	460b      	mov	r3, r1
 8006f36:	4620      	mov	r0, r4
 8006f38:	4629      	mov	r1, r5
 8006f3a:	f7f9 f9c7 	bl	80002cc <__adddf3>
 8006f3e:	4604      	mov	r4, r0
 8006f40:	460d      	mov	r5, r1
 8006f42:	f7f9 fe25 	bl	8000b90 <__aeabi_d2iz>
 8006f46:	2200      	movs	r2, #0
 8006f48:	4683      	mov	fp, r0
 8006f4a:	2300      	movs	r3, #0
 8006f4c:	4620      	mov	r0, r4
 8006f4e:	4629      	mov	r1, r5
 8006f50:	f7f9 fde0 	bl	8000b14 <__aeabi_dcmplt>
 8006f54:	b158      	cbz	r0, 8006f6e <_dtoa_r+0x1b6>
 8006f56:	4658      	mov	r0, fp
 8006f58:	f7f9 fb04 	bl	8000564 <__aeabi_i2d>
 8006f5c:	4602      	mov	r2, r0
 8006f5e:	460b      	mov	r3, r1
 8006f60:	4620      	mov	r0, r4
 8006f62:	4629      	mov	r1, r5
 8006f64:	f7f9 fdcc 	bl	8000b00 <__aeabi_dcmpeq>
 8006f68:	b908      	cbnz	r0, 8006f6e <_dtoa_r+0x1b6>
 8006f6a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006f6e:	f1bb 0f16 	cmp.w	fp, #22
 8006f72:	d80d      	bhi.n	8006f90 <_dtoa_r+0x1d8>
 8006f74:	4949      	ldr	r1, [pc, #292]	; (800709c <_dtoa_r+0x2e4>)
 8006f76:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8006f7a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006f7e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006f82:	f7f9 fde5 	bl	8000b50 <__aeabi_dcmpgt>
 8006f86:	b130      	cbz	r0, 8006f96 <_dtoa_r+0x1de>
 8006f88:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006f8c:	2300      	movs	r3, #0
 8006f8e:	e000      	b.n	8006f92 <_dtoa_r+0x1da>
 8006f90:	2301      	movs	r3, #1
 8006f92:	930d      	str	r3, [sp, #52]	; 0x34
 8006f94:	e000      	b.n	8006f98 <_dtoa_r+0x1e0>
 8006f96:	900d      	str	r0, [sp, #52]	; 0x34
 8006f98:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006f9a:	1b9e      	subs	r6, r3, r6
 8006f9c:	1e73      	subs	r3, r6, #1
 8006f9e:	9305      	str	r3, [sp, #20]
 8006fa0:	bf43      	ittte	mi
 8006fa2:	f1c3 0900 	rsbmi	r9, r3, #0
 8006fa6:	2300      	movmi	r3, #0
 8006fa8:	9305      	strmi	r3, [sp, #20]
 8006faa:	f04f 0900 	movpl.w	r9, #0
 8006fae:	f1bb 0f00 	cmp.w	fp, #0
 8006fb2:	db07      	blt.n	8006fc4 <_dtoa_r+0x20c>
 8006fb4:	9b05      	ldr	r3, [sp, #20]
 8006fb6:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 8006fba:	445b      	add	r3, fp
 8006fbc:	9305      	str	r3, [sp, #20]
 8006fbe:	2300      	movs	r3, #0
 8006fc0:	9307      	str	r3, [sp, #28]
 8006fc2:	e006      	b.n	8006fd2 <_dtoa_r+0x21a>
 8006fc4:	f1cb 0300 	rsb	r3, fp, #0
 8006fc8:	9307      	str	r3, [sp, #28]
 8006fca:	2300      	movs	r3, #0
 8006fcc:	ebcb 0909 	rsb	r9, fp, r9
 8006fd0:	930c      	str	r3, [sp, #48]	; 0x30
 8006fd2:	9b06      	ldr	r3, [sp, #24]
 8006fd4:	2b09      	cmp	r3, #9
 8006fd6:	d827      	bhi.n	8007028 <_dtoa_r+0x270>
 8006fd8:	2b05      	cmp	r3, #5
 8006fda:	bfc4      	itt	gt
 8006fdc:	3b04      	subgt	r3, #4
 8006fde:	9306      	strgt	r3, [sp, #24]
 8006fe0:	9b06      	ldr	r3, [sp, #24]
 8006fe2:	f1a3 0302 	sub.w	r3, r3, #2
 8006fe6:	bfcc      	ite	gt
 8006fe8:	2500      	movgt	r5, #0
 8006fea:	2501      	movle	r5, #1
 8006fec:	2b03      	cmp	r3, #3
 8006fee:	d820      	bhi.n	8007032 <_dtoa_r+0x27a>
 8006ff0:	e8df f003 	tbb	[pc, r3]
 8006ff4:	04020e06 	.word	0x04020e06
 8006ff8:	2301      	movs	r3, #1
 8006ffa:	e002      	b.n	8007002 <_dtoa_r+0x24a>
 8006ffc:	2301      	movs	r3, #1
 8006ffe:	e008      	b.n	8007012 <_dtoa_r+0x25a>
 8007000:	2300      	movs	r3, #0
 8007002:	9308      	str	r3, [sp, #32]
 8007004:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007006:	2b00      	cmp	r3, #0
 8007008:	dd1c      	ble.n	8007044 <_dtoa_r+0x28c>
 800700a:	9303      	str	r3, [sp, #12]
 800700c:	4698      	mov	r8, r3
 800700e:	e01e      	b.n	800704e <_dtoa_r+0x296>
 8007010:	2300      	movs	r3, #0
 8007012:	9308      	str	r3, [sp, #32]
 8007014:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007016:	445b      	add	r3, fp
 8007018:	f103 0801 	add.w	r8, r3, #1
 800701c:	9303      	str	r3, [sp, #12]
 800701e:	4643      	mov	r3, r8
 8007020:	2b01      	cmp	r3, #1
 8007022:	bfb8      	it	lt
 8007024:	2301      	movlt	r3, #1
 8007026:	e012      	b.n	800704e <_dtoa_r+0x296>
 8007028:	2501      	movs	r5, #1
 800702a:	2300      	movs	r3, #0
 800702c:	9306      	str	r3, [sp, #24]
 800702e:	9508      	str	r5, [sp, #32]
 8007030:	e001      	b.n	8007036 <_dtoa_r+0x27e>
 8007032:	2301      	movs	r3, #1
 8007034:	9308      	str	r3, [sp, #32]
 8007036:	f04f 33ff 	mov.w	r3, #4294967295
 800703a:	9303      	str	r3, [sp, #12]
 800703c:	4698      	mov	r8, r3
 800703e:	2200      	movs	r2, #0
 8007040:	2312      	movs	r3, #18
 8007042:	e003      	b.n	800704c <_dtoa_r+0x294>
 8007044:	2301      	movs	r3, #1
 8007046:	9303      	str	r3, [sp, #12]
 8007048:	4698      	mov	r8, r3
 800704a:	461a      	mov	r2, r3
 800704c:	9209      	str	r2, [sp, #36]	; 0x24
 800704e:	f8da 4024 	ldr.w	r4, [sl, #36]	; 0x24
 8007052:	2200      	movs	r2, #0
 8007054:	6062      	str	r2, [r4, #4]
 8007056:	2104      	movs	r1, #4
 8007058:	f101 0214 	add.w	r2, r1, #20
 800705c:	429a      	cmp	r2, r3
 800705e:	d81f      	bhi.n	80070a0 <_dtoa_r+0x2e8>
 8007060:	6862      	ldr	r2, [r4, #4]
 8007062:	3201      	adds	r2, #1
 8007064:	6062      	str	r2, [r4, #4]
 8007066:	0049      	lsls	r1, r1, #1
 8007068:	e7f6      	b.n	8007058 <_dtoa_r+0x2a0>
 800706a:	bf00      	nop
 800706c:	f3af 8000 	nop.w
 8007070:	636f4361 	.word	0x636f4361
 8007074:	3fd287a7 	.word	0x3fd287a7
 8007078:	8b60c8b3 	.word	0x8b60c8b3
 800707c:	3fc68a28 	.word	0x3fc68a28
 8007080:	509f79fb 	.word	0x509f79fb
 8007084:	3fd34413 	.word	0x3fd34413
 8007088:	7ff00000 	.word	0x7ff00000
 800708c:	08008f2c 	.word	0x08008f2c
 8007090:	08008f35 	.word	0x08008f35
 8007094:	08008f1b 	.word	0x08008f1b
 8007098:	3ff80000 	.word	0x3ff80000
 800709c:	08008f48 	.word	0x08008f48
 80070a0:	6861      	ldr	r1, [r4, #4]
 80070a2:	4650      	mov	r0, sl
 80070a4:	f000 fe61 	bl	8007d6a <_Balloc>
 80070a8:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 80070ac:	6020      	str	r0, [r4, #0]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	9304      	str	r3, [sp, #16]
 80070b2:	f1b8 0f0e 	cmp.w	r8, #14
 80070b6:	f200 815d 	bhi.w	8007374 <_dtoa_r+0x5bc>
 80070ba:	2d00      	cmp	r5, #0
 80070bc:	f000 815a 	beq.w	8007374 <_dtoa_r+0x5bc>
 80070c0:	ed9d 7b00 	vldr	d7, [sp]
 80070c4:	f1bb 0f00 	cmp.w	fp, #0
 80070c8:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 80070cc:	dd31      	ble.n	8007132 <_dtoa_r+0x37a>
 80070ce:	4aa0      	ldr	r2, [pc, #640]	; (8007350 <_dtoa_r+0x598>)
 80070d0:	f00b 030f 	and.w	r3, fp, #15
 80070d4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80070d8:	ed93 7b00 	vldr	d7, [r3]
 80070dc:	ea4f 142b 	mov.w	r4, fp, asr #4
 80070e0:	06e2      	lsls	r2, r4, #27
 80070e2:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 80070e6:	d50c      	bpl.n	8007102 <_dtoa_r+0x34a>
 80070e8:	4b9a      	ldr	r3, [pc, #616]	; (8007354 <_dtoa_r+0x59c>)
 80070ea:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80070ee:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80070f2:	f7f9 fbc7 	bl	8000884 <__aeabi_ddiv>
 80070f6:	f004 040f 	and.w	r4, r4, #15
 80070fa:	e9cd 0100 	strd	r0, r1, [sp]
 80070fe:	2603      	movs	r6, #3
 8007100:	e000      	b.n	8007104 <_dtoa_r+0x34c>
 8007102:	2602      	movs	r6, #2
 8007104:	4d93      	ldr	r5, [pc, #588]	; (8007354 <_dtoa_r+0x59c>)
 8007106:	b16c      	cbz	r4, 8007124 <_dtoa_r+0x36c>
 8007108:	07e3      	lsls	r3, r4, #31
 800710a:	d508      	bpl.n	800711e <_dtoa_r+0x366>
 800710c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007110:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007114:	f7f9 fa8c 	bl	8000630 <__aeabi_dmul>
 8007118:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800711c:	3601      	adds	r6, #1
 800711e:	1064      	asrs	r4, r4, #1
 8007120:	3508      	adds	r5, #8
 8007122:	e7f0      	b.n	8007106 <_dtoa_r+0x34e>
 8007124:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007128:	e9dd 0100 	ldrd	r0, r1, [sp]
 800712c:	f7f9 fbaa 	bl	8000884 <__aeabi_ddiv>
 8007130:	e020      	b.n	8007174 <_dtoa_r+0x3bc>
 8007132:	f1cb 0400 	rsb	r4, fp, #0
 8007136:	b304      	cbz	r4, 800717a <_dtoa_r+0x3c2>
 8007138:	4b85      	ldr	r3, [pc, #532]	; (8007350 <_dtoa_r+0x598>)
 800713a:	4d86      	ldr	r5, [pc, #536]	; (8007354 <_dtoa_r+0x59c>)
 800713c:	f004 020f 	and.w	r2, r4, #15
 8007140:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007144:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007148:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800714c:	f7f9 fa70 	bl	8000630 <__aeabi_dmul>
 8007150:	e9cd 0100 	strd	r0, r1, [sp]
 8007154:	1124      	asrs	r4, r4, #4
 8007156:	2300      	movs	r3, #0
 8007158:	2602      	movs	r6, #2
 800715a:	b154      	cbz	r4, 8007172 <_dtoa_r+0x3ba>
 800715c:	07e7      	lsls	r7, r4, #31
 800715e:	d505      	bpl.n	800716c <_dtoa_r+0x3b4>
 8007160:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007164:	f7f9 fa64 	bl	8000630 <__aeabi_dmul>
 8007168:	3601      	adds	r6, #1
 800716a:	2301      	movs	r3, #1
 800716c:	1064      	asrs	r4, r4, #1
 800716e:	3508      	adds	r5, #8
 8007170:	e7f3      	b.n	800715a <_dtoa_r+0x3a2>
 8007172:	b11b      	cbz	r3, 800717c <_dtoa_r+0x3c4>
 8007174:	e9cd 0100 	strd	r0, r1, [sp]
 8007178:	e000      	b.n	800717c <_dtoa_r+0x3c4>
 800717a:	2602      	movs	r6, #2
 800717c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800717e:	b1eb      	cbz	r3, 80071bc <_dtoa_r+0x404>
 8007180:	e9dd 4500 	ldrd	r4, r5, [sp]
 8007184:	2200      	movs	r2, #0
 8007186:	4b74      	ldr	r3, [pc, #464]	; (8007358 <_dtoa_r+0x5a0>)
 8007188:	4620      	mov	r0, r4
 800718a:	4629      	mov	r1, r5
 800718c:	f7f9 fcc2 	bl	8000b14 <__aeabi_dcmplt>
 8007190:	b1a0      	cbz	r0, 80071bc <_dtoa_r+0x404>
 8007192:	f1b8 0f00 	cmp.w	r8, #0
 8007196:	d011      	beq.n	80071bc <_dtoa_r+0x404>
 8007198:	9b03      	ldr	r3, [sp, #12]
 800719a:	2b00      	cmp	r3, #0
 800719c:	f340 80e6 	ble.w	800736c <_dtoa_r+0x5b4>
 80071a0:	f10b 33ff 	add.w	r3, fp, #4294967295
 80071a4:	930a      	str	r3, [sp, #40]	; 0x28
 80071a6:	2200      	movs	r2, #0
 80071a8:	4b6c      	ldr	r3, [pc, #432]	; (800735c <_dtoa_r+0x5a4>)
 80071aa:	4620      	mov	r0, r4
 80071ac:	4629      	mov	r1, r5
 80071ae:	f7f9 fa3f 	bl	8000630 <__aeabi_dmul>
 80071b2:	3601      	adds	r6, #1
 80071b4:	e9cd 0100 	strd	r0, r1, [sp]
 80071b8:	9f03      	ldr	r7, [sp, #12]
 80071ba:	e002      	b.n	80071c2 <_dtoa_r+0x40a>
 80071bc:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 80071c0:	4647      	mov	r7, r8
 80071c2:	4630      	mov	r0, r6
 80071c4:	f7f9 f9ce 	bl	8000564 <__aeabi_i2d>
 80071c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80071cc:	f7f9 fa30 	bl	8000630 <__aeabi_dmul>
 80071d0:	2200      	movs	r2, #0
 80071d2:	4b63      	ldr	r3, [pc, #396]	; (8007360 <_dtoa_r+0x5a8>)
 80071d4:	f7f9 f87a 	bl	80002cc <__adddf3>
 80071d8:	4604      	mov	r4, r0
 80071da:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 80071de:	b9cf      	cbnz	r7, 8007214 <_dtoa_r+0x45c>
 80071e0:	2200      	movs	r2, #0
 80071e2:	4b60      	ldr	r3, [pc, #384]	; (8007364 <_dtoa_r+0x5ac>)
 80071e4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80071e8:	f7f9 f86e 	bl	80002c8 <__aeabi_dsub>
 80071ec:	4622      	mov	r2, r4
 80071ee:	462b      	mov	r3, r5
 80071f0:	e9cd 0100 	strd	r0, r1, [sp]
 80071f4:	f7f9 fcac 	bl	8000b50 <__aeabi_dcmpgt>
 80071f8:	2800      	cmp	r0, #0
 80071fa:	f040 8241 	bne.w	8007680 <_dtoa_r+0x8c8>
 80071fe:	4622      	mov	r2, r4
 8007200:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8007204:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007208:	f7f9 fc84 	bl	8000b14 <__aeabi_dcmplt>
 800720c:	2800      	cmp	r0, #0
 800720e:	f040 822e 	bne.w	800766e <_dtoa_r+0x8b6>
 8007212:	e0ab      	b.n	800736c <_dtoa_r+0x5b4>
 8007214:	9a08      	ldr	r2, [sp, #32]
 8007216:	4b4e      	ldr	r3, [pc, #312]	; (8007350 <_dtoa_r+0x598>)
 8007218:	1e79      	subs	r1, r7, #1
 800721a:	2a00      	cmp	r2, #0
 800721c:	d04a      	beq.n	80072b4 <_dtoa_r+0x4fc>
 800721e:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8007222:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007226:	2000      	movs	r0, #0
 8007228:	494f      	ldr	r1, [pc, #316]	; (8007368 <_dtoa_r+0x5b0>)
 800722a:	f7f9 fb2b 	bl	8000884 <__aeabi_ddiv>
 800722e:	4622      	mov	r2, r4
 8007230:	462b      	mov	r3, r5
 8007232:	f7f9 f849 	bl	80002c8 <__aeabi_dsub>
 8007236:	9c04      	ldr	r4, [sp, #16]
 8007238:	4605      	mov	r5, r0
 800723a:	460e      	mov	r6, r1
 800723c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007240:	f7f9 fca6 	bl	8000b90 <__aeabi_d2iz>
 8007244:	9012      	str	r0, [sp, #72]	; 0x48
 8007246:	f7f9 f98d 	bl	8000564 <__aeabi_i2d>
 800724a:	4602      	mov	r2, r0
 800724c:	460b      	mov	r3, r1
 800724e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007252:	f7f9 f839 	bl	80002c8 <__aeabi_dsub>
 8007256:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007258:	3330      	adds	r3, #48	; 0x30
 800725a:	f804 3b01 	strb.w	r3, [r4], #1
 800725e:	462a      	mov	r2, r5
 8007260:	4633      	mov	r3, r6
 8007262:	e9cd 0100 	strd	r0, r1, [sp]
 8007266:	f7f9 fc55 	bl	8000b14 <__aeabi_dcmplt>
 800726a:	2800      	cmp	r0, #0
 800726c:	f040 8321 	bne.w	80078b2 <_dtoa_r+0xafa>
 8007270:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007274:	2000      	movs	r0, #0
 8007276:	4938      	ldr	r1, [pc, #224]	; (8007358 <_dtoa_r+0x5a0>)
 8007278:	f7f9 f826 	bl	80002c8 <__aeabi_dsub>
 800727c:	462a      	mov	r2, r5
 800727e:	4633      	mov	r3, r6
 8007280:	f7f9 fc48 	bl	8000b14 <__aeabi_dcmplt>
 8007284:	2800      	cmp	r0, #0
 8007286:	f040 80d2 	bne.w	800742e <_dtoa_r+0x676>
 800728a:	9b04      	ldr	r3, [sp, #16]
 800728c:	1ae3      	subs	r3, r4, r3
 800728e:	42bb      	cmp	r3, r7
 8007290:	da6c      	bge.n	800736c <_dtoa_r+0x5b4>
 8007292:	2200      	movs	r2, #0
 8007294:	4b31      	ldr	r3, [pc, #196]	; (800735c <_dtoa_r+0x5a4>)
 8007296:	4628      	mov	r0, r5
 8007298:	4631      	mov	r1, r6
 800729a:	f7f9 f9c9 	bl	8000630 <__aeabi_dmul>
 800729e:	2200      	movs	r2, #0
 80072a0:	4605      	mov	r5, r0
 80072a2:	460e      	mov	r6, r1
 80072a4:	4b2d      	ldr	r3, [pc, #180]	; (800735c <_dtoa_r+0x5a4>)
 80072a6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80072aa:	f7f9 f9c1 	bl	8000630 <__aeabi_dmul>
 80072ae:	e9cd 0100 	strd	r0, r1, [sp]
 80072b2:	e7c3      	b.n	800723c <_dtoa_r+0x484>
 80072b4:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 80072b8:	4622      	mov	r2, r4
 80072ba:	462b      	mov	r3, r5
 80072bc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80072c0:	f7f9 f9b6 	bl	8000630 <__aeabi_dmul>
 80072c4:	9b04      	ldr	r3, [sp, #16]
 80072c6:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
 80072ca:	19dc      	adds	r4, r3, r7
 80072cc:	461d      	mov	r5, r3
 80072ce:	e9dd 0100 	ldrd	r0, r1, [sp]
 80072d2:	f7f9 fc5d 	bl	8000b90 <__aeabi_d2iz>
 80072d6:	4606      	mov	r6, r0
 80072d8:	f7f9 f944 	bl	8000564 <__aeabi_i2d>
 80072dc:	3630      	adds	r6, #48	; 0x30
 80072de:	4602      	mov	r2, r0
 80072e0:	460b      	mov	r3, r1
 80072e2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80072e6:	f7f8 ffef 	bl	80002c8 <__aeabi_dsub>
 80072ea:	f805 6b01 	strb.w	r6, [r5], #1
 80072ee:	42ac      	cmp	r4, r5
 80072f0:	e9cd 0100 	strd	r0, r1, [sp]
 80072f4:	f04f 0200 	mov.w	r2, #0
 80072f8:	d123      	bne.n	8007342 <_dtoa_r+0x58a>
 80072fa:	4b1b      	ldr	r3, [pc, #108]	; (8007368 <_dtoa_r+0x5b0>)
 80072fc:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8007300:	f7f8 ffe4 	bl	80002cc <__adddf3>
 8007304:	4602      	mov	r2, r0
 8007306:	460b      	mov	r3, r1
 8007308:	e9dd 0100 	ldrd	r0, r1, [sp]
 800730c:	f7f9 fc20 	bl	8000b50 <__aeabi_dcmpgt>
 8007310:	2800      	cmp	r0, #0
 8007312:	f040 808c 	bne.w	800742e <_dtoa_r+0x676>
 8007316:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800731a:	2000      	movs	r0, #0
 800731c:	4912      	ldr	r1, [pc, #72]	; (8007368 <_dtoa_r+0x5b0>)
 800731e:	f7f8 ffd3 	bl	80002c8 <__aeabi_dsub>
 8007322:	4602      	mov	r2, r0
 8007324:	460b      	mov	r3, r1
 8007326:	e9dd 0100 	ldrd	r0, r1, [sp]
 800732a:	f7f9 fbf3 	bl	8000b14 <__aeabi_dcmplt>
 800732e:	b1e8      	cbz	r0, 800736c <_dtoa_r+0x5b4>
 8007330:	f814 3c01 	ldrb.w	r3, [r4, #-1]
 8007334:	2b30      	cmp	r3, #48	; 0x30
 8007336:	f104 32ff 	add.w	r2, r4, #4294967295
 800733a:	f040 82ba 	bne.w	80078b2 <_dtoa_r+0xafa>
 800733e:	4614      	mov	r4, r2
 8007340:	e7f6      	b.n	8007330 <_dtoa_r+0x578>
 8007342:	4b06      	ldr	r3, [pc, #24]	; (800735c <_dtoa_r+0x5a4>)
 8007344:	f7f9 f974 	bl	8000630 <__aeabi_dmul>
 8007348:	e9cd 0100 	strd	r0, r1, [sp]
 800734c:	e7bf      	b.n	80072ce <_dtoa_r+0x516>
 800734e:	bf00      	nop
 8007350:	08008f48 	.word	0x08008f48
 8007354:	08009010 	.word	0x08009010
 8007358:	3ff00000 	.word	0x3ff00000
 800735c:	40240000 	.word	0x40240000
 8007360:	401c0000 	.word	0x401c0000
 8007364:	40140000 	.word	0x40140000
 8007368:	3fe00000 	.word	0x3fe00000
 800736c:	e9dd 340e 	ldrd	r3, r4, [sp, #56]	; 0x38
 8007370:	e88d 0018 	stmia.w	sp, {r3, r4}
 8007374:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007376:	2b00      	cmp	r3, #0
 8007378:	db7c      	blt.n	8007474 <_dtoa_r+0x6bc>
 800737a:	f1bb 0f0e 	cmp.w	fp, #14
 800737e:	dc79      	bgt.n	8007474 <_dtoa_r+0x6bc>
 8007380:	4b8f      	ldr	r3, [pc, #572]	; (80075c0 <_dtoa_r+0x808>)
 8007382:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007386:	e9d3 6700 	ldrd	r6, r7, [r3]
 800738a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800738c:	2b00      	cmp	r3, #0
 800738e:	da14      	bge.n	80073ba <_dtoa_r+0x602>
 8007390:	f1b8 0f00 	cmp.w	r8, #0
 8007394:	dc11      	bgt.n	80073ba <_dtoa_r+0x602>
 8007396:	f040 816c 	bne.w	8007672 <_dtoa_r+0x8ba>
 800739a:	2200      	movs	r2, #0
 800739c:	4b89      	ldr	r3, [pc, #548]	; (80075c4 <_dtoa_r+0x80c>)
 800739e:	4630      	mov	r0, r6
 80073a0:	4639      	mov	r1, r7
 80073a2:	f7f9 f945 	bl	8000630 <__aeabi_dmul>
 80073a6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80073aa:	f7f9 fbc7 	bl	8000b3c <__aeabi_dcmpge>
 80073ae:	4645      	mov	r5, r8
 80073b0:	4646      	mov	r6, r8
 80073b2:	2800      	cmp	r0, #0
 80073b4:	f040 815f 	bne.w	8007676 <_dtoa_r+0x8be>
 80073b8:	e166      	b.n	8007688 <_dtoa_r+0x8d0>
 80073ba:	9c04      	ldr	r4, [sp, #16]
 80073bc:	4632      	mov	r2, r6
 80073be:	463b      	mov	r3, r7
 80073c0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80073c4:	f7f9 fa5e 	bl	8000884 <__aeabi_ddiv>
 80073c8:	f7f9 fbe2 	bl	8000b90 <__aeabi_d2iz>
 80073cc:	4605      	mov	r5, r0
 80073ce:	f7f9 f8c9 	bl	8000564 <__aeabi_i2d>
 80073d2:	4632      	mov	r2, r6
 80073d4:	463b      	mov	r3, r7
 80073d6:	f7f9 f92b 	bl	8000630 <__aeabi_dmul>
 80073da:	460b      	mov	r3, r1
 80073dc:	4602      	mov	r2, r0
 80073de:	e9dd 0100 	ldrd	r0, r1, [sp]
 80073e2:	f7f8 ff71 	bl	80002c8 <__aeabi_dsub>
 80073e6:	f105 0e30 	add.w	lr, r5, #48	; 0x30
 80073ea:	f804 eb01 	strb.w	lr, [r4], #1
 80073ee:	9b04      	ldr	r3, [sp, #16]
 80073f0:	ebc3 0e04 	rsb	lr, r3, r4
 80073f4:	45f0      	cmp	r8, lr
 80073f6:	e9cd 0100 	strd	r0, r1, [sp]
 80073fa:	d12e      	bne.n	800745a <_dtoa_r+0x6a2>
 80073fc:	4602      	mov	r2, r0
 80073fe:	460b      	mov	r3, r1
 8007400:	f7f8 ff64 	bl	80002cc <__adddf3>
 8007404:	4680      	mov	r8, r0
 8007406:	4689      	mov	r9, r1
 8007408:	4602      	mov	r2, r0
 800740a:	460b      	mov	r3, r1
 800740c:	4630      	mov	r0, r6
 800740e:	4639      	mov	r1, r7
 8007410:	f7f9 fb80 	bl	8000b14 <__aeabi_dcmplt>
 8007414:	b978      	cbnz	r0, 8007436 <_dtoa_r+0x67e>
 8007416:	4642      	mov	r2, r8
 8007418:	464b      	mov	r3, r9
 800741a:	4630      	mov	r0, r6
 800741c:	4639      	mov	r1, r7
 800741e:	f7f9 fb6f 	bl	8000b00 <__aeabi_dcmpeq>
 8007422:	2800      	cmp	r0, #0
 8007424:	f000 8247 	beq.w	80078b6 <_dtoa_r+0xafe>
 8007428:	07e9      	lsls	r1, r5, #31
 800742a:	d404      	bmi.n	8007436 <_dtoa_r+0x67e>
 800742c:	e243      	b.n	80078b6 <_dtoa_r+0xafe>
 800742e:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 8007432:	e000      	b.n	8007436 <_dtoa_r+0x67e>
 8007434:	461c      	mov	r4, r3
 8007436:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 800743a:	2a39      	cmp	r2, #57	; 0x39
 800743c:	f104 33ff 	add.w	r3, r4, #4294967295
 8007440:	d107      	bne.n	8007452 <_dtoa_r+0x69a>
 8007442:	9a04      	ldr	r2, [sp, #16]
 8007444:	429a      	cmp	r2, r3
 8007446:	d1f5      	bne.n	8007434 <_dtoa_r+0x67c>
 8007448:	9904      	ldr	r1, [sp, #16]
 800744a:	2230      	movs	r2, #48	; 0x30
 800744c:	f10b 0b01 	add.w	fp, fp, #1
 8007450:	700a      	strb	r2, [r1, #0]
 8007452:	781a      	ldrb	r2, [r3, #0]
 8007454:	3201      	adds	r2, #1
 8007456:	701a      	strb	r2, [r3, #0]
 8007458:	e22d      	b.n	80078b6 <_dtoa_r+0xafe>
 800745a:	2200      	movs	r2, #0
 800745c:	4b5a      	ldr	r3, [pc, #360]	; (80075c8 <_dtoa_r+0x810>)
 800745e:	f7f9 f8e7 	bl	8000630 <__aeabi_dmul>
 8007462:	2200      	movs	r2, #0
 8007464:	2300      	movs	r3, #0
 8007466:	e9cd 0100 	strd	r0, r1, [sp]
 800746a:	f7f9 fb49 	bl	8000b00 <__aeabi_dcmpeq>
 800746e:	2800      	cmp	r0, #0
 8007470:	d0a4      	beq.n	80073bc <_dtoa_r+0x604>
 8007472:	e220      	b.n	80078b6 <_dtoa_r+0xafe>
 8007474:	9a08      	ldr	r2, [sp, #32]
 8007476:	2a00      	cmp	r2, #0
 8007478:	d02d      	beq.n	80074d6 <_dtoa_r+0x71e>
 800747a:	9a06      	ldr	r2, [sp, #24]
 800747c:	2a01      	cmp	r2, #1
 800747e:	dc0a      	bgt.n	8007496 <_dtoa_r+0x6de>
 8007480:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007482:	b112      	cbz	r2, 800748a <_dtoa_r+0x6d2>
 8007484:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007488:	e002      	b.n	8007490 <_dtoa_r+0x6d8>
 800748a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800748c:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007490:	9d07      	ldr	r5, [sp, #28]
 8007492:	464c      	mov	r4, r9
 8007494:	e015      	b.n	80074c2 <_dtoa_r+0x70a>
 8007496:	9b07      	ldr	r3, [sp, #28]
 8007498:	f108 35ff 	add.w	r5, r8, #4294967295
 800749c:	42ab      	cmp	r3, r5
 800749e:	bfbf      	itttt	lt
 80074a0:	9b07      	ldrlt	r3, [sp, #28]
 80074a2:	9507      	strlt	r5, [sp, #28]
 80074a4:	1aea      	sublt	r2, r5, r3
 80074a6:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 80074a8:	bfb7      	itett	lt
 80074aa:	189b      	addlt	r3, r3, r2
 80074ac:	1b5d      	subge	r5, r3, r5
 80074ae:	930c      	strlt	r3, [sp, #48]	; 0x30
 80074b0:	2500      	movlt	r5, #0
 80074b2:	f1b8 0f00 	cmp.w	r8, #0
 80074b6:	bfb9      	ittee	lt
 80074b8:	ebc8 0409 	rsblt	r4, r8, r9
 80074bc:	2300      	movlt	r3, #0
 80074be:	464c      	movge	r4, r9
 80074c0:	4643      	movge	r3, r8
 80074c2:	9a05      	ldr	r2, [sp, #20]
 80074c4:	2101      	movs	r1, #1
 80074c6:	441a      	add	r2, r3
 80074c8:	4650      	mov	r0, sl
 80074ca:	4499      	add	r9, r3
 80074cc:	9205      	str	r2, [sp, #20]
 80074ce:	f000 fd20 	bl	8007f12 <__i2b>
 80074d2:	4606      	mov	r6, r0
 80074d4:	e002      	b.n	80074dc <_dtoa_r+0x724>
 80074d6:	9d07      	ldr	r5, [sp, #28]
 80074d8:	9e08      	ldr	r6, [sp, #32]
 80074da:	464c      	mov	r4, r9
 80074dc:	b15c      	cbz	r4, 80074f6 <_dtoa_r+0x73e>
 80074de:	9b05      	ldr	r3, [sp, #20]
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	dd08      	ble.n	80074f6 <_dtoa_r+0x73e>
 80074e4:	42a3      	cmp	r3, r4
 80074e6:	9a05      	ldr	r2, [sp, #20]
 80074e8:	bfa8      	it	ge
 80074ea:	4623      	movge	r3, r4
 80074ec:	ebc3 0909 	rsb	r9, r3, r9
 80074f0:	1ae4      	subs	r4, r4, r3
 80074f2:	1ad3      	subs	r3, r2, r3
 80074f4:	9305      	str	r3, [sp, #20]
 80074f6:	9b07      	ldr	r3, [sp, #28]
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	dd1d      	ble.n	8007538 <_dtoa_r+0x780>
 80074fc:	9b08      	ldr	r3, [sp, #32]
 80074fe:	b1ab      	cbz	r3, 800752c <_dtoa_r+0x774>
 8007500:	b185      	cbz	r5, 8007524 <_dtoa_r+0x76c>
 8007502:	4631      	mov	r1, r6
 8007504:	462a      	mov	r2, r5
 8007506:	4650      	mov	r0, sl
 8007508:	f000 fd9e 	bl	8008048 <__pow5mult>
 800750c:	9a02      	ldr	r2, [sp, #8]
 800750e:	4601      	mov	r1, r0
 8007510:	4606      	mov	r6, r0
 8007512:	4650      	mov	r0, sl
 8007514:	f000 fd06 	bl	8007f24 <__multiply>
 8007518:	9902      	ldr	r1, [sp, #8]
 800751a:	4607      	mov	r7, r0
 800751c:	4650      	mov	r0, sl
 800751e:	f000 fc59 	bl	8007dd4 <_Bfree>
 8007522:	9702      	str	r7, [sp, #8]
 8007524:	9b07      	ldr	r3, [sp, #28]
 8007526:	1b5a      	subs	r2, r3, r5
 8007528:	d006      	beq.n	8007538 <_dtoa_r+0x780>
 800752a:	e000      	b.n	800752e <_dtoa_r+0x776>
 800752c:	9a07      	ldr	r2, [sp, #28]
 800752e:	9902      	ldr	r1, [sp, #8]
 8007530:	4650      	mov	r0, sl
 8007532:	f000 fd89 	bl	8008048 <__pow5mult>
 8007536:	9002      	str	r0, [sp, #8]
 8007538:	2101      	movs	r1, #1
 800753a:	4650      	mov	r0, sl
 800753c:	f000 fce9 	bl	8007f12 <__i2b>
 8007540:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007542:	4605      	mov	r5, r0
 8007544:	b35b      	cbz	r3, 800759e <_dtoa_r+0x7e6>
 8007546:	461a      	mov	r2, r3
 8007548:	4601      	mov	r1, r0
 800754a:	4650      	mov	r0, sl
 800754c:	f000 fd7c 	bl	8008048 <__pow5mult>
 8007550:	9b06      	ldr	r3, [sp, #24]
 8007552:	2b01      	cmp	r3, #1
 8007554:	4605      	mov	r5, r0
 8007556:	dc18      	bgt.n	800758a <_dtoa_r+0x7d2>
 8007558:	9b00      	ldr	r3, [sp, #0]
 800755a:	b983      	cbnz	r3, 800757e <_dtoa_r+0x7c6>
 800755c:	9b01      	ldr	r3, [sp, #4]
 800755e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007562:	b973      	cbnz	r3, 8007582 <_dtoa_r+0x7ca>
 8007564:	9b01      	ldr	r3, [sp, #4]
 8007566:	f023 4700 	bic.w	r7, r3, #2147483648	; 0x80000000
 800756a:	0d3f      	lsrs	r7, r7, #20
 800756c:	053f      	lsls	r7, r7, #20
 800756e:	b14f      	cbz	r7, 8007584 <_dtoa_r+0x7cc>
 8007570:	9b05      	ldr	r3, [sp, #20]
 8007572:	3301      	adds	r3, #1
 8007574:	f109 0901 	add.w	r9, r9, #1
 8007578:	9305      	str	r3, [sp, #20]
 800757a:	2701      	movs	r7, #1
 800757c:	e002      	b.n	8007584 <_dtoa_r+0x7cc>
 800757e:	2700      	movs	r7, #0
 8007580:	e000      	b.n	8007584 <_dtoa_r+0x7cc>
 8007582:	9f00      	ldr	r7, [sp, #0]
 8007584:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007586:	b173      	cbz	r3, 80075a6 <_dtoa_r+0x7ee>
 8007588:	e000      	b.n	800758c <_dtoa_r+0x7d4>
 800758a:	2700      	movs	r7, #0
 800758c:	692b      	ldr	r3, [r5, #16]
 800758e:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8007592:	6918      	ldr	r0, [r3, #16]
 8007594:	f000 fc70 	bl	8007e78 <__hi0bits>
 8007598:	f1c0 0020 	rsb	r0, r0, #32
 800759c:	e004      	b.n	80075a8 <_dtoa_r+0x7f0>
 800759e:	9b06      	ldr	r3, [sp, #24]
 80075a0:	2b01      	cmp	r3, #1
 80075a2:	ddd9      	ble.n	8007558 <_dtoa_r+0x7a0>
 80075a4:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 80075a6:	2001      	movs	r0, #1
 80075a8:	9b05      	ldr	r3, [sp, #20]
 80075aa:	4418      	add	r0, r3
 80075ac:	f010 001f 	ands.w	r0, r0, #31
 80075b0:	d00e      	beq.n	80075d0 <_dtoa_r+0x818>
 80075b2:	f1c0 0320 	rsb	r3, r0, #32
 80075b6:	2b04      	cmp	r3, #4
 80075b8:	dd08      	ble.n	80075cc <_dtoa_r+0x814>
 80075ba:	f1c0 001c 	rsb	r0, r0, #28
 80075be:	e008      	b.n	80075d2 <_dtoa_r+0x81a>
 80075c0:	08008f48 	.word	0x08008f48
 80075c4:	40140000 	.word	0x40140000
 80075c8:	40240000 	.word	0x40240000
 80075cc:	d006      	beq.n	80075dc <_dtoa_r+0x824>
 80075ce:	4618      	mov	r0, r3
 80075d0:	301c      	adds	r0, #28
 80075d2:	9b05      	ldr	r3, [sp, #20]
 80075d4:	4403      	add	r3, r0
 80075d6:	4481      	add	r9, r0
 80075d8:	4404      	add	r4, r0
 80075da:	9305      	str	r3, [sp, #20]
 80075dc:	f1b9 0f00 	cmp.w	r9, #0
 80075e0:	dd05      	ble.n	80075ee <_dtoa_r+0x836>
 80075e2:	464a      	mov	r2, r9
 80075e4:	9902      	ldr	r1, [sp, #8]
 80075e6:	4650      	mov	r0, sl
 80075e8:	f000 fd7c 	bl	80080e4 <__lshift>
 80075ec:	9002      	str	r0, [sp, #8]
 80075ee:	9b05      	ldr	r3, [sp, #20]
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	dd05      	ble.n	8007600 <_dtoa_r+0x848>
 80075f4:	4629      	mov	r1, r5
 80075f6:	461a      	mov	r2, r3
 80075f8:	4650      	mov	r0, sl
 80075fa:	f000 fd73 	bl	80080e4 <__lshift>
 80075fe:	4605      	mov	r5, r0
 8007600:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007602:	b1eb      	cbz	r3, 8007640 <_dtoa_r+0x888>
 8007604:	4629      	mov	r1, r5
 8007606:	9802      	ldr	r0, [sp, #8]
 8007608:	f000 fdbd 	bl	8008186 <__mcmp>
 800760c:	2800      	cmp	r0, #0
 800760e:	da17      	bge.n	8007640 <_dtoa_r+0x888>
 8007610:	2300      	movs	r3, #0
 8007612:	220a      	movs	r2, #10
 8007614:	9902      	ldr	r1, [sp, #8]
 8007616:	4650      	mov	r0, sl
 8007618:	f000 fbf3 	bl	8007e02 <__multadd>
 800761c:	9b08      	ldr	r3, [sp, #32]
 800761e:	9002      	str	r0, [sp, #8]
 8007620:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007624:	2b00      	cmp	r3, #0
 8007626:	f000 8158 	beq.w	80078da <_dtoa_r+0xb22>
 800762a:	2300      	movs	r3, #0
 800762c:	4631      	mov	r1, r6
 800762e:	220a      	movs	r2, #10
 8007630:	4650      	mov	r0, sl
 8007632:	f000 fbe6 	bl	8007e02 <__multadd>
 8007636:	9b03      	ldr	r3, [sp, #12]
 8007638:	2b00      	cmp	r3, #0
 800763a:	4606      	mov	r6, r0
 800763c:	dc37      	bgt.n	80076ae <_dtoa_r+0x8f6>
 800763e:	e033      	b.n	80076a8 <_dtoa_r+0x8f0>
 8007640:	f1b8 0f00 	cmp.w	r8, #0
 8007644:	dc2a      	bgt.n	800769c <_dtoa_r+0x8e4>
 8007646:	9b06      	ldr	r3, [sp, #24]
 8007648:	2b02      	cmp	r3, #2
 800764a:	dd27      	ble.n	800769c <_dtoa_r+0x8e4>
 800764c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007650:	9b03      	ldr	r3, [sp, #12]
 8007652:	b983      	cbnz	r3, 8007676 <_dtoa_r+0x8be>
 8007654:	4629      	mov	r1, r5
 8007656:	2205      	movs	r2, #5
 8007658:	4650      	mov	r0, sl
 800765a:	f000 fbd2 	bl	8007e02 <__multadd>
 800765e:	4601      	mov	r1, r0
 8007660:	4605      	mov	r5, r0
 8007662:	9802      	ldr	r0, [sp, #8]
 8007664:	f000 fd8f 	bl	8008186 <__mcmp>
 8007668:	2800      	cmp	r0, #0
 800766a:	dc0d      	bgt.n	8007688 <_dtoa_r+0x8d0>
 800766c:	e003      	b.n	8007676 <_dtoa_r+0x8be>
 800766e:	463d      	mov	r5, r7
 8007670:	e000      	b.n	8007674 <_dtoa_r+0x8bc>
 8007672:	2500      	movs	r5, #0
 8007674:	462e      	mov	r6, r5
 8007676:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007678:	9c04      	ldr	r4, [sp, #16]
 800767a:	ea6f 0b03 	mvn.w	fp, r3
 800767e:	e00a      	b.n	8007696 <_dtoa_r+0x8de>
 8007680:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 8007684:	463d      	mov	r5, r7
 8007686:	463e      	mov	r6, r7
 8007688:	9b04      	ldr	r3, [sp, #16]
 800768a:	9a04      	ldr	r2, [sp, #16]
 800768c:	1c5c      	adds	r4, r3, #1
 800768e:	2331      	movs	r3, #49	; 0x31
 8007690:	7013      	strb	r3, [r2, #0]
 8007692:	f10b 0b01 	add.w	fp, fp, #1
 8007696:	46b0      	mov	r8, r6
 8007698:	2600      	movs	r6, #0
 800769a:	e0f7      	b.n	800788c <_dtoa_r+0xad4>
 800769c:	9b08      	ldr	r3, [sp, #32]
 800769e:	f8cd 800c 	str.w	r8, [sp, #12]
 80076a2:	b923      	cbnz	r3, 80076ae <_dtoa_r+0x8f6>
 80076a4:	9c04      	ldr	r4, [sp, #16]
 80076a6:	e0b1      	b.n	800780c <_dtoa_r+0xa54>
 80076a8:	9b06      	ldr	r3, [sp, #24]
 80076aa:	2b02      	cmp	r3, #2
 80076ac:	dcd0      	bgt.n	8007650 <_dtoa_r+0x898>
 80076ae:	2c00      	cmp	r4, #0
 80076b0:	dd05      	ble.n	80076be <_dtoa_r+0x906>
 80076b2:	4631      	mov	r1, r6
 80076b4:	4622      	mov	r2, r4
 80076b6:	4650      	mov	r0, sl
 80076b8:	f000 fd14 	bl	80080e4 <__lshift>
 80076bc:	4606      	mov	r6, r0
 80076be:	b19f      	cbz	r7, 80076e8 <_dtoa_r+0x930>
 80076c0:	6871      	ldr	r1, [r6, #4]
 80076c2:	4650      	mov	r0, sl
 80076c4:	f000 fb51 	bl	8007d6a <_Balloc>
 80076c8:	6932      	ldr	r2, [r6, #16]
 80076ca:	3202      	adds	r2, #2
 80076cc:	4604      	mov	r4, r0
 80076ce:	0092      	lsls	r2, r2, #2
 80076d0:	f106 010c 	add.w	r1, r6, #12
 80076d4:	300c      	adds	r0, #12
 80076d6:	f000 fb3b 	bl	8007d50 <memcpy>
 80076da:	2201      	movs	r2, #1
 80076dc:	4621      	mov	r1, r4
 80076de:	4650      	mov	r0, sl
 80076e0:	f000 fd00 	bl	80080e4 <__lshift>
 80076e4:	4680      	mov	r8, r0
 80076e6:	e000      	b.n	80076ea <_dtoa_r+0x932>
 80076e8:	46b0      	mov	r8, r6
 80076ea:	9b00      	ldr	r3, [sp, #0]
 80076ec:	f8dd 9010 	ldr.w	r9, [sp, #16]
 80076f0:	f003 0301 	and.w	r3, r3, #1
 80076f4:	9305      	str	r3, [sp, #20]
 80076f6:	4629      	mov	r1, r5
 80076f8:	9802      	ldr	r0, [sp, #8]
 80076fa:	f7ff facb 	bl	8006c94 <quorem>
 80076fe:	4631      	mov	r1, r6
 8007700:	4604      	mov	r4, r0
 8007702:	f100 0730 	add.w	r7, r0, #48	; 0x30
 8007706:	9802      	ldr	r0, [sp, #8]
 8007708:	f000 fd3d 	bl	8008186 <__mcmp>
 800770c:	4642      	mov	r2, r8
 800770e:	9000      	str	r0, [sp, #0]
 8007710:	4629      	mov	r1, r5
 8007712:	4650      	mov	r0, sl
 8007714:	f000 fd53 	bl	80081be <__mdiff>
 8007718:	68c3      	ldr	r3, [r0, #12]
 800771a:	4602      	mov	r2, r0
 800771c:	b93b      	cbnz	r3, 800772e <_dtoa_r+0x976>
 800771e:	4601      	mov	r1, r0
 8007720:	9007      	str	r0, [sp, #28]
 8007722:	9802      	ldr	r0, [sp, #8]
 8007724:	f000 fd2f 	bl	8008186 <__mcmp>
 8007728:	9a07      	ldr	r2, [sp, #28]
 800772a:	4603      	mov	r3, r0
 800772c:	e000      	b.n	8007730 <_dtoa_r+0x978>
 800772e:	2301      	movs	r3, #1
 8007730:	4611      	mov	r1, r2
 8007732:	4650      	mov	r0, sl
 8007734:	9307      	str	r3, [sp, #28]
 8007736:	f000 fb4d 	bl	8007dd4 <_Bfree>
 800773a:	9b07      	ldr	r3, [sp, #28]
 800773c:	b94b      	cbnz	r3, 8007752 <_dtoa_r+0x99a>
 800773e:	9a06      	ldr	r2, [sp, #24]
 8007740:	b93a      	cbnz	r2, 8007752 <_dtoa_r+0x99a>
 8007742:	9a05      	ldr	r2, [sp, #20]
 8007744:	b92a      	cbnz	r2, 8007752 <_dtoa_r+0x99a>
 8007746:	2f39      	cmp	r7, #57	; 0x39
 8007748:	d028      	beq.n	800779c <_dtoa_r+0x9e4>
 800774a:	9b00      	ldr	r3, [sp, #0]
 800774c:	2b00      	cmp	r3, #0
 800774e:	dc1a      	bgt.n	8007786 <_dtoa_r+0x9ce>
 8007750:	e01b      	b.n	800778a <_dtoa_r+0x9d2>
 8007752:	9a00      	ldr	r2, [sp, #0]
 8007754:	2a00      	cmp	r2, #0
 8007756:	db04      	blt.n	8007762 <_dtoa_r+0x9aa>
 8007758:	d11a      	bne.n	8007790 <_dtoa_r+0x9d8>
 800775a:	9a06      	ldr	r2, [sp, #24]
 800775c:	b9c2      	cbnz	r2, 8007790 <_dtoa_r+0x9d8>
 800775e:	9a05      	ldr	r2, [sp, #20]
 8007760:	b9b2      	cbnz	r2, 8007790 <_dtoa_r+0x9d8>
 8007762:	2b00      	cmp	r3, #0
 8007764:	dd11      	ble.n	800778a <_dtoa_r+0x9d2>
 8007766:	2201      	movs	r2, #1
 8007768:	9902      	ldr	r1, [sp, #8]
 800776a:	4650      	mov	r0, sl
 800776c:	f000 fcba 	bl	80080e4 <__lshift>
 8007770:	4629      	mov	r1, r5
 8007772:	9002      	str	r0, [sp, #8]
 8007774:	f000 fd07 	bl	8008186 <__mcmp>
 8007778:	2800      	cmp	r0, #0
 800777a:	dc02      	bgt.n	8007782 <_dtoa_r+0x9ca>
 800777c:	d105      	bne.n	800778a <_dtoa_r+0x9d2>
 800777e:	07fa      	lsls	r2, r7, #31
 8007780:	d503      	bpl.n	800778a <_dtoa_r+0x9d2>
 8007782:	2f39      	cmp	r7, #57	; 0x39
 8007784:	d00a      	beq.n	800779c <_dtoa_r+0x9e4>
 8007786:	f104 0731 	add.w	r7, r4, #49	; 0x31
 800778a:	f109 0401 	add.w	r4, r9, #1
 800778e:	e00c      	b.n	80077aa <_dtoa_r+0x9f2>
 8007790:	2b00      	cmp	r3, #0
 8007792:	f109 0401 	add.w	r4, r9, #1
 8007796:	dd0b      	ble.n	80077b0 <_dtoa_r+0x9f8>
 8007798:	2f39      	cmp	r7, #57	; 0x39
 800779a:	d105      	bne.n	80077a8 <_dtoa_r+0x9f0>
 800779c:	2339      	movs	r3, #57	; 0x39
 800779e:	f889 3000 	strb.w	r3, [r9]
 80077a2:	f109 0901 	add.w	r9, r9, #1
 80077a6:	e054      	b.n	8007852 <_dtoa_r+0xa9a>
 80077a8:	3701      	adds	r7, #1
 80077aa:	f889 7000 	strb.w	r7, [r9]
 80077ae:	e06d      	b.n	800788c <_dtoa_r+0xad4>
 80077b0:	9b04      	ldr	r3, [sp, #16]
 80077b2:	9a03      	ldr	r2, [sp, #12]
 80077b4:	f804 7c01 	strb.w	r7, [r4, #-1]
 80077b8:	1ae3      	subs	r3, r4, r3
 80077ba:	4293      	cmp	r3, r2
 80077bc:	46a1      	mov	r9, r4
 80077be:	d03a      	beq.n	8007836 <_dtoa_r+0xa7e>
 80077c0:	2300      	movs	r3, #0
 80077c2:	220a      	movs	r2, #10
 80077c4:	9902      	ldr	r1, [sp, #8]
 80077c6:	4650      	mov	r0, sl
 80077c8:	f000 fb1b 	bl	8007e02 <__multadd>
 80077cc:	4546      	cmp	r6, r8
 80077ce:	9002      	str	r0, [sp, #8]
 80077d0:	f04f 0300 	mov.w	r3, #0
 80077d4:	f04f 020a 	mov.w	r2, #10
 80077d8:	4631      	mov	r1, r6
 80077da:	4650      	mov	r0, sl
 80077dc:	d104      	bne.n	80077e8 <_dtoa_r+0xa30>
 80077de:	f000 fb10 	bl	8007e02 <__multadd>
 80077e2:	4606      	mov	r6, r0
 80077e4:	4680      	mov	r8, r0
 80077e6:	e786      	b.n	80076f6 <_dtoa_r+0x93e>
 80077e8:	f000 fb0b 	bl	8007e02 <__multadd>
 80077ec:	4641      	mov	r1, r8
 80077ee:	4606      	mov	r6, r0
 80077f0:	2300      	movs	r3, #0
 80077f2:	220a      	movs	r2, #10
 80077f4:	4650      	mov	r0, sl
 80077f6:	f000 fb04 	bl	8007e02 <__multadd>
 80077fa:	4680      	mov	r8, r0
 80077fc:	e77b      	b.n	80076f6 <_dtoa_r+0x93e>
 80077fe:	2300      	movs	r3, #0
 8007800:	220a      	movs	r2, #10
 8007802:	9902      	ldr	r1, [sp, #8]
 8007804:	4650      	mov	r0, sl
 8007806:	f000 fafc 	bl	8007e02 <__multadd>
 800780a:	9002      	str	r0, [sp, #8]
 800780c:	4629      	mov	r1, r5
 800780e:	9802      	ldr	r0, [sp, #8]
 8007810:	f7ff fa40 	bl	8006c94 <quorem>
 8007814:	f100 0730 	add.w	r7, r0, #48	; 0x30
 8007818:	f804 7b01 	strb.w	r7, [r4], #1
 800781c:	9b04      	ldr	r3, [sp, #16]
 800781e:	9a03      	ldr	r2, [sp, #12]
 8007820:	1ae3      	subs	r3, r4, r3
 8007822:	4293      	cmp	r3, r2
 8007824:	dbeb      	blt.n	80077fe <_dtoa_r+0xa46>
 8007826:	9b04      	ldr	r3, [sp, #16]
 8007828:	2a01      	cmp	r2, #1
 800782a:	bfac      	ite	ge
 800782c:	189b      	addge	r3, r3, r2
 800782e:	3301      	addlt	r3, #1
 8007830:	46b0      	mov	r8, r6
 8007832:	4699      	mov	r9, r3
 8007834:	2600      	movs	r6, #0
 8007836:	2201      	movs	r2, #1
 8007838:	9902      	ldr	r1, [sp, #8]
 800783a:	4650      	mov	r0, sl
 800783c:	f000 fc52 	bl	80080e4 <__lshift>
 8007840:	4629      	mov	r1, r5
 8007842:	9002      	str	r0, [sp, #8]
 8007844:	f000 fc9f 	bl	8008186 <__mcmp>
 8007848:	2800      	cmp	r0, #0
 800784a:	dc02      	bgt.n	8007852 <_dtoa_r+0xa9a>
 800784c:	d115      	bne.n	800787a <_dtoa_r+0xac2>
 800784e:	07fb      	lsls	r3, r7, #31
 8007850:	d513      	bpl.n	800787a <_dtoa_r+0xac2>
 8007852:	464c      	mov	r4, r9
 8007854:	f814 3c01 	ldrb.w	r3, [r4, #-1]
 8007858:	2b39      	cmp	r3, #57	; 0x39
 800785a:	f104 32ff 	add.w	r2, r4, #4294967295
 800785e:	d109      	bne.n	8007874 <_dtoa_r+0xabc>
 8007860:	9b04      	ldr	r3, [sp, #16]
 8007862:	4293      	cmp	r3, r2
 8007864:	d104      	bne.n	8007870 <_dtoa_r+0xab8>
 8007866:	f10b 0b01 	add.w	fp, fp, #1
 800786a:	2331      	movs	r3, #49	; 0x31
 800786c:	9a04      	ldr	r2, [sp, #16]
 800786e:	e002      	b.n	8007876 <_dtoa_r+0xabe>
 8007870:	4614      	mov	r4, r2
 8007872:	e7ef      	b.n	8007854 <_dtoa_r+0xa9c>
 8007874:	3301      	adds	r3, #1
 8007876:	7013      	strb	r3, [r2, #0]
 8007878:	e008      	b.n	800788c <_dtoa_r+0xad4>
 800787a:	464c      	mov	r4, r9
 800787c:	f814 3c01 	ldrb.w	r3, [r4, #-1]
 8007880:	2b30      	cmp	r3, #48	; 0x30
 8007882:	f104 32ff 	add.w	r2, r4, #4294967295
 8007886:	d101      	bne.n	800788c <_dtoa_r+0xad4>
 8007888:	4614      	mov	r4, r2
 800788a:	e7f7      	b.n	800787c <_dtoa_r+0xac4>
 800788c:	4629      	mov	r1, r5
 800788e:	4650      	mov	r0, sl
 8007890:	f000 faa0 	bl	8007dd4 <_Bfree>
 8007894:	f1b8 0f00 	cmp.w	r8, #0
 8007898:	d00d      	beq.n	80078b6 <_dtoa_r+0xafe>
 800789a:	b12e      	cbz	r6, 80078a8 <_dtoa_r+0xaf0>
 800789c:	4546      	cmp	r6, r8
 800789e:	d003      	beq.n	80078a8 <_dtoa_r+0xaf0>
 80078a0:	4631      	mov	r1, r6
 80078a2:	4650      	mov	r0, sl
 80078a4:	f000 fa96 	bl	8007dd4 <_Bfree>
 80078a8:	4641      	mov	r1, r8
 80078aa:	4650      	mov	r0, sl
 80078ac:	f000 fa92 	bl	8007dd4 <_Bfree>
 80078b0:	e001      	b.n	80078b6 <_dtoa_r+0xafe>
 80078b2:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 80078b6:	9902      	ldr	r1, [sp, #8]
 80078b8:	4650      	mov	r0, sl
 80078ba:	f000 fa8b 	bl	8007dd4 <_Bfree>
 80078be:	2300      	movs	r3, #0
 80078c0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80078c2:	7023      	strb	r3, [r4, #0]
 80078c4:	f10b 0301 	add.w	r3, fp, #1
 80078c8:	6013      	str	r3, [r2, #0]
 80078ca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80078cc:	b11b      	cbz	r3, 80078d6 <_dtoa_r+0xb1e>
 80078ce:	601c      	str	r4, [r3, #0]
 80078d0:	e001      	b.n	80078d6 <_dtoa_r+0xb1e>
 80078d2:	4808      	ldr	r0, [pc, #32]	; (80078f4 <_dtoa_r+0xb3c>)
 80078d4:	e00a      	b.n	80078ec <_dtoa_r+0xb34>
 80078d6:	9804      	ldr	r0, [sp, #16]
 80078d8:	e008      	b.n	80078ec <_dtoa_r+0xb34>
 80078da:	9b03      	ldr	r3, [sp, #12]
 80078dc:	2b00      	cmp	r3, #0
 80078de:	f73f aee1 	bgt.w	80076a4 <_dtoa_r+0x8ec>
 80078e2:	9b06      	ldr	r3, [sp, #24]
 80078e4:	2b02      	cmp	r3, #2
 80078e6:	f77f aedd 	ble.w	80076a4 <_dtoa_r+0x8ec>
 80078ea:	e6b1      	b.n	8007650 <_dtoa_r+0x898>
 80078ec:	b017      	add	sp, #92	; 0x5c
 80078ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078f2:	bf00      	nop
 80078f4:	08008f1a 	.word	0x08008f1a

080078f8 <_localeconv_r>:
 80078f8:	4800      	ldr	r0, [pc, #0]	; (80078fc <_localeconv_r+0x4>)
 80078fa:	4770      	bx	lr
 80078fc:	200000f8 	.word	0x200000f8

08007900 <malloc>:
 8007900:	4b02      	ldr	r3, [pc, #8]	; (800790c <malloc+0xc>)
 8007902:	4601      	mov	r1, r0
 8007904:	6818      	ldr	r0, [r3, #0]
 8007906:	f000 b803 	b.w	8007910 <_malloc_r>
 800790a:	bf00      	nop
 800790c:	200000f4 	.word	0x200000f4

08007910 <_malloc_r>:
 8007910:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007914:	f101 040b 	add.w	r4, r1, #11
 8007918:	2c16      	cmp	r4, #22
 800791a:	b085      	sub	sp, #20
 800791c:	4681      	mov	r9, r0
 800791e:	d903      	bls.n	8007928 <_malloc_r+0x18>
 8007920:	f034 0407 	bics.w	r4, r4, #7
 8007924:	d501      	bpl.n	800792a <_malloc_r+0x1a>
 8007926:	e002      	b.n	800792e <_malloc_r+0x1e>
 8007928:	2410      	movs	r4, #16
 800792a:	428c      	cmp	r4, r1
 800792c:	d203      	bcs.n	8007936 <_malloc_r+0x26>
 800792e:	230c      	movs	r3, #12
 8007930:	f8c9 3000 	str.w	r3, [r9]
 8007934:	e1ea      	b.n	8007d0c <_malloc_r+0x3fc>
 8007936:	4648      	mov	r0, r9
 8007938:	f000 fa15 	bl	8007d66 <__malloc_lock>
 800793c:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 8007940:	4d9e      	ldr	r5, [pc, #632]	; (8007bbc <_malloc_r+0x2ac>)
 8007942:	d217      	bcs.n	8007974 <_malloc_r+0x64>
 8007944:	f104 0208 	add.w	r2, r4, #8
 8007948:	442a      	add	r2, r5
 800794a:	f1a2 0108 	sub.w	r1, r2, #8
 800794e:	6856      	ldr	r6, [r2, #4]
 8007950:	428e      	cmp	r6, r1
 8007952:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 8007956:	d102      	bne.n	800795e <_malloc_r+0x4e>
 8007958:	68d6      	ldr	r6, [r2, #12]
 800795a:	42b2      	cmp	r2, r6
 800795c:	d008      	beq.n	8007970 <_malloc_r+0x60>
 800795e:	6873      	ldr	r3, [r6, #4]
 8007960:	68f2      	ldr	r2, [r6, #12]
 8007962:	68b1      	ldr	r1, [r6, #8]
 8007964:	f023 0303 	bic.w	r3, r3, #3
 8007968:	60ca      	str	r2, [r1, #12]
 800796a:	4433      	add	r3, r6
 800796c:	6091      	str	r1, [r2, #8]
 800796e:	e02f      	b.n	80079d0 <_malloc_r+0xc0>
 8007970:	3302      	adds	r3, #2
 8007972:	e03d      	b.n	80079f0 <_malloc_r+0xe0>
 8007974:	0a63      	lsrs	r3, r4, #9
 8007976:	d01a      	beq.n	80079ae <_malloc_r+0x9e>
 8007978:	2b04      	cmp	r3, #4
 800797a:	d802      	bhi.n	8007982 <_malloc_r+0x72>
 800797c:	09a3      	lsrs	r3, r4, #6
 800797e:	3338      	adds	r3, #56	; 0x38
 8007980:	e018      	b.n	80079b4 <_malloc_r+0xa4>
 8007982:	2b14      	cmp	r3, #20
 8007984:	d801      	bhi.n	800798a <_malloc_r+0x7a>
 8007986:	335b      	adds	r3, #91	; 0x5b
 8007988:	e014      	b.n	80079b4 <_malloc_r+0xa4>
 800798a:	2b54      	cmp	r3, #84	; 0x54
 800798c:	d802      	bhi.n	8007994 <_malloc_r+0x84>
 800798e:	0b23      	lsrs	r3, r4, #12
 8007990:	336e      	adds	r3, #110	; 0x6e
 8007992:	e00f      	b.n	80079b4 <_malloc_r+0xa4>
 8007994:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8007998:	d802      	bhi.n	80079a0 <_malloc_r+0x90>
 800799a:	0be3      	lsrs	r3, r4, #15
 800799c:	3377      	adds	r3, #119	; 0x77
 800799e:	e009      	b.n	80079b4 <_malloc_r+0xa4>
 80079a0:	f240 5254 	movw	r2, #1364	; 0x554
 80079a4:	4293      	cmp	r3, r2
 80079a6:	d804      	bhi.n	80079b2 <_malloc_r+0xa2>
 80079a8:	0ca3      	lsrs	r3, r4, #18
 80079aa:	337c      	adds	r3, #124	; 0x7c
 80079ac:	e002      	b.n	80079b4 <_malloc_r+0xa4>
 80079ae:	233f      	movs	r3, #63	; 0x3f
 80079b0:	e000      	b.n	80079b4 <_malloc_r+0xa4>
 80079b2:	237e      	movs	r3, #126	; 0x7e
 80079b4:	1c5a      	adds	r2, r3, #1
 80079b6:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 80079ba:	f1a2 0008 	sub.w	r0, r2, #8
 80079be:	6856      	ldr	r6, [r2, #4]
 80079c0:	e00c      	b.n	80079dc <_malloc_r+0xcc>
 80079c2:	2900      	cmp	r1, #0
 80079c4:	68f1      	ldr	r1, [r6, #12]
 80079c6:	db08      	blt.n	80079da <_malloc_r+0xca>
 80079c8:	68b3      	ldr	r3, [r6, #8]
 80079ca:	60d9      	str	r1, [r3, #12]
 80079cc:	608b      	str	r3, [r1, #8]
 80079ce:	18b3      	adds	r3, r6, r2
 80079d0:	685a      	ldr	r2, [r3, #4]
 80079d2:	f042 0201 	orr.w	r2, r2, #1
 80079d6:	605a      	str	r2, [r3, #4]
 80079d8:	e1a3      	b.n	8007d22 <_malloc_r+0x412>
 80079da:	460e      	mov	r6, r1
 80079dc:	4286      	cmp	r6, r0
 80079de:	d006      	beq.n	80079ee <_malloc_r+0xde>
 80079e0:	6872      	ldr	r2, [r6, #4]
 80079e2:	f022 0203 	bic.w	r2, r2, #3
 80079e6:	1b11      	subs	r1, r2, r4
 80079e8:	290f      	cmp	r1, #15
 80079ea:	ddea      	ble.n	80079c2 <_malloc_r+0xb2>
 80079ec:	3b01      	subs	r3, #1
 80079ee:	3301      	adds	r3, #1
 80079f0:	4a72      	ldr	r2, [pc, #456]	; (8007bbc <_malloc_r+0x2ac>)
 80079f2:	692e      	ldr	r6, [r5, #16]
 80079f4:	f102 0708 	add.w	r7, r2, #8
 80079f8:	42be      	cmp	r6, r7
 80079fa:	4639      	mov	r1, r7
 80079fc:	d079      	beq.n	8007af2 <_malloc_r+0x1e2>
 80079fe:	6870      	ldr	r0, [r6, #4]
 8007a00:	f020 0003 	bic.w	r0, r0, #3
 8007a04:	ebc4 0e00 	rsb	lr, r4, r0
 8007a08:	f1be 0f0f 	cmp.w	lr, #15
 8007a0c:	dd0d      	ble.n	8007a2a <_malloc_r+0x11a>
 8007a0e:	1933      	adds	r3, r6, r4
 8007a10:	f044 0401 	orr.w	r4, r4, #1
 8007a14:	6074      	str	r4, [r6, #4]
 8007a16:	6153      	str	r3, [r2, #20]
 8007a18:	6113      	str	r3, [r2, #16]
 8007a1a:	f04e 0201 	orr.w	r2, lr, #1
 8007a1e:	60df      	str	r7, [r3, #12]
 8007a20:	609f      	str	r7, [r3, #8]
 8007a22:	605a      	str	r2, [r3, #4]
 8007a24:	f843 e00e 	str.w	lr, [r3, lr]
 8007a28:	e17b      	b.n	8007d22 <_malloc_r+0x412>
 8007a2a:	f1be 0f00 	cmp.w	lr, #0
 8007a2e:	6157      	str	r7, [r2, #20]
 8007a30:	6117      	str	r7, [r2, #16]
 8007a32:	db05      	blt.n	8007a40 <_malloc_r+0x130>
 8007a34:	4430      	add	r0, r6
 8007a36:	6843      	ldr	r3, [r0, #4]
 8007a38:	f043 0301 	orr.w	r3, r3, #1
 8007a3c:	6043      	str	r3, [r0, #4]
 8007a3e:	e170      	b.n	8007d22 <_malloc_r+0x412>
 8007a40:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8007a44:	d215      	bcs.n	8007a72 <_malloc_r+0x162>
 8007a46:	08c0      	lsrs	r0, r0, #3
 8007a48:	ea4f 0ea0 	mov.w	lr, r0, asr #2
 8007a4c:	2701      	movs	r7, #1
 8007a4e:	fa07 fe0e 	lsl.w	lr, r7, lr
 8007a52:	6857      	ldr	r7, [r2, #4]
 8007a54:	3001      	adds	r0, #1
 8007a56:	ea4e 0707 	orr.w	r7, lr, r7
 8007a5a:	6057      	str	r7, [r2, #4]
 8007a5c:	eb02 07c0 	add.w	r7, r2, r0, lsl #3
 8007a60:	f852 e030 	ldr.w	lr, [r2, r0, lsl #3]
 8007a64:	f8c6 e008 	str.w	lr, [r6, #8]
 8007a68:	3f08      	subs	r7, #8
 8007a6a:	60f7      	str	r7, [r6, #12]
 8007a6c:	f842 6030 	str.w	r6, [r2, r0, lsl #3]
 8007a70:	e03d      	b.n	8007aee <_malloc_r+0x1de>
 8007a72:	0a42      	lsrs	r2, r0, #9
 8007a74:	2a04      	cmp	r2, #4
 8007a76:	d802      	bhi.n	8007a7e <_malloc_r+0x16e>
 8007a78:	0982      	lsrs	r2, r0, #6
 8007a7a:	3238      	adds	r2, #56	; 0x38
 8007a7c:	e015      	b.n	8007aaa <_malloc_r+0x19a>
 8007a7e:	2a14      	cmp	r2, #20
 8007a80:	d801      	bhi.n	8007a86 <_malloc_r+0x176>
 8007a82:	325b      	adds	r2, #91	; 0x5b
 8007a84:	e011      	b.n	8007aaa <_malloc_r+0x19a>
 8007a86:	2a54      	cmp	r2, #84	; 0x54
 8007a88:	d802      	bhi.n	8007a90 <_malloc_r+0x180>
 8007a8a:	0b02      	lsrs	r2, r0, #12
 8007a8c:	326e      	adds	r2, #110	; 0x6e
 8007a8e:	e00c      	b.n	8007aaa <_malloc_r+0x19a>
 8007a90:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8007a94:	d802      	bhi.n	8007a9c <_malloc_r+0x18c>
 8007a96:	0bc2      	lsrs	r2, r0, #15
 8007a98:	3277      	adds	r2, #119	; 0x77
 8007a9a:	e006      	b.n	8007aaa <_malloc_r+0x19a>
 8007a9c:	f240 5754 	movw	r7, #1364	; 0x554
 8007aa0:	42ba      	cmp	r2, r7
 8007aa2:	bf9a      	itte	ls
 8007aa4:	0c82      	lsrls	r2, r0, #18
 8007aa6:	327c      	addls	r2, #124	; 0x7c
 8007aa8:	227e      	movhi	r2, #126	; 0x7e
 8007aaa:	1c57      	adds	r7, r2, #1
 8007aac:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 8007ab0:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 8007ab4:	f8df c104 	ldr.w	ip, [pc, #260]	; 8007bbc <_malloc_r+0x2ac>
 8007ab8:	45be      	cmp	lr, r7
 8007aba:	d10d      	bne.n	8007ad8 <_malloc_r+0x1c8>
 8007abc:	2001      	movs	r0, #1
 8007abe:	1092      	asrs	r2, r2, #2
 8007ac0:	fa00 f202 	lsl.w	r2, r0, r2
 8007ac4:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8007ac8:	4310      	orrs	r0, r2
 8007aca:	f8cc 0004 	str.w	r0, [ip, #4]
 8007ace:	4672      	mov	r2, lr
 8007ad0:	e009      	b.n	8007ae6 <_malloc_r+0x1d6>
 8007ad2:	68bf      	ldr	r7, [r7, #8]
 8007ad4:	45be      	cmp	lr, r7
 8007ad6:	d004      	beq.n	8007ae2 <_malloc_r+0x1d2>
 8007ad8:	687a      	ldr	r2, [r7, #4]
 8007ada:	f022 0203 	bic.w	r2, r2, #3
 8007ade:	4290      	cmp	r0, r2
 8007ae0:	d3f7      	bcc.n	8007ad2 <_malloc_r+0x1c2>
 8007ae2:	68fa      	ldr	r2, [r7, #12]
 8007ae4:	46be      	mov	lr, r7
 8007ae6:	60f2      	str	r2, [r6, #12]
 8007ae8:	f8c6 e008 	str.w	lr, [r6, #8]
 8007aec:	6096      	str	r6, [r2, #8]
 8007aee:	f8ce 600c 	str.w	r6, [lr, #12]
 8007af2:	2001      	movs	r0, #1
 8007af4:	109a      	asrs	r2, r3, #2
 8007af6:	fa00 f202 	lsl.w	r2, r0, r2
 8007afa:	6868      	ldr	r0, [r5, #4]
 8007afc:	4282      	cmp	r2, r0
 8007afe:	d85f      	bhi.n	8007bc0 <_malloc_r+0x2b0>
 8007b00:	4202      	tst	r2, r0
 8007b02:	d106      	bne.n	8007b12 <_malloc_r+0x202>
 8007b04:	f023 0303 	bic.w	r3, r3, #3
 8007b08:	0052      	lsls	r2, r2, #1
 8007b0a:	4202      	tst	r2, r0
 8007b0c:	f103 0304 	add.w	r3, r3, #4
 8007b10:	d0fa      	beq.n	8007b08 <_malloc_r+0x1f8>
 8007b12:	eb05 08c3 	add.w	r8, r5, r3, lsl #3
 8007b16:	46c2      	mov	sl, r8
 8007b18:	469c      	mov	ip, r3
 8007b1a:	f8da 600c 	ldr.w	r6, [sl, #12]
 8007b1e:	4556      	cmp	r6, sl
 8007b20:	d02c      	beq.n	8007b7c <_malloc_r+0x26c>
 8007b22:	6870      	ldr	r0, [r6, #4]
 8007b24:	68f7      	ldr	r7, [r6, #12]
 8007b26:	f020 0003 	bic.w	r0, r0, #3
 8007b2a:	ebc4 0e00 	rsb	lr, r4, r0
 8007b2e:	f1be 0f0f 	cmp.w	lr, #15
 8007b32:	dd11      	ble.n	8007b58 <_malloc_r+0x248>
 8007b34:	1933      	adds	r3, r6, r4
 8007b36:	f044 0401 	orr.w	r4, r4, #1
 8007b3a:	6074      	str	r4, [r6, #4]
 8007b3c:	f856 2f08 	ldr.w	r2, [r6, #8]!
 8007b40:	60d7      	str	r7, [r2, #12]
 8007b42:	60ba      	str	r2, [r7, #8]
 8007b44:	f04e 0201 	orr.w	r2, lr, #1
 8007b48:	616b      	str	r3, [r5, #20]
 8007b4a:	612b      	str	r3, [r5, #16]
 8007b4c:	60d9      	str	r1, [r3, #12]
 8007b4e:	6099      	str	r1, [r3, #8]
 8007b50:	605a      	str	r2, [r3, #4]
 8007b52:	f843 e00e 	str.w	lr, [r3, lr]
 8007b56:	e00b      	b.n	8007b70 <_malloc_r+0x260>
 8007b58:	f1be 0f00 	cmp.w	lr, #0
 8007b5c:	db0c      	blt.n	8007b78 <_malloc_r+0x268>
 8007b5e:	1833      	adds	r3, r6, r0
 8007b60:	685a      	ldr	r2, [r3, #4]
 8007b62:	f042 0201 	orr.w	r2, r2, #1
 8007b66:	605a      	str	r2, [r3, #4]
 8007b68:	f856 3f08 	ldr.w	r3, [r6, #8]!
 8007b6c:	60df      	str	r7, [r3, #12]
 8007b6e:	60bb      	str	r3, [r7, #8]
 8007b70:	4648      	mov	r0, r9
 8007b72:	f000 f8f9 	bl	8007d68 <__malloc_unlock>
 8007b76:	e0d8      	b.n	8007d2a <_malloc_r+0x41a>
 8007b78:	463e      	mov	r6, r7
 8007b7a:	e7d0      	b.n	8007b1e <_malloc_r+0x20e>
 8007b7c:	f10c 0c01 	add.w	ip, ip, #1
 8007b80:	f01c 0f03 	tst.w	ip, #3
 8007b84:	f10a 0a08 	add.w	sl, sl, #8
 8007b88:	d1c7      	bne.n	8007b1a <_malloc_r+0x20a>
 8007b8a:	0798      	lsls	r0, r3, #30
 8007b8c:	d104      	bne.n	8007b98 <_malloc_r+0x288>
 8007b8e:	686b      	ldr	r3, [r5, #4]
 8007b90:	ea23 0302 	bic.w	r3, r3, r2
 8007b94:	606b      	str	r3, [r5, #4]
 8007b96:	e005      	b.n	8007ba4 <_malloc_r+0x294>
 8007b98:	f858 0908 	ldr.w	r0, [r8], #-8
 8007b9c:	4580      	cmp	r8, r0
 8007b9e:	f103 33ff 	add.w	r3, r3, #4294967295
 8007ba2:	d0f2      	beq.n	8007b8a <_malloc_r+0x27a>
 8007ba4:	6868      	ldr	r0, [r5, #4]
 8007ba6:	0052      	lsls	r2, r2, #1
 8007ba8:	4282      	cmp	r2, r0
 8007baa:	d809      	bhi.n	8007bc0 <_malloc_r+0x2b0>
 8007bac:	b142      	cbz	r2, 8007bc0 <_malloc_r+0x2b0>
 8007bae:	4663      	mov	r3, ip
 8007bb0:	4202      	tst	r2, r0
 8007bb2:	d1ae      	bne.n	8007b12 <_malloc_r+0x202>
 8007bb4:	3304      	adds	r3, #4
 8007bb6:	0052      	lsls	r2, r2, #1
 8007bb8:	e7fa      	b.n	8007bb0 <_malloc_r+0x2a0>
 8007bba:	bf00      	nop
 8007bbc:	20000130 	.word	0x20000130
 8007bc0:	f8d5 b008 	ldr.w	fp, [r5, #8]
 8007bc4:	f8db 6004 	ldr.w	r6, [fp, #4]
 8007bc8:	f026 0603 	bic.w	r6, r6, #3
 8007bcc:	42b4      	cmp	r4, r6
 8007bce:	d803      	bhi.n	8007bd8 <_malloc_r+0x2c8>
 8007bd0:	1b33      	subs	r3, r6, r4
 8007bd2:	2b0f      	cmp	r3, #15
 8007bd4:	f300 809c 	bgt.w	8007d10 <_malloc_r+0x400>
 8007bd8:	4a56      	ldr	r2, [pc, #344]	; (8007d34 <_malloc_r+0x424>)
 8007bda:	4957      	ldr	r1, [pc, #348]	; (8007d38 <_malloc_r+0x428>)
 8007bdc:	6812      	ldr	r2, [r2, #0]
 8007bde:	6808      	ldr	r0, [r1, #0]
 8007be0:	9101      	str	r1, [sp, #4]
 8007be2:	f102 0810 	add.w	r8, r2, #16
 8007be6:	4a55      	ldr	r2, [pc, #340]	; (8007d3c <_malloc_r+0x42c>)
 8007be8:	9203      	str	r2, [sp, #12]
 8007bea:	3001      	adds	r0, #1
 8007bec:	bf18      	it	ne
 8007bee:	f102 31ff 	addne.w	r1, r2, #4294967295
 8007bf2:	44a0      	add	r8, r4
 8007bf4:	bf1e      	ittt	ne
 8007bf6:	4488      	addne	r8, r1
 8007bf8:	4251      	negne	r1, r2
 8007bfa:	ea01 0808 	andne.w	r8, r1, r8
 8007bfe:	eb0b 0306 	add.w	r3, fp, r6
 8007c02:	4641      	mov	r1, r8
 8007c04:	4648      	mov	r0, r9
 8007c06:	9302      	str	r3, [sp, #8]
 8007c08:	f000 fb86 	bl	8008318 <_sbrk_r>
 8007c0c:	1c42      	adds	r2, r0, #1
 8007c0e:	4607      	mov	r7, r0
 8007c10:	d06f      	beq.n	8007cf2 <_malloc_r+0x3e2>
 8007c12:	9b02      	ldr	r3, [sp, #8]
 8007c14:	9a03      	ldr	r2, [sp, #12]
 8007c16:	4283      	cmp	r3, r0
 8007c18:	d901      	bls.n	8007c1e <_malloc_r+0x30e>
 8007c1a:	45ab      	cmp	fp, r5
 8007c1c:	d169      	bne.n	8007cf2 <_malloc_r+0x3e2>
 8007c1e:	f8df a128 	ldr.w	sl, [pc, #296]	; 8007d48 <_malloc_r+0x438>
 8007c22:	f8df c128 	ldr.w	ip, [pc, #296]	; 8007d4c <_malloc_r+0x43c>
 8007c26:	f8da 0000 	ldr.w	r0, [sl]
 8007c2a:	42bb      	cmp	r3, r7
 8007c2c:	4440      	add	r0, r8
 8007c2e:	f8ca 0000 	str.w	r0, [sl]
 8007c32:	d108      	bne.n	8007c46 <_malloc_r+0x336>
 8007c34:	ea13 0f0c 	tst.w	r3, ip
 8007c38:	d105      	bne.n	8007c46 <_malloc_r+0x336>
 8007c3a:	68ab      	ldr	r3, [r5, #8]
 8007c3c:	4446      	add	r6, r8
 8007c3e:	f046 0601 	orr.w	r6, r6, #1
 8007c42:	605e      	str	r6, [r3, #4]
 8007c44:	e049      	b.n	8007cda <_malloc_r+0x3ca>
 8007c46:	9901      	ldr	r1, [sp, #4]
 8007c48:	f8d1 e000 	ldr.w	lr, [r1]
 8007c4c:	f1be 3fff 	cmp.w	lr, #4294967295
 8007c50:	bf15      	itete	ne
 8007c52:	1afb      	subne	r3, r7, r3
 8007c54:	4b38      	ldreq	r3, [pc, #224]	; (8007d38 <_malloc_r+0x428>)
 8007c56:	181b      	addne	r3, r3, r0
 8007c58:	601f      	streq	r7, [r3, #0]
 8007c5a:	bf18      	it	ne
 8007c5c:	f8ca 3000 	strne.w	r3, [sl]
 8007c60:	f017 0307 	ands.w	r3, r7, #7
 8007c64:	bf1c      	itt	ne
 8007c66:	f1c3 0308 	rsbne	r3, r3, #8
 8007c6a:	18ff      	addne	r7, r7, r3
 8007c6c:	44b8      	add	r8, r7
 8007c6e:	441a      	add	r2, r3
 8007c70:	ea08 080c 	and.w	r8, r8, ip
 8007c74:	ebc8 0802 	rsb	r8, r8, r2
 8007c78:	4641      	mov	r1, r8
 8007c7a:	4648      	mov	r0, r9
 8007c7c:	f000 fb4c 	bl	8008318 <_sbrk_r>
 8007c80:	1c43      	adds	r3, r0, #1
 8007c82:	bf04      	itt	eq
 8007c84:	4638      	moveq	r0, r7
 8007c86:	f04f 0800 	moveq.w	r8, #0
 8007c8a:	f8da 3000 	ldr.w	r3, [sl]
 8007c8e:	60af      	str	r7, [r5, #8]
 8007c90:	1bc2      	subs	r2, r0, r7
 8007c92:	4442      	add	r2, r8
 8007c94:	4443      	add	r3, r8
 8007c96:	f042 0201 	orr.w	r2, r2, #1
 8007c9a:	45ab      	cmp	fp, r5
 8007c9c:	f8ca 3000 	str.w	r3, [sl]
 8007ca0:	607a      	str	r2, [r7, #4]
 8007ca2:	d01a      	beq.n	8007cda <_malloc_r+0x3ca>
 8007ca4:	2e0f      	cmp	r6, #15
 8007ca6:	d802      	bhi.n	8007cae <_malloc_r+0x39e>
 8007ca8:	2301      	movs	r3, #1
 8007caa:	607b      	str	r3, [r7, #4]
 8007cac:	e021      	b.n	8007cf2 <_malloc_r+0x3e2>
 8007cae:	f8db 3004 	ldr.w	r3, [fp, #4]
 8007cb2:	3e0c      	subs	r6, #12
 8007cb4:	f026 0607 	bic.w	r6, r6, #7
 8007cb8:	f003 0301 	and.w	r3, r3, #1
 8007cbc:	4333      	orrs	r3, r6
 8007cbe:	f8cb 3004 	str.w	r3, [fp, #4]
 8007cc2:	eb0b 0306 	add.w	r3, fp, r6
 8007cc6:	2205      	movs	r2, #5
 8007cc8:	2e0f      	cmp	r6, #15
 8007cca:	605a      	str	r2, [r3, #4]
 8007ccc:	609a      	str	r2, [r3, #8]
 8007cce:	d904      	bls.n	8007cda <_malloc_r+0x3ca>
 8007cd0:	f10b 0108 	add.w	r1, fp, #8
 8007cd4:	4648      	mov	r0, r9
 8007cd6:	f000 fc31 	bl	800853c <_free_r>
 8007cda:	4a19      	ldr	r2, [pc, #100]	; (8007d40 <_malloc_r+0x430>)
 8007cdc:	f8da 3000 	ldr.w	r3, [sl]
 8007ce0:	6811      	ldr	r1, [r2, #0]
 8007ce2:	428b      	cmp	r3, r1
 8007ce4:	bf88      	it	hi
 8007ce6:	6013      	strhi	r3, [r2, #0]
 8007ce8:	4a16      	ldr	r2, [pc, #88]	; (8007d44 <_malloc_r+0x434>)
 8007cea:	6811      	ldr	r1, [r2, #0]
 8007cec:	428b      	cmp	r3, r1
 8007cee:	bf88      	it	hi
 8007cf0:	6013      	strhi	r3, [r2, #0]
 8007cf2:	68ab      	ldr	r3, [r5, #8]
 8007cf4:	685a      	ldr	r2, [r3, #4]
 8007cf6:	f022 0203 	bic.w	r2, r2, #3
 8007cfa:	4294      	cmp	r4, r2
 8007cfc:	eba2 0304 	sub.w	r3, r2, r4
 8007d00:	d801      	bhi.n	8007d06 <_malloc_r+0x3f6>
 8007d02:	2b0f      	cmp	r3, #15
 8007d04:	dc04      	bgt.n	8007d10 <_malloc_r+0x400>
 8007d06:	4648      	mov	r0, r9
 8007d08:	f000 f82e 	bl	8007d68 <__malloc_unlock>
 8007d0c:	2600      	movs	r6, #0
 8007d0e:	e00c      	b.n	8007d2a <_malloc_r+0x41a>
 8007d10:	68ae      	ldr	r6, [r5, #8]
 8007d12:	f044 0201 	orr.w	r2, r4, #1
 8007d16:	4434      	add	r4, r6
 8007d18:	f043 0301 	orr.w	r3, r3, #1
 8007d1c:	6072      	str	r2, [r6, #4]
 8007d1e:	60ac      	str	r4, [r5, #8]
 8007d20:	6063      	str	r3, [r4, #4]
 8007d22:	4648      	mov	r0, r9
 8007d24:	f000 f820 	bl	8007d68 <__malloc_unlock>
 8007d28:	3608      	adds	r6, #8
 8007d2a:	4630      	mov	r0, r6
 8007d2c:	b005      	add	sp, #20
 8007d2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d32:	bf00      	nop
 8007d34:	2000056c 	.word	0x2000056c
 8007d38:	2000053c 	.word	0x2000053c
 8007d3c:	00000080 	.word	0x00000080
 8007d40:	20000568 	.word	0x20000568
 8007d44:	20000564 	.word	0x20000564
 8007d48:	20000570 	.word	0x20000570
 8007d4c:	0000007f 	.word	0x0000007f

08007d50 <memcpy>:
 8007d50:	b510      	push	{r4, lr}
 8007d52:	1e43      	subs	r3, r0, #1
 8007d54:	440a      	add	r2, r1
 8007d56:	4291      	cmp	r1, r2
 8007d58:	d004      	beq.n	8007d64 <memcpy+0x14>
 8007d5a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007d5e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007d62:	e7f8      	b.n	8007d56 <memcpy+0x6>
 8007d64:	bd10      	pop	{r4, pc}

08007d66 <__malloc_lock>:
 8007d66:	4770      	bx	lr

08007d68 <__malloc_unlock>:
 8007d68:	4770      	bx	lr

08007d6a <_Balloc>:
 8007d6a:	b570      	push	{r4, r5, r6, lr}
 8007d6c:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007d6e:	4604      	mov	r4, r0
 8007d70:	460e      	mov	r6, r1
 8007d72:	b93d      	cbnz	r5, 8007d84 <_Balloc+0x1a>
 8007d74:	2010      	movs	r0, #16
 8007d76:	f7ff fdc3 	bl	8007900 <malloc>
 8007d7a:	6260      	str	r0, [r4, #36]	; 0x24
 8007d7c:	6045      	str	r5, [r0, #4]
 8007d7e:	6085      	str	r5, [r0, #8]
 8007d80:	6005      	str	r5, [r0, #0]
 8007d82:	60c5      	str	r5, [r0, #12]
 8007d84:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8007d86:	68eb      	ldr	r3, [r5, #12]
 8007d88:	b143      	cbz	r3, 8007d9c <_Balloc+0x32>
 8007d8a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007d8c:	68db      	ldr	r3, [r3, #12]
 8007d8e:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8007d92:	b178      	cbz	r0, 8007db4 <_Balloc+0x4a>
 8007d94:	6802      	ldr	r2, [r0, #0]
 8007d96:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8007d9a:	e017      	b.n	8007dcc <_Balloc+0x62>
 8007d9c:	2221      	movs	r2, #33	; 0x21
 8007d9e:	2104      	movs	r1, #4
 8007da0:	4620      	mov	r0, r4
 8007da2:	f000 fb48 	bl	8008436 <_calloc_r>
 8007da6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007da8:	60e8      	str	r0, [r5, #12]
 8007daa:	68db      	ldr	r3, [r3, #12]
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d1ec      	bne.n	8007d8a <_Balloc+0x20>
 8007db0:	2000      	movs	r0, #0
 8007db2:	bd70      	pop	{r4, r5, r6, pc}
 8007db4:	2101      	movs	r1, #1
 8007db6:	fa01 f506 	lsl.w	r5, r1, r6
 8007dba:	1d6a      	adds	r2, r5, #5
 8007dbc:	0092      	lsls	r2, r2, #2
 8007dbe:	4620      	mov	r0, r4
 8007dc0:	f000 fb39 	bl	8008436 <_calloc_r>
 8007dc4:	2800      	cmp	r0, #0
 8007dc6:	d0f3      	beq.n	8007db0 <_Balloc+0x46>
 8007dc8:	6046      	str	r6, [r0, #4]
 8007dca:	6085      	str	r5, [r0, #8]
 8007dcc:	2300      	movs	r3, #0
 8007dce:	6103      	str	r3, [r0, #16]
 8007dd0:	60c3      	str	r3, [r0, #12]
 8007dd2:	bd70      	pop	{r4, r5, r6, pc}

08007dd4 <_Bfree>:
 8007dd4:	b570      	push	{r4, r5, r6, lr}
 8007dd6:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8007dd8:	4606      	mov	r6, r0
 8007dda:	460d      	mov	r5, r1
 8007ddc:	b93c      	cbnz	r4, 8007dee <_Bfree+0x1a>
 8007dde:	2010      	movs	r0, #16
 8007de0:	f7ff fd8e 	bl	8007900 <malloc>
 8007de4:	6270      	str	r0, [r6, #36]	; 0x24
 8007de6:	6044      	str	r4, [r0, #4]
 8007de8:	6084      	str	r4, [r0, #8]
 8007dea:	6004      	str	r4, [r0, #0]
 8007dec:	60c4      	str	r4, [r0, #12]
 8007dee:	b13d      	cbz	r5, 8007e00 <_Bfree+0x2c>
 8007df0:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8007df2:	686a      	ldr	r2, [r5, #4]
 8007df4:	68db      	ldr	r3, [r3, #12]
 8007df6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007dfa:	6029      	str	r1, [r5, #0]
 8007dfc:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8007e00:	bd70      	pop	{r4, r5, r6, pc}

08007e02 <__multadd>:
 8007e02:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e06:	690d      	ldr	r5, [r1, #16]
 8007e08:	461f      	mov	r7, r3
 8007e0a:	4606      	mov	r6, r0
 8007e0c:	460c      	mov	r4, r1
 8007e0e:	f101 0e14 	add.w	lr, r1, #20
 8007e12:	2300      	movs	r3, #0
 8007e14:	f8de 0000 	ldr.w	r0, [lr]
 8007e18:	b281      	uxth	r1, r0
 8007e1a:	fb02 7101 	mla	r1, r2, r1, r7
 8007e1e:	0c0f      	lsrs	r7, r1, #16
 8007e20:	0c00      	lsrs	r0, r0, #16
 8007e22:	fb02 7000 	mla	r0, r2, r0, r7
 8007e26:	b289      	uxth	r1, r1
 8007e28:	3301      	adds	r3, #1
 8007e2a:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8007e2e:	429d      	cmp	r5, r3
 8007e30:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8007e34:	f84e 1b04 	str.w	r1, [lr], #4
 8007e38:	dcec      	bgt.n	8007e14 <__multadd+0x12>
 8007e3a:	b1d7      	cbz	r7, 8007e72 <__multadd+0x70>
 8007e3c:	68a3      	ldr	r3, [r4, #8]
 8007e3e:	429d      	cmp	r5, r3
 8007e40:	db12      	blt.n	8007e68 <__multadd+0x66>
 8007e42:	6861      	ldr	r1, [r4, #4]
 8007e44:	4630      	mov	r0, r6
 8007e46:	3101      	adds	r1, #1
 8007e48:	f7ff ff8f 	bl	8007d6a <_Balloc>
 8007e4c:	6922      	ldr	r2, [r4, #16]
 8007e4e:	3202      	adds	r2, #2
 8007e50:	f104 010c 	add.w	r1, r4, #12
 8007e54:	4680      	mov	r8, r0
 8007e56:	0092      	lsls	r2, r2, #2
 8007e58:	300c      	adds	r0, #12
 8007e5a:	f7ff ff79 	bl	8007d50 <memcpy>
 8007e5e:	4621      	mov	r1, r4
 8007e60:	4630      	mov	r0, r6
 8007e62:	f7ff ffb7 	bl	8007dd4 <_Bfree>
 8007e66:	4644      	mov	r4, r8
 8007e68:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007e6c:	3501      	adds	r5, #1
 8007e6e:	615f      	str	r7, [r3, #20]
 8007e70:	6125      	str	r5, [r4, #16]
 8007e72:	4620      	mov	r0, r4
 8007e74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08007e78 <__hi0bits>:
 8007e78:	0c03      	lsrs	r3, r0, #16
 8007e7a:	041b      	lsls	r3, r3, #16
 8007e7c:	b913      	cbnz	r3, 8007e84 <__hi0bits+0xc>
 8007e7e:	0400      	lsls	r0, r0, #16
 8007e80:	2310      	movs	r3, #16
 8007e82:	e000      	b.n	8007e86 <__hi0bits+0xe>
 8007e84:	2300      	movs	r3, #0
 8007e86:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007e8a:	bf04      	itt	eq
 8007e8c:	0200      	lsleq	r0, r0, #8
 8007e8e:	3308      	addeq	r3, #8
 8007e90:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007e94:	bf04      	itt	eq
 8007e96:	0100      	lsleq	r0, r0, #4
 8007e98:	3304      	addeq	r3, #4
 8007e9a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007e9e:	bf04      	itt	eq
 8007ea0:	0080      	lsleq	r0, r0, #2
 8007ea2:	3302      	addeq	r3, #2
 8007ea4:	2800      	cmp	r0, #0
 8007ea6:	db03      	blt.n	8007eb0 <__hi0bits+0x38>
 8007ea8:	0042      	lsls	r2, r0, #1
 8007eaa:	d503      	bpl.n	8007eb4 <__hi0bits+0x3c>
 8007eac:	1c58      	adds	r0, r3, #1
 8007eae:	4770      	bx	lr
 8007eb0:	4618      	mov	r0, r3
 8007eb2:	4770      	bx	lr
 8007eb4:	2020      	movs	r0, #32
 8007eb6:	4770      	bx	lr

08007eb8 <__lo0bits>:
 8007eb8:	6803      	ldr	r3, [r0, #0]
 8007eba:	f013 0207 	ands.w	r2, r3, #7
 8007ebe:	d00b      	beq.n	8007ed8 <__lo0bits+0x20>
 8007ec0:	07d9      	lsls	r1, r3, #31
 8007ec2:	d422      	bmi.n	8007f0a <__lo0bits+0x52>
 8007ec4:	079a      	lsls	r2, r3, #30
 8007ec6:	bf4b      	itete	mi
 8007ec8:	085b      	lsrmi	r3, r3, #1
 8007eca:	089b      	lsrpl	r3, r3, #2
 8007ecc:	6003      	strmi	r3, [r0, #0]
 8007ece:	6003      	strpl	r3, [r0, #0]
 8007ed0:	bf4c      	ite	mi
 8007ed2:	2001      	movmi	r0, #1
 8007ed4:	2002      	movpl	r0, #2
 8007ed6:	4770      	bx	lr
 8007ed8:	b299      	uxth	r1, r3
 8007eda:	b909      	cbnz	r1, 8007ee0 <__lo0bits+0x28>
 8007edc:	0c1b      	lsrs	r3, r3, #16
 8007ede:	2210      	movs	r2, #16
 8007ee0:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007ee4:	bf04      	itt	eq
 8007ee6:	0a1b      	lsreq	r3, r3, #8
 8007ee8:	3208      	addeq	r2, #8
 8007eea:	0719      	lsls	r1, r3, #28
 8007eec:	bf04      	itt	eq
 8007eee:	091b      	lsreq	r3, r3, #4
 8007ef0:	3204      	addeq	r2, #4
 8007ef2:	0799      	lsls	r1, r3, #30
 8007ef4:	bf04      	itt	eq
 8007ef6:	089b      	lsreq	r3, r3, #2
 8007ef8:	3202      	addeq	r2, #2
 8007efa:	07d9      	lsls	r1, r3, #31
 8007efc:	d402      	bmi.n	8007f04 <__lo0bits+0x4c>
 8007efe:	085b      	lsrs	r3, r3, #1
 8007f00:	d005      	beq.n	8007f0e <__lo0bits+0x56>
 8007f02:	3201      	adds	r2, #1
 8007f04:	6003      	str	r3, [r0, #0]
 8007f06:	4610      	mov	r0, r2
 8007f08:	4770      	bx	lr
 8007f0a:	2000      	movs	r0, #0
 8007f0c:	4770      	bx	lr
 8007f0e:	2020      	movs	r0, #32
 8007f10:	4770      	bx	lr

08007f12 <__i2b>:
 8007f12:	b510      	push	{r4, lr}
 8007f14:	460c      	mov	r4, r1
 8007f16:	2101      	movs	r1, #1
 8007f18:	f7ff ff27 	bl	8007d6a <_Balloc>
 8007f1c:	2201      	movs	r2, #1
 8007f1e:	6144      	str	r4, [r0, #20]
 8007f20:	6102      	str	r2, [r0, #16]
 8007f22:	bd10      	pop	{r4, pc}

08007f24 <__multiply>:
 8007f24:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f28:	4614      	mov	r4, r2
 8007f2a:	690a      	ldr	r2, [r1, #16]
 8007f2c:	6923      	ldr	r3, [r4, #16]
 8007f2e:	429a      	cmp	r2, r3
 8007f30:	bfb8      	it	lt
 8007f32:	460b      	movlt	r3, r1
 8007f34:	4688      	mov	r8, r1
 8007f36:	bfbc      	itt	lt
 8007f38:	46a0      	movlt	r8, r4
 8007f3a:	461c      	movlt	r4, r3
 8007f3c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007f40:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8007f44:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007f48:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007f4c:	eb07 0609 	add.w	r6, r7, r9
 8007f50:	429e      	cmp	r6, r3
 8007f52:	bfc8      	it	gt
 8007f54:	3101      	addgt	r1, #1
 8007f56:	f7ff ff08 	bl	8007d6a <_Balloc>
 8007f5a:	f100 0514 	add.w	r5, r0, #20
 8007f5e:	eb05 0c86 	add.w	ip, r5, r6, lsl #2
 8007f62:	462b      	mov	r3, r5
 8007f64:	2200      	movs	r2, #0
 8007f66:	4563      	cmp	r3, ip
 8007f68:	d202      	bcs.n	8007f70 <__multiply+0x4c>
 8007f6a:	f843 2b04 	str.w	r2, [r3], #4
 8007f6e:	e7fa      	b.n	8007f66 <__multiply+0x42>
 8007f70:	f104 0214 	add.w	r2, r4, #20
 8007f74:	f108 0114 	add.w	r1, r8, #20
 8007f78:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8007f7c:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8007f80:	9300      	str	r3, [sp, #0]
 8007f82:	9b00      	ldr	r3, [sp, #0]
 8007f84:	9201      	str	r2, [sp, #4]
 8007f86:	4293      	cmp	r3, r2
 8007f88:	d957      	bls.n	800803a <__multiply+0x116>
 8007f8a:	f8b2 b000 	ldrh.w	fp, [r2]
 8007f8e:	f1bb 0f00 	cmp.w	fp, #0
 8007f92:	d023      	beq.n	8007fdc <__multiply+0xb8>
 8007f94:	4689      	mov	r9, r1
 8007f96:	46ae      	mov	lr, r5
 8007f98:	f04f 0800 	mov.w	r8, #0
 8007f9c:	f859 4b04 	ldr.w	r4, [r9], #4
 8007fa0:	f8be a000 	ldrh.w	sl, [lr]
 8007fa4:	b2a3      	uxth	r3, r4
 8007fa6:	fb0b a303 	mla	r3, fp, r3, sl
 8007faa:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8007fae:	f8de 4000 	ldr.w	r4, [lr]
 8007fb2:	4443      	add	r3, r8
 8007fb4:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8007fb8:	fb0b 840a 	mla	r4, fp, sl, r8
 8007fbc:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8007fc0:	46f2      	mov	sl, lr
 8007fc2:	b29b      	uxth	r3, r3
 8007fc4:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007fc8:	454f      	cmp	r7, r9
 8007fca:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8007fce:	f84a 3b04 	str.w	r3, [sl], #4
 8007fd2:	d901      	bls.n	8007fd8 <__multiply+0xb4>
 8007fd4:	46d6      	mov	lr, sl
 8007fd6:	e7e1      	b.n	8007f9c <__multiply+0x78>
 8007fd8:	f8ce 8004 	str.w	r8, [lr, #4]
 8007fdc:	9b01      	ldr	r3, [sp, #4]
 8007fde:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8007fe2:	3204      	adds	r2, #4
 8007fe4:	f1ba 0f00 	cmp.w	sl, #0
 8007fe8:	d021      	beq.n	800802e <__multiply+0x10a>
 8007fea:	682b      	ldr	r3, [r5, #0]
 8007fec:	462c      	mov	r4, r5
 8007fee:	4689      	mov	r9, r1
 8007ff0:	f04f 0800 	mov.w	r8, #0
 8007ff4:	f8b9 e000 	ldrh.w	lr, [r9]
 8007ff8:	f8b4 b002 	ldrh.w	fp, [r4, #2]
 8007ffc:	fb0a be0e 	mla	lr, sl, lr, fp
 8008000:	44f0      	add	r8, lr
 8008002:	46a3      	mov	fp, r4
 8008004:	b29b      	uxth	r3, r3
 8008006:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800800a:	f84b 3b04 	str.w	r3, [fp], #4
 800800e:	f859 3b04 	ldr.w	r3, [r9], #4
 8008012:	f8b4 e004 	ldrh.w	lr, [r4, #4]
 8008016:	0c1b      	lsrs	r3, r3, #16
 8008018:	fb0a e303 	mla	r3, sl, r3, lr
 800801c:	eb03 4318 	add.w	r3, r3, r8, lsr #16
 8008020:	454f      	cmp	r7, r9
 8008022:	ea4f 4813 	mov.w	r8, r3, lsr #16
 8008026:	d901      	bls.n	800802c <__multiply+0x108>
 8008028:	465c      	mov	r4, fp
 800802a:	e7e3      	b.n	8007ff4 <__multiply+0xd0>
 800802c:	6063      	str	r3, [r4, #4]
 800802e:	3504      	adds	r5, #4
 8008030:	e7a7      	b.n	8007f82 <__multiply+0x5e>
 8008032:	f85c 3d04 	ldr.w	r3, [ip, #-4]!
 8008036:	b913      	cbnz	r3, 800803e <__multiply+0x11a>
 8008038:	3e01      	subs	r6, #1
 800803a:	2e00      	cmp	r6, #0
 800803c:	dcf9      	bgt.n	8008032 <__multiply+0x10e>
 800803e:	6106      	str	r6, [r0, #16]
 8008040:	b003      	add	sp, #12
 8008042:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08008048 <__pow5mult>:
 8008048:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800804c:	4615      	mov	r5, r2
 800804e:	f012 0203 	ands.w	r2, r2, #3
 8008052:	4606      	mov	r6, r0
 8008054:	460f      	mov	r7, r1
 8008056:	d007      	beq.n	8008068 <__pow5mult+0x20>
 8008058:	3a01      	subs	r2, #1
 800805a:	4c21      	ldr	r4, [pc, #132]	; (80080e0 <__pow5mult+0x98>)
 800805c:	2300      	movs	r3, #0
 800805e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008062:	f7ff fece 	bl	8007e02 <__multadd>
 8008066:	4607      	mov	r7, r0
 8008068:	10ad      	asrs	r5, r5, #2
 800806a:	d036      	beq.n	80080da <__pow5mult+0x92>
 800806c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800806e:	b93c      	cbnz	r4, 8008080 <__pow5mult+0x38>
 8008070:	2010      	movs	r0, #16
 8008072:	f7ff fc45 	bl	8007900 <malloc>
 8008076:	6270      	str	r0, [r6, #36]	; 0x24
 8008078:	6044      	str	r4, [r0, #4]
 800807a:	6084      	str	r4, [r0, #8]
 800807c:	6004      	str	r4, [r0, #0]
 800807e:	60c4      	str	r4, [r0, #12]
 8008080:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008084:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008088:	b94c      	cbnz	r4, 800809e <__pow5mult+0x56>
 800808a:	f240 2171 	movw	r1, #625	; 0x271
 800808e:	4630      	mov	r0, r6
 8008090:	f7ff ff3f 	bl	8007f12 <__i2b>
 8008094:	2300      	movs	r3, #0
 8008096:	f8c8 0008 	str.w	r0, [r8, #8]
 800809a:	4604      	mov	r4, r0
 800809c:	6003      	str	r3, [r0, #0]
 800809e:	f04f 0800 	mov.w	r8, #0
 80080a2:	07eb      	lsls	r3, r5, #31
 80080a4:	d50a      	bpl.n	80080bc <__pow5mult+0x74>
 80080a6:	4639      	mov	r1, r7
 80080a8:	4622      	mov	r2, r4
 80080aa:	4630      	mov	r0, r6
 80080ac:	f7ff ff3a 	bl	8007f24 <__multiply>
 80080b0:	4639      	mov	r1, r7
 80080b2:	4681      	mov	r9, r0
 80080b4:	4630      	mov	r0, r6
 80080b6:	f7ff fe8d 	bl	8007dd4 <_Bfree>
 80080ba:	464f      	mov	r7, r9
 80080bc:	106d      	asrs	r5, r5, #1
 80080be:	d00c      	beq.n	80080da <__pow5mult+0x92>
 80080c0:	6820      	ldr	r0, [r4, #0]
 80080c2:	b108      	cbz	r0, 80080c8 <__pow5mult+0x80>
 80080c4:	4604      	mov	r4, r0
 80080c6:	e7ec      	b.n	80080a2 <__pow5mult+0x5a>
 80080c8:	4622      	mov	r2, r4
 80080ca:	4621      	mov	r1, r4
 80080cc:	4630      	mov	r0, r6
 80080ce:	f7ff ff29 	bl	8007f24 <__multiply>
 80080d2:	6020      	str	r0, [r4, #0]
 80080d4:	f8c0 8000 	str.w	r8, [r0]
 80080d8:	e7f4      	b.n	80080c4 <__pow5mult+0x7c>
 80080da:	4638      	mov	r0, r7
 80080dc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80080e0:	08009038 	.word	0x08009038

080080e4 <__lshift>:
 80080e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80080e8:	460c      	mov	r4, r1
 80080ea:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80080ee:	6926      	ldr	r6, [r4, #16]
 80080f0:	6849      	ldr	r1, [r1, #4]
 80080f2:	68a3      	ldr	r3, [r4, #8]
 80080f4:	4456      	add	r6, sl
 80080f6:	4607      	mov	r7, r0
 80080f8:	4691      	mov	r9, r2
 80080fa:	1c75      	adds	r5, r6, #1
 80080fc:	42ab      	cmp	r3, r5
 80080fe:	da02      	bge.n	8008106 <__lshift+0x22>
 8008100:	3101      	adds	r1, #1
 8008102:	005b      	lsls	r3, r3, #1
 8008104:	e7fa      	b.n	80080fc <__lshift+0x18>
 8008106:	4638      	mov	r0, r7
 8008108:	f7ff fe2f 	bl	8007d6a <_Balloc>
 800810c:	2300      	movs	r3, #0
 800810e:	4680      	mov	r8, r0
 8008110:	f100 0114 	add.w	r1, r0, #20
 8008114:	461a      	mov	r2, r3
 8008116:	4553      	cmp	r3, sl
 8008118:	da03      	bge.n	8008122 <__lshift+0x3e>
 800811a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800811e:	3301      	adds	r3, #1
 8008120:	e7f9      	b.n	8008116 <__lshift+0x32>
 8008122:	ea2a 73ea 	bic.w	r3, sl, sl, asr #31
 8008126:	6920      	ldr	r0, [r4, #16]
 8008128:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800812c:	f019 091f 	ands.w	r9, r9, #31
 8008130:	f104 0114 	add.w	r1, r4, #20
 8008134:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 8008138:	d014      	beq.n	8008164 <__lshift+0x80>
 800813a:	f1c9 0c20 	rsb	ip, r9, #32
 800813e:	2200      	movs	r2, #0
 8008140:	6808      	ldr	r0, [r1, #0]
 8008142:	fa00 f009 	lsl.w	r0, r0, r9
 8008146:	4302      	orrs	r2, r0
 8008148:	469a      	mov	sl, r3
 800814a:	f843 2b04 	str.w	r2, [r3], #4
 800814e:	f851 2b04 	ldr.w	r2, [r1], #4
 8008152:	458e      	cmp	lr, r1
 8008154:	fa22 f20c 	lsr.w	r2, r2, ip
 8008158:	d8f2      	bhi.n	8008140 <__lshift+0x5c>
 800815a:	f8ca 2004 	str.w	r2, [sl, #4]
 800815e:	b142      	cbz	r2, 8008172 <__lshift+0x8e>
 8008160:	1cb5      	adds	r5, r6, #2
 8008162:	e006      	b.n	8008172 <__lshift+0x8e>
 8008164:	3b04      	subs	r3, #4
 8008166:	f851 2b04 	ldr.w	r2, [r1], #4
 800816a:	f843 2f04 	str.w	r2, [r3, #4]!
 800816e:	458e      	cmp	lr, r1
 8008170:	d8f9      	bhi.n	8008166 <__lshift+0x82>
 8008172:	3d01      	subs	r5, #1
 8008174:	4638      	mov	r0, r7
 8008176:	f8c8 5010 	str.w	r5, [r8, #16]
 800817a:	4621      	mov	r1, r4
 800817c:	f7ff fe2a 	bl	8007dd4 <_Bfree>
 8008180:	4640      	mov	r0, r8
 8008182:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08008186 <__mcmp>:
 8008186:	6903      	ldr	r3, [r0, #16]
 8008188:	690a      	ldr	r2, [r1, #16]
 800818a:	1a9b      	subs	r3, r3, r2
 800818c:	b510      	push	{r4, lr}
 800818e:	d111      	bne.n	80081b4 <__mcmp+0x2e>
 8008190:	0092      	lsls	r2, r2, #2
 8008192:	3014      	adds	r0, #20
 8008194:	3114      	adds	r1, #20
 8008196:	1883      	adds	r3, r0, r2
 8008198:	440a      	add	r2, r1
 800819a:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 800819e:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 80081a2:	428c      	cmp	r4, r1
 80081a4:	d002      	beq.n	80081ac <__mcmp+0x26>
 80081a6:	d307      	bcc.n	80081b8 <__mcmp+0x32>
 80081a8:	2001      	movs	r0, #1
 80081aa:	bd10      	pop	{r4, pc}
 80081ac:	4298      	cmp	r0, r3
 80081ae:	d3f4      	bcc.n	800819a <__mcmp+0x14>
 80081b0:	2000      	movs	r0, #0
 80081b2:	bd10      	pop	{r4, pc}
 80081b4:	4618      	mov	r0, r3
 80081b6:	bd10      	pop	{r4, pc}
 80081b8:	f04f 30ff 	mov.w	r0, #4294967295
 80081bc:	bd10      	pop	{r4, pc}

080081be <__mdiff>:
 80081be:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80081c2:	460c      	mov	r4, r1
 80081c4:	4607      	mov	r7, r0
 80081c6:	4611      	mov	r1, r2
 80081c8:	4620      	mov	r0, r4
 80081ca:	4615      	mov	r5, r2
 80081cc:	f7ff ffdb 	bl	8008186 <__mcmp>
 80081d0:	1e06      	subs	r6, r0, #0
 80081d2:	d108      	bne.n	80081e6 <__mdiff+0x28>
 80081d4:	4631      	mov	r1, r6
 80081d6:	4638      	mov	r0, r7
 80081d8:	f7ff fdc7 	bl	8007d6a <_Balloc>
 80081dc:	2301      	movs	r3, #1
 80081de:	6103      	str	r3, [r0, #16]
 80081e0:	6146      	str	r6, [r0, #20]
 80081e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80081e6:	bfbc      	itt	lt
 80081e8:	4623      	movlt	r3, r4
 80081ea:	462c      	movlt	r4, r5
 80081ec:	4638      	mov	r0, r7
 80081ee:	6861      	ldr	r1, [r4, #4]
 80081f0:	bfba      	itte	lt
 80081f2:	461d      	movlt	r5, r3
 80081f4:	2601      	movlt	r6, #1
 80081f6:	2600      	movge	r6, #0
 80081f8:	f7ff fdb7 	bl	8007d6a <_Balloc>
 80081fc:	692b      	ldr	r3, [r5, #16]
 80081fe:	60c6      	str	r6, [r0, #12]
 8008200:	6926      	ldr	r6, [r4, #16]
 8008202:	f105 0914 	add.w	r9, r5, #20
 8008206:	3414      	adds	r4, #20
 8008208:	eb04 0786 	add.w	r7, r4, r6, lsl #2
 800820c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8008210:	f100 0514 	add.w	r5, r0, #20
 8008214:	f04f 0c00 	mov.w	ip, #0
 8008218:	f854 3b04 	ldr.w	r3, [r4], #4
 800821c:	f859 2b04 	ldr.w	r2, [r9], #4
 8008220:	fa1c f183 	uxtah	r1, ip, r3
 8008224:	fa1f fe82 	uxth.w	lr, r2
 8008228:	0c12      	lsrs	r2, r2, #16
 800822a:	ebce 0101 	rsb	r1, lr, r1
 800822e:	ebc2 4313 	rsb	r3, r2, r3, lsr #16
 8008232:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8008236:	b289      	uxth	r1, r1
 8008238:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800823c:	45c8      	cmp	r8, r9
 800823e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8008242:	46a6      	mov	lr, r4
 8008244:	f845 3b04 	str.w	r3, [r5], #4
 8008248:	d8e6      	bhi.n	8008218 <__mdiff+0x5a>
 800824a:	45be      	cmp	lr, r7
 800824c:	d20e      	bcs.n	800826c <__mdiff+0xae>
 800824e:	f85e 1b04 	ldr.w	r1, [lr], #4
 8008252:	fa1c f281 	uxtah	r2, ip, r1
 8008256:	1413      	asrs	r3, r2, #16
 8008258:	eb03 4311 	add.w	r3, r3, r1, lsr #16
 800825c:	b292      	uxth	r2, r2
 800825e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008262:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8008266:	f845 2b04 	str.w	r2, [r5], #4
 800826a:	e7ee      	b.n	800824a <__mdiff+0x8c>
 800826c:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8008270:	b90b      	cbnz	r3, 8008276 <__mdiff+0xb8>
 8008272:	3e01      	subs	r6, #1
 8008274:	e7fa      	b.n	800826c <__mdiff+0xae>
 8008276:	6106      	str	r6, [r0, #16]
 8008278:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0800827c <__d2b>:
 800827c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008280:	460e      	mov	r6, r1
 8008282:	2101      	movs	r1, #1
 8008284:	ec59 8b10 	vmov	r8, r9, d0
 8008288:	4615      	mov	r5, r2
 800828a:	f7ff fd6e 	bl	8007d6a <_Balloc>
 800828e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8008292:	4607      	mov	r7, r0
 8008294:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008298:	b10c      	cbz	r4, 800829e <__d2b+0x22>
 800829a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800829e:	9301      	str	r3, [sp, #4]
 80082a0:	f1b8 0f00 	cmp.w	r8, #0
 80082a4:	d019      	beq.n	80082da <__d2b+0x5e>
 80082a6:	a802      	add	r0, sp, #8
 80082a8:	f840 8d08 	str.w	r8, [r0, #-8]!
 80082ac:	f7ff fe04 	bl	8007eb8 <__lo0bits>
 80082b0:	9b00      	ldr	r3, [sp, #0]
 80082b2:	b148      	cbz	r0, 80082c8 <__d2b+0x4c>
 80082b4:	9a01      	ldr	r2, [sp, #4]
 80082b6:	f1c0 0120 	rsb	r1, r0, #32
 80082ba:	fa02 f101 	lsl.w	r1, r2, r1
 80082be:	430b      	orrs	r3, r1
 80082c0:	40c2      	lsrs	r2, r0
 80082c2:	617b      	str	r3, [r7, #20]
 80082c4:	9201      	str	r2, [sp, #4]
 80082c6:	e000      	b.n	80082ca <__d2b+0x4e>
 80082c8:	617b      	str	r3, [r7, #20]
 80082ca:	9b01      	ldr	r3, [sp, #4]
 80082cc:	61bb      	str	r3, [r7, #24]
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	bf14      	ite	ne
 80082d2:	2102      	movne	r1, #2
 80082d4:	2101      	moveq	r1, #1
 80082d6:	6139      	str	r1, [r7, #16]
 80082d8:	e007      	b.n	80082ea <__d2b+0x6e>
 80082da:	a801      	add	r0, sp, #4
 80082dc:	f7ff fdec 	bl	8007eb8 <__lo0bits>
 80082e0:	9b01      	ldr	r3, [sp, #4]
 80082e2:	617b      	str	r3, [r7, #20]
 80082e4:	2101      	movs	r1, #1
 80082e6:	6139      	str	r1, [r7, #16]
 80082e8:	3020      	adds	r0, #32
 80082ea:	b134      	cbz	r4, 80082fa <__d2b+0x7e>
 80082ec:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80082f0:	4404      	add	r4, r0
 80082f2:	6034      	str	r4, [r6, #0]
 80082f4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80082f8:	e009      	b.n	800830e <__d2b+0x92>
 80082fa:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80082fe:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008302:	6030      	str	r0, [r6, #0]
 8008304:	6918      	ldr	r0, [r3, #16]
 8008306:	f7ff fdb7 	bl	8007e78 <__hi0bits>
 800830a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800830e:	6028      	str	r0, [r5, #0]
 8008310:	4638      	mov	r0, r7
 8008312:	b003      	add	sp, #12
 8008314:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08008318 <_sbrk_r>:
 8008318:	b538      	push	{r3, r4, r5, lr}
 800831a:	4c06      	ldr	r4, [pc, #24]	; (8008334 <_sbrk_r+0x1c>)
 800831c:	2300      	movs	r3, #0
 800831e:	4605      	mov	r5, r0
 8008320:	4608      	mov	r0, r1
 8008322:	6023      	str	r3, [r4, #0]
 8008324:	f000 fb94 	bl	8008a50 <_sbrk>
 8008328:	1c43      	adds	r3, r0, #1
 800832a:	d102      	bne.n	8008332 <_sbrk_r+0x1a>
 800832c:	6823      	ldr	r3, [r4, #0]
 800832e:	b103      	cbz	r3, 8008332 <_sbrk_r+0x1a>
 8008330:	602b      	str	r3, [r5, #0]
 8008332:	bd38      	pop	{r3, r4, r5, pc}
 8008334:	20000830 	.word	0x20000830

08008338 <__ssprint_r>:
 8008338:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800833c:	4693      	mov	fp, r2
 800833e:	6892      	ldr	r2, [r2, #8]
 8008340:	4681      	mov	r9, r0
 8008342:	460c      	mov	r4, r1
 8008344:	b34a      	cbz	r2, 800839a <__ssprint_r+0x62>
 8008346:	2300      	movs	r3, #0
 8008348:	f8db a000 	ldr.w	sl, [fp]
 800834c:	9301      	str	r3, [sp, #4]
 800834e:	461f      	mov	r7, r3
 8008350:	e006      	b.n	8008360 <__ssprint_r+0x28>
 8008352:	f8da 3000 	ldr.w	r3, [sl]
 8008356:	f8da 7004 	ldr.w	r7, [sl, #4]
 800835a:	9301      	str	r3, [sp, #4]
 800835c:	f10a 0a08 	add.w	sl, sl, #8
 8008360:	2f00      	cmp	r7, #0
 8008362:	d0f6      	beq.n	8008352 <__ssprint_r+0x1a>
 8008364:	68a6      	ldr	r6, [r4, #8]
 8008366:	42b7      	cmp	r7, r6
 8008368:	d360      	bcc.n	800842c <__ssprint_r+0xf4>
 800836a:	89a0      	ldrh	r0, [r4, #12]
 800836c:	f410 6f90 	tst.w	r0, #1152	; 0x480
 8008370:	d117      	bne.n	80083a2 <__ssprint_r+0x6a>
 8008372:	42b7      	cmp	r7, r6
 8008374:	d35a      	bcc.n	800842c <__ssprint_r+0xf4>
 8008376:	4632      	mov	r2, r6
 8008378:	9901      	ldr	r1, [sp, #4]
 800837a:	6820      	ldr	r0, [r4, #0]
 800837c:	f000 f99c 	bl	80086b8 <memmove>
 8008380:	68a2      	ldr	r2, [r4, #8]
 8008382:	1b92      	subs	r2, r2, r6
 8008384:	60a2      	str	r2, [r4, #8]
 8008386:	6822      	ldr	r2, [r4, #0]
 8008388:	4416      	add	r6, r2
 800838a:	f8db 2008 	ldr.w	r2, [fp, #8]
 800838e:	6026      	str	r6, [r4, #0]
 8008390:	1bd7      	subs	r7, r2, r7
 8008392:	f8cb 7008 	str.w	r7, [fp, #8]
 8008396:	2f00      	cmp	r7, #0
 8008398:	d1db      	bne.n	8008352 <__ssprint_r+0x1a>
 800839a:	2000      	movs	r0, #0
 800839c:	f8cb 0004 	str.w	r0, [fp, #4]
 80083a0:	e046      	b.n	8008430 <__ssprint_r+0xf8>
 80083a2:	6825      	ldr	r5, [r4, #0]
 80083a4:	6921      	ldr	r1, [r4, #16]
 80083a6:	ebc1 0805 	rsb	r8, r1, r5
 80083aa:	f108 0201 	add.w	r2, r8, #1
 80083ae:	6965      	ldr	r5, [r4, #20]
 80083b0:	443a      	add	r2, r7
 80083b2:	2302      	movs	r3, #2
 80083b4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80083b8:	fb95 f5f3 	sdiv	r5, r5, r3
 80083bc:	4295      	cmp	r5, r2
 80083be:	bf38      	it	cc
 80083c0:	4615      	movcc	r5, r2
 80083c2:	0543      	lsls	r3, r0, #21
 80083c4:	d510      	bpl.n	80083e8 <__ssprint_r+0xb0>
 80083c6:	4629      	mov	r1, r5
 80083c8:	4648      	mov	r0, r9
 80083ca:	f7ff faa1 	bl	8007910 <_malloc_r>
 80083ce:	4606      	mov	r6, r0
 80083d0:	b1a0      	cbz	r0, 80083fc <__ssprint_r+0xc4>
 80083d2:	4642      	mov	r2, r8
 80083d4:	6921      	ldr	r1, [r4, #16]
 80083d6:	f7ff fcbb 	bl	8007d50 <memcpy>
 80083da:	89a2      	ldrh	r2, [r4, #12]
 80083dc:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 80083e0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80083e4:	81a2      	strh	r2, [r4, #12]
 80083e6:	e018      	b.n	800841a <__ssprint_r+0xe2>
 80083e8:	462a      	mov	r2, r5
 80083ea:	4648      	mov	r0, r9
 80083ec:	f000 f988 	bl	8008700 <_realloc_r>
 80083f0:	4606      	mov	r6, r0
 80083f2:	b990      	cbnz	r0, 800841a <__ssprint_r+0xe2>
 80083f4:	6921      	ldr	r1, [r4, #16]
 80083f6:	4648      	mov	r0, r9
 80083f8:	f000 f8a0 	bl	800853c <_free_r>
 80083fc:	220c      	movs	r2, #12
 80083fe:	f8c9 2000 	str.w	r2, [r9]
 8008402:	89a2      	ldrh	r2, [r4, #12]
 8008404:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008408:	81a2      	strh	r2, [r4, #12]
 800840a:	2200      	movs	r2, #0
 800840c:	f8cb 2008 	str.w	r2, [fp, #8]
 8008410:	f8cb 2004 	str.w	r2, [fp, #4]
 8008414:	f04f 30ff 	mov.w	r0, #4294967295
 8008418:	e00a      	b.n	8008430 <__ssprint_r+0xf8>
 800841a:	6126      	str	r6, [r4, #16]
 800841c:	6165      	str	r5, [r4, #20]
 800841e:	4446      	add	r6, r8
 8008420:	ebc8 0505 	rsb	r5, r8, r5
 8008424:	6026      	str	r6, [r4, #0]
 8008426:	60a5      	str	r5, [r4, #8]
 8008428:	463e      	mov	r6, r7
 800842a:	e7a2      	b.n	8008372 <__ssprint_r+0x3a>
 800842c:	463e      	mov	r6, r7
 800842e:	e7a2      	b.n	8008376 <__ssprint_r+0x3e>
 8008430:	b003      	add	sp, #12
 8008432:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008436 <_calloc_r>:
 8008436:	b510      	push	{r4, lr}
 8008438:	4351      	muls	r1, r2
 800843a:	f7ff fa69 	bl	8007910 <_malloc_r>
 800843e:	4604      	mov	r4, r0
 8008440:	b320      	cbz	r0, 800848c <_calloc_r+0x56>
 8008442:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8008446:	f022 0203 	bic.w	r2, r2, #3
 800844a:	3a04      	subs	r2, #4
 800844c:	2a24      	cmp	r2, #36	; 0x24
 800844e:	d81a      	bhi.n	8008486 <_calloc_r+0x50>
 8008450:	2a13      	cmp	r2, #19
 8008452:	d912      	bls.n	800847a <_calloc_r+0x44>
 8008454:	2100      	movs	r1, #0
 8008456:	2a1b      	cmp	r2, #27
 8008458:	6001      	str	r1, [r0, #0]
 800845a:	6041      	str	r1, [r0, #4]
 800845c:	d802      	bhi.n	8008464 <_calloc_r+0x2e>
 800845e:	f100 0308 	add.w	r3, r0, #8
 8008462:	e00b      	b.n	800847c <_calloc_r+0x46>
 8008464:	2a24      	cmp	r2, #36	; 0x24
 8008466:	6081      	str	r1, [r0, #8]
 8008468:	60c1      	str	r1, [r0, #12]
 800846a:	bf11      	iteee	ne
 800846c:	f100 0310 	addne.w	r3, r0, #16
 8008470:	6101      	streq	r1, [r0, #16]
 8008472:	f100 0318 	addeq.w	r3, r0, #24
 8008476:	6141      	streq	r1, [r0, #20]
 8008478:	e000      	b.n	800847c <_calloc_r+0x46>
 800847a:	4603      	mov	r3, r0
 800847c:	2200      	movs	r2, #0
 800847e:	601a      	str	r2, [r3, #0]
 8008480:	605a      	str	r2, [r3, #4]
 8008482:	609a      	str	r2, [r3, #8]
 8008484:	e002      	b.n	800848c <_calloc_r+0x56>
 8008486:	2100      	movs	r1, #0
 8008488:	f000 f931 	bl	80086ee <memset>
 800848c:	4620      	mov	r0, r4
 800848e:	bd10      	pop	{r4, pc}

08008490 <_malloc_trim_r>:
 8008490:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008494:	4f25      	ldr	r7, [pc, #148]	; (800852c <_malloc_trim_r+0x9c>)
 8008496:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 8008538 <_malloc_trim_r+0xa8>
 800849a:	4689      	mov	r9, r1
 800849c:	4606      	mov	r6, r0
 800849e:	f7ff fc62 	bl	8007d66 <__malloc_lock>
 80084a2:	68bb      	ldr	r3, [r7, #8]
 80084a4:	685d      	ldr	r5, [r3, #4]
 80084a6:	f1a8 0411 	sub.w	r4, r8, #17
 80084aa:	f025 0503 	bic.w	r5, r5, #3
 80084ae:	442c      	add	r4, r5
 80084b0:	ebc9 0404 	rsb	r4, r9, r4
 80084b4:	fbb4 f4f8 	udiv	r4, r4, r8
 80084b8:	3c01      	subs	r4, #1
 80084ba:	fb08 f404 	mul.w	r4, r8, r4
 80084be:	4544      	cmp	r4, r8
 80084c0:	da05      	bge.n	80084ce <_malloc_trim_r+0x3e>
 80084c2:	4630      	mov	r0, r6
 80084c4:	f7ff fc50 	bl	8007d68 <__malloc_unlock>
 80084c8:	2000      	movs	r0, #0
 80084ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80084ce:	2100      	movs	r1, #0
 80084d0:	4630      	mov	r0, r6
 80084d2:	f7ff ff21 	bl	8008318 <_sbrk_r>
 80084d6:	68bb      	ldr	r3, [r7, #8]
 80084d8:	442b      	add	r3, r5
 80084da:	4298      	cmp	r0, r3
 80084dc:	d1f1      	bne.n	80084c2 <_malloc_trim_r+0x32>
 80084de:	4261      	negs	r1, r4
 80084e0:	4630      	mov	r0, r6
 80084e2:	f7ff ff19 	bl	8008318 <_sbrk_r>
 80084e6:	3001      	adds	r0, #1
 80084e8:	d110      	bne.n	800850c <_malloc_trim_r+0x7c>
 80084ea:	2100      	movs	r1, #0
 80084ec:	4630      	mov	r0, r6
 80084ee:	f7ff ff13 	bl	8008318 <_sbrk_r>
 80084f2:	68ba      	ldr	r2, [r7, #8]
 80084f4:	1a83      	subs	r3, r0, r2
 80084f6:	2b0f      	cmp	r3, #15
 80084f8:	dde3      	ble.n	80084c2 <_malloc_trim_r+0x32>
 80084fa:	490d      	ldr	r1, [pc, #52]	; (8008530 <_malloc_trim_r+0xa0>)
 80084fc:	6809      	ldr	r1, [r1, #0]
 80084fe:	1a40      	subs	r0, r0, r1
 8008500:	490c      	ldr	r1, [pc, #48]	; (8008534 <_malloc_trim_r+0xa4>)
 8008502:	f043 0301 	orr.w	r3, r3, #1
 8008506:	6008      	str	r0, [r1, #0]
 8008508:	6053      	str	r3, [r2, #4]
 800850a:	e7da      	b.n	80084c2 <_malloc_trim_r+0x32>
 800850c:	68bb      	ldr	r3, [r7, #8]
 800850e:	4a09      	ldr	r2, [pc, #36]	; (8008534 <_malloc_trim_r+0xa4>)
 8008510:	1b2d      	subs	r5, r5, r4
 8008512:	f045 0501 	orr.w	r5, r5, #1
 8008516:	605d      	str	r5, [r3, #4]
 8008518:	6813      	ldr	r3, [r2, #0]
 800851a:	4630      	mov	r0, r6
 800851c:	1b1c      	subs	r4, r3, r4
 800851e:	6014      	str	r4, [r2, #0]
 8008520:	f7ff fc22 	bl	8007d68 <__malloc_unlock>
 8008524:	2001      	movs	r0, #1
 8008526:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800852a:	bf00      	nop
 800852c:	20000130 	.word	0x20000130
 8008530:	2000053c 	.word	0x2000053c
 8008534:	20000570 	.word	0x20000570
 8008538:	00000080 	.word	0x00000080

0800853c <_free_r>:
 800853c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008540:	4604      	mov	r4, r0
 8008542:	4688      	mov	r8, r1
 8008544:	2900      	cmp	r1, #0
 8008546:	f000 80ad 	beq.w	80086a4 <_free_r+0x168>
 800854a:	f7ff fc0c 	bl	8007d66 <__malloc_lock>
 800854e:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8008552:	4d55      	ldr	r5, [pc, #340]	; (80086a8 <_free_r+0x16c>)
 8008554:	f022 0001 	bic.w	r0, r2, #1
 8008558:	f1a8 0308 	sub.w	r3, r8, #8
 800855c:	181f      	adds	r7, r3, r0
 800855e:	68a9      	ldr	r1, [r5, #8]
 8008560:	687e      	ldr	r6, [r7, #4]
 8008562:	428f      	cmp	r7, r1
 8008564:	f026 0603 	bic.w	r6, r6, #3
 8008568:	f002 0201 	and.w	r2, r2, #1
 800856c:	d11b      	bne.n	80085a6 <_free_r+0x6a>
 800856e:	4430      	add	r0, r6
 8008570:	b93a      	cbnz	r2, 8008582 <_free_r+0x46>
 8008572:	f858 2c08 	ldr.w	r2, [r8, #-8]
 8008576:	1a9b      	subs	r3, r3, r2
 8008578:	4410      	add	r0, r2
 800857a:	6899      	ldr	r1, [r3, #8]
 800857c:	68da      	ldr	r2, [r3, #12]
 800857e:	60ca      	str	r2, [r1, #12]
 8008580:	6091      	str	r1, [r2, #8]
 8008582:	f040 0201 	orr.w	r2, r0, #1
 8008586:	605a      	str	r2, [r3, #4]
 8008588:	60ab      	str	r3, [r5, #8]
 800858a:	4b48      	ldr	r3, [pc, #288]	; (80086ac <_free_r+0x170>)
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	4298      	cmp	r0, r3
 8008590:	d304      	bcc.n	800859c <_free_r+0x60>
 8008592:	4b47      	ldr	r3, [pc, #284]	; (80086b0 <_free_r+0x174>)
 8008594:	4620      	mov	r0, r4
 8008596:	6819      	ldr	r1, [r3, #0]
 8008598:	f7ff ff7a 	bl	8008490 <_malloc_trim_r>
 800859c:	4620      	mov	r0, r4
 800859e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80085a2:	f7ff bbe1 	b.w	8007d68 <__malloc_unlock>
 80085a6:	607e      	str	r6, [r7, #4]
 80085a8:	b97a      	cbnz	r2, 80085ca <_free_r+0x8e>
 80085aa:	f858 1c08 	ldr.w	r1, [r8, #-8]
 80085ae:	1a5b      	subs	r3, r3, r1
 80085b0:	4408      	add	r0, r1
 80085b2:	6899      	ldr	r1, [r3, #8]
 80085b4:	f105 0e08 	add.w	lr, r5, #8
 80085b8:	4571      	cmp	r1, lr
 80085ba:	d008      	beq.n	80085ce <_free_r+0x92>
 80085bc:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 80085c0:	f8c1 e00c 	str.w	lr, [r1, #12]
 80085c4:	f8ce 1008 	str.w	r1, [lr, #8]
 80085c8:	e002      	b.n	80085d0 <_free_r+0x94>
 80085ca:	2200      	movs	r2, #0
 80085cc:	e000      	b.n	80085d0 <_free_r+0x94>
 80085ce:	2201      	movs	r2, #1
 80085d0:	19b9      	adds	r1, r7, r6
 80085d2:	6849      	ldr	r1, [r1, #4]
 80085d4:	07c9      	lsls	r1, r1, #31
 80085d6:	d40e      	bmi.n	80085f6 <_free_r+0xba>
 80085d8:	4430      	add	r0, r6
 80085da:	68b9      	ldr	r1, [r7, #8]
 80085dc:	b942      	cbnz	r2, 80085f0 <_free_r+0xb4>
 80085de:	4e35      	ldr	r6, [pc, #212]	; (80086b4 <_free_r+0x178>)
 80085e0:	42b1      	cmp	r1, r6
 80085e2:	d105      	bne.n	80085f0 <_free_r+0xb4>
 80085e4:	616b      	str	r3, [r5, #20]
 80085e6:	612b      	str	r3, [r5, #16]
 80085e8:	2201      	movs	r2, #1
 80085ea:	60d9      	str	r1, [r3, #12]
 80085ec:	6099      	str	r1, [r3, #8]
 80085ee:	e002      	b.n	80085f6 <_free_r+0xba>
 80085f0:	68fe      	ldr	r6, [r7, #12]
 80085f2:	60ce      	str	r6, [r1, #12]
 80085f4:	60b1      	str	r1, [r6, #8]
 80085f6:	f040 0101 	orr.w	r1, r0, #1
 80085fa:	6059      	str	r1, [r3, #4]
 80085fc:	5018      	str	r0, [r3, r0]
 80085fe:	2a00      	cmp	r2, #0
 8008600:	d1cc      	bne.n	800859c <_free_r+0x60>
 8008602:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8008606:	d212      	bcs.n	800862e <_free_r+0xf2>
 8008608:	08c0      	lsrs	r0, r0, #3
 800860a:	1081      	asrs	r1, r0, #2
 800860c:	2201      	movs	r2, #1
 800860e:	fa02 f101 	lsl.w	r1, r2, r1
 8008612:	686a      	ldr	r2, [r5, #4]
 8008614:	3001      	adds	r0, #1
 8008616:	430a      	orrs	r2, r1
 8008618:	606a      	str	r2, [r5, #4]
 800861a:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 800861e:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 8008622:	6099      	str	r1, [r3, #8]
 8008624:	3a08      	subs	r2, #8
 8008626:	60da      	str	r2, [r3, #12]
 8008628:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 800862c:	e038      	b.n	80086a0 <_free_r+0x164>
 800862e:	0a42      	lsrs	r2, r0, #9
 8008630:	2a04      	cmp	r2, #4
 8008632:	d802      	bhi.n	800863a <_free_r+0xfe>
 8008634:	0982      	lsrs	r2, r0, #6
 8008636:	3238      	adds	r2, #56	; 0x38
 8008638:	e015      	b.n	8008666 <_free_r+0x12a>
 800863a:	2a14      	cmp	r2, #20
 800863c:	d801      	bhi.n	8008642 <_free_r+0x106>
 800863e:	325b      	adds	r2, #91	; 0x5b
 8008640:	e011      	b.n	8008666 <_free_r+0x12a>
 8008642:	2a54      	cmp	r2, #84	; 0x54
 8008644:	d802      	bhi.n	800864c <_free_r+0x110>
 8008646:	0b02      	lsrs	r2, r0, #12
 8008648:	326e      	adds	r2, #110	; 0x6e
 800864a:	e00c      	b.n	8008666 <_free_r+0x12a>
 800864c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8008650:	d802      	bhi.n	8008658 <_free_r+0x11c>
 8008652:	0bc2      	lsrs	r2, r0, #15
 8008654:	3277      	adds	r2, #119	; 0x77
 8008656:	e006      	b.n	8008666 <_free_r+0x12a>
 8008658:	f240 5154 	movw	r1, #1364	; 0x554
 800865c:	428a      	cmp	r2, r1
 800865e:	bf9a      	itte	ls
 8008660:	0c82      	lsrls	r2, r0, #18
 8008662:	327c      	addls	r2, #124	; 0x7c
 8008664:	227e      	movhi	r2, #126	; 0x7e
 8008666:	1c51      	adds	r1, r2, #1
 8008668:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 800866c:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8008670:	4f0d      	ldr	r7, [pc, #52]	; (80086a8 <_free_r+0x16c>)
 8008672:	428e      	cmp	r6, r1
 8008674:	d10b      	bne.n	800868e <_free_r+0x152>
 8008676:	2101      	movs	r1, #1
 8008678:	1092      	asrs	r2, r2, #2
 800867a:	fa01 f202 	lsl.w	r2, r1, r2
 800867e:	6879      	ldr	r1, [r7, #4]
 8008680:	4311      	orrs	r1, r2
 8008682:	6079      	str	r1, [r7, #4]
 8008684:	4631      	mov	r1, r6
 8008686:	e008      	b.n	800869a <_free_r+0x15e>
 8008688:	6889      	ldr	r1, [r1, #8]
 800868a:	428e      	cmp	r6, r1
 800868c:	d004      	beq.n	8008698 <_free_r+0x15c>
 800868e:	684a      	ldr	r2, [r1, #4]
 8008690:	f022 0203 	bic.w	r2, r2, #3
 8008694:	4290      	cmp	r0, r2
 8008696:	d3f7      	bcc.n	8008688 <_free_r+0x14c>
 8008698:	68ce      	ldr	r6, [r1, #12]
 800869a:	60de      	str	r6, [r3, #12]
 800869c:	6099      	str	r1, [r3, #8]
 800869e:	60b3      	str	r3, [r6, #8]
 80086a0:	60cb      	str	r3, [r1, #12]
 80086a2:	e77b      	b.n	800859c <_free_r+0x60>
 80086a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80086a8:	20000130 	.word	0x20000130
 80086ac:	20000538 	.word	0x20000538
 80086b0:	2000056c 	.word	0x2000056c
 80086b4:	20000138 	.word	0x20000138

080086b8 <memmove>:
 80086b8:	4288      	cmp	r0, r1
 80086ba:	b510      	push	{r4, lr}
 80086bc:	eb01 0302 	add.w	r3, r1, r2
 80086c0:	d801      	bhi.n	80086c6 <memmove+0xe>
 80086c2:	1e42      	subs	r2, r0, #1
 80086c4:	e00b      	b.n	80086de <memmove+0x26>
 80086c6:	4298      	cmp	r0, r3
 80086c8:	d2fb      	bcs.n	80086c2 <memmove+0xa>
 80086ca:	1881      	adds	r1, r0, r2
 80086cc:	1ad2      	subs	r2, r2, r3
 80086ce:	42d3      	cmn	r3, r2
 80086d0:	d004      	beq.n	80086dc <memmove+0x24>
 80086d2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80086d6:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80086da:	e7f8      	b.n	80086ce <memmove+0x16>
 80086dc:	bd10      	pop	{r4, pc}
 80086de:	4299      	cmp	r1, r3
 80086e0:	d004      	beq.n	80086ec <memmove+0x34>
 80086e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80086e6:	f802 4f01 	strb.w	r4, [r2, #1]!
 80086ea:	e7f8      	b.n	80086de <memmove+0x26>
 80086ec:	bd10      	pop	{r4, pc}

080086ee <memset>:
 80086ee:	4402      	add	r2, r0
 80086f0:	4603      	mov	r3, r0
 80086f2:	4293      	cmp	r3, r2
 80086f4:	d002      	beq.n	80086fc <memset+0xe>
 80086f6:	f803 1b01 	strb.w	r1, [r3], #1
 80086fa:	e7fa      	b.n	80086f2 <memset+0x4>
 80086fc:	4770      	bx	lr
	...

08008700 <_realloc_r>:
 8008700:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008704:	4681      	mov	r9, r0
 8008706:	460c      	mov	r4, r1
 8008708:	b929      	cbnz	r1, 8008716 <_realloc_r+0x16>
 800870a:	4611      	mov	r1, r2
 800870c:	b003      	add	sp, #12
 800870e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008712:	f7ff b8fd 	b.w	8007910 <_malloc_r>
 8008716:	9201      	str	r2, [sp, #4]
 8008718:	f7ff fb25 	bl	8007d66 <__malloc_lock>
 800871c:	9a01      	ldr	r2, [sp, #4]
 800871e:	f854 ec04 	ldr.w	lr, [r4, #-4]
 8008722:	f102 080b 	add.w	r8, r2, #11
 8008726:	f1b8 0f16 	cmp.w	r8, #22
 800872a:	f1a4 0b08 	sub.w	fp, r4, #8
 800872e:	f02e 0503 	bic.w	r5, lr, #3
 8008732:	d903      	bls.n	800873c <_realloc_r+0x3c>
 8008734:	f038 0807 	bics.w	r8, r8, #7
 8008738:	d502      	bpl.n	8008740 <_realloc_r+0x40>
 800873a:	e003      	b.n	8008744 <_realloc_r+0x44>
 800873c:	f04f 0810 	mov.w	r8, #16
 8008740:	4590      	cmp	r8, r2
 8008742:	d204      	bcs.n	800874e <_realloc_r+0x4e>
 8008744:	230c      	movs	r3, #12
 8008746:	f8c9 3000 	str.w	r3, [r9]
 800874a:	2000      	movs	r0, #0
 800874c:	e17d      	b.n	8008a4a <_realloc_r+0x34a>
 800874e:	45a8      	cmp	r8, r5
 8008750:	f340 8150 	ble.w	80089f4 <_realloc_r+0x2f4>
 8008754:	4ba6      	ldr	r3, [pc, #664]	; (80089f0 <_realloc_r+0x2f0>)
 8008756:	6898      	ldr	r0, [r3, #8]
 8008758:	eb0b 0105 	add.w	r1, fp, r5
 800875c:	4281      	cmp	r1, r0
 800875e:	684f      	ldr	r7, [r1, #4]
 8008760:	d005      	beq.n	800876e <_realloc_r+0x6e>
 8008762:	f027 0601 	bic.w	r6, r7, #1
 8008766:	440e      	add	r6, r1
 8008768:	6876      	ldr	r6, [r6, #4]
 800876a:	07f6      	lsls	r6, r6, #31
 800876c:	d426      	bmi.n	80087bc <_realloc_r+0xbc>
 800876e:	f027 0a03 	bic.w	sl, r7, #3
 8008772:	4281      	cmp	r1, r0
 8008774:	eb05 070a 	add.w	r7, r5, sl
 8008778:	d118      	bne.n	80087ac <_realloc_r+0xac>
 800877a:	f108 0610 	add.w	r6, r8, #16
 800877e:	42b7      	cmp	r7, r6
 8008780:	db1f      	blt.n	80087c2 <_realloc_r+0xc2>
 8008782:	eb0b 0008 	add.w	r0, fp, r8
 8008786:	ebc8 0707 	rsb	r7, r8, r7
 800878a:	f047 0701 	orr.w	r7, r7, #1
 800878e:	6098      	str	r0, [r3, #8]
 8008790:	6047      	str	r7, [r0, #4]
 8008792:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8008796:	f003 0301 	and.w	r3, r3, #1
 800879a:	ea43 0308 	orr.w	r3, r3, r8
 800879e:	4648      	mov	r0, r9
 80087a0:	f844 3c04 	str.w	r3, [r4, #-4]
 80087a4:	f7ff fae0 	bl	8007d68 <__malloc_unlock>
 80087a8:	4620      	mov	r0, r4
 80087aa:	e14e      	b.n	8008a4a <_realloc_r+0x34a>
 80087ac:	45b8      	cmp	r8, r7
 80087ae:	dc08      	bgt.n	80087c2 <_realloc_r+0xc2>
 80087b0:	68cb      	ldr	r3, [r1, #12]
 80087b2:	688a      	ldr	r2, [r1, #8]
 80087b4:	463d      	mov	r5, r7
 80087b6:	60d3      	str	r3, [r2, #12]
 80087b8:	609a      	str	r2, [r3, #8]
 80087ba:	e11b      	b.n	80089f4 <_realloc_r+0x2f4>
 80087bc:	f04f 0a00 	mov.w	sl, #0
 80087c0:	4651      	mov	r1, sl
 80087c2:	f01e 0f01 	tst.w	lr, #1
 80087c6:	f040 80c3 	bne.w	8008950 <_realloc_r+0x250>
 80087ca:	f854 7c08 	ldr.w	r7, [r4, #-8]
 80087ce:	ebc7 070b 	rsb	r7, r7, fp
 80087d2:	687e      	ldr	r6, [r7, #4]
 80087d4:	f026 0603 	bic.w	r6, r6, #3
 80087d8:	442e      	add	r6, r5
 80087da:	2900      	cmp	r1, #0
 80087dc:	f000 8083 	beq.w	80088e6 <_realloc_r+0x1e6>
 80087e0:	4281      	cmp	r1, r0
 80087e2:	44b2      	add	sl, r6
 80087e4:	d147      	bne.n	8008876 <_realloc_r+0x176>
 80087e6:	f108 0110 	add.w	r1, r8, #16
 80087ea:	458a      	cmp	sl, r1
 80087ec:	db7b      	blt.n	80088e6 <_realloc_r+0x1e6>
 80087ee:	463e      	mov	r6, r7
 80087f0:	68fa      	ldr	r2, [r7, #12]
 80087f2:	f856 1f08 	ldr.w	r1, [r6, #8]!
 80087f6:	60ca      	str	r2, [r1, #12]
 80087f8:	6091      	str	r1, [r2, #8]
 80087fa:	1f2a      	subs	r2, r5, #4
 80087fc:	2a24      	cmp	r2, #36	; 0x24
 80087fe:	d825      	bhi.n	800884c <_realloc_r+0x14c>
 8008800:	2a13      	cmp	r2, #19
 8008802:	d91b      	bls.n	800883c <_realloc_r+0x13c>
 8008804:	6821      	ldr	r1, [r4, #0]
 8008806:	60b9      	str	r1, [r7, #8]
 8008808:	6861      	ldr	r1, [r4, #4]
 800880a:	60f9      	str	r1, [r7, #12]
 800880c:	2a1b      	cmp	r2, #27
 800880e:	d803      	bhi.n	8008818 <_realloc_r+0x118>
 8008810:	f107 0210 	add.w	r2, r7, #16
 8008814:	3408      	adds	r4, #8
 8008816:	e012      	b.n	800883e <_realloc_r+0x13e>
 8008818:	68a1      	ldr	r1, [r4, #8]
 800881a:	6139      	str	r1, [r7, #16]
 800881c:	68e1      	ldr	r1, [r4, #12]
 800881e:	6179      	str	r1, [r7, #20]
 8008820:	2a24      	cmp	r2, #36	; 0x24
 8008822:	bf01      	itttt	eq
 8008824:	6922      	ldreq	r2, [r4, #16]
 8008826:	61ba      	streq	r2, [r7, #24]
 8008828:	6961      	ldreq	r1, [r4, #20]
 800882a:	61f9      	streq	r1, [r7, #28]
 800882c:	bf19      	ittee	ne
 800882e:	f107 0218 	addne.w	r2, r7, #24
 8008832:	3410      	addne	r4, #16
 8008834:	f107 0220 	addeq.w	r2, r7, #32
 8008838:	3418      	addeq	r4, #24
 800883a:	e000      	b.n	800883e <_realloc_r+0x13e>
 800883c:	4632      	mov	r2, r6
 800883e:	6821      	ldr	r1, [r4, #0]
 8008840:	6011      	str	r1, [r2, #0]
 8008842:	6861      	ldr	r1, [r4, #4]
 8008844:	6051      	str	r1, [r2, #4]
 8008846:	68a1      	ldr	r1, [r4, #8]
 8008848:	6091      	str	r1, [r2, #8]
 800884a:	e005      	b.n	8008858 <_realloc_r+0x158>
 800884c:	4621      	mov	r1, r4
 800884e:	4630      	mov	r0, r6
 8008850:	9301      	str	r3, [sp, #4]
 8008852:	f7ff ff31 	bl	80086b8 <memmove>
 8008856:	9b01      	ldr	r3, [sp, #4]
 8008858:	eb07 0208 	add.w	r2, r7, r8
 800885c:	ebc8 0a0a 	rsb	sl, r8, sl
 8008860:	609a      	str	r2, [r3, #8]
 8008862:	f04a 0301 	orr.w	r3, sl, #1
 8008866:	6053      	str	r3, [r2, #4]
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	f003 0301 	and.w	r3, r3, #1
 800886e:	ea43 0308 	orr.w	r3, r3, r8
 8008872:	607b      	str	r3, [r7, #4]
 8008874:	e0b6      	b.n	80089e4 <_realloc_r+0x2e4>
 8008876:	45d0      	cmp	r8, sl
 8008878:	dc35      	bgt.n	80088e6 <_realloc_r+0x1e6>
 800887a:	68cb      	ldr	r3, [r1, #12]
 800887c:	688a      	ldr	r2, [r1, #8]
 800887e:	4638      	mov	r0, r7
 8008880:	60d3      	str	r3, [r2, #12]
 8008882:	609a      	str	r2, [r3, #8]
 8008884:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	60d3      	str	r3, [r2, #12]
 800888c:	609a      	str	r2, [r3, #8]
 800888e:	1f2a      	subs	r2, r5, #4
 8008890:	2a24      	cmp	r2, #36	; 0x24
 8008892:	d823      	bhi.n	80088dc <_realloc_r+0x1dc>
 8008894:	2a13      	cmp	r2, #19
 8008896:	d91a      	bls.n	80088ce <_realloc_r+0x1ce>
 8008898:	6823      	ldr	r3, [r4, #0]
 800889a:	60bb      	str	r3, [r7, #8]
 800889c:	6863      	ldr	r3, [r4, #4]
 800889e:	60fb      	str	r3, [r7, #12]
 80088a0:	2a1b      	cmp	r2, #27
 80088a2:	d803      	bhi.n	80088ac <_realloc_r+0x1ac>
 80088a4:	f107 0010 	add.w	r0, r7, #16
 80088a8:	3408      	adds	r4, #8
 80088aa:	e010      	b.n	80088ce <_realloc_r+0x1ce>
 80088ac:	68a3      	ldr	r3, [r4, #8]
 80088ae:	613b      	str	r3, [r7, #16]
 80088b0:	68e3      	ldr	r3, [r4, #12]
 80088b2:	617b      	str	r3, [r7, #20]
 80088b4:	2a24      	cmp	r2, #36	; 0x24
 80088b6:	bf01      	itttt	eq
 80088b8:	6923      	ldreq	r3, [r4, #16]
 80088ba:	61bb      	streq	r3, [r7, #24]
 80088bc:	6963      	ldreq	r3, [r4, #20]
 80088be:	61fb      	streq	r3, [r7, #28]
 80088c0:	bf19      	ittee	ne
 80088c2:	f107 0018 	addne.w	r0, r7, #24
 80088c6:	3410      	addne	r4, #16
 80088c8:	f107 0020 	addeq.w	r0, r7, #32
 80088cc:	3418      	addeq	r4, #24
 80088ce:	6823      	ldr	r3, [r4, #0]
 80088d0:	6003      	str	r3, [r0, #0]
 80088d2:	6863      	ldr	r3, [r4, #4]
 80088d4:	6043      	str	r3, [r0, #4]
 80088d6:	68a3      	ldr	r3, [r4, #8]
 80088d8:	6083      	str	r3, [r0, #8]
 80088da:	e002      	b.n	80088e2 <_realloc_r+0x1e2>
 80088dc:	4621      	mov	r1, r4
 80088de:	f7ff feeb 	bl	80086b8 <memmove>
 80088e2:	4655      	mov	r5, sl
 80088e4:	e02e      	b.n	8008944 <_realloc_r+0x244>
 80088e6:	45b0      	cmp	r8, r6
 80088e8:	dc32      	bgt.n	8008950 <_realloc_r+0x250>
 80088ea:	4638      	mov	r0, r7
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	f850 2f08 	ldr.w	r2, [r0, #8]!
 80088f2:	60d3      	str	r3, [r2, #12]
 80088f4:	609a      	str	r2, [r3, #8]
 80088f6:	1f2a      	subs	r2, r5, #4
 80088f8:	2a24      	cmp	r2, #36	; 0x24
 80088fa:	d825      	bhi.n	8008948 <_realloc_r+0x248>
 80088fc:	2a13      	cmp	r2, #19
 80088fe:	d91a      	bls.n	8008936 <_realloc_r+0x236>
 8008900:	6823      	ldr	r3, [r4, #0]
 8008902:	60bb      	str	r3, [r7, #8]
 8008904:	6863      	ldr	r3, [r4, #4]
 8008906:	60fb      	str	r3, [r7, #12]
 8008908:	2a1b      	cmp	r2, #27
 800890a:	d803      	bhi.n	8008914 <_realloc_r+0x214>
 800890c:	f107 0010 	add.w	r0, r7, #16
 8008910:	3408      	adds	r4, #8
 8008912:	e010      	b.n	8008936 <_realloc_r+0x236>
 8008914:	68a3      	ldr	r3, [r4, #8]
 8008916:	613b      	str	r3, [r7, #16]
 8008918:	68e3      	ldr	r3, [r4, #12]
 800891a:	617b      	str	r3, [r7, #20]
 800891c:	2a24      	cmp	r2, #36	; 0x24
 800891e:	bf01      	itttt	eq
 8008920:	6923      	ldreq	r3, [r4, #16]
 8008922:	61bb      	streq	r3, [r7, #24]
 8008924:	6963      	ldreq	r3, [r4, #20]
 8008926:	61fb      	streq	r3, [r7, #28]
 8008928:	bf19      	ittee	ne
 800892a:	f107 0018 	addne.w	r0, r7, #24
 800892e:	3410      	addne	r4, #16
 8008930:	f107 0020 	addeq.w	r0, r7, #32
 8008934:	3418      	addeq	r4, #24
 8008936:	6823      	ldr	r3, [r4, #0]
 8008938:	6003      	str	r3, [r0, #0]
 800893a:	6863      	ldr	r3, [r4, #4]
 800893c:	6043      	str	r3, [r0, #4]
 800893e:	68a3      	ldr	r3, [r4, #8]
 8008940:	6083      	str	r3, [r0, #8]
 8008942:	4635      	mov	r5, r6
 8008944:	46bb      	mov	fp, r7
 8008946:	e055      	b.n	80089f4 <_realloc_r+0x2f4>
 8008948:	4621      	mov	r1, r4
 800894a:	f7ff feb5 	bl	80086b8 <memmove>
 800894e:	e7f8      	b.n	8008942 <_realloc_r+0x242>
 8008950:	4611      	mov	r1, r2
 8008952:	4648      	mov	r0, r9
 8008954:	f7fe ffdc 	bl	8007910 <_malloc_r>
 8008958:	4606      	mov	r6, r0
 800895a:	2800      	cmp	r0, #0
 800895c:	d042      	beq.n	80089e4 <_realloc_r+0x2e4>
 800895e:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8008962:	f023 0301 	bic.w	r3, r3, #1
 8008966:	f1a0 0208 	sub.w	r2, r0, #8
 800896a:	445b      	add	r3, fp
 800896c:	429a      	cmp	r2, r3
 800896e:	d105      	bne.n	800897c <_realloc_r+0x27c>
 8008970:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8008974:	f023 0303 	bic.w	r3, r3, #3
 8008978:	441d      	add	r5, r3
 800897a:	e03b      	b.n	80089f4 <_realloc_r+0x2f4>
 800897c:	1f2a      	subs	r2, r5, #4
 800897e:	2a24      	cmp	r2, #36	; 0x24
 8008980:	d829      	bhi.n	80089d6 <_realloc_r+0x2d6>
 8008982:	2a13      	cmp	r2, #19
 8008984:	d91e      	bls.n	80089c4 <_realloc_r+0x2c4>
 8008986:	6823      	ldr	r3, [r4, #0]
 8008988:	6003      	str	r3, [r0, #0]
 800898a:	6863      	ldr	r3, [r4, #4]
 800898c:	6043      	str	r3, [r0, #4]
 800898e:	2a1b      	cmp	r2, #27
 8008990:	d804      	bhi.n	800899c <_realloc_r+0x29c>
 8008992:	f100 0308 	add.w	r3, r0, #8
 8008996:	f104 0208 	add.w	r2, r4, #8
 800899a:	e015      	b.n	80089c8 <_realloc_r+0x2c8>
 800899c:	68a3      	ldr	r3, [r4, #8]
 800899e:	6083      	str	r3, [r0, #8]
 80089a0:	68e3      	ldr	r3, [r4, #12]
 80089a2:	60c3      	str	r3, [r0, #12]
 80089a4:	2a24      	cmp	r2, #36	; 0x24
 80089a6:	bf01      	itttt	eq
 80089a8:	6923      	ldreq	r3, [r4, #16]
 80089aa:	6103      	streq	r3, [r0, #16]
 80089ac:	6961      	ldreq	r1, [r4, #20]
 80089ae:	6141      	streq	r1, [r0, #20]
 80089b0:	bf19      	ittee	ne
 80089b2:	f100 0310 	addne.w	r3, r0, #16
 80089b6:	f104 0210 	addne.w	r2, r4, #16
 80089ba:	f100 0318 	addeq.w	r3, r0, #24
 80089be:	f104 0218 	addeq.w	r2, r4, #24
 80089c2:	e001      	b.n	80089c8 <_realloc_r+0x2c8>
 80089c4:	4603      	mov	r3, r0
 80089c6:	4622      	mov	r2, r4
 80089c8:	6811      	ldr	r1, [r2, #0]
 80089ca:	6019      	str	r1, [r3, #0]
 80089cc:	6851      	ldr	r1, [r2, #4]
 80089ce:	6059      	str	r1, [r3, #4]
 80089d0:	6892      	ldr	r2, [r2, #8]
 80089d2:	609a      	str	r2, [r3, #8]
 80089d4:	e002      	b.n	80089dc <_realloc_r+0x2dc>
 80089d6:	4621      	mov	r1, r4
 80089d8:	f7ff fe6e 	bl	80086b8 <memmove>
 80089dc:	4621      	mov	r1, r4
 80089de:	4648      	mov	r0, r9
 80089e0:	f7ff fdac 	bl	800853c <_free_r>
 80089e4:	4648      	mov	r0, r9
 80089e6:	f7ff f9bf 	bl	8007d68 <__malloc_unlock>
 80089ea:	4630      	mov	r0, r6
 80089ec:	e02d      	b.n	8008a4a <_realloc_r+0x34a>
 80089ee:	bf00      	nop
 80089f0:	20000130 	.word	0x20000130
 80089f4:	ebc8 0205 	rsb	r2, r8, r5
 80089f8:	2a0f      	cmp	r2, #15
 80089fa:	f8db 3004 	ldr.w	r3, [fp, #4]
 80089fe:	d914      	bls.n	8008a2a <_realloc_r+0x32a>
 8008a00:	f003 0301 	and.w	r3, r3, #1
 8008a04:	eb0b 0108 	add.w	r1, fp, r8
 8008a08:	ea43 0308 	orr.w	r3, r3, r8
 8008a0c:	f8cb 3004 	str.w	r3, [fp, #4]
 8008a10:	f042 0301 	orr.w	r3, r2, #1
 8008a14:	440a      	add	r2, r1
 8008a16:	604b      	str	r3, [r1, #4]
 8008a18:	6853      	ldr	r3, [r2, #4]
 8008a1a:	f043 0301 	orr.w	r3, r3, #1
 8008a1e:	6053      	str	r3, [r2, #4]
 8008a20:	3108      	adds	r1, #8
 8008a22:	4648      	mov	r0, r9
 8008a24:	f7ff fd8a 	bl	800853c <_free_r>
 8008a28:	e00a      	b.n	8008a40 <_realloc_r+0x340>
 8008a2a:	f003 0301 	and.w	r3, r3, #1
 8008a2e:	432b      	orrs	r3, r5
 8008a30:	eb0b 0205 	add.w	r2, fp, r5
 8008a34:	f8cb 3004 	str.w	r3, [fp, #4]
 8008a38:	6853      	ldr	r3, [r2, #4]
 8008a3a:	f043 0301 	orr.w	r3, r3, #1
 8008a3e:	6053      	str	r3, [r2, #4]
 8008a40:	4648      	mov	r0, r9
 8008a42:	f7ff f991 	bl	8007d68 <__malloc_unlock>
 8008a46:	f10b 0008 	add.w	r0, fp, #8
 8008a4a:	b003      	add	sp, #12
 8008a4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008a50 <_sbrk>:
 8008a50:	4b04      	ldr	r3, [pc, #16]	; (8008a64 <_sbrk+0x14>)
 8008a52:	6819      	ldr	r1, [r3, #0]
 8008a54:	4602      	mov	r2, r0
 8008a56:	b909      	cbnz	r1, 8008a5c <_sbrk+0xc>
 8008a58:	4903      	ldr	r1, [pc, #12]	; (8008a68 <_sbrk+0x18>)
 8008a5a:	6019      	str	r1, [r3, #0]
 8008a5c:	6818      	ldr	r0, [r3, #0]
 8008a5e:	4402      	add	r2, r0
 8008a60:	601a      	str	r2, [r3, #0]
 8008a62:	4770      	bx	lr
 8008a64:	20000598 	.word	0x20000598
 8008a68:	20000834 	.word	0x20000834

08008a6c <_init>:
 8008a6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a6e:	bf00      	nop
 8008a70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a72:	bc08      	pop	{r3}
 8008a74:	469e      	mov	lr, r3
 8008a76:	4770      	bx	lr

08008a78 <_fini>:
 8008a78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a7a:	bf00      	nop
 8008a7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a7e:	bc08      	pop	{r3}
 8008a80:	469e      	mov	lr, r3
 8008a82:	4770      	bx	lr
