###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        94947   # Number of WRITE/WRITEP commands
num_reads_done                 =       946702   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       740945   # Number of read row buffer hits
num_read_cmds                  =       946699   # Number of READ/READP commands
num_writes_done                =        94955   # Number of read requests issued
num_write_row_hits             =        62118   # Number of write row buffer hits
num_act_cmds                   =       239739   # Number of ACT commands
num_pre_cmds                   =       239709   # Number of PRE commands
num_ondemand_pres              =       216916   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9492288   # Cyles of rank active rank.0
rank_active_cycles.1           =      9184787   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       507712   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       815213   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       981272   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        15637   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         8983   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3279   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2333   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3275   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2497   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          983   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1136   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1746   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20516   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           10   # Write cmd latency (cycles)
write_latency[20-39]           =           33   # Write cmd latency (cycles)
write_latency[40-59]           =           28   # Write cmd latency (cycles)
write_latency[60-79]           =           80   # Write cmd latency (cycles)
write_latency[80-99]           =          176   # Write cmd latency (cycles)
write_latency[100-119]         =          274   # Write cmd latency (cycles)
write_latency[120-139]         =          480   # Write cmd latency (cycles)
write_latency[140-159]         =          804   # Write cmd latency (cycles)
write_latency[160-179]         =         1177   # Write cmd latency (cycles)
write_latency[180-199]         =         1686   # Write cmd latency (cycles)
write_latency[200-]            =        90199   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       311059   # Read request latency (cycles)
read_latency[40-59]            =       108976   # Read request latency (cycles)
read_latency[60-79]            =       116510   # Read request latency (cycles)
read_latency[80-99]            =        63022   # Read request latency (cycles)
read_latency[100-119]          =        49333   # Read request latency (cycles)
read_latency[120-139]          =        42998   # Read request latency (cycles)
read_latency[140-159]          =        31751   # Read request latency (cycles)
read_latency[160-179]          =        25917   # Read request latency (cycles)
read_latency[180-199]          =        21936   # Read request latency (cycles)
read_latency[200-]             =       175197   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.73975e+08   # Write energy
read_energy                    =  3.81709e+09   # Read energy
act_energy                     =  6.55926e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.43702e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.91302e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.92319e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.73131e+09   # Active standby energy rank.1
average_read_latency           =      138.883   # Average read request latency (cycles)
average_interarrival           =      9.59995   # Average request interarrival latency (cycles)
total_energy                   =  1.79411e+10   # Total energy (pJ)
average_power                  =      1794.11   # Average power (mW)
average_bandwidth              =      8.88881   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        97759   # Number of WRITE/WRITEP commands
num_reads_done                 =      1009284   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       801765   # Number of read row buffer hits
num_read_cmds                  =      1009279   # Number of READ/READP commands
num_writes_done                =        97766   # Number of read requests issued
num_write_row_hits             =        62889   # Number of write row buffer hits
num_act_cmds                   =       243598   # Number of ACT commands
num_pre_cmds                   =       243569   # Number of PRE commands
num_ondemand_pres              =       219766   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9370853   # Cyles of rank active rank.0
rank_active_cycles.1           =      9313186   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       629147   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       686814   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1047697   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        14851   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9033   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3120   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2266   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3302   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2459   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          970   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1139   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1759   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20454   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            5   # Write cmd latency (cycles)
write_latency[20-39]           =           31   # Write cmd latency (cycles)
write_latency[40-59]           =           35   # Write cmd latency (cycles)
write_latency[60-79]           =          106   # Write cmd latency (cycles)
write_latency[80-99]           =          163   # Write cmd latency (cycles)
write_latency[100-119]         =          297   # Write cmd latency (cycles)
write_latency[120-139]         =          466   # Write cmd latency (cycles)
write_latency[140-159]         =          705   # Write cmd latency (cycles)
write_latency[160-179]         =         1143   # Write cmd latency (cycles)
write_latency[180-199]         =         1639   # Write cmd latency (cycles)
write_latency[200-]            =        93169   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       324064   # Read request latency (cycles)
read_latency[40-59]            =       119007   # Read request latency (cycles)
read_latency[60-79]            =       124372   # Read request latency (cycles)
read_latency[80-99]            =        69235   # Read request latency (cycles)
read_latency[100-119]          =        53893   # Read request latency (cycles)
read_latency[120-139]          =        46481   # Read request latency (cycles)
read_latency[140-159]          =        35075   # Read request latency (cycles)
read_latency[160-179]          =        28852   # Read request latency (cycles)
read_latency[180-199]          =        23748   # Read request latency (cycles)
read_latency[200-]             =       184552   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.88013e+08   # Write energy
read_energy                    =  4.06941e+09   # Read energy
act_energy                     =  6.66484e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.01991e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.29671e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.84741e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.81143e+09   # Active standby energy rank.1
average_read_latency           =      136.353   # Average read request latency (cycles)
average_interarrival           =      9.03289   # Average request interarrival latency (cycles)
total_energy                   =  1.82191e+10   # Total energy (pJ)
average_power                  =      1821.91   # Average power (mW)
average_bandwidth              =      9.44683   # Average bandwidth
