/*
Copyright(c) 2017 Cedric Jimenez

This file is part of Nano-IP.

Nano-IP is free software: you can redistribute it and/or modify
it under the terms of the GNU Lesser General Public License as published by
the Free Software Foundation, either version 3 of the License, or
(at your option) any later version.

Nano-IP is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU Lesser General Public License for more details.

You should have received a copy of the GNU Lesser General Public License
along with Nano-IP.  If not, see <http://www.gnu.org/licenses/>.
*/

#include "stm32f767xx.h"

/** \brief Initialize CPU speed using PLL */
void pll_init()
{
    /* Reset the RCC clock configuration to the default reset state ------------*/
    /* Set HSION bit */
    RCC->CR |= (uint32_t)0x00000001u;
    while ((RCC->CR & (1u << 1u)) == 0u)
    {}

    /* Reset CFGR register */
    RCC->CFGR = 0x00000000u;

    /* Reset HSEON, CSSON and PLLON bits */
    RCC->CR &= (uint32_t)0xFEF6FFFFu;

    /* Reset PLLCFGR register */
    RCC->PLLCFGR = 0x24003010u;

    /* Reset HSEBYP bit */
    RCC->CR &= (uint32_t)0xFFFBFFFFu;

    /* Disable all interrupts */
    RCC->CIR = 0x00000000u;

    /* Configure the Vector Table location add offset address ------------------*/
    SCB->VTOR = FLASH_BASE; /* Vector Table Relocation in Internal FLASH */

    /* Configure flash latency */
    FLASH->ACR = (3u << 8u) | (7u << 0u);

    /* Configure PLL

        f(VCO clock) = f(PLL clock input) ï¿½ (PLLN / PLLM)
        f(PLL general clock output) = f(VCO clock) / PLLP

        HSI = 16MHz, N = 54, M = 2, P = 2, Q = 9, R = 2
        => fPLL = 216MHz
    */
    RCC->PLLCFGR = (2u << 28u) | (9u << 24u) | (0u << 16u) | (432u << 6u) | (16u << 0u);
    RCC->CR |= (1u << 24u);
    while ((RCC->CR & (1u << 25u)) == 0u)
    {}

    /* Configure peripheral clocks

         AHBPresc = 1, APB2Presc = 2, APB1Presc = 4
         => CPU clock = 216MHz, APB2 periph = 108MHz, APB1 periph = 54MHz
     */
    RCC->CFGR = (4u << 13u) | (5u << 10u) | (0u << 4u) | (2u << 0u);
}
