$date
  Sat Jun 22 19:42:34 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module full_adder_tb $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # carry_in $end
$var reg 1 $ sum $end
$var reg 1 % carry_out $end
$scope module x $end
$var reg 1 & a $end
$var reg 1 ' b $end
$var reg 1 ( carry_in $end
$var reg 1 ) sum $end
$var reg 1 * carry_out $end
$var reg 1 + x $end
$var reg 1 , y $end
$var reg 1 - z $end
$scope module half_adder_1 $end
$var reg 1 . a $end
$var reg 1 / b $end
$var reg 1 0 sum $end
$var reg 1 1 carry $end
$upscope $end
$scope module half_adder_2 $end
$var reg 1 2 a $end
$var reg 1 3 b $end
$var reg 1 4 sum $end
$var reg 1 5 carry $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
X!
X"
X#
X$
X%
X&
X'
X(
X)
X*
X+
X,
X-
X.
X/
X0
X1
X2
X3
X4
X5
#1000000
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
#2000000
1#
1$
1(
1)
13
14
#3000000
1"
0#
1$
1'
0(
1)
1+
1/
10
12
03
14
#4000000
1#
0$
1%
1(
0)
1*
1-
13
04
15
#5000000
1!
0"
0#
1$
0%
1&
0'
0(
1)
0*
0-
1.
0/
03
14
05
#6000000
1#
0$
1%
1(
0)
1*
1-
13
04
15
#7000000
1"
0#
0$
1'
0(
0)
0+
1,
0-
1/
00
11
02
03
04
05
#8000000
1#
1$
1(
1)
13
14
#9000000
