// Seed: 4202097796
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3[1] = 1;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    input tri id_2,
    output wor id_3,
    input wor id_4,
    input tri1 id_5,
    input tri0 id_6,
    input supply1 id_7,
    output wand id_8,
    input wand id_9,
    output uwire id_10,
    input tri0 id_11,
    input supply1 id_12,
    output wand id_13,
    input wand id_14,
    input supply0 id_15,
    input tri1 id_16,
    output wire id_17,
    output wand id_18,
    output tri1 id_19,
    output tri id_20,
    input uwire id_21,
    output wand id_22
);
  logic [7:0] id_24, id_25;
  xnor (
      id_18,
      id_1,
      id_14,
      id_25,
      id_0,
      id_11,
      id_12,
      id_5,
      id_24,
      id_15,
      id_6,
      id_16,
      id_26,
      id_21,
      id_2,
      id_7,
      id_9,
      id_4
  );
  wire id_26;
  assign id_24[1'b0] = 1;
  module_0(
      id_26, id_26, id_24, id_26, id_26, id_26, id_26, id_26, id_26, id_26, id_26
  );
endmodule
