/*----------------------------------------------------------------------------*/
/*                          Copyright (C) Tux64 2025                          */
/*                    https://github.com/bradleycha/tux64                     */
/*----------------------------------------------------------------------------*/
/* develop/ldscripts/platform_n64/pi.ld - Peripheral Interface (PI) linker    */
/*    script.                                                                 */
/*----------------------------------------------------------------------------*/

/* addresses of PI MMIO registers */
TUX64_PLATFORM_N64_PI_MMIO_ADDRESS_DRAM_ADDR =
   (
      TUX64_PLATFORM_N64_MEMORY_MAP_ADDRESS_PI +
      0x00000000
   );
TUX64_PLATFORM_N64_PI_MMIO_ADDRESS_CART_ADDR =
   (
      TUX64_PLATFORM_N64_MEMORY_MAP_ADDRESS_PI +
      0x00000004
   );
TUX64_PLATFORM_N64_PI_MMIO_ADDRESS_RD_LEN =
   (
      TUX64_PLATFORM_N64_MEMORY_MAP_ADDRESS_PI +
      0x00000008
   );
TUX64_PLATFORM_N64_PI_MMIO_ADDRESS_WR_LEN =
   (
      TUX64_PLATFORM_N64_MEMORY_MAP_ADDRESS_PI +
      0x0000000c
   );
TUX64_PLATFORM_N64_PI_MMIO_ADDRESS_STATUS =
   (
      TUX64_PLATFORM_N64_MEMORY_MAP_ADDRESS_PI +
      0x00000010
   );
TUX64_PLATFORM_N64_PI_MMIO_ADDRESS_BSD_DOM1_LAT =
   (
      TUX64_PLATFORM_N64_MEMORY_MAP_ADDRESS_PI +
      0x00000014
   );
TUX64_PLATFORM_N64_PI_MMIO_ADDRESS_BSD_DOM1_PWD =
   (
      TUX64_PLATFORM_N64_MEMORY_MAP_ADDRESS_PI +
      0x00000018
   );
TUX64_PLATFORM_N64_PI_MMIO_ADDRESS_BSD_DOM1_PGS =
   (
      TUX64_PLATFORM_N64_MEMORY_MAP_ADDRESS_PI +
      0x0000001c
   );
TUX64_PLATFORM_N64_PI_MMIO_ADDRESS_BSD_DOM1_RLS =
   (
      TUX64_PLATFORM_N64_MEMORY_MAP_ADDRESS_PI +
      0x00000020
   );
TUX64_PLATFORM_N64_PI_MMIO_ADDRESS_BSD_DOM2_LAT =
   (
      TUX64_PLATFORM_N64_MEMORY_MAP_ADDRESS_PI +
      0x00000024
   );
TUX64_PLATFORM_N64_PI_MMIO_ADDRESS_BSD_DOM2_PWD =
   (
      TUX64_PLATFORM_N64_MEMORY_MAP_ADDRESS_PI +
      0x00000028
   );
TUX64_PLATFORM_N64_PI_MMIO_ADDRESS_BSD_DOM2_PGS =
   (
      TUX64_PLATFORM_N64_MEMORY_MAP_ADDRESS_PI +
      0x0000002c
   );
TUX64_PLATFORM_N64_PI_MMIO_ADDRESS_BSD_DOM2_RLS =
   (
      TUX64_PLATFORM_N64_MEMORY_MAP_ADDRESS_PI +
      0x00000030
   );
TUX64_PLATFORM_N64_PI_MMIO_ADDRESS_IQUE_ATB_UPPER =
   (
      TUX64_PLATFORM_N64_MEMORY_MAP_ADDRESS_PI +
      0x00000040
   );
TUX64_PLATFORM_N64_PI_MMIO_ADDRESS_IQUE_NAND_CTRL =
   (
      TUX64_PLATFORM_N64_MEMORY_MAP_ADDRESS_PI +
      0x00000048
   );
TUX64_PLATFORM_N64_PI_MMIO_ADDRESS_IQUE_NAND_CFG =
   (
      TUX64_PLATFORM_N64_MEMORY_MAP_ADDRESS_PI +
      0x0000004c
   );
TUX64_PLATFORM_N64_PI_MMIO_ADDRESS_IQUE_RD_LEN =
   (
      TUX64_PLATFORM_N64_MEMORY_MAP_ADDRESS_PI +
      0x00000058
   );
TUX64_PLATFORM_N64_PI_MMIO_ADDRESS_IQUE_WR_LEN =
   (
      TUX64_PLATFORM_N64_MEMORY_MAP_ADDRESS_PI +
      0x0000005c
   );
TUX64_PLATFORM_N64_PI_MMIO_ADDRESS_IQUE_GPIO =
   (
      TUX64_PLATFORM_N64_MEMORY_MAP_ADDRESS_PI +
      0x00000060
   );
TUX64_PLATFORM_N64_PI_MMIO_ADDRESS_IQUE_NAND_ADDR =
   (
      TUX64_PLATFORM_N64_MEMORY_MAP_ADDRESS_PI +
      0x00000070
   );
TUX64_PLATFORM_N64_PI_MMIO_ADDRESS_IQUE_ATB_LOWER =
   (
      TUX64_PLATFORM_N64_MEMORY_MAP_ADDRESS_PI +
      0x00010500
   );

