

================================================================
== Vivado HLS Report for 'k2c_dense_2'
================================================================
* Date:           Thu Apr 18 00:48:47 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        vlsiModel
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.122|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+-----+-----+-----+-----+---------+
        |                                |                     |  Latency  |  Interval | Pipeline|
        |            Instance            |        Module       | min | max | min | max |   Type  |
        +--------------------------------+---------------------+-----+-----+-----+-----+---------+
        |grp_k2c_dot_1_fu_172            |k2c_dot_1            |    ?|    ?|    ?|    ?|   none  |
        |grp_k2c_affine_matmul_1_fu_197  |k2c_affine_matmul_1  |    ?|    ?|    ?|    ?|   none  |
        |grp_k2c_relu_func_1_fu_213      |k2c_relu_func_1      |    ?|    ?|    ?|    ?|   none  |
        +--------------------------------+---------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|         7|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     410|
|FIFO             |        -|      -|       -|       -|
|Instance         |        8|     79|   11480|    8919|
|Memory           |        4|      -|      64|      13|
|Multiplexer      |        -|      -|       -|     376|
|Register         |        -|      -|     570|       -|
+-----------------+---------+-------+--------+--------+
|Total            |       12|     79|   12114|    9718|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        1|     10|       4|       7|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------+---------+-------+------+------+
    |            Instance            |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +--------------------------------+----------------------+---------+-------+------+------+
    |grp_k2c_affine_matmul_1_fu_197  |k2c_affine_matmul_1   |        0|     22|  1318|  1141|
    |grp_k2c_dot_1_fu_172            |k2c_dot_1             |        8|     39|  9394|  7135|
    |grp_k2c_relu_func_1_fu_213      |k2c_relu_func_1       |        0|      0|   202|   245|
    |vlsiModel_fadd_32cud_U170       |vlsiModel_fadd_32cud  |        0|      2|   205|   203|
    |vlsiModel_mul_64sbkb_U171       |vlsiModel_mul_64sbkb  |        0|     16|   361|   195|
    +--------------------------------+----------------------+---------+-------+------+------+
    |Total                           |                      |        8|     79| 11480|  8919|
    +--------------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +------------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |dense_2_bias_array_U    |k2c_dense_2_denseAem  |        0|  64|  13|    25|   32|     1|          800|
    |dense_2_kernel_array_U  |k2c_dense_2_densezec  |        4|   0|   0|  1250|   32|     1|        40000|
    +------------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total                   |                      |        4|  64|  13|  1275|   64|     2|        40800|
    +------------------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_290_p2                       |     +    |      0|  0|  71|          64|          64|
    |j_fu_269_p2                       |     +    |      0|  0|  71|           1|          64|
    |sum_i_fu_279_p2                   |     +    |      0|  0|  15|           6|           6|
    |tmp_6_fu_232_p2                   |     +    |      0|  0|  71|          64|           2|
    |ap_block_state16_on_subcall_done  |    and   |      0|  0|   2|           1|           1|
    |exitcond_i_fu_264_p2              |   icmp   |      0|  0|  29|          64|          64|
    |icmp_fu_249_p2                    |   icmp   |      0|  0|  29|          63|           1|
    |tmp_fu_226_p2                     |   icmp   |      0|  0|  29|          64|           2|
    |tmp_i_fu_255_p2                   |   icmp   |      0|  0|  29|          64|          64|
    |outrows1_fu_295_p3                |  select  |      0|  0|  64|           1|          64|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 410|         392|         332|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  85|         17|    1|         17|
    |dense_1_output_array_address0    |  15|          3|    6|         18|
    |dense_1_output_array_ce0         |  15|          3|    1|          3|
    |dense_2_bias_array_address0      |  15|          3|    5|         15|
    |dense_2_bias_array_ce0           |  15|          3|    1|          3|
    |dense_2_kernel_array_address0    |  15|          3|   11|         33|
    |dense_2_kernel_array_ce0         |   9|          2|    1|          2|
    |dense_2_output_array_address0    |  27|          5|    5|         25|
    |dense_2_output_array_ce0         |  27|          5|    1|          5|
    |dense_2_output_array_d0          |  27|          5|   32|        160|
    |dense_2_output_array_we0         |  27|          5|    1|          5|
    |grp_k2c_relu_func_1_fu_213_size  |  15|          3|   64|        192|
    |i_i_reg_148                      |   9|          2|   64|        128|
    |input_shape_address0             |  15|          3|    3|          9|
    |input_shape_ce0                  |  15|          3|    1|          3|
    |j_i_reg_160                      |   9|          2|   64|        128|
    |kernel_shape_address0            |  21|          4|    3|         12|
    |kernel_shape_ce0                 |  15|          3|    1|          3|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 376|         74|  265|        761|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                    |  16|   0|   16|          0|
    |dense_2_bias_array_l_reg_388                 |  32|   0|   32|          0|
    |dense_2_output_array_1_reg_378               |   5|   0|    5|          0|
    |grp_k2c_affine_matmul_1_fu_197_ap_start_reg  |   1|   0|    1|          0|
    |grp_k2c_dot_1_fu_172_ap_start_reg            |   1|   0|    1|          0|
    |grp_k2c_relu_func_1_fu_213_ap_start_reg      |   1|   0|    1|          0|
    |i_i_reg_148                                  |  64|   0|   64|          0|
    |icmp_reg_347                                 |   1|   0|    1|          0|
    |innerdim_reg_415                             |  64|   0|   64|          0|
    |j_i_reg_160                                  |  64|   0|   64|          0|
    |j_reg_368                                    |  64|   0|   64|          0|
    |outcols_reg_404                              |  64|   0|   64|          0|
    |outrows1_reg_398                             |  64|   0|   64|          0|
    |outsize_reg_420                              |  64|   0|   64|          0|
    |tmp_6_reg_342                                |  64|   0|   64|          0|
    |tmp_reg_338                                  |   1|   0|    1|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 570|   0|  570|          0|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |      k2c_dense.2     | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |      k2c_dense.2     | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |      k2c_dense.2     | return value |
|ap_done                        | out |    1| ap_ctrl_hs |      k2c_dense.2     | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |      k2c_dense.2     | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |      k2c_dense.2     | return value |
|output_numel_read              |  in |   64|   ap_none  |   output_numel_read  |    scalar    |
|input_ndim_read                |  in |   64|   ap_none  |    input_ndim_read   |    scalar    |
|input_numel_read               |  in |   64|   ap_none  |   input_numel_read   |    scalar    |
|input_shape_address0           | out |    3|  ap_memory |      input_shape     |     array    |
|input_shape_ce0                | out |    1|  ap_memory |      input_shape     |     array    |
|input_shape_q0                 |  in |   64|  ap_memory |      input_shape     |     array    |
|kernel_ndim_read               |  in |   64|   ap_none  |   kernel_ndim_read   |    scalar    |
|kernel_numel_read              |  in |   64|   ap_none  |   kernel_numel_read  |    scalar    |
|kernel_shape_address0          | out |    3|  ap_memory |     kernel_shape     |     array    |
|kernel_shape_ce0               | out |    1|  ap_memory |     kernel_shape     |     array    |
|kernel_shape_q0                |  in |   64|  ap_memory |     kernel_shape     |     array    |
|bias_numel_read                |  in |   64|   ap_none  |    bias_numel_read   |    scalar    |
|dense_2_output_array_address0  | out |    5|  ap_memory | dense_2_output_array |     array    |
|dense_2_output_array_ce0       | out |    1|  ap_memory | dense_2_output_array |     array    |
|dense_2_output_array_we0       | out |    1|  ap_memory | dense_2_output_array |     array    |
|dense_2_output_array_d0        | out |   32|  ap_memory | dense_2_output_array |     array    |
|dense_2_output_array_q0        |  in |   32|  ap_memory | dense_2_output_array |     array    |
|dense_1_output_array_address0  | out |    6|  ap_memory | dense_1_output_array |     array    |
|dense_1_output_array_ce0       | out |    1|  ap_memory | dense_1_output_array |     array    |
|dense_1_output_array_q0        |  in |   32|  ap_memory | dense_1_output_array |     array    |
+-------------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!tmp)
	12  / (tmp)
2 --> 
	3  / true
3 --> 
	11  / (!tmp_i)
	4  / (tmp_i)
4 --> 
	5  / (!exitcond_i)
	3  / (exitcond_i)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	4  / true
11 --> 
	16  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.99>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%bias_numel_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %bias_numel_read)"   --->   Operation 17 'read' 'bias_numel_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%kernel_numel_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %kernel_numel_read)"   --->   Operation 18 'read' 'kernel_numel_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%kernel_ndim_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %kernel_ndim_read)"   --->   Operation 19 'read' 'kernel_ndim_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%input_numel_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_numel_read)"   --->   Operation 20 'read' 'input_numel_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%input_ndim_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_ndim_read)"   --->   Operation 21 'read' 'input_ndim_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%output_numel_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %output_numel_read)"   --->   Operation 22 'read' 'output_numel_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.34ns)   --->   "%tmp = icmp ult i64 %input_ndim_read_2, 3" [vlsiModel.c:118]   --->   Operation 23 'icmp' 'tmp' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %tmp, label %_ifconv, label %1" [vlsiModel.c:118]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (2.99ns)   --->   "%tmp_6 = add i64 %input_ndim_read_2, -1" [vlsiModel.c:138]   --->   Operation 25 'add' 'tmp_6' <Predicate = (!tmp)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [2/2] (0.00ns)   --->   "call fastcc void @k2c_dot.1(i64 %input_ndim_read_2, i64 %input_numel_read_2, [5 x i64]* %input_shape, i64 %kernel_ndim_read_2, i64 %kernel_numel_read_2, [5 x i64]* %kernel_shape, i64 %tmp_6, [25 x float]* @dense_2_output_array, [50 x float]* @dense_1_output_array)" [vlsiModel.c:143]   --->   Operation 26 'call' <Predicate = (!tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_87 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %input_ndim_read_2, i32 1, i32 63)" [vlsiModel.c:121]   --->   Operation 27 'partselect' 'tmp_87' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (2.34ns)   --->   "%icmp = icmp ne i63 %tmp_87, 0" [vlsiModel.c:121]   --->   Operation 28 'icmp' 'icmp' <Predicate = (tmp)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%input_shape_addr = getelementptr [5 x i64]* %input_shape, i64 0, i64 0" [vlsiModel.c:122]   --->   Operation 29 'getelementptr' 'input_shape_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (1.75ns)   --->   "%outrows = load i64* %input_shape_addr, align 8" [vlsiModel.c:122]   --->   Operation 30 'load' 'outrows' <Predicate = (tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%kernel_shape_addr = getelementptr [5 x i64]* %kernel_shape, i64 0, i64 1" [vlsiModel.c:127]   --->   Operation 31 'getelementptr' 'kernel_shape_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.75ns)   --->   "%outcols = load i64* %kernel_shape_addr, align 8" [vlsiModel.c:127]   --->   Operation 32 'load' 'outcols' <Predicate = (tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 33 [1/2] (0.00ns)   --->   "call fastcc void @k2c_dot.1(i64 %input_ndim_read_2, i64 %input_numel_read_2, [5 x i64]* %input_shape, i64 %kernel_ndim_read_2, i64 %kernel_numel_read_2, [5 x i64]* %kernel_shape, i64 %tmp_6, [25 x float]* @dense_2_output_array, [50 x float]* @dense_1_output_array)" [vlsiModel.c:143]   --->   Operation 33 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 34 [1/1] (1.35ns)   --->   "br label %2" [vlsiModel.c:283->vlsiModel.c:144]   --->   Operation 34 'br' <Predicate = true> <Delay = 1.35>

State 3 <SV = 2> <Delay = 2.34>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%i_i = phi i64 [ 0, %1 ], [ %i, %4 ]"   --->   Operation 35 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (2.34ns)   --->   "%tmp_i = icmp ult i64 %i_i, %output_numel_read_2" [vlsiModel.c:283->vlsiModel.c:144]   --->   Operation 36 'icmp' 'tmp_i' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %.preheader.i.preheader, label %k2c_bias_add.1.exit" [vlsiModel.c:283->vlsiModel.c:144]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.35ns)   --->   "br label %.preheader.i" [vlsiModel.c:284->vlsiModel.c:144]   --->   Operation 38 'br' <Predicate = (tmp_i)> <Delay = 1.35>
ST_3 : Operation 39 [2/2] (1.35ns)   --->   "call fastcc void @k2c_relu_func.1([25 x float]* @dense_2_output_array, i64 %output_numel_read_2)" [vlsiModel.c:146]   --->   Operation 39 'call' <Predicate = (!tmp_i)> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.99>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%j_i = phi i64 [ %j, %3 ], [ 0, %.preheader.i.preheader ]"   --->   Operation 40 'phi' 'j_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_88 = trunc i64 %j_i to i6" [vlsiModel.c:284->vlsiModel.c:144]   --->   Operation 41 'trunc' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (2.34ns)   --->   "%exitcond_i = icmp eq i64 %j_i, %bias_numel_read_2" [vlsiModel.c:284->vlsiModel.c:144]   --->   Operation 42 'icmp' 'exitcond_i' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (2.99ns)   --->   "%j = add i64 1, %j_i" [vlsiModel.c:284->vlsiModel.c:144]   --->   Operation 43 'add' 'j' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %4, label %3" [vlsiModel.c:284->vlsiModel.c:144]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%dense_2_bias_array_a = getelementptr [25 x float]* @dense_2_bias_array, i64 0, i64 %j_i" [vlsiModel.c:285->vlsiModel.c:144]   --->   Operation 45 'getelementptr' 'dense_2_bias_array_a' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 46 [2/2] (2.77ns)   --->   "%dense_2_bias_array_l = load float* %dense_2_bias_array_a, align 4" [vlsiModel.c:285->vlsiModel.c:144]   --->   Operation 46 'load' 'dense_2_bias_array_l' <Predicate = (!exitcond_i)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 25> <ROM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_89 = trunc i64 %i_i to i6" [vlsiModel.c:283->vlsiModel.c:144]   --->   Operation 47 'trunc' 'tmp_89' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.60ns)   --->   "%sum_i = add i6 %tmp_89, %tmp_88" [vlsiModel.c:283->vlsiModel.c:144]   --->   Operation 48 'add' 'sum_i' <Predicate = (!exitcond_i)> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%sum_i_cast = zext i6 %sum_i to i64" [vlsiModel.c:283->vlsiModel.c:144]   --->   Operation 49 'zext' 'sum_i_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%dense_2_output_array_1 = getelementptr [25 x float]* @dense_2_output_array, i64 0, i64 %sum_i_cast" [vlsiModel.c:285->vlsiModel.c:144]   --->   Operation 50 'getelementptr' 'dense_2_output_array_1' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (2.99ns)   --->   "%i = add i64 %i_i, %bias_numel_read_2" [vlsiModel.c:283->vlsiModel.c:144]   --->   Operation 51 'add' 'i' <Predicate = (exitcond_i)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "br label %2" [vlsiModel.c:283->vlsiModel.c:144]   --->   Operation 52 'br' <Predicate = (exitcond_i)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.77>
ST_5 : Operation 53 [1/2] (2.77ns)   --->   "%dense_2_bias_array_l = load float* %dense_2_bias_array_a, align 4" [vlsiModel.c:285->vlsiModel.c:144]   --->   Operation 53 'load' 'dense_2_bias_array_l' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 25> <ROM>
ST_5 : Operation 54 [2/2] (1.75ns)   --->   "%dense_2_output_array_2 = load float* %dense_2_output_array_1, align 4" [vlsiModel.c:285->vlsiModel.c:144]   --->   Operation 54 'load' 'dense_2_output_array_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>

State 6 <SV = 5> <Delay = 8.26>
ST_6 : Operation 55 [1/2] (1.75ns)   --->   "%dense_2_output_array_2 = load float* %dense_2_output_array_1, align 4" [vlsiModel.c:285->vlsiModel.c:144]   --->   Operation 55 'load' 'dense_2_output_array_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_6 : Operation 56 [5/5] (6.51ns)   --->   "%tmp_i_14 = fadd float %dense_2_output_array_2, %dense_2_bias_array_l" [vlsiModel.c:285->vlsiModel.c:144]   --->   Operation 56 'fadd' 'tmp_i_14' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.51>
ST_7 : Operation 57 [4/5] (6.51ns)   --->   "%tmp_i_14 = fadd float %dense_2_output_array_2, %dense_2_bias_array_l" [vlsiModel.c:285->vlsiModel.c:144]   --->   Operation 57 'fadd' 'tmp_i_14' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.51>
ST_8 : Operation 58 [3/5] (6.51ns)   --->   "%tmp_i_14 = fadd float %dense_2_output_array_2, %dense_2_bias_array_l" [vlsiModel.c:285->vlsiModel.c:144]   --->   Operation 58 'fadd' 'tmp_i_14' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.51>
ST_9 : Operation 59 [2/5] (6.51ns)   --->   "%tmp_i_14 = fadd float %dense_2_output_array_2, %dense_2_bias_array_l" [vlsiModel.c:285->vlsiModel.c:144]   --->   Operation 59 'fadd' 'tmp_i_14' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.26>
ST_10 : Operation 60 [1/5] (6.51ns)   --->   "%tmp_i_14 = fadd float %dense_2_output_array_2, %dense_2_bias_array_l" [vlsiModel.c:285->vlsiModel.c:144]   --->   Operation 60 'fadd' 'tmp_i_14' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 61 [1/1] (1.75ns)   --->   "store float %tmp_i_14, float* %dense_2_output_array_1, align 4" [vlsiModel.c:285->vlsiModel.c:144]   --->   Operation 61 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "br label %.preheader.i" [vlsiModel.c:284->vlsiModel.c:144]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 3> <Delay = 0.00>
ST_11 : Operation 63 [1/2] (0.00ns)   --->   "call fastcc void @k2c_relu_func.1([25 x float]* @dense_2_output_array, i64 %output_numel_read_2)" [vlsiModel.c:146]   --->   Operation 63 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 64 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 1> <Delay = 2.58>
ST_12 : Operation 65 [1/2] (1.75ns)   --->   "%outrows = load i64* %input_shape_addr, align 8" [vlsiModel.c:122]   --->   Operation 65 'load' 'outrows' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_12 : Operation 66 [1/1] (0.83ns)   --->   "%outrows1 = select i1 %icmp, i64 %outrows, i64 1" [vlsiModel.c:121]   --->   Operation 66 'select' 'outrows1' <Predicate = true> <Delay = 0.83> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 67 [1/2] (1.75ns)   --->   "%outcols = load i64* %kernel_shape_addr, align 8" [vlsiModel.c:127]   --->   Operation 67 'load' 'outcols' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%kernel_shape_addr_1 = getelementptr [5 x i64]* %kernel_shape, i64 0, i64 0" [vlsiModel.c:128]   --->   Operation 68 'getelementptr' 'kernel_shape_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 69 [2/2] (1.75ns)   --->   "%innerdim = load i64* %kernel_shape_addr_1, align 8" [vlsiModel.c:128]   --->   Operation 69 'load' 'innerdim' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>

State 13 <SV = 2> <Delay = 8.60>
ST_13 : Operation 70 [1/2] (1.75ns)   --->   "%innerdim = load i64* %kernel_shape_addr_1, align 8" [vlsiModel.c:128]   --->   Operation 70 'load' 'innerdim' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_13 : Operation 71 [2/2] (8.60ns)   --->   "%outsize = mul i64 %outcols, %outrows1" [vlsiModel.c:129]   --->   Operation 71 'mul' 'outsize' <Predicate = true> <Delay = 8.60> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 72 [2/2] (0.00ns)   --->   "call fastcc void @k2c_affine_matmul.1([25 x float]* @dense_2_output_array, [50 x float]* @dense_1_output_array, [1250 x float]* @dense_2_kernel_array, [25 x float]* @dense_2_bias_array, i64 %outrows1, i64 %outcols, i64 %innerdim)" [vlsiModel.c:130]   --->   Operation 72 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 3> <Delay = 8.60>
ST_14 : Operation 73 [1/2] (8.60ns)   --->   "%outsize = mul i64 %outcols, %outrows1" [vlsiModel.c:129]   --->   Operation 73 'mul' 'outsize' <Predicate = true> <Delay = 8.60> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 74 [1/2] (0.00ns)   --->   "call fastcc void @k2c_affine_matmul.1([25 x float]* @dense_2_output_array, [50 x float]* @dense_1_output_array, [1250 x float]* @dense_2_kernel_array, [25 x float]* @dense_2_bias_array, i64 %outrows1, i64 %outcols, i64 %innerdim)" [vlsiModel.c:130]   --->   Operation 74 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 4> <Delay = 1.35>
ST_15 : Operation 75 [2/2] (1.35ns)   --->   "call fastcc void @k2c_relu_func.1([25 x float]* @dense_2_output_array, i64 %outsize)" [vlsiModel.c:133]   --->   Operation 75 'call' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 5> <Delay = 0.00>
ST_16 : Operation 76 [1/2] (0.00ns)   --->   "call fastcc void @k2c_relu_func.1([25 x float]* @dense_2_output_array, i64 %outsize)" [vlsiModel.c:133]   --->   Operation 76 'call' <Predicate = (tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 77 [1/1] (0.00ns)   --->   "br label %5" [vlsiModel.c:136]   --->   Operation 77 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 78 [1/1] (0.00ns)   --->   "ret void" [vlsiModel.c:150]   --->   Operation 78 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_numel_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_ndim_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_numel_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_shape]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_ndim_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_numel_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_shape]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias_numel_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dense_2_output_array]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_1_output_array]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_2_kernel_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_2_bias_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_2_fwork]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
bias_numel_read_2      (read         ) [ 00111111111000000]
kernel_numel_read_2    (read         ) [ 00100000000000000]
kernel_ndim_read_2     (read         ) [ 00100000000000000]
input_numel_read_2     (read         ) [ 00100000000000000]
input_ndim_read_2      (read         ) [ 00100000000000000]
output_numel_read_2    (read         ) [ 00111111111100000]
tmp                    (icmp         ) [ 01111111111111111]
StgValue_24            (br           ) [ 00000000000000000]
tmp_6                  (add          ) [ 00100000000000000]
tmp_87                 (partselect   ) [ 00000000000000000]
icmp                   (icmp         ) [ 00000000000010000]
input_shape_addr       (getelementptr) [ 00000000000010000]
kernel_shape_addr      (getelementptr) [ 00000000000010000]
StgValue_33            (call         ) [ 00000000000000000]
StgValue_34            (br           ) [ 00111111111000000]
i_i                    (phi          ) [ 00011111111000000]
tmp_i                  (icmp         ) [ 00011111111000000]
StgValue_37            (br           ) [ 00000000000000000]
StgValue_38            (br           ) [ 00011111111000000]
j_i                    (phi          ) [ 00001000000000000]
tmp_88                 (trunc        ) [ 00000000000000000]
exitcond_i             (icmp         ) [ 00011111111000000]
j                      (add          ) [ 00011111111000000]
StgValue_44            (br           ) [ 00000000000000000]
dense_2_bias_array_a   (getelementptr) [ 00000100000000000]
tmp_89                 (trunc        ) [ 00000000000000000]
sum_i                  (add          ) [ 00000000000000000]
sum_i_cast             (zext         ) [ 00000000000000000]
dense_2_output_array_1 (getelementptr) [ 00000111111000000]
i                      (add          ) [ 00111111111000000]
StgValue_52            (br           ) [ 00111111111000000]
dense_2_bias_array_l   (load         ) [ 00000011111000000]
dense_2_output_array_2 (load         ) [ 00000001111000000]
tmp_i_14               (fadd         ) [ 00000000000000000]
StgValue_61            (store        ) [ 00000000000000000]
StgValue_62            (br           ) [ 00011111111000000]
StgValue_63            (call         ) [ 00000000000000000]
StgValue_64            (br           ) [ 00000000000000000]
outrows                (load         ) [ 00000000000000000]
outrows1               (select       ) [ 00000000000001100]
outcols                (load         ) [ 00000000000001100]
kernel_shape_addr_1    (getelementptr) [ 00000000000001000]
innerdim               (load         ) [ 00000000000000100]
outsize                (mul          ) [ 00000000000000011]
StgValue_74            (call         ) [ 00000000000000000]
StgValue_76            (call         ) [ 00000000000000000]
StgValue_77            (br           ) [ 00000000000000000]
StgValue_78            (ret          ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_numel_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_numel_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_ndim_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ndim_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_numel_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_numel_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_shape">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_shape"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="kernel_ndim_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_ndim_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="kernel_numel_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_numel_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kernel_shape">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_shape"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="bias_numel_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_numel_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dense_2_output_array">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_output_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dense_1_output_array">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_output_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dense_2_kernel_array">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_kernel_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dense_2_bias_array">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_bias_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="dense_2_fwork">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_fwork"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2c_dot.1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2c_relu_func.1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2c_affine_matmul.1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="bias_numel_read_2_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="64" slack="0"/>
<pin id="52" dir="0" index="1" bw="64" slack="0"/>
<pin id="53" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_numel_read_2/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="kernel_numel_read_2_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="64" slack="0"/>
<pin id="58" dir="0" index="1" bw="64" slack="0"/>
<pin id="59" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_numel_read_2/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="kernel_ndim_read_2_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="64" slack="0"/>
<pin id="64" dir="0" index="1" bw="64" slack="0"/>
<pin id="65" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_ndim_read_2/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="input_numel_read_2_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="64" slack="0"/>
<pin id="70" dir="0" index="1" bw="64" slack="0"/>
<pin id="71" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_numel_read_2/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="input_ndim_read_2_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="64" slack="0"/>
<pin id="76" dir="0" index="1" bw="64" slack="0"/>
<pin id="77" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ndim_read_2/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="output_numel_read_2_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="64" slack="0"/>
<pin id="82" dir="0" index="1" bw="64" slack="0"/>
<pin id="83" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_numel_read_2/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="input_shape_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="64" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="1" slack="0"/>
<pin id="90" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_shape_addr/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="3" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outrows/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="kernel_shape_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="1" slack="0"/>
<pin id="104" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_shape_addr/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="3" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outcols/1 innerdim/12 "/>
</bind>
</comp>

<comp id="114" class="1004" name="dense_2_bias_array_a_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="64" slack="0"/>
<pin id="118" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_2_bias_array_a/4 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="5" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_2_bias_array_l/4 "/>
</bind>
</comp>

<comp id="127" class="1004" name="dense_2_output_array_1_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="6" slack="0"/>
<pin id="131" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_2_output_array_1/4 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="5" slack="1"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="dense_2_output_array_2/5 StgValue_61/10 "/>
</bind>
</comp>

<comp id="139" class="1004" name="kernel_shape_addr_1_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="64" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="1" slack="0"/>
<pin id="143" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_shape_addr_1/12 "/>
</bind>
</comp>

<comp id="148" class="1005" name="i_i_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="1"/>
<pin id="150" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="i_i_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="64" slack="1"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/3 "/>
</bind>
</comp>

<comp id="160" class="1005" name="j_i_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="1"/>
<pin id="162" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="j_i (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="j_i_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="0"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="1" slack="1"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_k2c_dot_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="64" slack="0"/>
<pin id="175" dir="0" index="2" bw="64" slack="0"/>
<pin id="176" dir="0" index="3" bw="64" slack="0"/>
<pin id="177" dir="0" index="4" bw="64" slack="0"/>
<pin id="178" dir="0" index="5" bw="64" slack="0"/>
<pin id="179" dir="0" index="6" bw="64" slack="0"/>
<pin id="180" dir="0" index="7" bw="64" slack="0"/>
<pin id="181" dir="0" index="8" bw="32" slack="0"/>
<pin id="182" dir="0" index="9" bw="32" slack="0"/>
<pin id="183" dir="0" index="10" bw="32" slack="0"/>
<pin id="184" dir="0" index="11" bw="32" slack="0"/>
<pin id="185" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_26/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_k2c_affine_matmul_1_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="0" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="0"/>
<pin id="200" dir="0" index="2" bw="32" slack="0"/>
<pin id="201" dir="0" index="3" bw="32" slack="0"/>
<pin id="202" dir="0" index="4" bw="32" slack="0"/>
<pin id="203" dir="0" index="5" bw="64" slack="1"/>
<pin id="204" dir="0" index="6" bw="64" slack="1"/>
<pin id="205" dir="0" index="7" bw="64" slack="0"/>
<pin id="206" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_72/13 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_k2c_relu_func_1_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="0" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="0"/>
<pin id="216" dir="0" index="2" bw="64" slack="1"/>
<pin id="217" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_39/3 StgValue_75/15 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="1"/>
<pin id="223" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_i_14/6 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="0"/>
<pin id="228" dir="0" index="1" bw="64" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_6_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_87_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="63" slack="0"/>
<pin id="241" dir="0" index="1" bw="64" slack="0"/>
<pin id="242" dir="0" index="2" bw="1" slack="0"/>
<pin id="243" dir="0" index="3" bw="7" slack="0"/>
<pin id="244" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_87/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="icmp_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="63" slack="0"/>
<pin id="251" dir="0" index="1" bw="63" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_i_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="64" slack="0"/>
<pin id="257" dir="0" index="1" bw="64" slack="2"/>
<pin id="258" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_88_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="64" slack="0"/>
<pin id="262" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_88/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="exitcond_i_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="64" slack="0"/>
<pin id="266" dir="0" index="1" bw="64" slack="3"/>
<pin id="267" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="j_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="64" slack="0"/>
<pin id="272" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_89_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="64" slack="1"/>
<pin id="277" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_89/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="sum_i_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="6" slack="0"/>
<pin id="281" dir="0" index="1" bw="6" slack="0"/>
<pin id="282" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_i/4 "/>
</bind>
</comp>

<comp id="285" class="1004" name="sum_i_cast_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="6" slack="0"/>
<pin id="287" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_i_cast/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="i_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="64" slack="1"/>
<pin id="292" dir="0" index="1" bw="64" slack="3"/>
<pin id="293" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="outrows1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="1"/>
<pin id="297" dir="0" index="1" bw="64" slack="0"/>
<pin id="298" dir="0" index="2" bw="64" slack="0"/>
<pin id="299" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="outrows1/12 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="64" slack="1"/>
<pin id="304" dir="0" index="1" bw="64" slack="1"/>
<pin id="305" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="outsize/13 "/>
</bind>
</comp>

<comp id="306" class="1005" name="bias_numel_read_2_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="64" slack="3"/>
<pin id="308" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="bias_numel_read_2 "/>
</bind>
</comp>

<comp id="312" class="1005" name="kernel_numel_read_2_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="1"/>
<pin id="314" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="kernel_numel_read_2 "/>
</bind>
</comp>

<comp id="317" class="1005" name="kernel_ndim_read_2_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="64" slack="1"/>
<pin id="319" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="kernel_ndim_read_2 "/>
</bind>
</comp>

<comp id="322" class="1005" name="input_numel_read_2_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="64" slack="1"/>
<pin id="324" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_numel_read_2 "/>
</bind>
</comp>

<comp id="327" class="1005" name="input_ndim_read_2_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="64" slack="1"/>
<pin id="329" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_ndim_read_2 "/>
</bind>
</comp>

<comp id="332" class="1005" name="output_numel_read_2_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="64" slack="2"/>
<pin id="334" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="output_numel_read_2 "/>
</bind>
</comp>

<comp id="338" class="1005" name="tmp_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="5"/>
<pin id="340" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="342" class="1005" name="tmp_6_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="64" slack="1"/>
<pin id="344" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="347" class="1005" name="icmp_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="1"/>
<pin id="349" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="352" class="1005" name="input_shape_addr_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="3" slack="1"/>
<pin id="354" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_shape_addr "/>
</bind>
</comp>

<comp id="357" class="1005" name="kernel_shape_addr_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="3" slack="1"/>
<pin id="359" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="kernel_shape_addr "/>
</bind>
</comp>

<comp id="368" class="1005" name="j_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="64" slack="0"/>
<pin id="370" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="373" class="1005" name="dense_2_bias_array_a_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="5" slack="1"/>
<pin id="375" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_bias_array_a "/>
</bind>
</comp>

<comp id="378" class="1005" name="dense_2_output_array_1_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="5" slack="1"/>
<pin id="380" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_output_array_1 "/>
</bind>
</comp>

<comp id="383" class="1005" name="i_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="64" slack="1"/>
<pin id="385" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="388" class="1005" name="dense_2_bias_array_l_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="1"/>
<pin id="390" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_bias_array_l "/>
</bind>
</comp>

<comp id="393" class="1005" name="dense_2_output_array_2_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="1"/>
<pin id="395" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_output_array_2 "/>
</bind>
</comp>

<comp id="398" class="1005" name="outrows1_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="64" slack="1"/>
<pin id="400" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="outrows1 "/>
</bind>
</comp>

<comp id="404" class="1005" name="outcols_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="64" slack="1"/>
<pin id="406" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="outcols "/>
</bind>
</comp>

<comp id="410" class="1005" name="kernel_shape_addr_1_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="3" slack="1"/>
<pin id="412" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="kernel_shape_addr_1 "/>
</bind>
</comp>

<comp id="415" class="1005" name="innerdim_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="64" slack="1"/>
<pin id="417" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="innerdim "/>
</bind>
</comp>

<comp id="420" class="1005" name="outsize_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="64" slack="1"/>
<pin id="422" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="outsize "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="26" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="14" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="26" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="10" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="26" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="26" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="26" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="26" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="42" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="42" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="99"><net_src comp="86" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="42" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="44" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="113"><net_src comp="100" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="22" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="42" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="114" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="132"><net_src comp="16" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="42" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="144"><net_src comp="12" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="42" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="42" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="147"><net_src comp="139" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="151"><net_src comp="42" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="152" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="163"><net_src comp="42" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="171"><net_src comp="164" pin="4"/><net_sink comp="114" pin=2"/></net>

<net id="186"><net_src comp="32" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="187"><net_src comp="74" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="188"><net_src comp="68" pin="2"/><net_sink comp="172" pin=2"/></net>

<net id="189"><net_src comp="6" pin="0"/><net_sink comp="172" pin=3"/></net>

<net id="190"><net_src comp="62" pin="2"/><net_sink comp="172" pin=4"/></net>

<net id="191"><net_src comp="56" pin="2"/><net_sink comp="172" pin=5"/></net>

<net id="192"><net_src comp="12" pin="0"/><net_sink comp="172" pin=6"/></net>

<net id="193"><net_src comp="16" pin="0"/><net_sink comp="172" pin=8"/></net>

<net id="194"><net_src comp="18" pin="0"/><net_sink comp="172" pin=9"/></net>

<net id="195"><net_src comp="24" pin="0"/><net_sink comp="172" pin=10"/></net>

<net id="196"><net_src comp="20" pin="0"/><net_sink comp="172" pin=11"/></net>

<net id="207"><net_src comp="48" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="208"><net_src comp="16" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="18" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="210"><net_src comp="20" pin="0"/><net_sink comp="197" pin=3"/></net>

<net id="211"><net_src comp="22" pin="0"/><net_sink comp="197" pin=4"/></net>

<net id="212"><net_src comp="108" pin="3"/><net_sink comp="197" pin=7"/></net>

<net id="218"><net_src comp="46" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="16" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="224"><net_src comp="220" pin="2"/><net_sink comp="134" pin=1"/></net>

<net id="225"><net_src comp="134" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="74" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="28" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="74" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="30" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="238"><net_src comp="232" pin="2"/><net_sink comp="172" pin=7"/></net>

<net id="245"><net_src comp="34" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="74" pin="2"/><net_sink comp="239" pin=1"/></net>

<net id="247"><net_src comp="36" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="248"><net_src comp="38" pin="0"/><net_sink comp="239" pin=3"/></net>

<net id="253"><net_src comp="239" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="40" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="152" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="164" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="164" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="273"><net_src comp="44" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="164" pin="4"/><net_sink comp="269" pin=1"/></net>

<net id="278"><net_src comp="148" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="275" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="260" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="288"><net_src comp="279" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="294"><net_src comp="148" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="300"><net_src comp="94" pin="3"/><net_sink comp="295" pin=1"/></net>

<net id="301"><net_src comp="44" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="309"><net_src comp="50" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="311"><net_src comp="306" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="315"><net_src comp="56" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="172" pin=5"/></net>

<net id="320"><net_src comp="62" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="172" pin=4"/></net>

<net id="325"><net_src comp="68" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="330"><net_src comp="74" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="335"><net_src comp="80" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="337"><net_src comp="332" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="341"><net_src comp="226" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="232" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="172" pin=7"/></net>

<net id="350"><net_src comp="249" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="355"><net_src comp="86" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="360"><net_src comp="100" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="371"><net_src comp="269" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="376"><net_src comp="114" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="381"><net_src comp="127" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="386"><net_src comp="290" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="391"><net_src comp="121" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="396"><net_src comp="134" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="401"><net_src comp="295" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="403"><net_src comp="398" pin="1"/><net_sink comp="197" pin=5"/></net>

<net id="407"><net_src comp="108" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="409"><net_src comp="404" pin="1"/><net_sink comp="197" pin=6"/></net>

<net id="413"><net_src comp="139" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="418"><net_src comp="108" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="197" pin=7"/></net>

<net id="423"><net_src comp="302" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="213" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_shape | {}
	Port: kernel_shape | {}
	Port: dense_2_output_array | {1 2 3 10 11 13 14 15 16 }
	Port: dense_1_output_array | {}
	Port: dense_2_kernel_array | {}
	Port: dense_2_bias_array | {}
	Port: dense_2_fwork | {1 2 }
 - Input state : 
	Port: k2c_dense.2 : output_numel_read | {1 }
	Port: k2c_dense.2 : input_ndim_read | {1 }
	Port: k2c_dense.2 : input_numel_read | {1 }
	Port: k2c_dense.2 : input_shape | {1 2 12 }
	Port: k2c_dense.2 : kernel_ndim_read | {1 }
	Port: k2c_dense.2 : kernel_numel_read | {1 }
	Port: k2c_dense.2 : kernel_shape | {1 2 12 13 }
	Port: k2c_dense.2 : bias_numel_read | {1 }
	Port: k2c_dense.2 : dense_2_output_array | {1 2 3 5 6 11 13 14 15 16 }
	Port: k2c_dense.2 : dense_1_output_array | {1 2 13 14 }
	Port: k2c_dense.2 : dense_2_kernel_array | {1 2 13 14 }
	Port: k2c_dense.2 : dense_2_bias_array | {4 5 13 14 }
	Port: k2c_dense.2 : dense_2_fwork | {1 2 }
  - Chain level:
	State 1
		StgValue_24 : 1
		StgValue_26 : 1
		icmp : 1
		outrows : 1
		outcols : 1
	State 2
	State 3
		tmp_i : 1
		StgValue_37 : 2
	State 4
		tmp_88 : 1
		exitcond_i : 1
		j : 1
		StgValue_44 : 2
		dense_2_bias_array_a : 1
		dense_2_bias_array_l : 2
		sum_i : 2
		sum_i_cast : 3
		dense_2_output_array_1 : 4
	State 5
	State 6
		tmp_i_14 : 1
	State 7
	State 8
	State 9
	State 10
		StgValue_61 : 1
	State 11
	State 12
		outrows1 : 1
		innerdim : 1
	State 13
		StgValue_72 : 1
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |      grp_k2c_dot_1_fu_172      |    0    |    39   | 45.4385 |  10898  |   5748  |
|   call   | grp_k2c_affine_matmul_1_fu_197 |    0    |    22   | 14.9517 |   1581  |   1064  |
|          |   grp_k2c_relu_func_1_fu_213   |    0    |    0    |   1.35  |   263   |   209   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|    mul   |           grp_fu_302           |    0    |    16   |    0    |   361   |   195   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   fadd   |           grp_fu_220           |    0    |    2    |    0    |   205   |   203   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |          tmp_6_fu_232          |    0    |    0    |    0    |    0    |    71   |
|    add   |            j_fu_269            |    0    |    0    |    0    |    0    |    71   |
|          |          sum_i_fu_279          |    0    |    0    |    0    |    0    |    15   |
|          |            i_fu_290            |    0    |    0    |    0    |    0    |    71   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |           tmp_fu_226           |    0    |    0    |    0    |    0    |    29   |
|   icmp   |           icmp_fu_249          |    0    |    0    |    0    |    0    |    29   |
|          |          tmp_i_fu_255          |    0    |    0    |    0    |    0    |    29   |
|          |        exitcond_i_fu_264       |    0    |    0    |    0    |    0    |    29   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|  select  |         outrows1_fu_295        |    0    |    0    |    0    |    0    |    64   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |  bias_numel_read_2_read_fu_50  |    0    |    0    |    0    |    0    |    0    |
|          | kernel_numel_read_2_read_fu_56 |    0    |    0    |    0    |    0    |    0    |
|   read   |  kernel_ndim_read_2_read_fu_62 |    0    |    0    |    0    |    0    |    0    |
|          |  input_numel_read_2_read_fu_68 |    0    |    0    |    0    |    0    |    0    |
|          |  input_ndim_read_2_read_fu_74  |    0    |    0    |    0    |    0    |    0    |
|          | output_numel_read_2_read_fu_80 |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|partselect|          tmp_87_fu_239         |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   trunc  |          tmp_88_fu_260         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_89_fu_275         |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   zext   |        sum_i_cast_fu_285       |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                |    0    |    79   | 61.7403 |  13308  |   7827  |
|----------|--------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|   bias_numel_read_2_reg_306  |   64   |
| dense_2_bias_array_a_reg_373 |    5   |
| dense_2_bias_array_l_reg_388 |   32   |
|dense_2_output_array_1_reg_378|    5   |
|dense_2_output_array_2_reg_393|   32   |
|          i_i_reg_148         |   64   |
|           i_reg_383          |   64   |
|         icmp_reg_347         |    1   |
|       innerdim_reg_415       |   64   |
|   input_ndim_read_2_reg_327  |   64   |
|  input_numel_read_2_reg_322  |   64   |
|   input_shape_addr_reg_352   |    3   |
|          j_i_reg_160         |   64   |
|           j_reg_368          |   64   |
|  kernel_ndim_read_2_reg_317  |   64   |
|  kernel_numel_read_2_reg_312 |   64   |
|  kernel_shape_addr_1_reg_410 |    3   |
|   kernel_shape_addr_reg_357  |    3   |
|        outcols_reg_404       |   64   |
|  output_numel_read_2_reg_332 |   64   |
|       outrows1_reg_398       |   64   |
|        outsize_reg_420       |   64   |
|         tmp_6_reg_342        |   64   |
|          tmp_reg_338         |    1   |
+------------------------------+--------+
|             Total            |  1045  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
|        grp_access_fu_94        |  p0  |   2  |   3  |    6   ||    9    |
|        grp_access_fu_108       |  p0  |   4  |   3  |   12   ||    21   |
|        grp_access_fu_121       |  p0  |   2  |   5  |   10   ||    9    |
|           i_i_reg_148          |  p0  |   2  |  64  |   128  ||    9    |
|      grp_k2c_dot_1_fu_172      |  p1  |   2  |  64  |   128  ||    9    |
|      grp_k2c_dot_1_fu_172      |  p2  |   2  |  64  |   128  ||    9    |
|      grp_k2c_dot_1_fu_172      |  p4  |   2  |  64  |   128  ||    9    |
|      grp_k2c_dot_1_fu_172      |  p5  |   2  |  64  |   128  ||    9    |
|      grp_k2c_dot_1_fu_172      |  p7  |   2  |  64  |   128  ||    9    |
| grp_k2c_affine_matmul_1_fu_197 |  p7  |   2  |  64  |   128  ||    9    |
|   grp_k2c_relu_func_1_fu_213   |  p2  |   2  |  64  |   128  ||    9    |
|           grp_fu_220           |  p0  |   2  |  32  |   64   ||    9    |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |  1116  || 16.4035 ||   120   |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |   79   |   61   |  13308 |  7827  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |   16   |    -   |   120  |
|  Register |    -   |    -   |    -   |  1045  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   79   |   78   |  14353 |  7947  |
+-----------+--------+--------+--------+--------+--------+
