Execute         source -notrace -encoding utf-8 /software/common/Xilinx_Vitis/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute           source -encoding utf-8 /software/common/Xilinx_Vitis/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls opened at Thu Oct 23 23:41:51 PDT 2025
Execute         send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute         write_ini /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls_config.cfg -apsfile /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/hls.aps -filepaths relative -quiet 
Execute         source /software/common/Xilinx_Vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /software/common/Xilinx_Vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /software/common/Xilinx_Vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Command       open_solution done; 0.15 sec.
Command     open_component done; 0.16 sec.
Execute     add_files cordiccart2pol.cpp 
INFO: [HLS 200-1510] Running: add_files cordiccart2pol.cpp 
INFO: [HLS 200-10] Adding design file 'cordiccart2pol.cpp' to the project
Execute     add_files -tb cordiccart2pol_test.cpp 
INFO: [HLS 200-1510] Running: add_files -tb cordiccart2pol_test.cpp 
INFO: [HLS 200-10] Adding test bench file 'cordiccart2pol_test.cpp' to the project
Execute     set_top cordiccart2pol 
INFO: [HLS 200-1510] Running: set_top cordiccart2pol 
Execute     set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /software/common/Xilinx_Vitis/Vitis/2024.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /software/common/Xilinx_Vitis/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 6.95 sec.
Execute       source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.2 sec.
Execute         source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.26 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 7.31 sec.
Execute     create_clock -period 10 
INFO: [HLS 200-1510] Running: create_clock -period 10 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 7.6 sec.
Execute       write_ini /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls_config.cfg -apsfile /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/hls.aps -filepaths relative -quiet 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 7.81 seconds; current allocated memory: 658.965 MB.
Execute         set_directive_top cordiccart2pol -name=cordiccart2pol 
INFO: [HLS 200-10] Analyzing design file 'cordiccart2pol.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling cordiccart2pol.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Command         ap_part_info done; 0.3 sec.
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /software/common/Xilinx_Vitis/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang cordiccart2pol.cpp -foptimization-record-file=/home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/software/common/Xilinx_Vitis/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/autopilot -I /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol.pp.0.cpp -hls-platform-db-name=/software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol.cpp.clang.out.log 2> /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /software/common/Xilinx_Vitis/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol.pp.0.cpp -hls-platform-db-name=/software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/clang.out.log 2> /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /software/common/Xilinx_Vitis/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/.systemc_flag -fix-errors /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /software/common/Xilinx_Vitis/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/all.directive.json -fix-errors /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /software/common/Xilinx_Vitis/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /software/common/Xilinx_Vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 0.11 sec.
INFO-FLOW: run_clang exec: /software/common/Xilinx_Vitis/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /software/common/Xilinx_Vitis/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/autopilot -I /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol.bc -hls-platform-db-name=/software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol.pp.0.cpp.clang.out.log 2> /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.42 seconds. CPU system time: 0.49 seconds. Elapsed time: 1.87 seconds; current allocated memory: 660.273 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/a.g.ld.0.bc -args  "/home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol.g.bc"  
INFO-FLOW: run_clang exec: /software/common/Xilinx_Vitis/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol.g.bc -o /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/a.g.ld.0.bc > /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/a.g.ld.1.lower.bc -args /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /software/common/Xilinx_Vitis/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/a.g.ld.1.lower.bc > /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.13 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/a.g.ld.2.m1.bc -args /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /software/common/Xilinx_Vitis/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /software/common/Xilinx_Vitis/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /software/common/Xilinx_Vitis/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /software/common/Xilinx_Vitis/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /software/common/Xilinx_Vitis/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc -o /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/a.g.ld.2.m1.bc > /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 3.15 sec.
Execute         run_link_or_opt -opt -out /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/a.g.ld.3.fpc.bc -args /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=cordiccart2pol -reflow-float-conversion 
INFO-FLOW: run_clang exec: /software/common/Xilinx_Vitis/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=cordiccart2pol -reflow-float-conversion -o /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/a.g.ld.3.fpc.bc > /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 1.39 sec.
Execute         run_link_or_opt -out /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/a.g.ld.4.m2.bc -args /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /software/common/Xilinx_Vitis/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /software/common/Xilinx_Vitis/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /software/common/Xilinx_Vitis/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc -o /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/a.g.ld.4.m2.bc > /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/a.g.ld.5.gdce.bc -args /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=cordiccart2pol 
INFO-FLOW: run_clang exec: /software/common/Xilinx_Vitis/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=cordiccart2pol -o /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/a.g.ld.5.gdce.bc > /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /software/common/Xilinx_Vitis/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=cordiccart2pol -mllvm -hls-db-dir -mllvm /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/a.g.ld.5.gdce.bc -o /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 2> /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 66 Compile/Link /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 66 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 60 Unroll/Inline (step 1) /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 60 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 45 Unroll/Inline (step 2) /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 43 Unroll/Inline (step 3) /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 43 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 37 Unroll/Inline (step 4) /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 37 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 37 Array/Struct (step 1) /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 37 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 37 Array/Struct (step 2) /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 37 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 37 Array/Struct (step 3) /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 37 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 37 Array/Struct (step 4) /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 37 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 39 Array/Struct (step 5) /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 39 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 39 Performance (step 1) /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 39 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 37 Performance (step 2) /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 37 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 37 Performance (step 3) /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 37 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 37 Performance (step 4) /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 37 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 47 HW Transforms (step 1) /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 47 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 52 HW Transforms (step 2) /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 52 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_44_1> at cordiccart2pol.cpp:44:19 
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.32 seconds. CPU system time: 0.56 seconds. Elapsed time: 10.25 seconds; current allocated memory: 669.922 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 669.922 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top cordiccart2pol -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/a.g.0.bc -o /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 669.969 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/a.g.1.bc -o /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/a.g.2.prechk.bc -o /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 669.984 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/a.g.1.bc to /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/a.o.1.bc -o /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/a.o.1.tmp.bc -o /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cordiccart2pol.cpp:26:9) to (cordiccart2pol.cpp:44:19) in function 'cordiccart2pol'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 690.902 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/a.o.2.bc -o /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute             auto_get_db
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/a.o.3.bc -o /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 691.297 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.38 sec.
Command       elaborate done; 12.54 sec.
Execute       ap_eval exec zip -j /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; 0.12 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'cordiccart2pol' ...
Execute         ap_set_top_model cordiccart2pol 
Execute         get_model_list cordiccart2pol -filter all-wo-channel -topdown 
Execute         preproc_iomode -model cordiccart2pol 
Execute         preproc_iomode -model cordiccart2pol_Pipeline_VITIS_LOOP_44_1 
Execute         get_model_list cordiccart2pol -filter all-wo-channel 
INFO-FLOW: Model list for configure: cordiccart2pol_Pipeline_VITIS_LOOP_44_1 cordiccart2pol
INFO-FLOW: Configuring Module : cordiccart2pol_Pipeline_VITIS_LOOP_44_1 ...
Execute         set_default_model cordiccart2pol_Pipeline_VITIS_LOOP_44_1 
Execute         apply_spec_resource_limit cordiccart2pol_Pipeline_VITIS_LOOP_44_1 
INFO-FLOW: Configuring Module : cordiccart2pol ...
Execute         set_default_model cordiccart2pol 
Execute         apply_spec_resource_limit cordiccart2pol 
INFO-FLOW: Model list for preprocess: cordiccart2pol_Pipeline_VITIS_LOOP_44_1 cordiccart2pol
INFO-FLOW: Preprocessing Module: cordiccart2pol_Pipeline_VITIS_LOOP_44_1 ...
Execute         set_default_model cordiccart2pol_Pipeline_VITIS_LOOP_44_1 
Execute         cdfg_preprocess -model cordiccart2pol_Pipeline_VITIS_LOOP_44_1 
Execute         rtl_gen_preprocess cordiccart2pol_Pipeline_VITIS_LOOP_44_1 
INFO-FLOW: Preprocessing Module: cordiccart2pol ...
Execute         set_default_model cordiccart2pol 
Execute         cdfg_preprocess -model cordiccart2pol 
Execute         rtl_gen_preprocess cordiccart2pol 
INFO-FLOW: Model list for synthesis: cordiccart2pol_Pipeline_VITIS_LOOP_44_1 cordiccart2pol
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordiccart2pol_Pipeline_VITIS_LOOP_44_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model cordiccart2pol_Pipeline_VITIS_LOOP_44_1 
Execute         schedule -model cordiccart2pol_Pipeline_VITIS_LOOP_44_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1'.
WARNING: [HLS 200-880] The II Violation in module 'cordiccart2pol_Pipeline_VITIS_LOOP_44_1' (loop 'VITIS_LOOP_44_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'select' operation 32 bit ('current_theta_1', cordiccart2pol.cpp:47) and 'fsub' operation 32 bit ('current_theta', cordiccart2pol.cpp:51).
WARNING: [HLS 200-880] The II Violation in module 'cordiccart2pol_Pipeline_VITIS_LOOP_44_1' (loop 'VITIS_LOOP_44_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'select' operation 32 bit ('current_theta_1', cordiccart2pol.cpp:47) and 'fsub' operation 32 bit ('current_theta', cordiccart2pol.cpp:51).
WARNING: [HLS 200-880] The II Violation in module 'cordiccart2pol_Pipeline_VITIS_LOOP_44_1' (loop 'VITIS_LOOP_44_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'select' operation 32 bit ('current_theta_1', cordiccart2pol.cpp:47) and 'fsub' operation 32 bit ('current_theta', cordiccart2pol.cpp:51).
WARNING: [HLS 200-880] The II Violation in module 'cordiccart2pol_Pipeline_VITIS_LOOP_44_1' (loop 'VITIS_LOOP_44_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'select' operation 32 bit ('current_theta_1', cordiccart2pol.cpp:47) and 'fsub' operation 32 bit ('current_theta', cordiccart2pol.cpp:51).
WARNING: [HLS 200-880] The II Violation in module 'cordiccart2pol_Pipeline_VITIS_LOOP_44_1' (loop 'VITIS_LOOP_44_1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'select' operation 32 bit ('y_new', cordiccart2pol.cpp:47) and 'fcmp' operation 1 bit ('tmp_3', cordiccart2pol.cpp:47).
WARNING: [HLS 200-880] The II Violation in module 'cordiccart2pol_Pipeline_VITIS_LOOP_44_1' (loop 'VITIS_LOOP_44_1'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'select' operation 32 bit ('y_new', cordiccart2pol.cpp:47) and 'fmul' operation 32 bit ('mul1', cordiccart2pol.cpp:55).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 10, Depth = 12, loop 'VITIS_LOOP_44_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.45 seconds; current allocated memory: 692.285 MB.
Execute         syn_report -verbosereport -o /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol_Pipeline_VITIS_LOOP_44_1.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol_Pipeline_VITIS_LOOP_44_1.sched.adb -f 
INFO-FLOW: Finish scheduling cordiccart2pol_Pipeline_VITIS_LOOP_44_1.
Execute         set_default_model cordiccart2pol_Pipeline_VITIS_LOOP_44_1 
Execute         bind -model cordiccart2pol_Pipeline_VITIS_LOOP_44_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 692.285 MB.
Execute         syn_report -verbosereport -o /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol_Pipeline_VITIS_LOOP_44_1.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol_Pipeline_VITIS_LOOP_44_1.bind.adb -f 
INFO-FLOW: Finish binding cordiccart2pol_Pipeline_VITIS_LOOP_44_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordiccart2pol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model cordiccart2pol 
Execute         schedule -model cordiccart2pol 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 692.285 MB.
Execute         syn_report -verbosereport -o /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol.sched.adb -f 
INFO-FLOW: Finish scheduling cordiccart2pol.
Execute         set_default_model cordiccart2pol 
Execute         bind -model cordiccart2pol 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 692.285 MB.
Execute         syn_report -verbosereport -o /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol.bind.adb -f 
INFO-FLOW: Finish binding cordiccart2pol.
Execute         get_model_list cordiccart2pol -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess cordiccart2pol_Pipeline_VITIS_LOOP_44_1 
Execute         rtl_gen_preprocess cordiccart2pol 
INFO-FLOW: Model list for RTL generation: cordiccart2pol_Pipeline_VITIS_LOOP_44_1 cordiccart2pol
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordiccart2pol_Pipeline_VITIS_LOOP_44_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model cordiccart2pol_Pipeline_VITIS_LOOP_44_1 -top_prefix cordiccart2pol_ -sub_prefix cordiccart2pol_ -mg_file /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol_Pipeline_VITIS_LOOP_44_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cordiccart2pol_Pipeline_VITIS_LOOP_44_1' pipeline 'VITIS_LOOP_44_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordiccart2pol_Pipeline_VITIS_LOOP_44_1'.
INFO: [RTMG 210-279] Implementing memory 'cordiccart2pol_cordiccart2pol_Pipeline_VITIS_LOOP_44_1_Kvalues_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cordiccart2pol_cordiccart2pol_Pipeline_VITIS_LOOP_44_1_angles_ROM_AUTO_1R' using auto ROMs.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 692.297 MB.
Execute         source /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol.rtl_wrap.cfg.tcl 
Execute         gen_rtl cordiccart2pol_Pipeline_VITIS_LOOP_44_1 -style xilinx -f -lang vhdl -o /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/syn/vhdl/cordiccart2pol_cordiccart2pol_Pipeline_VITIS_LOOP_44_1 
Execute         gen_rtl cordiccart2pol_Pipeline_VITIS_LOOP_44_1 -style xilinx -f -lang vlog -o /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/syn/verilog/cordiccart2pol_cordiccart2pol_Pipeline_VITIS_LOOP_44_1 
Execute         syn_report -csynth -model cordiccart2pol_Pipeline_VITIS_LOOP_44_1 -o /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/syn/report/cordiccart2pol_Pipeline_VITIS_LOOP_44_1_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model cordiccart2pol_Pipeline_VITIS_LOOP_44_1 -o /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/syn/report/cordiccart2pol_Pipeline_VITIS_LOOP_44_1_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model cordiccart2pol_Pipeline_VITIS_LOOP_44_1 -o /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol_Pipeline_VITIS_LOOP_44_1.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model cordiccart2pol_Pipeline_VITIS_LOOP_44_1 -f -o /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol_Pipeline_VITIS_LOOP_44_1.adb 
Execute         db_write -model cordiccart2pol_Pipeline_VITIS_LOOP_44_1 -bindview -o /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info cordiccart2pol_Pipeline_VITIS_LOOP_44_1 -p /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db -o /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol_Pipeline_VITIS_LOOP_44_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordiccart2pol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model cordiccart2pol -top_prefix  -sub_prefix cordiccart2pol_ -mg_file /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'cordiccart2pol/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordiccart2pol/y' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordiccart2pol/r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordiccart2pol/theta' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cordiccart2pol' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordiccart2pol'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 693.273 MB.
Execute         source /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol.rtl_wrap.cfg.tcl 
Execute         gen_rtl cordiccart2pol -istop -style xilinx -f -lang vhdl -o /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/syn/vhdl/cordiccart2pol 
Execute         gen_rtl cordiccart2pol -istop -style xilinx -f -lang vlog -o /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/syn/verilog/cordiccart2pol 
Execute         syn_report -csynth -model cordiccart2pol -o /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/syn/report/cordiccart2pol_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model cordiccart2pol -o /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/syn/report/cordiccart2pol_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model cordiccart2pol -o /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model cordiccart2pol -f -o /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol.adb 
Execute         db_write -model cordiccart2pol -bindview -o /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info cordiccart2pol -p /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db -o /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol 
Execute         export_constraint_db -f -tool general -o /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol.constraint.tcl 
Execute         syn_report -designview -model cordiccart2pol -o /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol.design.xml 
Execute         syn_report -csynthDesign -model cordiccart2pol -o /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/syn/report/csynth.rpt -MHOut /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -wcfg -model cordiccart2pol -o /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model cordiccart2pol -o /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol.protoinst 
Execute         sc_get_clocks cordiccart2pol 
Execute         sc_get_portdomain cordiccart2pol 
INFO-FLOW: Model list for RTL component generation: cordiccart2pol_Pipeline_VITIS_LOOP_44_1 cordiccart2pol
INFO-FLOW: Handling components in module [cordiccart2pol_Pipeline_VITIS_LOOP_44_1] ... 
Execute         source /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol_Pipeline_VITIS_LOOP_44_1.compgen.tcl 
INFO-FLOW: Found component cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component cordiccart2pol_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model cordiccart2pol_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component cordiccart2pol_cordiccart2pol_Pipeline_VITIS_LOOP_44_1_Kvalues_ROM_AUTO_1R.
INFO-FLOW: Append model cordiccart2pol_cordiccart2pol_Pipeline_VITIS_LOOP_44_1_Kvalues_ROM_AUTO_1R
INFO-FLOW: Found component cordiccart2pol_cordiccart2pol_Pipeline_VITIS_LOOP_44_1_angles_ROM_AUTO_1R.
INFO-FLOW: Append model cordiccart2pol_cordiccart2pol_Pipeline_VITIS_LOOP_44_1_angles_ROM_AUTO_1R
INFO-FLOW: Found component cordiccart2pol_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cordiccart2pol_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cordiccart2pol] ... 
Execute         source /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol.compgen.tcl 
INFO-FLOW: Found component cordiccart2pol_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model cordiccart2pol_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component cordiccart2pol_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model cordiccart2pol_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Append model cordiccart2pol_Pipeline_VITIS_LOOP_44_1
INFO-FLOW: Append model cordiccart2pol
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1 cordiccart2pol_fmul_32ns_32ns_32_4_max_dsp_1 cordiccart2pol_cordiccart2pol_Pipeline_VITIS_LOOP_44_1_Kvalues_ROM_AUTO_1R cordiccart2pol_cordiccart2pol_Pipeline_VITIS_LOOP_44_1_angles_ROM_AUTO_1R cordiccart2pol_flow_control_loop_pipe_sequential_init cordiccart2pol_fmul_32ns_32ns_32_4_max_dsp_1 cordiccart2pol_fcmp_32ns_32ns_1_2_no_dsp_1 cordiccart2pol_Pipeline_VITIS_LOOP_44_1 cordiccart2pol
INFO-FLOW: Generating /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model cordiccart2pol_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model cordiccart2pol_cordiccart2pol_Pipeline_VITIS_LOOP_44_1_Kvalues_ROM_AUTO_1R
INFO-FLOW: To file: write model cordiccart2pol_cordiccart2pol_Pipeline_VITIS_LOOP_44_1_angles_ROM_AUTO_1R
INFO-FLOW: To file: write model cordiccart2pol_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cordiccart2pol_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model cordiccart2pol_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model cordiccart2pol_Pipeline_VITIS_LOOP_44_1
INFO-FLOW: To file: write model cordiccart2pol
INFO-FLOW: Generating /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/global.setting.tcl
Execute         source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute           source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute         source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/global.setting.tcl 
Execute         source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute           source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.15 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/vhdl' dstVlogDir='/home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/vlog' tclDir='/home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db' modelList='cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1
cordiccart2pol_fmul_32ns_32ns_32_4_max_dsp_1
cordiccart2pol_cordiccart2pol_Pipeline_VITIS_LOOP_44_1_Kvalues_ROM_AUTO_1R
cordiccart2pol_cordiccart2pol_Pipeline_VITIS_LOOP_44_1_angles_ROM_AUTO_1R
cordiccart2pol_flow_control_loop_pipe_sequential_init
cordiccart2pol_fmul_32ns_32ns_32_4_max_dsp_1
cordiccart2pol_fcmp_32ns_32ns_1_2_no_dsp_1
cordiccart2pol_Pipeline_VITIS_LOOP_44_1
cordiccart2pol
' expOnly='0'
Execute         source /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/global.setting.tcl 
Execute         source /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/global.setting.tcl 
Execute         source /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol_Pipeline_VITIS_LOOP_44_1.compgen.tcl 
Execute         source /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.71 seconds; current allocated memory: 695.844 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='cordiccart2pol_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1
cordiccart2pol_fmul_32ns_32ns_32_4_max_dsp_1
cordiccart2pol_cordiccart2pol_Pipeline_VITIS_LOOP_44_1_Kvalues_ROM_AUTO_1R
cordiccart2pol_cordiccart2pol_Pipeline_VITIS_LOOP_44_1_angles_ROM_AUTO_1R
cordiccart2pol_flow_control_loop_pipe_sequential_init
cordiccart2pol_fmul_32ns_32ns_32_4_max_dsp_1
cordiccart2pol_fcmp_32ns_32ns_1_2_no_dsp_1
cordiccart2pol_Pipeline_VITIS_LOOP_44_1
cordiccart2pol
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/global.setting.tcl 
Execute         source /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/global.setting.tcl 
Execute         source /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/top-io-be.tcl 
Execute         source /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol.tbgen.tcl 
Execute         source /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol.rtl_wrap.cfg.tcl 
Execute         source /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol.compgen.dataonly.tcl 
Execute         source /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol_Pipeline_VITIS_LOOP_44_1.tbgen.tcl 
Execute         source /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol.tbgen.tcl 
Execute         source /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol.constraint.tcl 
Execute         sc_get_clocks cordiccart2pol 
Execute         source /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/global.setting.tcl 
Execute         source /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/impl/misc/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/impl/misc/cordiccart2pol_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute         source /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/impl/misc/cordiccart2pol_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} cache_nodes {} report_dict {TOPINST cordiccart2pol MODULE2INSTS {cordiccart2pol cordiccart2pol cordiccart2pol_Pipeline_VITIS_LOOP_44_1 grp_cordiccart2pol_Pipeline_VITIS_LOOP_44_1_fu_96} INST2MODULE {cordiccart2pol cordiccart2pol grp_cordiccart2pol_Pipeline_VITIS_LOOP_44_1_fu_96 cordiccart2pol_Pipeline_VITIS_LOOP_44_1} INSTDATA {cordiccart2pol {DEPTH 1 CHILDREN grp_cordiccart2pol_Pipeline_VITIS_LOOP_44_1_fu_96} grp_cordiccart2pol_Pipeline_VITIS_LOOP_44_1_fu_96 {DEPTH 2 CHILDREN {}}} MODULEDATA {cordiccart2pol_Pipeline_VITIS_LOOP_44_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln47_fu_235_p2 SOURCE cordiccart2pol.cpp:47 VARIABLE icmp_ln47 LOOP VITIS_LOOP_44_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln47_1_fu_241_p2 SOURCE cordiccart2pol.cpp:47 VARIABLE icmp_ln47_1 LOOP VITIS_LOOP_44_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln47_fu_247_p2 SOURCE cordiccart2pol.cpp:47 VARIABLE or_ln47 LOOP VITIS_LOOP_44_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln47_fu_253_p2 SOURCE cordiccart2pol.cpp:47 VARIABLE and_ln47 LOOP VITIS_LOOP_44_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U4 SOURCE cordiccart2pol.cpp:56 VARIABLE mul2 LOOP VITIS_LOOP_44_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U1 SOURCE cordiccart2pol.cpp:49 VARIABLE x_new LOOP VITIS_LOOP_44_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U2 SOURCE cordiccart2pol.cpp:50 VARIABLE y_new LOOP VITIS_LOOP_44_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U1 SOURCE cordiccart2pol.cpp:51 VARIABLE current_theta_2 LOOP VITIS_LOOP_44_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U1 SOURCE cordiccart2pol.cpp:55 VARIABLE x_new_1 LOOP VITIS_LOOP_44_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U2 SOURCE cordiccart2pol.cpp:56 VARIABLE y_new_1 LOOP VITIS_LOOP_44_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U2 SOURCE cordiccart2pol.cpp:57 VARIABLE current_theta_3 LOOP VITIS_LOOP_44_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME current_theta_1_fu_259_p3 SOURCE cordiccart2pol.cpp:47 VARIABLE current_theta_1 LOOP VITIS_LOOP_44_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_new_6_out SOURCE cordiccart2pol.cpp:47 VARIABLE current_x LOOP VITIS_LOOP_44_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME current_y_fu_279_p3 SOURCE cordiccart2pol.cpp:47 VARIABLE current_y LOOP VITIS_LOOP_44_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_188_p2 SOURCE cordiccart2pol.cpp:44 VARIABLE i LOOP VITIS_LOOP_44_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln44_fu_194_p2 SOURCE cordiccart2pol.cpp:44 VARIABLE icmp_ln44 LOOP VITIS_LOOP_44_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME Kvalues_U SOURCE {} VARIABLE Kvalues LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 20 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME angles_U SOURCE {} VARIABLE angles LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 20 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true}} AREA {DSP 7 BRAM 0 URAM 0}} cordiccart2pol {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln32_fu_137_p2 SOURCE cordiccart2pol.cpp:32 VARIABLE icmp_ln32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln32_1_fu_143_p2 SOURCE cordiccart2pol.cpp:32 VARIABLE icmp_ln32_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln32_fu_149_p2 SOURCE cordiccart2pol.cpp:32 VARIABLE or_ln32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fcmp PRAGMA {} RTLNAME fcmp_32ns_32ns_1_2_no_dsp_1_U16 SOURCE cordiccart2pol.cpp:32 VARIABLE tmp_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln32_fu_155_p2 SOURCE cordiccart2pol.cpp:32 VARIABLE and_ln32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln33_fu_168_p2 SOURCE cordiccart2pol.cpp:33 VARIABLE xor_ln33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME fcmp_32ns_32ns_1_2_no_dsp_1_U16 SOURCE cordiccart2pol.cpp:38 VARIABLE xor_ln38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME current_theta_fu_224_p3 SOURCE cordiccart2pol.cpp:32 VARIABLE current_theta LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_new_4_fu_233_p3 SOURCE cordiccart2pol.cpp:32 VARIABLE x_new_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U15 SOURCE cordiccart2pol.cpp:32 VARIABLE y_new_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U15 SOURCE cordiccart2pol.cpp:64 VARIABLE mul LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true}} AREA {DSP 10 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.32 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.62 seconds; current allocated memory: 698.082 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for cordiccart2pol.
INFO: [VLOG 209-307] Generating Verilog RTL for cordiccart2pol.
Execute         syn_report -model cordiccart2pol -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
Command       autosyn done; 2.66 sec.
Command     csynth_design done; 23.13 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:23; Allocated memory: 55.125 MB.
Execute     cleanup_all 
Execute         source -notrace -encoding utf-8 /software/common/Xilinx_Vitis/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute           source -encoding utf-8 /software/common/Xilinx_Vitis/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls opened at Thu Oct 23 23:42:41 PDT 2025
Execute         ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute         set_part xc7z020-clg400-1 
Execute           create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /software/common/Xilinx_Vitis/Vitis/2024.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /software/common/Xilinx_Vitis/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command           create_platform done; 5.3 sec.
Execute           source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute             source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.17 sec.
Execute             source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.23 sec.
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_compile -quiet -complex-mul-dsp=0 
Command         set_part done; 5.64 sec.
Execute         send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute         apply_ini /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls_config.cfg 
Execute           source /software/common/Xilinx_Vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute           send_msg_by_id INFO @200-1465@%s 'syn.file=../cordiccart2pol.cpp' from /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls_config.cfg(6) 
INFO: [HLS 200-1465] Applying ini 'syn.file=../cordiccart2pol.cpp' from /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls_config.cfg(6)
Execute           add_files cordiccart2pol.cpp 
INFO: [HLS 200-10] Adding design file 'cordiccart2pol.cpp' to the project
Execute           send_msg_by_id INFO @200-1465@%s 'tb.file=../cordiccart2pol_test.cpp' from /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'tb.file=../cordiccart2pol_test.cpp' from /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls_config.cfg(8)
Execute           add_files -tb cordiccart2pol_test.cpp 
INFO: [HLS 200-10] Adding test bench file 'cordiccart2pol_test.cpp' to the project
Execute           send_msg_by_id INFO @200-1465@%s 'syn.top=cordiccart2pol' from /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=cordiccart2pol' from /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls_config.cfg(7)
Execute           set_top cordiccart2pol 
Execute           send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls_config.cfg(5)
Execute           send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute           send_msg_by_id INFO @200-1465@%s 'part=xc7z020-clg400-1' from /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020-clg400-1' from /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls_config.cfg(1)
Execute           set_part xc7z020-clg400-1 
Execute             create_platform xc7z020-clg400-1 -board  
Command             create_platform done; 0.4 sec.
Execute             source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute               source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command             ap_source done; 0.14 sec.
Execute             ap_part_info -name xc7z020-clg400-1 -data info 
Execute             config_compile -quiet -complex-mul-dsp=0 
Command           set_part done; 0.59 sec.
Execute           send_msg_by_id INFO @200-1465@%s 'clock=10ns' from /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls_config.cfg(4)
Execute           create_clock -period 10ns 
Execute             ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Command         apply_ini done; 0.85 sec.
Execute         write_ini /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls_config.cfg -apsfile /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/hls.aps -filepaths relative -quiet 
Command       open_solution done; 6.71 sec.
Command     open_component done; 6.72 sec.
Execute     export_design -format ip_catalog -rtl verilog -version 1.0 -ipname cordiccart2pol 
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -rtl verilog -version 1.0 -ipname cordiccart2pol 
Execute       config_export -format=ip_catalog -ipname=cordiccart2pol -rtl=verilog -version=1.0 
Execute       write_ini /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls_config.cfg -apsfile /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/hls.aps -filepaths relative -quiet 
Execute       ::AP::init_summary_file package-ip 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute         AP::get_vpp_package_output_file
Command       AP::init_summary_file done; 7.61 sec.
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog -version 1.0 -ipname cordiccart2pol
Execute       source /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/global.setting.tcl
Execute       source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/global.setting.tcl 
Execute       source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.17 sec.
Execute         source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.26 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=cordiccart2pol xml_exists=0
Execute       source /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol.rtl_wrap.cfg.tcl 
Execute       source /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol.rtl_wrap.cfg.tcl 
Execute       source /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol.rtl_wrap.cfg.tcl 
Execute       source /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol.tbgen.tcl 
Execute       source /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol.tbgen.tcl 
Execute       source /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol.tbgen.tcl 
Execute       source /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to cordiccart2pol
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=9 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1
cordiccart2pol_fmul_32ns_32ns_32_4_max_dsp_1
cordiccart2pol_cordiccart2pol_Pipeline_VITIS_LOOP_44_1_Kvalues_ROM_AUTO_1R
cordiccart2pol_cordiccart2pol_Pipeline_VITIS_LOOP_44_1_angles_ROM_AUTO_1R
cordiccart2pol_flow_control_loop_pipe_sequential_init
cordiccart2pol_fmul_32ns_32ns_32_4_max_dsp_1
cordiccart2pol_fcmp_32ns_32ns_1_2_no_dsp_1
cordiccart2pol_Pipeline_VITIS_LOOP_44_1
cordiccart2pol
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /software/common/Xilinx_Vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /software/common/Xilinx_Vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/top-io-be.tcl 
Execute       source /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol.tbgen.tcl 
Execute       source /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol.rtl_wrap.cfg.tcl 
Execute       source /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol.compgen.dataonly.tcl 
Execute       source /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol_Pipeline_VITIS_LOOP_44_1.tbgen.tcl 
Execute       source /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol.tbgen.tcl 
Execute       source /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol.constraint.tcl 
Execute       sc_get_clocks cordiccart2pol 
Execute       source /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/impl/misc/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute       source /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/impl/misc/cordiccart2pol_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/impl/misc/cordiccart2pol_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol.constraint.tcl 
Execute       source /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/cordiccart2pol.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/global.setting.tcl
Execute       source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/.autopilot/db/global.setting.tcl 
Execute       source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /software/common/Xilinx_Vitis/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.16 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/impl/ip/pack.sh
Execute       send_msg_by_id INFO @200-802@%s cordiccart2pol.comp/hls/impl/export.zip 
INFO: [HLS 200-802] Generated output file cordiccart2pol.comp/hls/impl/export.zip
Command     export_design done; 71.9 sec.
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:01:11; Allocated memory: 20.598 MB.
Execute     cleanup_all 
