Analysis & Synthesis report for Ver2
Wed May 02 14:31:21 2018
Quartus Prime Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Source assignments for DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
  7. Source assignments for DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
  8. Source assignments for DE2_115_SOPC:inst12|DE2_115_SOPC_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_4ch1:auto_generated
  9. Source assignments for DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_demux:cmd_demux
 10. Source assignments for DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 11. Source assignments for DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_demux:rsp_demux
 12. Source assignments for DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 13. Source assignments for DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_demux_001:rsp_demux_002
 14. Source assignments for DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_demux:rsp_demux_003
 15. Source assignments for DE2_115_SOPC:inst12|altera_reset_controller:rst_controller
 16. Source assignments for DE2_115_SOPC:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 17. Source assignments for DE2_115_SOPC:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 18. Parameter Settings for User Entity Instance: DE2_115_Synthesizer:inst14|I2C_AV_Config:u7
 19. Parameter Settings for User Entity Instance: DE2_115_Synthesizer:inst14|VGA_Audio_PLL:u1|altpll:altpll_component
 20. Parameter Settings for User Entity Instance: DE2_115_Synthesizer:inst14|adio_codec:ad1
 21. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo
 22. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r|scfifo:rfifo
 23. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_onchip_memory2:onchip_memory2
 24. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram
 25. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|altera_customins_master_translator:cpu_custom_instruction_master_translator
 26. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0
 27. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator
 28. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator
 29. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
 30. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator
 31. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator
 32. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator
 33. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent
 34. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent
 35. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
 36. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 37. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
 38. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent
 39. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 40. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo
 41. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent
 42. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 43. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo
 44. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent
 45. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 46. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo
 47. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router:router|DE2_115_SOPC_mm_interconnect_0_router_default_decode:the_default_decode
 48. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_001:router_001|DE2_115_SOPC_mm_interconnect_0_router_001_default_decode:the_default_decode
 49. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_002:router_002|DE2_115_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode
 50. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_003:router_003|DE2_115_SOPC_mm_interconnect_0_router_003_default_decode:the_default_decode
 51. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_003:router_004|DE2_115_SOPC_mm_interconnect_0_router_003_default_decode:the_default_decode
 52. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_002:router_005|DE2_115_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode
 53. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter
 54. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter
 55. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
 56. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 57. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb
 58. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 59. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
 60. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 61. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
 62. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 63. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
 64. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
 65. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
 66. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
 67. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|altera_reset_controller:rst_controller
 68. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 69. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 70. Port Connectivity Checks: "DE2_115_SOPC:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 71. Port Connectivity Checks: "DE2_115_SOPC:inst12|altera_reset_controller:rst_controller"
 72. Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 73. Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 74. Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 75. Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_003:router_003|DE2_115_SOPC_mm_interconnect_0_router_003_default_decode:the_default_decode"
 76. Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_002:router_002|DE2_115_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode"
 77. Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_001:router_001|DE2_115_SOPC_mm_interconnect_0_router_001_default_decode:the_default_decode"
 78. Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router:router|DE2_115_SOPC_mm_interconnect_0_router_default_decode:the_default_decode"
 79. Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo"
 80. Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent"
 81. Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo"
 82. Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent"
 83. Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo"
 84. Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent"
 85. Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
 86. Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
 87. Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent"
 88. Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent"
 89. Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator"
 90. Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator"
 91. Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator"
 92. Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
 93. Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator"
 94. Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator"
 95. Port Connectivity Checks: "DE2_115_SOPC:inst12|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0"
 96. Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect"
 97. Port Connectivity Checks: "DE2_115_SOPC:inst12|altera_customins_master_translator:cpu_custom_instruction_master_translator"
 98. Port Connectivity Checks: "DE2_115_SOPC:inst12|testci_custom_instruction:testci_0|testci_component:cmp"
 99. Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_onchip_memory2:onchip_memory2"
100. Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart"
101. Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu"
102. Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu"
103. Port Connectivity Checks: "DE2_115_Synthesizer:inst14|adio_codec:ad1"
104. Port Connectivity Checks: "DE2_115_Synthesizer:inst14|VGA_Audio_PLL:u1"
105. Port Connectivity Checks: "DE2_115_Synthesizer:inst14|I2C_AV_Config:u7|I2C_Controller:u0"
106. Analysis & Synthesis Messages
107. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                              ;
+------------------------------------+------------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Wed May 02 14:31:21 2018                    ;
; Quartus Prime Version              ; 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition ;
; Revision Name                      ; Ver2                                                 ;
; Top-level Entity Name              ; Lab7                                                 ;
; Family                             ; Cyclone IV E                                         ;
; Total logic elements               ; N/A until Partition Merge                            ;
;     Total combinational functions  ; N/A until Partition Merge                            ;
;     Dedicated logic registers      ; N/A until Partition Merge                            ;
; Total registers                    ; N/A until Partition Merge                            ;
; Total pins                         ; N/A until Partition Merge                            ;
; Total virtual pins                 ; N/A until Partition Merge                            ;
; Total memory bits                  ; N/A until Partition Merge                            ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                            ;
; Total PLLs                         ; N/A until Partition Merge                            ;
+------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; Lab7               ; Ver2               ;
; Family name                                                                ; Cyclone IV E       ; Stratix II         ;
; Maximum processors allowed for parallel compilation                        ; Default            ; 1                  ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                   ; IP Include File   ;
+--------+------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; N/A    ; Qsys                               ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12                                                                                                                                                                                                                                                                                                         ; DE2_115_SOPC.qsys ;
; Altera ; altera_nios2_gen2                  ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu                                                                                                                                                                                                                                                                                    ; DE2_115_SOPC.qsys ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu                                                                                                                                                                                                                                                           ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_bht_module:DE2_115_SOPC_cpu_cpu_bht                                                                                                                                                                                                  ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_data_module:DE2_115_SOPC_cpu_cpu_dc_data                                                                                                                                                                                          ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_tag_module:DE2_115_SOPC_cpu_cpu_dc_tag                                                                                                                                                                                            ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_victim_module:DE2_115_SOPC_cpu_cpu_dc_victim                                                                                                                                                                                      ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_ic_data_module:DE2_115_SOPC_cpu_cpu_ic_data                                                                                                                                                                                          ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_ic_tag_module:DE2_115_SOPC_cpu_cpu_ic_tag                                                                                                                                                                                            ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_register_bank_a_module:DE2_115_SOPC_cpu_cpu_register_bank_a                                                                                                                                                                          ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_register_bank_b_module:DE2_115_SOPC_cpu_cpu_register_bank_b                                                                                                                                                                          ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci                                                                                                                                                                                         ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg                                                                                                         ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_break:the_DE2_115_SOPC_cpu_cpu_nios2_oci_break                                                                                                           ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk:the_DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk                                                                                                             ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_cpu_nios2_oci_debug                                                                                                           ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace:the_DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace                                                                                                         ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace:the_DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace|DE2_115_SOPC_cpu_cpu_nios2_oci_td_mode:DE2_115_SOPC_cpu_cpu_nios2_oci_trc_ctrl_td_mode                  ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo                                                                                                             ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo|DE2_115_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_DE2_115_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc                 ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc             ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_cpu_nios2_oci_im                                                                                                                 ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_cpu_nios2_oci_itrace                                                                                                         ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_pib:the_DE2_115_SOPC_cpu_cpu_nios2_oci_pib                                                                                                               ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk:the_DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk                                                                                                             ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem                                                                                                                 ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem|DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_cpu_ociram_sp_ram                                    ;                   ;
; Altera ; altera_customins_slave_translator  ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0                                                                                                                                                                                                                 ; DE2_115_SOPC.qsys ;
; Altera ; altera_customins_xconnect          ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect                                                                                                                                                                                                  ; DE2_115_SOPC.qsys ;
; Altera ; altera_customins_master_translator ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|altera_customins_master_translator:cpu_custom_instruction_master_translator                                                                                                                                                                                                                             ; DE2_115_SOPC.qsys ;
; Altera ; altera_irq_mapper                  ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_irq_mapper:irq_mapper                                                                                                                                                                                                                                                                      ; DE2_115_SOPC.qsys ;
; Altera ; altera_avalon_jtag_uart            ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                        ; DE2_115_SOPC.qsys ;
; Altera ; altera_mm_interconnect             ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                        ; DE2_115_SOPC.qsys ;
; Altera ; altera_avalon_st_adapter           ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                     ; DE2_115_SOPC.qsys ;
; Altera ; error_adapter                      ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                    ; DE2_115_SOPC.qsys ;
; Altera ; altera_avalon_st_adapter           ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                                 ; DE2_115_SOPC.qsys ;
; Altera ; error_adapter                      ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                ; DE2_115_SOPC.qsys ;
; Altera ; altera_avalon_st_adapter           ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                                 ; DE2_115_SOPC.qsys ;
; Altera ; error_adapter                      ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                ; DE2_115_SOPC.qsys ;
; Altera ; altera_avalon_st_adapter           ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                                                 ; DE2_115_SOPC.qsys ;
; Altera ; error_adapter                      ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                     ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                             ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_multiplexer          ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                         ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_multiplexer          ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                 ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_multiplexer          ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                 ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_multiplexer          ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                     ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_master_agent         ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                                       ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_traffic_limiter      ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter                                                                                                                                                                                                  ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_master_translator    ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                                                             ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_slave_agent          ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                                                    ; DE2_115_SOPC.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                               ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_slave_translator     ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                                                          ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_master_agent         ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent                                                                                                                                                                                                ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_traffic_limiter      ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                                                                                                                           ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_master_translator    ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                                                                      ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_slave_agent          ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                                                            ; DE2_115_SOPC.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                       ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_slave_translator     ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                  ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_slave_agent          ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent                                                                                                                                                                                                      ; DE2_115_SOPC.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo                                                                                                                                                                                                 ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_slave_translator     ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator                                                                                                                                                                                            ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_slave_agent          ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent                                                                                                                                                                                                             ; DE2_115_SOPC.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo                                                                                                                                                                                                        ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_slave_translator     ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator                                                                                                                                                                                                   ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_router               ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router:router                                                                                                                                                                                                           ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_router               ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                   ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_router               ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                   ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_router               ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_003:router_003                                                                                                                                                                                                   ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_router               ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_003:router_004                                                                                                                                                                                                   ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_router               ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_002:router_005                                                                                                                                                                                                   ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                     ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                             ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                                             ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                 ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_multiplexer          ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                         ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_multiplexer          ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                 ; DE2_115_SOPC.qsys ;
; Altera ; altera_avalon_onchip_memory2       ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_onchip_memory2:onchip_memory2                                                                                                                                                                                                                                                              ; DE2_115_SOPC.qsys ;
; Altera ; altera_avalon_pio                  ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_pio_led:pio_led                                                                                                                                                                                                                                                                            ; DE2_115_SOPC.qsys ;
; Altera ; altera_reset_controller            ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                  ; DE2_115_SOPC.qsys ;
; Altera ; ALTPLL                             ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_Synthesizer:inst14|VGA_Audio_PLL:u1                                                                                                                                                                                                                                                                                 ; v/VGA_Audio_PLL.v ;
+--------+------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:inst12|DE2_115_SOPC_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_4ch1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                    ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                    ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_demux_001:rsp_demux_002 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                    ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:inst12|altera_reset_controller:rst_controller ;
+-------------------+-------+------+------------------------------------------------+
; Assignment        ; Value ; From ; To                                             ;
+-------------------+-------+------+------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]         ;
+-------------------+-------+------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Synthesizer:inst14|I2C_AV_Config:u7 ;
+----------------+----------+--------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                         ;
+----------------+----------+--------------------------------------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                                               ;
; I2C_Freq       ; 20000    ; Signed Integer                                               ;
; LUT_SIZE       ; 50       ; Signed Integer                                               ;
; SET_LIN_L      ; 0        ; Signed Integer                                               ;
; SET_LIN_R      ; 1        ; Signed Integer                                               ;
; SET_HEAD_L     ; 2        ; Signed Integer                                               ;
; SET_HEAD_R     ; 3        ; Signed Integer                                               ;
; A_PATH_CTRL    ; 4        ; Signed Integer                                               ;
; D_PATH_CTRL    ; 5        ; Signed Integer                                               ;
; POWER_ON       ; 6        ; Signed Integer                                               ;
; SET_FORMAT     ; 7        ; Signed Integer                                               ;
; SAMPLE_CTRL    ; 8        ; Signed Integer                                               ;
; SET_ACTIVE     ; 9        ; Signed Integer                                               ;
; SET_VIDEO      ; 10       ; Signed Integer                                               ;
+----------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Synthesizer:inst14|VGA_Audio_PLL:u1|altpll:altpll_component ;
+-------------------------------+-------------------+--------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                         ;
+-------------------------------+-------------------+--------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                      ;
; PLL_TYPE                      ; AUTO              ; Untyped                                                      ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                      ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                      ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                      ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                      ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                      ;
; INCLK0_INPUT_FREQUENCY        ; 37037             ; Signed Integer                                               ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                      ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                      ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                      ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                      ;
; LOCK_LOW                      ; 1                 ; Untyped                                                      ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                      ;
; SKIP_VCO                      ; OFF               ; Untyped                                                      ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                      ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                      ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                      ;
; BANDWIDTH                     ; 0                 ; Untyped                                                      ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                      ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                      ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                      ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                      ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                      ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                      ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                      ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK2_MULTIPLY_BY              ; 14                ; Signed Integer                                               ;
; CLK1_MULTIPLY_BY              ; 2                 ; Signed Integer                                               ;
; CLK0_MULTIPLY_BY              ; 14                ; Signed Integer                                               ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                      ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                      ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                      ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                      ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK2_DIVIDE_BY                ; 15                ; Signed Integer                                               ;
; CLK1_DIVIDE_BY                ; 3                 ; Signed Integer                                               ;
; CLK0_DIVIDE_BY                ; 15                ; Signed Integer                                               ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK2_PHASE_SHIFT              ; -9921             ; Untyped                                                      ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                                               ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                               ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                      ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                      ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                      ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                      ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                      ;
; VCO_MIN                       ; 0                 ; Untyped                                                      ;
; VCO_MAX                       ; 0                 ; Untyped                                                      ;
; VCO_CENTER                    ; 0                 ; Untyped                                                      ;
; PFD_MIN                       ; 0                 ; Untyped                                                      ;
; PFD_MAX                       ; 0                 ; Untyped                                                      ;
; M_INITIAL                     ; 0                 ; Untyped                                                      ;
; M                             ; 0                 ; Untyped                                                      ;
; N                             ; 1                 ; Untyped                                                      ;
; M2                            ; 1                 ; Untyped                                                      ;
; N2                            ; 1                 ; Untyped                                                      ;
; SS                            ; 1                 ; Untyped                                                      ;
; C0_HIGH                       ; 0                 ; Untyped                                                      ;
; C1_HIGH                       ; 0                 ; Untyped                                                      ;
; C2_HIGH                       ; 0                 ; Untyped                                                      ;
; C3_HIGH                       ; 0                 ; Untyped                                                      ;
; C4_HIGH                       ; 0                 ; Untyped                                                      ;
; C5_HIGH                       ; 0                 ; Untyped                                                      ;
; C6_HIGH                       ; 0                 ; Untyped                                                      ;
; C7_HIGH                       ; 0                 ; Untyped                                                      ;
; C8_HIGH                       ; 0                 ; Untyped                                                      ;
; C9_HIGH                       ; 0                 ; Untyped                                                      ;
; C0_LOW                        ; 0                 ; Untyped                                                      ;
; C1_LOW                        ; 0                 ; Untyped                                                      ;
; C2_LOW                        ; 0                 ; Untyped                                                      ;
; C3_LOW                        ; 0                 ; Untyped                                                      ;
; C4_LOW                        ; 0                 ; Untyped                                                      ;
; C5_LOW                        ; 0                 ; Untyped                                                      ;
; C6_LOW                        ; 0                 ; Untyped                                                      ;
; C7_LOW                        ; 0                 ; Untyped                                                      ;
; C8_LOW                        ; 0                 ; Untyped                                                      ;
; C9_LOW                        ; 0                 ; Untyped                                                      ;
; C0_INITIAL                    ; 0                 ; Untyped                                                      ;
; C1_INITIAL                    ; 0                 ; Untyped                                                      ;
; C2_INITIAL                    ; 0                 ; Untyped                                                      ;
; C3_INITIAL                    ; 0                 ; Untyped                                                      ;
; C4_INITIAL                    ; 0                 ; Untyped                                                      ;
; C5_INITIAL                    ; 0                 ; Untyped                                                      ;
; C6_INITIAL                    ; 0                 ; Untyped                                                      ;
; C7_INITIAL                    ; 0                 ; Untyped                                                      ;
; C8_INITIAL                    ; 0                 ; Untyped                                                      ;
; C9_INITIAL                    ; 0                 ; Untyped                                                      ;
; C0_MODE                       ; BYPASS            ; Untyped                                                      ;
; C1_MODE                       ; BYPASS            ; Untyped                                                      ;
; C2_MODE                       ; BYPASS            ; Untyped                                                      ;
; C3_MODE                       ; BYPASS            ; Untyped                                                      ;
; C4_MODE                       ; BYPASS            ; Untyped                                                      ;
; C5_MODE                       ; BYPASS            ; Untyped                                                      ;
; C6_MODE                       ; BYPASS            ; Untyped                                                      ;
; C7_MODE                       ; BYPASS            ; Untyped                                                      ;
; C8_MODE                       ; BYPASS            ; Untyped                                                      ;
; C9_MODE                       ; BYPASS            ; Untyped                                                      ;
; C0_PH                         ; 0                 ; Untyped                                                      ;
; C1_PH                         ; 0                 ; Untyped                                                      ;
; C2_PH                         ; 0                 ; Untyped                                                      ;
; C3_PH                         ; 0                 ; Untyped                                                      ;
; C4_PH                         ; 0                 ; Untyped                                                      ;
; C5_PH                         ; 0                 ; Untyped                                                      ;
; C6_PH                         ; 0                 ; Untyped                                                      ;
; C7_PH                         ; 0                 ; Untyped                                                      ;
; C8_PH                         ; 0                 ; Untyped                                                      ;
; C9_PH                         ; 0                 ; Untyped                                                      ;
; L0_HIGH                       ; 1                 ; Untyped                                                      ;
; L1_HIGH                       ; 1                 ; Untyped                                                      ;
; G0_HIGH                       ; 1                 ; Untyped                                                      ;
; G1_HIGH                       ; 1                 ; Untyped                                                      ;
; G2_HIGH                       ; 1                 ; Untyped                                                      ;
; G3_HIGH                       ; 1                 ; Untyped                                                      ;
; E0_HIGH                       ; 1                 ; Untyped                                                      ;
; E1_HIGH                       ; 1                 ; Untyped                                                      ;
; E2_HIGH                       ; 1                 ; Untyped                                                      ;
; E3_HIGH                       ; 1                 ; Untyped                                                      ;
; L0_LOW                        ; 1                 ; Untyped                                                      ;
; L1_LOW                        ; 1                 ; Untyped                                                      ;
; G0_LOW                        ; 1                 ; Untyped                                                      ;
; G1_LOW                        ; 1                 ; Untyped                                                      ;
; G2_LOW                        ; 1                 ; Untyped                                                      ;
; G3_LOW                        ; 1                 ; Untyped                                                      ;
; E0_LOW                        ; 1                 ; Untyped                                                      ;
; E1_LOW                        ; 1                 ; Untyped                                                      ;
; E2_LOW                        ; 1                 ; Untyped                                                      ;
; E3_LOW                        ; 1                 ; Untyped                                                      ;
; L0_INITIAL                    ; 1                 ; Untyped                                                      ;
; L1_INITIAL                    ; 1                 ; Untyped                                                      ;
; G0_INITIAL                    ; 1                 ; Untyped                                                      ;
; G1_INITIAL                    ; 1                 ; Untyped                                                      ;
; G2_INITIAL                    ; 1                 ; Untyped                                                      ;
; G3_INITIAL                    ; 1                 ; Untyped                                                      ;
; E0_INITIAL                    ; 1                 ; Untyped                                                      ;
; E1_INITIAL                    ; 1                 ; Untyped                                                      ;
; E2_INITIAL                    ; 1                 ; Untyped                                                      ;
; E3_INITIAL                    ; 1                 ; Untyped                                                      ;
; L0_MODE                       ; BYPASS            ; Untyped                                                      ;
; L1_MODE                       ; BYPASS            ; Untyped                                                      ;
; G0_MODE                       ; BYPASS            ; Untyped                                                      ;
; G1_MODE                       ; BYPASS            ; Untyped                                                      ;
; G2_MODE                       ; BYPASS            ; Untyped                                                      ;
; G3_MODE                       ; BYPASS            ; Untyped                                                      ;
; E0_MODE                       ; BYPASS            ; Untyped                                                      ;
; E1_MODE                       ; BYPASS            ; Untyped                                                      ;
; E2_MODE                       ; BYPASS            ; Untyped                                                      ;
; E3_MODE                       ; BYPASS            ; Untyped                                                      ;
; L0_PH                         ; 0                 ; Untyped                                                      ;
; L1_PH                         ; 0                 ; Untyped                                                      ;
; G0_PH                         ; 0                 ; Untyped                                                      ;
; G1_PH                         ; 0                 ; Untyped                                                      ;
; G2_PH                         ; 0                 ; Untyped                                                      ;
; G3_PH                         ; 0                 ; Untyped                                                      ;
; E0_PH                         ; 0                 ; Untyped                                                      ;
; E1_PH                         ; 0                 ; Untyped                                                      ;
; E2_PH                         ; 0                 ; Untyped                                                      ;
; E3_PH                         ; 0                 ; Untyped                                                      ;
; M_PH                          ; 0                 ; Untyped                                                      ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                      ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                      ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                      ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                      ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                      ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                      ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                      ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                      ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                      ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                      ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                      ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                      ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                      ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                      ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                      ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                      ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                      ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E      ; Untyped                                                      ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                      ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                                      ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                                                      ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                      ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                                                      ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                      ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                      ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; CBXI_PARAMETER                ; altpll_dul2       ; Untyped                                                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                      ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer                                               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                      ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                                                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                      ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                               ;
+-------------------------------+-------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Synthesizer:inst14|adio_codec:ad1 ;
+-----------------+----------+-----------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                      ;
+-----------------+----------+-----------------------------------------------------------+
; REF_CLK         ; 18432000 ; Signed Integer                                            ;
; SAMPLE_RATE     ; 48000    ; Signed Integer                                            ;
; DATA_WIDTH      ; 16       ; Signed Integer                                            ;
; CHANNEL_NUM     ; 2        ; Signed Integer                                            ;
; SIN_SAMPLE_DATA ; 48       ; Signed Integer                                            ;
+-----------------+----------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                      ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                            ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                            ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                            ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                            ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                   ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                   ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                   ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                   ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                   ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                   ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                   ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                      ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                            ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                            ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                            ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                            ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                   ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                   ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                   ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                   ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                   ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                   ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                   ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_onchip_memory2:onchip_memory2 ;
+----------------+---------------------------------+----------------------------------------------------------+
; Parameter Name ; Value                           ; Type                                                     ;
+----------------+---------------------------------+----------------------------------------------------------+
; INIT_FILE      ; DE2_115_SOPC_onchip_memory2.hex ; String                                                   ;
+----------------+---------------------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                           ;
+------------------------------------+---------------------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT                     ; Untyped                                                        ;
; WIDTH_A                            ; 32                              ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 16                              ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 51200                           ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                        ;
; WIDTH_B                            ; 1                               ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                               ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                               ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 4                               ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                               ; Signed Integer                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                       ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                        ;
; INIT_FILE                          ; DE2_115_SOPC_onchip_memory2.hex ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 51200                           ; Signed Integer                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E                    ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_4ch1                 ; Untyped                                                        ;
+------------------------------------+---------------------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|altera_customins_master_translator:cpu_custom_instruction_master_translator ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                         ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------+
; SHARED_COMB_AND_MULTI ; 0     ; Signed Integer                                                                                               ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0 ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                          ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; N_WIDTH          ; 8     ; Signed Integer                                                                                                                ;
; USE_DONE         ; 1     ; Signed Integer                                                                                                                ;
; NUM_FIXED_CYCLES ; 0     ; Signed Integer                                                                                                                ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 20    ; Signed Integer                                                                                                                         ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W               ; 20    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                         ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                         ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                         ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                         ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                         ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                         ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                         ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                         ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                         ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                          ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 20    ; Signed Integer                                                                                                                                ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                ;
; UAV_ADDRESS_W               ; 20    ; Signed Integer                                                                                                                                ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                 ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 16    ; Signed Integer                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                       ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 76    ; Signed Integer                                                                                                                 ;
; PKT_QOS_L                 ; 76    ; Signed Integer                                                                                                                 ;
; PKT_DATA_SIDEBAND_H       ; 74    ; Signed Integer                                                                                                                 ;
; PKT_DATA_SIDEBAND_L       ; 74    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                                 ;
; PKT_CACHE_H               ; 88    ; Signed Integer                                                                                                                 ;
; PKT_CACHE_L               ; 85    ; Signed Integer                                                                                                                 ;
; PKT_THREAD_ID_H           ; 81    ; Signed Integer                                                                                                                 ;
; PKT_THREAD_ID_L           ; 81    ; Signed Integer                                                                                                                 ;
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                 ;
; PKT_BURST_TYPE_H          ; 72    ; Signed Integer                                                                                                                 ;
; PKT_BURST_TYPE_L          ; 71    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_EXCLUSIVE       ; 61    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                 ;
; ID                        ; 0     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                 ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                 ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                 ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_ADDR_W                ; 20    ; Signed Integer                                                                                                                 ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 76    ; Signed Integer                                                                                                                        ;
; PKT_QOS_L                 ; 76    ; Signed Integer                                                                                                                        ;
; PKT_DATA_SIDEBAND_H       ; 74    ; Signed Integer                                                                                                                        ;
; PKT_DATA_SIDEBAND_L       ; 74    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                                        ;
; PKT_CACHE_H               ; 88    ; Signed Integer                                                                                                                        ;
; PKT_CACHE_L               ; 85    ; Signed Integer                                                                                                                        ;
; PKT_THREAD_ID_H           ; 81    ; Signed Integer                                                                                                                        ;
; PKT_THREAD_ID_L           ; 81    ; Signed Integer                                                                                                                        ;
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                        ;
; PKT_BURST_TYPE_H          ; 72    ; Signed Integer                                                                                                                        ;
; PKT_BURST_TYPE_L          ; 71    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_EXCLUSIVE       ; 61    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                                                        ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                        ;
; ID                        ; 1     ; Signed Integer                                                                                                                        ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                        ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                        ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                        ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                        ;
; PKT_ADDR_W                ; 20    ; Signed Integer                                                                                                                        ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                                                            ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                                            ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                            ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                            ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                       ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                    ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                    ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                  ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                  ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                             ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                           ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                           ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router:router|DE2_115_SOPC_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_001:router_001|DE2_115_SOPC_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_002:router_002|DE2_115_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_003:router_003|DE2_115_SOPC_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_003:router_004|DE2_115_SOPC_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_002:router_005|DE2_115_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                      ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                      ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                      ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                      ;
; VALID_WIDTH               ; 4     ; Signed Integer                                                                                                                      ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                      ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                      ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                      ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                             ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                                             ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                             ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                             ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                             ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                             ;
; VALID_WIDTH               ; 4     ; Signed Integer                                                                                                                             ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                             ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                             ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                             ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                   ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                         ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                   ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                         ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                                                                                      ;
; SCHEME         ; no-arb ; String                                                                                                                                                              ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                      ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                        ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                              ;
; SCHEME         ; no-arb ; String                                                                                                                                                                      ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                              ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                             ;
+---------------------------+----------+------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                   ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                   ;
+---------------------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                 ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                            ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+----------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                            ;
+----------------+-------+----------+----------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                       ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                       ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                       ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                       ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                       ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                       ;
+----------------+-------+----------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                              ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                         ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                         ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                 ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                 ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                               ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                          ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_003:router_003|DE2_115_SOPC_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_002:router_002|DE2_115_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_001:router_001|DE2_115_SOPC_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                  ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router:router|DE2_115_SOPC_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                      ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                          ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                     ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                 ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                            ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                   ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                              ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                   ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                           ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                      ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                      ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                               ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                             ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                               ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                          ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                          ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                          ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0" ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                       ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; ci_master_datab     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; ci_master_n         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; ci_master_readra    ; Output ; Info     ; Explicitly unconnected                                                                        ;
; ci_master_readrb    ; Output ; Info     ; Explicitly unconnected                                                                        ;
; ci_master_writerc   ; Output ; Info     ; Explicitly unconnected                                                                        ;
; ci_master_a         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; ci_master_b         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; ci_master_c         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; ci_master_ipending  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; ci_master_estatus   ; Output ; Info     ; Explicitly unconnected                                                                        ;
; ci_master_reset_req ; Output ; Info     ; Explicitly unconnected                                                                        ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect" ;
+-------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                         ;
+-------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; ci_slave_ipending ; Input ; Info     ; Explicitly unconnected                                                                                          ;
; ci_slave_estatus  ; Input ; Info     ; Explicitly unconnected                                                                                          ;
+-------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|altera_customins_master_translator:cpu_custom_instruction_master_translator" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                       ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------+
; ci_slave_result         ; Output ; Info     ; Explicitly unconnected                                                        ;
; comb_ci_master_result   ; Input  ; Info     ; Explicitly unconnected                                                        ;
; ci_slave_dataa          ; Input  ; Info     ; Stuck at GND                                                                  ;
; ci_slave_datab          ; Input  ; Info     ; Stuck at GND                                                                  ;
; ci_slave_n              ; Input  ; Info     ; Stuck at GND                                                                  ;
; ci_slave_readra         ; Input  ; Info     ; Stuck at GND                                                                  ;
; ci_slave_readrb         ; Input  ; Info     ; Stuck at GND                                                                  ;
; ci_slave_writerc        ; Input  ; Info     ; Stuck at GND                                                                  ;
; ci_slave_a              ; Input  ; Info     ; Stuck at GND                                                                  ;
; ci_slave_b              ; Input  ; Info     ; Stuck at GND                                                                  ;
; ci_slave_c              ; Input  ; Info     ; Stuck at GND                                                                  ;
; ci_slave_ipending       ; Input  ; Info     ; Stuck at GND                                                                  ;
; ci_slave_estatus        ; Input  ; Info     ; Stuck at GND                                                                  ;
; comb_ci_master_dataa    ; Output ; Info     ; Explicitly unconnected                                                        ;
; comb_ci_master_datab    ; Output ; Info     ; Explicitly unconnected                                                        ;
; comb_ci_master_n        ; Output ; Info     ; Explicitly unconnected                                                        ;
; comb_ci_master_readra   ; Output ; Info     ; Explicitly unconnected                                                        ;
; comb_ci_master_readrb   ; Output ; Info     ; Explicitly unconnected                                                        ;
; comb_ci_master_writerc  ; Output ; Info     ; Explicitly unconnected                                                        ;
; comb_ci_master_a        ; Output ; Info     ; Explicitly unconnected                                                        ;
; comb_ci_master_b        ; Output ; Info     ; Explicitly unconnected                                                        ;
; comb_ci_master_c        ; Output ; Info     ; Explicitly unconnected                                                        ;
; comb_ci_master_ipending ; Output ; Info     ; Explicitly unconnected                                                        ;
; comb_ci_master_estatus  ; Output ; Info     ; Explicitly unconnected                                                        ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|testci_custom_instruction:testci_0|testci_component:cmp"                             ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; done ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_onchip_memory2:onchip_memory2" ;
+--------+-------+----------+----------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                        ;
+--------+-------+----------+----------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                                   ;
+--------+-------+----------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart"                                                             ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu"                                                      ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                  ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; A_ci_multi_estatus  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; A_ci_multi_ipending ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; A_ci_multi_status   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu" ;
+---------------------+--------+----------+----------------------------+
; Port                ; Type   ; Severity ; Details                    ;
+---------------------+--------+----------+----------------------------+
; debug_reset_request ; Output ; Info     ; Explicitly unconnected     ;
+---------------------+--------+----------+----------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Synthesizer:inst14|adio_codec:ad1" ;
+---------------+-------+----------+------------------------------------+
; Port          ; Type  ; Severity ; Details                            ;
+---------------+-------+----------+------------------------------------+
; sound[87..12] ; Input ; Info     ; Stuck at GND                       ;
+---------------+-------+----------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Synthesizer:inst14|VGA_Audio_PLL:u1"                                                             ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c0   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; c2   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Synthesizer:inst14|I2C_AV_Config:u7|I2C_Controller:u0"                                                                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition
    Info: Processing started: Wed May 02 14:30:50 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab7 -c Ver2
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file clocks/synthesis/clocks.v
    Info (12023): Found entity 1: clocks File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/clocks/synthesis/clocks.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_synthesizer.v
    Info (12023): Found entity 1: DE2_115_Synthesizer File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/wave_gen_x2.v
    Info (12023): Found entity 1: wave_gen_x2 File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_x2.v Line: 1
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(53): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_string.v Line: 53
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(54): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_string.v Line: 54
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(55): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_string.v Line: 55
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(56): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_string.v Line: 56
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(57): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_string.v Line: 57
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(58): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_string.v Line: 58
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(59): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_string.v Line: 59
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(60): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_string.v Line: 60
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(61): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_string.v Line: 61
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(62): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_string.v Line: 62
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(63): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_string.v Line: 63
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(64): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_string.v Line: 64
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(65): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_string.v Line: 65
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(66): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_string.v Line: 66
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(67): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_string.v Line: 67
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(68): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_string.v Line: 68
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(69): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_string.v Line: 69
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(70): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_string.v Line: 70
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(71): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_string.v Line: 71
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(72): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_string.v Line: 72
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(73): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_string.v Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file v/wave_gen_string.v
    Info (12023): Found entity 1: wave_gen_string File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_string.v Line: 1
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(10): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v Line: 10
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(11): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v Line: 11
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(12): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v Line: 12
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(13): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v Line: 13
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(14): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v Line: 14
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(15): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v Line: 15
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(16): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v Line: 16
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(17): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v Line: 17
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(18): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v Line: 18
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(19): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v Line: 19
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(20): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v Line: 20
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(21): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v Line: 21
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(22): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v Line: 22
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(23): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v Line: 23
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(24): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v Line: 24
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(25): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v Line: 25
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(26): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v Line: 26
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(27): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v Line: 27
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(28): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v Line: 28
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(29): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v Line: 29
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(30): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v Line: 30
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(31): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v Line: 31
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(32): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v Line: 32
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(33): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v Line: 33
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(34): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v Line: 34
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(35): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v Line: 35
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(36): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v Line: 36
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(37): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v Line: 37
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(38): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v Line: 38
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(39): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v Line: 39
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(40): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v Line: 40
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(41): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file v/wave_gen_square.v
    Info (12023): Found entity 1: wave_gen_square File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v Line: 1
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(43): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v Line: 43
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(44): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v Line: 44
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(45): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v Line: 45
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(46): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v Line: 46
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(47): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v Line: 47
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(48): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v Line: 48
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(49): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v Line: 49
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(50): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v Line: 50
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(51): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v Line: 51
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(52): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v Line: 52
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(53): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v Line: 53
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(54): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v Line: 54
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(55): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v Line: 55
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(56): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v Line: 56
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(57): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v Line: 57
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(58): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v Line: 58
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(59): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v Line: 59
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(60): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v Line: 60
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(61): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v Line: 61
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(62): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v Line: 62
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(63): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v Line: 63
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(64): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v Line: 64
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(65): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v Line: 65
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(66): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v Line: 66
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(67): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v Line: 67
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(68): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v Line: 68
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(69): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v Line: 69
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(70): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v Line: 70
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(71): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v Line: 71
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(72): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v Line: 72
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(73): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file v/wave_gen_sin.v
    Info (12023): Found entity 1: wave_gen_sin File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v Line: 1
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(10): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_ramp.v Line: 10
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(11): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_ramp.v Line: 11
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(12): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_ramp.v Line: 12
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(13): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_ramp.v Line: 13
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(14): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_ramp.v Line: 14
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(15): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_ramp.v Line: 15
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(16): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_ramp.v Line: 16
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(17): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_ramp.v Line: 17
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(18): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_ramp.v Line: 18
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(19): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_ramp.v Line: 19
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(20): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_ramp.v Line: 20
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(21): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_ramp.v Line: 21
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(22): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_ramp.v Line: 22
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(23): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_ramp.v Line: 23
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(24): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_ramp.v Line: 24
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(25): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_ramp.v Line: 25
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(26): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_ramp.v Line: 26
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(27): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_ramp.v Line: 27
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(28): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_ramp.v Line: 28
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(29): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_ramp.v Line: 29
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(30): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_ramp.v Line: 30
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(31): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_ramp.v Line: 31
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(32): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_ramp.v Line: 32
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(33): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_ramp.v Line: 33
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(34): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_ramp.v Line: 34
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(35): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_ramp.v Line: 35
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(36): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_ramp.v Line: 36
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(37): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_ramp.v Line: 37
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(38): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_ramp.v Line: 38
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(39): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_ramp.v Line: 39
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(40): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_ramp.v Line: 40
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(41): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_ramp.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file v/wave_gen_ramp.v
    Info (12023): Found entity 1: wave_gen_ramp File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_ramp.v Line: 1
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(40): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_brass.v Line: 40
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(41): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_brass.v Line: 41
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(42): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_brass.v Line: 42
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(43): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_brass.v Line: 43
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(44): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_brass.v Line: 44
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(45): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_brass.v Line: 45
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(46): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_brass.v Line: 46
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(47): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_brass.v Line: 47
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(48): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_brass.v Line: 48
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(49): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_brass.v Line: 49
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(50): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_brass.v Line: 50
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(51): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_brass.v Line: 51
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(52): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_brass.v Line: 52
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(53): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_brass.v Line: 53
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(54): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_brass.v Line: 54
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(55): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_brass.v Line: 55
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(56): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_brass.v Line: 56
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(57): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_brass.v Line: 57
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(58): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_brass.v Line: 58
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(59): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_brass.v Line: 59
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(60): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_brass.v Line: 60
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(61): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_brass.v Line: 61
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(62): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_brass.v Line: 62
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(63): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_brass.v Line: 63
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(64): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_brass.v Line: 64
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(65): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_brass.v Line: 65
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(66): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_brass.v Line: 66
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(67): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_brass.v Line: 67
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(68): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_brass.v Line: 68
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(69): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_brass.v Line: 69
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(70): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_brass.v Line: 70
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(71): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_brass.v Line: 71
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(72): truncated literal to match 16 bits File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_brass.v Line: 72
Info (12021): Found 1 design units, including 1 entities, in source file v/wave_gen_brass.v
    Info (12023): Found entity 1: wave_gen_brass File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_brass.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/vga_audio_pll.v
    Info (12023): Found entity 1: VGA_Audio_PLL File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/VGA_Audio_PLL.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file v/staff.v
    Info (12023): Found entity 1: staff File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/staff.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/seg7_lut_8.v
    Info (12023): Found entity 1: SEG7_LUT_8 File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/SEG7_LUT_8.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/seg7_lut.v
    Info (12023): Found entity 1: SEG7_LUT File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/SEG7_LUT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/ps2_keyboard.v
    Info (12023): Found entity 1: ps2_keyboard File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/ps2_keyboard.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/ps2.v
    Info (12023): Found entity 1: ps2 File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/ps2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/lcd_test.v
    Info (12023): Found entity 1: LCD_TEST File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/LCD_TEST.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/lcd_controller.v
    Info (12023): Found entity 1: LCD_Controller File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/LCD_Controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/I2C_Controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_av_config.v
    Info (12023): Found entity 1: I2C_AV_Config File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/I2C_AV_Config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/adio_codec.v
    Info (12023): Found entity 1: adio_codec File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lab7.bdf
    Info (12023): Found entity 1: Lab7
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/de2_115_sopc.v
    Info (12023): Found entity 1: DE2_115_SOPC File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/DE2_115_SOPC.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_irq_mapper.sv
    Info (12023): Found entity 1: DE2_115_SOPC_irq_mapper File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0.v
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0 File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_rsp_mux_001 File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_rsp_mux File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_rsp_demux_001 File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_rsp_demux File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_cmd_mux_001 File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_cmd_mux File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_cmd_demux_001 File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_cmd_demux File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_router_003_default_decode File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: DE2_115_SOPC_mm_interconnect_0_router_003 File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_router_002_default_decode File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: DE2_115_SOPC_mm_interconnect_0_router_002 File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_router_001_default_decode File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: DE2_115_SOPC_mm_interconnect_0_router_001 File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_router_default_decode File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: DE2_115_SOPC_mm_interconnect_0_router File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_customins_slave_translator.sv
    Info (12023): Found entity 1: altera_customins_slave_translator File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_customins_slave_translator.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_custom_instruction_master_multi_xconnect.sv
    Info (12023): Found entity 1: DE2_115_SOPC_cpu_custom_instruction_master_multi_xconnect File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_custom_instruction_master_multi_xconnect.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_customins_master_translator.v
    Info (12023): Found entity 1: altera_customins_master_translator File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_customins_master_translator.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/testci_component.v
    Info (12023): Found entity 1: testci_component File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/testci_component.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/testci_custom_instruction.v
    Info (12023): Found entity 1: testci_custom_instruction File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/testci_custom_instruction.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_pio_led.v
    Info (12023): Found entity 1: DE2_115_SOPC_pio_led File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pio_led.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_onchip_memory2.v
    Info (12023): Found entity 1: DE2_115_SOPC_onchip_memory2 File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_onchip_memory2.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_jtag_uart.v
    Info (12023): Found entity 1: DE2_115_SOPC_jtag_uart_sim_scfifo_w File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v Line: 21
    Info (12023): Found entity 2: DE2_115_SOPC_jtag_uart_scfifo_w File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v Line: 78
    Info (12023): Found entity 3: DE2_115_SOPC_jtag_uart_sim_scfifo_r File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v Line: 164
    Info (12023): Found entity 4: DE2_115_SOPC_jtag_uart_scfifo_r File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v Line: 243
    Info (12023): Found entity 5: DE2_115_SOPC_jtag_uart File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu.v
    Info (12023): Found entity 1: DE2_115_SOPC_cpu File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu.v
    Info (12023): Found entity 1: DE2_115_SOPC_cpu_cpu_ic_data_module File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 21
    Info (12023): Found entity 2: DE2_115_SOPC_cpu_cpu_ic_tag_module File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 89
    Info (12023): Found entity 3: DE2_115_SOPC_cpu_cpu_bht_module File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 158
    Info (12023): Found entity 4: DE2_115_SOPC_cpu_cpu_register_bank_a_module File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 227
    Info (12023): Found entity 5: DE2_115_SOPC_cpu_cpu_register_bank_b_module File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 293
    Info (12023): Found entity 6: DE2_115_SOPC_cpu_cpu_dc_tag_module File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 359
    Info (12023): Found entity 7: DE2_115_SOPC_cpu_cpu_dc_data_module File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 425
    Info (12023): Found entity 8: DE2_115_SOPC_cpu_cpu_dc_victim_module File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 494
    Info (12023): Found entity 9: DE2_115_SOPC_cpu_cpu_nios2_oci_debug File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 562
    Info (12023): Found entity 10: DE2_115_SOPC_cpu_cpu_nios2_oci_break File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 708
    Info (12023): Found entity 11: DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 1001
    Info (12023): Found entity 12: DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 1262
    Info (12023): Found entity 13: DE2_115_SOPC_cpu_cpu_nios2_oci_itrace File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 1451
    Info (12023): Found entity 14: DE2_115_SOPC_cpu_cpu_nios2_oci_td_mode File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 1634
    Info (12023): Found entity 15: DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 1702
    Info (12023): Found entity 16: DE2_115_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 1784
    Info (12023): Found entity 17: DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 1856
    Info (12023): Found entity 18: DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 1899
    Info (12023): Found entity 19: DE2_115_SOPC_cpu_cpu_nios2_oci_fifo File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 1946
    Info (12023): Found entity 20: DE2_115_SOPC_cpu_cpu_nios2_oci_pib File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2432
    Info (12023): Found entity 21: DE2_115_SOPC_cpu_cpu_nios2_oci_im File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2455
    Info (12023): Found entity 22: DE2_115_SOPC_cpu_cpu_nios2_performance_monitors File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2525
    Info (12023): Found entity 23: DE2_115_SOPC_cpu_cpu_nios2_avalon_reg File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2542
    Info (12023): Found entity 24: DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2635
    Info (12023): Found entity 25: DE2_115_SOPC_cpu_cpu_nios2_ocimem File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2700
    Info (12023): Found entity 26: DE2_115_SOPC_cpu_cpu_nios2_oci File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2881
    Info (12023): Found entity 27: DE2_115_SOPC_cpu_cpu File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 3426
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: DE2_115_SOPC_cpu_cpu_debug_slave_sysclk File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: DE2_115_SOPC_cpu_cpu_debug_slave_tck File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: DE2_115_SOPC_cpu_cpu_debug_slave_wrapper File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_mult_cell.v
    Info (12023): Found entity 1: DE2_115_SOPC_cpu_cpu_mult_cell File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_test_bench.v
    Info (12023): Found entity 1: DE2_115_SOPC_cpu_cpu_test_bench File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_test_bench.v Line: 21
Info (12127): Elaborating entity "Lab7" for the top level hierarchy
Info (12128): Elaborating entity "DE2_115_Synthesizer" for hierarchy "DE2_115_Synthesizer:inst14"
Warning (10230): Verilog HDL assignment warning at DE2_115_Synthesizer.v(254): truncated value with size 32 to match size of target (1) File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v Line: 254
Warning (10034): Output port "HEX0" at DE2_115_Synthesizer.v(30) has no driver File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v Line: 30
Warning (10034): Output port "HEX1" at DE2_115_Synthesizer.v(31) has no driver File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v Line: 31
Warning (10034): Output port "HEX2" at DE2_115_Synthesizer.v(32) has no driver File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v Line: 32
Warning (10034): Output port "HEX3" at DE2_115_Synthesizer.v(33) has no driver File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v Line: 33
Warning (10034): Output port "HEX4" at DE2_115_Synthesizer.v(34) has no driver File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v Line: 34
Warning (10034): Output port "HEX5" at DE2_115_Synthesizer.v(35) has no driver File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v Line: 35
Warning (10034): Output port "HEX6" at DE2_115_Synthesizer.v(36) has no driver File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v Line: 36
Warning (10034): Output port "HEX7" at DE2_115_Synthesizer.v(37) has no driver File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v Line: 37
Warning (10034): Output port "LCD_BLON" at DE2_115_Synthesizer.v(43) has no driver File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v Line: 43
Warning (10034): Output port "LCD_EN" at DE2_115_Synthesizer.v(44) has no driver File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v Line: 44
Warning (10034): Output port "LCD_ON" at DE2_115_Synthesizer.v(45) has no driver File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v Line: 45
Warning (10034): Output port "LCD_RS" at DE2_115_Synthesizer.v(46) has no driver File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v Line: 46
Warning (10034): Output port "LCD_RW" at DE2_115_Synthesizer.v(47) has no driver File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v Line: 47
Warning (10665): Bidirectional port "AUD_DACLRCK" at DE2_115_Synthesizer.v(64) has a one-way connection to bidirectional port "AUD_ADCLRCK" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v Line: 64
Info (12128): Elaborating entity "I2C_AV_Config" for hierarchy "DE2_115_Synthesizer:inst14|I2C_AV_Config:u7" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v Line: 176
Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(58): truncated value with size 32 to match size of target (16) File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/I2C_AV_Config.v Line: 58
Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(111): truncated value with size 32 to match size of target (6) File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/I2C_AV_Config.v Line: 111
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "DE2_115_Synthesizer:inst14|I2C_AV_Config:u7|I2C_Controller:u0" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/I2C_AV_Config.v Line: 74
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1) File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/I2C_Controller.v Line: 78
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1) File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/I2C_Controller.v Line: 77
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6) File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/I2C_Controller.v Line: 90
Info (12128): Elaborating entity "VGA_Audio_PLL" for hierarchy "DE2_115_Synthesizer:inst14|VGA_Audio_PLL:u1" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v Line: 189
Info (12128): Elaborating entity "altpll" for hierarchy "DE2_115_Synthesizer:inst14|VGA_Audio_PLL:u1|altpll:altpll_component" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/VGA_Audio_PLL.v Line: 107
Info (12130): Elaborated megafunction instantiation "DE2_115_Synthesizer:inst14|VGA_Audio_PLL:u1|altpll:altpll_component" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/VGA_Audio_PLL.v Line: 107
Info (12133): Instantiated megafunction "DE2_115_Synthesizer:inst14|VGA_Audio_PLL:u1|altpll:altpll_component" with the following parameter: File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/VGA_Audio_PLL.v Line: 107
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "15"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "14"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "3"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "15"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "14"
    Info (12134): Parameter "clk2_phase_shift" = "-9921"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "37037"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_dul2.tdf
    Info (12023): Found entity 1: altpll_dul2 File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/db/altpll_dul2.tdf Line: 25
Info (12128): Elaborating entity "altpll_dul2" for hierarchy "DE2_115_Synthesizer:inst14|VGA_Audio_PLL:u1|altpll:altpll_component|altpll_dul2:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "adio_codec" for hierarchy "DE2_115_Synthesizer:inst14|adio_codec:ad1" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v Line: 268
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(429): object "C8" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 429
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(430): object "B7" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 430
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(431): object "Bb7" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(432): object "A7" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 432
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(433): object "Ab7" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 433
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(434): object "G7" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 434
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(435): object "Gb7" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 435
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(436): object "F7" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 436
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(437): object "E7" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 437
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(438): object "Eb7" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 438
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(439): object "D7" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 439
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(440): object "Db7" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 440
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(441): object "C7" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 441
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(442): object "B6" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 442
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(443): object "Bb6" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 443
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(444): object "A6" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 444
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(445): object "Ab6" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 445
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(446): object "G6" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 446
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(447): object "Gb6" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 447
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(448): object "F6" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 448
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(449): object "E6" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 449
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(450): object "Eb6" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 450
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(451): object "D6" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 451
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(452): object "Db6" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 452
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(453): object "C6" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 453
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(454): object "B5" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 454
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(455): object "Bb5" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 455
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(456): object "A5" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 456
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(457): object "Ab5" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 457
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(458): object "G5" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 458
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(459): object "Gb5" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 459
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(460): object "F5" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 460
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(461): object "E5" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 461
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(462): object "Eb5" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 462
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(463): object "D5" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 463
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(464): object "Db5" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 464
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(465): object "C5" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 465
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(478): object "B3" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 478
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(479): object "Bb3" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 479
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(480): object "A3" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 480
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(481): object "Ab3" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 481
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(482): object "G3" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 482
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(483): object "Gb3" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 483
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(484): object "F3" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 484
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(485): object "E3" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 485
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(486): object "Eb3" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 486
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(487): object "D3" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 487
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(488): object "Db3" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 488
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(489): object "C3" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 489
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(490): object "B2" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 490
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(491): object "Bb2" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 491
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(492): object "A2" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 492
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(493): object "Ab2" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 493
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(494): object "G2" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 494
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(495): object "Gb2" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 495
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(496): object "F2" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 496
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(497): object "E2" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 497
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(498): object "Eb2" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 498
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(499): object "D2" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 499
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(500): object "Db2" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 500
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(501): object "C2" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 501
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(502): object "B1" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 502
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(503): object "Bb1" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 503
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(504): object "A1" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 504
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(505): object "Ab1" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 505
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(506): object "G1" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 506
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(507): object "Gb1" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 507
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(508): object "F1" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 508
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(509): object "E1" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 509
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(510): object "Eb1" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 510
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(511): object "D1" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 511
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(512): object "Db1" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 512
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(513): object "C1" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 513
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(514): object "B0" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 514
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(515): object "Bb0" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 515
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(516): object "A0" assigned a value but never read File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 516
Warning (10230): Verilog HDL assignment warning at adio_codec.v(55): truncated value with size 32 to match size of target (4) File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 55
Warning (10230): Verilog HDL assignment warning at adio_codec.v(80): truncated value with size 32 to match size of target (9) File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 80
Warning (10230): Verilog HDL assignment warning at adio_codec.v(88): truncated value with size 32 to match size of target (8) File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 88
Warning (10230): Verilog HDL assignment warning at adio_codec.v(96): truncated value with size 32 to match size of target (7) File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 96
Warning (10230): Verilog HDL assignment warning at adio_codec.v(109): truncated value with size 32 to match size of target (6) File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 109
Warning (10230): Verilog HDL assignment warning at adio_codec.v(201): truncated value with size 32 to match size of target (4) File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 201
Warning (10230): Verilog HDL assignment warning at adio_codec.v(205): truncated value with size 32 to match size of target (1) File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 205
Warning (10230): Verilog HDL assignment warning at adio_codec.v(294): truncated value with size 32 to match size of target (6) File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 294
Warning (10230): Verilog HDL assignment warning at adio_codec.v(295): truncated value with size 32 to match size of target (6) File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 295
Warning (10230): Verilog HDL assignment warning at adio_codec.v(296): truncated value with size 32 to match size of target (6) File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 296
Warning (10230): Verilog HDL assignment warning at adio_codec.v(297): truncated value with size 32 to match size of target (6) File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 297
Warning (10230): Verilog HDL assignment warning at adio_codec.v(298): truncated value with size 32 to match size of target (6) File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 298
Warning (10230): Verilog HDL assignment warning at adio_codec.v(299): truncated value with size 32 to match size of target (6) File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 299
Warning (10230): Verilog HDL assignment warning at adio_codec.v(300): truncated value with size 32 to match size of target (6) File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 300
Warning (10230): Verilog HDL assignment warning at adio_codec.v(301): truncated value with size 32 to match size of target (6) File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 301
Warning (10230): Verilog HDL assignment warning at adio_codec.v(302): truncated value with size 32 to match size of target (6) File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 302
Warning (10230): Verilog HDL assignment warning at adio_codec.v(303): truncated value with size 32 to match size of target (6) File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 303
Warning (10230): Verilog HDL assignment warning at adio_codec.v(304): truncated value with size 32 to match size of target (6) File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 304
Warning (10230): Verilog HDL assignment warning at adio_codec.v(305): truncated value with size 32 to match size of target (6) File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 305
Warning (10230): Verilog HDL assignment warning at adio_codec.v(307): truncated value with size 32 to match size of target (6) File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 307
Warning (10230): Verilog HDL assignment warning at adio_codec.v(308): truncated value with size 32 to match size of target (6) File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 308
Warning (10230): Verilog HDL assignment warning at adio_codec.v(309): truncated value with size 32 to match size of target (6) File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 309
Warning (10230): Verilog HDL assignment warning at adio_codec.v(310): truncated value with size 32 to match size of target (6) File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 310
Warning (10230): Verilog HDL assignment warning at adio_codec.v(311): truncated value with size 32 to match size of target (6) File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 311
Warning (10230): Verilog HDL assignment warning at adio_codec.v(312): truncated value with size 32 to match size of target (6) File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 312
Warning (10230): Verilog HDL assignment warning at adio_codec.v(313): truncated value with size 32 to match size of target (6) File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 313
Warning (10230): Verilog HDL assignment warning at adio_codec.v(314): truncated value with size 32 to match size of target (6) File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 314
Warning (10230): Verilog HDL assignment warning at adio_codec.v(315): truncated value with size 32 to match size of target (6) File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 315
Warning (10230): Verilog HDL assignment warning at adio_codec.v(316): truncated value with size 32 to match size of target (6) File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 316
Warning (10230): Verilog HDL assignment warning at adio_codec.v(317): truncated value with size 32 to match size of target (6) File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 317
Warning (10230): Verilog HDL assignment warning at adio_codec.v(318): truncated value with size 32 to match size of target (6) File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 318
Info (12128): Elaborating entity "wave_gen_sin" for hierarchy "DE2_115_Synthesizer:inst14|adio_codec:ad1|wave_gen_sin:s1" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 327
Info (12128): Elaborating entity "wave_gen_square" for hierarchy "DE2_115_Synthesizer:inst14|adio_codec:ad1|wave_gen_square:sq1" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/adio_codec.v Line: 377
Info (12128): Elaborating entity "DE2_115_SOPC" for hierarchy "DE2_115_SOPC:inst12"
Info (12128): Elaborating entity "DE2_115_SOPC_cpu" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/DE2_115_SOPC.v Line: 159
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v Line: 99
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_test_bench" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_test_bench:the_DE2_115_SOPC_cpu_cpu_test_bench" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 6033
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_ic_data_module" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_ic_data_module:DE2_115_SOPC_cpu_cpu_ic_data" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 7041
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_ic_data_module:DE2_115_SOPC_cpu_cpu_ic_data|altsyncram:the_altsyncram" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 61
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_ic_data_module:DE2_115_SOPC_cpu_cpu_ic_data|altsyncram:the_altsyncram" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 61
Info (12133): Instantiated megafunction "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_ic_data_module:DE2_115_SOPC_cpu_cpu_ic_data|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 61
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf
    Info (12023): Found entity 1: altsyncram_cjd1 File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/db/altsyncram_cjd1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_cjd1" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_ic_data_module:DE2_115_SOPC_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_ic_tag_module" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_ic_tag_module:DE2_115_SOPC_cpu_cpu_ic_tag" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 7107
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_ic_tag_module:DE2_115_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 129
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_ic_tag_module:DE2_115_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 129
Info (12133): Instantiated megafunction "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_ic_tag_module:DE2_115_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 129
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dad1.tdf
    Info (12023): Found entity 1: altsyncram_dad1 File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/db/altsyncram_dad1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_dad1" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_ic_tag_module:DE2_115_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_bht_module" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_bht_module:DE2_115_SOPC_cpu_cpu_bht" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 7305
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_bht_module:DE2_115_SOPC_cpu_cpu_bht|altsyncram:the_altsyncram" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 198
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_bht_module:DE2_115_SOPC_cpu_cpu_bht|altsyncram:the_altsyncram" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 198
Info (12133): Instantiated megafunction "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_bht_module:DE2_115_SOPC_cpu_cpu_bht|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 198
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_b" = "2"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf
    Info (12023): Found entity 1: altsyncram_97d1 File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/db/altsyncram_97d1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_97d1" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_bht_module:DE2_115_SOPC_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_register_bank_a_module" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_register_bank_a_module:DE2_115_SOPC_cpu_cpu_register_bank_a" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 8264
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_register_bank_a_module:DE2_115_SOPC_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 264
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_register_bank_a_module:DE2_115_SOPC_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 264
Info (12133): Instantiated megafunction "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_register_bank_a_module:DE2_115_SOPC_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 264
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf
    Info (12023): Found entity 1: altsyncram_fic1 File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/db/altsyncram_fic1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_fic1" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_register_bank_a_module:DE2_115_SOPC_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_register_bank_b_module" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_register_bank_b_module:DE2_115_SOPC_cpu_cpu_register_bank_b" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 8282
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_mult_cell" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 8867
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_mult_cell.v Line: 63
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_mult_cell.v Line: 63
Info (12133): Instantiated megafunction "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" with the following parameter: File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_mult_cell.v Line: 63
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "lpm_type" = "altera_mult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "selected_device_family" = "CYCLONEIVE"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v
    Info (12023): Found entity 1: altera_mult_add_vkp2 File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/db/altera_mult_add_vkp2.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_vkp2" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/db/altera_mult_add_vkp2.v Line: 116
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/db/altera_mult_add_vkp2.v Line: 116
Info (12133): Instantiated megafunction "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" with the following parameter: File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/db/altera_mult_add_vkp2.v Line: 116
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_latency_sclr" = "NONE"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_sclr" = "NONE"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_sclr3" = "NONE"
    Info (12134): Parameter "chainout_aclr" = "NONE"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_adder_direction" = "ADD"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_sclr" = "NONE"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "chainout_sclr" = "NONE"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_sclr" = "NONE"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_a0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_aclr_a0" = "NONE"
    Info (12134): Parameter "input_aclr_a1" = "NONE"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_aclr_b0" = "NONE"
    Info (12134): Parameter "input_aclr_b1" = "NONE"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_b0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_sclr_a0" = "NONE"
    Info (12134): Parameter "input_sclr_a1" = "NONE"
    Info (12134): Parameter "input_sclr_a2" = "NONE"
    Info (12134): Parameter "input_sclr_a3" = "NONE"
    Info (12134): Parameter "input_sclr_b0" = "NONE"
    Info (12134): Parameter "input_sclr_b1" = "NONE"
    Info (12134): Parameter "input_sclr_b2" = "NONE"
    Info (12134): Parameter "input_sclr_b3" = "NONE"
    Info (12134): Parameter "input_sclr_c0" = "NONE"
    Info (12134): Parameter "input_sclr_c1" = "NONE"
    Info (12134): Parameter "input_sclr_c2" = "NONE"
    Info (12134): Parameter "input_sclr_c3" = "NONE"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "latency" = "0"
    Info (12134): Parameter "loadconst_control_aclr" = "NONE"
    Info (12134): Parameter "loadconst_control_register" = "UNREGISTERED"
    Info (12134): Parameter "loadconst_control_sclr" = "NONE"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "NONE"
    Info (12134): Parameter "mult01_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_round_sclr" = "NONE"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_saturation_sclr" = "ACLR0"
    Info (12134): Parameter "mult23_round_aclr" = "NONE"
    Info (12134): Parameter "mult23_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_round_sclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_saturation_sclr" = "NONE"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_sclr0" = "NONE"
    Info (12134): Parameter "multiplier_sclr1" = "NONE"
    Info (12134): Parameter "multiplier_sclr2" = "NONE"
    Info (12134): Parameter "multiplier_sclr3" = "NONE"
    Info (12134): Parameter "negate_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "negate_latency_sclr" = "NONE"
    Info (12134): Parameter "negate_register" = "UNREGISTERED"
    Info (12134): Parameter "negate_sclr" = "NONE"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_aclr" = "NONE"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_round_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_sclr" = "NONE"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "output_sclr" = "NONE"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_negate" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "rotate_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_output_sclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_sclr" = "NONE"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_sclr" = "NONE"
    Info (12134): Parameter "selected_device_family" = "Cyclone IV E"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_output_sclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_pipeline_sclr" = "NONE"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_sclr" = "NONE"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_sclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_sclr_b" = "NONE"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_sclr_a" = "NONE"
    Info (12134): Parameter "signed_sclr_b" = "NONE"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "systolic_sclr1" = "NONE"
    Info (12134): Parameter "systolic_sclr3" = "NONE"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "use_subnadd" = "NO"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "32"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_chainout_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_pipeline_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_sclr" = "NONE"
    Info (12134): Parameter "lpm_type" = "altera_mult_add_rtl"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12131): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block", which is child of megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12131): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split", which is child of megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12131): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split", which is child of megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12131): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block", which is child of megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12131): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0", which is child of megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12131): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12131): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12131): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block", which is child of megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12131): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0", which is child of megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12131): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1", which is child of megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12131): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block", which is child of megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12131): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12131): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12131): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block", which is child of megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_dc_tag_module" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_tag_module:DE2_115_SOPC_cpu_cpu_dc_tag" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 9289
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_tag_module:DE2_115_SOPC_cpu_cpu_dc_tag|altsyncram:the_altsyncram" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 396
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_tag_module:DE2_115_SOPC_cpu_cpu_dc_tag|altsyncram:the_altsyncram" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 396
Info (12133): Instantiated megafunction "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_tag_module:DE2_115_SOPC_cpu_cpu_dc_tag|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 396
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "11"
    Info (12134): Parameter "width_b" = "11"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lic1.tdf
    Info (12023): Found entity 1: altsyncram_lic1 File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/db/altsyncram_lic1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_lic1" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_tag_module:DE2_115_SOPC_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lic1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_dc_data_module" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_data_module:DE2_115_SOPC_cpu_cpu_dc_data" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 9355
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_data_module:DE2_115_SOPC_cpu_cpu_dc_data|altsyncram:the_altsyncram" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 465
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_data_module:DE2_115_SOPC_cpu_cpu_dc_data|altsyncram:the_altsyncram" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 465
Info (12133): Instantiated megafunction "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_data_module:DE2_115_SOPC_cpu_cpu_dc_data|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 465
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf
    Info (12023): Found entity 1: altsyncram_kdf1 File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/db/altsyncram_kdf1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_kdf1" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_data_module:DE2_115_SOPC_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_dc_victim_module" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_victim_module:DE2_115_SOPC_cpu_cpu_dc_victim" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 9467
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_victim_module:DE2_115_SOPC_cpu_cpu_dc_victim|altsyncram:the_altsyncram" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 534
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_victim_module:DE2_115_SOPC_cpu_cpu_dc_victim|altsyncram:the_altsyncram" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 534
Info (12133): Instantiated megafunction "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_victim_module:DE2_115_SOPC_cpu_cpu_dc_victim|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 534
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "numwords_b" = "8"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad_b" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf
    Info (12023): Found entity 1: altsyncram_r3d1 File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/db/altsyncram_r3d1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_r3d1" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_victim_module:DE2_115_SOPC_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_nios2_oci" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 10275
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_nios2_oci_debug" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_cpu_nios2_oci_debug" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 3098
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 632
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 632
Info (12133): Instantiated megafunction "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 632
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_nios2_oci_break" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_break:the_DE2_115_SOPC_cpu_cpu_nios2_oci_break" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 3128
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk:the_DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 3151
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk:the_DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 3178
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_nios2_oci_itrace" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_cpu_nios2_oci_itrace" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 3216
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace:the_DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 3231
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_nios2_oci_td_mode" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace:the_DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace|DE2_115_SOPC_cpu_cpu_nios2_oci_td_mode:DE2_115_SOPC_cpu_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 1752
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_nios2_oci_fifo" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 3246
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo|DE2_115_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_DE2_115_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2065
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2074
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2083
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_nios2_oci_pib" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_pib:the_DE2_115_SOPC_cpu_cpu_nios2_oci_pib" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 3251
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_nios2_oci_im" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_cpu_nios2_oci_im" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 3265
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_nios2_avalon_reg" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 3284
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_nios2_ocimem" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 3304
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem|DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_cpu_ociram_sp_ram" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2851
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem|DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2675
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem|DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2675
Info (12133): Instantiated megafunction "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem|DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2675
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/db/altsyncram_ac71.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem|DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_debug_slave_wrapper" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 3406
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_debug_slave_tck" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|DE2_115_SOPC_cpu_cpu_debug_slave_tck:the_DE2_115_SOPC_cpu_cpu_debug_slave_tck" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_debug_slave_sysclk" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|DE2_115_SOPC_cpu_cpu_debug_slave_sysclk:the_DE2_115_SOPC_cpu_cpu_debug_slave_sysclk" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_cpu_debug_slave_phy" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_cpu_debug_slave_phy" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_cpu_debug_slave_phy" with the following parameter: File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_cpu_debug_slave_phy" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "DE2_115_SOPC_jtag_uart" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/DE2_115_SOPC.v Line: 172
Info (12128): Elaborating entity "DE2_115_SOPC_jtag_uart_scfifo_w" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v Line: 139
Info (12133): Instantiated megafunction "DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/db/scfifo_jr21.tdf Line: 24
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/db/a_dpfifo_l011.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/db/scfifo_jr21.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/db/a_dpfifo_l011.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/db/cntr_do7.tdf Line: 25
Info (12128): Elaborating entity "cntr_do7" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/db/altsyncram_nio1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/db/cntr_1ob.tdf Line: 25
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/db/a_dpfifo_l011.tdf Line: 44
Info (12128): Elaborating entity "DE2_115_SOPC_jtag_uart_scfifo_r" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v Line: 569
Info (12133): Instantiated megafunction "DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic" with the following parameter: File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12131): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 254
Info (12131): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 254
Info (12128): Elaborating entity "DE2_115_SOPC_onchip_memory2" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_onchip_memory2:onchip_memory2" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/DE2_115_SOPC.v Line: 186
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_onchip_memory2.v Line: 69
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_onchip_memory2.v Line: 69
Info (12133): Instantiated megafunction "DE2_115_SOPC:inst12|DE2_115_SOPC_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_onchip_memory2.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "DE2_115_SOPC_onchip_memory2.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "51200"
    Info (12134): Parameter "numwords_a" = "51200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4ch1.tdf
    Info (12023): Found entity 1: altsyncram_4ch1 File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/db/altsyncram_4ch1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_4ch1" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_4ch1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_qsa.tdf
    Info (12023): Found entity 1: decode_qsa File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/db/decode_qsa.tdf Line: 22
Info (12128): Elaborating entity "decode_qsa" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_4ch1:auto_generated|decode_qsa:decode3" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/db/altsyncram_4ch1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_nob.tdf
    Info (12023): Found entity 1: mux_nob File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/db/mux_nob.tdf Line: 22
Info (12128): Elaborating entity "mux_nob" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_4ch1:auto_generated|mux_nob:mux2" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/db/altsyncram_4ch1.tdf Line: 44
Info (12128): Elaborating entity "DE2_115_SOPC_pio_led" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_pio_led:pio_led" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/DE2_115_SOPC.v Line: 197
Info (12128): Elaborating entity "testci_custom_instruction" for hierarchy "DE2_115_SOPC:inst12|testci_custom_instruction:testci_0" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/DE2_115_SOPC.v Line: 207
Info (12128): Elaborating entity "testci_component" for hierarchy "DE2_115_SOPC:inst12|testci_custom_instruction:testci_0|testci_component:cmp" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/testci_custom_instruction.v Line: 27
Warning (10136): Verilog HDL Module Declaration warning at testci_component.v(8): port "done" already exists in the list of ports File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/testci_component.v Line: 8
Info (12128): Elaborating entity "altera_customins_master_translator" for hierarchy "DE2_115_SOPC:inst12|altera_customins_master_translator:cpu_custom_instruction_master_translator" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/DE2_115_SOPC.v Line: 268
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_custom_instruction_master_multi_xconnect" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/DE2_115_SOPC.v Line: 307
Info (12128): Elaborating entity "altera_customins_slave_translator" for hierarchy "DE2_115_SOPC:inst12|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/DE2_115_SOPC.v Line: 350
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2) File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_customins_slave_translator.sv Line: 126
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2) File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_customins_slave_translator.sv Line: 132
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2) File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_customins_slave_translator.sv Line: 135
Info (12128): Elaborating entity "DE2_115_SOPC_mm_interconnect_0" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/DE2_115_SOPC.v Line: 396
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 446
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 506
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 570
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 634
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 698
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 762
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 843
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 924
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 1008
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 1049
Info (12128): Elaborating entity "DE2_115_SOPC_mm_interconnect_0_router" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router:router" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 1440
Info (12128): Elaborating entity "DE2_115_SOPC_mm_interconnect_0_router_default_decode" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router:router|DE2_115_SOPC_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router.sv Line: 182
Info (12128): Elaborating entity "DE2_115_SOPC_mm_interconnect_0_router_001" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_001:router_001" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 1456
Info (12128): Elaborating entity "DE2_115_SOPC_mm_interconnect_0_router_001_default_decode" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_001:router_001|DE2_115_SOPC_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "DE2_115_SOPC_mm_interconnect_0_router_002" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_002:router_002" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 1472
Info (12128): Elaborating entity "DE2_115_SOPC_mm_interconnect_0_router_002_default_decode" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_002:router_002|DE2_115_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "DE2_115_SOPC_mm_interconnect_0_router_003" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_003:router_003" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 1488
Info (12128): Elaborating entity "DE2_115_SOPC_mm_interconnect_0_router_003_default_decode" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_003:router_003|DE2_115_SOPC_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_003.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 1570
Info (12128): Elaborating entity "DE2_115_SOPC_mm_interconnect_0_cmd_demux" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 1655
Info (12128): Elaborating entity "DE2_115_SOPC_mm_interconnect_0_cmd_demux_001" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 1678
Info (12128): Elaborating entity "DE2_115_SOPC_mm_interconnect_0_cmd_mux" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 1695
Info (12128): Elaborating entity "DE2_115_SOPC_mm_interconnect_0_cmd_mux_001" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 1718
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_mux_001.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "DE2_115_SOPC_mm_interconnect_0_rsp_demux" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 1775
Info (12128): Elaborating entity "DE2_115_SOPC_mm_interconnect_0_rsp_demux_001" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 1798
Info (12128): Elaborating entity "DE2_115_SOPC_mm_interconnect_0_rsp_mux" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 1873
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_mux.sv Line: 342
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "DE2_115_SOPC_mm_interconnect_0_rsp_mux_001" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 1896
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 1925
Info (12128): Elaborating entity "DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "DE2_115_SOPC_irq_mapper" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_irq_mapper:irq_mapper" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/DE2_115_SOPC.v Line: 403
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "DE2_115_SOPC:inst12|altera_reset_controller:rst_controller" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/DE2_115_SOPC.v Line: 466
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "DE2_115_SOPC:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "DE2_115_SOPC:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_reset_controller.v Line: 220
Warning (12020): Port "jdo" on the entity instantiation of "the_DE2_115_SOPC_cpu_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 3216
Error (12002): Port "LEDG[0]" does not exist in macrofunction "inst14"
Error (12002): Port "LEDG[1]" does not exist in macrofunction "inst14"
Error (12002): Port "LEDG[2]" does not exist in macrofunction "inst14"
Error (12002): Port "LEDG[3]" does not exist in macrofunction "inst14"
Error (12002): Port "LEDG[4]" does not exist in macrofunction "inst14"
Error (12002): Port "LEDG[5]" does not exist in macrofunction "inst14"
Error (12002): Port "LEDG[6]" does not exist in macrofunction "inst14"
Error (12002): Port "LEDG[7]" does not exist in macrofunction "inst14"
Error (12002): Port "LEDR[0]" does not exist in macrofunction "inst14"
Error (12002): Port "LEDR[10]" does not exist in macrofunction "inst14"
Error (12002): Port "LEDR[11]" does not exist in macrofunction "inst14"
Error (12002): Port "LEDR[12]" does not exist in macrofunction "inst14"
Error (12002): Port "LEDR[13]" does not exist in macrofunction "inst14"
Error (12002): Port "LEDR[14]" does not exist in macrofunction "inst14"
Error (12002): Port "LEDR[15]" does not exist in macrofunction "inst14"
Error (12002): Port "LEDR[16]" does not exist in macrofunction "inst14"
Error (12002): Port "LEDR[17]" does not exist in macrofunction "inst14"
Error (12002): Port "LEDR[1]" does not exist in macrofunction "inst14"
Error (12002): Port "LEDR[2]" does not exist in macrofunction "inst14"
Error (12002): Port "LEDR[3]" does not exist in macrofunction "inst14"
Error (12002): Port "LEDR[4]" does not exist in macrofunction "inst14"
Error (12002): Port "LEDR[5]" does not exist in macrofunction "inst14"
Error (12002): Port "LEDR[6]" does not exist in macrofunction "inst14"
Error (12002): Port "LEDR[7]" does not exist in macrofunction "inst14"
Error (12002): Port "LEDR[8]" does not exist in macrofunction "inst14"
Error (12002): Port "LEDR[9]" does not exist in macrofunction "inst14"
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/Ver2.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 26 errors, 282 warnings
    Error: Peak virtual memory: 4979 megabytes
    Error: Processing ended: Wed May 02 14:31:24 2018
    Error: Elapsed time: 00:00:34
    Error: Total CPU time (on all processors): 00:00:46


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/Ver2.map.smsg.


