$date
	Tue Nov 04 12:23:25 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module DFF_tb $end
$var wire 1 ! Q $end
$var reg 1 " D $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module DFF_ins $end
$var wire 1 " D $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1$
0#
0"
0!
$end
#1
1"
#2
1!
0$
1#
#4
0#
#6
1#
#8
0#
#10
1#
#12
0#
0"
#14
0!
1#
#16
0#
#18
1#
#20
0#
#22
1!
1#
1"
#24
0#
#26
1#
#27
0"
#28
0#
#30
0!
1#
#32
0#
1"
#34
1!
1#
#36
0#
#37
