//
// File created by:  irun
// Do not modify this file
//
-INCDIR
/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./syn
-INCDIR
/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include
-INCDIR
/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim
-DEFINE
SYN
-DEFINE
prog3
-DEFINE
FSDB_ALL
-DEFINE
CYCLE=20.0
-DEFINE
MAX=100000
