/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [2:0] _03_;
  wire [7:0] _04_;
  wire [3:0] _05_;
  wire [12:0] _06_;
  reg [3:0] _07_;
  reg [4:0] _08_;
  wire [3:0] _09_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [30:0] celloutsig_0_13z;
  wire [21:0] celloutsig_0_15z;
  wire [7:0] celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [6:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [10:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [10:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [12:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [6:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [7:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire [6:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire [4:0] celloutsig_0_45z;
  wire [2:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [11:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire [5:0] celloutsig_0_54z;
  wire [5:0] celloutsig_0_58z;
  wire [5:0] celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire [6:0] celloutsig_0_77z;
  wire celloutsig_0_79z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_80z;
  wire celloutsig_0_95z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [38:0] celloutsig_1_10z;
  wire [21:0] celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_18z;
  wire [23:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [10:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_41z = celloutsig_0_15z[4] ? celloutsig_0_28z[3] : celloutsig_0_12z;
  assign celloutsig_0_71z = celloutsig_0_13z[6] ? celloutsig_0_41z : celloutsig_0_35z[0];
  assign celloutsig_0_18z = celloutsig_0_16z[4] ? celloutsig_0_13z[3] : celloutsig_0_13z[14];
  assign celloutsig_0_23z = ~(celloutsig_0_18z & celloutsig_0_0z);
  assign celloutsig_1_4z = ~(in_data[175] | celloutsig_1_0z);
  assign celloutsig_0_6z = ~_00_;
  assign celloutsig_0_79z = ~_01_;
  assign celloutsig_0_27z = ~celloutsig_0_26z;
  assign celloutsig_0_21z = _02_ ^ celloutsig_0_4z[9];
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _03_ <= 3'h0;
    else _03_ <= { celloutsig_0_20z, celloutsig_0_18z, celloutsig_0_30z };
  reg [7:0] _20_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _20_ <= 8'h00;
    else _20_ <= { celloutsig_0_4z[2], celloutsig_0_27z, celloutsig_0_21z, celloutsig_0_34z, celloutsig_0_23z, _03_ };
  assign { _04_[7], _01_, _04_[5:0] } = _20_;
  reg [3:0] _21_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _21_ <= 4'h0;
    else _21_ <= { in_data[74], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_6z };
  assign { _05_[3:2], _02_, _05_[0] } = _21_;
  reg [12:0] _22_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _22_ <= 13'h0000;
    else _22_ <= { celloutsig_0_40z[6:3], _06_[8:2], celloutsig_0_36z, celloutsig_0_42z };
  assign out_data[44:32] = _22_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _07_ <= 4'h0;
    else _07_ <= in_data[177:174];
  reg [3:0] _24_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _24_ <= 4'h0;
    else _24_ <= { in_data[60:58], celloutsig_0_0z };
  assign { _09_[3:2], _00_, _09_[0] } = _24_;
  reg [6:0] _25_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _25_ <= 7'h00;
    else _25_ <= { celloutsig_0_9z, _05_[3:2], _02_, _05_[0], celloutsig_0_0z, celloutsig_0_5z };
  assign _06_[8:2] = _25_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _08_ <= 5'h00;
    else _08_ <= { _05_[3:2], _02_, celloutsig_0_5z, celloutsig_0_12z };
  assign celloutsig_0_31z = celloutsig_0_15z[19:7] / { 1'h1, _06_[7:6], celloutsig_0_5z, celloutsig_0_22z, celloutsig_0_20z, celloutsig_0_30z };
  assign celloutsig_0_29z = { celloutsig_0_17z[4:0], celloutsig_0_0z } == { _05_[3:2], _02_, _05_[0], celloutsig_0_21z, celloutsig_0_3z };
  assign celloutsig_0_42z = { _05_[3:2], _02_, _05_[0], celloutsig_0_0z, celloutsig_0_41z } === { celloutsig_0_24z[10:7], celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_2z = in_data[66:65] === { _09_[2], _00_ };
  assign celloutsig_0_47z = { celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_20z } && { celloutsig_0_16z[6:1], celloutsig_0_42z };
  assign celloutsig_0_26z = { celloutsig_0_19z[4:1], celloutsig_0_19z, celloutsig_0_3z, _09_[3:2], _00_, _09_[0], _08_ } && { celloutsig_0_17z, celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_24z };
  assign celloutsig_0_30z = { celloutsig_0_4z[9:2], celloutsig_0_27z } && { celloutsig_0_22z[5:1], celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_27z, celloutsig_0_7z };
  assign celloutsig_0_5z = ! in_data[20:16];
  assign celloutsig_0_95z = ! { celloutsig_0_77z[4:3], celloutsig_0_79z, celloutsig_0_71z, celloutsig_0_45z, celloutsig_0_80z };
  assign celloutsig_0_10z = ! { celloutsig_0_4z[4:0], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_1_6z = ! { _07_[3:1], celloutsig_1_0z };
  assign celloutsig_1_13z = ! { celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_0z };
  assign celloutsig_0_35z = { celloutsig_0_28z[10:9], celloutsig_0_26z, _08_ } % { 1'h1, celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_34z };
  assign celloutsig_0_33z = { celloutsig_0_17z[5:2], celloutsig_0_5z, celloutsig_0_25z, celloutsig_0_5z } * _06_[8:2];
  assign celloutsig_0_59z = celloutsig_0_28z[8:3] * { celloutsig_0_54z[4:1], celloutsig_0_32z, celloutsig_0_30z };
  assign celloutsig_0_80z = { _08_[3], celloutsig_0_7z, celloutsig_0_50z } * celloutsig_0_59z[3:1];
  assign celloutsig_1_19z = { celloutsig_1_12z[5:2], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_3z } * { celloutsig_1_3z[3], celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_13z };
  assign celloutsig_0_13z = { _05_[2], _02_, _05_[0], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_9z } * { in_data[41:39], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_19z = { celloutsig_0_13z[20:18], celloutsig_0_5z, celloutsig_0_9z } * { celloutsig_0_15z[18:17], celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_12z };
  assign celloutsig_0_28z = { celloutsig_0_7z, _06_[8:2], celloutsig_0_2z, celloutsig_0_27z, celloutsig_0_12z } * { _08_[4:1], celloutsig_0_18z, _08_, celloutsig_0_12z };
  assign celloutsig_0_45z = celloutsig_0_41z ? { celloutsig_0_35z[0], celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_21z, celloutsig_0_21z } : { celloutsig_0_35z[6:3], celloutsig_0_44z };
  assign celloutsig_0_54z = celloutsig_0_33z[1] ? { in_data[50], celloutsig_0_45z } : { celloutsig_0_45z[3:2], celloutsig_0_12z, celloutsig_0_53z, celloutsig_0_30z, celloutsig_0_29z };
  assign celloutsig_1_11z = celloutsig_1_5z[7] ? celloutsig_1_10z[21:0] : celloutsig_1_10z[27:6];
  assign celloutsig_0_16z = _06_[2] ? { celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_2z, _05_[3:2], _02_, _05_[0], celloutsig_0_12z } : { celloutsig_0_4z[8], celloutsig_0_10z, celloutsig_0_10z, _08_ };
  assign celloutsig_0_17z = in_data[80] ? { celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_5z } : { celloutsig_0_4z[5:3], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_44z = { celloutsig_0_40z[3:1], celloutsig_0_23z, celloutsig_0_32z, celloutsig_0_3z } != celloutsig_0_24z[7:2];
  assign celloutsig_0_40z = - celloutsig_0_22z;
  assign celloutsig_0_46z = - { celloutsig_0_15z[1:0], celloutsig_0_21z };
  assign celloutsig_0_36z = { celloutsig_0_34z, celloutsig_0_21z, celloutsig_0_29z, celloutsig_0_0z } !== { celloutsig_0_22z[2:0], celloutsig_0_3z };
  assign celloutsig_0_52z = { celloutsig_0_16z[3:1], celloutsig_0_32z, celloutsig_0_17z } !== { celloutsig_0_25z, celloutsig_0_20z, celloutsig_0_33z, celloutsig_0_3z };
  assign celloutsig_0_58z = celloutsig_0_31z[6:1] | { celloutsig_0_17z[3:1], celloutsig_0_52z, celloutsig_0_52z, celloutsig_0_47z };
  assign celloutsig_0_15z = { celloutsig_0_4z[11:7], celloutsig_0_4z, _08_ } | { _09_[2], _00_, _09_[0], celloutsig_0_5z, celloutsig_0_9z, _08_, celloutsig_0_4z };
  assign celloutsig_0_12z = _06_[8] & celloutsig_0_5z;
  assign celloutsig_0_0z = | in_data[74:71];
  assign celloutsig_0_50z = ~^ { celloutsig_0_16z[5:3], celloutsig_0_7z };
  assign celloutsig_1_0z = ~^ in_data[116:109];
  assign celloutsig_0_3z = ^ { in_data[95:93], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, _09_[3:2], _00_, _09_[0] };
  assign celloutsig_0_7z = ^ { in_data[32:31], celloutsig_0_6z };
  assign celloutsig_0_20z = ^ { in_data[54:51], celloutsig_0_7z, celloutsig_0_9z, _09_[3:2], _00_, _09_[0], celloutsig_0_10z };
  assign celloutsig_0_25z = ^ { celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_4z, _05_[3:2], _02_, _05_[0] };
  assign celloutsig_1_3z = _07_ >> { celloutsig_1_1z[3:1], 1'h1 };
  assign celloutsig_1_18z = celloutsig_1_5z[10:8] >> { celloutsig_1_11z[9], celloutsig_1_8z, celloutsig_1_8z };
  assign celloutsig_0_22z = { in_data[66:62], celloutsig_0_6z, celloutsig_0_20z } <<< { celloutsig_0_17z[0], celloutsig_0_18z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_20z };
  assign celloutsig_0_4z = { _09_[2], _00_, celloutsig_0_3z, _09_[3:2], _00_, _09_[0], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z } >>> { in_data[45:39], celloutsig_0_0z, _09_[3:2], _00_, _09_[0] };
  assign celloutsig_1_12z = celloutsig_1_5z[7:2] >>> { celloutsig_1_11z[2:1], celloutsig_1_3z };
  assign celloutsig_0_24z = { celloutsig_0_16z[4:3], celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_19z } >>> { celloutsig_0_12z, celloutsig_0_18z, _06_[8:2], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_77z = { _04_[7], _01_, _09_[3:2], _00_, _09_[0], celloutsig_0_5z } ^ { celloutsig_0_47z, celloutsig_0_58z };
  assign celloutsig_1_10z = { in_data[166:133], celloutsig_1_3z, celloutsig_1_0z } ^ in_data[135:97];
  assign celloutsig_0_32z = ~((celloutsig_0_30z & celloutsig_0_31z[11]) | celloutsig_0_19z[0]);
  assign celloutsig_0_34z = ~((celloutsig_0_17z[5] & celloutsig_0_7z) | celloutsig_0_25z);
  assign celloutsig_0_53z = ~((celloutsig_0_41z & in_data[25]) | celloutsig_0_46z[0]);
  assign celloutsig_0_9z = ~((celloutsig_0_6z & _09_[0]) | celloutsig_0_4z[10]);
  assign celloutsig_1_8z = ~((celloutsig_1_5z[1] & 1'h1) | in_data[119]);
  assign celloutsig_1_5z[0] = ~ celloutsig_1_0z;
  assign celloutsig_1_1z[3:1] = in_data[144:142] ~^ in_data[159:157];
  assign { celloutsig_1_5z[3:1], celloutsig_1_5z[10:4] } = { celloutsig_1_1z[3:1], in_data[144:138] } ^ { celloutsig_1_3z[0], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z[3:1] };
  assign _04_[6] = _01_;
  assign _05_[1] = _02_;
  assign { _06_[12:9], _06_[1:0] } = { celloutsig_0_40z[6:3], celloutsig_0_36z, celloutsig_0_42z };
  assign _09_[1] = _00_;
  assign celloutsig_1_1z[0] = 1'h1;
  assign { out_data[130:128], out_data[119:96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_95z };
endmodule
