TimeQuest Timing Analyzer report for counter10x4
Fri Apr 14 18:56:25 2017
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 100C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 100C Model Setup Summary
  8. Slow 1200mV 100C Model Hold Summary
  9. Slow 1200mV 100C Model Recovery Summary
 10. Slow 1200mV 100C Model Removal Summary
 11. Slow 1200mV 100C Model Minimum Pulse Width Summary
 12. Slow 1200mV 100C Model Setup: 'counter4:dev2|overflow'
 13. Slow 1200mV 100C Model Setup: 'clock'
 14. Slow 1200mV 100C Model Setup: 'counter10:c2|overflow'
 15. Slow 1200mV 100C Model Setup: 'counter10:c0|overflow'
 16. Slow 1200mV 100C Model Setup: 'counter2p16:dev|overflow'
 17. Slow 1200mV 100C Model Setup: 'counter10:c1|overflow'
 18. Slow 1200mV 100C Model Setup: 'start_stop_RMch'
 19. Slow 1200mV 100C Model Hold: 'counter10:c1|overflow'
 20. Slow 1200mV 100C Model Hold: 'counter10:c2|overflow'
 21. Slow 1200mV 100C Model Hold: 'counter2p16:dev|overflow'
 22. Slow 1200mV 100C Model Hold: 'counter10:c0|overflow'
 23. Slow 1200mV 100C Model Hold: 'counter4:dev2|overflow'
 24. Slow 1200mV 100C Model Hold: 'clock'
 25. Slow 1200mV 100C Model Hold: 'start_stop_RMch'
 26. Slow 1200mV 100C Model Minimum Pulse Width: 'clock'
 27. Slow 1200mV 100C Model Minimum Pulse Width: 'counter4:dev2|overflow'
 28. Slow 1200mV 100C Model Minimum Pulse Width: 'counter2p16:dev|overflow'
 29. Slow 1200mV 100C Model Minimum Pulse Width: 'counter10:c0|overflow'
 30. Slow 1200mV 100C Model Minimum Pulse Width: 'counter10:c1|overflow'
 31. Slow 1200mV 100C Model Minimum Pulse Width: 'counter10:c2|overflow'
 32. Slow 1200mV 100C Model Minimum Pulse Width: 'start_stop_RMch'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Slow 1200mV 100C Model Metastability Report
 38. Slow 1200mV -40C Model Fmax Summary
 39. Slow 1200mV -40C Model Setup Summary
 40. Slow 1200mV -40C Model Hold Summary
 41. Slow 1200mV -40C Model Recovery Summary
 42. Slow 1200mV -40C Model Removal Summary
 43. Slow 1200mV -40C Model Minimum Pulse Width Summary
 44. Slow 1200mV -40C Model Setup: 'counter4:dev2|overflow'
 45. Slow 1200mV -40C Model Setup: 'clock'
 46. Slow 1200mV -40C Model Setup: 'counter10:c2|overflow'
 47. Slow 1200mV -40C Model Setup: 'counter10:c0|overflow'
 48. Slow 1200mV -40C Model Setup: 'counter2p16:dev|overflow'
 49. Slow 1200mV -40C Model Setup: 'counter10:c1|overflow'
 50. Slow 1200mV -40C Model Setup: 'start_stop_RMch'
 51. Slow 1200mV -40C Model Hold: 'counter10:c0|overflow'
 52. Slow 1200mV -40C Model Hold: 'counter10:c1|overflow'
 53. Slow 1200mV -40C Model Hold: 'counter2p16:dev|overflow'
 54. Slow 1200mV -40C Model Hold: 'counter4:dev2|overflow'
 55. Slow 1200mV -40C Model Hold: 'counter10:c2|overflow'
 56. Slow 1200mV -40C Model Hold: 'clock'
 57. Slow 1200mV -40C Model Hold: 'start_stop_RMch'
 58. Slow 1200mV -40C Model Minimum Pulse Width: 'clock'
 59. Slow 1200mV -40C Model Minimum Pulse Width: 'counter4:dev2|overflow'
 60. Slow 1200mV -40C Model Minimum Pulse Width: 'counter2p16:dev|overflow'
 61. Slow 1200mV -40C Model Minimum Pulse Width: 'counter10:c0|overflow'
 62. Slow 1200mV -40C Model Minimum Pulse Width: 'counter10:c1|overflow'
 63. Slow 1200mV -40C Model Minimum Pulse Width: 'counter10:c2|overflow'
 64. Slow 1200mV -40C Model Minimum Pulse Width: 'start_stop_RMch'
 65. Setup Times
 66. Hold Times
 67. Clock to Output Times
 68. Minimum Clock to Output Times
 69. Slow 1200mV -40C Model Metastability Report
 70. Fast 1200mV -40C Model Setup Summary
 71. Fast 1200mV -40C Model Hold Summary
 72. Fast 1200mV -40C Model Recovery Summary
 73. Fast 1200mV -40C Model Removal Summary
 74. Fast 1200mV -40C Model Minimum Pulse Width Summary
 75. Fast 1200mV -40C Model Setup: 'counter4:dev2|overflow'
 76. Fast 1200mV -40C Model Setup: 'clock'
 77. Fast 1200mV -40C Model Setup: 'counter10:c2|overflow'
 78. Fast 1200mV -40C Model Setup: 'counter10:c0|overflow'
 79. Fast 1200mV -40C Model Setup: 'counter2p16:dev|overflow'
 80. Fast 1200mV -40C Model Setup: 'counter10:c1|overflow'
 81. Fast 1200mV -40C Model Setup: 'start_stop_RMch'
 82. Fast 1200mV -40C Model Hold: 'counter10:c0|overflow'
 83. Fast 1200mV -40C Model Hold: 'counter10:c1|overflow'
 84. Fast 1200mV -40C Model Hold: 'counter2p16:dev|overflow'
 85. Fast 1200mV -40C Model Hold: 'counter4:dev2|overflow'
 86. Fast 1200mV -40C Model Hold: 'counter10:c2|overflow'
 87. Fast 1200mV -40C Model Hold: 'clock'
 88. Fast 1200mV -40C Model Hold: 'start_stop_RMch'
 89. Fast 1200mV -40C Model Minimum Pulse Width: 'clock'
 90. Fast 1200mV -40C Model Minimum Pulse Width: 'counter4:dev2|overflow'
 91. Fast 1200mV -40C Model Minimum Pulse Width: 'counter2p16:dev|overflow'
 92. Fast 1200mV -40C Model Minimum Pulse Width: 'counter10:c0|overflow'
 93. Fast 1200mV -40C Model Minimum Pulse Width: 'counter10:c1|overflow'
 94. Fast 1200mV -40C Model Minimum Pulse Width: 'counter10:c2|overflow'
 95. Fast 1200mV -40C Model Minimum Pulse Width: 'start_stop_RMch'
 96. Setup Times
 97. Hold Times
 98. Clock to Output Times
 99. Minimum Clock to Output Times
100. Fast 1200mV -40C Model Metastability Report
101. Multicorner Timing Analysis Summary
102. Setup Times
103. Hold Times
104. Clock to Output Times
105. Minimum Clock to Output Times
106. Board Trace Model Assignments
107. Input Transition Times
108. Signal Integrity Metrics (Slow 1200mv n40c Model)
109. Signal Integrity Metrics (Slow 1200mv 100c Model)
110. Signal Integrity Metrics (Fast 1200mv n40c Model)
111. Setup Transfers
112. Hold Transfers
113. Report TCCS
114. Report RSKM
115. Unconstrained Paths
116. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; counter10x4                                                        ;
; Device Family      ; Cyclone IV E                                                       ;
; Device Name        ; EP4CE30F23I7                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Enabled                                                            ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                             ;
+--------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------+
; Clock Name               ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                      ;
+--------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------+
; clock                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }                    ;
; counter2p16:dev|overflow ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { counter2p16:dev|overflow } ;
; counter4:dev2|overflow   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { counter4:dev2|overflow }   ;
; counter10:c0|overflow    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { counter10:c0|overflow }    ;
; counter10:c1|overflow    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { counter10:c1|overflow }    ;
; counter10:c2|overflow    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { counter10:c2|overflow }    ;
; start_stop_RMch          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { start_stop_RMch }          ;
+--------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Fmax Summary                                                                                      ;
+-------------+-----------------+--------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name               ; Note                                                          ;
+-------------+-----------------+--------------------------+---------------------------------------------------------------+
; 365.76 MHz  ; 250.0 MHz       ; clock                    ; limit due to minimum period restriction (max I/O toggle rate) ;
; 473.93 MHz  ; 437.64 MHz      ; counter4:dev2|overflow   ; limit due to minimum period restriction (tmin)                ;
; 701.26 MHz  ; 437.64 MHz      ; counter10:c2|overflow    ; limit due to minimum period restriction (tmin)                ;
; 716.33 MHz  ; 437.64 MHz      ; counter10:c0|overflow    ; limit due to minimum period restriction (tmin)                ;
; 729.39 MHz  ; 437.64 MHz      ; counter2p16:dev|overflow ; limit due to minimum period restriction (tmin)                ;
; 729.93 MHz  ; 437.64 MHz      ; counter10:c1|overflow    ; limit due to minimum period restriction (tmin)                ;
; 1254.71 MHz ; 437.64 MHz      ; start_stop_RMch          ; limit due to minimum period restriction (tmin)                ;
+-------------+-----------------+--------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------+
; Slow 1200mV 100C Model Setup Summary              ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; counter4:dev2|overflow   ; -2.088 ; -15.243       ;
; clock                    ; -1.734 ; -21.093       ;
; counter10:c2|overflow    ; -0.426 ; -1.254        ;
; counter10:c0|overflow    ; -0.396 ; -1.276        ;
; counter2p16:dev|overflow ; -0.371 ; -1.247        ;
; counter10:c1|overflow    ; -0.370 ; -1.175        ;
; start_stop_RMch          ; 0.203  ; 0.000         ;
+--------------------------+--------+---------------+


+--------------------------------------------------+
; Slow 1200mV 100C Model Hold Summary              ;
+--------------------------+-------+---------------+
; Clock                    ; Slack ; End Point TNS ;
+--------------------------+-------+---------------+
; counter10:c1|overflow    ; 0.414 ; 0.000         ;
; counter10:c2|overflow    ; 0.414 ; 0.000         ;
; counter2p16:dev|overflow ; 0.414 ; 0.000         ;
; counter10:c0|overflow    ; 0.415 ; 0.000         ;
; counter4:dev2|overflow   ; 0.415 ; 0.000         ;
; clock                    ; 0.419 ; 0.000         ;
; start_stop_RMch          ; 0.449 ; 0.000         ;
+--------------------------+-------+---------------+


-------------------------------------------
; Slow 1200mV 100C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV 100C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width Summary ;
+--------------------------+--------+----------------+
; Clock                    ; Slack  ; End Point TNS  ;
+--------------------------+--------+----------------+
; clock                    ; -3.000 ; -26.130        ;
; counter4:dev2|overflow   ; -1.285 ; -16.705        ;
; counter2p16:dev|overflow ; -1.285 ; -7.710         ;
; counter10:c0|overflow    ; -1.285 ; -6.425         ;
; counter10:c1|overflow    ; -1.285 ; -6.425         ;
; counter10:c2|overflow    ; -1.285 ; -6.425         ;
; start_stop_RMch          ; -1.285 ; -1.285         ;
+--------------------------+--------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'counter4:dev2|overflow'                                                                                                             ;
+--------+----------------------------------------+---------------------+--------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node             ; Launch Clock             ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+---------------------+--------------------------+------------------------+--------------+------------+------------+
; -2.088 ; counter10:c0|count[3]                  ; LED4set:gath|LED[4] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.867     ; 2.219      ;
; -2.068 ; counter10:c0|count[3]                  ; LED4set:gath|LED[1] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.867     ; 2.199      ;
; -2.055 ; counter10:c0|count[3]                  ; LED4set:gath|LED[7] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.867     ; 2.186      ;
; -2.049 ; counter10:c0|count[0]                  ; LED4set:gath|LED[4] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.867     ; 2.180      ;
; -2.046 ; counter10:c0|count[1]                  ; LED4set:gath|LED[3] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.867     ; 2.177      ;
; -2.025 ; counter10:c0|count[3]                  ; LED4set:gath|LED[3] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.867     ; 2.156      ;
; -1.947 ; counter10:c0|count[0]                  ; LED4set:gath|LED[7] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.867     ; 2.078      ;
; -1.942 ; counter10:c0|count[0]                  ; LED4set:gath|LED[1] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.867     ; 2.073      ;
; -1.890 ; counter10:c0|count[2]                  ; LED4set:gath|LED[2] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.857     ; 2.031      ;
; -1.883 ; counter10:c0|count[1]                  ; LED4set:gath|LED[1] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.867     ; 2.014      ;
; -1.880 ; counter10:c0|count[1]                  ; LED4set:gath|LED[4] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.867     ; 2.011      ;
; -1.857 ; counter10:c0|count[2]                  ; LED4set:gath|LED[5] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.857     ; 1.998      ;
; -1.834 ; counter10:c0|count[1]                  ; LED4set:gath|LED[7] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.867     ; 1.965      ;
; -1.792 ; counter10:c0|count[0]                  ; LED4set:gath|LED[3] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.867     ; 1.923      ;
; -1.776 ; counter10:c0|count[1]                  ; LED4set:gath|LED[2] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.857     ; 1.917      ;
; -1.759 ; counter10:c0|count[3]                  ; LED4set:gath|LED[6] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.857     ; 1.900      ;
; -1.741 ; counter10:c0|count[1]                  ; LED4set:gath|LED[5] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.857     ; 1.882      ;
; -1.728 ; counter10:c0|count[2]                  ; LED4set:gath|LED[4] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.867     ; 1.859      ;
; -1.728 ; counter10:c0|count[2]                  ; LED4set:gath|LED[6] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.857     ; 1.869      ;
; -1.701 ; counter10:c0|count[2]                  ; LED4set:gath|LED[1] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.867     ; 1.832      ;
; -1.698 ; counter10:c0|count[2]                  ; LED4set:gath|LED[7] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.867     ; 1.829      ;
; -1.683 ; counter10:c0|count[2]                  ; LED4set:gath|LED[3] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.867     ; 1.814      ;
; -1.577 ; counter10:c0|count[1]                  ; LED4set:gath|LED[6] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.857     ; 1.718      ;
; -1.571 ; counter10:c0|count[3]                  ; LED4set:gath|LED[5] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.857     ; 1.712      ;
; -1.571 ; counter10:c0|count[0]                  ; LED4set:gath|LED[2] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.857     ; 1.712      ;
; -1.544 ; counter10:c0|count[0]                  ; LED4set:gath|LED[6] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.857     ; 1.685      ;
; -1.540 ; counter10:c0|count[0]                  ; LED4set:gath|LED[5] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.857     ; 1.681      ;
; -1.528 ; counter10:c0|count[3]                  ; LED4set:gath|LED[2] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.857     ; 1.669      ;
; -1.501 ; counter10:c1|count[0]                  ; LED4set:gath|LED[7] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.316      ; 2.815      ;
; -1.461 ; counter10:c2|count[3]                  ; LED4set:gath|LED[1] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.325      ; 2.784      ;
; -1.405 ; counter10:c1|count[2]                  ; LED4set:gath|LED[7] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.316      ; 2.719      ;
; -1.232 ; counter10:c2|count[0]                  ; LED4set:gath|LED[1] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.325      ; 2.555      ;
; -1.224 ; counter10:c1|count[1]                  ; LED4set:gath|LED[5] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.326      ; 2.548      ;
; -1.214 ; counter10:c1|count[1]                  ; LED4set:gath|LED[3] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.316      ; 2.528      ;
; -1.214 ; counter10:c1|count[2]                  ; LED4set:gath|LED[5] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.326      ; 2.538      ;
; -1.187 ; counter10:c2|count[3]                  ; LED4set:gath|LED[4] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.325      ; 2.510      ;
; -1.173 ; counter10:c2|count[0]                  ; LED4set:gath|LED[6] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.335      ; 2.506      ;
; -1.166 ; counter10:c2|count[3]                  ; LED4set:gath|LED[3] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.325      ; 2.489      ;
; -1.158 ; counter10:c1|count[1]                  ; LED4set:gath|LED[7] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.316      ; 2.472      ;
; -1.152 ; counter10:c2|count[2]                  ; LED4set:gath|LED[1] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.325      ; 2.475      ;
; -1.150 ; counter10:c2|count[3]                  ; LED4set:gath|LED[7] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.325      ; 2.473      ;
; -1.129 ; counter10:c1|count[0]                  ; LED4set:gath|LED[6] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.326      ; 2.453      ;
; -1.110 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|LED[6] ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 1.000        ; -0.082     ; 2.026      ;
; -1.103 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|LED[2] ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 1.000        ; -0.082     ; 2.019      ;
; -1.087 ; counter10:c2|count[1]                  ; LED4set:gath|LED[6] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.335      ; 2.420      ;
; -1.083 ; counter10:c1|count[2]                  ; LED4set:gath|LED[3] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.316      ; 2.397      ;
; -1.077 ; counter10:c2|count[1]                  ; LED4set:gath|LED[3] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.325      ; 2.400      ;
; -1.072 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|LED[5] ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 1.000        ; -0.082     ; 1.988      ;
; -1.064 ; counter10:c1|count[3]                  ; LED4set:gath|LED[1] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.316      ; 2.378      ;
; -1.058 ; counter10:c2|count[2]                  ; LED4set:gath|LED[2] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.335      ; 2.391      ;
; -1.056 ; counter10:c1|count[1]                  ; LED4set:gath|LED[1] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.316      ; 2.370      ;
; -1.049 ; counter10:c2|count[1]                  ; LED4set:gath|LED[7] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.325      ; 2.372      ;
; -1.049 ; counter10:c1|count[3]                  ; LED4set:gath|LED[2] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.326      ; 2.373      ;
; -1.049 ; counter10:c1|count[3]                  ; LED4set:gath|LED[7] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.316      ; 2.363      ;
; -1.042 ; counter10:c1|count[3]                  ; LED4set:gath|LED[4] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.316      ; 2.356      ;
; -1.035 ; counter10:c2|count[1]                  ; LED4set:gath|LED[2] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.335      ; 2.368      ;
; -1.029 ; counter10:c2|count[2]                  ; LED4set:gath|LED[5] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.335      ; 2.362      ;
; -1.027 ; counter10:c1|count[1]                  ; LED4set:gath|LED[4] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.316      ; 2.341      ;
; -1.024 ; counter10:c2|count[1]                  ; LED4set:gath|LED[1] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.325      ; 2.347      ;
; -1.011 ; counter10:c1|count[1]                  ; LED4set:gath|LED[2] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.326      ; 2.335      ;
; -1.006 ; counter10:c2|count[0]                  ; LED4set:gath|LED[4] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.325      ; 2.329      ;
; -1.004 ; counter10:c2|count[1]                  ; LED4set:gath|LED[5] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.335      ; 2.337      ;
; -0.997 ; counter10:c1|count[1]                  ; LED4set:gath|LED[6] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.326      ; 2.321      ;
; -0.965 ; counter10:c2|count[0]                  ; LED4set:gath|LED[7] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.325      ; 2.288      ;
; -0.959 ; counter10:c2|count[0]                  ; LED4set:gath|LED[2] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.335      ; 2.292      ;
; -0.951 ; counter10:c1|count[0]                  ; LED4set:gath|LED[5] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.326      ; 2.275      ;
; -0.946 ; counter10:c2|count[0]                  ; LED4set:gath|LED[3] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.325      ; 2.269      ;
; -0.938 ; counter10:c2|count[3]                  ; LED4set:gath|LED[5] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.335      ; 2.271      ;
; -0.935 ; counter10:c3|count[0]                  ; LED4set:gath|LED[1] ; counter10:c2|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.602      ; 2.535      ;
; -0.907 ; counter10:c1|count[3]                  ; LED4set:gath|LED[6] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.326      ; 2.231      ;
; -0.901 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|LED[4] ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 1.000        ; -0.073     ; 1.826      ;
; -0.897 ; counter10:c3|count[3]                  ; LED4set:gath|LED[5] ; counter10:c2|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.612      ; 2.507      ;
; -0.894 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|LED[7] ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 1.000        ; -0.073     ; 1.819      ;
; -0.893 ; counter10:c3|count[1]                  ; LED4set:gath|LED[1] ; counter10:c2|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.602      ; 2.493      ;
; -0.888 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|LED[6] ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 1.000        ; -0.082     ; 1.804      ;
; -0.887 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|LED[2] ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 1.000        ; -0.082     ; 1.803      ;
; -0.884 ; counter10:c1|count[2]                  ; LED4set:gath|LED[2] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.326      ; 2.208      ;
; -0.879 ; counter10:c1|count[0]                  ; LED4set:gath|LED[3] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.316      ; 2.193      ;
; -0.872 ; counter10:c3|count[1]                  ; LED4set:gath|LED[5] ; counter10:c2|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.612      ; 2.482      ;
; -0.869 ; counter10:c2|count[2]                  ; LED4set:gath|LED[6] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.335      ; 2.202      ;
; -0.862 ; counter10:c2|count[2]                  ; LED4set:gath|LED[4] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.325      ; 2.185      ;
; -0.857 ; counter10:c1|count[3]                  ; LED4set:gath|LED[5] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.326      ; 2.181      ;
; -0.831 ; counter10:c1|count[0]                  ; LED4set:gath|LED[4] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.316      ; 2.145      ;
; -0.822 ; counter10:c2|count[2]                  ; LED4set:gath|LED[7] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.325      ; 2.145      ;
; -0.818 ; counter10:c2|count[2]                  ; LED4set:gath|LED[3] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.325      ; 2.141      ;
; -0.799 ; counter10:c3|count[0]                  ; LED4set:gath|LED[6] ; counter10:c2|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.612      ; 2.409      ;
; -0.796 ; counter10:c1|count[0]                  ; LED4set:gath|LED[1] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.316      ; 2.110      ;
; -0.782 ; counter10:c1|count[0]                  ; LED4set:gath|LED[2] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.326      ; 2.106      ;
; -0.768 ; counter10:c1|count[3]                  ; LED4set:gath|LED[3] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.316      ; 2.082      ;
; -0.756 ; counter10:c2|count[1]                  ; LED4set:gath|LED[4] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.325      ; 2.079      ;
; -0.753 ; counter10:c1|count[2]                  ; LED4set:gath|LED[1] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.316      ; 2.067      ;
; -0.752 ; counter10:c1|count[2]                  ; LED4set:gath|LED[4] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.316      ; 2.066      ;
; -0.718 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|LED[1] ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 1.000        ; -0.073     ; 1.643      ;
; -0.717 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|LED[7] ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 1.000        ; -0.073     ; 1.642      ;
; -0.717 ; counter10:c3|count[1]                  ; LED4set:gath|LED[6] ; counter10:c2|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.612      ; 2.327      ;
; -0.711 ; counter10:c3|count[2]                  ; LED4set:gath|LED[5] ; counter10:c2|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.612      ; 2.321      ;
; -0.709 ; counter10:c1|count[2]                  ; LED4set:gath|LED[6] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.326      ; 2.033      ;
; -0.707 ; counter10:c3|count[3]                  ; LED4set:gath|LED[2] ; counter10:c2|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.612      ; 2.317      ;
; -0.707 ; counter10:c3|count[1]                  ; LED4set:gath|LED[3] ; counter10:c2|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.602      ; 2.307      ;
; -0.698 ; counter10:c2|count[3]                  ; LED4set:gath|LED[6] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.335      ; 2.031      ;
+--------+----------------------------------------+---------------------+--------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'clock'                                                                                                ;
+--------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; -1.734 ; counter4:dev2|count[0]    ; counter2p16:dev|count[14] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.659      ;
; -1.734 ; counter4:dev2|count[0]    ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.659      ;
; -1.650 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.575      ;
; -1.628 ; counter2p16:dev|count[4]  ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.075     ; 2.551      ;
; -1.600 ; counter4:dev2|count[0]    ; counter2p16:dev|count[12] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.525      ;
; -1.600 ; counter4:dev2|count[0]    ; counter2p16:dev|count[13] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.525      ;
; -1.555 ; counter4:dev2|count[1]    ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.480      ;
; -1.529 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.454      ;
; -1.526 ; counter4:dev2|count[1]    ; counter2p16:dev|count[14] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.451      ;
; -1.524 ; counter2p16:dev|count[15] ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.075     ; 2.447      ;
; -1.517 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.442      ;
; -1.516 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.441      ;
; -1.507 ; counter2p16:dev|count[6]  ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.075     ; 2.430      ;
; -1.500 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.425      ;
; -1.472 ; counter2p16:dev|count[13] ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.075     ; 2.395      ;
; -1.466 ; counter4:dev2|count[0]    ; counter2p16:dev|count[10] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.391      ;
; -1.466 ; counter4:dev2|count[0]    ; counter2p16:dev|count[11] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.391      ;
; -1.461 ; counter2p16:dev|count[12] ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.075     ; 2.384      ;
; -1.454 ; counter2p16:dev|count[5]  ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.075     ; 2.377      ;
; -1.428 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.353      ;
; -1.421 ; counter4:dev2|count[1]    ; counter2p16:dev|count[13] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.346      ;
; -1.395 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.320      ;
; -1.392 ; counter4:dev2|count[1]    ; counter2p16:dev|count[12] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.317      ;
; -1.387 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.312      ;
; -1.383 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.308      ;
; -1.382 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.307      ;
; -1.379 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.304      ;
; -1.367 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.292      ;
; -1.366 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.291      ;
; -1.354 ; counter2p16:dev|count[11] ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.075     ; 2.277      ;
; -1.332 ; counter4:dev2|count[0]    ; counter2p16:dev|count[8]  ; clock        ; clock       ; 1.000        ; -0.073     ; 2.257      ;
; -1.332 ; counter4:dev2|count[0]    ; counter2p16:dev|count[9]  ; clock        ; clock       ; 1.000        ; -0.073     ; 2.257      ;
; -1.312 ; counter2p16:dev|count[8]  ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.075     ; 2.235      ;
; -1.296 ; counter2p16:dev|count[10] ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.075     ; 2.219      ;
; -1.295 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.220      ;
; -1.294 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.219      ;
; -1.287 ; counter4:dev2|count[1]    ; counter2p16:dev|count[11] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.212      ;
; -1.261 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.186      ;
; -1.258 ; counter4:dev2|count[1]    ; counter2p16:dev|count[10] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.183      ;
; -1.253 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.178      ;
; -1.253 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.178      ;
; -1.251 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.176      ;
; -1.249 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.174      ;
; -1.248 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 1.000        ; -0.073     ; 2.173      ;
; -1.245 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.170      ;
; -1.233 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.158      ;
; -1.232 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.157      ;
; -1.198 ; counter4:dev2|count[0]    ; counter2p16:dev|count[6]  ; clock        ; clock       ; 1.000        ; -0.073     ; 2.123      ;
; -1.198 ; counter4:dev2|count[0]    ; counter2p16:dev|count[7]  ; clock        ; clock       ; 1.000        ; -0.073     ; 2.123      ;
; -1.189 ; counter4:dev2|count[0]    ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.075     ; 2.112      ;
; -1.185 ; counter2p16:dev|count[14] ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.075     ; 2.108      ;
; -1.161 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.086      ;
; -1.160 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.085      ;
; -1.156 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.081      ;
; -1.153 ; counter4:dev2|count[1]    ; counter2p16:dev|count[9]  ; clock        ; clock       ; 1.000        ; -0.073     ; 2.078      ;
; -1.143 ; counter2p16:dev|count[7]  ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.075     ; 2.066      ;
; -1.142 ; counter2p16:dev|count[2]  ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.075     ; 2.065      ;
; -1.127 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 1.000        ; -0.073     ; 2.052      ;
; -1.126 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.051      ;
; -1.124 ; counter4:dev2|count[1]    ; counter2p16:dev|count[8]  ; clock        ; clock       ; 1.000        ; -0.073     ; 2.049      ;
; -1.119 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.044      ;
; -1.119 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.044      ;
; -1.117 ; counter2p16:dev|count[10] ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.042      ;
; -1.117 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.042      ;
; -1.115 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 1.000        ; -0.073     ; 2.040      ;
; -1.114 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[7]  ; clock        ; clock       ; 1.000        ; -0.073     ; 2.039      ;
; -1.111 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.036      ;
; -1.101 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.026      ;
; -1.099 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.024      ;
; -1.098 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 1.000        ; -0.073     ; 2.023      ;
; -1.064 ; counter4:dev2|count[0]    ; counter2p16:dev|count[4]  ; clock        ; clock       ; 1.000        ; -0.073     ; 1.989      ;
; -1.064 ; counter4:dev2|count[0]    ; counter2p16:dev|count[5]  ; clock        ; clock       ; 1.000        ; -0.073     ; 1.989      ;
; -1.033 ; counter2p16:dev|count[3]  ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.075     ; 1.956      ;
; -1.027 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 1.000        ; -0.073     ; 1.952      ;
; -1.026 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 1.000        ; -0.073     ; 1.951      ;
; -1.023 ; counter2p16:dev|count[9]  ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.073     ; 1.948      ;
; -1.022 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 1.000        ; -0.073     ; 1.947      ;
; -1.019 ; counter4:dev2|count[1]    ; counter2p16:dev|count[7]  ; clock        ; clock       ; 1.000        ; -0.073     ; 1.944      ;
; -0.995 ; counter2p16:dev|count[9]  ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.075     ; 1.918      ;
; -0.993 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[7]  ; clock        ; clock       ; 1.000        ; -0.073     ; 1.918      ;
; -0.992 ; counter2p16:dev|count[9]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 1.000        ; -0.073     ; 1.917      ;
; -0.992 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 1.000        ; -0.073     ; 1.917      ;
; -0.990 ; counter4:dev2|count[1]    ; counter2p16:dev|count[6]  ; clock        ; clock       ; 1.000        ; -0.073     ; 1.915      ;
; -0.985 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 1.000        ; -0.073     ; 1.910      ;
; -0.985 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 1.000        ; -0.073     ; 1.910      ;
; -0.983 ; counter2p16:dev|count[10] ; counter2p16:dev|count[13] ; clock        ; clock       ; 1.000        ; -0.073     ; 1.908      ;
; -0.983 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 1.000        ; -0.073     ; 1.908      ;
; -0.982 ; counter2p16:dev|count[12] ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.073     ; 1.907      ;
; -0.981 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[7]  ; clock        ; clock       ; 1.000        ; -0.073     ; 1.906      ;
; -0.980 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[5]  ; clock        ; clock       ; 1.000        ; -0.073     ; 1.905      ;
; -0.977 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 1.000        ; -0.073     ; 1.902      ;
; -0.967 ; counter2p16:dev|count[10] ; counter2p16:dev|count[14] ; clock        ; clock       ; 1.000        ; -0.073     ; 1.892      ;
; -0.967 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 1.000        ; -0.073     ; 1.892      ;
; -0.965 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 1.000        ; -0.073     ; 1.890      ;
; -0.964 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[6]  ; clock        ; clock       ; 1.000        ; -0.073     ; 1.889      ;
; -0.930 ; counter4:dev2|count[0]    ; counter2p16:dev|count[2]  ; clock        ; clock       ; 1.000        ; -0.073     ; 1.855      ;
; -0.930 ; counter4:dev2|count[0]    ; counter2p16:dev|count[3]  ; clock        ; clock       ; 1.000        ; -0.073     ; 1.855      ;
; -0.909 ; counter4:dev2|count[1]    ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.075     ; 1.832      ;
; -0.894 ; counter2p16:dev|count[11] ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.073     ; 1.819      ;
; -0.893 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 1.000        ; -0.073     ; 1.818      ;
+--------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'counter10:c2|overflow'                                                                                           ;
+--------+-----------------------+-----------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+-----------------------+-----------------------+--------------+------------+------------+
; -0.426 ; counter10:c3|count[1] ; counter10:c3|count[3] ; counter10:c2|overflow ; counter10:c2|overflow ; 1.000        ; -0.074     ; 1.350      ;
; -0.293 ; counter10:c3|count[1] ; counter10:c3|count[2] ; counter10:c2|overflow ; counter10:c2|overflow ; 1.000        ; -0.074     ; 1.217      ;
; -0.291 ; counter10:c3|count[1] ; counter10:c3|overflow ; counter10:c2|overflow ; counter10:c2|overflow ; 1.000        ; -0.074     ; 1.215      ;
; -0.259 ; counter10:c3|count[0] ; counter10:c3|count[3] ; counter10:c2|overflow ; counter10:c2|overflow ; 1.000        ; -0.074     ; 1.183      ;
; -0.244 ; counter10:c3|count[3] ; counter10:c3|count[1] ; counter10:c2|overflow ; counter10:c2|overflow ; 1.000        ; -0.074     ; 1.168      ;
; -0.240 ; counter10:c3|count[2] ; counter10:c3|count[1] ; counter10:c2|overflow ; counter10:c2|overflow ; 1.000        ; -0.074     ; 1.164      ;
; -0.238 ; counter10:c3|count[3] ; counter10:c3|overflow ; counter10:c2|overflow ; counter10:c2|overflow ; 1.000        ; -0.074     ; 1.162      ;
; -0.140 ; counter10:c3|count[2] ; counter10:c3|count[3] ; counter10:c2|overflow ; counter10:c2|overflow ; 1.000        ; -0.074     ; 1.064      ;
; -0.098 ; counter10:c3|count[0] ; counter10:c3|count[1] ; counter10:c2|overflow ; counter10:c2|overflow ; 1.000        ; -0.074     ; 1.022      ;
; -0.095 ; counter10:c3|count[0] ; counter10:c3|overflow ; counter10:c2|overflow ; counter10:c2|overflow ; 1.000        ; -0.074     ; 1.019      ;
; -0.094 ; counter10:c3|count[0] ; counter10:c3|count[2] ; counter10:c2|overflow ; counter10:c2|overflow ; 1.000        ; -0.074     ; 1.018      ;
; -0.087 ; counter10:c3|count[2] ; counter10:c3|overflow ; counter10:c2|overflow ; counter10:c2|overflow ; 1.000        ; -0.074     ; 1.011      ;
; 0.152  ; counter10:c3|count[0] ; counter10:c3|count[0] ; counter10:c2|overflow ; counter10:c2|overflow ; 1.000        ; -0.074     ; 0.772      ;
; 0.152  ; counter10:c3|count[3] ; counter10:c3|count[3] ; counter10:c2|overflow ; counter10:c2|overflow ; 1.000        ; -0.074     ; 0.772      ;
; 0.152  ; counter10:c3|count[2] ; counter10:c3|count[2] ; counter10:c2|overflow ; counter10:c2|overflow ; 1.000        ; -0.074     ; 0.772      ;
; 0.152  ; counter10:c3|count[1] ; counter10:c3|count[1] ; counter10:c2|overflow ; counter10:c2|overflow ; 1.000        ; -0.074     ; 0.772      ;
+--------+-----------------------+-----------------------+-----------------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'counter10:c0|overflow'                                                                                           ;
+--------+-----------------------+-----------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+-----------------------+-----------------------+--------------+------------+------------+
; -0.396 ; counter10:c1|count[1] ; counter10:c1|count[3] ; counter10:c0|overflow ; counter10:c0|overflow ; 1.000        ; -0.073     ; 1.321      ;
; -0.340 ; counter10:c1|count[1] ; counter10:c1|overflow ; counter10:c0|overflow ; counter10:c0|overflow ; 1.000        ; -0.073     ; 1.265      ;
; -0.286 ; counter10:c1|count[2] ; counter10:c1|count[1] ; counter10:c0|overflow ; counter10:c0|overflow ; 1.000        ; -0.073     ; 1.211      ;
; -0.262 ; counter10:c1|count[0] ; counter10:c1|count[3] ; counter10:c0|overflow ; counter10:c0|overflow ; 1.000        ; -0.073     ; 1.187      ;
; -0.258 ; counter10:c1|count[2] ; counter10:c1|overflow ; counter10:c0|overflow ; counter10:c0|overflow ; 1.000        ; -0.073     ; 1.183      ;
; -0.254 ; counter10:c1|count[1] ; counter10:c1|count[2] ; counter10:c0|overflow ; counter10:c0|overflow ; 1.000        ; -0.073     ; 1.179      ;
; -0.234 ; counter10:c1|count[3] ; counter10:c1|count[1] ; counter10:c0|overflow ; counter10:c0|overflow ; 1.000        ; -0.073     ; 1.159      ;
; -0.125 ; counter10:c1|count[0] ; counter10:c1|overflow ; counter10:c0|overflow ; counter10:c0|overflow ; 1.000        ; -0.073     ; 1.050      ;
; -0.106 ; counter10:c1|count[0] ; counter10:c1|count[2] ; counter10:c0|overflow ; counter10:c0|overflow ; 1.000        ; -0.073     ; 1.031      ;
; -0.101 ; counter10:c1|count[0] ; counter10:c1|count[1] ; counter10:c0|overflow ; counter10:c0|overflow ; 1.000        ; -0.073     ; 1.026      ;
; -0.005 ; counter10:c1|count[2] ; counter10:c1|count[3] ; counter10:c0|overflow ; counter10:c0|overflow ; 1.000        ; -0.073     ; 0.930      ;
; 0.019  ; counter10:c1|count[3] ; counter10:c1|overflow ; counter10:c0|overflow ; counter10:c0|overflow ; 1.000        ; -0.073     ; 0.906      ;
; 0.153  ; counter10:c1|count[0] ; counter10:c1|count[0] ; counter10:c0|overflow ; counter10:c0|overflow ; 1.000        ; -0.073     ; 0.772      ;
; 0.153  ; counter10:c1|count[3] ; counter10:c1|count[3] ; counter10:c0|overflow ; counter10:c0|overflow ; 1.000        ; -0.073     ; 0.772      ;
; 0.153  ; counter10:c1|count[1] ; counter10:c1|count[1] ; counter10:c0|overflow ; counter10:c0|overflow ; 1.000        ; -0.073     ; 0.772      ;
; 0.153  ; counter10:c1|count[2] ; counter10:c1|count[2] ; counter10:c0|overflow ; counter10:c0|overflow ; 1.000        ; -0.073     ; 0.772      ;
+--------+-----------------------+-----------------------+-----------------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'counter2p16:dev|overflow'                                                                                              ;
+--------+-----------------------+-----------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+--------------------------+--------------------------+--------------+------------+------------+
; -0.371 ; counter10:c0|count[1] ; counter10:c0|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.074     ; 1.295      ;
; -0.325 ; counter10:c0|count[2] ; counter10:c0|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.074     ; 1.249      ;
; -0.296 ; counter10:c0|count[1] ; counter10:c0|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.074     ; 1.220      ;
; -0.262 ; counter10:c0|count[0] ; counter10:c0|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.074     ; 1.186      ;
; -0.259 ; counter10:c0|count[1] ; counter10:c0|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.074     ; 1.183      ;
; -0.255 ; counter10:c0|count[3] ; counter10:c0|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.074     ; 1.179      ;
; -0.249 ; counter10:c0|count[2] ; counter10:c0|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.074     ; 1.173      ;
; -0.150 ; counter10:c0|count[3] ; counter10:c0|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.074     ; 1.074      ;
; -0.098 ; counter10:c0|count[0] ; counter10:c0|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.074     ; 1.022      ;
; -0.092 ; counter10:c0|count[0] ; counter10:c0|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.074     ; 1.016      ;
; -0.091 ; counter10:c0|count[0] ; counter10:c0|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.074     ; 1.015      ;
; 0.026  ; counter10:c0|count[2] ; counter10:c0|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.074     ; 0.898      ;
; 0.152  ; counter10:c0|count[0] ; counter10:c0|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.074     ; 0.772      ;
; 0.152  ; counter10:c0|count[3] ; counter10:c0|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.074     ; 0.772      ;
; 0.152  ; counter10:c0|count[2] ; counter10:c0|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.074     ; 0.772      ;
; 0.152  ; counter10:c0|count[1] ; counter10:c0|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.074     ; 0.772      ;
+--------+-----------------------+-----------------------+--------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'counter10:c1|overflow'                                                                                           ;
+--------+-----------------------+-----------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+-----------------------+-----------------------+--------------+------------+------------+
; -0.370 ; counter10:c2|count[1] ; counter10:c2|count[3] ; counter10:c1|overflow ; counter10:c1|overflow ; 1.000        ; -0.074     ; 1.294      ;
; -0.289 ; counter10:c2|count[1] ; counter10:c2|count[2] ; counter10:c1|overflow ; counter10:c1|overflow ; 1.000        ; -0.074     ; 1.213      ;
; -0.260 ; counter10:c2|count[2] ; counter10:c2|count[1] ; counter10:c1|overflow ; counter10:c1|overflow ; 1.000        ; -0.074     ; 1.184      ;
; -0.256 ; counter10:c2|count[0] ; counter10:c2|overflow ; counter10:c1|overflow ; counter10:c1|overflow ; 1.000        ; -0.074     ; 1.180      ;
; -0.255 ; counter10:c2|count[1] ; counter10:c2|overflow ; counter10:c1|overflow ; counter10:c1|overflow ; 1.000        ; -0.074     ; 1.179      ;
; -0.254 ; counter10:c2|count[0] ; counter10:c2|count[3] ; counter10:c1|overflow ; counter10:c1|overflow ; 1.000        ; -0.074     ; 1.178      ;
; -0.242 ; counter10:c2|count[2] ; counter10:c2|overflow ; counter10:c1|overflow ; counter10:c1|overflow ; 1.000        ; -0.074     ; 1.166      ;
; -0.184 ; counter10:c2|count[3] ; counter10:c2|count[1] ; counter10:c1|overflow ; counter10:c1|overflow ; 1.000        ; -0.074     ; 1.108      ;
; -0.070 ; counter10:c2|count[2] ; counter10:c2|count[3] ; counter10:c1|overflow ; counter10:c1|overflow ; 1.000        ; -0.074     ; 0.994      ;
; 0.034  ; counter10:c2|count[0] ; counter10:c2|count[1] ; counter10:c1|overflow ; counter10:c1|overflow ; 1.000        ; -0.074     ; 0.890      ;
; 0.039  ; counter10:c2|count[0] ; counter10:c2|count[2] ; counter10:c1|overflow ; counter10:c1|overflow ; 1.000        ; -0.074     ; 0.885      ;
; 0.067  ; counter10:c2|count[3] ; counter10:c2|overflow ; counter10:c1|overflow ; counter10:c1|overflow ; 1.000        ; -0.074     ; 0.857      ;
; 0.152  ; counter10:c2|count[0] ; counter10:c2|count[0] ; counter10:c1|overflow ; counter10:c1|overflow ; 1.000        ; -0.074     ; 0.772      ;
; 0.152  ; counter10:c2|count[3] ; counter10:c2|count[3] ; counter10:c1|overflow ; counter10:c1|overflow ; 1.000        ; -0.074     ; 0.772      ;
; 0.152  ; counter10:c2|count[2] ; counter10:c2|count[2] ; counter10:c1|overflow ; counter10:c1|overflow ; 1.000        ; -0.074     ; 0.772      ;
; 0.152  ; counter10:c2|count[1] ; counter10:c2|count[1] ; counter10:c1|overflow ; counter10:c1|overflow ; 1.000        ; -0.074     ; 0.772      ;
+--------+-----------------------+-----------------------+-----------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'start_stop_RMch'                                                          ;
+-------+-----------+---------+-----------------+-----------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+-----------------+-----------------+--------------+------------+------------+
; 0.203 ; run       ; run     ; start_stop_RMch ; start_stop_RMch ; 1.000        ; -0.043     ; 0.772      ;
+-------+-----------+---------+-----------------+-----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'counter10:c1|overflow'                                                                                           ;
+-------+-----------------------+-----------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.414 ; counter10:c2|count[1] ; counter10:c2|count[1] ; counter10:c1|overflow ; counter10:c1|overflow ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; counter10:c2|count[2] ; counter10:c2|count[2] ; counter10:c1|overflow ; counter10:c1|overflow ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; counter10:c2|count[3] ; counter10:c2|count[3] ; counter10:c1|overflow ; counter10:c1|overflow ; 0.000        ; 0.074      ; 0.674      ;
; 0.418 ; counter10:c2|count[0] ; counter10:c2|count[0] ; counter10:c1|overflow ; counter10:c1|overflow ; 0.000        ; 0.074      ; 0.678      ;
; 0.482 ; counter10:c2|count[3] ; counter10:c2|overflow ; counter10:c1|overflow ; counter10:c1|overflow ; 0.000        ; 0.074      ; 0.742      ;
; 0.486 ; counter10:c2|count[0] ; counter10:c2|count[2] ; counter10:c1|overflow ; counter10:c1|overflow ; 0.000        ; 0.074      ; 0.746      ;
; 0.488 ; counter10:c2|count[0] ; counter10:c2|count[1] ; counter10:c1|overflow ; counter10:c1|overflow ; 0.000        ; 0.074      ; 0.748      ;
; 0.631 ; counter10:c2|count[2] ; counter10:c2|count[3] ; counter10:c1|overflow ; counter10:c1|overflow ; 0.000        ; 0.074      ; 0.891      ;
; 0.709 ; counter10:c2|count[0] ; counter10:c2|count[3] ; counter10:c1|overflow ; counter10:c1|overflow ; 0.000        ; 0.074      ; 0.969      ;
; 0.720 ; counter10:c2|count[2] ; counter10:c2|count[1] ; counter10:c1|overflow ; counter10:c1|overflow ; 0.000        ; 0.074      ; 0.980      ;
; 0.724 ; counter10:c2|count[3] ; counter10:c2|count[1] ; counter10:c1|overflow ; counter10:c1|overflow ; 0.000        ; 0.074      ; 0.984      ;
; 0.730 ; counter10:c2|count[1] ; counter10:c2|count[2] ; counter10:c1|overflow ; counter10:c1|overflow ; 0.000        ; 0.074      ; 0.990      ;
; 0.744 ; counter10:c2|count[2] ; counter10:c2|overflow ; counter10:c1|overflow ; counter10:c1|overflow ; 0.000        ; 0.074      ; 1.004      ;
; 0.758 ; counter10:c2|count[1] ; counter10:c2|overflow ; counter10:c1|overflow ; counter10:c1|overflow ; 0.000        ; 0.074      ; 1.018      ;
; 0.790 ; counter10:c2|count[0] ; counter10:c2|overflow ; counter10:c1|overflow ; counter10:c1|overflow ; 0.000        ; 0.074      ; 1.050      ;
; 0.834 ; counter10:c2|count[1] ; counter10:c2|count[3] ; counter10:c1|overflow ; counter10:c1|overflow ; 0.000        ; 0.074      ; 1.094      ;
+-------+-----------------------+-----------------------+-----------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'counter10:c2|overflow'                                                                                           ;
+-------+-----------------------+-----------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.414 ; counter10:c3|count[1] ; counter10:c3|count[1] ; counter10:c2|overflow ; counter10:c2|overflow ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; counter10:c3|count[2] ; counter10:c3|count[2] ; counter10:c2|overflow ; counter10:c2|overflow ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; counter10:c3|count[3] ; counter10:c3|count[3] ; counter10:c2|overflow ; counter10:c2|overflow ; 0.000        ; 0.074      ; 0.674      ;
; 0.418 ; counter10:c3|count[0] ; counter10:c3|count[0] ; counter10:c2|overflow ; counter10:c2|overflow ; 0.000        ; 0.074      ; 0.678      ;
; 0.621 ; counter10:c3|count[2] ; counter10:c3|overflow ; counter10:c2|overflow ; counter10:c2|overflow ; 0.000        ; 0.074      ; 0.881      ;
; 0.651 ; counter10:c3|count[0] ; counter10:c3|count[2] ; counter10:c2|overflow ; counter10:c2|overflow ; 0.000        ; 0.074      ; 0.911      ;
; 0.654 ; counter10:c3|count[0] ; counter10:c3|count[1] ; counter10:c2|overflow ; counter10:c2|overflow ; 0.000        ; 0.074      ; 0.914      ;
; 0.664 ; counter10:c3|count[0] ; counter10:c3|overflow ; counter10:c2|overflow ; counter10:c2|overflow ; 0.000        ; 0.074      ; 0.924      ;
; 0.680 ; counter10:c3|count[2] ; counter10:c3|count[3] ; counter10:c2|overflow ; counter10:c2|overflow ; 0.000        ; 0.074      ; 0.940      ;
; 0.712 ; counter10:c3|count[0] ; counter10:c3|count[3] ; counter10:c2|overflow ; counter10:c2|overflow ; 0.000        ; 0.074      ; 0.972      ;
; 0.714 ; counter10:c3|count[2] ; counter10:c3|count[1] ; counter10:c2|overflow ; counter10:c2|overflow ; 0.000        ; 0.074      ; 0.974      ;
; 0.733 ; counter10:c3|count[1] ; counter10:c3|count[2] ; counter10:c2|overflow ; counter10:c2|overflow ; 0.000        ; 0.074      ; 0.993      ;
; 0.737 ; counter10:c3|count[3] ; counter10:c3|overflow ; counter10:c2|overflow ; counter10:c2|overflow ; 0.000        ; 0.074      ; 0.997      ;
; 0.751 ; counter10:c3|count[3] ; counter10:c3|count[1] ; counter10:c2|overflow ; counter10:c2|overflow ; 0.000        ; 0.074      ; 1.011      ;
; 0.772 ; counter10:c3|count[1] ; counter10:c3|overflow ; counter10:c2|overflow ; counter10:c2|overflow ; 0.000        ; 0.074      ; 1.032      ;
; 0.875 ; counter10:c3|count[1] ; counter10:c3|count[3] ; counter10:c2|overflow ; counter10:c2|overflow ; 0.000        ; 0.074      ; 1.135      ;
+-------+-----------------------+-----------------------+-----------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'counter2p16:dev|overflow'                                                                                              ;
+-------+-----------------------+-----------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.414 ; counter10:c0|count[1] ; counter10:c0|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; counter10:c0|count[2] ; counter10:c0|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; counter10:c0|count[3] ; counter10:c0|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 0.674      ;
; 0.418 ; counter10:c0|count[0] ; counter10:c0|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 0.678      ;
; 0.494 ; counter10:c0|count[2] ; counter10:c0|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 0.754      ;
; 0.643 ; counter10:c0|count[3] ; counter10:c0|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 0.903      ;
; 0.645 ; counter10:c0|count[0] ; counter10:c0|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 0.905      ;
; 0.651 ; counter10:c0|count[0] ; counter10:c0|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 0.911      ;
; 0.659 ; counter10:c0|count[0] ; counter10:c0|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 0.919      ;
; 0.713 ; counter10:c0|count[0] ; counter10:c0|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 0.973      ;
; 0.719 ; counter10:c0|count[2] ; counter10:c0|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 0.979      ;
; 0.736 ; counter10:c0|count[1] ; counter10:c0|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 0.996      ;
; 0.760 ; counter10:c0|count[3] ; counter10:c0|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 1.020      ;
; 0.763 ; counter10:c0|count[1] ; counter10:c0|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 1.023      ;
; 0.832 ; counter10:c0|count[1] ; counter10:c0|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 1.092      ;
; 0.876 ; counter10:c0|count[2] ; counter10:c0|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 1.136      ;
+-------+-----------------------+-----------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'counter10:c0|overflow'                                                                                           ;
+-------+-----------------------+-----------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.415 ; counter10:c1|count[1] ; counter10:c1|count[1] ; counter10:c0|overflow ; counter10:c0|overflow ; 0.000        ; 0.073      ; 0.674      ;
; 0.415 ; counter10:c1|count[2] ; counter10:c1|count[2] ; counter10:c0|overflow ; counter10:c0|overflow ; 0.000        ; 0.073      ; 0.674      ;
; 0.415 ; counter10:c1|count[3] ; counter10:c1|count[3] ; counter10:c0|overflow ; counter10:c0|overflow ; 0.000        ; 0.073      ; 0.674      ;
; 0.419 ; counter10:c1|count[0] ; counter10:c1|count[0] ; counter10:c0|overflow ; counter10:c0|overflow ; 0.000        ; 0.073      ; 0.678      ;
; 0.513 ; counter10:c1|count[3] ; counter10:c1|overflow ; counter10:c0|overflow ; counter10:c0|overflow ; 0.000        ; 0.073      ; 0.772      ;
; 0.519 ; counter10:c1|count[2] ; counter10:c1|count[3] ; counter10:c0|overflow ; counter10:c0|overflow ; 0.000        ; 0.073      ; 0.778      ;
; 0.629 ; counter10:c1|count[0] ; counter10:c1|overflow ; counter10:c0|overflow ; counter10:c0|overflow ; 0.000        ; 0.073      ; 0.888      ;
; 0.653 ; counter10:c1|count[0] ; counter10:c1|count[1] ; counter10:c0|overflow ; counter10:c0|overflow ; 0.000        ; 0.073      ; 0.912      ;
; 0.657 ; counter10:c1|count[0] ; counter10:c1|count[2] ; counter10:c0|overflow ; counter10:c0|overflow ; 0.000        ; 0.073      ; 0.916      ;
; 0.710 ; counter10:c1|count[0] ; counter10:c1|count[3] ; counter10:c0|overflow ; counter10:c0|overflow ; 0.000        ; 0.073      ; 0.969      ;
; 0.717 ; counter10:c1|count[1] ; counter10:c1|count[2] ; counter10:c0|overflow ; counter10:c0|overflow ; 0.000        ; 0.073      ; 0.976      ;
; 0.738 ; counter10:c1|count[2] ; counter10:c1|count[1] ; counter10:c0|overflow ; counter10:c0|overflow ; 0.000        ; 0.073      ; 0.997      ;
; 0.753 ; counter10:c1|count[3] ; counter10:c1|count[1] ; counter10:c0|overflow ; counter10:c0|overflow ; 0.000        ; 0.073      ; 1.012      ;
; 0.754 ; counter10:c1|count[2] ; counter10:c1|overflow ; counter10:c0|overflow ; counter10:c0|overflow ; 0.000        ; 0.073      ; 1.013      ;
; 0.861 ; counter10:c1|count[1] ; counter10:c1|count[3] ; counter10:c0|overflow ; counter10:c0|overflow ; 0.000        ; 0.073      ; 1.120      ;
; 0.893 ; counter10:c1|count[1] ; counter10:c1|overflow ; counter10:c0|overflow ; counter10:c0|overflow ; 0.000        ; 0.073      ; 1.152      ;
+-------+-----------------------+-----------------------+-----------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'counter4:dev2|overflow'                                                                                                                              ;
+-------+----------------------------------------+----------------------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.415 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|counter4:counter|count[1] ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.073      ; 0.674      ;
; 0.419 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|counter4:counter|count[0] ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.073      ; 0.678      ;
; 0.529 ; counter10:c3|count[1]                  ; LED4set:gath|LED[7]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.886      ; 1.621      ;
; 0.627 ; counter10:c3|count[2]                  ; LED4set:gath|LED[7]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.886      ; 1.719      ;
; 0.633 ; counter10:c3|count[1]                  ; LED4set:gath|LED[4]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.886      ; 1.725      ;
; 0.691 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|counter4:counter|count[1] ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.073      ; 0.950      ;
; 0.718 ; counter10:c3|count[0]                  ; LED4set:gath|LED[3]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.886      ; 1.810      ;
; 0.723 ; counter10:c3|count[0]                  ; LED4set:gath|LED[7]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.886      ; 1.815      ;
; 0.725 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|selecters[0]              ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.073      ; 0.984      ;
; 0.729 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|selecters[2]              ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.073      ; 0.988      ;
; 0.734 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|selecters[3]              ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.073      ; 0.993      ;
; 0.739 ; counter10:c3|count[3]                  ; LED4set:gath|LED[7]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.886      ; 1.831      ;
; 0.739 ; counter10:c3|count[2]                  ; LED4set:gath|LED[4]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.886      ; 1.831      ;
; 0.740 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|selecters[1]              ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.073      ; 0.999      ;
; 0.776 ; counter10:c3|count[2]                  ; LED4set:gath|LED[3]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.886      ; 1.868      ;
; 0.781 ; counter10:c3|count[3]                  ; LED4set:gath|LED[6]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.897      ; 1.884      ;
; 0.785 ; counter10:c3|count[0]                  ; LED4set:gath|LED[2]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.897      ; 1.888      ;
; 0.792 ; counter10:c3|count[2]                  ; LED4set:gath|LED[6]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.897      ; 1.895      ;
; 0.829 ; counter10:c3|count[2]                  ; LED4set:gath|LED[2]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.897      ; 1.932      ;
; 0.846 ; counter10:c3|count[3]                  ; LED4set:gath|LED[3]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.886      ; 1.938      ;
; 0.849 ; counter10:c3|count[0]                  ; LED4set:gath|LED[4]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.886      ; 1.941      ;
; 0.860 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|selecters[1]              ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.073      ; 1.119      ;
; 0.861 ; counter10:c3|count[1]                  ; LED4set:gath|LED[3]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.886      ; 1.953      ;
; 0.865 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|selecters[0]              ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.073      ; 1.124      ;
; 0.871 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|selecters[2]              ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.073      ; 1.130      ;
; 0.873 ; counter10:c3|count[3]                  ; LED4set:gath|LED[4]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.886      ; 1.965      ;
; 0.874 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|selecters[3]              ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.073      ; 1.133      ;
; 0.899 ; counter10:c3|count[1]                  ; LED4set:gath|LED[6]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.897      ; 2.002      ;
; 0.904 ; counter10:c3|count[3]                  ; LED4set:gath|LED[2]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.897      ; 2.007      ;
; 0.918 ; counter10:c3|count[3]                  ; LED4set:gath|LED[1]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.886      ; 2.010      ;
; 0.920 ; counter10:c3|count[2]                  ; LED4set:gath|LED[1]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.886      ; 2.012      ;
; 0.926 ; counter10:c3|count[1]                  ; LED4set:gath|LED[2]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.897      ; 2.029      ;
; 0.935 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|LED[3]                    ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.073      ; 1.194      ;
; 0.937 ; counter10:c3|count[0]                  ; LED4set:gath|LED[5]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.897      ; 2.040      ;
; 0.948 ; counter10:c2|count[0]                  ; LED4set:gath|LED[5]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.631      ; 1.785      ;
; 0.967 ; counter10:c2|count[3]                  ; LED4set:gath|LED[2]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.631      ; 1.804      ;
; 0.970 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|LED[2]                    ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.103      ; 1.259      ;
; 0.970 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|LED[6]                    ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.103      ; 1.259      ;
; 0.987 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|LED[7]                    ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.073      ; 1.246      ;
; 0.991 ; counter10:c2|count[3]                  ; LED4set:gath|LED[6]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.631      ; 1.828      ;
; 0.994 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|LED[4]                    ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.073      ; 1.253      ;
; 0.997 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|LED[1]                    ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.073      ; 1.256      ;
; 1.003 ; counter10:c3|count[2]                  ; LED4set:gath|LED[5]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.897      ; 2.106      ;
; 1.012 ; counter10:c1|count[2]                  ; LED4set:gath|LED[4]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.610      ; 1.828      ;
; 1.016 ; counter10:c1|count[2]                  ; LED4set:gath|LED[1]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.610      ; 1.832      ;
; 1.020 ; counter10:c2|count[1]                  ; LED4set:gath|LED[4]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.620      ; 1.846      ;
; 1.034 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|LED[3]                    ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.073      ; 1.293      ;
; 1.039 ; counter10:c1|count[2]                  ; LED4set:gath|LED[6]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.621      ; 1.866      ;
; 1.040 ; counter10:c3|count[0]                  ; LED4set:gath|LED[6]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.897      ; 2.143      ;
; 1.041 ; counter10:c3|count[3]                  ; LED4set:gath|LED[5]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.897      ; 2.144      ;
; 1.045 ; counter10:c1|count[3]                  ; LED4set:gath|LED[3]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.610      ; 1.861      ;
; 1.048 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|LED[5]                    ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.103      ; 1.337      ;
; 1.052 ; counter10:c3|count[1]                  ; LED4set:gath|LED[5]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.897      ; 2.155      ;
; 1.070 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|LED[4]                    ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.073      ; 1.329      ;
; 1.074 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|LED[1]                    ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.073      ; 1.333      ;
; 1.078 ; counter10:c3|count[1]                  ; LED4set:gath|LED[1]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.886      ; 2.170      ;
; 1.106 ; counter10:c2|count[2]                  ; LED4set:gath|LED[3]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.620      ; 1.932      ;
; 1.106 ; counter10:c1|count[0]                  ; LED4set:gath|LED[4]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.610      ; 1.922      ;
; 1.108 ; counter10:c2|count[2]                  ; LED4set:gath|LED[7]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.620      ; 1.934      ;
; 1.108 ; counter10:c1|count[3]                  ; LED4set:gath|LED[5]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.621      ; 1.935      ;
; 1.136 ; counter10:c2|count[2]                  ; LED4set:gath|LED[4]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.620      ; 1.962      ;
; 1.138 ; counter10:c1|count[0]                  ; LED4set:gath|LED[1]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.610      ; 1.954      ;
; 1.155 ; counter10:c1|count[0]                  ; LED4set:gath|LED[2]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.621      ; 1.982      ;
; 1.164 ; counter10:c2|count[2]                  ; LED4set:gath|LED[6]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.631      ; 2.001      ;
; 1.174 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|LED[5]                    ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.103      ; 1.463      ;
; 1.180 ; counter10:c1|count[0]                  ; LED4set:gath|LED[3]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.610      ; 1.996      ;
; 1.201 ; counter10:c1|count[2]                  ; LED4set:gath|LED[2]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.621      ; 2.028      ;
; 1.203 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|LED[7]                    ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.073      ; 1.462      ;
; 1.204 ; counter10:c2|count[2]                  ; LED4set:gath|LED[5]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.631      ; 2.041      ;
; 1.217 ; counter10:c1|count[3]                  ; LED4set:gath|LED[1]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.610      ; 2.033      ;
; 1.217 ; counter10:c1|count[3]                  ; LED4set:gath|LED[2]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.621      ; 2.044      ;
; 1.218 ; counter10:c1|count[0]                  ; LED4set:gath|LED[5]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.621      ; 2.045      ;
; 1.219 ; counter10:c2|count[1]                  ; LED4set:gath|LED[5]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.631      ; 2.056      ;
; 1.222 ; counter10:c1|count[1]                  ; LED4set:gath|LED[6]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.621      ; 2.049      ;
; 1.229 ; counter10:c2|count[0]                  ; LED4set:gath|LED[4]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.620      ; 2.055      ;
; 1.230 ; counter10:c1|count[1]                  ; LED4set:gath|LED[4]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.610      ; 2.046      ;
; 1.231 ; counter10:c1|count[1]                  ; LED4set:gath|LED[2]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.621      ; 2.058      ;
; 1.234 ; counter10:c1|count[3]                  ; LED4set:gath|LED[6]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.621      ; 2.061      ;
; 1.235 ; counter10:c2|count[1]                  ; LED4set:gath|LED[3]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.620      ; 2.061      ;
; 1.236 ; counter10:c2|count[1]                  ; LED4set:gath|LED[7]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.620      ; 2.062      ;
; 1.242 ; counter10:c2|count[3]                  ; LED4set:gath|LED[5]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.631      ; 2.079      ;
; 1.245 ; counter10:c1|count[3]                  ; LED4set:gath|LED[4]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.610      ; 2.061      ;
; 1.246 ; counter10:c2|count[2]                  ; LED4set:gath|LED[2]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.631      ; 2.083      ;
; 1.255 ; counter10:c1|count[1]                  ; LED4set:gath|LED[1]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.610      ; 2.071      ;
; 1.258 ; counter10:c2|count[1]                  ; LED4set:gath|LED[6]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.631      ; 2.095      ;
; 1.258 ; counter10:c2|count[0]                  ; LED4set:gath|LED[7]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.620      ; 2.084      ;
; 1.267 ; counter10:c2|count[1]                  ; LED4set:gath|LED[2]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.631      ; 2.104      ;
; 1.271 ; counter10:c2|count[1]                  ; LED4set:gath|LED[1]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.620      ; 2.097      ;
; 1.271 ; counter10:c1|count[3]                  ; LED4set:gath|LED[7]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.610      ; 2.087      ;
; 1.282 ; counter10:c3|count[0]                  ; LED4set:gath|LED[1]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.886      ; 2.374      ;
; 1.294 ; counter10:c1|count[2]                  ; LED4set:gath|LED[3]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.610      ; 2.110      ;
; 1.299 ; counter10:c2|count[0]                  ; LED4set:gath|LED[2]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.631      ; 2.136      ;
; 1.304 ; counter10:c2|count[0]                  ; LED4set:gath|LED[3]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.620      ; 2.130      ;
; 1.372 ; counter10:c1|count[2]                  ; LED4set:gath|LED[5]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.621      ; 2.199      ;
; 1.373 ; counter10:c2|count[3]                  ; LED4set:gath|LED[3]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.620      ; 2.199      ;
; 1.385 ; counter10:c1|count[1]                  ; LED4set:gath|LED[7]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.610      ; 2.201      ;
; 1.391 ; counter10:c1|count[0]                  ; LED4set:gath|LED[6]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.621      ; 2.218      ;
; 1.393 ; counter10:c2|count[2]                  ; LED4set:gath|LED[1]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.620      ; 2.219      ;
; 1.401 ; counter10:c2|count[0]                  ; LED4set:gath|LED[6]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.631      ; 2.238      ;
; 1.410 ; counter10:c2|count[3]                  ; LED4set:gath|LED[4]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.620      ; 2.236      ;
+-------+----------------------------------------+----------------------------------------+------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'clock'                                                                                                ;
+-------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; 0.419 ; counter4:dev2|count[0]    ; counter4:dev2|count[0]    ; clock        ; clock       ; 0.000        ; 0.073      ; 0.678      ;
; 0.670 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[2]  ; clock        ; clock       ; 0.000        ; 0.073      ; 0.929      ;
; 0.670 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[3]  ; clock        ; clock       ; 0.000        ; 0.073      ; 0.929      ;
; 0.671 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[4]  ; clock        ; clock       ; 0.000        ; 0.073      ; 0.930      ;
; 0.671 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[5]  ; clock        ; clock       ; 0.000        ; 0.073      ; 0.930      ;
; 0.671 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 0.000        ; 0.073      ; 0.930      ;
; 0.671 ; counter2p16:dev|count[10] ; counter2p16:dev|count[10] ; clock        ; clock       ; 0.000        ; 0.073      ; 0.930      ;
; 0.671 ; counter2p16:dev|count[11] ; counter2p16:dev|count[11] ; clock        ; clock       ; 0.000        ; 0.073      ; 0.930      ;
; 0.671 ; counter2p16:dev|count[12] ; counter2p16:dev|count[12] ; clock        ; clock       ; 0.000        ; 0.073      ; 0.930      ;
; 0.671 ; counter2p16:dev|count[13] ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.073      ; 0.930      ;
; 0.671 ; counter2p16:dev|count[14] ; counter2p16:dev|count[14] ; clock        ; clock       ; 0.000        ; 0.073      ; 0.930      ;
; 0.672 ; counter2p16:dev|count[15] ; counter2p16:dev|count[15] ; clock        ; clock       ; 0.000        ; 0.073      ; 0.931      ;
; 0.674 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[7]  ; clock        ; clock       ; 0.000        ; 0.073      ; 0.933      ;
; 0.674 ; counter2p16:dev|count[9]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 0.000        ; 0.073      ; 0.933      ;
; 0.686 ; counter4:dev2|count[1]    ; counter4:dev2|count[1]    ; clock        ; clock       ; 0.000        ; 0.073      ; 0.945      ;
; 0.781 ; counter4:dev2|count[0]    ; counter4:dev2|overflow    ; clock        ; clock       ; 0.000        ; 0.072      ; 1.039      ;
; 0.832 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[6]  ; clock        ; clock       ; 0.000        ; 0.073      ; 1.091      ;
; 0.881 ; counter4:dev2|count[1]    ; counter4:dev2|overflow    ; clock        ; clock       ; 0.000        ; 0.072      ; 1.139      ;
; 0.891 ; counter4:dev2|count[0]    ; counter4:dev2|count[1]    ; clock        ; clock       ; 0.000        ; 0.073      ; 1.150      ;
; 0.989 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[3]  ; clock        ; clock       ; 0.000        ; 0.073      ; 1.248      ;
; 0.990 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[5]  ; clock        ; clock       ; 0.000        ; 0.073      ; 1.249      ;
; 0.990 ; counter2p16:dev|count[10] ; counter2p16:dev|count[11] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.249      ;
; 0.990 ; counter2p16:dev|count[12] ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.249      ;
; 0.990 ; counter2p16:dev|count[14] ; counter2p16:dev|count[15] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.249      ;
; 0.990 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 0.000        ; 0.073      ; 1.249      ;
; 1.000 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[4]  ; clock        ; clock       ; 0.000        ; 0.073      ; 1.259      ;
; 1.001 ; counter2p16:dev|count[11] ; counter2p16:dev|count[12] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.260      ;
; 1.001 ; counter2p16:dev|count[13] ; counter2p16:dev|count[14] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.260      ;
; 1.001 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[6]  ; clock        ; clock       ; 0.000        ; 0.073      ; 1.260      ;
; 1.003 ; counter4:dev2|count[1]    ; counter2p16:dev|count[2]  ; clock        ; clock       ; 0.000        ; 0.073      ; 1.262      ;
; 1.004 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[5]  ; clock        ; clock       ; 0.000        ; 0.073      ; 1.263      ;
; 1.005 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[7]  ; clock        ; clock       ; 0.000        ; 0.073      ; 1.264      ;
; 1.005 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 0.000        ; 0.073      ; 1.264      ;
; 1.005 ; counter2p16:dev|count[9]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.264      ;
; 1.005 ; counter2p16:dev|count[11] ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.264      ;
; 1.005 ; counter2p16:dev|count[13] ; counter2p16:dev|count[15] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.264      ;
; 1.007 ; counter4:dev2|count[1]    ; counter2p16:dev|count[3]  ; clock        ; clock       ; 0.000        ; 0.073      ; 1.266      ;
; 1.009 ; counter2p16:dev|count[9]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.268      ;
; 1.009 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 0.000        ; 0.073      ; 1.268      ;
; 1.113 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[4]  ; clock        ; clock       ; 0.000        ; 0.073      ; 1.372      ;
; 1.114 ; counter2p16:dev|count[10] ; counter2p16:dev|count[12] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.373      ;
; 1.114 ; counter2p16:dev|count[12] ; counter2p16:dev|count[14] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.373      ;
; 1.114 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[6]  ; clock        ; clock       ; 0.000        ; 0.073      ; 1.373      ;
; 1.114 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.373      ;
; 1.117 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[5]  ; clock        ; clock       ; 0.000        ; 0.073      ; 1.376      ;
; 1.118 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[7]  ; clock        ; clock       ; 0.000        ; 0.073      ; 1.377      ;
; 1.118 ; counter2p16:dev|count[10] ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.377      ;
; 1.118 ; counter2p16:dev|count[12] ; counter2p16:dev|count[15] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.377      ;
; 1.118 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.377      ;
; 1.128 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[6]  ; clock        ; clock       ; 0.000        ; 0.073      ; 1.387      ;
; 1.129 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 0.000        ; 0.073      ; 1.388      ;
; 1.129 ; counter2p16:dev|count[11] ; counter2p16:dev|count[14] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.388      ;
; 1.131 ; counter4:dev2|count[1]    ; counter2p16:dev|count[4]  ; clock        ; clock       ; 0.000        ; 0.073      ; 1.390      ;
; 1.132 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[7]  ; clock        ; clock       ; 0.000        ; 0.073      ; 1.391      ;
; 1.133 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 0.000        ; 0.073      ; 1.392      ;
; 1.133 ; counter2p16:dev|count[9]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.392      ;
; 1.133 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.392      ;
; 1.133 ; counter2p16:dev|count[11] ; counter2p16:dev|count[15] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.392      ;
; 1.135 ; counter4:dev2|count[1]    ; counter2p16:dev|count[5]  ; clock        ; clock       ; 0.000        ; 0.073      ; 1.394      ;
; 1.137 ; counter2p16:dev|count[9]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.396      ;
; 1.137 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.396      ;
; 1.151 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[7]  ; clock        ; clock       ; 0.000        ; 0.073      ; 1.410      ;
; 1.205 ; counter4:dev2|count[0]    ; counter2p16:dev|count[2]  ; clock        ; clock       ; 0.000        ; 0.073      ; 1.464      ;
; 1.209 ; counter4:dev2|count[0]    ; counter2p16:dev|count[3]  ; clock        ; clock       ; 0.000        ; 0.073      ; 1.468      ;
; 1.241 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[6]  ; clock        ; clock       ; 0.000        ; 0.073      ; 1.500      ;
; 1.242 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 0.000        ; 0.073      ; 1.501      ;
; 1.242 ; counter2p16:dev|count[10] ; counter2p16:dev|count[14] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.501      ;
; 1.242 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.501      ;
; 1.245 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[7]  ; clock        ; clock       ; 0.000        ; 0.073      ; 1.504      ;
; 1.246 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 0.000        ; 0.073      ; 1.505      ;
; 1.246 ; counter2p16:dev|count[10] ; counter2p16:dev|count[15] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.505      ;
; 1.246 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.505      ;
; 1.256 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 0.000        ; 0.073      ; 1.515      ;
; 1.257 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.516      ;
; 1.259 ; counter4:dev2|count[1]    ; counter2p16:dev|count[6]  ; clock        ; clock       ; 0.000        ; 0.073      ; 1.518      ;
; 1.260 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 0.000        ; 0.073      ; 1.519      ;
; 1.261 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.520      ;
; 1.261 ; counter2p16:dev|count[9]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.520      ;
; 1.261 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.520      ;
; 1.263 ; counter4:dev2|count[1]    ; counter2p16:dev|count[7]  ; clock        ; clock       ; 0.000        ; 0.073      ; 1.522      ;
; 1.265 ; counter2p16:dev|count[9]  ; counter2p16:dev|count[15] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.524      ;
; 1.265 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.524      ;
; 1.275 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 0.000        ; 0.073      ; 1.534      ;
; 1.279 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 0.000        ; 0.073      ; 1.538      ;
; 1.333 ; counter4:dev2|count[0]    ; counter2p16:dev|count[4]  ; clock        ; clock       ; 0.000        ; 0.073      ; 1.592      ;
; 1.337 ; counter4:dev2|count[0]    ; counter2p16:dev|count[5]  ; clock        ; clock       ; 0.000        ; 0.073      ; 1.596      ;
; 1.369 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 0.000        ; 0.073      ; 1.628      ;
; 1.370 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.629      ;
; 1.370 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.629      ;
; 1.373 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 0.000        ; 0.073      ; 1.632      ;
; 1.374 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.633      ;
; 1.374 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[15] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.633      ;
; 1.384 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.643      ;
; 1.385 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.644      ;
; 1.387 ; counter4:dev2|count[1]    ; counter2p16:dev|count[8]  ; clock        ; clock       ; 0.000        ; 0.073      ; 1.646      ;
; 1.388 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.647      ;
; 1.389 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.648      ;
; 1.389 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.648      ;
; 1.391 ; counter4:dev2|count[1]    ; counter2p16:dev|count[9]  ; clock        ; clock       ; 0.000        ; 0.073      ; 1.650      ;
; 1.393 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[15] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.652      ;
+-------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'start_stop_RMch'                                                           ;
+-------+-----------+---------+-----------------+-----------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+-----------------+-----------------+--------------+------------+------------+
; 0.449 ; run       ; run     ; start_stop_RMch ; start_stop_RMch ; 0.000        ; 0.043      ; 0.678      ;
+-------+-----------+---------+-----------------+-----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width: 'clock'                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                      ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clock ; Rise       ; clock                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[10]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[11]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[12]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[13]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[14]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[15]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[2]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[3]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[4]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[5]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[6]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[7]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[8]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[9]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|overflow    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter4:dev2|count[0]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter4:dev2|count[1]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter4:dev2|overflow      ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[10]   ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[11]   ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[12]   ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[13]   ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[14]   ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[15]   ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[2]    ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[3]    ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[4]    ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[5]    ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[6]    ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[7]    ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[8]    ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[9]    ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|overflow    ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; counter4:dev2|count[0]      ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; counter4:dev2|count[1]      ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; counter4:dev2|overflow      ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[10]   ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[11]   ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[12]   ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[13]   ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[14]   ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[15]   ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[2]    ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[3]    ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[4]    ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[5]    ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[6]    ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[7]    ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[8]    ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[9]    ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|overflow    ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; clock ; Rise       ; counter4:dev2|count[0]      ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; clock ; Rise       ; counter4:dev2|count[1]      ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; clock ; Rise       ; counter4:dev2|overflow      ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|o               ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~inputclkctrl|inclk[0] ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~inputclkctrl|outclk   ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev2|count[0]|clk           ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev2|count[1]|clk           ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev2|overflow|clk           ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[10]|clk           ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[11]|clk           ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[12]|clk           ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[13]|clk           ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[14]|clk           ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[15]|clk           ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[2]|clk            ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[3]|clk            ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[4]|clk            ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[5]|clk            ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[6]|clk            ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[7]|clk            ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[8]|clk            ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[9]|clk            ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|overflow|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|i               ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev2|count[0]|clk           ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev2|count[1]|clk           ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev2|overflow|clk           ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[10]|clk           ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[11]|clk           ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[12]|clk           ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[13]|clk           ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[14]|clk           ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[15]|clk           ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[2]|clk            ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[3]|clk            ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[4]|clk            ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[5]|clk            ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[6]|clk            ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[7]|clk            ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[8]|clk            ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[9]|clk            ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|overflow|clk            ;
; 0.591  ; 0.591        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~inputclkctrl|inclk[0] ;
; 0.591  ; 0.591        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~inputclkctrl|outclk   ;
; 0.608  ; 0.608        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|o               ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width: 'counter4:dev2|overflow'                                                                     ;
+--------+--------------+----------------+------------------+------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+------------------------+------------+----------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[1]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[2]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[3]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[4]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[5]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[6]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[7]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|counter4:counter|count[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|counter4:counter|count[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[0]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[1]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[2]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[3]              ;
; 0.289  ; 0.509        ; 0.220          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[2]                    ;
; 0.289  ; 0.509        ; 0.220          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[5]                    ;
; 0.289  ; 0.509        ; 0.220          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[6]                    ;
; 0.290  ; 0.510        ; 0.220          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[1]                    ;
; 0.290  ; 0.510        ; 0.220          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[3]                    ;
; 0.290  ; 0.510        ; 0.220          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[4]                    ;
; 0.290  ; 0.510        ; 0.220          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[7]                    ;
; 0.290  ; 0.510        ; 0.220          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|counter4:counter|count[0] ;
; 0.290  ; 0.510        ; 0.220          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|counter4:counter|count[1] ;
; 0.290  ; 0.510        ; 0.220          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[0]              ;
; 0.290  ; 0.510        ; 0.220          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[1]              ;
; 0.290  ; 0.510        ; 0.220          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[2]              ;
; 0.290  ; 0.510        ; 0.220          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[3]              ;
; 0.299  ; 0.487        ; 0.188          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[1]                    ;
; 0.299  ; 0.487        ; 0.188          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[3]                    ;
; 0.299  ; 0.487        ; 0.188          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[4]                    ;
; 0.299  ; 0.487        ; 0.188          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[7]                    ;
; 0.299  ; 0.487        ; 0.188          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|counter4:counter|count[0] ;
; 0.299  ; 0.487        ; 0.188          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|counter4:counter|count[1] ;
; 0.299  ; 0.487        ; 0.188          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[0]              ;
; 0.299  ; 0.487        ; 0.188          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[1]              ;
; 0.299  ; 0.487        ; 0.188          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[2]              ;
; 0.299  ; 0.487        ; 0.188          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[3]              ;
; 0.301  ; 0.489        ; 0.188          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[2]                    ;
; 0.301  ; 0.489        ; 0.188          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[5]                    ;
; 0.301  ; 0.489        ; 0.188          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[6]                    ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; dev2|overflow~clkctrl|inclk[0]         ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; dev2|overflow~clkctrl|outclk           ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|LED[1]|clk                        ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|LED[3]|clk                        ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|LED[4]|clk                        ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|LED[7]|clk                        ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|counter|count[0]|clk              ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|counter|count[1]|clk              ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|selecters[0]|clk                  ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|selecters[1]|clk                  ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|selecters[2]|clk                  ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|selecters[3]|clk                  ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|LED[2]|clk                        ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|LED[5]|clk                        ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|LED[6]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; dev2|overflow|q                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; dev2|overflow|q                        ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|LED[2]|clk                        ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|LED[5]|clk                        ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|LED[6]|clk                        ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|LED[1]|clk                        ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|LED[3]|clk                        ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|LED[4]|clk                        ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|LED[7]|clk                        ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|counter|count[0]|clk              ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|counter|count[1]|clk              ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|selecters[0]|clk                  ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|selecters[1]|clk                  ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|selecters[2]|clk                  ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|selecters[3]|clk                  ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; dev2|overflow~clkctrl|inclk[0]         ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; dev2|overflow~clkctrl|outclk           ;
+--------+--------------+----------------+------------------+------------------------+------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width: 'counter2p16:dev|overflow'                                                    ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c0|overflow ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; start_stop_RMch       ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; start_stop_RMch       ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[0] ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[1] ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[2] ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[3] ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c0|overflow ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[0] ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[1] ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[2] ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[3] ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c0|overflow ;
; 0.309  ; 0.497        ; 0.188          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; start_stop_RMch       ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; plus|datad            ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; plus~clkctrl|inclk[0] ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; plus~clkctrl|outclk   ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c0|count[0]|clk       ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c0|count[1]|clk       ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c0|count[2]|clk       ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c0|count[3]|clk       ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c0|overflow|clk       ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; start_stop_RMch|clk   ;
; 0.483  ; 0.483        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; plus|combout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; dev|overflow|q        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; dev|overflow|q        ;
; 0.516  ; 0.516        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; plus|combout          ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; start_stop_RMch|clk   ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c0|count[0]|clk       ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c0|count[1]|clk       ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c0|count[2]|clk       ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c0|count[3]|clk       ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c0|overflow|clk       ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; plus|datad            ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; plus~clkctrl|inclk[0] ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; plus~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width: 'counter10:c0|overflow'                                                           ;
+--------+--------------+----------------+------------------+-----------------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                 ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-----------------------+------------+------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter10:c0|overflow ; Rise       ; counter10:c1|count[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter10:c0|overflow ; Rise       ; counter10:c1|count[1]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter10:c0|overflow ; Rise       ; counter10:c1|count[2]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter10:c0|overflow ; Rise       ; counter10:c1|count[3]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter10:c0|overflow ; Rise       ; counter10:c1|overflow        ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; counter10:c0|overflow ; Rise       ; counter10:c1|count[0]        ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; counter10:c0|overflow ; Rise       ; counter10:c1|count[1]        ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; counter10:c0|overflow ; Rise       ; counter10:c1|count[2]        ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; counter10:c0|overflow ; Rise       ; counter10:c1|count[3]        ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; counter10:c0|overflow ; Rise       ; counter10:c1|overflow        ;
; 0.335  ; 0.523        ; 0.188          ; Low Pulse Width  ; counter10:c0|overflow ; Rise       ; counter10:c1|count[0]        ;
; 0.335  ; 0.523        ; 0.188          ; Low Pulse Width  ; counter10:c0|overflow ; Rise       ; counter10:c1|count[1]        ;
; 0.335  ; 0.523        ; 0.188          ; Low Pulse Width  ; counter10:c0|overflow ; Rise       ; counter10:c1|count[2]        ;
; 0.335  ; 0.523        ; 0.188          ; Low Pulse Width  ; counter10:c0|overflow ; Rise       ; counter10:c1|count[3]        ;
; 0.335  ; 0.523        ; 0.188          ; Low Pulse Width  ; counter10:c0|overflow ; Rise       ; counter10:c1|overflow        ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; counter10:c0|overflow ; Rise       ; c0|overflow~clkctrl|inclk[0] ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; counter10:c0|overflow ; Rise       ; c0|overflow~clkctrl|outclk   ;
; 0.489  ; 0.489        ; 0.000          ; Low Pulse Width  ; counter10:c0|overflow ; Rise       ; c1|count[0]|clk              ;
; 0.489  ; 0.489        ; 0.000          ; Low Pulse Width  ; counter10:c0|overflow ; Rise       ; c1|count[1]|clk              ;
; 0.489  ; 0.489        ; 0.000          ; Low Pulse Width  ; counter10:c0|overflow ; Rise       ; c1|count[2]|clk              ;
; 0.489  ; 0.489        ; 0.000          ; Low Pulse Width  ; counter10:c0|overflow ; Rise       ; c1|count[3]|clk              ;
; 0.489  ; 0.489        ; 0.000          ; Low Pulse Width  ; counter10:c0|overflow ; Rise       ; c1|overflow|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter10:c0|overflow ; Rise       ; c0|overflow|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter10:c0|overflow ; Rise       ; c0|overflow|q                ;
; 0.509  ; 0.509        ; 0.000          ; High Pulse Width ; counter10:c0|overflow ; Rise       ; c1|count[0]|clk              ;
; 0.509  ; 0.509        ; 0.000          ; High Pulse Width ; counter10:c0|overflow ; Rise       ; c1|count[1]|clk              ;
; 0.509  ; 0.509        ; 0.000          ; High Pulse Width ; counter10:c0|overflow ; Rise       ; c1|count[2]|clk              ;
; 0.509  ; 0.509        ; 0.000          ; High Pulse Width ; counter10:c0|overflow ; Rise       ; c1|count[3]|clk              ;
; 0.509  ; 0.509        ; 0.000          ; High Pulse Width ; counter10:c0|overflow ; Rise       ; c1|overflow|clk              ;
; 0.515  ; 0.515        ; 0.000          ; High Pulse Width ; counter10:c0|overflow ; Rise       ; c0|overflow~clkctrl|inclk[0] ;
; 0.515  ; 0.515        ; 0.000          ; High Pulse Width ; counter10:c0|overflow ; Rise       ; c0|overflow~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-----------------------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width: 'counter10:c1|overflow'                                                           ;
+--------+--------------+----------------+------------------+-----------------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                 ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-----------------------+------------+------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter10:c1|overflow ; Rise       ; counter10:c2|count[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter10:c1|overflow ; Rise       ; counter10:c2|count[1]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter10:c1|overflow ; Rise       ; counter10:c2|count[2]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter10:c1|overflow ; Rise       ; counter10:c2|count[3]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter10:c1|overflow ; Rise       ; counter10:c2|overflow        ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; counter10:c1|overflow ; Rise       ; counter10:c2|count[0]        ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; counter10:c1|overflow ; Rise       ; counter10:c2|count[1]        ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; counter10:c1|overflow ; Rise       ; counter10:c2|count[2]        ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; counter10:c1|overflow ; Rise       ; counter10:c2|count[3]        ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; counter10:c1|overflow ; Rise       ; counter10:c2|overflow        ;
; 0.342  ; 0.530        ; 0.188          ; Low Pulse Width  ; counter10:c1|overflow ; Rise       ; counter10:c2|count[0]        ;
; 0.342  ; 0.530        ; 0.188          ; Low Pulse Width  ; counter10:c1|overflow ; Rise       ; counter10:c2|count[1]        ;
; 0.342  ; 0.530        ; 0.188          ; Low Pulse Width  ; counter10:c1|overflow ; Rise       ; counter10:c2|count[2]        ;
; 0.342  ; 0.530        ; 0.188          ; Low Pulse Width  ; counter10:c1|overflow ; Rise       ; counter10:c2|count[3]        ;
; 0.342  ; 0.530        ; 0.188          ; Low Pulse Width  ; counter10:c1|overflow ; Rise       ; counter10:c2|overflow        ;
; 0.492  ; 0.492        ; 0.000          ; Low Pulse Width  ; counter10:c1|overflow ; Rise       ; c1|overflow~clkctrl|inclk[0] ;
; 0.492  ; 0.492        ; 0.000          ; Low Pulse Width  ; counter10:c1|overflow ; Rise       ; c1|overflow~clkctrl|outclk   ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; counter10:c1|overflow ; Rise       ; c2|count[0]|clk              ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; counter10:c1|overflow ; Rise       ; c2|count[1]|clk              ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; counter10:c1|overflow ; Rise       ; c2|count[2]|clk              ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; counter10:c1|overflow ; Rise       ; c2|count[3]|clk              ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; counter10:c1|overflow ; Rise       ; c2|overflow|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter10:c1|overflow ; Rise       ; c1|overflow|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter10:c1|overflow ; Rise       ; c1|overflow|q                ;
; 0.504  ; 0.504        ; 0.000          ; High Pulse Width ; counter10:c1|overflow ; Rise       ; c2|count[0]|clk              ;
; 0.504  ; 0.504        ; 0.000          ; High Pulse Width ; counter10:c1|overflow ; Rise       ; c2|count[1]|clk              ;
; 0.504  ; 0.504        ; 0.000          ; High Pulse Width ; counter10:c1|overflow ; Rise       ; c2|count[2]|clk              ;
; 0.504  ; 0.504        ; 0.000          ; High Pulse Width ; counter10:c1|overflow ; Rise       ; c2|count[3]|clk              ;
; 0.504  ; 0.504        ; 0.000          ; High Pulse Width ; counter10:c1|overflow ; Rise       ; c2|overflow|clk              ;
; 0.507  ; 0.507        ; 0.000          ; High Pulse Width ; counter10:c1|overflow ; Rise       ; c1|overflow~clkctrl|inclk[0] ;
; 0.507  ; 0.507        ; 0.000          ; High Pulse Width ; counter10:c1|overflow ; Rise       ; c1|overflow~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-----------------------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width: 'counter10:c2|overflow'                                                           ;
+--------+--------------+----------------+------------------+-----------------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                 ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-----------------------+------------+------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter10:c2|overflow ; Rise       ; counter10:c3|count[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter10:c2|overflow ; Rise       ; counter10:c3|count[1]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter10:c2|overflow ; Rise       ; counter10:c3|count[2]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter10:c2|overflow ; Rise       ; counter10:c3|count[3]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter10:c2|overflow ; Rise       ; counter10:c3|overflow        ;
; 0.268  ; 0.488        ; 0.220          ; High Pulse Width ; counter10:c2|overflow ; Rise       ; counter10:c3|count[0]        ;
; 0.268  ; 0.488        ; 0.220          ; High Pulse Width ; counter10:c2|overflow ; Rise       ; counter10:c3|count[1]        ;
; 0.268  ; 0.488        ; 0.220          ; High Pulse Width ; counter10:c2|overflow ; Rise       ; counter10:c3|count[2]        ;
; 0.268  ; 0.488        ; 0.220          ; High Pulse Width ; counter10:c2|overflow ; Rise       ; counter10:c3|count[3]        ;
; 0.268  ; 0.488        ; 0.220          ; High Pulse Width ; counter10:c2|overflow ; Rise       ; counter10:c3|overflow        ;
; 0.322  ; 0.510        ; 0.188          ; Low Pulse Width  ; counter10:c2|overflow ; Rise       ; counter10:c3|count[0]        ;
; 0.322  ; 0.510        ; 0.188          ; Low Pulse Width  ; counter10:c2|overflow ; Rise       ; counter10:c3|count[1]        ;
; 0.322  ; 0.510        ; 0.188          ; Low Pulse Width  ; counter10:c2|overflow ; Rise       ; counter10:c3|count[2]        ;
; 0.322  ; 0.510        ; 0.188          ; Low Pulse Width  ; counter10:c2|overflow ; Rise       ; counter10:c3|count[3]        ;
; 0.322  ; 0.510        ; 0.188          ; Low Pulse Width  ; counter10:c2|overflow ; Rise       ; counter10:c3|overflow        ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; counter10:c2|overflow ; Rise       ; c2|overflow~clkctrl|inclk[0] ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; counter10:c2|overflow ; Rise       ; c2|overflow~clkctrl|outclk   ;
; 0.476  ; 0.476        ; 0.000          ; Low Pulse Width  ; counter10:c2|overflow ; Rise       ; c3|count[0]|clk              ;
; 0.476  ; 0.476        ; 0.000          ; Low Pulse Width  ; counter10:c2|overflow ; Rise       ; c3|count[1]|clk              ;
; 0.476  ; 0.476        ; 0.000          ; Low Pulse Width  ; counter10:c2|overflow ; Rise       ; c3|count[2]|clk              ;
; 0.476  ; 0.476        ; 0.000          ; Low Pulse Width  ; counter10:c2|overflow ; Rise       ; c3|count[3]|clk              ;
; 0.476  ; 0.476        ; 0.000          ; Low Pulse Width  ; counter10:c2|overflow ; Rise       ; c3|overflow|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter10:c2|overflow ; Rise       ; c2|overflow|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter10:c2|overflow ; Rise       ; c2|overflow|q                ;
; 0.524  ; 0.524        ; 0.000          ; High Pulse Width ; counter10:c2|overflow ; Rise       ; c3|count[0]|clk              ;
; 0.524  ; 0.524        ; 0.000          ; High Pulse Width ; counter10:c2|overflow ; Rise       ; c3|count[1]|clk              ;
; 0.524  ; 0.524        ; 0.000          ; High Pulse Width ; counter10:c2|overflow ; Rise       ; c3|count[2]|clk              ;
; 0.524  ; 0.524        ; 0.000          ; High Pulse Width ; counter10:c2|overflow ; Rise       ; c3|count[3]|clk              ;
; 0.524  ; 0.524        ; 0.000          ; High Pulse Width ; counter10:c2|overflow ; Rise       ; c3|overflow|clk              ;
; 0.526  ; 0.526        ; 0.000          ; High Pulse Width ; counter10:c2|overflow ; Rise       ; c2|overflow~clkctrl|inclk[0] ;
; 0.526  ; 0.526        ; 0.000          ; High Pulse Width ; counter10:c2|overflow ; Rise       ; c2|overflow~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-----------------------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width: 'start_stop_RMch'                                                ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target            ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; start_stop_RMch ; Rise       ; run               ;
; 0.270  ; 0.458        ; 0.188          ; Low Pulse Width  ; start_stop_RMch ; Rise       ; run               ;
; 0.317  ; 0.537        ; 0.220          ; High Pulse Width ; start_stop_RMch ; Rise       ; run               ;
; 0.424  ; 0.424        ; 0.000          ; Low Pulse Width  ; start_stop_RMch ; Rise       ; run|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_stop_RMch ; Rise       ; start_stop_RMch|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_stop_RMch ; Rise       ; start_stop_RMch|q ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; start_stop_RMch ; Rise       ; run|clk           ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Times                                                                                   ;
+------------+--------------------------+-------+-------+------------+--------------------------+
; Data Port  ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+------------+--------------------------+-------+-------+------------+--------------------------+
; start_stop ; counter2p16:dev|overflow ; 4.139 ; 4.586 ; Rise       ; counter2p16:dev|overflow ;
+------------+--------------------------+-------+-------+------------+--------------------------+


+-------------------------------------------------------------------------------------------------+
; Hold Times                                                                                      ;
+------------+--------------------------+--------+--------+------------+--------------------------+
; Data Port  ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference          ;
+------------+--------------------------+--------+--------+------------+--------------------------+
; start_stop ; counter2p16:dev|overflow ; -3.723 ; -4.158 ; Rise       ; counter2p16:dev|overflow ;
+------------+--------------------------+--------+--------+------------+--------------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------+------------------------+-------+-------+------------+------------------------+
; Data Port     ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference        ;
+---------------+------------------------+-------+-------+------------+------------------------+
; overflow      ; counter10:c2|overflow  ; 7.368 ; 7.270 ; Rise       ; counter10:c2|overflow  ;
; LED[*]        ; counter4:dev2|overflow ; 9.200 ; 9.081 ; Rise       ; counter4:dev2|overflow ;
;  LED[1]       ; counter4:dev2|overflow ; 8.840 ; 8.711 ; Rise       ; counter4:dev2|overflow ;
;  LED[2]       ; counter4:dev2|overflow ; 9.200 ; 9.081 ; Rise       ; counter4:dev2|overflow ;
;  LED[3]       ; counter4:dev2|overflow ; 9.009 ; 8.890 ; Rise       ; counter4:dev2|overflow ;
;  LED[4]       ; counter4:dev2|overflow ; 8.022 ; 7.965 ; Rise       ; counter4:dev2|overflow ;
;  LED[5]       ; counter4:dev2|overflow ; 8.078 ; 7.967 ; Rise       ; counter4:dev2|overflow ;
;  LED[6]       ; counter4:dev2|overflow ; 8.179 ; 8.099 ; Rise       ; counter4:dev2|overflow ;
;  LED[7]       ; counter4:dev2|overflow ; 8.244 ; 8.193 ; Rise       ; counter4:dev2|overflow ;
; selecters[*]  ; counter4:dev2|overflow ; 8.653 ; 8.566 ; Rise       ; counter4:dev2|overflow ;
;  selecters[0] ; counter4:dev2|overflow ; 8.235 ; 8.178 ; Rise       ; counter4:dev2|overflow ;
;  selecters[1] ; counter4:dev2|overflow ; 8.502 ; 8.429 ; Rise       ; counter4:dev2|overflow ;
;  selecters[2] ; counter4:dev2|overflow ; 8.426 ; 8.346 ; Rise       ; counter4:dev2|overflow ;
;  selecters[3] ; counter4:dev2|overflow ; 8.653 ; 8.566 ; Rise       ; counter4:dev2|overflow ;
+---------------+------------------------+-------+-------+------------+------------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------+------------------------+-------+-------+------------+------------------------+
; Data Port     ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference        ;
+---------------+------------------------+-------+-------+------------+------------------------+
; overflow      ; counter10:c2|overflow  ; 7.100 ; 7.003 ; Rise       ; counter10:c2|overflow  ;
; LED[*]        ; counter4:dev2|overflow ; 7.728 ; 7.671 ; Rise       ; counter4:dev2|overflow ;
;  LED[1]       ; counter4:dev2|overflow ; 8.515 ; 8.388 ; Rise       ; counter4:dev2|overflow ;
;  LED[2]       ; counter4:dev2|overflow ; 8.859 ; 8.741 ; Rise       ; counter4:dev2|overflow ;
;  LED[3]       ; counter4:dev2|overflow ; 8.677 ; 8.558 ; Rise       ; counter4:dev2|overflow ;
;  LED[4]       ; counter4:dev2|overflow ; 7.728 ; 7.671 ; Rise       ; counter4:dev2|overflow ;
;  LED[5]       ; counter4:dev2|overflow ; 7.783 ; 7.672 ; Rise       ; counter4:dev2|overflow ;
;  LED[6]       ; counter4:dev2|overflow ; 7.878 ; 7.799 ; Rise       ; counter4:dev2|overflow ;
;  LED[7]       ; counter4:dev2|overflow ; 7.941 ; 7.890 ; Rise       ; counter4:dev2|overflow ;
; selecters[*]  ; counter4:dev2|overflow ; 7.933 ; 7.874 ; Rise       ; counter4:dev2|overflow ;
;  selecters[0] ; counter4:dev2|overflow ; 7.933 ; 7.874 ; Rise       ; counter4:dev2|overflow ;
;  selecters[1] ; counter4:dev2|overflow ; 8.189 ; 8.115 ; Rise       ; counter4:dev2|overflow ;
;  selecters[2] ; counter4:dev2|overflow ; 8.114 ; 8.034 ; Rise       ; counter4:dev2|overflow ;
;  selecters[3] ; counter4:dev2|overflow ; 8.333 ; 8.246 ; Rise       ; counter4:dev2|overflow ;
+---------------+------------------------+-------+-------+------------+------------------------+


-----------------------------------------------
; Slow 1200mV 100C Model Metastability Report ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Fmax Summary                                                                                      ;
+-------------+-----------------+--------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name               ; Note                                                          ;
+-------------+-----------------+--------------------------+---------------------------------------------------------------+
; 425.71 MHz  ; 250.0 MHz       ; clock                    ; limit due to minimum period restriction (max I/O toggle rate) ;
; 544.37 MHz  ; 437.64 MHz      ; counter4:dev2|overflow   ; limit due to minimum period restriction (tmin)                ;
; 822.37 MHz  ; 437.64 MHz      ; counter10:c2|overflow    ; limit due to minimum period restriction (tmin)                ;
; 842.46 MHz  ; 437.64 MHz      ; counter10:c0|overflow    ; limit due to minimum period restriction (tmin)                ;
; 853.97 MHz  ; 437.64 MHz      ; counter10:c1|overflow    ; limit due to minimum period restriction (tmin)                ;
; 853.97 MHz  ; 437.64 MHz      ; counter2p16:dev|overflow ; limit due to minimum period restriction (tmin)                ;
; 1470.59 MHz ; 437.64 MHz      ; start_stop_RMch          ; limit due to minimum period restriction (tmin)                ;
+-------------+-----------------+--------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------+
; Slow 1200mV -40C Model Setup Summary              ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; counter4:dev2|overflow   ; -1.734 ; -11.912       ;
; clock                    ; -1.349 ; -15.840       ;
; counter10:c2|overflow    ; -0.216 ; -0.485        ;
; counter10:c0|overflow    ; -0.187 ; -0.518        ;
; counter2p16:dev|overflow ; -0.171 ; -0.494        ;
; counter10:c1|overflow    ; -0.171 ; -0.429        ;
; start_stop_RMch          ; 0.320  ; 0.000         ;
+--------------------------+--------+---------------+


+--------------------------------------------------+
; Slow 1200mV -40C Model Hold Summary              ;
+--------------------------+-------+---------------+
; Clock                    ; Slack ; End Point TNS ;
+--------------------------+-------+---------------+
; counter10:c0|overflow    ; 0.341 ; 0.000         ;
; counter10:c1|overflow    ; 0.341 ; 0.000         ;
; counter2p16:dev|overflow ; 0.342 ; 0.000         ;
; counter4:dev2|overflow   ; 0.342 ; 0.000         ;
; counter10:c2|overflow    ; 0.343 ; 0.000         ;
; clock                    ; 0.356 ; 0.000         ;
; start_stop_RMch          ; 0.382 ; 0.000         ;
+--------------------------+-------+---------------+


-------------------------------------------
; Slow 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width Summary ;
+--------------------------+--------+----------------+
; Clock                    ; Slack  ; End Point TNS  ;
+--------------------------+--------+----------------+
; clock                    ; -3.000 ; -26.130        ;
; counter4:dev2|overflow   ; -1.285 ; -16.705        ;
; counter2p16:dev|overflow ; -1.285 ; -7.710         ;
; counter10:c0|overflow    ; -1.285 ; -6.425         ;
; counter10:c1|overflow    ; -1.285 ; -6.425         ;
; counter10:c2|overflow    ; -1.285 ; -6.425         ;
; start_stop_RMch          ; -1.285 ; -1.285         ;
+--------------------------+--------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'counter4:dev2|overflow'                                                                                                             ;
+--------+----------------------------------------+---------------------+--------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node             ; Launch Clock             ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+---------------------+--------------------------+------------------------+--------------+------------+------------+
; -1.734 ; counter10:c0|count[3]                  ; LED4set:gath|LED[4] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.787     ; 1.947      ;
; -1.708 ; counter10:c0|count[3]                  ; LED4set:gath|LED[7] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.787     ; 1.921      ;
; -1.704 ; counter10:c0|count[0]                  ; LED4set:gath|LED[4] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.787     ; 1.917      ;
; -1.703 ; counter10:c0|count[1]                  ; LED4set:gath|LED[3] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.787     ; 1.916      ;
; -1.685 ; counter10:c0|count[3]                  ; LED4set:gath|LED[3] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.787     ; 1.898      ;
; -1.663 ; counter10:c0|count[3]                  ; LED4set:gath|LED[1] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.787     ; 1.876      ;
; -1.626 ; counter10:c0|count[0]                  ; LED4set:gath|LED[1] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.787     ; 1.839      ;
; -1.600 ; counter10:c0|count[0]                  ; LED4set:gath|LED[7] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.787     ; 1.813      ;
; -1.571 ; counter10:c0|count[1]                  ; LED4set:gath|LED[4] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.787     ; 1.784      ;
; -1.556 ; counter10:c0|count[2]                  ; LED4set:gath|LED[2] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.778     ; 1.778      ;
; -1.556 ; counter10:c0|count[1]                  ; LED4set:gath|LED[1] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.787     ; 1.769      ;
; -1.532 ; counter10:c0|count[1]                  ; LED4set:gath|LED[7] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.787     ; 1.745      ;
; -1.523 ; counter10:c0|count[2]                  ; LED4set:gath|LED[5] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.778     ; 1.745      ;
; -1.459 ; counter10:c0|count[0]                  ; LED4set:gath|LED[3] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.787     ; 1.672      ;
; -1.455 ; counter10:c0|count[1]                  ; LED4set:gath|LED[2] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.778     ; 1.677      ;
; -1.434 ; counter10:c0|count[2]                  ; LED4set:gath|LED[4] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.787     ; 1.647      ;
; -1.426 ; counter10:c0|count[2]                  ; LED4set:gath|LED[1] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.787     ; 1.639      ;
; -1.413 ; counter10:c0|count[3]                  ; LED4set:gath|LED[6] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.778     ; 1.635      ;
; -1.410 ; counter10:c0|count[2]                  ; LED4set:gath|LED[7] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.787     ; 1.623      ;
; -1.399 ; counter10:c0|count[1]                  ; LED4set:gath|LED[5] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.778     ; 1.621      ;
; -1.397 ; counter10:c0|count[2]                  ; LED4set:gath|LED[3] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.787     ; 1.610      ;
; -1.381 ; counter10:c0|count[2]                  ; LED4set:gath|LED[6] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.778     ; 1.603      ;
; -1.289 ; counter10:c0|count[1]                  ; LED4set:gath|LED[6] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.778     ; 1.511      ;
; -1.287 ; counter10:c0|count[3]                  ; LED4set:gath|LED[5] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.778     ; 1.509      ;
; -1.259 ; counter10:c0|count[0]                  ; LED4set:gath|LED[2] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.778     ; 1.481      ;
; -1.259 ; counter10:c0|count[0]                  ; LED4set:gath|LED[6] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.778     ; 1.481      ;
; -1.257 ; counter10:c0|count[0]                  ; LED4set:gath|LED[5] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.778     ; 1.479      ;
; -1.256 ; counter10:c0|count[3]                  ; LED4set:gath|LED[2] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.778     ; 1.478      ;
; -1.183 ; counter10:c1|count[0]                  ; LED4set:gath|LED[7] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.291      ; 2.474      ;
; -1.156 ; counter10:c2|count[3]                  ; LED4set:gath|LED[1] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.290      ; 2.446      ;
; -1.101 ; counter10:c1|count[2]                  ; LED4set:gath|LED[7] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.291      ; 2.392      ;
; -0.985 ; counter10:c2|count[0]                  ; LED4set:gath|LED[1] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.290      ; 2.275      ;
; -0.972 ; counter10:c1|count[1]                  ; LED4set:gath|LED[5] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.300      ; 2.272      ;
; -0.933 ; counter10:c1|count[1]                  ; LED4set:gath|LED[3] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.291      ; 2.224      ;
; -0.929 ; counter10:c1|count[2]                  ; LED4set:gath|LED[5] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.300      ; 2.229      ;
; -0.909 ; counter10:c2|count[2]                  ; LED4set:gath|LED[1] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.290      ; 2.199      ;
; -0.907 ; counter10:c2|count[0]                  ; LED4set:gath|LED[6] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.299      ; 2.206      ;
; -0.903 ; counter10:c1|count[1]                  ; LED4set:gath|LED[7] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.291      ; 2.194      ;
; -0.902 ; counter10:c2|count[3]                  ; LED4set:gath|LED[4] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.290      ; 2.192      ;
; -0.892 ; counter10:c2|count[3]                  ; LED4set:gath|LED[3] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.290      ; 2.182      ;
; -0.875 ; counter10:c2|count[3]                  ; LED4set:gath|LED[7] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.290      ; 2.165      ;
; -0.844 ; counter10:c1|count[0]                  ; LED4set:gath|LED[6] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.300      ; 2.144      ;
; -0.837 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|LED[5] ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 1.000        ; -0.070     ; 1.767      ;
; -0.828 ; counter10:c2|count[1]                  ; LED4set:gath|LED[6] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.299      ; 2.127      ;
; -0.816 ; counter10:c2|count[1]                  ; LED4set:gath|LED[1] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.290      ; 2.106      ;
; -0.812 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|LED[6] ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 1.000        ; -0.070     ; 1.742      ;
; -0.811 ; counter10:c2|count[1]                  ; LED4set:gath|LED[3] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.290      ; 2.101      ;
; -0.809 ; counter10:c1|count[3]                  ; LED4set:gath|LED[7] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.291      ; 2.100      ;
; -0.806 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|LED[2] ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 1.000        ; -0.070     ; 1.736      ;
; -0.804 ; counter10:c2|count[2]                  ; LED4set:gath|LED[2] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.299      ; 2.103      ;
; -0.784 ; counter10:c2|count[1]                  ; LED4set:gath|LED[7] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.290      ; 2.074      ;
; -0.781 ; counter10:c1|count[2]                  ; LED4set:gath|LED[3] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.291      ; 2.072      ;
; -0.779 ; counter10:c1|count[3]                  ; LED4set:gath|LED[2] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.300      ; 2.079      ;
; -0.777 ; counter10:c2|count[2]                  ; LED4set:gath|LED[5] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.299      ; 2.076      ;
; -0.774 ; counter10:c2|count[1]                  ; LED4set:gath|LED[2] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.299      ; 2.073      ;
; -0.761 ; counter10:c1|count[3]                  ; LED4set:gath|LED[4] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.291      ; 2.052      ;
; -0.758 ; counter10:c1|count[1]                  ; LED4set:gath|LED[4] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.291      ; 2.049      ;
; -0.757 ; counter10:c1|count[1]                  ; LED4set:gath|LED[2] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.300      ; 2.057      ;
; -0.745 ; counter10:c2|count[0]                  ; LED4set:gath|LED[4] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.290      ; 2.035      ;
; -0.736 ; counter10:c2|count[0]                  ; LED4set:gath|LED[7] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.290      ; 2.026      ;
; -0.734 ; counter10:c2|count[0]                  ; LED4set:gath|LED[3] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.290      ; 2.024      ;
; -0.734 ; counter10:c1|count[1]                  ; LED4set:gath|LED[6] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.300      ; 2.034      ;
; -0.733 ; counter10:c2|count[0]                  ; LED4set:gath|LED[2] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.299      ; 2.032      ;
; -0.726 ; counter10:c1|count[1]                  ; LED4set:gath|LED[1] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.291      ; 2.017      ;
; -0.725 ; counter10:c1|count[3]                  ; LED4set:gath|LED[1] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.291      ; 2.016      ;
; -0.723 ; counter10:c1|count[0]                  ; LED4set:gath|LED[5] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.300      ; 2.023      ;
; -0.716 ; counter10:c2|count[1]                  ; LED4set:gath|LED[5] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.299      ; 2.015      ;
; -0.714 ; counter10:c2|count[3]                  ; LED4set:gath|LED[5] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.299      ; 2.013      ;
; -0.688 ; counter10:c1|count[3]                  ; LED4set:gath|LED[6] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.300      ; 1.988      ;
; -0.684 ; counter10:c3|count[0]                  ; LED4set:gath|LED[1] ; counter10:c2|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.550      ; 2.234      ;
; -0.667 ; counter10:c1|count[2]                  ; LED4set:gath|LED[2] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.300      ; 1.967      ;
; -0.645 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|LED[4] ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 1.000        ; -0.064     ; 1.581      ;
; -0.641 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|LED[6] ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 1.000        ; -0.070     ; 1.571      ;
; -0.639 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|LED[2] ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 1.000        ; -0.070     ; 1.569      ;
; -0.637 ; counter10:c1|count[3]                  ; LED4set:gath|LED[5] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.300      ; 1.937      ;
; -0.636 ; counter10:c3|count[3]                  ; LED4set:gath|LED[5] ; counter10:c2|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.559      ; 2.195      ;
; -0.634 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|LED[7] ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 1.000        ; -0.064     ; 1.570      ;
; -0.634 ; counter10:c2|count[2]                  ; LED4set:gath|LED[4] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.290      ; 1.924      ;
; -0.619 ; counter10:c2|count[2]                  ; LED4set:gath|LED[6] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.299      ; 1.918      ;
; -0.613 ; counter10:c1|count[0]                  ; LED4set:gath|LED[4] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.291      ; 1.904      ;
; -0.612 ; counter10:c1|count[0]                  ; LED4set:gath|LED[3] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.291      ; 1.903      ;
; -0.608 ; counter10:c3|count[1]                  ; LED4set:gath|LED[1] ; counter10:c2|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.550      ; 2.158      ;
; -0.602 ; counter10:c2|count[2]                  ; LED4set:gath|LED[7] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.290      ; 1.892      ;
; -0.600 ; counter10:c2|count[2]                  ; LED4set:gath|LED[3] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.290      ; 1.890      ;
; -0.591 ; counter10:c1|count[0]                  ; LED4set:gath|LED[2] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.300      ; 1.891      ;
; -0.590 ; counter10:c1|count[0]                  ; LED4set:gath|LED[1] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.291      ; 1.881      ;
; -0.568 ; counter10:c3|count[1]                  ; LED4set:gath|LED[5] ; counter10:c2|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.559      ; 2.127      ;
; -0.564 ; counter10:c1|count[3]                  ; LED4set:gath|LED[3] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.291      ; 1.855      ;
; -0.540 ; counter10:c3|count[0]                  ; LED4set:gath|LED[6] ; counter10:c2|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.559      ; 2.099      ;
; -0.540 ; counter10:c2|count[1]                  ; LED4set:gath|LED[4] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.290      ; 1.830      ;
; -0.540 ; counter10:c1|count[2]                  ; LED4set:gath|LED[4] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.291      ; 1.831      ;
; -0.513 ; counter10:c1|count[2]                  ; LED4set:gath|LED[1] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.291      ; 1.804      ;
; -0.507 ; counter10:c2|count[3]                  ; LED4set:gath|LED[6] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.299      ; 1.806      ;
; -0.487 ; counter10:c2|count[0]                  ; LED4set:gath|LED[5] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.299      ; 1.786      ;
; -0.486 ; counter10:c2|count[3]                  ; LED4set:gath|LED[2] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.299      ; 1.785      ;
; -0.485 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|LED[1] ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 1.000        ; -0.064     ; 1.421      ;
; -0.484 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|LED[7] ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 1.000        ; -0.064     ; 1.420      ;
; -0.482 ; counter10:c3|count[2]                  ; LED4set:gath|LED[5] ; counter10:c2|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.559      ; 2.041      ;
; -0.470 ; counter10:c1|count[2]                  ; LED4set:gath|LED[6] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.300      ; 1.770      ;
; -0.467 ; counter10:c3|count[1]                  ; LED4set:gath|LED[6] ; counter10:c2|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.559      ; 2.026      ;
+--------+----------------------------------------+---------------------+--------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'clock'                                                                                                ;
+--------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; -1.349 ; counter4:dev2|count[0]    ; counter2p16:dev|count[14] ; clock        ; clock       ; 1.000        ; -0.064     ; 2.285      ;
; -1.316 ; counter4:dev2|count[0]    ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.064     ; 2.252      ;
; -1.315 ; counter2p16:dev|count[4]  ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.066     ; 2.249      ;
; -1.241 ; counter4:dev2|count[0]    ; counter2p16:dev|count[12] ; clock        ; clock       ; 1.000        ; -0.064     ; 2.177      ;
; -1.235 ; counter2p16:dev|count[15] ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.066     ; 2.169      ;
; -1.235 ; counter2p16:dev|count[6]  ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.066     ; 2.169      ;
; -1.227 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.064     ; 2.163      ;
; -1.208 ; counter4:dev2|count[0]    ; counter2p16:dev|count[13] ; clock        ; clock       ; 1.000        ; -0.064     ; 2.144      ;
; -1.149 ; counter4:dev2|count[1]    ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.064     ; 2.085      ;
; -1.146 ; counter4:dev2|count[1]    ; counter2p16:dev|count[14] ; clock        ; clock       ; 1.000        ; -0.064     ; 2.082      ;
; -1.142 ; counter2p16:dev|count[13] ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.066     ; 2.076      ;
; -1.142 ; counter2p16:dev|count[12] ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.066     ; 2.076      ;
; -1.137 ; counter2p16:dev|count[5]  ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.066     ; 2.071      ;
; -1.136 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.064     ; 2.072      ;
; -1.133 ; counter4:dev2|count[0]    ; counter2p16:dev|count[10] ; clock        ; clock       ; 1.000        ; -0.064     ; 2.069      ;
; -1.120 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.064     ; 2.056      ;
; -1.119 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 1.000        ; -0.064     ; 2.055      ;
; -1.113 ; counter2p16:dev|count[11] ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.066     ; 2.047      ;
; -1.100 ; counter4:dev2|count[0]    ; counter2p16:dev|count[11] ; clock        ; clock       ; 1.000        ; -0.064     ; 2.036      ;
; -1.086 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 1.000        ; -0.064     ; 2.022      ;
; -1.048 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.984      ;
; -1.041 ; counter4:dev2|count[1]    ; counter2p16:dev|count[13] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.977      ;
; -1.038 ; counter4:dev2|count[1]    ; counter2p16:dev|count[12] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.974      ;
; -1.036 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.972      ;
; -1.028 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.964      ;
; -1.026 ; counter2p16:dev|count[8]  ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.066     ; 1.960      ;
; -1.025 ; counter4:dev2|count[0]    ; counter2p16:dev|count[8]  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.961      ;
; -1.024 ; counter2p16:dev|count[10] ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.066     ; 1.958      ;
; -1.012 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.948      ;
; -1.011 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.947      ;
; -0.995 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.931      ;
; -0.992 ; counter4:dev2|count[0]    ; counter2p16:dev|count[9]  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.928      ;
; -0.979 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.915      ;
; -0.978 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.914      ;
; -0.940 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.876      ;
; -0.940 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.876      ;
; -0.933 ; counter4:dev2|count[0]    ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.066     ; 1.867      ;
; -0.933 ; counter2p16:dev|count[14] ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.066     ; 1.867      ;
; -0.933 ; counter4:dev2|count[1]    ; counter2p16:dev|count[11] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.869      ;
; -0.930 ; counter4:dev2|count[1]    ; counter2p16:dev|count[10] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.866      ;
; -0.928 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.864      ;
; -0.928 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.864      ;
; -0.920 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.856      ;
; -0.917 ; counter4:dev2|count[0]    ; counter2p16:dev|count[6]  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.853      ;
; -0.912 ; counter2p16:dev|count[7]  ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.066     ; 1.846      ;
; -0.904 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.840      ;
; -0.903 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.839      ;
; -0.903 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.839      ;
; -0.888 ; counter2p16:dev|count[2]  ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.066     ; 1.822      ;
; -0.887 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.823      ;
; -0.884 ; counter4:dev2|count[0]    ; counter2p16:dev|count[7]  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.820      ;
; -0.871 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.807      ;
; -0.870 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.806      ;
; -0.832 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.768      ;
; -0.832 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.768      ;
; -0.826 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.762      ;
; -0.825 ; counter4:dev2|count[1]    ; counter2p16:dev|count[9]  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.761      ;
; -0.824 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.760      ;
; -0.822 ; counter4:dev2|count[1]    ; counter2p16:dev|count[8]  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.758      ;
; -0.820 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.756      ;
; -0.820 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.756      ;
; -0.817 ; counter2p16:dev|count[3]  ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.066     ; 1.751      ;
; -0.812 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.748      ;
; -0.809 ; counter4:dev2|count[0]    ; counter2p16:dev|count[4]  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.745      ;
; -0.796 ; counter2p16:dev|count[10] ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.732      ;
; -0.796 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.732      ;
; -0.795 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.731      ;
; -0.795 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[7]  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.731      ;
; -0.789 ; counter2p16:dev|count[9]  ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.066     ; 1.723      ;
; -0.779 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.715      ;
; -0.776 ; counter4:dev2|count[0]    ; counter2p16:dev|count[5]  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.712      ;
; -0.763 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.699      ;
; -0.762 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.698      ;
; -0.762 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.698      ;
; -0.730 ; counter4:dev2|count[1]    ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.066     ; 1.664      ;
; -0.724 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.660      ;
; -0.724 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.660      ;
; -0.719 ; counter2p16:dev|count[9]  ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.655      ;
; -0.718 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.654      ;
; -0.717 ; counter4:dev2|count[1]    ; counter2p16:dev|count[7]  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.653      ;
; -0.716 ; counter2p16:dev|count[9]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.652      ;
; -0.716 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.652      ;
; -0.714 ; counter4:dev2|count[1]    ; counter2p16:dev|count[6]  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.650      ;
; -0.712 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.648      ;
; -0.712 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.648      ;
; -0.704 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[7]  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.640      ;
; -0.701 ; counter4:dev2|count[0]    ; counter2p16:dev|count[2]  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.637      ;
; -0.688 ; counter2p16:dev|count[12] ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.624      ;
; -0.688 ; counter2p16:dev|count[10] ; counter2p16:dev|count[13] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.624      ;
; -0.688 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[7]  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.624      ;
; -0.687 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.623      ;
; -0.687 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[5]  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.623      ;
; -0.671 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.607      ;
; -0.668 ; counter4:dev2|count[0]    ; counter2p16:dev|count[3]  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.604      ;
; -0.655 ; counter2p16:dev|count[10] ; counter2p16:dev|count[14] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.591      ;
; -0.655 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.591      ;
; -0.654 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.590      ;
; -0.654 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[6]  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.590      ;
; -0.617 ; counter2p16:dev|count[11] ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.553      ;
; -0.616 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.552      ;
+--------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'counter10:c2|overflow'                                                                                           ;
+--------+-----------------------+-----------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+-----------------------+-----------------------+--------------+------------+------------+
; -0.216 ; counter10:c3|count[1] ; counter10:c3|count[3] ; counter10:c2|overflow ; counter10:c2|overflow ; 1.000        ; -0.063     ; 1.153      ;
; -0.105 ; counter10:c3|count[1] ; counter10:c3|count[2] ; counter10:c2|overflow ; counter10:c2|overflow ; 1.000        ; -0.063     ; 1.042      ;
; -0.101 ; counter10:c3|count[1] ; counter10:c3|overflow ; counter10:c2|overflow ; counter10:c2|overflow ; 1.000        ; -0.063     ; 1.038      ;
; -0.078 ; counter10:c3|count[0] ; counter10:c3|count[3] ; counter10:c2|overflow ; counter10:c2|overflow ; 1.000        ; -0.063     ; 1.015      ;
; -0.063 ; counter10:c3|count[3] ; counter10:c3|count[1] ; counter10:c2|overflow ; counter10:c2|overflow ; 1.000        ; -0.063     ; 1.000      ;
; -0.052 ; counter10:c3|count[2] ; counter10:c3|count[1] ; counter10:c2|overflow ; counter10:c2|overflow ; 1.000        ; -0.063     ; 0.989      ;
; -0.052 ; counter10:c3|count[3] ; counter10:c3|overflow ; counter10:c2|overflow ; counter10:c2|overflow ; 1.000        ; -0.063     ; 0.989      ;
; 0.018  ; counter10:c3|count[2] ; counter10:c3|count[3] ; counter10:c2|overflow ; counter10:c2|overflow ; 1.000        ; -0.063     ; 0.919      ;
; 0.053  ; counter10:c3|count[2] ; counter10:c3|overflow ; counter10:c2|overflow ; counter10:c2|overflow ; 1.000        ; -0.063     ; 0.884      ;
; 0.053  ; counter10:c3|count[0] ; counter10:c3|count[1] ; counter10:c2|overflow ; counter10:c2|overflow ; 1.000        ; -0.063     ; 0.884      ;
; 0.057  ; counter10:c3|count[0] ; counter10:c3|count[2] ; counter10:c2|overflow ; counter10:c2|overflow ; 1.000        ; -0.063     ; 0.880      ;
; 0.058  ; counter10:c3|count[0] ; counter10:c3|overflow ; counter10:c2|overflow ; counter10:c2|overflow ; 1.000        ; -0.063     ; 0.879      ;
; 0.275  ; counter10:c3|count[0] ; counter10:c3|count[0] ; counter10:c2|overflow ; counter10:c2|overflow ; 1.000        ; -0.063     ; 0.662      ;
; 0.275  ; counter10:c3|count[3] ; counter10:c3|count[3] ; counter10:c2|overflow ; counter10:c2|overflow ; 1.000        ; -0.063     ; 0.662      ;
; 0.275  ; counter10:c3|count[2] ; counter10:c3|count[2] ; counter10:c2|overflow ; counter10:c2|overflow ; 1.000        ; -0.063     ; 0.662      ;
; 0.275  ; counter10:c3|count[1] ; counter10:c3|count[1] ; counter10:c2|overflow ; counter10:c2|overflow ; 1.000        ; -0.063     ; 0.662      ;
+--------+-----------------------+-----------------------+-----------------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'counter10:c0|overflow'                                                                                           ;
+--------+-----------------------+-----------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+-----------------------+-----------------------+--------------+------------+------------+
; -0.187 ; counter10:c1|count[1] ; counter10:c1|count[3] ; counter10:c0|overflow ; counter10:c0|overflow ; 1.000        ; -0.065     ; 1.122      ;
; -0.158 ; counter10:c1|count[1] ; counter10:c1|overflow ; counter10:c0|overflow ; counter10:c0|overflow ; 1.000        ; -0.065     ; 1.093      ;
; -0.092 ; counter10:c1|count[2] ; counter10:c1|count[1] ; counter10:c0|overflow ; counter10:c0|overflow ; 1.000        ; -0.065     ; 1.027      ;
; -0.084 ; counter10:c1|count[0] ; counter10:c1|count[3] ; counter10:c0|overflow ; counter10:c0|overflow ; 1.000        ; -0.065     ; 1.019      ;
; -0.081 ; counter10:c1|count[1] ; counter10:c1|count[2] ; counter10:c0|overflow ; counter10:c0|overflow ; 1.000        ; -0.065     ; 1.016      ;
; -0.076 ; counter10:c1|count[2] ; counter10:c1|overflow ; counter10:c0|overflow ; counter10:c0|overflow ; 1.000        ; -0.065     ; 1.011      ;
; -0.055 ; counter10:c1|count[3] ; counter10:c1|count[1] ; counter10:c0|overflow ; counter10:c0|overflow ; 1.000        ; -0.065     ; 0.990      ;
; 0.029  ; counter10:c1|count[0] ; counter10:c1|overflow ; counter10:c0|overflow ; counter10:c0|overflow ; 1.000        ; -0.065     ; 0.906      ;
; 0.046  ; counter10:c1|count[0] ; counter10:c1|count[2] ; counter10:c0|overflow ; counter10:c0|overflow ; 1.000        ; -0.065     ; 0.889      ;
; 0.050  ; counter10:c1|count[0] ; counter10:c1|count[1] ; counter10:c0|overflow ; counter10:c0|overflow ; 1.000        ; -0.065     ; 0.885      ;
; 0.131  ; counter10:c1|count[2] ; counter10:c1|count[3] ; counter10:c0|overflow ; counter10:c0|overflow ; 1.000        ; -0.065     ; 0.804      ;
; 0.159  ; counter10:c1|count[3] ; counter10:c1|overflow ; counter10:c0|overflow ; counter10:c0|overflow ; 1.000        ; -0.065     ; 0.776      ;
; 0.273  ; counter10:c1|count[0] ; counter10:c1|count[0] ; counter10:c0|overflow ; counter10:c0|overflow ; 1.000        ; -0.065     ; 0.662      ;
; 0.273  ; counter10:c1|count[3] ; counter10:c1|count[3] ; counter10:c0|overflow ; counter10:c0|overflow ; 1.000        ; -0.065     ; 0.662      ;
; 0.273  ; counter10:c1|count[1] ; counter10:c1|count[1] ; counter10:c0|overflow ; counter10:c0|overflow ; 1.000        ; -0.065     ; 0.662      ;
; 0.273  ; counter10:c1|count[2] ; counter10:c1|count[2] ; counter10:c0|overflow ; counter10:c0|overflow ; 1.000        ; -0.065     ; 0.662      ;
+--------+-----------------------+-----------------------+-----------------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'counter2p16:dev|overflow'                                                                                              ;
+--------+-----------------------+-----------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+--------------------------+--------------------------+--------------+------------+------------+
; -0.171 ; counter10:c0|count[1] ; counter10:c0|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.064     ; 1.107      ;
; -0.136 ; counter10:c0|count[2] ; counter10:c0|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.064     ; 1.072      ;
; -0.112 ; counter10:c0|count[1] ; counter10:c0|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.064     ; 1.048      ;
; -0.083 ; counter10:c0|count[0] ; counter10:c0|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.064     ; 1.019      ;
; -0.079 ; counter10:c0|count[1] ; counter10:c0|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.064     ; 1.015      ;
; -0.075 ; counter10:c0|count[3] ; counter10:c0|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.064     ; 1.011      ;
; -0.057 ; counter10:c0|count[2] ; counter10:c0|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.064     ; 0.993      ;
; 0.010  ; counter10:c0|count[3] ; counter10:c0|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.064     ; 0.926      ;
; 0.052  ; counter10:c0|count[0] ; counter10:c0|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.064     ; 0.884      ;
; 0.059  ; counter10:c0|count[0] ; counter10:c0|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.064     ; 0.877      ;
; 0.061  ; counter10:c0|count[0] ; counter10:c0|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.064     ; 0.875      ;
; 0.159  ; counter10:c0|count[2] ; counter10:c0|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.064     ; 0.777      ;
; 0.274  ; counter10:c0|count[0] ; counter10:c0|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.064     ; 0.662      ;
; 0.274  ; counter10:c0|count[3] ; counter10:c0|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.064     ; 0.662      ;
; 0.274  ; counter10:c0|count[2] ; counter10:c0|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.064     ; 0.662      ;
; 0.274  ; counter10:c0|count[1] ; counter10:c0|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.064     ; 0.662      ;
+--------+-----------------------+-----------------------+--------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'counter10:c1|overflow'                                                                                           ;
+--------+-----------------------+-----------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+-----------------------+-----------------------+--------------+------------+------------+
; -0.171 ; counter10:c2|count[1] ; counter10:c2|count[3] ; counter10:c1|overflow ; counter10:c1|overflow ; 1.000        ; -0.065     ; 1.106      ;
; -0.104 ; counter10:c2|count[1] ; counter10:c2|count[2] ; counter10:c1|overflow ; counter10:c1|overflow ; 1.000        ; -0.065     ; 1.039      ;
; -0.080 ; counter10:c2|count[0] ; counter10:c2|overflow ; counter10:c1|overflow ; counter10:c1|overflow ; 1.000        ; -0.065     ; 1.015      ;
; -0.074 ; counter10:c2|count[2] ; counter10:c2|count[1] ; counter10:c1|overflow ; counter10:c1|overflow ; 1.000        ; -0.065     ; 1.009      ;
; -0.073 ; counter10:c2|count[0] ; counter10:c2|count[3] ; counter10:c1|overflow ; counter10:c1|overflow ; 1.000        ; -0.065     ; 1.008      ;
; -0.072 ; counter10:c2|count[1] ; counter10:c2|overflow ; counter10:c1|overflow ; counter10:c1|overflow ; 1.000        ; -0.065     ; 1.007      ;
; -0.068 ; counter10:c2|count[2] ; counter10:c2|overflow ; counter10:c1|overflow ; counter10:c1|overflow ; 1.000        ; -0.065     ; 1.003      ;
; -0.012 ; counter10:c2|count[3] ; counter10:c2|count[1] ; counter10:c1|overflow ; counter10:c1|overflow ; 1.000        ; -0.065     ; 0.947      ;
; 0.075  ; counter10:c2|count[2] ; counter10:c2|count[3] ; counter10:c1|overflow ; counter10:c1|overflow ; 1.000        ; -0.065     ; 0.860      ;
; 0.164  ; counter10:c2|count[0] ; counter10:c2|count[1] ; counter10:c1|overflow ; counter10:c1|overflow ; 1.000        ; -0.065     ; 0.771      ;
; 0.166  ; counter10:c2|count[0] ; counter10:c2|count[2] ; counter10:c1|overflow ; counter10:c1|overflow ; 1.000        ; -0.065     ; 0.769      ;
; 0.202  ; counter10:c2|count[3] ; counter10:c2|overflow ; counter10:c1|overflow ; counter10:c1|overflow ; 1.000        ; -0.065     ; 0.733      ;
; 0.273  ; counter10:c2|count[0] ; counter10:c2|count[0] ; counter10:c1|overflow ; counter10:c1|overflow ; 1.000        ; -0.065     ; 0.662      ;
; 0.273  ; counter10:c2|count[3] ; counter10:c2|count[3] ; counter10:c1|overflow ; counter10:c1|overflow ; 1.000        ; -0.065     ; 0.662      ;
; 0.273  ; counter10:c2|count[2] ; counter10:c2|count[2] ; counter10:c1|overflow ; counter10:c1|overflow ; 1.000        ; -0.065     ; 0.662      ;
; 0.273  ; counter10:c2|count[1] ; counter10:c2|count[1] ; counter10:c1|overflow ; counter10:c1|overflow ; 1.000        ; -0.065     ; 0.662      ;
+--------+-----------------------+-----------------------+-----------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'start_stop_RMch'                                                          ;
+-------+-----------+---------+-----------------+-----------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+-----------------+-----------------+--------------+------------+------------+
; 0.320 ; run       ; run     ; start_stop_RMch ; start_stop_RMch ; 1.000        ; -0.038     ; 0.662      ;
+-------+-----------+---------+-----------------+-----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'counter10:c0|overflow'                                                                                           ;
+-------+-----------------------+-----------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.341 ; counter10:c1|count[1] ; counter10:c1|count[1] ; counter10:c0|overflow ; counter10:c0|overflow ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; counter10:c1|count[2] ; counter10:c1|count[2] ; counter10:c0|overflow ; counter10:c0|overflow ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; counter10:c1|count[3] ; counter10:c1|count[3] ; counter10:c0|overflow ; counter10:c0|overflow ; 0.000        ; 0.065      ; 0.574      ;
; 0.355 ; counter10:c1|count[0] ; counter10:c1|count[0] ; counter10:c0|overflow ; counter10:c0|overflow ; 0.000        ; 0.065      ; 0.588      ;
; 0.454 ; counter10:c1|count[2] ; counter10:c1|count[3] ; counter10:c0|overflow ; counter10:c0|overflow ; 0.000        ; 0.065      ; 0.687      ;
; 0.462 ; counter10:c1|count[3] ; counter10:c1|overflow ; counter10:c0|overflow ; counter10:c0|overflow ; 0.000        ; 0.065      ; 0.695      ;
; 0.560 ; counter10:c1|count[0] ; counter10:c1|overflow ; counter10:c0|overflow ; counter10:c0|overflow ; 0.000        ; 0.065      ; 0.793      ;
; 0.584 ; counter10:c1|count[0] ; counter10:c1|count[1] ; counter10:c0|overflow ; counter10:c0|overflow ; 0.000        ; 0.065      ; 0.817      ;
; 0.588 ; counter10:c1|count[0] ; counter10:c1|count[2] ; counter10:c0|overflow ; counter10:c0|overflow ; 0.000        ; 0.065      ; 0.821      ;
; 0.627 ; counter10:c1|count[0] ; counter10:c1|count[3] ; counter10:c0|overflow ; counter10:c0|overflow ; 0.000        ; 0.065      ; 0.860      ;
; 0.632 ; counter10:c1|count[1] ; counter10:c1|count[2] ; counter10:c0|overflow ; counter10:c0|overflow ; 0.000        ; 0.065      ; 0.865      ;
; 0.652 ; counter10:c1|count[2] ; counter10:c1|count[1] ; counter10:c0|overflow ; counter10:c0|overflow ; 0.000        ; 0.065      ; 0.885      ;
; 0.663 ; counter10:c1|count[2] ; counter10:c1|overflow ; counter10:c0|overflow ; counter10:c0|overflow ; 0.000        ; 0.065      ; 0.896      ;
; 0.664 ; counter10:c1|count[3] ; counter10:c1|count[1] ; counter10:c0|overflow ; counter10:c0|overflow ; 0.000        ; 0.065      ; 0.897      ;
; 0.778 ; counter10:c1|count[1] ; counter10:c1|count[3] ; counter10:c0|overflow ; counter10:c0|overflow ; 0.000        ; 0.065      ; 1.011      ;
; 0.802 ; counter10:c1|count[1] ; counter10:c1|overflow ; counter10:c0|overflow ; counter10:c0|overflow ; 0.000        ; 0.065      ; 1.035      ;
+-------+-----------------------+-----------------------+-----------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'counter10:c1|overflow'                                                                                           ;
+-------+-----------------------+-----------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.341 ; counter10:c2|count[1] ; counter10:c2|count[1] ; counter10:c1|overflow ; counter10:c1|overflow ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; counter10:c2|count[2] ; counter10:c2|count[2] ; counter10:c1|overflow ; counter10:c1|overflow ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; counter10:c2|count[3] ; counter10:c2|count[3] ; counter10:c1|overflow ; counter10:c1|overflow ; 0.000        ; 0.065      ; 0.574      ;
; 0.355 ; counter10:c2|count[0] ; counter10:c2|count[0] ; counter10:c1|overflow ; counter10:c1|overflow ; 0.000        ; 0.065      ; 0.588      ;
; 0.426 ; counter10:c2|count[0] ; counter10:c2|count[2] ; counter10:c1|overflow ; counter10:c1|overflow ; 0.000        ; 0.065      ; 0.659      ;
; 0.428 ; counter10:c2|count[0] ; counter10:c2|count[1] ; counter10:c1|overflow ; counter10:c1|overflow ; 0.000        ; 0.065      ; 0.661      ;
; 0.433 ; counter10:c2|count[3] ; counter10:c2|overflow ; counter10:c1|overflow ; counter10:c1|overflow ; 0.000        ; 0.065      ; 0.666      ;
; 0.564 ; counter10:c2|count[2] ; counter10:c2|count[3] ; counter10:c1|overflow ; counter10:c1|overflow ; 0.000        ; 0.065      ; 0.797      ;
; 0.630 ; counter10:c2|count[0] ; counter10:c2|count[3] ; counter10:c1|overflow ; counter10:c1|overflow ; 0.000        ; 0.065      ; 0.863      ;
; 0.634 ; counter10:c2|count[3] ; counter10:c2|count[1] ; counter10:c1|overflow ; counter10:c1|overflow ; 0.000        ; 0.065      ; 0.867      ;
; 0.635 ; counter10:c2|count[2] ; counter10:c2|count[1] ; counter10:c1|overflow ; counter10:c1|overflow ; 0.000        ; 0.065      ; 0.868      ;
; 0.653 ; counter10:c2|count[1] ; counter10:c2|count[2] ; counter10:c1|overflow ; counter10:c1|overflow ; 0.000        ; 0.065      ; 0.886      ;
; 0.655 ; counter10:c2|count[2] ; counter10:c2|overflow ; counter10:c1|overflow ; counter10:c1|overflow ; 0.000        ; 0.065      ; 0.888      ;
; 0.674 ; counter10:c2|count[1] ; counter10:c2|overflow ; counter10:c1|overflow ; counter10:c1|overflow ; 0.000        ; 0.065      ; 0.907      ;
; 0.715 ; counter10:c2|count[0] ; counter10:c2|overflow ; counter10:c1|overflow ; counter10:c1|overflow ; 0.000        ; 0.065      ; 0.948      ;
; 0.749 ; counter10:c2|count[1] ; counter10:c2|count[3] ; counter10:c1|overflow ; counter10:c1|overflow ; 0.000        ; 0.065      ; 0.982      ;
+-------+-----------------------+-----------------------+-----------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'counter2p16:dev|overflow'                                                                                              ;
+-------+-----------------------+-----------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.342 ; counter10:c0|count[1] ; counter10:c0|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; counter10:c0|count[2] ; counter10:c0|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; counter10:c0|count[3] ; counter10:c0|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.064      ; 0.574      ;
; 0.356 ; counter10:c0|count[0] ; counter10:c0|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.064      ; 0.588      ;
; 0.433 ; counter10:c0|count[2] ; counter10:c0|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.064      ; 0.665      ;
; 0.573 ; counter10:c0|count[3] ; counter10:c0|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.064      ; 0.805      ;
; 0.578 ; counter10:c0|count[0] ; counter10:c0|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.064      ; 0.810      ;
; 0.584 ; counter10:c0|count[0] ; counter10:c0|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.064      ; 0.816      ;
; 0.586 ; counter10:c0|count[0] ; counter10:c0|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.064      ; 0.818      ;
; 0.637 ; counter10:c0|count[0] ; counter10:c0|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.064      ; 0.869      ;
; 0.639 ; counter10:c0|count[2] ; counter10:c0|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.064      ; 0.871      ;
; 0.661 ; counter10:c0|count[1] ; counter10:c0|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.064      ; 0.893      ;
; 0.671 ; counter10:c0|count[3] ; counter10:c0|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.064      ; 0.903      ;
; 0.680 ; counter10:c0|count[1] ; counter10:c0|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.064      ; 0.912      ;
; 0.750 ; counter10:c0|count[1] ; counter10:c0|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.064      ; 0.982      ;
; 0.784 ; counter10:c0|count[2] ; counter10:c0|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.064      ; 1.016      ;
+-------+-----------------------+-----------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'counter4:dev2|overflow'                                                                                                                              ;
+-------+----------------------------------------+----------------------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.342 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|counter4:counter|count[1] ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.064      ; 0.574      ;
; 0.356 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|counter4:counter|count[0] ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.064      ; 0.588      ;
; 0.446 ; counter10:c3|count[1]                  ; LED4set:gath|LED[7]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.796      ; 1.430      ;
; 0.525 ; counter10:c3|count[2]                  ; LED4set:gath|LED[7]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.796      ; 1.509      ;
; 0.537 ; counter10:c3|count[1]                  ; LED4set:gath|LED[4]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.796      ; 1.521      ;
; 0.612 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|counter4:counter|count[1] ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.064      ; 0.844      ;
; 0.614 ; counter10:c3|count[0]                  ; LED4set:gath|LED[3]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.796      ; 1.598      ;
; 0.625 ; counter10:c3|count[2]                  ; LED4set:gath|LED[4]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.796      ; 1.609      ;
; 0.633 ; counter10:c3|count[0]                  ; LED4set:gath|LED[7]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.796      ; 1.617      ;
; 0.644 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|selecters[0]              ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.064      ; 0.876      ;
; 0.644 ; counter10:c3|count[3]                  ; LED4set:gath|LED[7]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.796      ; 1.628      ;
; 0.646 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|selecters[2]              ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.064      ; 0.878      ;
; 0.657 ; counter10:c3|count[2]                  ; LED4set:gath|LED[3]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.796      ; 1.641      ;
; 0.661 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|selecters[3]              ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.064      ; 0.893      ;
; 0.667 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|selecters[1]              ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.064      ; 0.899      ;
; 0.667 ; counter10:c3|count[3]                  ; LED4set:gath|LED[6]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.806      ; 1.661      ;
; 0.683 ; counter10:c3|count[0]                  ; LED4set:gath|LED[2]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.806      ; 1.677      ;
; 0.689 ; counter10:c3|count[2]                  ; LED4set:gath|LED[6]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.806      ; 1.683      ;
; 0.706 ; counter10:c3|count[2]                  ; LED4set:gath|LED[2]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.806      ; 1.700      ;
; 0.714 ; counter10:c3|count[3]                  ; LED4set:gath|LED[3]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.796      ; 1.698      ;
; 0.732 ; counter10:c3|count[1]                  ; LED4set:gath|LED[3]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.796      ; 1.716      ;
; 0.743 ; counter10:c3|count[0]                  ; LED4set:gath|LED[4]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.796      ; 1.727      ;
; 0.765 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|selecters[1]              ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.064      ; 0.997      ;
; 0.767 ; counter10:c3|count[2]                  ; LED4set:gath|LED[1]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.796      ; 1.751      ;
; 0.768 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|selecters[0]              ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.064      ; 1.000      ;
; 0.768 ; counter10:c3|count[3]                  ; LED4set:gath|LED[4]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.796      ; 1.752      ;
; 0.778 ; counter10:c3|count[3]                  ; LED4set:gath|LED[1]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.796      ; 1.762      ;
; 0.781 ; counter10:c3|count[0]                  ; LED4set:gath|LED[5]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.806      ; 1.775      ;
; 0.782 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|selecters[2]              ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.064      ; 1.014      ;
; 0.785 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|selecters[3]              ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.064      ; 1.017      ;
; 0.786 ; counter10:c3|count[1]                  ; LED4set:gath|LED[6]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.806      ; 1.780      ;
; 0.788 ; counter10:c3|count[1]                  ; LED4set:gath|LED[2]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.806      ; 1.782      ;
; 0.789 ; counter10:c3|count[3]                  ; LED4set:gath|LED[2]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.806      ; 1.783      ;
; 0.799 ; counter10:c2|count[0]                  ; LED4set:gath|LED[5]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.558      ; 1.545      ;
; 0.817 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|LED[3]                    ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.064      ; 1.049      ;
; 0.829 ; counter10:c2|count[3]                  ; LED4set:gath|LED[2]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.558      ; 1.575      ;
; 0.844 ; counter10:c3|count[2]                  ; LED4set:gath|LED[5]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.806      ; 1.838      ;
; 0.845 ; counter10:c1|count[2]                  ; LED4set:gath|LED[4]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.549      ; 1.582      ;
; 0.851 ; counter10:c2|count[3]                  ; LED4set:gath|LED[6]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.558      ; 1.597      ;
; 0.860 ; counter10:c1|count[2]                  ; LED4set:gath|LED[1]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.549      ; 1.597      ;
; 0.864 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|LED[2]                    ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.089      ; 1.121      ;
; 0.865 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|LED[6]                    ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.089      ; 1.122      ;
; 0.872 ; counter10:c2|count[1]                  ; LED4set:gath|LED[4]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.548      ; 1.608      ;
; 0.876 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|LED[7]                    ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.064      ; 1.108      ;
; 0.886 ; counter10:c1|count[3]                  ; LED4set:gath|LED[3]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.549      ; 1.623      ;
; 0.887 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|LED[4]                    ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.064      ; 1.119      ;
; 0.889 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|LED[1]                    ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.064      ; 1.121      ;
; 0.894 ; counter10:c1|count[2]                  ; LED4set:gath|LED[6]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.559      ; 1.641      ;
; 0.907 ; counter10:c3|count[0]                  ; LED4set:gath|LED[6]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.806      ; 1.901      ;
; 0.910 ; counter10:c3|count[3]                  ; LED4set:gath|LED[5]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.806      ; 1.904      ;
; 0.913 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|LED[3]                    ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.064      ; 1.145      ;
; 0.923 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|LED[5]                    ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.089      ; 1.180      ;
; 0.927 ; counter10:c3|count[1]                  ; LED4set:gath|LED[5]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.806      ; 1.921      ;
; 0.927 ; counter10:c1|count[0]                  ; LED4set:gath|LED[4]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.549      ; 1.664      ;
; 0.936 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|LED[4]                    ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.064      ; 1.168      ;
; 0.942 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|LED[1]                    ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.064      ; 1.174      ;
; 0.944 ; counter10:c2|count[2]                  ; LED4set:gath|LED[3]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.548      ; 1.680      ;
; 0.944 ; counter10:c2|count[2]                  ; LED4set:gath|LED[7]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.548      ; 1.680      ;
; 0.944 ; counter10:c1|count[3]                  ; LED4set:gath|LED[5]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.559      ; 1.691      ;
; 0.948 ; counter10:c1|count[0]                  ; LED4set:gath|LED[1]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.549      ; 1.685      ;
; 0.952 ; counter10:c1|count[0]                  ; LED4set:gath|LED[2]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.559      ; 1.699      ;
; 0.957 ; counter10:c3|count[1]                  ; LED4set:gath|LED[1]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.796      ; 1.941      ;
; 0.968 ; counter10:c2|count[2]                  ; LED4set:gath|LED[4]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.548      ; 1.704      ;
; 1.020 ; counter10:c1|count[2]                  ; LED4set:gath|LED[2]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.559      ; 1.767      ;
; 1.023 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|LED[5]                    ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.089      ; 1.280      ;
; 1.024 ; counter10:c1|count[3]                  ; LED4set:gath|LED[2]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.559      ; 1.771      ;
; 1.031 ; counter10:c1|count[1]                  ; LED4set:gath|LED[2]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.559      ; 1.778      ;
; 1.034 ; counter10:c1|count[1]                  ; LED4set:gath|LED[6]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.559      ; 1.781      ;
; 1.038 ; counter10:c1|count[0]                  ; LED4set:gath|LED[5]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.559      ; 1.785      ;
; 1.039 ; counter10:c1|count[1]                  ; LED4set:gath|LED[4]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.549      ; 1.776      ;
; 1.045 ; counter10:c2|count[2]                  ; LED4set:gath|LED[6]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.558      ; 1.791      ;
; 1.045 ; counter10:c1|count[3]                  ; LED4set:gath|LED[6]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.559      ; 1.792      ;
; 1.053 ; counter10:c1|count[3]                  ; LED4set:gath|LED[4]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.549      ; 1.790      ;
; 1.053 ; counter10:c1|count[1]                  ; LED4set:gath|LED[1]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.549      ; 1.790      ;
; 1.053 ; counter10:c1|count[0]                  ; LED4set:gath|LED[3]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.549      ; 1.790      ;
; 1.054 ; counter10:c2|count[1]                  ; LED4set:gath|LED[3]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.548      ; 1.790      ;
; 1.054 ; counter10:c2|count[1]                  ; LED4set:gath|LED[7]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.548      ; 1.790      ;
; 1.056 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|LED[7]                    ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.064      ; 1.288      ;
; 1.066 ; counter10:c2|count[1]                  ; LED4set:gath|LED[1]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.548      ; 1.802      ;
; 1.069 ; counter10:c2|count[3]                  ; LED4set:gath|LED[5]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.558      ; 1.815      ;
; 1.075 ; counter10:c1|count[3]                  ; LED4set:gath|LED[7]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.549      ; 1.812      ;
; 1.078 ; counter10:c2|count[0]                  ; LED4set:gath|LED[4]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.548      ; 1.814      ;
; 1.078 ; counter10:c2|count[0]                  ; LED4set:gath|LED[7]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.548      ; 1.814      ;
; 1.085 ; counter10:c3|count[0]                  ; LED4set:gath|LED[1]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.796      ; 2.069      ;
; 1.085 ; counter10:c2|count[2]                  ; LED4set:gath|LED[5]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.558      ; 1.831      ;
; 1.092 ; counter10:c1|count[3]                  ; LED4set:gath|LED[1]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.549      ; 1.829      ;
; 1.096 ; counter10:c2|count[1]                  ; LED4set:gath|LED[2]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.558      ; 1.842      ;
; 1.097 ; counter10:c2|count[1]                  ; LED4set:gath|LED[5]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.558      ; 1.843      ;
; 1.104 ; counter10:c1|count[2]                  ; LED4set:gath|LED[3]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.549      ; 1.841      ;
; 1.106 ; counter10:c2|count[2]                  ; LED4set:gath|LED[2]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.558      ; 1.852      ;
; 1.107 ; counter10:c2|count[0]                  ; LED4set:gath|LED[3]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.548      ; 1.843      ;
; 1.132 ; counter10:c2|count[1]                  ; LED4set:gath|LED[6]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.558      ; 1.878      ;
; 1.141 ; counter10:c2|count[0]                  ; LED4set:gath|LED[2]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.558      ; 1.887      ;
; 1.166 ; counter10:c2|count[2]                  ; LED4set:gath|LED[1]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.548      ; 1.902      ;
; 1.166 ; counter10:c1|count[0]                  ; LED4set:gath|LED[6]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.559      ; 1.913      ;
; 1.171 ; counter10:c1|count[1]                  ; LED4set:gath|LED[7]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.549      ; 1.908      ;
; 1.174 ; counter10:c2|count[3]                  ; LED4set:gath|LED[7]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.548      ; 1.910      ;
; 1.182 ; counter10:c2|count[3]                  ; LED4set:gath|LED[3]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.548      ; 1.918      ;
; 1.215 ; counter10:c1|count[2]                  ; LED4set:gath|LED[5]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.559      ; 1.962      ;
; 1.218 ; counter10:c2|count[3]                  ; LED4set:gath|LED[4]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.548      ; 1.954      ;
+-------+----------------------------------------+----------------------------------------+------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'counter10:c2|overflow'                                                                                           ;
+-------+-----------------------+-----------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.343 ; counter10:c3|count[1] ; counter10:c3|count[1] ; counter10:c2|overflow ; counter10:c2|overflow ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; counter10:c3|count[2] ; counter10:c3|count[2] ; counter10:c2|overflow ; counter10:c2|overflow ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; counter10:c3|count[3] ; counter10:c3|count[3] ; counter10:c2|overflow ; counter10:c2|overflow ; 0.000        ; 0.063      ; 0.574      ;
; 0.357 ; counter10:c3|count[0] ; counter10:c3|count[0] ; counter10:c2|overflow ; counter10:c2|overflow ; 0.000        ; 0.063      ; 0.588      ;
; 0.547 ; counter10:c3|count[2] ; counter10:c3|overflow ; counter10:c2|overflow ; counter10:c2|overflow ; 0.000        ; 0.063      ; 0.778      ;
; 0.583 ; counter10:c3|count[0] ; counter10:c3|count[2] ; counter10:c2|overflow ; counter10:c2|overflow ; 0.000        ; 0.063      ; 0.814      ;
; 0.586 ; counter10:c3|count[0] ; counter10:c3|count[1] ; counter10:c2|overflow ; counter10:c2|overflow ; 0.000        ; 0.063      ; 0.817      ;
; 0.591 ; counter10:c3|count[0] ; counter10:c3|overflow ; counter10:c2|overflow ; counter10:c2|overflow ; 0.000        ; 0.063      ; 0.822      ;
; 0.607 ; counter10:c3|count[2] ; counter10:c3|count[3] ; counter10:c2|overflow ; counter10:c2|overflow ; 0.000        ; 0.063      ; 0.838      ;
; 0.636 ; counter10:c3|count[2] ; counter10:c3|count[1] ; counter10:c2|overflow ; counter10:c2|overflow ; 0.000        ; 0.063      ; 0.867      ;
; 0.636 ; counter10:c3|count[0] ; counter10:c3|count[3] ; counter10:c2|overflow ; counter10:c2|overflow ; 0.000        ; 0.063      ; 0.867      ;
; 0.658 ; counter10:c3|count[1] ; counter10:c3|count[2] ; counter10:c2|overflow ; counter10:c2|overflow ; 0.000        ; 0.063      ; 0.889      ;
; 0.661 ; counter10:c3|count[3] ; counter10:c3|overflow ; counter10:c2|overflow ; counter10:c2|overflow ; 0.000        ; 0.063      ; 0.892      ;
; 0.662 ; counter10:c3|count[3] ; counter10:c3|count[1] ; counter10:c2|overflow ; counter10:c2|overflow ; 0.000        ; 0.063      ; 0.893      ;
; 0.682 ; counter10:c3|count[1] ; counter10:c3|overflow ; counter10:c2|overflow ; counter10:c2|overflow ; 0.000        ; 0.063      ; 0.913      ;
; 0.782 ; counter10:c3|count[1] ; counter10:c3|count[3] ; counter10:c2|overflow ; counter10:c2|overflow ; 0.000        ; 0.063      ; 1.013      ;
+-------+-----------------------+-----------------------+-----------------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'clock'                                                                                                ;
+-------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; 0.356 ; counter4:dev2|count[0]    ; counter4:dev2|count[0]    ; clock        ; clock       ; 0.000        ; 0.064      ; 0.588      ;
; 0.593 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[2]  ; clock        ; clock       ; 0.000        ; 0.064      ; 0.825      ;
; 0.593 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[3]  ; clock        ; clock       ; 0.000        ; 0.064      ; 0.825      ;
; 0.593 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[5]  ; clock        ; clock       ; 0.000        ; 0.064      ; 0.825      ;
; 0.593 ; counter2p16:dev|count[13] ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.064      ; 0.825      ;
; 0.594 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[4]  ; clock        ; clock       ; 0.000        ; 0.064      ; 0.826      ;
; 0.594 ; counter2p16:dev|count[10] ; counter2p16:dev|count[10] ; clock        ; clock       ; 0.000        ; 0.064      ; 0.826      ;
; 0.594 ; counter2p16:dev|count[11] ; counter2p16:dev|count[11] ; clock        ; clock       ; 0.000        ; 0.064      ; 0.826      ;
; 0.594 ; counter2p16:dev|count[12] ; counter2p16:dev|count[12] ; clock        ; clock       ; 0.000        ; 0.064      ; 0.826      ;
; 0.594 ; counter2p16:dev|count[14] ; counter2p16:dev|count[14] ; clock        ; clock       ; 0.000        ; 0.064      ; 0.826      ;
; 0.594 ; counter2p16:dev|count[15] ; counter2p16:dev|count[15] ; clock        ; clock       ; 0.000        ; 0.064      ; 0.826      ;
; 0.595 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 0.000        ; 0.064      ; 0.827      ;
; 0.596 ; counter2p16:dev|count[9]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 0.000        ; 0.064      ; 0.828      ;
; 0.597 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[7]  ; clock        ; clock       ; 0.000        ; 0.064      ; 0.829      ;
; 0.610 ; counter4:dev2|count[1]    ; counter4:dev2|count[1]    ; clock        ; clock       ; 0.000        ; 0.064      ; 0.842      ;
; 0.707 ; counter4:dev2|count[0]    ; counter4:dev2|overflow    ; clock        ; clock       ; 0.000        ; 0.062      ; 0.937      ;
; 0.747 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[6]  ; clock        ; clock       ; 0.000        ; 0.064      ; 0.979      ;
; 0.767 ; counter4:dev2|count[0]    ; counter4:dev2|count[1]    ; clock        ; clock       ; 0.000        ; 0.064      ; 0.999      ;
; 0.774 ; counter4:dev2|count[1]    ; counter4:dev2|overflow    ; clock        ; clock       ; 0.000        ; 0.062      ; 1.004      ;
; 0.866 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[4]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.098      ;
; 0.866 ; counter2p16:dev|count[13] ; counter2p16:dev|count[14] ; clock        ; clock       ; 0.000        ; 0.064      ; 1.098      ;
; 0.866 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[6]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.098      ;
; 0.867 ; counter2p16:dev|count[11] ; counter2p16:dev|count[12] ; clock        ; clock       ; 0.000        ; 0.064      ; 1.099      ;
; 0.871 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[3]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.103      ;
; 0.871 ; counter4:dev2|count[1]    ; counter2p16:dev|count[2]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.103      ;
; 0.872 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[5]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.104      ;
; 0.872 ; counter2p16:dev|count[12] ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.064      ; 1.104      ;
; 0.872 ; counter2p16:dev|count[10] ; counter2p16:dev|count[11] ; clock        ; clock       ; 0.000        ; 0.064      ; 1.104      ;
; 0.872 ; counter2p16:dev|count[14] ; counter2p16:dev|count[15] ; clock        ; clock       ; 0.000        ; 0.064      ; 1.104      ;
; 0.872 ; counter2p16:dev|count[9]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 0.000        ; 0.064      ; 1.104      ;
; 0.873 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.105      ;
; 0.873 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.105      ;
; 0.880 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[7]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.112      ;
; 0.880 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[5]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.112      ;
; 0.880 ; counter2p16:dev|count[13] ; counter2p16:dev|count[15] ; clock        ; clock       ; 0.000        ; 0.064      ; 1.112      ;
; 0.881 ; counter2p16:dev|count[11] ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.064      ; 1.113      ;
; 0.885 ; counter4:dev2|count[1]    ; counter2p16:dev|count[3]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.117      ;
; 0.886 ; counter2p16:dev|count[9]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 0.000        ; 0.064      ; 1.118      ;
; 0.887 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.119      ;
; 0.961 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[4]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.193      ;
; 0.962 ; counter2p16:dev|count[12] ; counter2p16:dev|count[14] ; clock        ; clock       ; 0.000        ; 0.064      ; 1.194      ;
; 0.962 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[6]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.194      ;
; 0.962 ; counter2p16:dev|count[10] ; counter2p16:dev|count[12] ; clock        ; clock       ; 0.000        ; 0.064      ; 1.194      ;
; 0.963 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 0.000        ; 0.064      ; 1.195      ;
; 0.970 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.202      ;
; 0.970 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[6]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.202      ;
; 0.971 ; counter2p16:dev|count[11] ; counter2p16:dev|count[14] ; clock        ; clock       ; 0.000        ; 0.064      ; 1.203      ;
; 0.975 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[5]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.207      ;
; 0.975 ; counter4:dev2|count[1]    ; counter2p16:dev|count[4]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.207      ;
; 0.976 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[7]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.208      ;
; 0.976 ; counter2p16:dev|count[12] ; counter2p16:dev|count[15] ; clock        ; clock       ; 0.000        ; 0.064      ; 1.208      ;
; 0.976 ; counter2p16:dev|count[10] ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.064      ; 1.208      ;
; 0.976 ; counter2p16:dev|count[9]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 0.000        ; 0.064      ; 1.208      ;
; 0.977 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 0.000        ; 0.064      ; 1.209      ;
; 0.977 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 0.000        ; 0.064      ; 1.209      ;
; 0.984 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.216      ;
; 0.984 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[7]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.216      ;
; 0.985 ; counter2p16:dev|count[11] ; counter2p16:dev|count[15] ; clock        ; clock       ; 0.000        ; 0.064      ; 1.217      ;
; 0.989 ; counter4:dev2|count[1]    ; counter2p16:dev|count[5]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.221      ;
; 0.990 ; counter2p16:dev|count[9]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.064      ; 1.222      ;
; 0.991 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 0.000        ; 0.064      ; 1.223      ;
; 1.028 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[7]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.260      ;
; 1.029 ; counter4:dev2|count[0]    ; counter2p16:dev|count[2]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.261      ;
; 1.065 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[6]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.297      ;
; 1.066 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.298      ;
; 1.066 ; counter2p16:dev|count[10] ; counter2p16:dev|count[14] ; clock        ; clock       ; 0.000        ; 0.064      ; 1.298      ;
; 1.067 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 0.000        ; 0.064      ; 1.299      ;
; 1.074 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 0.000        ; 0.064      ; 1.306      ;
; 1.074 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.306      ;
; 1.076 ; counter4:dev2|count[0]    ; counter2p16:dev|count[3]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.308      ;
; 1.079 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[7]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.311      ;
; 1.079 ; counter4:dev2|count[1]    ; counter2p16:dev|count[6]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.311      ;
; 1.080 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.312      ;
; 1.080 ; counter2p16:dev|count[10] ; counter2p16:dev|count[15] ; clock        ; clock       ; 0.000        ; 0.064      ; 1.312      ;
; 1.080 ; counter2p16:dev|count[9]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 0.000        ; 0.064      ; 1.312      ;
; 1.081 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.064      ; 1.313      ;
; 1.081 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 0.000        ; 0.064      ; 1.313      ;
; 1.082 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.314      ;
; 1.088 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 0.000        ; 0.064      ; 1.320      ;
; 1.088 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.320      ;
; 1.093 ; counter4:dev2|count[1]    ; counter2p16:dev|count[7]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.325      ;
; 1.094 ; counter2p16:dev|count[9]  ; counter2p16:dev|count[15] ; clock        ; clock       ; 0.000        ; 0.064      ; 1.326      ;
; 1.095 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.064      ; 1.327      ;
; 1.132 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.364      ;
; 1.133 ; counter4:dev2|count[0]    ; counter2p16:dev|count[4]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.365      ;
; 1.169 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.401      ;
; 1.170 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 0.000        ; 0.064      ; 1.402      ;
; 1.171 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 0.000        ; 0.064      ; 1.403      ;
; 1.178 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 0.000        ; 0.064      ; 1.410      ;
; 1.178 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 0.000        ; 0.064      ; 1.410      ;
; 1.180 ; counter4:dev2|count[0]    ; counter2p16:dev|count[5]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.412      ;
; 1.183 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.415      ;
; 1.183 ; counter4:dev2|count[1]    ; counter2p16:dev|count[8]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.415      ;
; 1.184 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 0.000        ; 0.064      ; 1.416      ;
; 1.185 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[15] ; clock        ; clock       ; 0.000        ; 0.064      ; 1.417      ;
; 1.185 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 0.000        ; 0.064      ; 1.417      ;
; 1.186 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 0.000        ; 0.064      ; 1.418      ;
; 1.192 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.064      ; 1.424      ;
; 1.192 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 0.000        ; 0.064      ; 1.424      ;
; 1.197 ; counter4:dev2|count[1]    ; counter2p16:dev|count[9]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.429      ;
+-------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'start_stop_RMch'                                                           ;
+-------+-----------+---------+-----------------+-----------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+-----------------+-----------------+--------------+------------+------------+
; 0.382 ; run       ; run     ; start_stop_RMch ; start_stop_RMch ; 0.000        ; 0.038      ; 0.588      ;
+-------+-----------+---------+-----------------+-----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width: 'clock'                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                      ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clock ; Rise       ; clock                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[10]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[11]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[12]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[13]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[14]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[15]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[2]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[3]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[4]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[5]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[6]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[7]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[8]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[9]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|overflow    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter4:dev2|count[0]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter4:dev2|count[1]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter4:dev2|overflow      ;
; 0.282  ; 0.468        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; counter4:dev2|overflow      ;
; 0.283  ; 0.469        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[10]   ;
; 0.283  ; 0.469        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[11]   ;
; 0.283  ; 0.469        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[12]   ;
; 0.283  ; 0.469        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[13]   ;
; 0.283  ; 0.469        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[14]   ;
; 0.283  ; 0.469        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[15]   ;
; 0.283  ; 0.469        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[2]    ;
; 0.283  ; 0.469        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[3]    ;
; 0.283  ; 0.469        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[4]    ;
; 0.283  ; 0.469        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[5]    ;
; 0.283  ; 0.469        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[6]    ;
; 0.283  ; 0.469        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[7]    ;
; 0.283  ; 0.469        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[8]    ;
; 0.283  ; 0.469        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[9]    ;
; 0.283  ; 0.469        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|overflow    ;
; 0.283  ; 0.469        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; counter4:dev2|count[0]      ;
; 0.283  ; 0.469        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; counter4:dev2|count[1]      ;
; 0.311  ; 0.529        ; 0.218          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[10]   ;
; 0.311  ; 0.529        ; 0.218          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[11]   ;
; 0.311  ; 0.529        ; 0.218          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[12]   ;
; 0.311  ; 0.529        ; 0.218          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[13]   ;
; 0.311  ; 0.529        ; 0.218          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[14]   ;
; 0.311  ; 0.529        ; 0.218          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[15]   ;
; 0.311  ; 0.529        ; 0.218          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[2]    ;
; 0.311  ; 0.529        ; 0.218          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[3]    ;
; 0.311  ; 0.529        ; 0.218          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[4]    ;
; 0.311  ; 0.529        ; 0.218          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[5]    ;
; 0.311  ; 0.529        ; 0.218          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[6]    ;
; 0.311  ; 0.529        ; 0.218          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[7]    ;
; 0.311  ; 0.529        ; 0.218          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[8]    ;
; 0.311  ; 0.529        ; 0.218          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[9]    ;
; 0.311  ; 0.529        ; 0.218          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|overflow    ;
; 0.311  ; 0.529        ; 0.218          ; High Pulse Width ; clock ; Rise       ; counter4:dev2|count[0]      ;
; 0.311  ; 0.529        ; 0.218          ; High Pulse Width ; clock ; Rise       ; counter4:dev2|count[1]      ;
; 0.312  ; 0.530        ; 0.218          ; High Pulse Width ; clock ; Rise       ; counter4:dev2|overflow      ;
; 0.423  ; 0.423        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|o               ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~inputclkctrl|inclk[0] ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~inputclkctrl|outclk   ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev2|overflow|clk           ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev2|count[0]|clk           ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev2|count[1]|clk           ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[10]|clk           ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[11]|clk           ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[12]|clk           ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[13]|clk           ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[14]|clk           ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[15]|clk           ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[2]|clk            ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[3]|clk            ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[4]|clk            ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[5]|clk            ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[6]|clk            ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[7]|clk            ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[8]|clk            ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[9]|clk            ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|overflow|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|i               ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev2|count[0]|clk           ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev2|count[1]|clk           ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[10]|clk           ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[11]|clk           ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[12]|clk           ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[13]|clk           ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[14]|clk           ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[15]|clk           ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[2]|clk            ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[3]|clk            ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[4]|clk            ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[5]|clk            ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[6]|clk            ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[7]|clk            ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[8]|clk            ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[9]|clk            ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|overflow|clk            ;
; 0.572  ; 0.572        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev2|overflow|clk           ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~inputclkctrl|inclk[0] ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~inputclkctrl|outclk   ;
; 0.577  ; 0.577        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|o               ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width: 'counter4:dev2|overflow'                                                                     ;
+--------+--------------+----------------+------------------+------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+------------------------+------------+----------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[1]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[2]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[3]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[4]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[5]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[6]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[7]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|counter4:counter|count[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|counter4:counter|count[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[0]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[1]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[2]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[3]              ;
; 0.209  ; 0.427        ; 0.218          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[1]                    ;
; 0.209  ; 0.427        ; 0.218          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[2]                    ;
; 0.209  ; 0.427        ; 0.218          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[3]                    ;
; 0.209  ; 0.427        ; 0.218          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[4]                    ;
; 0.209  ; 0.427        ; 0.218          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[5]                    ;
; 0.209  ; 0.427        ; 0.218          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[6]                    ;
; 0.209  ; 0.427        ; 0.218          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[7]                    ;
; 0.209  ; 0.427        ; 0.218          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|counter4:counter|count[0] ;
; 0.209  ; 0.427        ; 0.218          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|counter4:counter|count[1] ;
; 0.209  ; 0.427        ; 0.218          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[0]              ;
; 0.209  ; 0.427        ; 0.218          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[1]              ;
; 0.209  ; 0.427        ; 0.218          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[2]              ;
; 0.209  ; 0.427        ; 0.218          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[3]              ;
; 0.383  ; 0.569        ; 0.186          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[2]                    ;
; 0.383  ; 0.569        ; 0.186          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[5]                    ;
; 0.383  ; 0.569        ; 0.186          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[6]                    ;
; 0.384  ; 0.570        ; 0.186          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[1]                    ;
; 0.384  ; 0.570        ; 0.186          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[3]                    ;
; 0.384  ; 0.570        ; 0.186          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[4]                    ;
; 0.384  ; 0.570        ; 0.186          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[7]                    ;
; 0.384  ; 0.570        ; 0.186          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|counter4:counter|count[0] ;
; 0.384  ; 0.570        ; 0.186          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|counter4:counter|count[1] ;
; 0.384  ; 0.570        ; 0.186          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[0]              ;
; 0.384  ; 0.570        ; 0.186          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[1]              ;
; 0.384  ; 0.570        ; 0.186          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[2]              ;
; 0.384  ; 0.570        ; 0.186          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[3]              ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|LED[1]|clk                        ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|LED[2]|clk                        ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|LED[3]|clk                        ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|LED[4]|clk                        ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|LED[5]|clk                        ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|LED[6]|clk                        ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|LED[7]|clk                        ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|counter|count[0]|clk              ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|counter|count[1]|clk              ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|selecters[0]|clk                  ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|selecters[1]|clk                  ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|selecters[2]|clk                  ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|selecters[3]|clk                  ;
; 0.473  ; 0.473        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; dev2|overflow~clkctrl|inclk[0]         ;
; 0.473  ; 0.473        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; dev2|overflow~clkctrl|outclk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; dev2|overflow|q                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; dev2|overflow|q                        ;
; 0.526  ; 0.526        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; dev2|overflow~clkctrl|inclk[0]         ;
; 0.526  ; 0.526        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; dev2|overflow~clkctrl|outclk           ;
; 0.529  ; 0.529        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|LED[2]|clk                        ;
; 0.529  ; 0.529        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|LED[5]|clk                        ;
; 0.529  ; 0.529        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|LED[6]|clk                        ;
; 0.530  ; 0.530        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|LED[1]|clk                        ;
; 0.530  ; 0.530        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|LED[3]|clk                        ;
; 0.530  ; 0.530        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|LED[4]|clk                        ;
; 0.530  ; 0.530        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|LED[7]|clk                        ;
; 0.530  ; 0.530        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|counter|count[0]|clk              ;
; 0.530  ; 0.530        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|counter|count[1]|clk              ;
; 0.530  ; 0.530        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|selecters[0]|clk                  ;
; 0.530  ; 0.530        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|selecters[1]|clk                  ;
; 0.530  ; 0.530        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|selecters[2]|clk                  ;
; 0.530  ; 0.530        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|selecters[3]|clk                  ;
+--------+--------------+----------------+------------------+------------------------+------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width: 'counter2p16:dev|overflow'                                                    ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c0|overflow ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; start_stop_RMch       ;
; 0.158  ; 0.376        ; 0.218          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[0] ;
; 0.158  ; 0.376        ; 0.218          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[1] ;
; 0.158  ; 0.376        ; 0.218          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[2] ;
; 0.158  ; 0.376        ; 0.218          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[3] ;
; 0.158  ; 0.376        ; 0.218          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c0|overflow ;
; 0.244  ; 0.462        ; 0.218          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; start_stop_RMch       ;
; 0.351  ; 0.537        ; 0.186          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; start_stop_RMch       ;
; 0.418  ; 0.418        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c0|count[0]|clk       ;
; 0.418  ; 0.418        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c0|count[1]|clk       ;
; 0.418  ; 0.418        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c0|count[2]|clk       ;
; 0.418  ; 0.418        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c0|count[3]|clk       ;
; 0.418  ; 0.418        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c0|overflow|clk       ;
; 0.420  ; 0.420        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; plus~clkctrl|inclk[0] ;
; 0.420  ; 0.420        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; plus~clkctrl|outclk   ;
; 0.434  ; 0.620        ; 0.186          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[0] ;
; 0.434  ; 0.620        ; 0.186          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[1] ;
; 0.434  ; 0.620        ; 0.186          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[2] ;
; 0.434  ; 0.620        ; 0.186          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[3] ;
; 0.434  ; 0.620        ; 0.186          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c0|overflow ;
; 0.471  ; 0.471        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; plus|combout          ;
; 0.491  ; 0.491        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; plus|datad            ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; start_stop_RMch|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; dev|overflow|q        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; dev|overflow|q        ;
; 0.503  ; 0.503        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; start_stop_RMch|clk   ;
; 0.508  ; 0.508        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; plus|datad            ;
; 0.528  ; 0.528        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; plus|combout          ;
; 0.579  ; 0.579        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; plus~clkctrl|inclk[0] ;
; 0.579  ; 0.579        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; plus~clkctrl|outclk   ;
; 0.580  ; 0.580        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c0|count[0]|clk       ;
; 0.580  ; 0.580        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c0|count[1]|clk       ;
; 0.580  ; 0.580        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c0|count[2]|clk       ;
; 0.580  ; 0.580        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c0|count[3]|clk       ;
; 0.580  ; 0.580        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c0|overflow|clk       ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width: 'counter10:c0|overflow'                                                           ;
+--------+--------------+----------------+------------------+-----------------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                 ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-----------------------+------------+------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter10:c0|overflow ; Rise       ; counter10:c1|count[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter10:c0|overflow ; Rise       ; counter10:c1|count[1]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter10:c0|overflow ; Rise       ; counter10:c1|count[2]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter10:c0|overflow ; Rise       ; counter10:c1|count[3]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter10:c0|overflow ; Rise       ; counter10:c1|overflow        ;
; 0.203  ; 0.421        ; 0.218          ; High Pulse Width ; counter10:c0|overflow ; Rise       ; counter10:c1|count[0]        ;
; 0.203  ; 0.421        ; 0.218          ; High Pulse Width ; counter10:c0|overflow ; Rise       ; counter10:c1|count[1]        ;
; 0.203  ; 0.421        ; 0.218          ; High Pulse Width ; counter10:c0|overflow ; Rise       ; counter10:c1|count[2]        ;
; 0.203  ; 0.421        ; 0.218          ; High Pulse Width ; counter10:c0|overflow ; Rise       ; counter10:c1|count[3]        ;
; 0.203  ; 0.421        ; 0.218          ; High Pulse Width ; counter10:c0|overflow ; Rise       ; counter10:c1|overflow        ;
; 0.389  ; 0.575        ; 0.186          ; Low Pulse Width  ; counter10:c0|overflow ; Rise       ; counter10:c1|count[0]        ;
; 0.389  ; 0.575        ; 0.186          ; Low Pulse Width  ; counter10:c0|overflow ; Rise       ; counter10:c1|count[1]        ;
; 0.389  ; 0.575        ; 0.186          ; Low Pulse Width  ; counter10:c0|overflow ; Rise       ; counter10:c1|count[2]        ;
; 0.389  ; 0.575        ; 0.186          ; Low Pulse Width  ; counter10:c0|overflow ; Rise       ; counter10:c1|count[3]        ;
; 0.389  ; 0.575        ; 0.186          ; Low Pulse Width  ; counter10:c0|overflow ; Rise       ; counter10:c1|overflow        ;
; 0.463  ; 0.463        ; 0.000          ; High Pulse Width ; counter10:c0|overflow ; Rise       ; c1|count[0]|clk              ;
; 0.463  ; 0.463        ; 0.000          ; High Pulse Width ; counter10:c0|overflow ; Rise       ; c1|count[1]|clk              ;
; 0.463  ; 0.463        ; 0.000          ; High Pulse Width ; counter10:c0|overflow ; Rise       ; c1|count[2]|clk              ;
; 0.463  ; 0.463        ; 0.000          ; High Pulse Width ; counter10:c0|overflow ; Rise       ; c1|count[3]|clk              ;
; 0.463  ; 0.463        ; 0.000          ; High Pulse Width ; counter10:c0|overflow ; Rise       ; c1|overflow|clk              ;
; 0.467  ; 0.467        ; 0.000          ; High Pulse Width ; counter10:c0|overflow ; Rise       ; c0|overflow~clkctrl|inclk[0] ;
; 0.467  ; 0.467        ; 0.000          ; High Pulse Width ; counter10:c0|overflow ; Rise       ; c0|overflow~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter10:c0|overflow ; Rise       ; c0|overflow|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter10:c0|overflow ; Rise       ; c0|overflow|q                ;
; 0.532  ; 0.532        ; 0.000          ; Low Pulse Width  ; counter10:c0|overflow ; Rise       ; c0|overflow~clkctrl|inclk[0] ;
; 0.532  ; 0.532        ; 0.000          ; Low Pulse Width  ; counter10:c0|overflow ; Rise       ; c0|overflow~clkctrl|outclk   ;
; 0.535  ; 0.535        ; 0.000          ; Low Pulse Width  ; counter10:c0|overflow ; Rise       ; c1|count[0]|clk              ;
; 0.535  ; 0.535        ; 0.000          ; Low Pulse Width  ; counter10:c0|overflow ; Rise       ; c1|count[1]|clk              ;
; 0.535  ; 0.535        ; 0.000          ; Low Pulse Width  ; counter10:c0|overflow ; Rise       ; c1|count[2]|clk              ;
; 0.535  ; 0.535        ; 0.000          ; Low Pulse Width  ; counter10:c0|overflow ; Rise       ; c1|count[3]|clk              ;
; 0.535  ; 0.535        ; 0.000          ; Low Pulse Width  ; counter10:c0|overflow ; Rise       ; c1|overflow|clk              ;
+--------+--------------+----------------+------------------+-----------------------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width: 'counter10:c1|overflow'                                                           ;
+--------+--------------+----------------+------------------+-----------------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                 ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-----------------------+------------+------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter10:c1|overflow ; Rise       ; counter10:c2|count[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter10:c1|overflow ; Rise       ; counter10:c2|count[1]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter10:c1|overflow ; Rise       ; counter10:c2|count[2]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter10:c1|overflow ; Rise       ; counter10:c2|count[3]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter10:c1|overflow ; Rise       ; counter10:c2|overflow        ;
; 0.187  ; 0.405        ; 0.218          ; High Pulse Width ; counter10:c1|overflow ; Rise       ; counter10:c2|count[0]        ;
; 0.187  ; 0.405        ; 0.218          ; High Pulse Width ; counter10:c1|overflow ; Rise       ; counter10:c2|count[1]        ;
; 0.187  ; 0.405        ; 0.218          ; High Pulse Width ; counter10:c1|overflow ; Rise       ; counter10:c2|count[2]        ;
; 0.187  ; 0.405        ; 0.218          ; High Pulse Width ; counter10:c1|overflow ; Rise       ; counter10:c2|count[3]        ;
; 0.187  ; 0.405        ; 0.218          ; High Pulse Width ; counter10:c1|overflow ; Rise       ; counter10:c2|overflow        ;
; 0.404  ; 0.590        ; 0.186          ; Low Pulse Width  ; counter10:c1|overflow ; Rise       ; counter10:c2|count[0]        ;
; 0.404  ; 0.590        ; 0.186          ; Low Pulse Width  ; counter10:c1|overflow ; Rise       ; counter10:c2|count[1]        ;
; 0.404  ; 0.590        ; 0.186          ; Low Pulse Width  ; counter10:c1|overflow ; Rise       ; counter10:c2|count[2]        ;
; 0.404  ; 0.590        ; 0.186          ; Low Pulse Width  ; counter10:c1|overflow ; Rise       ; counter10:c2|count[3]        ;
; 0.404  ; 0.590        ; 0.186          ; Low Pulse Width  ; counter10:c1|overflow ; Rise       ; counter10:c2|overflow        ;
; 0.447  ; 0.447        ; 0.000          ; High Pulse Width ; counter10:c1|overflow ; Rise       ; c2|count[0]|clk              ;
; 0.447  ; 0.447        ; 0.000          ; High Pulse Width ; counter10:c1|overflow ; Rise       ; c2|count[1]|clk              ;
; 0.447  ; 0.447        ; 0.000          ; High Pulse Width ; counter10:c1|overflow ; Rise       ; c2|count[2]|clk              ;
; 0.447  ; 0.447        ; 0.000          ; High Pulse Width ; counter10:c1|overflow ; Rise       ; c2|count[3]|clk              ;
; 0.447  ; 0.447        ; 0.000          ; High Pulse Width ; counter10:c1|overflow ; Rise       ; c2|overflow|clk              ;
; 0.452  ; 0.452        ; 0.000          ; High Pulse Width ; counter10:c1|overflow ; Rise       ; c1|overflow~clkctrl|inclk[0] ;
; 0.452  ; 0.452        ; 0.000          ; High Pulse Width ; counter10:c1|overflow ; Rise       ; c1|overflow~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter10:c1|overflow ; Rise       ; c1|overflow|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter10:c1|overflow ; Rise       ; c1|overflow|q                ;
; 0.546  ; 0.546        ; 0.000          ; Low Pulse Width  ; counter10:c1|overflow ; Rise       ; c1|overflow~clkctrl|inclk[0] ;
; 0.546  ; 0.546        ; 0.000          ; Low Pulse Width  ; counter10:c1|overflow ; Rise       ; c1|overflow~clkctrl|outclk   ;
; 0.550  ; 0.550        ; 0.000          ; Low Pulse Width  ; counter10:c1|overflow ; Rise       ; c2|count[0]|clk              ;
; 0.550  ; 0.550        ; 0.000          ; Low Pulse Width  ; counter10:c1|overflow ; Rise       ; c2|count[1]|clk              ;
; 0.550  ; 0.550        ; 0.000          ; Low Pulse Width  ; counter10:c1|overflow ; Rise       ; c2|count[2]|clk              ;
; 0.550  ; 0.550        ; 0.000          ; Low Pulse Width  ; counter10:c1|overflow ; Rise       ; c2|count[3]|clk              ;
; 0.550  ; 0.550        ; 0.000          ; Low Pulse Width  ; counter10:c1|overflow ; Rise       ; c2|overflow|clk              ;
+--------+--------------+----------------+------------------+-----------------------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width: 'counter10:c2|overflow'                                                           ;
+--------+--------------+----------------+------------------+-----------------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                 ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-----------------------+------------+------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter10:c2|overflow ; Rise       ; counter10:c3|count[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter10:c2|overflow ; Rise       ; counter10:c3|count[1]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter10:c2|overflow ; Rise       ; counter10:c3|count[2]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter10:c2|overflow ; Rise       ; counter10:c3|count[3]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter10:c2|overflow ; Rise       ; counter10:c3|overflow        ;
; 0.227  ; 0.445        ; 0.218          ; High Pulse Width ; counter10:c2|overflow ; Rise       ; counter10:c3|count[0]        ;
; 0.227  ; 0.445        ; 0.218          ; High Pulse Width ; counter10:c2|overflow ; Rise       ; counter10:c3|count[1]        ;
; 0.227  ; 0.445        ; 0.218          ; High Pulse Width ; counter10:c2|overflow ; Rise       ; counter10:c3|count[2]        ;
; 0.227  ; 0.445        ; 0.218          ; High Pulse Width ; counter10:c2|overflow ; Rise       ; counter10:c3|count[3]        ;
; 0.227  ; 0.445        ; 0.218          ; High Pulse Width ; counter10:c2|overflow ; Rise       ; counter10:c3|overflow        ;
; 0.367  ; 0.553        ; 0.186          ; Low Pulse Width  ; counter10:c2|overflow ; Rise       ; counter10:c3|count[0]        ;
; 0.367  ; 0.553        ; 0.186          ; Low Pulse Width  ; counter10:c2|overflow ; Rise       ; counter10:c3|count[1]        ;
; 0.367  ; 0.553        ; 0.186          ; Low Pulse Width  ; counter10:c2|overflow ; Rise       ; counter10:c3|count[2]        ;
; 0.367  ; 0.553        ; 0.186          ; Low Pulse Width  ; counter10:c2|overflow ; Rise       ; counter10:c3|count[3]        ;
; 0.367  ; 0.553        ; 0.186          ; Low Pulse Width  ; counter10:c2|overflow ; Rise       ; counter10:c3|overflow        ;
; 0.487  ; 0.487        ; 0.000          ; High Pulse Width ; counter10:c2|overflow ; Rise       ; c3|count[0]|clk              ;
; 0.487  ; 0.487        ; 0.000          ; High Pulse Width ; counter10:c2|overflow ; Rise       ; c3|count[1]|clk              ;
; 0.487  ; 0.487        ; 0.000          ; High Pulse Width ; counter10:c2|overflow ; Rise       ; c3|count[2]|clk              ;
; 0.487  ; 0.487        ; 0.000          ; High Pulse Width ; counter10:c2|overflow ; Rise       ; c3|count[3]|clk              ;
; 0.487  ; 0.487        ; 0.000          ; High Pulse Width ; counter10:c2|overflow ; Rise       ; c3|overflow|clk              ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; counter10:c2|overflow ; Rise       ; c2|overflow~clkctrl|inclk[0] ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; counter10:c2|overflow ; Rise       ; c2|overflow~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter10:c2|overflow ; Rise       ; c2|overflow|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter10:c2|overflow ; Rise       ; c2|overflow|q                ;
; 0.508  ; 0.508        ; 0.000          ; Low Pulse Width  ; counter10:c2|overflow ; Rise       ; c2|overflow~clkctrl|inclk[0] ;
; 0.508  ; 0.508        ; 0.000          ; Low Pulse Width  ; counter10:c2|overflow ; Rise       ; c2|overflow~clkctrl|outclk   ;
; 0.513  ; 0.513        ; 0.000          ; Low Pulse Width  ; counter10:c2|overflow ; Rise       ; c3|count[0]|clk              ;
; 0.513  ; 0.513        ; 0.000          ; Low Pulse Width  ; counter10:c2|overflow ; Rise       ; c3|count[1]|clk              ;
; 0.513  ; 0.513        ; 0.000          ; Low Pulse Width  ; counter10:c2|overflow ; Rise       ; c3|count[2]|clk              ;
; 0.513  ; 0.513        ; 0.000          ; Low Pulse Width  ; counter10:c2|overflow ; Rise       ; c3|count[3]|clk              ;
; 0.513  ; 0.513        ; 0.000          ; Low Pulse Width  ; counter10:c2|overflow ; Rise       ; c3|overflow|clk              ;
+--------+--------------+----------------+------------------+-----------------------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width: 'start_stop_RMch'                                                ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target            ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; start_stop_RMch ; Rise       ; run               ;
; 0.293  ; 0.511        ; 0.218          ; High Pulse Width ; start_stop_RMch ; Rise       ; run               ;
; 0.302  ; 0.488        ; 0.186          ; Low Pulse Width  ; start_stop_RMch ; Rise       ; run               ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; start_stop_RMch ; Rise       ; run|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_stop_RMch ; Rise       ; start_stop_RMch|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_stop_RMch ; Rise       ; start_stop_RMch|q ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; start_stop_RMch ; Rise       ; run|clk           ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Times                                                                                   ;
+------------+--------------------------+-------+-------+------------+--------------------------+
; Data Port  ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+------------+--------------------------+-------+-------+------------+--------------------------+
; start_stop ; counter2p16:dev|overflow ; 3.491 ; 3.714 ; Rise       ; counter2p16:dev|overflow ;
+------------+--------------------------+-------+-------+------------+--------------------------+


+-------------------------------------------------------------------------------------------------+
; Hold Times                                                                                      ;
+------------+--------------------------+--------+--------+------------+--------------------------+
; Data Port  ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference          ;
+------------+--------------------------+--------+--------+------------+--------------------------+
; start_stop ; counter2p16:dev|overflow ; -3.134 ; -3.351 ; Rise       ; counter2p16:dev|overflow ;
+------------+--------------------------+--------+--------+------------+--------------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------+------------------------+-------+-------+------------+------------------------+
; Data Port     ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference        ;
+---------------+------------------------+-------+-------+------------+------------------------+
; overflow      ; counter10:c2|overflow  ; 6.309 ; 6.130 ; Rise       ; counter10:c2|overflow  ;
; LED[*]        ; counter4:dev2|overflow ; 8.001 ; 7.707 ; Rise       ; counter4:dev2|overflow ;
;  LED[1]       ; counter4:dev2|overflow ; 7.671 ; 7.395 ; Rise       ; counter4:dev2|overflow ;
;  LED[2]       ; counter4:dev2|overflow ; 8.001 ; 7.707 ; Rise       ; counter4:dev2|overflow ;
;  LED[3]       ; counter4:dev2|overflow ; 7.830 ; 7.539 ; Rise       ; counter4:dev2|overflow ;
;  LED[4]       ; counter4:dev2|overflow ; 6.896 ; 6.771 ; Rise       ; counter4:dev2|overflow ;
;  LED[5]       ; counter4:dev2|overflow ; 6.964 ; 6.772 ; Rise       ; counter4:dev2|overflow ;
;  LED[6]       ; counter4:dev2|overflow ; 7.037 ; 6.887 ; Rise       ; counter4:dev2|overflow ;
;  LED[7]       ; counter4:dev2|overflow ; 7.101 ; 6.966 ; Rise       ; counter4:dev2|overflow ;
; selecters[*]  ; counter4:dev2|overflow ; 7.478 ; 7.266 ; Rise       ; counter4:dev2|overflow ;
;  selecters[0] ; counter4:dev2|overflow ; 7.096 ; 6.954 ; Rise       ; counter4:dev2|overflow ;
;  selecters[1] ; counter4:dev2|overflow ; 7.345 ; 7.157 ; Rise       ; counter4:dev2|overflow ;
;  selecters[2] ; counter4:dev2|overflow ; 7.268 ; 7.091 ; Rise       ; counter4:dev2|overflow ;
;  selecters[3] ; counter4:dev2|overflow ; 7.478 ; 7.266 ; Rise       ; counter4:dev2|overflow ;
+---------------+------------------------+-------+-------+------------+------------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------+------------------------+-------+-------+------------+------------------------+
; Data Port     ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference        ;
+---------------+------------------------+-------+-------+------------+------------------------+
; overflow      ; counter10:c2|overflow  ; 6.044 ; 5.869 ; Rise       ; counter10:c2|overflow  ;
; LED[*]        ; counter4:dev2|overflow ; 6.607 ; 6.485 ; Rise       ; counter4:dev2|overflow ;
;  LED[1]       ; counter4:dev2|overflow ; 7.351 ; 7.085 ; Rise       ; counter4:dev2|overflow ;
;  LED[2]       ; counter4:dev2|overflow ; 7.667 ; 7.383 ; Rise       ; counter4:dev2|overflow ;
;  LED[3]       ; counter4:dev2|overflow ; 7.503 ; 7.223 ; Rise       ; counter4:dev2|overflow ;
;  LED[4]       ; counter4:dev2|overflow ; 6.607 ; 6.485 ; Rise       ; counter4:dev2|overflow ;
;  LED[5]       ; counter4:dev2|overflow ; 6.672 ; 6.485 ; Rise       ; counter4:dev2|overflow ;
;  LED[6]       ; counter4:dev2|overflow ; 6.742 ; 6.595 ; Rise       ; counter4:dev2|overflow ;
;  LED[7]       ; counter4:dev2|overflow ; 6.804 ; 6.672 ; Rise       ; counter4:dev2|overflow ;
; selecters[*]  ; counter4:dev2|overflow ; 6.799 ; 6.660 ; Rise       ; counter4:dev2|overflow ;
;  selecters[0] ; counter4:dev2|overflow ; 6.799 ; 6.660 ; Rise       ; counter4:dev2|overflow ;
;  selecters[1] ; counter4:dev2|overflow ; 7.037 ; 6.855 ; Rise       ; counter4:dev2|overflow ;
;  selecters[2] ; counter4:dev2|overflow ; 6.962 ; 6.790 ; Rise       ; counter4:dev2|overflow ;
;  selecters[3] ; counter4:dev2|overflow ; 7.164 ; 6.959 ; Rise       ; counter4:dev2|overflow ;
+---------------+------------------------+-------+-------+------------+------------------------+


-----------------------------------------------
; Slow 1200mV -40C Model Metastability Report ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------+
; Fast 1200mV -40C Model Setup Summary              ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; counter4:dev2|overflow   ; -0.431 ; -2.456        ;
; clock                    ; -0.270 ; -1.500        ;
; counter10:c2|overflow    ; 0.326  ; 0.000         ;
; counter10:c0|overflow    ; 0.341  ; 0.000         ;
; counter2p16:dev|overflow ; 0.356  ; 0.000         ;
; counter10:c1|overflow    ; 0.358  ; 0.000         ;
; start_stop_RMch          ; 0.642  ; 0.000         ;
+--------------------------+--------+---------------+


+--------------------------------------------------+
; Fast 1200mV -40C Model Hold Summary              ;
+--------------------------+-------+---------------+
; Clock                    ; Slack ; End Point TNS ;
+--------------------------+-------+---------------+
; counter10:c0|overflow    ; 0.178 ; 0.000         ;
; counter10:c1|overflow    ; 0.178 ; 0.000         ;
; counter2p16:dev|overflow ; 0.178 ; 0.000         ;
; counter4:dev2|overflow   ; 0.178 ; 0.000         ;
; counter10:c2|overflow    ; 0.179 ; 0.000         ;
; clock                    ; 0.182 ; 0.000         ;
; start_stop_RMch          ; 0.197 ; 0.000         ;
+--------------------------+-------+---------------+


-------------------------------------------
; Fast 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Fast 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width Summary ;
+--------------------------+--------+----------------+
; Clock                    ; Slack  ; End Point TNS  ;
+--------------------------+--------+----------------+
; clock                    ; -3.000 ; -21.934        ;
; counter4:dev2|overflow   ; -1.000 ; -13.000        ;
; counter2p16:dev|overflow ; -1.000 ; -6.000         ;
; counter10:c0|overflow    ; -1.000 ; -5.000         ;
; counter10:c1|overflow    ; -1.000 ; -5.000         ;
; counter10:c2|overflow    ; -1.000 ; -5.000         ;
; start_stop_RMch          ; -1.000 ; -1.000         ;
+--------------------------+--------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'counter4:dev2|overflow'                                                                                                             ;
+--------+----------------------------------------+---------------------+--------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node             ; Launch Clock             ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+---------------------+--------------------------+------------------------+--------------+------------+------------+
; -0.431 ; counter10:c0|count[3]                  ; LED4set:gath|LED[1] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.388     ; 1.031      ;
; -0.393 ; counter10:c0|count[3]                  ; LED4set:gath|LED[7] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.388     ; 0.993      ;
; -0.390 ; counter10:c0|count[3]                  ; LED4set:gath|LED[4] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.388     ; 0.990      ;
; -0.387 ; counter10:c0|count[0]                  ; LED4set:gath|LED[4] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.388     ; 0.987      ;
; -0.384 ; counter10:c0|count[1]                  ; LED4set:gath|LED[3] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.388     ; 0.984      ;
; -0.370 ; counter10:c0|count[3]                  ; LED4set:gath|LED[3] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.388     ; 0.970      ;
; -0.365 ; counter10:c0|count[0]                  ; LED4set:gath|LED[7] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.388     ; 0.965      ;
; -0.346 ; counter10:c0|count[1]                  ; LED4set:gath|LED[1] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.388     ; 0.946      ;
; -0.330 ; counter10:c0|count[1]                  ; LED4set:gath|LED[4] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.388     ; 0.930      ;
; -0.324 ; counter10:c0|count[0]                  ; LED4set:gath|LED[1] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.388     ; 0.924      ;
; -0.307 ; counter10:c0|count[1]                  ; LED4set:gath|LED[7] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.388     ; 0.907      ;
; -0.306 ; counter10:c0|count[2]                  ; LED4set:gath|LED[2] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.382     ; 0.912      ;
; -0.296 ; counter10:c0|count[0]                  ; LED4set:gath|LED[3] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.388     ; 0.896      ;
; -0.295 ; counter10:c0|count[2]                  ; LED4set:gath|LED[5] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.382     ; 0.901      ;
; -0.266 ; counter10:c0|count[1]                  ; LED4set:gath|LED[2] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.382     ; 0.872      ;
; -0.260 ; counter10:c0|count[2]                  ; LED4set:gath|LED[1] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.388     ; 0.860      ;
; -0.257 ; counter10:c0|count[3]                  ; LED4set:gath|LED[6] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.382     ; 0.863      ;
; -0.248 ; counter10:c0|count[1]                  ; LED4set:gath|LED[5] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.382     ; 0.854      ;
; -0.244 ; counter10:c0|count[2]                  ; LED4set:gath|LED[6] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.382     ; 0.850      ;
; -0.239 ; counter10:c0|count[2]                  ; LED4set:gath|LED[4] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.388     ; 0.839      ;
; -0.230 ; counter10:c0|count[2]                  ; LED4set:gath|LED[7] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.388     ; 0.830      ;
; -0.218 ; counter10:c0|count[2]                  ; LED4set:gath|LED[3] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.388     ; 0.818      ;
; -0.175 ; counter10:c0|count[1]                  ; LED4set:gath|LED[6] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.382     ; 0.781      ;
; -0.174 ; counter10:c0|count[3]                  ; LED4set:gath|LED[5] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.382     ; 0.780      ;
; -0.171 ; counter10:c0|count[0]                  ; LED4set:gath|LED[2] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.382     ; 0.777      ;
; -0.148 ; counter10:c0|count[0]                  ; LED4set:gath|LED[6] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.382     ; 0.754      ;
; -0.141 ; counter10:c0|count[0]                  ; LED4set:gath|LED[5] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.382     ; 0.747      ;
; -0.139 ; counter10:c0|count[3]                  ; LED4set:gath|LED[2] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.382     ; 0.745      ;
; -0.136 ; counter10:c2|count[3]                  ; LED4set:gath|LED[1] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.169      ; 1.293      ;
; -0.136 ; counter10:c1|count[0]                  ; LED4set:gath|LED[7] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.160      ; 1.284      ;
; -0.097 ; counter10:c1|count[2]                  ; LED4set:gath|LED[7] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.160      ; 1.245      ;
; -0.021 ; counter10:c1|count[1]                  ; LED4set:gath|LED[5] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.166      ; 1.175      ;
; -0.008 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|LED[6] ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 1.000        ; -0.040     ; 0.956      ;
; 0.000  ; counter10:c1|count[1]                  ; LED4set:gath|LED[3] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.160      ; 1.148      ;
; 0.001  ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|LED[2] ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 1.000        ; -0.040     ; 0.947      ;
; 0.001  ; counter10:c1|count[1]                  ; LED4set:gath|LED[7] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.160      ; 1.147      ;
; 0.008  ; counter10:c2|count[2]                  ; LED4set:gath|LED[1] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.169      ; 1.149      ;
; 0.012  ; counter10:c1|count[0]                  ; LED4set:gath|LED[6] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.166      ; 1.142      ;
; 0.015  ; counter10:c1|count[2]                  ; LED4set:gath|LED[5] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.166      ; 1.139      ;
; 0.016  ; counter10:c2|count[0]                  ; LED4set:gath|LED[6] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.175      ; 1.147      ;
; 0.017  ; counter10:c2|count[3]                  ; LED4set:gath|LED[7] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.169      ; 1.140      ;
; 0.019  ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|LED[5] ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 1.000        ; -0.040     ; 0.929      ;
; 0.031  ; counter10:c2|count[0]                  ; LED4set:gath|LED[1] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.169      ; 1.126      ;
; 0.035  ; counter10:c2|count[3]                  ; LED4set:gath|LED[4] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.169      ; 1.122      ;
; 0.036  ; counter10:c1|count[1]                  ; LED4set:gath|LED[1] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.160      ; 1.112      ;
; 0.038  ; counter10:c1|count[2]                  ; LED4set:gath|LED[3] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.160      ; 1.110      ;
; 0.038  ; counter10:c1|count[3]                  ; LED4set:gath|LED[1] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.160      ; 1.110      ;
; 0.042  ; counter10:c2|count[3]                  ; LED4set:gath|LED[3] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.169      ; 1.115      ;
; 0.045  ; counter10:c1|count[3]                  ; LED4set:gath|LED[4] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.160      ; 1.103      ;
; 0.049  ; counter10:c1|count[1]                  ; LED4set:gath|LED[4] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.160      ; 1.099      ;
; 0.063  ; counter10:c2|count[1]                  ; LED4set:gath|LED[6] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.175      ; 1.100      ;
; 0.066  ; counter10:c1|count[3]                  ; LED4set:gath|LED[7] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.160      ; 1.082      ;
; 0.071  ; counter10:c2|count[1]                  ; LED4set:gath|LED[5] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.175      ; 1.092      ;
; 0.072  ; counter10:c2|count[1]                  ; LED4set:gath|LED[2] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.175      ; 1.091      ;
; 0.073  ; counter10:c2|count[1]                  ; LED4set:gath|LED[1] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.169      ; 1.084      ;
; 0.073  ; counter10:c2|count[1]                  ; LED4set:gath|LED[7] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.169      ; 1.084      ;
; 0.073  ; counter10:c1|count[1]                  ; LED4set:gath|LED[2] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.166      ; 1.081      ;
; 0.073  ; counter10:c1|count[1]                  ; LED4set:gath|LED[6] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.166      ; 1.081      ;
; 0.080  ; counter10:c2|count[2]                  ; LED4set:gath|LED[5] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.175      ; 1.083      ;
; 0.080  ; counter10:c2|count[2]                  ; LED4set:gath|LED[2] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.175      ; 1.083      ;
; 0.090  ; counter10:c2|count[1]                  ; LED4set:gath|LED[3] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.169      ; 1.067      ;
; 0.090  ; counter10:c1|count[3]                  ; LED4set:gath|LED[2] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.166      ; 1.064      ;
; 0.095  ; counter10:c2|count[3]                  ; LED4set:gath|LED[5] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.175      ; 1.068      ;
; 0.096  ; counter10:c2|count[0]                  ; LED4set:gath|LED[3] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.169      ; 1.061      ;
; 0.097  ; counter10:c2|count[0]                  ; LED4set:gath|LED[2] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.175      ; 1.066      ;
; 0.098  ; counter10:c2|count[0]                  ; LED4set:gath|LED[7] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.169      ; 1.059      ;
; 0.099  ; counter10:c2|count[0]                  ; LED4set:gath|LED[4] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.169      ; 1.058      ;
; 0.111  ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|LED[4] ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 1.000        ; -0.036     ; 0.841      ;
; 0.112  ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|LED[7] ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 1.000        ; -0.036     ; 0.840      ;
; 0.113  ; counter10:c1|count[3]                  ; LED4set:gath|LED[6] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.166      ; 1.041      ;
; 0.121  ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|LED[6] ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 1.000        ; -0.040     ; 0.827      ;
; 0.121  ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|LED[2] ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 1.000        ; -0.040     ; 0.827      ;
; 0.121  ; counter10:c1|count[2]                  ; LED4set:gath|LED[2] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.166      ; 1.033      ;
; 0.129  ; counter10:c1|count[0]                  ; LED4set:gath|LED[3] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.160      ; 1.019      ;
; 0.134  ; counter10:c3|count[1]                  ; LED4set:gath|LED[1] ; counter10:c2|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.294      ; 1.148      ;
; 0.137  ; counter10:c2|count[2]                  ; LED4set:gath|LED[6] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.175      ; 1.026      ;
; 0.143  ; counter10:c1|count[0]                  ; LED4set:gath|LED[4] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.160      ; 1.005      ;
; 0.145  ; counter10:c3|count[0]                  ; LED4set:gath|LED[1] ; counter10:c2|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.294      ; 1.137      ;
; 0.148  ; counter10:c1|count[0]                  ; LED4set:gath|LED[5] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.166      ; 1.006      ;
; 0.152  ; counter10:c3|count[1]                  ; LED4set:gath|LED[5] ; counter10:c2|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.300      ; 1.136      ;
; 0.159  ; counter10:c2|count[2]                  ; LED4set:gath|LED[4] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.169      ; 0.998      ;
; 0.162  ; counter10:c1|count[0]                  ; LED4set:gath|LED[2] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.166      ; 0.992      ;
; 0.163  ; counter10:c3|count[3]                  ; LED4set:gath|LED[5] ; counter10:c2|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.300      ; 1.125      ;
; 0.173  ; counter10:c1|count[3]                  ; LED4set:gath|LED[5] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.166      ; 0.981      ;
; 0.174  ; counter10:c1|count[2]                  ; LED4set:gath|LED[1] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.160      ; 0.974      ;
; 0.181  ; counter10:c2|count[2]                  ; LED4set:gath|LED[3] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.169      ; 0.976      ;
; 0.183  ; counter10:c2|count[2]                  ; LED4set:gath|LED[7] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.169      ; 0.974      ;
; 0.184  ; counter10:c1|count[0]                  ; LED4set:gath|LED[1] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.160      ; 0.964      ;
; 0.192  ; counter10:c1|count[2]                  ; LED4set:gath|LED[4] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.160      ; 0.956      ;
; 0.193  ; counter10:c3|count[0]                  ; LED4set:gath|LED[6] ; counter10:c2|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.300      ; 1.095      ;
; 0.198  ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|LED[1] ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 1.000        ; -0.036     ; 0.754      ;
; 0.199  ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|LED[7] ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 1.000        ; -0.036     ; 0.753      ;
; 0.199  ; counter10:c1|count[2]                  ; LED4set:gath|LED[6] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.166      ; 0.955      ;
; 0.217  ; counter10:c1|count[3]                  ; LED4set:gath|LED[3] ; counter10:c0|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.160      ; 0.931      ;
; 0.223  ; counter10:c2|count[1]                  ; LED4set:gath|LED[4] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.169      ; 0.934      ;
; 0.224  ; counter10:c3|count[2]                  ; LED4set:gath|LED[5] ; counter10:c2|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.300      ; 1.064      ;
; 0.234  ; counter10:c3|count[2]                  ; LED4set:gath|LED[1] ; counter10:c2|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.294      ; 1.048      ;
; 0.235  ; counter10:c2|count[3]                  ; LED4set:gath|LED[6] ; counter10:c1|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.175      ; 0.928      ;
; 0.237  ; counter10:c3|count[1]                  ; LED4set:gath|LED[6] ; counter10:c2|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.300      ; 1.051      ;
; 0.241  ; counter10:c3|count[3]                  ; LED4set:gath|LED[2] ; counter10:c2|overflow    ; counter4:dev2|overflow ; 1.000        ; 0.300      ; 1.047      ;
+--------+----------------------------------------+---------------------+--------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'clock'                                                                                                ;
+--------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; -0.270 ; counter2p16:dev|count[4]  ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.038     ; 1.220      ;
; -0.266 ; counter4:dev2|count[0]    ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.036     ; 1.218      ;
; -0.231 ; counter4:dev2|count[0]    ; counter2p16:dev|count[14] ; clock        ; clock       ; 1.000        ; -0.036     ; 1.183      ;
; -0.228 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.036     ; 1.180      ;
; -0.215 ; counter2p16:dev|count[15] ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.038     ; 1.165      ;
; -0.208 ; counter2p16:dev|count[6]  ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.038     ; 1.158      ;
; -0.202 ; counter4:dev2|count[0]    ; counter2p16:dev|count[13] ; clock        ; clock       ; 1.000        ; -0.036     ; 1.154      ;
; -0.185 ; counter2p16:dev|count[13] ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.038     ; 1.135      ;
; -0.183 ; counter4:dev2|count[1]    ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.036     ; 1.135      ;
; -0.182 ; counter2p16:dev|count[12] ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.038     ; 1.132      ;
; -0.177 ; counter2p16:dev|count[5]  ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.038     ; 1.127      ;
; -0.174 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.036     ; 1.126      ;
; -0.168 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 1.000        ; -0.036     ; 1.120      ;
; -0.167 ; counter4:dev2|count[0]    ; counter2p16:dev|count[12] ; clock        ; clock       ; 1.000        ; -0.036     ; 1.119      ;
; -0.164 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.036     ; 1.116      ;
; -0.164 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 1.000        ; -0.036     ; 1.116      ;
; -0.151 ; counter4:dev2|count[1]    ; counter2p16:dev|count[14] ; clock        ; clock       ; 1.000        ; -0.036     ; 1.103      ;
; -0.138 ; counter4:dev2|count[0]    ; counter2p16:dev|count[11] ; clock        ; clock       ; 1.000        ; -0.036     ; 1.090      ;
; -0.132 ; counter2p16:dev|count[11] ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.038     ; 1.082      ;
; -0.120 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.036     ; 1.072      ;
; -0.119 ; counter4:dev2|count[1]    ; counter2p16:dev|count[13] ; clock        ; clock       ; 1.000        ; -0.036     ; 1.071      ;
; -0.114 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 1.000        ; -0.036     ; 1.066      ;
; -0.110 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 1.000        ; -0.036     ; 1.062      ;
; -0.106 ; counter2p16:dev|count[8]  ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.038     ; 1.056      ;
; -0.104 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 1.000        ; -0.036     ; 1.056      ;
; -0.104 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 1.000        ; -0.036     ; 1.056      ;
; -0.103 ; counter4:dev2|count[0]    ; counter2p16:dev|count[10] ; clock        ; clock       ; 1.000        ; -0.036     ; 1.055      ;
; -0.102 ; counter2p16:dev|count[10] ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.038     ; 1.052      ;
; -0.100 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 1.000        ; -0.036     ; 1.052      ;
; -0.100 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 1.000        ; -0.036     ; 1.052      ;
; -0.087 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 1.000        ; -0.036     ; 1.039      ;
; -0.087 ; counter4:dev2|count[1]    ; counter2p16:dev|count[12] ; clock        ; clock       ; 1.000        ; -0.036     ; 1.039      ;
; -0.074 ; counter4:dev2|count[0]    ; counter2p16:dev|count[9]  ; clock        ; clock       ; 1.000        ; -0.036     ; 1.026      ;
; -0.057 ; counter4:dev2|count[0]    ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.038     ; 1.007      ;
; -0.056 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 1.000        ; -0.036     ; 1.008      ;
; -0.055 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.036     ; 1.007      ;
; -0.055 ; counter4:dev2|count[1]    ; counter2p16:dev|count[11] ; clock        ; clock       ; 1.000        ; -0.036     ; 1.007      ;
; -0.053 ; counter2p16:dev|count[14] ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.038     ; 1.003      ;
; -0.050 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 1.000        ; -0.036     ; 1.002      ;
; -0.046 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 1.000        ; -0.036     ; 0.998      ;
; -0.040 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 1.000        ; -0.036     ; 0.992      ;
; -0.040 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 1.000        ; -0.036     ; 0.992      ;
; -0.039 ; counter4:dev2|count[0]    ; counter2p16:dev|count[8]  ; clock        ; clock       ; 1.000        ; -0.036     ; 0.991      ;
; -0.038 ; counter2p16:dev|count[2]  ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.038     ; 0.988      ;
; -0.036 ; counter2p16:dev|count[7]  ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.038     ; 0.986      ;
; -0.036 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.036     ; 0.988      ;
; -0.036 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 1.000        ; -0.036     ; 0.988      ;
; -0.036 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 1.000        ; -0.036     ; 0.988      ;
; -0.023 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 1.000        ; -0.036     ; 0.975      ;
; -0.023 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 1.000        ; -0.036     ; 0.975      ;
; -0.023 ; counter4:dev2|count[1]    ; counter2p16:dev|count[10] ; clock        ; clock       ; 1.000        ; -0.036     ; 0.975      ;
; -0.010 ; counter4:dev2|count[0]    ; counter2p16:dev|count[7]  ; clock        ; clock       ; 1.000        ; -0.036     ; 0.962      ;
; 0.008  ; counter2p16:dev|count[7]  ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.036     ; 0.944      ;
; 0.008  ; counter2p16:dev|count[3]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 1.000        ; -0.036     ; 0.944      ;
; 0.009  ; counter2p16:dev|count[5]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 1.000        ; -0.036     ; 0.943      ;
; 0.009  ; counter4:dev2|count[1]    ; counter2p16:dev|count[9]  ; clock        ; clock       ; 1.000        ; -0.036     ; 0.943      ;
; 0.014  ; counter2p16:dev|count[6]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 1.000        ; -0.036     ; 0.938      ;
; 0.018  ; counter2p16:dev|count[6]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 1.000        ; -0.036     ; 0.934      ;
; 0.019  ; counter2p16:dev|count[3]  ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.038     ; 0.931      ;
; 0.024  ; counter2p16:dev|count[8]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 1.000        ; -0.036     ; 0.928      ;
; 0.024  ; counter2p16:dev|count[4]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 1.000        ; -0.036     ; 0.928      ;
; 0.024  ; counter2p16:dev|count[2]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 1.000        ; -0.036     ; 0.928      ;
; 0.025  ; counter4:dev2|count[0]    ; counter2p16:dev|count[6]  ; clock        ; clock       ; 1.000        ; -0.036     ; 0.927      ;
; 0.028  ; counter2p16:dev|count[10] ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.036     ; 0.924      ;
; 0.028  ; counter2p16:dev|count[8]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 1.000        ; -0.036     ; 0.924      ;
; 0.028  ; counter2p16:dev|count[4]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 1.000        ; -0.036     ; 0.924      ;
; 0.028  ; counter2p16:dev|count[2]  ; counter2p16:dev|count[7]  ; clock        ; clock       ; 1.000        ; -0.036     ; 0.924      ;
; 0.040  ; counter2p16:dev|count[7]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 1.000        ; -0.036     ; 0.912      ;
; 0.040  ; counter2p16:dev|count[9]  ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.038     ; 0.910      ;
; 0.041  ; counter2p16:dev|count[5]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 1.000        ; -0.036     ; 0.911      ;
; 0.041  ; counter2p16:dev|count[3]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 1.000        ; -0.036     ; 0.911      ;
; 0.041  ; counter4:dev2|count[1]    ; counter2p16:dev|count[8]  ; clock        ; clock       ; 1.000        ; -0.036     ; 0.911      ;
; 0.054  ; counter4:dev2|count[0]    ; counter2p16:dev|count[5]  ; clock        ; clock       ; 1.000        ; -0.036     ; 0.898      ;
; 0.071  ; counter4:dev2|count[1]    ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.038     ; 0.879      ;
; 0.072  ; counter2p16:dev|count[9]  ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.036     ; 0.880      ;
; 0.072  ; counter2p16:dev|count[7]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 1.000        ; -0.036     ; 0.880      ;
; 0.072  ; counter2p16:dev|count[3]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 1.000        ; -0.036     ; 0.880      ;
; 0.073  ; counter2p16:dev|count[5]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 1.000        ; -0.036     ; 0.879      ;
; 0.073  ; counter4:dev2|count[1]    ; counter2p16:dev|count[7]  ; clock        ; clock       ; 1.000        ; -0.036     ; 0.879      ;
; 0.078  ; counter2p16:dev|count[6]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 1.000        ; -0.036     ; 0.874      ;
; 0.082  ; counter2p16:dev|count[6]  ; counter2p16:dev|count[7]  ; clock        ; clock       ; 1.000        ; -0.036     ; 0.870      ;
; 0.088  ; counter2p16:dev|count[10] ; counter2p16:dev|count[14] ; clock        ; clock       ; 1.000        ; -0.036     ; 0.864      ;
; 0.088  ; counter2p16:dev|count[8]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 1.000        ; -0.036     ; 0.864      ;
; 0.088  ; counter2p16:dev|count[4]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 1.000        ; -0.036     ; 0.864      ;
; 0.088  ; counter2p16:dev|count[2]  ; counter2p16:dev|count[6]  ; clock        ; clock       ; 1.000        ; -0.036     ; 0.864      ;
; 0.089  ; counter4:dev2|count[0]    ; counter2p16:dev|count[4]  ; clock        ; clock       ; 1.000        ; -0.036     ; 0.863      ;
; 0.092  ; counter2p16:dev|count[12] ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.036     ; 0.860      ;
; 0.092  ; counter2p16:dev|count[10] ; counter2p16:dev|count[13] ; clock        ; clock       ; 1.000        ; -0.036     ; 0.860      ;
; 0.092  ; counter2p16:dev|count[8]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 1.000        ; -0.036     ; 0.860      ;
; 0.092  ; counter2p16:dev|count[4]  ; counter2p16:dev|count[7]  ; clock        ; clock       ; 1.000        ; -0.036     ; 0.860      ;
; 0.092  ; counter2p16:dev|count[2]  ; counter2p16:dev|count[5]  ; clock        ; clock       ; 1.000        ; -0.036     ; 0.860      ;
; 0.104  ; counter2p16:dev|count[9]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 1.000        ; -0.036     ; 0.848      ;
; 0.104  ; counter2p16:dev|count[7]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 1.000        ; -0.036     ; 0.848      ;
; 0.105  ; counter2p16:dev|count[5]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 1.000        ; -0.036     ; 0.847      ;
; 0.105  ; counter2p16:dev|count[3]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 1.000        ; -0.036     ; 0.847      ;
; 0.105  ; counter4:dev2|count[1]    ; counter2p16:dev|count[6]  ; clock        ; clock       ; 1.000        ; -0.036     ; 0.847      ;
; 0.118  ; counter4:dev2|count[0]    ; counter2p16:dev|count[3]  ; clock        ; clock       ; 1.000        ; -0.036     ; 0.834      ;
; 0.136  ; counter2p16:dev|count[9]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 1.000        ; -0.036     ; 0.816      ;
; 0.136  ; counter2p16:dev|count[7]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 1.000        ; -0.036     ; 0.816      ;
; 0.136  ; counter2p16:dev|count[3]  ; counter2p16:dev|count[7]  ; clock        ; clock       ; 1.000        ; -0.036     ; 0.816      ;
+--------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'counter10:c2|overflow'                                                                                          ;
+-------+-----------------------+-----------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.326 ; counter10:c3|count[1] ; counter10:c3|count[3] ; counter10:c2|overflow ; counter10:c2|overflow ; 1.000        ; -0.035     ; 0.627      ;
; 0.395 ; counter10:c3|count[1] ; counter10:c3|count[2] ; counter10:c2|overflow ; counter10:c2|overflow ; 1.000        ; -0.035     ; 0.558      ;
; 0.399 ; counter10:c3|count[1] ; counter10:c3|overflow ; counter10:c2|overflow ; counter10:c2|overflow ; 1.000        ; -0.035     ; 0.554      ;
; 0.415 ; counter10:c3|count[0] ; counter10:c3|count[3] ; counter10:c2|overflow ; counter10:c2|overflow ; 1.000        ; -0.035     ; 0.538      ;
; 0.417 ; counter10:c3|count[2] ; counter10:c3|count[1] ; counter10:c2|overflow ; counter10:c2|overflow ; 1.000        ; -0.035     ; 0.536      ;
; 0.425 ; counter10:c3|count[3] ; counter10:c3|overflow ; counter10:c2|overflow ; counter10:c2|overflow ; 1.000        ; -0.035     ; 0.528      ;
; 0.427 ; counter10:c3|count[3] ; counter10:c3|count[1] ; counter10:c2|overflow ; counter10:c2|overflow ; 1.000        ; -0.035     ; 0.526      ;
; 0.456 ; counter10:c3|count[2] ; counter10:c3|count[3] ; counter10:c2|overflow ; counter10:c2|overflow ; 1.000        ; -0.035     ; 0.497      ;
; 0.481 ; counter10:c3|count[0] ; counter10:c3|overflow ; counter10:c2|overflow ; counter10:c2|overflow ; 1.000        ; -0.035     ; 0.472      ;
; 0.486 ; counter10:c3|count[0] ; counter10:c3|count[1] ; counter10:c2|overflow ; counter10:c2|overflow ; 1.000        ; -0.035     ; 0.467      ;
; 0.490 ; counter10:c3|count[0] ; counter10:c3|count[2] ; counter10:c2|overflow ; counter10:c2|overflow ; 1.000        ; -0.035     ; 0.463      ;
; 0.498 ; counter10:c3|count[2] ; counter10:c3|overflow ; counter10:c2|overflow ; counter10:c2|overflow ; 1.000        ; -0.035     ; 0.455      ;
; 0.608 ; counter10:c3|count[0] ; counter10:c3|count[0] ; counter10:c2|overflow ; counter10:c2|overflow ; 1.000        ; -0.035     ; 0.345      ;
; 0.608 ; counter10:c3|count[3] ; counter10:c3|count[3] ; counter10:c2|overflow ; counter10:c2|overflow ; 1.000        ; -0.035     ; 0.345      ;
; 0.608 ; counter10:c3|count[2] ; counter10:c3|count[2] ; counter10:c2|overflow ; counter10:c2|overflow ; 1.000        ; -0.035     ; 0.345      ;
; 0.608 ; counter10:c3|count[1] ; counter10:c3|count[1] ; counter10:c2|overflow ; counter10:c2|overflow ; 1.000        ; -0.035     ; 0.345      ;
+-------+-----------------------+-----------------------+-----------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'counter10:c0|overflow'                                                                                          ;
+-------+-----------------------+-----------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.341 ; counter10:c1|count[1] ; counter10:c1|count[3] ; counter10:c0|overflow ; counter10:c0|overflow ; 1.000        ; -0.036     ; 0.611      ;
; 0.371 ; counter10:c1|count[1] ; counter10:c1|overflow ; counter10:c0|overflow ; counter10:c0|overflow ; 1.000        ; -0.036     ; 0.581      ;
; 0.396 ; counter10:c1|count[2] ; counter10:c1|count[1] ; counter10:c0|overflow ; counter10:c0|overflow ; 1.000        ; -0.036     ; 0.556      ;
; 0.411 ; counter10:c1|count[1] ; counter10:c1|count[2] ; counter10:c0|overflow ; counter10:c0|overflow ; 1.000        ; -0.036     ; 0.541      ;
; 0.413 ; counter10:c1|count[0] ; counter10:c1|count[3] ; counter10:c0|overflow ; counter10:c0|overflow ; 1.000        ; -0.036     ; 0.539      ;
; 0.415 ; counter10:c1|count[2] ; counter10:c1|overflow ; counter10:c0|overflow ; counter10:c0|overflow ; 1.000        ; -0.036     ; 0.537      ;
; 0.429 ; counter10:c1|count[3] ; counter10:c1|count[1] ; counter10:c0|overflow ; counter10:c0|overflow ; 1.000        ; -0.036     ; 0.523      ;
; 0.473 ; counter10:c1|count[0] ; counter10:c1|overflow ; counter10:c0|overflow ; counter10:c0|overflow ; 1.000        ; -0.036     ; 0.479      ;
; 0.479 ; counter10:c1|count[0] ; counter10:c1|count[2] ; counter10:c0|overflow ; counter10:c0|overflow ; 1.000        ; -0.036     ; 0.473      ;
; 0.485 ; counter10:c1|count[0] ; counter10:c1|count[1] ; counter10:c0|overflow ; counter10:c0|overflow ; 1.000        ; -0.036     ; 0.467      ;
; 0.529 ; counter10:c1|count[2] ; counter10:c1|count[3] ; counter10:c0|overflow ; counter10:c0|overflow ; 1.000        ; -0.036     ; 0.423      ;
; 0.537 ; counter10:c1|count[3] ; counter10:c1|overflow ; counter10:c0|overflow ; counter10:c0|overflow ; 1.000        ; -0.036     ; 0.415      ;
; 0.607 ; counter10:c1|count[0] ; counter10:c1|count[0] ; counter10:c0|overflow ; counter10:c0|overflow ; 1.000        ; -0.036     ; 0.345      ;
; 0.607 ; counter10:c1|count[3] ; counter10:c1|count[3] ; counter10:c0|overflow ; counter10:c0|overflow ; 1.000        ; -0.036     ; 0.345      ;
; 0.607 ; counter10:c1|count[1] ; counter10:c1|count[1] ; counter10:c0|overflow ; counter10:c0|overflow ; 1.000        ; -0.036     ; 0.345      ;
; 0.607 ; counter10:c1|count[2] ; counter10:c1|count[2] ; counter10:c0|overflow ; counter10:c0|overflow ; 1.000        ; -0.036     ; 0.345      ;
+-------+-----------------------+-----------------------+-----------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'counter2p16:dev|overflow'                                                                                             ;
+-------+-----------------------+-----------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.356 ; counter10:c0|count[1] ; counter10:c0|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.036     ; 0.596      ;
; 0.380 ; counter10:c0|count[2] ; counter10:c0|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.036     ; 0.572      ;
; 0.389 ; counter10:c0|count[1] ; counter10:c0|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.036     ; 0.563      ;
; 0.412 ; counter10:c0|count[2] ; counter10:c0|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.036     ; 0.540      ;
; 0.412 ; counter10:c0|count[0] ; counter10:c0|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.036     ; 0.540      ;
; 0.412 ; counter10:c0|count[1] ; counter10:c0|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.036     ; 0.540      ;
; 0.414 ; counter10:c0|count[3] ; counter10:c0|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.036     ; 0.538      ;
; 0.464 ; counter10:c0|count[3] ; counter10:c0|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.036     ; 0.488      ;
; 0.482 ; counter10:c0|count[0] ; counter10:c0|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.036     ; 0.470      ;
; 0.483 ; counter10:c0|count[0] ; counter10:c0|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.036     ; 0.469      ;
; 0.488 ; counter10:c0|count[0] ; counter10:c0|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.036     ; 0.464      ;
; 0.546 ; counter10:c0|count[2] ; counter10:c0|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.036     ; 0.406      ;
; 0.607 ; counter10:c0|count[0] ; counter10:c0|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.036     ; 0.345      ;
; 0.607 ; counter10:c0|count[3] ; counter10:c0|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.036     ; 0.345      ;
; 0.607 ; counter10:c0|count[2] ; counter10:c0|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.036     ; 0.345      ;
; 0.607 ; counter10:c0|count[1] ; counter10:c0|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.036     ; 0.345      ;
+-------+-----------------------+-----------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'counter10:c1|overflow'                                                                                          ;
+-------+-----------------------+-----------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.358 ; counter10:c2|count[1] ; counter10:c2|count[3] ; counter10:c1|overflow ; counter10:c1|overflow ; 1.000        ; -0.036     ; 0.594      ;
; 0.398 ; counter10:c2|count[1] ; counter10:c2|count[2] ; counter10:c1|overflow ; counter10:c1|overflow ; 1.000        ; -0.036     ; 0.554      ;
; 0.409 ; counter10:c2|count[2] ; counter10:c2|count[1] ; counter10:c1|overflow ; counter10:c1|overflow ; 1.000        ; -0.036     ; 0.543      ;
; 0.409 ; counter10:c2|count[0] ; counter10:c2|overflow ; counter10:c1|overflow ; counter10:c1|overflow ; 1.000        ; -0.036     ; 0.543      ;
; 0.417 ; counter10:c2|count[2] ; counter10:c2|overflow ; counter10:c1|overflow ; counter10:c1|overflow ; 1.000        ; -0.036     ; 0.535      ;
; 0.418 ; counter10:c2|count[1] ; counter10:c2|overflow ; counter10:c1|overflow ; counter10:c1|overflow ; 1.000        ; -0.036     ; 0.534      ;
; 0.420 ; counter10:c2|count[0] ; counter10:c2|count[3] ; counter10:c1|overflow ; counter10:c1|overflow ; 1.000        ; -0.036     ; 0.532      ;
; 0.456 ; counter10:c2|count[3] ; counter10:c2|count[1] ; counter10:c1|overflow ; counter10:c1|overflow ; 1.000        ; -0.036     ; 0.496      ;
; 0.497 ; counter10:c2|count[2] ; counter10:c2|count[3] ; counter10:c1|overflow ; counter10:c1|overflow ; 1.000        ; -0.036     ; 0.455      ;
; 0.551 ; counter10:c2|count[0] ; counter10:c2|count[1] ; counter10:c1|overflow ; counter10:c1|overflow ; 1.000        ; -0.036     ; 0.401      ;
; 0.552 ; counter10:c2|count[0] ; counter10:c2|count[2] ; counter10:c1|overflow ; counter10:c1|overflow ; 1.000        ; -0.036     ; 0.400      ;
; 0.562 ; counter10:c2|count[3] ; counter10:c2|overflow ; counter10:c1|overflow ; counter10:c1|overflow ; 1.000        ; -0.036     ; 0.390      ;
; 0.607 ; counter10:c2|count[0] ; counter10:c2|count[0] ; counter10:c1|overflow ; counter10:c1|overflow ; 1.000        ; -0.036     ; 0.345      ;
; 0.607 ; counter10:c2|count[3] ; counter10:c2|count[3] ; counter10:c1|overflow ; counter10:c1|overflow ; 1.000        ; -0.036     ; 0.345      ;
; 0.607 ; counter10:c2|count[2] ; counter10:c2|count[2] ; counter10:c1|overflow ; counter10:c1|overflow ; 1.000        ; -0.036     ; 0.345      ;
; 0.607 ; counter10:c2|count[1] ; counter10:c2|count[1] ; counter10:c1|overflow ; counter10:c1|overflow ; 1.000        ; -0.036     ; 0.345      ;
+-------+-----------------------+-----------------------+-----------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'start_stop_RMch'                                                          ;
+-------+-----------+---------+-----------------+-----------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+-----------------+-----------------+--------------+------------+------------+
; 0.642 ; run       ; run     ; start_stop_RMch ; start_stop_RMch ; 1.000        ; -0.021     ; 0.345      ;
+-------+-----------+---------+-----------------+-----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'counter10:c0|overflow'                                                                                           ;
+-------+-----------------------+-----------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.178 ; counter10:c1|count[1] ; counter10:c1|count[1] ; counter10:c0|overflow ; counter10:c0|overflow ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; counter10:c1|count[2] ; counter10:c1|count[2] ; counter10:c0|overflow ; counter10:c0|overflow ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; counter10:c1|count[3] ; counter10:c1|count[3] ; counter10:c0|overflow ; counter10:c0|overflow ; 0.000        ; 0.036      ; 0.296      ;
; 0.182 ; counter10:c1|count[0] ; counter10:c1|count[0] ; counter10:c0|overflow ; counter10:c0|overflow ; 0.000        ; 0.036      ; 0.300      ;
; 0.222 ; counter10:c1|count[3] ; counter10:c1|overflow ; counter10:c0|overflow ; counter10:c0|overflow ; 0.000        ; 0.036      ; 0.340      ;
; 0.228 ; counter10:c1|count[2] ; counter10:c1|count[3] ; counter10:c0|overflow ; counter10:c0|overflow ; 0.000        ; 0.036      ; 0.346      ;
; 0.271 ; counter10:c1|count[0] ; counter10:c1|overflow ; counter10:c0|overflow ; counter10:c0|overflow ; 0.000        ; 0.036      ; 0.389      ;
; 0.276 ; counter10:c1|count[0] ; counter10:c1|count[1] ; counter10:c0|overflow ; counter10:c0|overflow ; 0.000        ; 0.036      ; 0.394      ;
; 0.279 ; counter10:c1|count[0] ; counter10:c1|count[2] ; counter10:c0|overflow ; counter10:c0|overflow ; 0.000        ; 0.036      ; 0.397      ;
; 0.307 ; counter10:c1|count[0] ; counter10:c1|count[3] ; counter10:c0|overflow ; counter10:c0|overflow ; 0.000        ; 0.036      ; 0.425      ;
; 0.315 ; counter10:c1|count[1] ; counter10:c1|count[2] ; counter10:c0|overflow ; counter10:c0|overflow ; 0.000        ; 0.036      ; 0.433      ;
; 0.326 ; counter10:c1|count[2] ; counter10:c1|count[1] ; counter10:c0|overflow ; counter10:c0|overflow ; 0.000        ; 0.036      ; 0.444      ;
; 0.328 ; counter10:c1|count[3] ; counter10:c1|count[1] ; counter10:c0|overflow ; counter10:c0|overflow ; 0.000        ; 0.036      ; 0.446      ;
; 0.330 ; counter10:c1|count[2] ; counter10:c1|overflow ; counter10:c0|overflow ; counter10:c0|overflow ; 0.000        ; 0.036      ; 0.448      ;
; 0.368 ; counter10:c1|count[1] ; counter10:c1|count[3] ; counter10:c0|overflow ; counter10:c0|overflow ; 0.000        ; 0.036      ; 0.486      ;
; 0.384 ; counter10:c1|count[1] ; counter10:c1|overflow ; counter10:c0|overflow ; counter10:c0|overflow ; 0.000        ; 0.036      ; 0.502      ;
+-------+-----------------------+-----------------------+-----------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'counter10:c1|overflow'                                                                                           ;
+-------+-----------------------+-----------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.178 ; counter10:c2|count[1] ; counter10:c2|count[1] ; counter10:c1|overflow ; counter10:c1|overflow ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; counter10:c2|count[2] ; counter10:c2|count[2] ; counter10:c1|overflow ; counter10:c1|overflow ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; counter10:c2|count[3] ; counter10:c2|count[3] ; counter10:c1|overflow ; counter10:c1|overflow ; 0.000        ; 0.036      ; 0.296      ;
; 0.182 ; counter10:c2|count[0] ; counter10:c2|count[0] ; counter10:c1|overflow ; counter10:c1|overflow ; 0.000        ; 0.036      ; 0.300      ;
; 0.206 ; counter10:c2|count[3] ; counter10:c2|overflow ; counter10:c1|overflow ; counter10:c1|overflow ; 0.000        ; 0.036      ; 0.324      ;
; 0.212 ; counter10:c2|count[0] ; counter10:c2|count[2] ; counter10:c1|overflow ; counter10:c1|overflow ; 0.000        ; 0.036      ; 0.330      ;
; 0.214 ; counter10:c2|count[0] ; counter10:c2|count[1] ; counter10:c1|overflow ; counter10:c1|overflow ; 0.000        ; 0.036      ; 0.332      ;
; 0.268 ; counter10:c2|count[2] ; counter10:c2|count[3] ; counter10:c1|overflow ; counter10:c1|overflow ; 0.000        ; 0.036      ; 0.386      ;
; 0.308 ; counter10:c2|count[0] ; counter10:c2|count[3] ; counter10:c1|overflow ; counter10:c1|overflow ; 0.000        ; 0.036      ; 0.426      ;
; 0.311 ; counter10:c2|count[3] ; counter10:c2|count[1] ; counter10:c1|overflow ; counter10:c1|overflow ; 0.000        ; 0.036      ; 0.429      ;
; 0.314 ; counter10:c2|count[2] ; counter10:c2|count[1] ; counter10:c1|overflow ; counter10:c1|overflow ; 0.000        ; 0.036      ; 0.432      ;
; 0.320 ; counter10:c2|count[1] ; counter10:c2|count[2] ; counter10:c1|overflow ; counter10:c1|overflow ; 0.000        ; 0.036      ; 0.438      ;
; 0.327 ; counter10:c2|count[2] ; counter10:c2|overflow ; counter10:c1|overflow ; counter10:c1|overflow ; 0.000        ; 0.036      ; 0.445      ;
; 0.332 ; counter10:c2|count[1] ; counter10:c2|overflow ; counter10:c1|overflow ; counter10:c1|overflow ; 0.000        ; 0.036      ; 0.450      ;
; 0.333 ; counter10:c2|count[0] ; counter10:c2|overflow ; counter10:c1|overflow ; counter10:c1|overflow ; 0.000        ; 0.036      ; 0.451      ;
; 0.351 ; counter10:c2|count[1] ; counter10:c2|count[3] ; counter10:c1|overflow ; counter10:c1|overflow ; 0.000        ; 0.036      ; 0.469      ;
+-------+-----------------------+-----------------------+-----------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'counter2p16:dev|overflow'                                                                                              ;
+-------+-----------------------+-----------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.178 ; counter10:c0|count[1] ; counter10:c0|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; counter10:c0|count[2] ; counter10:c0|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; counter10:c0|count[3] ; counter10:c0|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.036      ; 0.296      ;
; 0.182 ; counter10:c0|count[0] ; counter10:c0|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.036      ; 0.300      ;
; 0.215 ; counter10:c0|count[2] ; counter10:c0|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.036      ; 0.333      ;
; 0.272 ; counter10:c0|count[0] ; counter10:c0|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.036      ; 0.390      ;
; 0.278 ; counter10:c0|count[0] ; counter10:c0|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.036      ; 0.396      ;
; 0.278 ; counter10:c0|count[0] ; counter10:c0|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.036      ; 0.396      ;
; 0.279 ; counter10:c0|count[3] ; counter10:c0|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.036      ; 0.397      ;
; 0.311 ; counter10:c0|count[0] ; counter10:c0|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.036      ; 0.429      ;
; 0.314 ; counter10:c0|count[2] ; counter10:c0|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.036      ; 0.432      ;
; 0.324 ; counter10:c0|count[1] ; counter10:c0|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.036      ; 0.442      ;
; 0.333 ; counter10:c0|count[3] ; counter10:c0|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.036      ; 0.451      ;
; 0.335 ; counter10:c0|count[1] ; counter10:c0|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.036      ; 0.453      ;
; 0.352 ; counter10:c0|count[1] ; counter10:c0|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.036      ; 0.470      ;
; 0.371 ; counter10:c0|count[2] ; counter10:c0|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.036      ; 0.489      ;
+-------+-----------------------+-----------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'counter4:dev2|overflow'                                                                                                                              ;
+-------+----------------------------------------+----------------------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.178 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|counter4:counter|count[1] ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.036      ; 0.296      ;
; 0.182 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|counter4:counter|count[0] ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.036      ; 0.300      ;
; 0.189 ; counter10:c3|count[1]                  ; LED4set:gath|LED[7]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.431      ; 0.722      ;
; 0.225 ; counter10:c3|count[2]                  ; LED4set:gath|LED[7]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.431      ; 0.758      ;
; 0.232 ; counter10:c3|count[1]                  ; LED4set:gath|LED[4]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.431      ; 0.765      ;
; 0.260 ; counter10:c3|count[0]                  ; LED4set:gath|LED[3]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.431      ; 0.793      ;
; 0.267 ; counter10:c3|count[0]                  ; LED4set:gath|LED[7]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.431      ; 0.800      ;
; 0.277 ; counter10:c3|count[2]                  ; LED4set:gath|LED[4]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.431      ; 0.810      ;
; 0.282 ; counter10:c3|count[3]                  ; LED4set:gath|LED[7]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.431      ; 0.815      ;
; 0.287 ; counter10:c3|count[2]                  ; LED4set:gath|LED[3]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.431      ; 0.820      ;
; 0.293 ; counter10:c3|count[0]                  ; LED4set:gath|LED[2]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.437      ; 0.832      ;
; 0.295 ; counter10:c3|count[3]                  ; LED4set:gath|LED[6]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.437      ; 0.834      ;
; 0.300 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|counter4:counter|count[1] ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.036      ; 0.418      ;
; 0.300 ; counter10:c3|count[2]                  ; LED4set:gath|LED[6]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.437      ; 0.839      ;
; 0.310 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|selecters[3]              ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.036      ; 0.428      ;
; 0.314 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|selecters[0]              ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.036      ; 0.432      ;
; 0.316 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|selecters[1]              ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.036      ; 0.434      ;
; 0.317 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|selecters[2]              ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.036      ; 0.435      ;
; 0.318 ; counter10:c3|count[0]                  ; LED4set:gath|LED[4]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.431      ; 0.851      ;
; 0.321 ; counter10:c3|count[2]                  ; LED4set:gath|LED[2]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.437      ; 0.860      ;
; 0.330 ; counter10:c3|count[3]                  ; LED4set:gath|LED[1]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.431      ; 0.863      ;
; 0.331 ; counter10:c3|count[3]                  ; LED4set:gath|LED[4]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.431      ; 0.864      ;
; 0.332 ; counter10:c3|count[3]                  ; LED4set:gath|LED[3]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.431      ; 0.865      ;
; 0.336 ; counter10:c3|count[1]                  ; LED4set:gath|LED[3]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.431      ; 0.869      ;
; 0.339 ; counter10:c3|count[2]                  ; LED4set:gath|LED[1]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.431      ; 0.872      ;
; 0.351 ; counter10:c3|count[1]                  ; LED4set:gath|LED[6]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.437      ; 0.890      ;
; 0.353 ; counter10:c3|count[3]                  ; LED4set:gath|LED[2]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.437      ; 0.892      ;
; 0.368 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|selecters[1]              ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.036      ; 0.486      ;
; 0.369 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|selecters[2]              ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.036      ; 0.487      ;
; 0.370 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|selecters[3]              ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.036      ; 0.488      ;
; 0.371 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|selecters[0]              ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.036      ; 0.489      ;
; 0.373 ; counter10:c3|count[1]                  ; LED4set:gath|LED[2]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.437      ; 0.912      ;
; 0.384 ; counter10:c3|count[0]                  ; LED4set:gath|LED[5]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.437      ; 0.923      ;
; 0.390 ; counter10:c3|count[2]                  ; LED4set:gath|LED[5]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.437      ; 0.929      ;
; 0.392 ; counter10:c2|count[3]                  ; LED4set:gath|LED[2]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.317      ; 0.811      ;
; 0.395 ; counter10:c1|count[2]                  ; LED4set:gath|LED[1]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.302      ; 0.799      ;
; 0.398 ; counter10:c2|count[1]                  ; LED4set:gath|LED[4]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.311      ; 0.811      ;
; 0.402 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|LED[3]                    ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.036      ; 0.520      ;
; 0.402 ; counter10:c3|count[0]                  ; LED4set:gath|LED[6]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.437      ; 0.941      ;
; 0.404 ; counter10:c1|count[2]                  ; LED4set:gath|LED[6]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.308      ; 0.814      ;
; 0.407 ; counter10:c2|count[3]                  ; LED4set:gath|LED[6]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.317      ; 0.826      ;
; 0.412 ; counter10:c3|count[3]                  ; LED4set:gath|LED[5]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.437      ; 0.951      ;
; 0.414 ; counter10:c3|count[1]                  ; LED4set:gath|LED[5]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.437      ; 0.953      ;
; 0.415 ; counter10:c3|count[1]                  ; LED4set:gath|LED[1]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.431      ; 0.948      ;
; 0.415 ; counter10:c1|count[2]                  ; LED4set:gath|LED[4]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.302      ; 0.819      ;
; 0.418 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|LED[2]                    ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.052      ; 0.552      ;
; 0.418 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|LED[6]                    ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.052      ; 0.552      ;
; 0.418 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|LED[7]                    ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.036      ; 0.536      ;
; 0.419 ; counter10:c2|count[0]                  ; LED4set:gath|LED[5]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.317      ; 0.838      ;
; 0.423 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|LED[4]                    ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.036      ; 0.541      ;
; 0.425 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|LED[1]                    ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.036      ; 0.543      ;
; 0.438 ; counter10:c2|count[2]                  ; LED4set:gath|LED[3]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.311      ; 0.851      ;
; 0.438 ; counter10:c2|count[2]                  ; LED4set:gath|LED[7]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.311      ; 0.851      ;
; 0.445 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|LED[3]                    ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.036      ; 0.563      ;
; 0.448 ; counter10:c1|count[0]                  ; LED4set:gath|LED[2]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.308      ; 0.858      ;
; 0.450 ; counter10:c2|count[2]                  ; LED4set:gath|LED[4]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.311      ; 0.863      ;
; 0.452 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|LED[5]                    ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.052      ; 0.586      ;
; 0.453 ; counter10:c1|count[0]                  ; LED4set:gath|LED[4]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.302      ; 0.857      ;
; 0.454 ; counter10:c1|count[3]                  ; LED4set:gath|LED[3]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.302      ; 0.858      ;
; 0.458 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|LED[4]                    ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.036      ; 0.576      ;
; 0.459 ; counter10:c1|count[3]                  ; LED4set:gath|LED[5]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.308      ; 0.869      ;
; 0.462 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|LED[1]                    ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.036      ; 0.580      ;
; 0.478 ; counter10:c2|count[2]                  ; LED4set:gath|LED[6]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.317      ; 0.897      ;
; 0.479 ; counter10:c2|count[2]                  ; LED4set:gath|LED[5]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.317      ; 0.898      ;
; 0.479 ; counter10:c1|count[0]                  ; LED4set:gath|LED[3]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.302      ; 0.883      ;
; 0.481 ; counter10:c1|count[1]                  ; LED4set:gath|LED[6]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.308      ; 0.891      ;
; 0.481 ; counter10:c1|count[2]                  ; LED4set:gath|LED[2]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.308      ; 0.891      ;
; 0.482 ; counter10:c1|count[0]                  ; LED4set:gath|LED[1]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.302      ; 0.886      ;
; 0.483 ; counter10:c2|count[0]                  ; LED4set:gath|LED[4]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.311      ; 0.896      ;
; 0.483 ; counter10:c1|count[3]                  ; LED4set:gath|LED[1]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.302      ; 0.887      ;
; 0.487 ; counter10:c1|count[3]                  ; LED4set:gath|LED[6]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.308      ; 0.897      ;
; 0.490 ; counter10:c2|count[1]                  ; LED4set:gath|LED[5]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.317      ; 0.909      ;
; 0.492 ; counter10:c1|count[3]                  ; LED4set:gath|LED[2]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.308      ; 0.902      ;
; 0.498 ; counter10:c1|count[1]                  ; LED4set:gath|LED[4]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.302      ; 0.902      ;
; 0.499 ; counter10:c2|count[1]                  ; LED4set:gath|LED[1]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.311      ; 0.912      ;
; 0.501 ; counter10:c2|count[0]                  ; LED4set:gath|LED[7]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.311      ; 0.914      ;
; 0.502 ; counter10:c2|count[0]                  ; LED4set:gath|LED[3]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.311      ; 0.915      ;
; 0.503 ; counter10:c2|count[3]                  ; LED4set:gath|LED[5]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.317      ; 0.922      ;
; 0.507 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|LED[5]                    ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.052      ; 0.641      ;
; 0.509 ; counter10:c2|count[2]                  ; LED4set:gath|LED[2]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.317      ; 0.928      ;
; 0.509 ; counter10:c2|count[1]                  ; LED4set:gath|LED[7]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.311      ; 0.922      ;
; 0.510 ; counter10:c1|count[1]                  ; LED4set:gath|LED[1]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.302      ; 0.914      ;
; 0.514 ; counter10:c1|count[0]                  ; LED4set:gath|LED[5]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.308      ; 0.924      ;
; 0.516 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|LED[7]                    ; counter4:dev2|overflow ; counter4:dev2|overflow ; 0.000        ; 0.036      ; 0.634      ;
; 0.518 ; counter10:c1|count[1]                  ; LED4set:gath|LED[2]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.308      ; 0.928      ;
; 0.519 ; counter10:c2|count[0]                  ; LED4set:gath|LED[2]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.317      ; 0.938      ;
; 0.521 ; counter10:c2|count[1]                  ; LED4set:gath|LED[6]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.317      ; 0.940      ;
; 0.524 ; counter10:c1|count[3]                  ; LED4set:gath|LED[7]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.302      ; 0.928      ;
; 0.528 ; counter10:c1|count[3]                  ; LED4set:gath|LED[4]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.302      ; 0.932      ;
; 0.536 ; counter10:c3|count[0]                  ; LED4set:gath|LED[1]                    ; counter10:c2|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.431      ; 1.069      ;
; 0.538 ; counter10:c2|count[1]                  ; LED4set:gath|LED[3]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.311      ; 0.951      ;
; 0.540 ; counter10:c2|count[1]                  ; LED4set:gath|LED[2]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.317      ; 0.959      ;
; 0.548 ; counter10:c1|count[0]                  ; LED4set:gath|LED[6]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.308      ; 0.958      ;
; 0.551 ; counter10:c2|count[2]                  ; LED4set:gath|LED[1]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.311      ; 0.964      ;
; 0.553 ; counter10:c2|count[3]                  ; LED4set:gath|LED[7]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.311      ; 0.966      ;
; 0.555 ; counter10:c2|count[3]                  ; LED4set:gath|LED[4]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.311      ; 0.968      ;
; 0.558 ; counter10:c1|count[2]                  ; LED4set:gath|LED[3]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.302      ; 0.962      ;
; 0.563 ; counter10:c1|count[2]                  ; LED4set:gath|LED[5]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.308      ; 0.973      ;
; 0.572 ; counter10:c2|count[0]                  ; LED4set:gath|LED[6]                    ; counter10:c1|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.317      ; 0.991      ;
; 0.574 ; counter10:c1|count[1]                  ; LED4set:gath|LED[7]                    ; counter10:c0|overflow  ; counter4:dev2|overflow ; 0.000        ; 0.302      ; 0.978      ;
+-------+----------------------------------------+----------------------------------------+------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'counter10:c2|overflow'                                                                                           ;
+-------+-----------------------+-----------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.179 ; counter10:c3|count[1] ; counter10:c3|count[1] ; counter10:c2|overflow ; counter10:c2|overflow ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; counter10:c3|count[2] ; counter10:c3|count[2] ; counter10:c2|overflow ; counter10:c2|overflow ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; counter10:c3|count[3] ; counter10:c3|count[3] ; counter10:c2|overflow ; counter10:c2|overflow ; 0.000        ; 0.035      ; 0.296      ;
; 0.183 ; counter10:c3|count[0] ; counter10:c3|count[0] ; counter10:c2|overflow ; counter10:c2|overflow ; 0.000        ; 0.035      ; 0.300      ;
; 0.273 ; counter10:c3|count[2] ; counter10:c3|overflow ; counter10:c2|overflow ; counter10:c2|overflow ; 0.000        ; 0.035      ; 0.390      ;
; 0.277 ; counter10:c3|count[0] ; counter10:c3|count[2] ; counter10:c2|overflow ; counter10:c2|overflow ; 0.000        ; 0.035      ; 0.394      ;
; 0.280 ; counter10:c3|count[0] ; counter10:c3|count[1] ; counter10:c2|overflow ; counter10:c2|overflow ; 0.000        ; 0.035      ; 0.397      ;
; 0.282 ; counter10:c3|count[0] ; counter10:c3|overflow ; counter10:c2|overflow ; counter10:c2|overflow ; 0.000        ; 0.035      ; 0.399      ;
; 0.299 ; counter10:c3|count[2] ; counter10:c3|count[3] ; counter10:c2|overflow ; counter10:c2|overflow ; 0.000        ; 0.035      ; 0.416      ;
; 0.310 ; counter10:c3|count[2] ; counter10:c3|count[1] ; counter10:c2|overflow ; counter10:c2|overflow ; 0.000        ; 0.035      ; 0.427      ;
; 0.310 ; counter10:c3|count[0] ; counter10:c3|count[3] ; counter10:c2|overflow ; counter10:c2|overflow ; 0.000        ; 0.035      ; 0.427      ;
; 0.323 ; counter10:c3|count[1] ; counter10:c3|count[2] ; counter10:c2|overflow ; counter10:c2|overflow ; 0.000        ; 0.035      ; 0.440      ;
; 0.323 ; counter10:c3|count[3] ; counter10:c3|overflow ; counter10:c2|overflow ; counter10:c2|overflow ; 0.000        ; 0.035      ; 0.440      ;
; 0.329 ; counter10:c3|count[3] ; counter10:c3|count[1] ; counter10:c2|overflow ; counter10:c2|overflow ; 0.000        ; 0.035      ; 0.446      ;
; 0.343 ; counter10:c3|count[1] ; counter10:c3|overflow ; counter10:c2|overflow ; counter10:c2|overflow ; 0.000        ; 0.035      ; 0.460      ;
; 0.378 ; counter10:c3|count[1] ; counter10:c3|count[3] ; counter10:c2|overflow ; counter10:c2|overflow ; 0.000        ; 0.035      ; 0.495      ;
+-------+-----------------------+-----------------------+-----------------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'clock'                                                                                                ;
+-------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; 0.182 ; counter4:dev2|count[0]    ; counter4:dev2|count[0]    ; clock        ; clock       ; 0.000        ; 0.036      ; 0.300      ;
; 0.286 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[2]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.404      ;
; 0.286 ; counter2p16:dev|count[14] ; counter2p16:dev|count[14] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.404      ;
; 0.286 ; counter2p16:dev|count[15] ; counter2p16:dev|count[15] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.404      ;
; 0.287 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[3]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.405      ;
; 0.287 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[4]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.405      ;
; 0.287 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[5]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.405      ;
; 0.287 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.405      ;
; 0.287 ; counter2p16:dev|count[10] ; counter2p16:dev|count[10] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.405      ;
; 0.287 ; counter2p16:dev|count[12] ; counter2p16:dev|count[12] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.405      ;
; 0.287 ; counter2p16:dev|count[13] ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.405      ;
; 0.288 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[7]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.406      ;
; 0.288 ; counter2p16:dev|count[9]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.406      ;
; 0.288 ; counter2p16:dev|count[11] ; counter2p16:dev|count[11] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.406      ;
; 0.292 ; counter4:dev2|count[1]    ; counter4:dev2|count[1]    ; clock        ; clock       ; 0.000        ; 0.036      ; 0.410      ;
; 0.325 ; counter4:dev2|count[0]    ; counter4:dev2|overflow    ; clock        ; clock       ; 0.000        ; 0.035      ; 0.442      ;
; 0.351 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[6]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.469      ;
; 0.368 ; counter4:dev2|count[1]    ; counter4:dev2|overflow    ; clock        ; clock       ; 0.000        ; 0.035      ; 0.485      ;
; 0.371 ; counter4:dev2|count[0]    ; counter4:dev2|count[1]    ; clock        ; clock       ; 0.000        ; 0.036      ; 0.489      ;
; 0.430 ; counter2p16:dev|count[14] ; counter2p16:dev|count[15] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.548      ;
; 0.430 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[3]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.548      ;
; 0.431 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[5]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.549      ;
; 0.431 ; counter2p16:dev|count[12] ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.549      ;
; 0.431 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.549      ;
; 0.431 ; counter2p16:dev|count[10] ; counter2p16:dev|count[11] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.549      ;
; 0.439 ; counter2p16:dev|count[13] ; counter2p16:dev|count[14] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.557      ;
; 0.439 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[4]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.557      ;
; 0.439 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[6]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.557      ;
; 0.440 ; counter4:dev2|count[1]    ; counter2p16:dev|count[2]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.558      ;
; 0.440 ; counter2p16:dev|count[11] ; counter2p16:dev|count[12] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.558      ;
; 0.441 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.559      ;
; 0.441 ; counter2p16:dev|count[9]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.559      ;
; 0.441 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[7]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.559      ;
; 0.441 ; counter2p16:dev|count[13] ; counter2p16:dev|count[15] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.559      ;
; 0.441 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[5]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.559      ;
; 0.442 ; counter4:dev2|count[1]    ; counter2p16:dev|count[3]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.560      ;
; 0.442 ; counter2p16:dev|count[11] ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.560      ;
; 0.443 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.561      ;
; 0.443 ; counter2p16:dev|count[9]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.561      ;
; 0.488 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[4]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.606      ;
; 0.489 ; counter2p16:dev|count[12] ; counter2p16:dev|count[14] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.607      ;
; 0.489 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[6]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.607      ;
; 0.489 ; counter2p16:dev|count[10] ; counter2p16:dev|count[12] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.607      ;
; 0.489 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.607      ;
; 0.490 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[5]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.608      ;
; 0.491 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[7]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.609      ;
; 0.491 ; counter2p16:dev|count[12] ; counter2p16:dev|count[15] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.609      ;
; 0.491 ; counter2p16:dev|count[10] ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.609      ;
; 0.491 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.609      ;
; 0.495 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[7]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.613      ;
; 0.499 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.617      ;
; 0.499 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[6]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.617      ;
; 0.500 ; counter4:dev2|count[1]    ; counter2p16:dev|count[4]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.618      ;
; 0.500 ; counter2p16:dev|count[11] ; counter2p16:dev|count[14] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.618      ;
; 0.501 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.619      ;
; 0.501 ; counter2p16:dev|count[9]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.619      ;
; 0.501 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.619      ;
; 0.501 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[7]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.619      ;
; 0.502 ; counter4:dev2|count[1]    ; counter2p16:dev|count[5]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.620      ;
; 0.502 ; counter2p16:dev|count[11] ; counter2p16:dev|count[15] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.620      ;
; 0.503 ; counter2p16:dev|count[9]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.621      ;
; 0.503 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.621      ;
; 0.517 ; counter4:dev2|count[0]    ; counter2p16:dev|count[2]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.635      ;
; 0.519 ; counter4:dev2|count[0]    ; counter2p16:dev|count[3]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.637      ;
; 0.548 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[6]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.666      ;
; 0.549 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.667      ;
; 0.549 ; counter2p16:dev|count[10] ; counter2p16:dev|count[14] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.667      ;
; 0.549 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.667      ;
; 0.550 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[7]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.668      ;
; 0.551 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.669      ;
; 0.551 ; counter2p16:dev|count[10] ; counter2p16:dev|count[15] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.669      ;
; 0.551 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.669      ;
; 0.553 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.671      ;
; 0.555 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.673      ;
; 0.559 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.677      ;
; 0.559 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.677      ;
; 0.560 ; counter4:dev2|count[1]    ; counter2p16:dev|count[6]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.678      ;
; 0.561 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.679      ;
; 0.561 ; counter2p16:dev|count[9]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.679      ;
; 0.561 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.679      ;
; 0.561 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.679      ;
; 0.562 ; counter4:dev2|count[1]    ; counter2p16:dev|count[7]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.680      ;
; 0.563 ; counter2p16:dev|count[9]  ; counter2p16:dev|count[15] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.681      ;
; 0.563 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.681      ;
; 0.577 ; counter4:dev2|count[0]    ; counter2p16:dev|count[4]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.695      ;
; 0.579 ; counter4:dev2|count[0]    ; counter2p16:dev|count[5]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.697      ;
; 0.608 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.726      ;
; 0.609 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.727      ;
; 0.609 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.727      ;
; 0.610 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.728      ;
; 0.611 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.729      ;
; 0.611 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[15] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.729      ;
; 0.613 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.731      ;
; 0.615 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.733      ;
; 0.619 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.737      ;
; 0.619 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.737      ;
; 0.620 ; counter4:dev2|count[1]    ; counter2p16:dev|count[8]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.738      ;
; 0.621 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.739      ;
; 0.621 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.739      ;
; 0.621 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.739      ;
+-------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'start_stop_RMch'                                                           ;
+-------+-----------+---------+-----------------+-----------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+-----------------+-----------------+--------------+------------+------------+
; 0.197 ; run       ; run     ; start_stop_RMch ; start_stop_RMch ; 0.000        ; 0.021      ; 0.300      ;
+-------+-----------+---------+-----------------+-----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width: 'clock'                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                      ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clock ; Rise       ; clock                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[10]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[11]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[12]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[13]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[14]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[15]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[4]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[5]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[6]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[7]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[8]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[9]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; counter2p16:dev|overflow    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; counter4:dev2|count[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; counter4:dev2|count[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; counter4:dev2|overflow      ;
; -0.052 ; 0.132        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[10]   ;
; -0.052 ; 0.132        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[11]   ;
; -0.052 ; 0.132        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[12]   ;
; -0.052 ; 0.132        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[13]   ;
; -0.052 ; 0.132        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[14]   ;
; -0.052 ; 0.132        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[15]   ;
; -0.052 ; 0.132        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[2]    ;
; -0.052 ; 0.132        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[3]    ;
; -0.052 ; 0.132        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[4]    ;
; -0.052 ; 0.132        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[5]    ;
; -0.052 ; 0.132        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[6]    ;
; -0.052 ; 0.132        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[7]    ;
; -0.052 ; 0.132        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[8]    ;
; -0.052 ; 0.132        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[9]    ;
; -0.052 ; 0.132        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; counter4:dev2|count[0]      ;
; -0.052 ; 0.132        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; counter4:dev2|count[1]      ;
; -0.052 ; 0.132        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; counter4:dev2|overflow      ;
; -0.050 ; 0.134        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|overflow    ;
; 0.127  ; 0.127        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|o               ;
; 0.130  ; 0.130        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev2|count[0]|clk           ;
; 0.130  ; 0.130        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev2|count[1]|clk           ;
; 0.130  ; 0.130        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev2|overflow|clk           ;
; 0.130  ; 0.130        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[10]|clk           ;
; 0.130  ; 0.130        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[11]|clk           ;
; 0.130  ; 0.130        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[12]|clk           ;
; 0.130  ; 0.130        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[13]|clk           ;
; 0.130  ; 0.130        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[14]|clk           ;
; 0.130  ; 0.130        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[15]|clk           ;
; 0.130  ; 0.130        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[2]|clk            ;
; 0.130  ; 0.130        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[3]|clk            ;
; 0.130  ; 0.130        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[4]|clk            ;
; 0.130  ; 0.130        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[5]|clk            ;
; 0.130  ; 0.130        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[6]|clk            ;
; 0.130  ; 0.130        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[7]|clk            ;
; 0.130  ; 0.130        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[8]|clk            ;
; 0.130  ; 0.130        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[9]|clk            ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|overflow|clk            ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~inputclkctrl|inclk[0] ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~inputclkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|i               ;
; 0.647  ; 0.863        ; 0.216          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|overflow    ;
; 0.648  ; 0.864        ; 0.216          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[10]   ;
; 0.648  ; 0.864        ; 0.216          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[11]   ;
; 0.648  ; 0.864        ; 0.216          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[12]   ;
; 0.648  ; 0.864        ; 0.216          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[13]   ;
; 0.648  ; 0.864        ; 0.216          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[14]   ;
; 0.648  ; 0.864        ; 0.216          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[15]   ;
; 0.648  ; 0.864        ; 0.216          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[2]    ;
; 0.648  ; 0.864        ; 0.216          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[3]    ;
; 0.648  ; 0.864        ; 0.216          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[4]    ;
; 0.648  ; 0.864        ; 0.216          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[5]    ;
; 0.648  ; 0.864        ; 0.216          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[6]    ;
; 0.648  ; 0.864        ; 0.216          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[7]    ;
; 0.648  ; 0.864        ; 0.216          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[8]    ;
; 0.648  ; 0.864        ; 0.216          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[9]    ;
; 0.648  ; 0.864        ; 0.216          ; High Pulse Width ; clock ; Rise       ; counter4:dev2|count[0]      ;
; 0.648  ; 0.864        ; 0.216          ; High Pulse Width ; clock ; Rise       ; counter4:dev2|count[1]      ;
; 0.648  ; 0.864        ; 0.216          ; High Pulse Width ; clock ; Rise       ; counter4:dev2|overflow      ;
; 0.861  ; 0.861        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~inputclkctrl|inclk[0] ;
; 0.861  ; 0.861        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~inputclkctrl|outclk   ;
; 0.868  ; 0.868        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|overflow|clk            ;
; 0.869  ; 0.869        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev2|count[0]|clk           ;
; 0.869  ; 0.869        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev2|count[1]|clk           ;
; 0.869  ; 0.869        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev2|overflow|clk           ;
; 0.869  ; 0.869        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[10]|clk           ;
; 0.869  ; 0.869        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[11]|clk           ;
; 0.869  ; 0.869        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[12]|clk           ;
; 0.869  ; 0.869        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[13]|clk           ;
; 0.869  ; 0.869        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[14]|clk           ;
; 0.869  ; 0.869        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[15]|clk           ;
; 0.869  ; 0.869        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[2]|clk            ;
; 0.869  ; 0.869        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[3]|clk            ;
; 0.869  ; 0.869        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[4]|clk            ;
; 0.869  ; 0.869        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[5]|clk            ;
; 0.869  ; 0.869        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[6]|clk            ;
; 0.869  ; 0.869        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[7]|clk            ;
; 0.869  ; 0.869        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[8]|clk            ;
; 0.869  ; 0.869        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[9]|clk            ;
; 0.873  ; 0.873        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|o               ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width: 'counter4:dev2|overflow'                                                                     ;
+--------+--------------+----------------+------------------+------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+------------------------+------------+----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[1]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[2]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[3]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[4]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[5]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[6]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[7]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|counter4:counter|count[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|counter4:counter|count[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[3]              ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[1]                    ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[2]                    ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[3]                    ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[4]                    ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[5]                    ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[6]                    ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[7]                    ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|counter4:counter|count[0] ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|counter4:counter|count[1] ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[0]              ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[1]              ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[2]              ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[3]              ;
; 0.374  ; 0.590        ; 0.216          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[2]                    ;
; 0.374  ; 0.590        ; 0.216          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[5]                    ;
; 0.374  ; 0.590        ; 0.216          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[6]                    ;
; 0.375  ; 0.591        ; 0.216          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[1]                    ;
; 0.375  ; 0.591        ; 0.216          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[3]                    ;
; 0.375  ; 0.591        ; 0.216          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[4]                    ;
; 0.375  ; 0.591        ; 0.216          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[7]                    ;
; 0.375  ; 0.591        ; 0.216          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|counter4:counter|count[0] ;
; 0.375  ; 0.591        ; 0.216          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|counter4:counter|count[1] ;
; 0.375  ; 0.591        ; 0.216          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[0]              ;
; 0.375  ; 0.591        ; 0.216          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[1]              ;
; 0.375  ; 0.591        ; 0.216          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[2]              ;
; 0.375  ; 0.591        ; 0.216          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[3]              ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|LED[1]|clk                        ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|LED[2]|clk                        ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|LED[3]|clk                        ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|LED[4]|clk                        ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|LED[5]|clk                        ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|LED[6]|clk                        ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|LED[7]|clk                        ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|counter|count[0]|clk              ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|counter|count[1]|clk              ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|selecters[0]|clk                  ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|selecters[1]|clk                  ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|selecters[2]|clk                  ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|selecters[3]|clk                  ;
; 0.410  ; 0.410        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; dev2|overflow~clkctrl|inclk[0]         ;
; 0.410  ; 0.410        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; dev2|overflow~clkctrl|outclk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; dev2|overflow|q                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; dev2|overflow|q                        ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; dev2|overflow~clkctrl|inclk[0]         ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; dev2|overflow~clkctrl|outclk           ;
; 0.595  ; 0.595        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|LED[2]|clk                        ;
; 0.595  ; 0.595        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|LED[5]|clk                        ;
; 0.595  ; 0.595        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|LED[6]|clk                        ;
; 0.596  ; 0.596        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|LED[1]|clk                        ;
; 0.596  ; 0.596        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|LED[3]|clk                        ;
; 0.596  ; 0.596        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|LED[4]|clk                        ;
; 0.596  ; 0.596        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|LED[7]|clk                        ;
; 0.596  ; 0.596        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|counter|count[0]|clk              ;
; 0.596  ; 0.596        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|counter|count[1]|clk              ;
; 0.596  ; 0.596        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|selecters[0]|clk                  ;
; 0.596  ; 0.596        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|selecters[1]|clk                  ;
; 0.596  ; 0.596        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|selecters[2]|clk                  ;
; 0.596  ; 0.596        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|selecters[3]|clk                  ;
+--------+--------------+----------------+------------------+------------------------+------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width: 'counter2p16:dev|overflow'                                                    ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c0|overflow ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; start_stop_RMch       ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[0] ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[1] ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[2] ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[3] ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c0|overflow ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; start_stop_RMch       ;
; 0.316  ; 0.532        ; 0.216          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; start_stop_RMch       ;
; 0.367  ; 0.367        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c0|count[0]|clk       ;
; 0.367  ; 0.367        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c0|count[1]|clk       ;
; 0.367  ; 0.367        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c0|count[2]|clk       ;
; 0.367  ; 0.367        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c0|count[3]|clk       ;
; 0.367  ; 0.367        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c0|overflow|clk       ;
; 0.377  ; 0.377        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; plus~clkctrl|inclk[0] ;
; 0.377  ; 0.377        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; plus~clkctrl|outclk   ;
; 0.406  ; 0.622        ; 0.216          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[0] ;
; 0.406  ; 0.622        ; 0.216          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[1] ;
; 0.406  ; 0.622        ; 0.216          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[2] ;
; 0.406  ; 0.622        ; 0.216          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[3] ;
; 0.406  ; 0.622        ; 0.216          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c0|overflow ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; plus|datad            ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; start_stop_RMch|clk   ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; plus|combout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; dev|overflow|q        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; dev|overflow|q        ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; plus|combout          ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; start_stop_RMch|clk   ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; plus|datad            ;
; 0.618  ; 0.618        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; plus~clkctrl|inclk[0] ;
; 0.618  ; 0.618        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; plus~clkctrl|outclk   ;
; 0.627  ; 0.627        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c0|count[0]|clk       ;
; 0.627  ; 0.627        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c0|count[1]|clk       ;
; 0.627  ; 0.627        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c0|count[2]|clk       ;
; 0.627  ; 0.627        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c0|count[3]|clk       ;
; 0.627  ; 0.627        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c0|overflow|clk       ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width: 'counter10:c0|overflow'                                                           ;
+--------+--------------+----------------+------------------+-----------------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                 ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-----------------------+------------+------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter10:c0|overflow ; Rise       ; counter10:c1|count[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter10:c0|overflow ; Rise       ; counter10:c1|count[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter10:c0|overflow ; Rise       ; counter10:c1|count[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter10:c0|overflow ; Rise       ; counter10:c1|count[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter10:c0|overflow ; Rise       ; counter10:c1|overflow        ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; counter10:c0|overflow ; Rise       ; counter10:c1|count[0]        ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; counter10:c0|overflow ; Rise       ; counter10:c1|count[1]        ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; counter10:c0|overflow ; Rise       ; counter10:c1|count[2]        ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; counter10:c0|overflow ; Rise       ; counter10:c1|count[3]        ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; counter10:c0|overflow ; Rise       ; counter10:c1|overflow        ;
; 0.333  ; 0.549        ; 0.216          ; High Pulse Width ; counter10:c0|overflow ; Rise       ; counter10:c1|count[0]        ;
; 0.333  ; 0.549        ; 0.216          ; High Pulse Width ; counter10:c0|overflow ; Rise       ; counter10:c1|count[1]        ;
; 0.333  ; 0.549        ; 0.216          ; High Pulse Width ; counter10:c0|overflow ; Rise       ; counter10:c1|count[2]        ;
; 0.333  ; 0.549        ; 0.216          ; High Pulse Width ; counter10:c0|overflow ; Rise       ; counter10:c1|count[3]        ;
; 0.333  ; 0.549        ; 0.216          ; High Pulse Width ; counter10:c0|overflow ; Rise       ; counter10:c1|overflow        ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; counter10:c0|overflow ; Rise       ; c1|count[0]|clk              ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; counter10:c0|overflow ; Rise       ; c1|count[1]|clk              ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; counter10:c0|overflow ; Rise       ; c1|count[2]|clk              ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; counter10:c0|overflow ; Rise       ; c1|count[3]|clk              ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; counter10:c0|overflow ; Rise       ; c1|overflow|clk              ;
; 0.451  ; 0.451        ; 0.000          ; Low Pulse Width  ; counter10:c0|overflow ; Rise       ; c0|overflow~clkctrl|inclk[0] ;
; 0.451  ; 0.451        ; 0.000          ; Low Pulse Width  ; counter10:c0|overflow ; Rise       ; c0|overflow~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter10:c0|overflow ; Rise       ; c0|overflow|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter10:c0|overflow ; Rise       ; c0|overflow|q                ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; counter10:c0|overflow ; Rise       ; c0|overflow~clkctrl|inclk[0] ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; counter10:c0|overflow ; Rise       ; c0|overflow~clkctrl|outclk   ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; counter10:c0|overflow ; Rise       ; c1|count[0]|clk              ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; counter10:c0|overflow ; Rise       ; c1|count[1]|clk              ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; counter10:c0|overflow ; Rise       ; c1|count[2]|clk              ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; counter10:c0|overflow ; Rise       ; c1|count[3]|clk              ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; counter10:c0|overflow ; Rise       ; c1|overflow|clk              ;
+--------+--------------+----------------+------------------+-----------------------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width: 'counter10:c1|overflow'                                                           ;
+--------+--------------+----------------+------------------+-----------------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                 ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-----------------------+------------+------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter10:c1|overflow ; Rise       ; counter10:c2|count[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter10:c1|overflow ; Rise       ; counter10:c2|count[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter10:c1|overflow ; Rise       ; counter10:c2|count[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter10:c1|overflow ; Rise       ; counter10:c2|count[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter10:c1|overflow ; Rise       ; counter10:c2|overflow        ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; counter10:c1|overflow ; Rise       ; counter10:c2|count[0]        ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; counter10:c1|overflow ; Rise       ; counter10:c2|count[1]        ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; counter10:c1|overflow ; Rise       ; counter10:c2|count[2]        ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; counter10:c1|overflow ; Rise       ; counter10:c2|count[3]        ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; counter10:c1|overflow ; Rise       ; counter10:c2|overflow        ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; counter10:c1|overflow ; Rise       ; counter10:c2|count[0]        ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; counter10:c1|overflow ; Rise       ; counter10:c2|count[1]        ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; counter10:c1|overflow ; Rise       ; counter10:c2|count[2]        ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; counter10:c1|overflow ; Rise       ; counter10:c2|count[3]        ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; counter10:c1|overflow ; Rise       ; counter10:c2|overflow        ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; counter10:c1|overflow ; Rise       ; c2|count[0]|clk              ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; counter10:c1|overflow ; Rise       ; c2|count[1]|clk              ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; counter10:c1|overflow ; Rise       ; c2|count[2]|clk              ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; counter10:c1|overflow ; Rise       ; c2|count[3]|clk              ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; counter10:c1|overflow ; Rise       ; c2|overflow|clk              ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; counter10:c1|overflow ; Rise       ; c1|overflow~clkctrl|inclk[0] ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; counter10:c1|overflow ; Rise       ; c1|overflow~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter10:c1|overflow ; Rise       ; c1|overflow|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter10:c1|overflow ; Rise       ; c1|overflow|q                ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; counter10:c1|overflow ; Rise       ; c1|overflow~clkctrl|inclk[0] ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; counter10:c1|overflow ; Rise       ; c1|overflow~clkctrl|outclk   ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; counter10:c1|overflow ; Rise       ; c2|count[0]|clk              ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; counter10:c1|overflow ; Rise       ; c2|count[1]|clk              ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; counter10:c1|overflow ; Rise       ; c2|count[2]|clk              ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; counter10:c1|overflow ; Rise       ; c2|count[3]|clk              ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; counter10:c1|overflow ; Rise       ; c2|overflow|clk              ;
+--------+--------------+----------------+------------------+-----------------------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width: 'counter10:c2|overflow'                                                           ;
+--------+--------------+----------------+------------------+-----------------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                 ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-----------------------+------------+------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter10:c2|overflow ; Rise       ; counter10:c3|count[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter10:c2|overflow ; Rise       ; counter10:c3|count[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter10:c2|overflow ; Rise       ; counter10:c3|count[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter10:c2|overflow ; Rise       ; counter10:c3|count[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter10:c2|overflow ; Rise       ; counter10:c3|overflow        ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width  ; counter10:c2|overflow ; Rise       ; counter10:c3|count[0]        ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width  ; counter10:c2|overflow ; Rise       ; counter10:c3|count[1]        ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width  ; counter10:c2|overflow ; Rise       ; counter10:c3|count[2]        ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width  ; counter10:c2|overflow ; Rise       ; counter10:c3|count[3]        ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width  ; counter10:c2|overflow ; Rise       ; counter10:c3|overflow        ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; counter10:c2|overflow ; Rise       ; counter10:c3|count[0]        ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; counter10:c2|overflow ; Rise       ; counter10:c3|count[1]        ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; counter10:c2|overflow ; Rise       ; counter10:c3|count[2]        ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; counter10:c2|overflow ; Rise       ; counter10:c3|count[3]        ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; counter10:c2|overflow ; Rise       ; counter10:c3|overflow        ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; counter10:c2|overflow ; Rise       ; c3|count[0]|clk              ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; counter10:c2|overflow ; Rise       ; c3|count[1]|clk              ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; counter10:c2|overflow ; Rise       ; c3|count[2]|clk              ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; counter10:c2|overflow ; Rise       ; c3|count[3]|clk              ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; counter10:c2|overflow ; Rise       ; c3|overflow|clk              ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; counter10:c2|overflow ; Rise       ; c2|overflow~clkctrl|inclk[0] ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; counter10:c2|overflow ; Rise       ; c2|overflow~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter10:c2|overflow ; Rise       ; c2|overflow|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter10:c2|overflow ; Rise       ; c2|overflow|q                ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; counter10:c2|overflow ; Rise       ; c2|overflow~clkctrl|inclk[0] ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; counter10:c2|overflow ; Rise       ; c2|overflow~clkctrl|outclk   ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; counter10:c2|overflow ; Rise       ; c3|count[0]|clk              ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; counter10:c2|overflow ; Rise       ; c3|count[1]|clk              ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; counter10:c2|overflow ; Rise       ; c3|count[2]|clk              ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; counter10:c2|overflow ; Rise       ; c3|count[3]|clk              ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; counter10:c2|overflow ; Rise       ; c3|overflow|clk              ;
+--------+--------------+----------------+------------------+-----------------------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width: 'start_stop_RMch'                                                ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target            ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; start_stop_RMch ; Rise       ; run               ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; start_stop_RMch ; Rise       ; run               ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; start_stop_RMch ; Rise       ; run               ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; start_stop_RMch ; Rise       ; run|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_stop_RMch ; Rise       ; start_stop_RMch|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_stop_RMch ; Rise       ; start_stop_RMch|q ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; start_stop_RMch ; Rise       ; run|clk           ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Times                                                                                   ;
+------------+--------------------------+-------+-------+------------+--------------------------+
; Data Port  ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+------------+--------------------------+-------+-------+------------+--------------------------+
; start_stop ; counter2p16:dev|overflow ; 2.008 ; 2.634 ; Rise       ; counter2p16:dev|overflow ;
+------------+--------------------------+-------+-------+------------+--------------------------+


+-------------------------------------------------------------------------------------------------+
; Hold Times                                                                                      ;
+------------+--------------------------+--------+--------+------------+--------------------------+
; Data Port  ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference          ;
+------------+--------------------------+--------+--------+------------+--------------------------+
; start_stop ; counter2p16:dev|overflow ; -1.815 ; -2.431 ; Rise       ; counter2p16:dev|overflow ;
+------------+--------------------------+--------+--------+------------+--------------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------+------------------------+-------+-------+------------+------------------------+
; Data Port     ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference        ;
+---------------+------------------------+-------+-------+------------+------------------------+
; overflow      ; counter10:c2|overflow  ; 3.553 ; 3.621 ; Rise       ; counter10:c2|overflow  ;
; LED[*]        ; counter4:dev2|overflow ; 4.430 ; 4.548 ; Rise       ; counter4:dev2|overflow ;
;  LED[1]       ; counter4:dev2|overflow ; 4.269 ; 4.362 ; Rise       ; counter4:dev2|overflow ;
;  LED[2]       ; counter4:dev2|overflow ; 4.430 ; 4.548 ; Rise       ; counter4:dev2|overflow ;
;  LED[3]       ; counter4:dev2|overflow ; 4.322 ; 4.443 ; Rise       ; counter4:dev2|overflow ;
;  LED[4]       ; counter4:dev2|overflow ; 3.896 ; 3.967 ; Rise       ; counter4:dev2|overflow ;
;  LED[5]       ; counter4:dev2|overflow ; 3.911 ; 3.971 ; Rise       ; counter4:dev2|overflow ;
;  LED[6]       ; counter4:dev2|overflow ; 3.974 ; 4.041 ; Rise       ; counter4:dev2|overflow ;
;  LED[7]       ; counter4:dev2|overflow ; 3.996 ; 4.086 ; Rise       ; counter4:dev2|overflow ;
; selecters[*]  ; counter4:dev2|overflow ; 4.169 ; 4.264 ; Rise       ; counter4:dev2|overflow ;
;  selecters[0] ; counter4:dev2|overflow ; 3.998 ; 4.081 ; Rise       ; counter4:dev2|overflow ;
;  selecters[1] ; counter4:dev2|overflow ; 4.110 ; 4.206 ; Rise       ; counter4:dev2|overflow ;
;  selecters[2] ; counter4:dev2|overflow ; 4.064 ; 4.154 ; Rise       ; counter4:dev2|overflow ;
;  selecters[3] ; counter4:dev2|overflow ; 4.169 ; 4.264 ; Rise       ; counter4:dev2|overflow ;
+---------------+------------------------+-------+-------+------------+------------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------+------------------------+-------+-------+------------+------------------------+
; Data Port     ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference        ;
+---------------+------------------------+-------+-------+------------+------------------------+
; overflow      ; counter10:c2|overflow  ; 3.423 ; 3.486 ; Rise       ; counter10:c2|overflow  ;
; LED[*]        ; counter4:dev2|overflow ; 3.752 ; 3.819 ; Rise       ; counter4:dev2|overflow ;
;  LED[1]       ; counter4:dev2|overflow ; 4.110 ; 4.199 ; Rise       ; counter4:dev2|overflow ;
;  LED[2]       ; counter4:dev2|overflow ; 4.264 ; 4.377 ; Rise       ; counter4:dev2|overflow ;
;  LED[3]       ; counter4:dev2|overflow ; 4.161 ; 4.276 ; Rise       ; counter4:dev2|overflow ;
;  LED[4]       ; counter4:dev2|overflow ; 3.752 ; 3.819 ; Rise       ; counter4:dev2|overflow ;
;  LED[5]       ; counter4:dev2|overflow ; 3.767 ; 3.824 ; Rise       ; counter4:dev2|overflow ;
;  LED[6]       ; counter4:dev2|overflow ; 3.826 ; 3.890 ; Rise       ; counter4:dev2|overflow ;
;  LED[7]       ; counter4:dev2|overflow ; 3.848 ; 3.934 ; Rise       ; counter4:dev2|overflow ;
; selecters[*]  ; counter4:dev2|overflow ; 3.850 ; 3.929 ; Rise       ; counter4:dev2|overflow ;
;  selecters[0] ; counter4:dev2|overflow ; 3.850 ; 3.929 ; Rise       ; counter4:dev2|overflow ;
;  selecters[1] ; counter4:dev2|overflow ; 3.957 ; 4.048 ; Rise       ; counter4:dev2|overflow ;
;  selecters[2] ; counter4:dev2|overflow ; 3.911 ; 3.997 ; Rise       ; counter4:dev2|overflow ;
;  selecters[3] ; counter4:dev2|overflow ; 4.012 ; 4.102 ; Rise       ; counter4:dev2|overflow ;
+---------------+------------------------+-------+-------+------------+------------------------+


-----------------------------------------------
; Fast 1200mV -40C Model Metastability Report ;
-----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                    ;
+---------------------------+---------+-------+----------+---------+---------------------+
; Clock                     ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack          ; -2.088  ; 0.178 ; N/A      ; N/A     ; -3.000              ;
;  clock                    ; -1.734  ; 0.182 ; N/A      ; N/A     ; -3.000              ;
;  counter10:c0|overflow    ; -0.396  ; 0.178 ; N/A      ; N/A     ; -1.285              ;
;  counter10:c1|overflow    ; -0.370  ; 0.178 ; N/A      ; N/A     ; -1.285              ;
;  counter10:c2|overflow    ; -0.426  ; 0.179 ; N/A      ; N/A     ; -1.285              ;
;  counter2p16:dev|overflow ; -0.371  ; 0.178 ; N/A      ; N/A     ; -1.285              ;
;  counter4:dev2|overflow   ; -2.088  ; 0.178 ; N/A      ; N/A     ; -1.285              ;
;  start_stop_RMch          ; 0.203   ; 0.197 ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS           ; -41.288 ; 0.0   ; 0.0      ; 0.0     ; -71.105             ;
;  clock                    ; -21.093 ; 0.000 ; N/A      ; N/A     ; -26.130             ;
;  counter10:c0|overflow    ; -1.276  ; 0.000 ; N/A      ; N/A     ; -6.425              ;
;  counter10:c1|overflow    ; -1.175  ; 0.000 ; N/A      ; N/A     ; -6.425              ;
;  counter10:c2|overflow    ; -1.254  ; 0.000 ; N/A      ; N/A     ; -6.425              ;
;  counter2p16:dev|overflow ; -1.247  ; 0.000 ; N/A      ; N/A     ; -7.710              ;
;  counter4:dev2|overflow   ; -15.243 ; 0.000 ; N/A      ; N/A     ; -16.705             ;
;  start_stop_RMch          ; 0.000   ; 0.000 ; N/A      ; N/A     ; -1.285              ;
+---------------------------+---------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Times                                                                                   ;
+------------+--------------------------+-------+-------+------------+--------------------------+
; Data Port  ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+------------+--------------------------+-------+-------+------------+--------------------------+
; start_stop ; counter2p16:dev|overflow ; 4.139 ; 4.586 ; Rise       ; counter2p16:dev|overflow ;
+------------+--------------------------+-------+-------+------------+--------------------------+


+-------------------------------------------------------------------------------------------------+
; Hold Times                                                                                      ;
+------------+--------------------------+--------+--------+------------+--------------------------+
; Data Port  ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference          ;
+------------+--------------------------+--------+--------+------------+--------------------------+
; start_stop ; counter2p16:dev|overflow ; -1.815 ; -2.431 ; Rise       ; counter2p16:dev|overflow ;
+------------+--------------------------+--------+--------+------------+--------------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------+------------------------+-------+-------+------------+------------------------+
; Data Port     ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference        ;
+---------------+------------------------+-------+-------+------------+------------------------+
; overflow      ; counter10:c2|overflow  ; 7.368 ; 7.270 ; Rise       ; counter10:c2|overflow  ;
; LED[*]        ; counter4:dev2|overflow ; 9.200 ; 9.081 ; Rise       ; counter4:dev2|overflow ;
;  LED[1]       ; counter4:dev2|overflow ; 8.840 ; 8.711 ; Rise       ; counter4:dev2|overflow ;
;  LED[2]       ; counter4:dev2|overflow ; 9.200 ; 9.081 ; Rise       ; counter4:dev2|overflow ;
;  LED[3]       ; counter4:dev2|overflow ; 9.009 ; 8.890 ; Rise       ; counter4:dev2|overflow ;
;  LED[4]       ; counter4:dev2|overflow ; 8.022 ; 7.965 ; Rise       ; counter4:dev2|overflow ;
;  LED[5]       ; counter4:dev2|overflow ; 8.078 ; 7.967 ; Rise       ; counter4:dev2|overflow ;
;  LED[6]       ; counter4:dev2|overflow ; 8.179 ; 8.099 ; Rise       ; counter4:dev2|overflow ;
;  LED[7]       ; counter4:dev2|overflow ; 8.244 ; 8.193 ; Rise       ; counter4:dev2|overflow ;
; selecters[*]  ; counter4:dev2|overflow ; 8.653 ; 8.566 ; Rise       ; counter4:dev2|overflow ;
;  selecters[0] ; counter4:dev2|overflow ; 8.235 ; 8.178 ; Rise       ; counter4:dev2|overflow ;
;  selecters[1] ; counter4:dev2|overflow ; 8.502 ; 8.429 ; Rise       ; counter4:dev2|overflow ;
;  selecters[2] ; counter4:dev2|overflow ; 8.426 ; 8.346 ; Rise       ; counter4:dev2|overflow ;
;  selecters[3] ; counter4:dev2|overflow ; 8.653 ; 8.566 ; Rise       ; counter4:dev2|overflow ;
+---------------+------------------------+-------+-------+------------+------------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------+------------------------+-------+-------+------------+------------------------+
; Data Port     ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference        ;
+---------------+------------------------+-------+-------+------------+------------------------+
; overflow      ; counter10:c2|overflow  ; 3.423 ; 3.486 ; Rise       ; counter10:c2|overflow  ;
; LED[*]        ; counter4:dev2|overflow ; 3.752 ; 3.819 ; Rise       ; counter4:dev2|overflow ;
;  LED[1]       ; counter4:dev2|overflow ; 4.110 ; 4.199 ; Rise       ; counter4:dev2|overflow ;
;  LED[2]       ; counter4:dev2|overflow ; 4.264 ; 4.377 ; Rise       ; counter4:dev2|overflow ;
;  LED[3]       ; counter4:dev2|overflow ; 4.161 ; 4.276 ; Rise       ; counter4:dev2|overflow ;
;  LED[4]       ; counter4:dev2|overflow ; 3.752 ; 3.819 ; Rise       ; counter4:dev2|overflow ;
;  LED[5]       ; counter4:dev2|overflow ; 3.767 ; 3.824 ; Rise       ; counter4:dev2|overflow ;
;  LED[6]       ; counter4:dev2|overflow ; 3.826 ; 3.890 ; Rise       ; counter4:dev2|overflow ;
;  LED[7]       ; counter4:dev2|overflow ; 3.848 ; 3.934 ; Rise       ; counter4:dev2|overflow ;
; selecters[*]  ; counter4:dev2|overflow ; 3.850 ; 3.929 ; Rise       ; counter4:dev2|overflow ;
;  selecters[0] ; counter4:dev2|overflow ; 3.850 ; 3.929 ; Rise       ; counter4:dev2|overflow ;
;  selecters[1] ; counter4:dev2|overflow ; 3.957 ; 4.048 ; Rise       ; counter4:dev2|overflow ;
;  selecters[2] ; counter4:dev2|overflow ; 3.911 ; 3.997 ; Rise       ; counter4:dev2|overflow ;
;  selecters[3] ; counter4:dev2|overflow ; 4.012 ; 4.102 ; Rise       ; counter4:dev2|overflow ;
+---------------+------------------------+-------+-------+------------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; selecters[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; selecters[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; selecters[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; selecters[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; overflow      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clock                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; start_stop              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-09 V                   ; 2.34 V              ; -0.00659 V          ; 0.213 V                              ; 0.083 V                              ; 2.63e-09 s                  ; 2.52e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.87e-09 V                  ; 2.34 V             ; -0.00659 V         ; 0.213 V                             ; 0.083 V                             ; 2.63e-09 s                 ; 2.52e-09 s                 ; No                        ; Yes                       ;
; LED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-09 V                   ; 2.41 V              ; -0.0441 V           ; 0.217 V                              ; 0.126 V                              ; 2.86e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-09 V                  ; 2.41 V             ; -0.0441 V          ; 0.217 V                             ; 0.126 V                             ; 2.86e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-09 V                   ; 2.41 V              ; -0.0441 V           ; 0.217 V                              ; 0.126 V                              ; 2.86e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-09 V                  ; 2.41 V             ; -0.0441 V          ; 0.217 V                             ; 0.126 V                             ; 2.86e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-09 V                   ; 2.41 V              ; -0.0441 V           ; 0.217 V                              ; 0.126 V                              ; 2.86e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-09 V                  ; 2.41 V             ; -0.0441 V          ; 0.217 V                             ; 0.126 V                             ; 2.86e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; LED[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-09 V                   ; 2.41 V              ; -0.0441 V           ; 0.217 V                              ; 0.126 V                              ; 2.86e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-09 V                  ; 2.41 V             ; -0.0441 V          ; 0.217 V                             ; 0.126 V                             ; 2.86e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; LED[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-09 V                   ; 2.41 V              ; -0.0441 V           ; 0.217 V                              ; 0.126 V                              ; 2.86e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-09 V                  ; 2.41 V             ; -0.0441 V          ; 0.217 V                             ; 0.126 V                             ; 2.86e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; LED[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-09 V                   ; 2.41 V              ; -0.0441 V           ; 0.217 V                              ; 0.126 V                              ; 2.86e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-09 V                  ; 2.41 V             ; -0.0441 V          ; 0.217 V                             ; 0.126 V                             ; 2.86e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; LED[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-09 V                   ; 2.41 V              ; -0.0441 V           ; 0.217 V                              ; 0.126 V                              ; 2.86e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-09 V                  ; 2.41 V             ; -0.0441 V          ; 0.217 V                             ; 0.126 V                             ; 2.86e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; selecters[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-09 V                   ; 2.41 V              ; -0.0441 V           ; 0.217 V                              ; 0.126 V                              ; 2.86e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-09 V                  ; 2.41 V             ; -0.0441 V          ; 0.217 V                             ; 0.126 V                             ; 2.86e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; selecters[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-09 V                   ; 2.41 V              ; -0.0441 V           ; 0.217 V                              ; 0.126 V                              ; 2.86e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-09 V                  ; 2.41 V             ; -0.0441 V          ; 0.217 V                             ; 0.126 V                             ; 2.86e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; selecters[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-09 V                   ; 2.41 V              ; -0.0441 V           ; 0.217 V                              ; 0.126 V                              ; 2.86e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-09 V                  ; 2.41 V             ; -0.0441 V          ; 0.217 V                             ; 0.126 V                             ; 2.86e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; selecters[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-09 V                   ; 2.41 V              ; -0.0441 V           ; 0.217 V                              ; 0.126 V                              ; 2.86e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-09 V                  ; 2.41 V             ; -0.0441 V          ; 0.217 V                             ; 0.126 V                             ; 2.86e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; overflow      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-09 V                   ; 2.41 V              ; -0.0441 V           ; 0.217 V                              ; 0.126 V                              ; 2.86e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-09 V                  ; 2.41 V             ; -0.0441 V          ; 0.217 V                             ; 0.126 V                             ; 2.86e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-09 V                   ; 2.39 V              ; -0.0374 V           ; 0.127 V                              ; 0.051 V                              ; 4.57e-10 s                  ; 3.66e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.16e-09 V                  ; 2.39 V             ; -0.0374 V          ; 0.127 V                             ; 0.051 V                             ; 4.57e-10 s                 ; 3.66e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.76e-09 V                   ; 2.38 V              ; -0.00636 V          ; 0.233 V                              ; 0.017 V                              ; 5.26e-10 s                  ; 7.33e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.76e-09 V                  ; 2.38 V             ; -0.00636 V         ; 0.233 V                             ; 0.017 V                             ; 5.26e-10 s                 ; 7.33e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-06 V                   ; 2.33 V              ; -0.00235 V          ; 0.099 V                              ; 0.059 V                              ; 3.61e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.46e-06 V                  ; 2.33 V             ; -0.00235 V         ; 0.099 V                             ; 0.059 V                             ; 3.61e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; LED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-06 V                   ; 2.35 V              ; -0.00264 V          ; 0.14 V                               ; 0.006 V                              ; 4.74e-10 s                  ; 4.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.46e-06 V                  ; 2.35 V             ; -0.00264 V         ; 0.14 V                              ; 0.006 V                             ; 4.74e-10 s                 ; 4.84e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-06 V                   ; 2.35 V              ; -0.00264 V          ; 0.14 V                               ; 0.006 V                              ; 4.74e-10 s                  ; 4.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.46e-06 V                  ; 2.35 V             ; -0.00264 V         ; 0.14 V                              ; 0.006 V                             ; 4.74e-10 s                 ; 4.84e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-06 V                   ; 2.35 V              ; -0.00264 V          ; 0.14 V                               ; 0.006 V                              ; 4.74e-10 s                  ; 4.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.46e-06 V                  ; 2.35 V             ; -0.00264 V         ; 0.14 V                              ; 0.006 V                             ; 4.74e-10 s                 ; 4.84e-10 s                 ; Yes                       ; Yes                       ;
; LED[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-06 V                   ; 2.35 V              ; -0.00264 V          ; 0.14 V                               ; 0.006 V                              ; 4.74e-10 s                  ; 4.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.46e-06 V                  ; 2.35 V             ; -0.00264 V         ; 0.14 V                              ; 0.006 V                             ; 4.74e-10 s                 ; 4.84e-10 s                 ; Yes                       ; Yes                       ;
; LED[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-06 V                   ; 2.35 V              ; -0.00264 V          ; 0.14 V                               ; 0.006 V                              ; 4.74e-10 s                  ; 4.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.46e-06 V                  ; 2.35 V             ; -0.00264 V         ; 0.14 V                              ; 0.006 V                             ; 4.74e-10 s                 ; 4.84e-10 s                 ; Yes                       ; Yes                       ;
; LED[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-06 V                   ; 2.35 V              ; -0.00264 V          ; 0.14 V                               ; 0.006 V                              ; 4.74e-10 s                  ; 4.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.46e-06 V                  ; 2.35 V             ; -0.00264 V         ; 0.14 V                              ; 0.006 V                             ; 4.74e-10 s                 ; 4.84e-10 s                 ; Yes                       ; Yes                       ;
; LED[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-06 V                   ; 2.35 V              ; -0.00264 V          ; 0.14 V                               ; 0.006 V                              ; 4.74e-10 s                  ; 4.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.46e-06 V                  ; 2.35 V             ; -0.00264 V         ; 0.14 V                              ; 0.006 V                             ; 4.74e-10 s                 ; 4.84e-10 s                 ; Yes                       ; Yes                       ;
; selecters[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-06 V                   ; 2.35 V              ; -0.00264 V          ; 0.14 V                               ; 0.006 V                              ; 4.74e-10 s                  ; 4.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.46e-06 V                  ; 2.35 V             ; -0.00264 V         ; 0.14 V                              ; 0.006 V                             ; 4.74e-10 s                 ; 4.84e-10 s                 ; Yes                       ; Yes                       ;
; selecters[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-06 V                   ; 2.35 V              ; -0.00264 V          ; 0.14 V                               ; 0.006 V                              ; 4.74e-10 s                  ; 4.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.46e-06 V                  ; 2.35 V             ; -0.00264 V         ; 0.14 V                              ; 0.006 V                             ; 4.74e-10 s                 ; 4.84e-10 s                 ; Yes                       ; Yes                       ;
; selecters[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-06 V                   ; 2.35 V              ; -0.00264 V          ; 0.14 V                               ; 0.006 V                              ; 4.74e-10 s                  ; 4.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.46e-06 V                  ; 2.35 V             ; -0.00264 V         ; 0.14 V                              ; 0.006 V                             ; 4.74e-10 s                 ; 4.84e-10 s                 ; Yes                       ; Yes                       ;
; selecters[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-06 V                   ; 2.35 V              ; -0.00264 V          ; 0.14 V                               ; 0.006 V                              ; 4.74e-10 s                  ; 4.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.46e-06 V                  ; 2.35 V             ; -0.00264 V         ; 0.14 V                              ; 0.006 V                             ; 4.74e-10 s                 ; 4.84e-10 s                 ; Yes                       ; Yes                       ;
; overflow      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-06 V                   ; 2.35 V              ; -0.00264 V          ; 0.14 V                               ; 0.006 V                              ; 4.74e-10 s                  ; 4.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.46e-06 V                  ; 2.35 V             ; -0.00264 V         ; 0.14 V                              ; 0.006 V                             ; 4.74e-10 s                 ; 4.84e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.67e-07 V                   ; 2.34 V              ; -0.00732 V          ; 0.095 V                              ; 0.013 V                              ; 6.35e-10 s                  ; 5.32e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.67e-07 V                  ; 2.34 V             ; -0.00732 V         ; 0.095 V                             ; 0.013 V                             ; 6.35e-10 s                 ; 5.32e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.27e-06 V                   ; 2.34 V              ; -0.00327 V          ; 0.11 V                               ; 0.03 V                               ; 8.38e-10 s                  ; 1.07e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.27e-06 V                  ; 2.34 V             ; -0.00327 V         ; 0.11 V                              ; 0.03 V                              ; 8.38e-10 s                 ; 1.07e-09 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.46e-09 V                   ; 2.65 V              ; -0.0145 V           ; 0.213 V                              ; 0.199 V                              ; 2.16e-09 s                  ; 2.07e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.46e-09 V                  ; 2.65 V             ; -0.0145 V          ; 0.213 V                             ; 0.199 V                             ; 2.16e-09 s                 ; 2.07e-09 s                 ; No                        ; Yes                       ;
; LED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.46e-09 V                   ; 2.76 V              ; -0.079 V            ; 0.178 V                              ; 0.111 V                              ; 2.58e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.46e-09 V                  ; 2.76 V             ; -0.079 V           ; 0.178 V                             ; 0.111 V                             ; 2.58e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.46e-09 V                   ; 2.76 V              ; -0.079 V            ; 0.178 V                              ; 0.111 V                              ; 2.58e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.46e-09 V                  ; 2.76 V             ; -0.079 V           ; 0.178 V                             ; 0.111 V                             ; 2.58e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.46e-09 V                   ; 2.76 V              ; -0.079 V            ; 0.178 V                              ; 0.111 V                              ; 2.58e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.46e-09 V                  ; 2.76 V             ; -0.079 V           ; 0.178 V                             ; 0.111 V                             ; 2.58e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; LED[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.46e-09 V                   ; 2.76 V              ; -0.079 V            ; 0.178 V                              ; 0.111 V                              ; 2.58e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.46e-09 V                  ; 2.76 V             ; -0.079 V           ; 0.178 V                             ; 0.111 V                             ; 2.58e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; LED[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.46e-09 V                   ; 2.76 V              ; -0.079 V            ; 0.178 V                              ; 0.111 V                              ; 2.58e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.46e-09 V                  ; 2.76 V             ; -0.079 V           ; 0.178 V                             ; 0.111 V                             ; 2.58e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; LED[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.46e-09 V                   ; 2.76 V              ; -0.079 V            ; 0.178 V                              ; 0.111 V                              ; 2.58e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.46e-09 V                  ; 2.76 V             ; -0.079 V           ; 0.178 V                             ; 0.111 V                             ; 2.58e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; LED[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.46e-09 V                   ; 2.76 V              ; -0.079 V            ; 0.178 V                              ; 0.111 V                              ; 2.58e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.46e-09 V                  ; 2.76 V             ; -0.079 V           ; 0.178 V                             ; 0.111 V                             ; 2.58e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; selecters[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.46e-09 V                   ; 2.76 V              ; -0.079 V            ; 0.178 V                              ; 0.111 V                              ; 2.58e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.46e-09 V                  ; 2.76 V             ; -0.079 V           ; 0.178 V                             ; 0.111 V                             ; 2.58e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; selecters[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.46e-09 V                   ; 2.76 V              ; -0.079 V            ; 0.178 V                              ; 0.111 V                              ; 2.58e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.46e-09 V                  ; 2.76 V             ; -0.079 V           ; 0.178 V                             ; 0.111 V                             ; 2.58e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; selecters[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.46e-09 V                   ; 2.76 V              ; -0.079 V            ; 0.178 V                              ; 0.111 V                              ; 2.58e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.46e-09 V                  ; 2.76 V             ; -0.079 V           ; 0.178 V                             ; 0.111 V                             ; 2.58e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; selecters[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.46e-09 V                   ; 2.76 V              ; -0.079 V            ; 0.178 V                              ; 0.111 V                              ; 2.58e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.46e-09 V                  ; 2.76 V             ; -0.079 V           ; 0.178 V                             ; 0.111 V                             ; 2.58e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; overflow      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.46e-09 V                   ; 2.76 V              ; -0.079 V            ; 0.178 V                              ; 0.111 V                              ; 2.58e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.46e-09 V                  ; 2.76 V             ; -0.079 V           ; 0.178 V                             ; 0.111 V                             ; 2.58e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2e-09 V                      ; 2.74 V              ; -0.103 V            ; 0.233 V                              ; 0.159 V                              ; 2.85e-10 s                  ; 2.77e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2e-09 V                     ; 2.74 V             ; -0.103 V           ; 0.233 V                             ; 0.159 V                             ; 2.85e-10 s                 ; 2.77e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.09e-09 V                   ; 2.72 V              ; -0.0273 V           ; 0.18 V                               ; 0.08 V                               ; 4.67e-10 s                  ; 6.1e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 3.09e-09 V                  ; 2.72 V             ; -0.0273 V          ; 0.18 V                              ; 0.08 V                              ; 4.67e-10 s                 ; 6.1e-10 s                  ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                 ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; From Clock               ; To Clock                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; clock                    ; clock                    ; 154      ; 0        ; 0        ; 0        ;
; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 16       ; 0        ; 0        ; 0        ;
; counter2p16:dev|overflow ; counter4:dev2|overflow   ; 28       ; 0        ; 0        ; 0        ;
; counter4:dev2|overflow   ; counter4:dev2|overflow   ; 32       ; 0        ; 0        ; 0        ;
; counter10:c0|overflow    ; counter4:dev2|overflow   ; 28       ; 0        ; 0        ; 0        ;
; counter10:c1|overflow    ; counter4:dev2|overflow   ; 28       ; 0        ; 0        ; 0        ;
; counter10:c2|overflow    ; counter4:dev2|overflow   ; 28       ; 0        ; 0        ; 0        ;
; counter10:c0|overflow    ; counter10:c0|overflow    ; 16       ; 0        ; 0        ; 0        ;
; counter10:c1|overflow    ; counter10:c1|overflow    ; 16       ; 0        ; 0        ; 0        ;
; counter10:c2|overflow    ; counter10:c2|overflow    ; 16       ; 0        ; 0        ; 0        ;
; start_stop_RMch          ; start_stop_RMch          ; 1        ; 0        ; 0        ; 0        ;
+--------------------------+--------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                  ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; From Clock               ; To Clock                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; clock                    ; clock                    ; 154      ; 0        ; 0        ; 0        ;
; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 16       ; 0        ; 0        ; 0        ;
; counter2p16:dev|overflow ; counter4:dev2|overflow   ; 28       ; 0        ; 0        ; 0        ;
; counter4:dev2|overflow   ; counter4:dev2|overflow   ; 32       ; 0        ; 0        ; 0        ;
; counter10:c0|overflow    ; counter4:dev2|overflow   ; 28       ; 0        ; 0        ; 0        ;
; counter10:c1|overflow    ; counter4:dev2|overflow   ; 28       ; 0        ; 0        ; 0        ;
; counter10:c2|overflow    ; counter4:dev2|overflow   ; 28       ; 0        ; 0        ; 0        ;
; counter10:c0|overflow    ; counter10:c0|overflow    ; 16       ; 0        ; 0        ; 0        ;
; counter10:c1|overflow    ; counter10:c1|overflow    ; 16       ; 0        ; 0        ; 0        ;
; counter10:c2|overflow    ; counter10:c2|overflow    ; 16       ; 0        ; 0        ; 0        ;
; start_stop_RMch          ; start_stop_RMch          ; 1        ; 0        ; 0        ; 0        ;
+--------------------------+--------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 1     ; 1    ;
; Unconstrained Output Ports      ; 12    ; 12   ;
; Unconstrained Output Port Paths ; 12    ; 12   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Fri Apr 14 18:56:21 2017
Info: Command: quartus_sta counter10x4 -c counter10x4
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'counter10x4.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
    Info (332105): create_clock -period 1.000 -name counter4:dev2|overflow counter4:dev2|overflow
    Info (332105): create_clock -period 1.000 -name counter10:c2|overflow counter10:c2|overflow
    Info (332105): create_clock -period 1.000 -name counter10:c1|overflow counter10:c1|overflow
    Info (332105): create_clock -period 1.000 -name counter10:c0|overflow counter10:c0|overflow
    Info (332105): create_clock -period 1.000 -name counter2p16:dev|overflow counter2p16:dev|overflow
    Info (332105): create_clock -period 1.000 -name start_stop_RMch start_stop_RMch
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 100C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.088
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.088       -15.243 counter4:dev2|overflow 
    Info (332119):    -1.734       -21.093 clock 
    Info (332119):    -0.426        -1.254 counter10:c2|overflow 
    Info (332119):    -0.396        -1.276 counter10:c0|overflow 
    Info (332119):    -0.371        -1.247 counter2p16:dev|overflow 
    Info (332119):    -0.370        -1.175 counter10:c1|overflow 
    Info (332119):     0.203         0.000 start_stop_RMch 
Info (332146): Worst-case hold slack is 0.414
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.414         0.000 counter10:c1|overflow 
    Info (332119):     0.414         0.000 counter10:c2|overflow 
    Info (332119):     0.414         0.000 counter2p16:dev|overflow 
    Info (332119):     0.415         0.000 counter10:c0|overflow 
    Info (332119):     0.415         0.000 counter4:dev2|overflow 
    Info (332119):     0.419         0.000 clock 
    Info (332119):     0.449         0.000 start_stop_RMch 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -26.130 clock 
    Info (332119):    -1.285       -16.705 counter4:dev2|overflow 
    Info (332119):    -1.285        -7.710 counter2p16:dev|overflow 
    Info (332119):    -1.285        -6.425 counter10:c0|overflow 
    Info (332119):    -1.285        -6.425 counter10:c1|overflow 
    Info (332119):    -1.285        -6.425 counter10:c2|overflow 
    Info (332119):    -1.285        -1.285 start_stop_RMch 
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.734
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.734       -11.912 counter4:dev2|overflow 
    Info (332119):    -1.349       -15.840 clock 
    Info (332119):    -0.216        -0.485 counter10:c2|overflow 
    Info (332119):    -0.187        -0.518 counter10:c0|overflow 
    Info (332119):    -0.171        -0.494 counter2p16:dev|overflow 
    Info (332119):    -0.171        -0.429 counter10:c1|overflow 
    Info (332119):     0.320         0.000 start_stop_RMch 
Info (332146): Worst-case hold slack is 0.341
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.341         0.000 counter10:c0|overflow 
    Info (332119):     0.341         0.000 counter10:c1|overflow 
    Info (332119):     0.342         0.000 counter2p16:dev|overflow 
    Info (332119):     0.342         0.000 counter4:dev2|overflow 
    Info (332119):     0.343         0.000 counter10:c2|overflow 
    Info (332119):     0.356         0.000 clock 
    Info (332119):     0.382         0.000 start_stop_RMch 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -26.130 clock 
    Info (332119):    -1.285       -16.705 counter4:dev2|overflow 
    Info (332119):    -1.285        -7.710 counter2p16:dev|overflow 
    Info (332119):    -1.285        -6.425 counter10:c0|overflow 
    Info (332119):    -1.285        -6.425 counter10:c1|overflow 
    Info (332119):    -1.285        -6.425 counter10:c2|overflow 
    Info (332119):    -1.285        -1.285 start_stop_RMch 
Info: Analyzing Fast 1200mV -40C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.431
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.431        -2.456 counter4:dev2|overflow 
    Info (332119):    -0.270        -1.500 clock 
    Info (332119):     0.326         0.000 counter10:c2|overflow 
    Info (332119):     0.341         0.000 counter10:c0|overflow 
    Info (332119):     0.356         0.000 counter2p16:dev|overflow 
    Info (332119):     0.358         0.000 counter10:c1|overflow 
    Info (332119):     0.642         0.000 start_stop_RMch 
Info (332146): Worst-case hold slack is 0.178
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.178         0.000 counter10:c0|overflow 
    Info (332119):     0.178         0.000 counter10:c1|overflow 
    Info (332119):     0.178         0.000 counter2p16:dev|overflow 
    Info (332119):     0.178         0.000 counter4:dev2|overflow 
    Info (332119):     0.179         0.000 counter10:c2|overflow 
    Info (332119):     0.182         0.000 clock 
    Info (332119):     0.197         0.000 start_stop_RMch 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -21.934 clock 
    Info (332119):    -1.000       -13.000 counter4:dev2|overflow 
    Info (332119):    -1.000        -6.000 counter2p16:dev|overflow 
    Info (332119):    -1.000        -5.000 counter10:c0|overflow 
    Info (332119):    -1.000        -5.000 counter10:c1|overflow 
    Info (332119):    -1.000        -5.000 counter10:c2|overflow 
    Info (332119):    -1.000        -1.000 start_stop_RMch 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 380 megabytes
    Info: Processing ended: Fri Apr 14 18:56:25 2017
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


