# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 410 6.4e-05 512 110 260 114688 29.8847 6.72621 19.421 209.124 265.403 265.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1280 0.000128 1024 430 1280 117760 13.8514 6.82477 178.098 209.094 408.029 408.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1080 0.001024 4096 90 590 17984 2.73286 38.0208 104.832 145.63 145.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1170 0.000256 4096 370 3170 59008 11.4995 13.934 713.03 418.835 1157.37 1157.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 730 3.2e-05 2048 70 1180 553984 98.5976 56.1623 1693.04 1690.33 3538.29 3538.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1670 6.4e-05 512 170 180 294912 11.7076 6.71658 65.734 209.734 294.046 294.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 920 3.2e-05 512 150 890 524288 30.3442 13.3302 290.332 417.908 752.126 752.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 300 0.000256 512 70 290 20480 7.13872 1.70224 4.0247 76.7174 89.7945 89.9498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1310 6.4e-05 2048 500 1890 228352 56.7467 28.349 1043.62 840.143 1969.01 1969.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1020 6.4e-05 4096 70 12250 294272 49.0743 59.9003 13417.6 1773.99 15300.8 15300.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 410 6.4e-05 512 110 260 110592 29.4111 6.59645 21.5664 204.129 261.955 262.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1280 0.000128 1024 430 1280 117504 13.9196 6.84538 206.745 208.738 436.406 436.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1080 0.001024 4096 90 590 18000 2.73408 44.5778 104.764 152.12 152.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1170 0.000256 4096 370 3170 59040 11.5654 13.9758 813.126 419.008 1257.75 1257.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 730 3.2e-05 2048 70 1180 552960 98.9594 56.1275 1922.97 1674.68 3752.91 3753.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1670 6.4e-05 512 170 180 294912 11.6932 6.73293 38.9287 209.46 266.972 267.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 920 3.2e-05 512 150 890 520704 30.5764 13.3492 341.695 417.179 803.017 803.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 300 0.000256 512 70 290 13824 7.22739 1.62397 3.1544 72.8995 85.1186 85.2788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1310 6.4e-05 2048 500 1890 228096 56.9116 28.5337 1204.84 838.51 2128.98 2129.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1020 6.4e-05 4096 70 12250 294336 49.2439 60.0215 16236.3 1776.72 18122.5 18122.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 410 6.4e-05 512 110 260 112640 29.5494 6.63757 23.0061 208.268 267.708 267.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1280 0.000128 1024 430 1280 117760 13.9625 6.83808 216.306 211.717 449.286 449.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1080 0.001024 4096 90 590 18000 2.73216 46.507 105.856 155.14 155.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1170 0.000256 4096 370 3170 58880 11.4976 13.953 848.074 422.574 1296.18 1296.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 730 3.2e-05 2048 70 1180 552960 98.7345 56.2196 2011.97 1691.85 3858.94 3859.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1670 6.4e-05 512 170 180 294400 11.6928 6.72458 40.8696 211.668 271.111 271.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 920 3.2e-05 512 150 890 522240 30.6582 13.3714 356.526 423.172 823.944 824.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 300 0.000256 512 70 290 20480 7.04294 1.6871 4.79088 75.674 89.4088 89.5696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1310 6.4e-05 2048 500 1890 227840 56.8272 28.3218 1256.51 846.168 2188.01 2188.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1020 6.4e-05 4096 70 12250 294240 49.0543 59.9762 16858.2 1795.18 18762.6 18762.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 410 6.4e-05 512 110 260 110592 29.703 6.63347 21.0671 206.453 264.105 264.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1280 0.000128 1024 430 1280 116736 13.8452 7.23136 199.138 208.515 428.882 429.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1080 0.001024 4096 90 590 17952 2.73203 43.2783 104.758 150.81 150.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1170 0.000256 4096 370 3170 58944 11.4934 13.931 790.44 419.131 1235.07 1235.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 730 3.2e-05 2048 70 1180 552960 98.4016 55.8946 1877.48 1674.33 3706.27 3706.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1670 6.4e-05 512 170 180 293376 11.6856 6.71354 37.7364 209.526 265.823 265.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 920 3.2e-05 512 150 890 522240 30.1416 13.2741 331.299 416.677 791.607 791.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 300 0.000256 512 70 290 12288 7.31779 1.61997 2.83414 72.4562 84.4406 84.5984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1310 6.4e-05 2048 500 1890 227328 56.7596 28.2649 1170.06 837.383 2092.65 2092.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1020 6.4e-05 4096 70 12250 294336 49.1153 59.9228 15688.3 1783.34 17580.9 17581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 410 6.4e-05 512 110 260 115200 29.3504 6.64554 22.2017 206.269 264.714 264.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1280 0.000128 1024 430 1280 116800 13.9518 6.85034 201.936 208.407 431.303 431.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1080 0.001024 4096 90 590 17900 2.72237 43.6299 104.399 150.795 150.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1170 0.000256 4096 370 3170 59000 11.5817 13.9775 800.34 419.018 1244.99 1245.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 730 3.2e-05 2048 70 1180 552000 99.1188 56.1756 1894.51 1673.8 3723.77 3723.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1670 6.4e-05 512 170 180 294400 11.7265 6.73021 38.7053 209.413 266.734 266.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 920 3.2e-05 512 150 890 518400 30.5726 13.3216 333.079 416.555 793.74 793.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 300 0.000256 512 70 290 19200 7.156 1.69027 4.23971 74.6189 87.9177 88.0789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1310 6.4e-05 2048 500 1890 227200 57.1033 28.3498 1182.13 837.125 2104.89 2105.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1020 6.4e-05 4096 70 12250 294400 49.4532 60.0994 15933.3 1776.88 17819.9 17820.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 410 6.4e-05 512 110 260 100352 29.9163 6.5879 20.0856 202.149 258.984 259.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1280 0.000128 1024 430 1280 116480 14.0222 6.84442 207.291 209.356 437.669 437.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1080 0.001024 4096 90 590 17920 2.72288 45.0089 104.568 152.343 152.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1170 0.000256 4096 370 3170 58912 11.5036 13.9562 819.798 419.022 1264.36 1264.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 730 3.2e-05 2048 70 1180 551936 98.7106 56.0309 1939.97 1672.79 3767.67 3767.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1670 6.4e-05 512 170 180 293888 11.6932 6.71731 39.7235 209.279 267.569 267.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 920 3.2e-05 512 150 890 523264 30.4808 13.361 345.416 418.337 807.815 807.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 300 0.000256 512 70 290 14336 6.94531 1.58109 3.3983 69.425 81.5643 81.7352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1310 6.4e-05 2048 500 1890 227584 56.8092 28.3571 1212.83 836.683 2134.87 2135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1020 6.4e-05 4096 70 12250 294112 49.1172 59.9788 16184.7 1777.81 18071.8 18072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 410 6.4e-05 512 110 260 107520 30.1238 6.64986 21.5283 206.445 264.995 265.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1280 0.000128 1024 430 1280 117120 13.9415 6.84442 208.713 209.03 438.685 438.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1080 0.001024 4096 90 590 17880 2.7191 45.0028 104.485 152.251 152.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1170 0.000256 4096 370 3170 59040 11.5576 13.9761 825.96 419.473 1271.05 1271.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 730 3.2e-05 2048 70 1180 552960 98.8654 56.1451 1956.4 1675.43 3787.01 3787.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1670 6.4e-05 512 170 180 293760 11.6417 6.71539 39.8353 209.622 267.972 268.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 920 3.2e-05 512 150 890 522240 30.4763 13.3591 348.365 417.665 810.083 810.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 300 0.000256 512 70 290 15360 7.4425 1.69085 3.64099 74.6649 87.6451 87.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1310 6.4e-05 2048 500 1890 226560 56.9363 28.344 1216.42 835.294 2137.18 2137.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1020 6.4e-05 4096 70 12250 294240 49.2004 60.0267 16372.1 1777.78 18259.3 18259.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 410 6.4e-05 512 110 260 114688 29.8869 6.72413 22.2276 209.181 268.262 268.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1280 0.000128 1024 430 1280 116736 13.9618 6.83213 201.999 209.195 432.142 432.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1080 0.001024 4096 90 590 17920 2.72179 43.7658 104.734 151.263 151.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1170 0.000256 4096 370 3170 58880 11.4831 13.9316 798.659 418.523 1242.67 1242.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 730 3.2e-05 2048 70 1180 552960 98.5687 56.0388 1897.56 1676.79 3729.12 3729.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1670 6.4e-05 512 170 180 292864 11.6763 6.70669 38.6161 209.106 266.259 266.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 920 3.2e-05 512 150 890 524288 30.2913 13.3304 337.971 418.083 799.888 800.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 300 0.000256 512 70 290 16384 7.01171 1.61984 3.75149 72.7847 85.3785 85.5354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1310 6.4e-05 2048 500 1890 227328 56.5556 28.3423 1180.83 837.095 2103 2103.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1020 6.4e-05 4096 70 12250 294144 49.1048 59.9492 15837.1 1775.56 17721.9 17722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 410 6.4e-05 512 110 260 98304 29.2218 6.55341 19.3736 198.278 253.672 253.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1280 0.000128 1024 430 1280 113664 13.9051 6.79702 198.579 206.569 426.004 426.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1080 0.001024 4096 90 590 17856 2.73203 44.0131 104.755 151.543 151.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1170 0.000256 4096 370 3170 58368 11.4757 13.9141 799.726 417.582 1242.78 1242.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 730 3.2e-05 2048 70 1180 552960 98.3906 55.9063 1908.69 1674.55 3737.7 3737.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1670 6.4e-05 512 170 180 291840 11.6388 6.68467 38.4948 208.505 265.477 265.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 920 3.2e-05 512 150 890 516096 30.0045 13.1277 334.375 412.696 790.414 790.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 300 0.000256 512 70 290 12288 7.33594 1.62611 2.99069 72.1238 84.2819 84.4398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1310 6.4e-05 2048 500 1890 224256 56.8958 28.1957 1172.45 833.721 2091.44 2091.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1020 6.4e-05 4096 70 12250 294144 49.0774 59.9082 16017.1 1778.64 17904.9 17905.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 410 6.4e-05 512 110 260 102400 30.5852 6.64163 21.6037 206.278 265.361 265.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1280 0.000128 1024 430 1280 115200 13.8189 6.81379 215.965 206.341 443.098 443.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1080 0.001024 4096 90 590 17800 2.72179 47.614 104.373 154.753 154.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1170 0.000256 4096 370 3170 58400 11.5195 13.9348 846.71 417.295 1289.53 1289.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 730 3.2e-05 2048 70 1180 550400 99.1443 56.1788 2018.71 1673.98 3848.18 3848.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1670 6.4e-05 512 170 180 291200 11.7292 6.70499 41.6346 208.437 268.66 268.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 920 3.2e-05 512 150 890 512000 30.4105 13.1543 356.492 412.223 812.492 812.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 300 0.000256 512 70 290 12800 7.65357 1.68742 3.30026 73.8431 86.6997 86.8618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1310 6.4e-05 2048 500 1890 224000 57.1692 28.2422 1251.43 834.904 2171.93 2172.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1020 6.4e-05 4096 70 12250 294000 49.2462 59.9975 17040.1 1771.94 18921.5 18921.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 410 6.4e-05 512 110 260 98304 29.2468 6.55565 24.45 198.299 258.796 258.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1280 0.000128 1024 430 1280 114688 14.1338 6.88739 250.324 209.387 480.892 481.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1080 0.001024 4096 90 590 17664 2.71357 55.0423 104.054 161.853 161.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1170 0.000256 4096 370 3170 58880 11.4731 13.9366 1006.37 419.26 1451.11 1451.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 730 3.2e-05 2048 70 1180 548864 98.8199 56.0169 2363.58 1671.81 4190.39 4190.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1670 6.4e-05 512 170 180 290816 11.7436 6.71117 48.8917 209.217 276.723 276.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 920 3.2e-05 512 150 890 524288 30.2795 13.3195 425.783 418.218 887.816 887.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 64 10 300 0.000256 512 70 290 0 1.45616 0.004736 67.0507 68.5931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1310 6.4e-05 2048 500 1890 225280 56.8924 29.7288 1473.37 903.399 2463.64 2395.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1020 6.4e-05 4096 70 12250 293376 49.009 59.9306 19795.6 1782.49 21687.2 21687.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 410 6.4e-05 512 110 255 118784 29.5486 6.72166 33.7872 209.142 279.448 279.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1280 0.000128 1024 430 1290 117760 13.9397 6.82822 177.533 209.773 408.236 408.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1080 0.001024 4096 90 585 18048 2.72771 37.3678 104.849 144.987 145.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1170 0.000256 4096 370 3180 59072 11.5282 13.9489 702.617 419.437 1147.61 1147.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 730 3.2e-05 2048 70 1185 553472 99.2394 56.1586 3143.2 1676.83 4975.6 4975.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1670 6.4e-05 512 170 180 294400 11.7599 6.7175 64.2637 209.757 292.663 292.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 920 3.2e-05 512 150 885 524288 30.562 13.3549 291.267 419.438 754.839 755.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 300 0.000256 512 70 285 20480 7.13584 1.70019 6.79142 75.7529 91.592 91.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1310 6.4e-05 2048 500 1890 227840 56.7956 28.2767 1030.49 838.83 1954.56 1954.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1020 6.4e-05 4096 70 12255 294400 49.0338 59.8916 13907.2 1774.69 15791 15791.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 410 6.4e-05 512 110 255 117760 29.8137 6.74941 35.2556 209.629 281.697 281.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1280 0.000128 1024 430 1290 117760 14.0069 7.78848 180.28 209.585 411.819 411.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1080 0.001024 4096 90 585 18040 2.72813 37.8839 104.746 145.403 145.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1170 0.000256 4096 370 3180 59040 11.5737 13.973 708.534 419.072 1153.23 1153.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 730 3.2e-05 2048 70 1185 553600 99.1183 56.1644 1679.44 1675.14 3510.04 3510.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1670 6.4e-05 512 170 180 294400 11.7665 6.72755 66.3707 209.568 294.593 294.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 920 3.2e-05 512 150 885 524800 30.5995 13.392 295.841 418.942 758.994 759.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 300 0.000256 512 70 285 17920 7.24384 1.68582 4.10451 74.9103 88.1572 88.3238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1310 6.4e-05 2048 500 1890 227840 57.0126 28.3505 1041.8 837.707 1965.03 1965.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1020 6.4e-05 4096 70 12255 294400 49.3693 60.0241 13996.5 1772.53 15878.6 15878.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 410 6.4e-05 512 110 255 110592 29.7282 6.63757 18.1109 206.382 261.1 261.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1280 0.000128 1024 430 1290 117504 13.9525 6.83802 177.736 209.429 408.116 408.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1080 0.001024 4096 90 585 18048 2.73408 37.3842 105.029 145.19 145.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1170 0.000256 4096 370 3180 59040 11.5322 13.9551 706.281 419.299 1151.15 1151.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 730 3.2e-05 2048 70 1185 552960 98.9892 56.0244 1664.42 1675.91 3495.5 3495.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1670 6.4e-05 512 170 180 294144 11.6646 6.72154 63.0568 209.394 290.987 291.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 920 3.2e-05 512 150 885 522240 30.6564 13.3666 291.792 418.628 754.659 754.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 300 0.000256 512 70 285 18432 7.19677 1.68755 3.51629 76.951 89.5574 89.7188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1310 6.4e-05 2048 500 1890 227328 56.9374 28.4019 1032.42 837.079 1955 1955.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1020 6.4e-05 4096 70 12255 294336 49.1393 59.94 13965.4 1783.02 15857.7 15857.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 410 6.4e-05 512 110 255 114688 29.5396 6.66102 19.4101 206.892 262.75 262.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1280 0.000128 1024 430 1290 117376 13.9784 6.84192 182.078 209.252 412.308 412.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1080 0.001024 4096 90 585 18032 2.7337 38.5436 104.911 146.231 146.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1170 0.000256 4096 370 3180 59024 11.5682 13.9679 720.247 419.064 1164.92 1165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 730 3.2e-05 2048 70 1185 552832 99.1742 56.1009 1714.04 1674.8 3544.28 3544.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1670 6.4e-05 512 170 180 293888 11.7572 6.7288 67.3902 209.254 295.287 295.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 920 3.2e-05 512 150 885 523264 30.5859 13.3756 299.967 418.259 762.395 762.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 300 0.000256 512 70 285 17920 7.0729 1.6535 3.57939 73.5334 86.0484 86.2079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1310 6.4e-05 2048 500 1890 227584 56.9923 28.4175 1058.43 836.343 1980.35 1980.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1020 6.4e-05 4096 70 12255 294336 49.2988 60.0002 14212.7 1772.78 16095 16095.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 410 6.4e-05 512 110 255 114688 29.8911 6.72778 19.9343 211.032 267.831 268.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1280 0.000128 1024 430 1290 116736 13.9528 6.82483 183.603 211.003 415.545 415.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1080 0.001024 4096 90 585 17984 2.72384 39.2888 105.609 147.664 147.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1170 0.000256 4096 370 3180 58880 11.4891 13.9423 731.379 422.656 1179.54 1179.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 730 3.2e-05 2048 70 1185 552960 98.788 55.9759 1754.58 1691.81 3601.32 3601.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1670 6.4e-05 512 170 180 293888 11.7061 6.71894 34.9542 211.649 265.188 265.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 920 3.2e-05 512 150 885 520192 30.6728 13.3302 297.193 421.785 763.2 763.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 300 0.000256 512 70 285 20480 7.1537 1.70394 4.15018 75.722 88.9388 89.1001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1310 6.4e-05 2048 500 1890 227328 56.9231 28.3914 1072.39 846.083 2003.96 2004.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1020 6.4e-05 4096 70 12255 294272 49.0431 59.8838 13824 1790.24 15723.3 15723.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 410 6.4e-05 512 110 255 110592 29.4048 6.59939 21.9395 204.217 262.405 262.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1280 0.000128 1024 430 1290 116352 14.003 6.84403 209.935 208.819 439.758 439.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1080 0.001024 4096 90 585 18000 2.72589 45.3698 104.729 152.867 152.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1170 0.000256 4096 370 3180 59040 11.5571 13.977 831.371 419.179 1276.16 1276.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 730 3.2e-05 2048 70 1185 552960 98.8663 56.1029 1971.26 1674.95 3801.35 3801.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1670 6.4e-05 512 170 180 293760 11.7422 6.72438 39.5316 209.541 267.697 267.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 920 3.2e-05 512 150 885 520704 30.5299 13.3444 346.032 417.341 807.459 807.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 300 0.000256 512 70 285 13824 7.22614 1.62406 3.25059 72.3654 84.6712 84.8362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1310 6.4e-05 2048 500 1890 228096 56.8405 28.3668 1226.65 838.419 2150.46 2150.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1020 6.4e-05 4096 70 12255 294336 49.3129 60.0086 16392.6 1773.04 18275.2 18275.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 410 6.4e-05 512 110 255 112640 29.5556 6.63552 21.8005 206.445 264.691 264.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1280 0.000128 1024 430 1290 117760 13.9652 6.84435 207.82 209.863 438.658 438.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1080 0.001024 4096 90 585 18000 2.72611 44.3749 104.853 152 152.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1170 0.000256 4096 370 3180 58880 11.5098 13.9463 809.137 418.877 1253.55 1253.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 730 3.2e-05 2048 70 1185 552960 98.6888 56.2046 1924.8 1677.24 3757.1 3757.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1670 6.4e-05 512 170 180 294400 11.6989 6.72358 38.6402 209.809 267.031 267.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 920 3.2e-05 512 150 885 522240 30.6453 13.3743 338.085 419.404 801.723 801.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 300 0.000256 512 70 285 15360 7.41856 1.6856 3.50874 75.9141 88.7337 88.8947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1310 6.4e-05 2048 500 1890 227840 56.8055 28.3259 1197.63 838.771 2121.71 2121.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1020 6.4e-05 4096 70 12255 294240 49.1314 59.9652 15932.2 1774.93 17816.4 17816.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 410 6.4e-05 512 110 255 110592 29.7051 6.62736 22.9463 206.415 265.945 266.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1280 0.000128 1024 430 1290 116736 13.8642 6.83008 219.621 208.635 449.109 449.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1080 0.001024 4096 90 585 17952 2.7192 47.3351 104.666 154.764 154.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1170 0.000256 4096 370 3180 58944 11.4695 13.9284 860.234 419.046 1304.75 1304.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 730 3.2e-05 2048 70 1185 551424 98.4917 56.019 2043.56 1673.96 3872.2 3872.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1670 6.4e-05 512 170 180 293376 11.7017 6.7113 41.3618 209.436 269.364 269.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 920 3.2e-05 512 150 885 516096 30.5372 13.283 356.65 417.336 818.024 818.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 300 0.000256 512 70 285 12288 7.32627 1.62061 3.05616 72.1196 84.3427 84.5189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1310 6.4e-05 2048 500 1890 227328 56.7252 28.3905 1272.22 837.246 2194.76 2194.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1020 6.4e-05 4096 70 12255 294336 49.0273 59.924 16951.5 1778.26 18838.9 18839.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 410 6.4e-05 512 110 255 102400 30.5776 6.648 21.089 206.28 264.845 265.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1280 0.000128 1024 430 1290 116800 13.9524 6.84858 217.59 208.418 446.971 447.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1080 0.001024 4096 90 585 18000 2.72998 47.0835 104.871 154.728 154.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1170 0.000256 4096 370 3180 59000 11.5719 13.9757 855.409 419.048 1300.08 1300.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 730 3.2e-05 2048 70 1185 552000 98.9994 56.2219 2032.77 1673.88 3862.04 3862.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1670 6.4e-05 512 170 180 294400 11.7214 6.72816 41.3995 209.431 269.437 269.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 920 3.2e-05 512 150 885 518400 30.534 13.3263 355.9 416.595 816.569 816.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 300 0.000256 512 70 285 19200 7.15606 1.6896 4.54858 74.1006 87.7049 87.8695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1310 6.4e-05 2048 500 1890 227200 57.0453 28.414 1262.35 838.451 2186.44 2186.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1020 6.4e-05 4096 70 12255 294400 49.4151 60.1364 16909.1 1775.91 18794.7 18794.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 410 6.4e-05 512 110 255 100352 29.9347 6.58877 20.9016 202.141 259.812 259.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1280 0.000128 1024 430 1290 116480 14.0114 6.83827 218.659 209.344 449.01 449.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1080 0.001024 4096 90 585 17920 2.71974 47.1285 104.492 154.384 154.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1170 0.000256 4096 370 3180 58912 11.5012 13.9468 862.95 418.783 1307.26 1307.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 730 3.2e-05 2048 70 1185 551936 98.6008 56.0299 2048.35 1672.64 3875.79 3875.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1670 6.4e-05 512 170 180 293888 11.6871 6.7183 41.5895 209.338 269.491 269.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 920 3.2e-05 512 150 885 523264 30.4808 13.3576 361.62 418.435 824.104 824.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 300 0.000256 512 70 285 14336 6.93622 1.57939 3.51197 71.9401 84.1771 84.3407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1310 6.4e-05 2048 500 1890 227584 56.7537 28.3179 1275.8 836.569 2197.62 2197.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1020 6.4e-05 4096 70 12255 294112 49.1034 59.9952 17003.2 1773.47 18885.9 18886.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 410 6.4e-05 512 110 255 107520 30.1218 6.6441 21.9921 206.278 265.281 265.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1280 0.000128 1024 430 1290 117120 13.9301 6.84256 215.38 208.851 445.161 445.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1080 0.001024 4096 90 585 17880 2.71987 46.2787 104.327 153.368 153.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1170 0.000256 4096 370 3180 58800 11.5391 13.9796 849.203 419.115 1293.91 1293.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 730 3.2e-05 2048 70 1185 552960 98.7725 56.0467 2018.52 1673.9 3847.41 3847.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1670 6.4e-05 512 170 180 291840 11.7534 6.71744 40.5795 208.781 267.985 268.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 920 3.2e-05 512 150 885 522240 30.4513 13.3498 354.908 417.423 816.353 816.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 300 0.000256 512 70 285 15360 7.43914 1.68755 3.73082 74.1987 87.2671 87.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1310 6.4e-05 2048 500 1890 226560 56.9063 28.3232 1250.32 834.65 2170.38 2170.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1020 6.4e-05 4096 70 12255 294240 49.2314 60.0207 16863.8 1782.3 18755.5 18755.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 410 6.4e-05 512 110 255 114688 29.8908 6.72547 22.4381 211.032 270.33 270.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1280 0.000128 1024 430 1290 116736 13.9647 6.82925 205.743 211.044 437.734 437.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1080 0.001024 4096 90 585 17920 2.72445 44.5253 105.591 152.883 152.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1170 0.000256 4096 370 3180 58624 11.4842 13.9349 811.024 422.233 1258.75 1258.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 730 3.2e-05 2048 70 1185 552960 98.5632 56.0081 1934.85 1691.66 3781.25 3781.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1670 6.4e-05 512 170 180 292864 11.6775 6.70957 38.9089 210.998 268.449 268.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 920 3.2e-05 512 150 885 516096 30.9219 13.3284 335.552 421.683 801.7 801.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 300 0.000256 512 70 285 16384 7.01434 1.61997 3.77997 73.1048 85.7263 85.8909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1310 6.4e-05 2048 500 1890 225280 56.9241 28.2727 1189.49 843.319 2118.18 2118.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1020 6.4e-05 4096 70 12255 294144 49.1196 59.947 16133.6 1797.4 18040.2 18040.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 410 6.4e-05 512 110 255 98304 29.2293 6.55526 22.777 198.271 257.074 257.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1280 0.000128 1024 430 1290 113664 13.8864 6.79907 235.399 206.575 462.815 462.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1080 0.001024 4096 90 585 17856 2.72589 51.7609 104.692 159.224 159.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1170 0.000256 4096 370 3180 58368 11.4472 13.9149 938.011 417.582 1381.03 1381.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 730 3.2e-05 2048 70 1185 549888 98.8456 55.9985 2234.18 1674.56 4063.75 4063.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1670 6.4e-05 512 170 180 291840 11.6431 6.68467 45.4156 208.54 272.433 272.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 920 3.2e-05 512 150 885 503808 30.9403 14.3755 382.918 412.709 841.159 841.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 300 0.000256 512 70 285 12288 7.33517 1.6239 3.40864 71.7087 84.2833 84.4551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1310 6.4e-05 2048 500 1890 224256 56.849 28.1624 1377.41 833.564 2296.17 2296.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1020 6.4e-05 4096 70 12255 294144 49.0407 59.9237 18587.6 1775.24 20472 20472.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 410 6.4e-05 512 110 255 102400 30.5919 6.64406 23.8643 206.333 267.679 267.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1280 0.000128 1024 430 1290 115200 13.8175 6.81661 240.162 206.39 467.344 467.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1080 0.001024 4096 90 585 17800 2.71584 52.3077 104.326 159.394 159.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1170 0.000256 4096 370 3180 58400 11.5085 13.9324 942.9 417.406 1385.83 1385.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 730 3.2e-05 2048 70 1185 550400 99.1407 56.0608 2237.58 1674.03 4066.97 4067.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1670 6.4e-05 512 170 180 291200 11.7189 6.70317 45.7458 208.401 272.726 272.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 920 3.2e-05 512 150 885 512000 30.4017 13.1586 393.624 412.334 849.729 849.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 300 0.000256 512 70 285 12800 7.65574 1.68595 3.57594 73.6771 86.8059 86.9738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1310 6.4e-05 2048 500 1890 224000 57.1124 28.2363 1381.59 833.147 2300.26 2300.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1020 6.4e-05 4096 70 12255 294000 49.2461 59.9963 18853.7 1781.79 20744.9 20745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 410 6.4e-05 512 110 255 98304 29.2324 6.55011 20.9279 198.162 255.12 255.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1280 0.000128 1024 430 1290 114688 14.1462 7.88061 216.204 209.241 447.633 447.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1080 0.001024 4096 90 585 17664 2.70989 46.9113 103.911 153.576 153.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1170 0.000256 4096 370 3180 58368 11.4847 13.9369 863.955 418.964 1308.42 1308.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 730 3.2e-05 2048 70 1185 548864 98.7999 55.8753 2046.85 1670.66 3872.35 3872.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1670 6.4e-05 512 170 180 290816 11.7473 6.70957 41.5991 209.08 269.297 269.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 920 3.2e-05 512 150 885 507904 31.5281 13.3304 352.515 417.814 815.403 815.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 64 15 300 0.000256 512 70 285 0 1.45616 0.005888 66.7824 68.3294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1310 6.4e-05 2048 500 1890 225280 56.8942 29.7513 1270.55 902.545 2260 2191.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1020 6.4e-05 4096 70 12255 293376 49.0063 59.923 17115.4 1774.75 18999.2 18999.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 410 6.4e-05 512 110 260 106496 30.6324 6.72442 29.6874 209.164 276.459 276.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1280 0.000128 1024 430 1280 117760 13.9367 6.83162 167.553 209.801 398.285 398.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1080 0.001024 4096 90 600 18016 2.73357 35.9526 104.891 143.622 143.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1170 0.000256 4096 370 3180 59072 11.522 13.9448 662.22 419.478 1107.24 1107.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 730 3.2e-05 2048 70 1180 553472 99.0796 55.9711 3119.51 1676.91 4951.64 4951.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1670 6.4e-05 512 170 180 293888 11.7564 6.71645 62.16 209.776 290.576 290.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 920 3.2e-05 512 150 900 524288 30.5166 13.3571 280.757 419.514 744.357 744.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 300 0.000256 512 70 300 14336 7.61139 1.70365 3.2583 77.2283 90.0159 90.1753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1310 6.4e-05 2048 500 1900 226816 56.9514 28.3079 977.566 838.633 1901.64 1901.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1020 6.4e-05 4096 70 12260 294464 49.0734 59.9026 13079.3 1778.82 14967.3 14967.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 410 6.4e-05 512 110 260 107520 30.7014 6.75062 19.4379 209.858 266.99 267.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1280 0.000128 1024 430 1280 117760 13.9825 6.84442 188.493 209.808 419.286 419.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1080 0.001024 4096 90 600 18000 2.7305 41.1364 104.921 148.833 148.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1170 0.000256 4096 370 3180 59040 11.563 13.9774 743.315 419.519 1188.45 1188.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 730 3.2e-05 2048 70 1180 552960 99.0307 56.1357 1765.09 1676.9 3597.32 3597.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1670 6.4e-05 512 170 180 293760 11.7973 6.73018 70.528 209.778 298.993 299.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 920 3.2e-05 512 150 900 522240 30.7473 13.3866 315.167 419.478 779.001 779.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 300 0.000256 512 70 300 12800 7.62602 1.68755 2.83229 76.8237 89.1796 89.3415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1310 6.4e-05 2048 500 1900 226560 57.158 28.3607 1097.37 838.594 2021.65 2021.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1020 6.4e-05 4096 70 12260 294400 49.3308 60.0102 14693.4 1779.18 16582.1 16582.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 410 6.4e-05 512 110 260 98304 30.8571 6.63962 16.5277 206.177 260.441 260.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1280 0.000128 1024 430 1280 117504 13.928 6.83917 175.587 209.22 405.733 405.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1080 0.001024 4096 90 600 18000 2.73203 38.2593 104.872 145.906 145.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1170 0.000256 4096 370 3180 59040 11.5301 13.956 692.779 418.896 1137.24 1137.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 730 3.2e-05 2048 70 1180 552960 98.8589 56.0417 1642.5 1674.24 3471.8 3471.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1670 6.4e-05 512 170 180 293376 11.7842 6.7224 60.8754 209.264 288.803 288.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 920 3.2e-05 512 150 900 522240 30.6425 13.3636 293.231 418.317 755.772 755.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 300 0.000256 512 70 300 12288 7.66147 1.68419 2.56851 75.2802 87.4082 87.5701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1310 6.4e-05 2048 500 1900 225792 57.1413 28.4709 1019.29 836.232 1941.29 1941.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1020 6.4e-05 4096 70 12260 294336 49.1354 59.9769 13651.8 1772.55 15533.6 15533.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 410 6.4e-05 512 110 260 100352 30.8779 6.66333 17.4747 207.114 262.378 262.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1280 0.000128 1024 430 1280 117376 13.9909 6.84442 178.56 209.482 409.032 409.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1080 0.001024 4096 90 600 17976 2.72918 38.9158 104.916 146.603 146.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1170 0.000256 4096 370 3180 59024 11.5646 13.9882 703.09 419.521 1148.24 1148.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 730 3.2e-05 2048 70 1180 552832 98.9787 56.1324 1673.26 1676.64 3505.17 3505.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1670 6.4e-05 512 170 180 292992 11.7593 6.73165 64.0669 209.45 292.159 292.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 920 3.2e-05 512 150 900 523264 30.5716 13.3734 299.456 418.719 762.332 762.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 300 0.000256 512 70 300 10752 7.6239 1.65274 2.38394 74.2603 86.1301 86.2867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1310 6.4e-05 2048 500 1900 225792 57.2746 28.3546 1031.9 838.032 1955.72 1955.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1020 6.4e-05 4096 70 12260 294336 49.3418 60.052 13857.2 1774.7 15741.4 15741.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 410 6.4e-05 512 110 260 106496 30.6256 6.72358 18.6225 209.159 265.376 265.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1280 0.000128 1024 430 1280 116736 13.9312 6.83053 175.946 209.137 406.003 406.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1080 0.001024 4096 90 600 17984 2.72995 39.0725 104.974 146.82 146.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1170 0.000256 4096 370 3180 58880 11.4975 13.931 707.868 418.921 1152.29 1152.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 730 3.2e-05 2048 70 1180 552960 98.719 55.9841 1702.83 1677.03 3534.72 3534.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1670 6.4e-05 512 170 180 293888 11.7008 6.71334 34.3488 209.771 262.692 262.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 920 3.2e-05 512 150 900 520192 30.6538 13.3271 291.528 417.98 753.705 753.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 300 0.000256 512 70 300 12288 7.76624 1.70378 2.7209 76.8692 89.2708 89.4313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1310 6.4e-05 2048 500 1900 226304 57.0365 28.378 1039.83 839.47 1964.9 1965.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1020 6.4e-05 4096 70 12260 294272 49.1704 59.9094 13332.3 1774.39 15215.9 15216.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 410 6.4e-05 512 110 260 92160 31.0995 6.60077 19.9864 204.325 262.253 262.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1280 0.000128 1024 430 1280 117504 13.8922 6.84512 222.847 208.937 452.681 452.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1080 0.001024 4096 90 600 17928 2.72323 48.6769 104.602 156.045 156.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1170 0.000256 4096 370 3180 59040 11.5415 13.9713 869.835 419.409 1314.83 1314.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 730 3.2e-05 2048 70 1180 552960 98.7102 56.0908 2061.74 1676.02 3892.72 3892.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1670 6.4e-05 512 170 180 293760 11.7541 6.72768 42.1581 209.663 270.457 270.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 920 3.2e-05 512 150 900 520704 30.5337 13.3513 369.859 417.635 831.621 831.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 300 0.000256 512 70 300 9216 7.57402 1.62202 2.52771 72.9173 84.8509 85.0166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1310 6.4e-05 2048 500 1900 225792 57.1599 28.4349 1281.52 838.129 2205.42 2205.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1020 6.4e-05 4096 70 12260 294336 49.304 60.0085 17137.9 1774.03 19021.4 19021.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 410 6.4e-05 512 110 260 73728 31.5844 6.5584 11.5062 198.05 247.948 248.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1280 0.000128 1024 430 1280 115200 13.88 6.81923 152.805 207.342 381.005 381.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1080 0.001024 4096 90 600 17856 2.72736 34.0697 104.633 141.475 141.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1170 0.000256 4096 370 3180 58752 11.479 13.9425 602.716 417.953 1046.17 1046.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 730 3.2e-05 2048 70 1180 552960 98.487 56.0844 1434.15 1674.99 3263.88 3264.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1670 6.4e-05 512 170 180 292608 11.6941 6.71334 71.1513 208.789 298.504 298.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 920 3.2e-05 512 150 900 516096 30.306 13.2035 255.988 414.24 713.95 714.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 300 0.000256 512 70 300 9216 7.56208 1.62224 2.01459 72.4676 83.8811 84.0397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1310 6.4e-05 2048 500 1900 223488 57.1052 28.3139 882.957 834.624 1803.16 1803.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1020 6.4e-05 4096 70 12260 294048 49.0659 59.978 11861.3 1776.99 13747.5 13747.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 410 6.4e-05 512 110 260 102400 30.5517 6.63974 21.3141 206.253 265.001 265.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1280 0.000128 1024 430 1280 117760 13.9588 7.15405 214.126 209.659 445.052 445.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1080 0.001024 4096 90 600 17920 2.72752 46.9647 104.527 154.263 154.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1170 0.000256 4096 370 3180 58880 11.4954 13.9489 834.949 418.475 1278.94 1279.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 730 3.2e-05 2048 70 1180 552960 98.5699 56.0872 1995.75 1675.41 3825.98 3826.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1670 6.4e-05 512 170 180 293120 11.7301 6.72522 40.6745 209.615 268.9 269.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 920 3.2e-05 512 150 900 522240 30.6177 13.3739 356.427 419.111 819.741 819.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 300 0.000256 512 70 300 10240 7.8128 1.68922 2.71158 76.2023 88.6283 88.7849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1310 6.4e-05 2048 500 1900 226560 57.0023 28.31 1244.14 837.972 2167.61 2167.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1020 6.4e-05 4096 70 12260 294240 49.1264 59.9756 16620.2 1779.68 18509.2 18509.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 410 6.4e-05 512 110 260 102400 30.503 6.63552 15.3415 206.331 259.054 259.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1280 0.000128 1024 430 1280 115200 13.7574 6.79978 147.689 206.365 374.768 374.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1080 0.001024 4096 90 600 17760 2.7136 32.9308 104.223 139.912 139.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1170 0.000256 4096 370 3180 58560 11.4567 13.9225 584.587 418.109 1028.15 1028.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 730 3.2e-05 2048 70 1180 552960 98.3236 56.0924 1391.43 1675.9 3221.9 3222.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1670 6.4e-05 512 170 180 291840 11.7675 6.71136 28.6901 209.692 257.018 257.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 920 3.2e-05 512 150 900 522240 30.5838 13.355 251.219 419.23 714.609 714.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 20 300 0.000256 512 70 300 0 1.57648 0.005056 71.6658 73.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1310 6.4e-05 2048 500 1900 225280 56.9918 29.8682 863.537 909.909 1860.55 1787.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1020 6.4e-05 4096 70 12260 294080 49.0283 59.952 11554 1777.55 13440.7 13440.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 410 6.4e-05 512 110 260 98304 30.8057 6.63958 19.2757 206.282 263.253 263.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1280 0.000128 1024 430 1280 116736 13.8593 6.82282 198.559 208.339 427.738 427.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1080 0.001024 4096 90 600 17952 2.72794 44.1054 104.798 151.674 151.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1170 0.000256 4096 370 3180 58944 11.4802 13.9407 785.972 418.838 1230.31 1230.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 730 3.2e-05 2048 70 1180 551424 98.5041 55.9103 1865.2 1673.01 3692.79 3692.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1670 6.4e-05 512 170 180 293376 11.6926 6.71181 38.0245 209.407 265.997 266.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 920 3.2e-05 512 150 900 516096 30.5595 13.2824 330.618 417.053 791.731 791.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 300 0.000256 512 70 300 6144 7.77238 1.62035 1.76048 72.7135 84.0729 84.2341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1310 6.4e-05 2048 500 1900 225792 56.9074 28.2592 1161.48 836.687 2083.52 2083.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1020 6.4e-05 4096 70 12260 294336 49.043 59.9407 15593.6 1779.56 17482.3 17482.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 410 6.4e-05 512 110 260 73728 31.5762 6.5521 10.7265 198.271 247.375 247.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1280 0.000128 1024 430 1280 113664 13.8901 7.47392 139.998 206.581 368.104 368.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1080 0.001024 4096 90 600 17856 2.73002 32.0923 104.983 139.849 139.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1170 0.000256 4096 370 3180 58368 11.4646 13.914 557.332 417.58 1000.36 1000.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 730 3.2e-05 2048 70 1180 549888 98.8112 55.9407 1325.84 1674.55 3155.3 3155.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1670 6.4e-05 512 170 180 291840 11.6396 7.86784 27.3219 208.501 255.492 255.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 920 3.2e-05 512 150 900 503808 30.9307 13.1315 232.506 412.708 689.487 689.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 20 300 0.000256 512 70 300 0 1.62774 0.004384 73.2897 75.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1310 6.4e-05 2048 500 1900 224256 56.8354 29.884 824.366 906.79 1818.12 1743.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1020 6.4e-05 4096 70 12260 294144 49.0388 59.9149 11011.6 1777.41 12898.2 12898.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 410 6.4e-05 512 110 260 102400 30.567 6.65238 20.9828 206.456 264.906 265.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1280 0.000128 1024 430 1280 116800 13.9464 6.84883 208.517 208.603 438.075 438.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1080 0.001024 4096 90 600 17900 2.72694 45.9203 104.624 153.314 153.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1170 0.000256 4096 370 3180 59000 11.5655 13.9824 820.75 419.411 1265.79 1265.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 730 3.2e-05 2048 70 1180 552000 98.979 56.1252 1946.71 1675.36 3777.35 3777.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1670 6.4e-05 512 170 180 292800 11.763 6.73216 39.7269 209.602 267.982 268.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 920 3.2e-05 512 150 900 518400 30.5502 13.3273 345.863 416.845 806.798 806.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 300 0.000256 512 70 300 12800 7.64326 1.68755 3.25302 75.9668 88.7603 88.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1310 6.4e-05 2048 500 1900 225600 57.2871 28.348 1210.65 839.06 2135.53 2135.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1020 6.4e-05 4096 70 12260 294400 49.4141 60.0885 16212.8 1775.13 18097.6 18097.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 410 6.4e-05 512 110 260 102400 30.5928 6.64781 15.1422 206.275 258.913 259.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1280 0.000128 1024 430 1280 115200 13.8168 6.8137 145.796 206.333 372.922 373.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1080 0.001024 4096 90 600 17800 2.72637 32.69 104.615 140.076 140.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1170 0.000256 4096 370 3180 58400 11.5098 13.9445 574.009 417.293 1016.83 1016.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 730 3.2e-05 2048 70 1180 550400 99.1298 56.1614 1365.08 1673.69 3194.22 3194.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1670 6.4e-05 512 170 180 291200 11.7271 6.70406 28.0979 208.348 255.036 255.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 920 3.2e-05 512 150 900 512000 30.4065 13.1615 242.377 412.213 698.373 698.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 300 0.000256 512 70 300 12800 7.65702 1.69165 2.55184 74.3066 86.4199 86.5768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1310 6.4e-05 2048 500 1900 224000 57.1175 28.3068 845.623 832.863 1764.09 1764.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1020 6.4e-05 4096 70 12260 294000 49.2357 59.9955 11332.1 1774.65 13216.1 13216.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 410 6.4e-05 512 110 260 86016 31.242 6.58848 22.5931 202.321 263.001 263.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1280 0.000128 1024 430 1280 116480 14.0358 6.84451 265.87 209.535 496.452 496.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1080 0.001024 4096 90 600 17920 2.7273 58.4212 104.785 165.98 166.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1170 0.000256 4096 370 3180 58912 11.5039 13.9534 1042.79 419.179 1487.51 1487.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 730 3.2e-05 2048 70 1180 551936 98.6065 55.9964 2467.76 1674.43 4296.96 4297.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1670 6.4e-05 512 170 180 292096 11.7317 6.72154 50.7822 209.467 278.859 278.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 920 3.2e-05 512 150 900 523264 30.4539 13.3639 446.002 418.801 908.845 909.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 300 0.000256 512 70 300 7168 7.47549 1.58141 2.52234 71.6334 83.422 83.5832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1310 6.4e-05 2048 500 1900 225792 57.0036 28.2972 1535.87 838.636 2459.99 2460.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1020 6.4e-05 4096 70 12260 294112 49.0661 59.9684 20429.1 1775.07 22313.4 22313.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 410 6.4e-05 512 110 260 57344 31.9302 8.34621 10.4164 192.613 243.559 243.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1280 0.000128 1024 430 1280 114688 13.8896 6.81779 170.929 207.113 398.911 399.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1080 0.001024 4096 90 600 17696 2.71155 38.8202 104.209 145.783 145.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1170 0.000256 4096 370 3180 58240 11.4554 13.9038 683.067 417.016 1125.52 1125.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 730 3.2e-05 2048 70 1180 551936 98.3445 56.0456 1623.41 1673.04 3451.01 3451.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1670 6.4e-05 512 170 180 290304 11.7801 6.71338 33.5768 210.071 262.302 262.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 920 3.2e-05 512 150 900 516096 30.1735 13.1666 291.89 413.619 749.068 749.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 20 300 0.000256 512 70 300 0 1.5792 0.004736 72.0574 73.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1310 6.4e-05 2048 500 1900 225792 56.9093 29.9056 1009.95 908.973 2005.98 1932.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1020 6.4e-05 4096 70 12260 293888 49.0123 60.002 13594.6 1779.32 15483 15483.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 410 6.4e-05 512 110 260 92160 31.4396 6.64349 23.2866 206.224 267.838 268.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1280 0.000128 1024 430 1280 117120 13.9356 6.84166 255.547 208.806 485.288 485.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1080 0.001024 4096 90 600 17880 2.72179 55.9702 104.501 163.235 163.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1170 0.000256 4096 370 3180 58800 11.5489 13.9723 1003.04 419.017 1447.66 1447.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 730 3.2e-05 2048 70 1180 551040 99.0838 56.0578 2366.18 1673.41 4194.89 4195.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1670 6.4e-05 512 170 180 291840 11.738 6.71539 48.9632 208.728 276.298 276.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 920 3.2e-05 512 150 900 514560 31.0025 13.3463 422.391 417.325 884.284 884.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 300 0.000256 512 70 300 7680 8.028 1.69117 2.59933 75.9596 88.4894 88.6533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1310 6.4e-05 2048 500 1900 224640 57.1488 28.4322 1470.95 834.455 2391.16 2391.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1020 6.4e-05 4096 70 12260 294240 49.2368 60.0439 19808.5 1779.18 21697.1 21697.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 410 6.4e-05 512 110 260 92160 31.4323 6.63757 16.1265 206.305 260.744 260.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1280 0.000128 1024 430 1280 115200 13.7773 6.80966 171.028 206.39 398.164 398.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1080 0.001024 4096 90 600 17760 2.72762 38.3645 104.606 145.741 145.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1170 0.000256 4096 370 3180 58560 11.4989 13.9592 677.566 418.362 1121.46 1121.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 730 3.2e-05 2048 70 1180 549120 98.724 55.9022 1595.39 1668.55 3418.73 3418.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1670 6.4e-05 512 170 180 291840 11.7043 6.71194 33.0381 208.802 260.414 260.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 920 3.2e-05 512 150 900 506880 30.6605 13.1474 280.537 412.152 736.711 736.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 20 300 0.000256 512 70 300 0 1.6896 0.005664 75.3068 77.0813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1310 6.4e-05 2048 500 1900 222720 57.184 29.995 984.906 909.998 1982.33 1905.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1020 6.4e-05 4096 70 12260 293760 49.1544 60.006 13335 1773.55 15217.9 15218.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 410 6.4e-05 512 110 260 98304 31.3604 6.72461 24.1352 209.013 271.48 271.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1280 0.000128 1024 430 1280 116736 13.9745 6.83008 246.65 209.016 476.626 476.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1080 0.001024 4096 90 600 17920 2.73203 54.8024 104.774 162.35 162.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1170 0.000256 4096 370 3180 58624 11.4789 13.9234 974.888 418.188 1418.55 1418.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 730 3.2e-05 2048 70 1180 552960 98.4714 56.0865 2308.84 1675.38 4138.94 4139.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1670 6.4e-05 512 170 180 292864 11.6793 7.24579 47.9224 208.931 275.938 276.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 920 3.2e-05 512 150 900 516096 30.9043 13.3332 411.778 417.738 873.969 874.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 300 0.000256 512 70 300 8192 7.62598 1.62406 2.68534 73.0259 85.1725 85.3335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1310 6.4e-05 2048 500 1900 225280 56.9048 28.2817 1438.86 852.311 2376.56 2376.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1020 6.4e-05 4096 70 12260 294144 49.0885 59.9643 19356 1781.74 21246.9 21247.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 410 6.4e-05 512 110 260 65536 32.2185 6.55085 11.2947 198.092 248.4 248.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1280 0.000128 1024 430 1280 114688 14.1319 6.83005 163.775 209.157 394.054 394.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1080 0.001024 4096 90 600 17664 2.71514 36.7223 104.19 143.671 143.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1170 0.000256 4096 370 3180 58368 11.4832 13.9403 653.611 418.803 1097.91 1097.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 730 3.2e-05 2048 70 1180 548864 98.7573 56.0853 1536.92 1670 3361.93 3362.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1670 6.4e-05 512 170 180 290816 11.7451 6.70902 31.8932 208.987 259.491 259.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 920 3.2e-05 512 150 900 507904 31.526 13.3265 271.412 417.658 734.141 734.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 20 300 0.000256 512 70 300 0 1.45818 0.004928 67.4648 69.0077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1310 6.4e-05 2048 500 1900 225280 56.8734 29.7277 960.129 902.913 1949.88 1881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1020 6.4e-05 4096 70 12260 293376 49.0098 59.946 12901 1773.76 14783.9 14784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 410 6.4e-05 512 110 260 73728 31.5688 6.5496 16.1134 198.225 252.702 252.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1280 0.000128 1024 430 1280 113664 13.898 6.7975 209.462 206.516 436.832 436.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1080 0.001024 4096 90 600 17856 2.72595 47.9987 104.866 155.634 155.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1170 0.000256 4096 370 3180 58368 11.4522 13.9074 848.459 417.473 1291.36 1291.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 730 3.2e-05 2048 70 1180 549888 98.8453 56.0383 2010.36 1674.13 3839.53 3839.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1670 6.4e-05 512 170 180 291840 11.6531 6.68554 41.5454 208.461 268.506 268.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 920 3.2e-05 512 150 900 503808 30.9278 13.1248 347.041 412.584 803.889 804.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 48 20 300 0.000256 512 70 300 0 1.62518 0.004544 73.2789 74.9883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1310 6.4e-05 2048 500 1900 224256 56.8297 29.8258 1252.06 906.576 2245.54 2170.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1020 6.4e-05 4096 70 12260 294144 48.9892 59.9224 16908.8 1774.99 18792.9 18793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 410 6.4e-05 512 110 260 49152 33.8582 6.5577 8.06733 198.216 246.948 247.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1280 0.000128 1024 430 1280 110592 14.174 6.81139 144.781 206.636 372.561 372.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1080 0.001024 4096 90 600 17664 2.73347 33.8473 104.892 141.518 141.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1170 0.000256 4096 370 3180 58368 11.4717 13.9306 593.037 418.417 1036.93 1037.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 730 3.2e-05 2048 70 1180 546816 98.4437 55.6644 1400.11 1665.23 3219.61 3219.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1670 6.4e-05 512 170 180 288768 11.53 6.62035 28.9883 206.374 253.673 253.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 920 3.2e-05 512 150 900 491520 31.8171 13.1291 240.109 412.394 697.669 697.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 48 20 300 0.000256 512 70 300 0 1.62685 0.005664 73.3723 75.0907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1310 6.4e-05 2048 500 1900 221184 56.5057 29.6957 861.925 899.974 1848.35 1773.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1020 6.4e-05 4096 70 12260 293376 49.0752 59.9895 11649.7 1775.61 13534.6 13534.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 410 6.4e-05 512 110 260 102400 30.5932 6.63933 22.8152 206.331 266.625 266.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1280 0.000128 1024 430 1280 115200 13.8176 6.81734 222.773 206.387 449.955 450.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1080 0.001024 4096 90 600 17800 2.72336 50.0785 104.568 157.415 157.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1170 0.000256 4096 370 3180 58400 11.5084 13.9394 869.256 417.397 1312.18 1312.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 730 3.2e-05 2048 70 1180 550400 99.1342 56.1157 2069.34 1674.68 3899.44 3899.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1670 6.4e-05 512 170 180 291200 11.7267 6.70557 42.4876 208.41 269.482 269.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 920 3.2e-05 512 150 900 512000 30.3689 13.1615 368.815 412.222 824.783 824.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 300 0.000256 512 70 300 12800 7.66166 1.6896 3.72048 74.3168 87.5928 87.7589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1310 6.4e-05 2048 500 1900 224000 57.1136 28.2282 1282.64 836.272 2204.43 2204.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1020 6.4e-05 4096 70 12260 294000 49.2493 59.998 17249.3 1772.38 19131.1 19131.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 410 6.4e-05 512 110 260 102400 30.5595 6.64474 16.5956 206.461 260.5 260.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1280 0.000128 1024 430 1280 115200 13.8066 6.81558 160.697 206.659 388.129 388.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1080 0.001024 4096 90 600 17600 2.72589 35.7532 104.756 143.275 143.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1170 0.000256 4096 370 3180 58400 11.4935 13.9516 620.814 418.47 1064.81 1064.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 730 3.2e-05 2048 70 1180 544000 99.0712 55.9363 1455.04 1666.51 3276.71 3276.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1670 6.4e-05 512 170 180 288000 11.5559 6.62938 30.6022 206.447 255.391 255.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 920 3.2e-05 512 150 900 512000 30.344 13.1459 267.568 412.55 723.817 723.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 50 20 300 0.000256 512 70 300 0 1.69165 0.006144 74.3796 76.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1310 6.4e-05 2048 500 1900 217600 56.9802 29.7307 894.467 899.407 1880.83 1804.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1020 6.4e-05 4096 70 12260 293600 49.2479 60.1305 12493.5 1778.92 14381.9 14382.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 410 6.4e-05 512 110 264 106496 30.6424 6.72589 29.6818 209.152 276.449 276.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1280 0.000128 1024 430 1296 117248 13.9716 6.82803 165.731 209.791 396.482 396.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1080 0.001024 4096 90 600 18016 2.73213 35.7069 104.977 143.461 143.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1170 0.000256 4096 370 3168 59008 11.5096 13.9513 653.509 419.459 1098.51 1098.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 730 3.2e-05 2048 70 1176 552960 99.0786 56.0111 2673.72 1676.82 4505.79 4505.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1670 6.4e-05 512 170 192 290304 11.9014 6.70925 66.4883 209.774 295.037 295.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 920 3.2e-05 512 150 888 522240 30.6605 13.355 273.418 419.625 737.273 737.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 300 0.000256 512 70 288 10240 7.90893 1.7033 2.34566 75.8317 87.9956 88.1551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1310 6.4e-05 2048 500 1896 226816 56.9296 28.2924 962.673 838.541 1886.6 1886.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1020 6.4e-05 4096 70 12264 294464 49.0892 59.908 12952 1774.42 14835.6 14835.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 410 6.4e-05 512 110 264 107520 30.7036 6.74762 18.5343 209.782 266.015 266.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1280 0.000128 1024 430 1296 117120 14.0511 6.84483 175.972 209.734 406.769 406.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1080 0.001024 4096 90 600 18000 2.72851 38.0766 104.905 145.758 145.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1170 0.000256 4096 370 3168 59040 11.5645 13.9728 688.964 419.379 1133.96 1134.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 730 3.2e-05 2048 70 1176 552960 99.0047 56.1078 1637.02 1676.35 3468.66 3468.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1670 6.4e-05 512 170 192 290560 11.9066 6.72662 66.9891 209.794 295.58 295.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 920 3.2e-05 512 150 888 522240 30.7462 13.3775 288.994 419.247 752.585 752.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 300 0.000256 512 70 288 10240 7.82253 1.68592 2.18726 74.8342 86.7433 86.9097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1310 6.4e-05 2048 500 1896 226560 57.1881 28.4088 1016.38 838.296 1940.44 1940.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1020 6.4e-05 4096 70 12264 294400 49.3845 60.0396 13599.5 1773.82 15482.9 15483.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 410 6.4e-05 512 110 264 98304 30.8587 6.64362 16.933 206.258 260.943 261.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1280 0.000128 1024 430 1296 116736 13.9943 6.83808 173.529 209.305 403.828 403.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1080 0.001024 4096 90 600 18000 2.73613 37.7511 104.903 145.434 145.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1170 0.000256 4096 370 3168 58944 11.5261 13.9489 678.554 419.052 1123.15 1123.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 730 3.2e-05 2048 70 1176 552960 98.7672 56.026 1610.23 1674.9 3440.09 3440.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1670 6.4e-05 512 170 192 289536 11.87 6.72499 67.6987 209.39 295.839 295.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 920 3.2e-05 512 150 888 522240 30.5837 13.3571 286.227 418.374 748.755 748.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 300 0.000256 512 70 288 9216 7.87389 1.6855 1.99533 75.7892 87.5477 87.7093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1310 6.4e-05 2048 500 1896 225792 57.0841 28.318 995.266 836.562 1917.39 1917.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1020 6.4e-05 4096 70 12264 294336 49.1392 59.9683 13411.1 1773.35 15293.7 15293.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 410 6.4e-05 512 110 264 98304 30.819 6.63654 11.2356 206.429 255.368 255.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1280 0.000128 1024 430 1296 115200 13.9775 7.15776 110.409 208.484 340.186 340.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1080 0.001024 4096 90 600 17952 2.72384 24.3247 104.984 132.076 132.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1170 0.000256 4096 370 3168 58752 11.4844 13.932 434.819 419.085 879.393 879.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 730 3.2e-05 2048 70 1176 551424 98.5008 55.9925 1034.98 1674.35 2863.98 2864.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1670 6.4e-05 512 170 192 288768 11.8854 6.71744 68.7761 209.475 297.011 297.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 920 3.2e-05 512 150 888 516096 30.5636 13.2772 184.13 416.629 644.812 644.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 300 0.000256 512 70 288 6144 7.77018 1.61997 1.20349 72.3337 83.1356 83.2936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1310 6.4e-05 2048 500 1896 225792 56.9271 28.2902 642.21 837.409 1564.99 1565.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1020 6.4e-05 4096 70 12264 294336 49.0735 59.9204 8691.42 1777.56 10578.1 10578.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 410 6.4e-05 512 110 264 100352 30.8734 6.66224 20.261 207.051 265.096 265.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1280 0.000128 1024 430 1296 116480 14.0525 6.84419 200.06 209.423 430.534 430.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1080 0.001024 4096 90 600 17976 2.72794 43.9894 104.768 151.527 151.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1170 0.000256 4096 370 3168 59024 11.5529 13.9687 788.327 419.398 1233.32 1233.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 730 3.2e-05 2048 70 1176 552832 98.8586 56.1189 1864.73 1676.1 3695.96 3696.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1670 6.4e-05 512 170 192 289408 11.8796 6.73107 41.9776 209.382 270.126 270.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 920 3.2e-05 512 150 888 519680 30.7723 13.3758 330.624 418.735 793.721 793.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 300 0.000256 512 70 288 7168 7.87482 1.6537 1.8935 74.5913 86.2247 86.3873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1310 6.4e-05 2048 500 1896 225792 57.1898 28.3527 1149.32 837.077 2072.12 2072.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1020 6.4e-05 4096 70 12264 294336 49.2972 60.053 15538.9 1774.42 17422.8 17422.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 410 6.4e-05 512 110 264 86016 31.2438 6.57818 11.4339 202.183 251.686 251.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1280 0.000128 1024 430 1296 116480 14.0096 6.83622 126.892 209.388 357.282 357.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1080 0.001024 4096 90 600 17920 2.73382 27.9529 104.817 135.546 135.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1170 0.000256 4096 370 3168 58912 11.4938 13.953 496.007 418.88 940.406 940.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 730 3.2e-05 2048 70 1176 551936 98.5867 56.003 1191.25 1672.99 3018.99 3019.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1670 6.4e-05 512 170 192 288512 11.8923 6.72234 79.302 209.316 307.393 307.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 920 3.2e-05 512 150 888 516096 31.0387 13.3632 208.184 418.528 671.326 671.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 24 300 0.000256 512 70 288 0 1.58179 0.004096 70.9715 72.6398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1310 6.4e-05 2048 500 1896 225792 57.0201 29.8892 729.001 907.717 1723.87 1651.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1020 6.4e-05 4096 70 12264 294112 49.1001 59.9885 9782.91 1774.15 11666.3 11666.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 410 6.4e-05 512 110 264 106496 30.6211 6.72602 20.7775 209.178 267.55 267.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1280 0.000128 1024 430 1296 116736 13.9476 6.88221 191.344 209.149 421.483 421.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1080 0.001024 4096 90 600 17984 2.732 42.3342 104.882 149.993 150.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1170 0.000256 4096 370 3168 58880 11.479 13.9366 757.352 418.945 1201.79 1201.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 730 3.2e-05 2048 70 1176 552960 98.5911 55.98 1822.31 1676.94 3653.98 3654.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1670 6.4e-05 512 170 192 289792 11.8547 6.71539 40.8054 209.789 269.316 269.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 920 3.2e-05 512 150 888 520192 30.6226 13.3263 310.417 418.025 772.604 772.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 300 0.000256 512 70 288 8192 8.08899 1.70237 2.05635 76.3229 88.376 88.5371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1310 6.4e-05 2048 500 1896 226304 56.9722 28.2973 1111.3 838.659 2035.4 2035.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1020 6.4e-05 4096 70 12264 294272 49.0725 59.8995 14268.6 1774.59 16152.3 16152.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 410 6.4e-05 512 110 264 98304 31.362 6.72278 13.2201 208.997 260.55 260.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1280 0.000128 1024 430 1296 116736 13.9702 6.82835 126.098 209.006 356.057 356.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1080 0.001024 4096 90 600 17920 2.73411 28.1805 104.877 135.835 135.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1170 0.000256 4096 370 3168 58624 11.4739 13.9305 498.013 418.151 941.643 941.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 730 3.2e-05 2048 70 1176 552960 98.4588 55.9903 1217.98 1675.28 3047.88 3048.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1670 6.4e-05 512 170 192 288768 11.8492 6.70976 71.1147 208.919 298.752 298.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 920 3.2e-05 512 150 888 516096 30.9024 13.3239 201.577 417.807 663.823 663.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 16 24 300 0.000256 512 70 288 0 1.62611 0.006048 73.3094 75.0217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1310 6.4e-05 2048 500 1896 225280 56.89 29.8793 726.781 909.164 1722.96 1648.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1020 6.4e-05 4096 70 12264 294144 49.1058 59.958 9043.26 1773.95 10926.4 10926.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 410 6.4e-05 512 110 264 92160 31.0883 6.59786 19.6541 204.212 261.805 261.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1280 0.000128 1024 430 1296 116352 14.0087 6.89328 211.925 208.825 441.808 441.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1080 0.001024 4096 90 600 17928 2.71898 46.8873 104.544 154.192 154.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1170 0.000256 4096 370 3168 58896 11.5487 13.9768 832.011 419.169 1276.78 1276.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 730 3.2e-05 2048 70 1176 552960 98.7685 56.0701 1980.42 1675.05 3810.47 3810.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1670 6.4e-05 512 170 192 290304 11.8635 6.72973 44.1968 209.668 272.61 272.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 920 3.2e-05 512 150 888 520704 30.5275 13.3412 349.858 417.346 811.285 811.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 300 0.000256 512 70 288 4608 7.90442 1.62234 1.45686 72.2328 83.4282 83.5858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1310 6.4e-05 2048 500 1896 225792 57.194 28.346 1225.74 837.676 2149.15 2149.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1020 6.4e-05 4096 70 12264 294336 49.2685 60.0373 16477.3 1779.31 18366.1 18366.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 410 6.4e-05 512 110 264 73728 31.5855 6.56179 11.316 198.053 247.761 247.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1280 0.000128 1024 430 1296 115200 13.888 6.82189 147.882 207.352 376.099 376.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1080 0.001024 4096 90 600 17856 2.72378 33.1551 104.645 140.568 140.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1170 0.000256 4096 370 3168 58464 11.4842 13.9419 579.077 417.96 1022.54 1022.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 730 3.2e-05 2048 70 1176 552960 98.4963 56.1245 1386.05 1674.9 3215.74 3215.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1670 6.4e-05 512 170 192 288000 11.8628 6.70688 31.0043 208.795 258.526 258.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 920 3.2e-05 512 150 888 516096 30.3084 13.1972 244.829 414.447 702.994 703.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 24 300 0.000256 512 70 288 0 1.62374 0.00528 72.9038 74.6164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1310 6.4e-05 2048 500 1896 223488 57.1274 29.9157 851.035 907.551 1845.88 1771.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1020 6.4e-05 4096 70 12264 294048 49.0912 59.9918 11506.3 1774.98 13390.5 13390.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 410 6.4e-05 512 110 264 102400 30.5297 8.95357 20.6839 206.393 266.807 266.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1280 0.000128 1024 430 1296 116480 14.0491 6.8465 201.147 209.808 432.008 432.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1080 0.001024 4096 90 600 17920 2.71965 44.46 104.599 151.822 151.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1170 0.000256 4096 370 3168 58880 11.5051 13.953 789.786 418.763 1234.08 1234.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 730 3.2e-05 2048 70 1176 552960 98.6263 56.1237 1883.1 1676.66 3714.67 3714.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1670 6.4e-05 512 170 192 290560 11.8328 6.72349 42.0034 209.752 270.475 270.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 920 3.2e-05 512 150 888 522240 30.6349 13.3738 333.531 419.399 797.156 797.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 300 0.000256 512 70 288 10240 7.81507 1.68778 2.56486 74.6656 86.945 87.1052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1310 6.4e-05 2048 500 1896 226560 56.9779 28.3276 1169.41 839.523 2094.42 2094.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1020 6.4e-05 4096 70 12264 294240 49.1267 59.9732 15692.3 1774.39 17576 17576.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 410 6.4e-05 512 110 264 102400 30.4961 6.63347 15.1285 206.301 258.805 258.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1280 0.000128 1024 430 1296 112640 13.9417 6.80186 140.623 206.338 367.866 367.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1080 0.001024 4096 90 600 17760 2.7135 31.8859 104.204 138.847 138.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1170 0.000256 4096 370 3168 58560 11.4676 13.9282 563.835 418.039 1007.34 1007.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 730 3.2e-05 2048 70 1176 552960 98.3969 56.0607 1345.97 1675.63 3176.21 3176.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1670 6.4e-05 512 170 192 289280 11.8701 6.7136 30.1866 209.664 258.595 258.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 920 3.2e-05 512 150 888 522240 30.5655 13.3511 240.058 419.168 703.35 703.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 24 300 0.000256 512 70 288 0 1.57856 0.005344 72.1756 73.8397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1310 6.4e-05 2048 500 1896 225280 56.9834 29.8865 832.822 910.293 1830.22 1756.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1020 6.4e-05 4096 70 12264 294080 49.0347 59.9674 11140.1 1774.97 13024.3 13024.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 410 6.4e-05 512 110 264 98304 30.8293 6.63322 25.5932 206.255 269.56 269.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1280 0.000128 1024 430 1296 115200 13.9739 6.82704 257.216 208.308 486.482 486.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1080 0.001024 4096 90 600 17952 2.73334 56.633 104.781 164.19 164.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1170 0.000256 4096 370 3168 58752 11.4736 13.9346 1006.16 418.727 1450.38 1450.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 730 3.2e-05 2048 70 1176 551424 98.4377 55.9091 2390.69 1673.42 4218.62 4218.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1670 6.4e-05 512 170 192 288768 11.8476 6.71763 53.5847 209.267 281.575 281.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 920 3.2e-05 512 150 888 516096 30.5462 13.2752 421.686 416.373 882.097 882.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 300 0.000256 512 70 288 6144 7.78013 1.61997 2.18477 72.2549 84.0428 84.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1310 6.4e-05 2048 500 1896 225792 56.9154 28.263 1482.54 838.791 2406.7 2406.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1020 6.4e-05 4096 70 12264 294336 49.0291 59.943 19779.3 1773.54 21662 21662.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 410 6.4e-05 512 110 264 73728 31.5694 7.00416 13.1109 198.275 250.204 250.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1280 0.000128 1024 430 1296 113664 13.8828 6.80346 162.493 206.571 389.909 390.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1080 0.001024 4096 90 600 17856 2.72998 37.1554 104.989 144.917 144.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1170 0.000256 4096 370 3168 58368 11.4666 13.9083 649.721 417.576 1092.75 1092.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 730 3.2e-05 2048 70 1176 549888 98.7954 55.9632 1538.28 1674.55 3367.75 3367.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1670 6.4e-05 512 170 192 285696 11.8899 6.69053 34.6447 208.505 261.885 262.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 920 3.2e-05 512 150 888 503808 30.922 13.1305 270.209 412.608 727.084 727.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 24 300 0.000256 512 70 288 0 1.62528 0.004512 72.7102 74.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1310 6.4e-05 2048 500 1896 224256 56.8521 29.9271 951.688 906.206 1944.91 1870.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1020 6.4e-05 4096 70 12264 294144 49.0107 59.9165 12876.2 1778.56 14763.8 14763.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 410 6.4e-05 512 110 264 102400 30.5559 7.01834 26.3199 206.275 270.417 270.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1280 0.000128 1024 430 1296 115200 14.0693 6.8527 252.306 208.398 481.779 481.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1080 0.001024 4096 90 600 17900 2.71766 56.1218 104.526 163.407 163.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1170 0.000256 4096 370 3168 58800 11.5735 13.9809 996.136 419.022 1440.79 1440.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 730 3.2e-05 2048 70 1176 552000 98.9792 56.1109 2358.04 1673.76 4187.06 4187.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1670 6.4e-05 512 170 192 289600 11.9107 6.73382 53.3585 209.408 281.568 281.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 920 3.2e-05 512 150 888 518400 30.532 13.3211 419.649 417.603 881.33 881.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 300 0.000256 512 70 288 6400 8.12189 1.6879 2.25971 74.3639 86.648 86.8127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1310 6.4e-05 2048 500 1896 225600 57.2117 28.3466 1460.44 837.275 2383.46 2383.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1020 6.4e-05 4096 70 12264 294400 49.3915 60.1101 19692.2 1777.73 21579.6 21579.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 410 6.4e-05 512 110 264 102400 30.5825 6.63917 18.0552 206.332 261.855 262.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1280 0.000128 1024 430 1296 112000 14.0658 6.8137 166.561 206.393 393.991 394.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1080 0.001024 4096 90 600 17800 2.72384 37.9208 104.635 145.322 145.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1170 0.000256 4096 370 3168 58400 11.5132 13.9424 671.122 417.397 1114.05 1114.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 730 3.2e-05 2048 70 1176 550400 99.0857 56.1938 1592.89 1674.02 3422.35 3422.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1670 6.4e-05 512 170 192 288000 11.8418 6.70106 35.7764 208.403 262.879 263.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 920 3.2e-05 512 150 888 512000 30.3953 13.1564 279.148 412.236 735.154 735.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 24 300 0.000256 512 70 288 0 1.6896 0.004736 73.6641 75.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1310 6.4e-05 2048 500 1896 224000 57.1003 29.9333 982.78 906.732 1976.8 1901.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1020 6.4e-05 4096 70 12264 294000 49.2454 59.9962 13284.7 1775.47 15169.6 15169.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 410 6.4e-05 512 110 264 86016 31.2381 6.57494 21.9028 202.151 262.115 262.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1280 0.000128 1024 430 1296 116480 14.029 6.83638 249.587 209.357 479.968 480.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1080 0.001024 4096 90 600 17920 2.72461 54.8024 104.694 162.264 162.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1170 0.000256 4096 370 3168 58912 11.5052 13.9526 979.794 418.82 1424.15 1424.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 730 3.2e-05 2048 70 1176 551936 98.5658 55.98 2317.02 1672.86 4144.6 4144.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1670 6.4e-05 512 170 192 288512 11.8772 6.7233 51.9282 209.285 279.97 280.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 920 3.2e-05 512 150 888 516096 31.0458 13.3632 407.607 418.437 870.665 870.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 24 300 0.000256 512 70 288 0 1.58045 0.005312 71.1086 72.7765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1310 6.4e-05 2048 500 1896 225792 57.1223 29.9174 1442.07 907.788 2437.15 2364.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1020 6.4e-05 4096 70 12264 294112 49.0928 59.9638 19296.8 1773.56 21179.6 21179.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 410 6.4e-05 512 110 264 57344 31.9262 6.45018 10.027 192.757 241.404 241.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1280 0.000128 1024 430 1296 114688 13.8708 6.8137 163.18 207.257 391.278 391.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1080 0.001024 4096 90 600 17696 2.71565 36.6035 104.271 143.633 143.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1170 0.000256 4096 370 3168 58240 11.4548 13.9045 639.274 417.325 1082.04 1082.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 730 3.2e-05 2048 70 1176 551936 98.3991 56.0292 1529.37 1674.29 3358.26 3358.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1670 6.4e-05 512 170 192 286720 11.952 6.71091 34.1199 209.515 262.45 262.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 920 3.2e-05 512 150 888 501760 31.2586 13.1652 262.675 414 721.313 721.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 24 300 0.000256 512 70 288 0 1.57894 0.005376 70.498 72.1644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1310 6.4e-05 2048 500 1896 225792 56.911 29.9415 948.002 908.226 1943.32 1871.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1020 6.4e-05 4096 70 12264 293888 49.0198 59.9859 12652.6 1777.26 14539 14539.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 410 6.4e-05 512 110 264 92160 31.4483 6.64707 22.7589 206.421 267.518 267.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1280 0.000128 1024 430 1296 115200 14.0967 6.83802 240.645 209.001 470.731 470.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1080 0.001024 4096 90 600 17880 2.72272 52.8617 104.602 160.232 160.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1170 0.000256 4096 370 3168 58800 11.5466 13.9747 943.939 419.418 1388.95 1389.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 730 3.2e-05 2048 70 1176 551040 99.0417 56.0518 2238.71 1675.01 4068.98 4069.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1670 6.4e-05 512 170 192 288000 11.8943 6.71744 50.453 208.918 278.139 278.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 920 3.2e-05 512 150 888 514560 31.0252 13.345 397.048 417.818 859.451 859.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 300 0.000256 512 70 288 7680 8.02832 1.68976 2.52176 74.3401 86.783 86.9452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1310 6.4e-05 2048 500 1896 224640 57.176 28.3218 1386 835.156 2306.84 2306.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1020 6.4e-05 4096 70 12264 294240 49.2238 60.0376 18602.4 1778.76 20490.6 20490.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 410 6.4e-05 512 110 264 92160 31.4067 6.63392 15.2805 206.339 259.905 260.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1280 0.000128 1024 430 1296 111360 14.1045 6.80928 150.466 206.423 377.962 378.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1080 0.001024 4096 90 600 17760 2.72307 34.5484 104.624 141.938 141.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1170 0.000256 4096 370 3168 58560 11.4934 13.9548 604.558 418.437 1048.52 1048.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 730 3.2e-05 2048 70 1176 549120 98.6956 55.9069 1435.19 1668.83 3258.78 3258.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1670 6.4e-05 512 170 192 288000 11.8584 6.71046 32.7352 208.829 260.29 260.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 920 3.2e-05 512 150 888 506880 30.6817 13.1441 252.925 412.207 709.175 709.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 24 300 0.000256 512 70 288 0 1.68755 0.006144 74.7798 76.5547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1310 6.4e-05 2048 500 1896 222720 57.2109 30.0196 881.96 909.601 1879.03 1802.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1020 6.4e-05 4096 70 12264 293760 49.1152 59.9986 11937.3 1778.39 13825 13825.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 410 6.4e-05 512 110 264 98304 31.3594 6.72134 23.2269 209.228 270.788 270.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1280 0.000128 1024 430 1296 116736 13.9795 6.83542 232.995 209.242 463.223 463.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1080 0.001024 4096 90 600 17920 2.72803 50.9672 104.883 158.626 158.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1170 0.000256 4096 370 3168 58624 11.4813 13.9283 899.796 418.611 1343.9 1343.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 730 3.2e-05 2048 70 1176 552960 98.5348 56.1992 2145.04 1677.66 3977.6 3977.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1670 6.4e-05 512 170 192 288768 11.8146 6.70874 48.1603 209.151 275.997 276.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 920 3.2e-05 512 150 888 516096 30.9006 13.331 376.899 418.257 839.615 839.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 32 24 300 0.000256 512 70 288 0 1.62147 0.004608 73.4143 75.1256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1310 6.4e-05 2048 500 1896 225280 56.9309 29.8676 1325.83 911.757 2327.62 2252.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1020 6.4e-05 4096 70 12264 294144 49.0758 59.949 17757 1782.1 19648.2 19648.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 410 6.4e-05 512 110 264 65536 32.2242 6.55328 10.8856 198.129 248.036 248.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1280 0.000128 1024 430 1296 114688 14.1332 6.8409 153.99 209.214 384.333 384.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1080 0.001024 4096 90 600 17664 2.72096 34.3594 104.209 141.332 141.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1170 0.000256 4096 370 3168 58368 11.4893 13.9433 610.628 418.902 1055.04 1055.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 730 3.2e-05 2048 70 1176 548864 98.8188 55.9184 1443.28 1670.38 3268.56 3268.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1670 6.4e-05 512 170 192 286720 11.9084 6.70835 32.8744 209.042 260.692 260.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 920 3.2e-05 512 150 888 507904 31.53 13.3253 254.259 417.842 717.17 717.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 410 6.4e-05 512 110 275 98304 31.3201 6.72038 32.0807 209.166 279.541 279.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1280 0.000128 1024 430 1300 117760 13.9213 6.8336 189.622 209.798 420.335 420.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1080 0.001024 4096 90 600 18016 2.7297 40.7777 104.884 148.437 148.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1170 0.000256 4096 370 3175 59136 11.5135 13.9407 738.487 419.48 1183.5 1183.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 730 3.2e-05 2048 70 1200 553984 98.8116 56.0292 2934.42 1676.9 4766.34 4766.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1670 6.4e-05 512 170 175 291840 11.7852 6.71197 65.7081 209.91 294.278 294.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 920 3.2e-05 512 150 900 524288 30.5062 13.3571 317.439 419.482 780.996 781.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 300 0.000256 512 70 300 12288 7.75677 1.70323 3.22726 76.0083 88.9045 89.0655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1310 6.4e-05 2048 500 1900 227328 56.8099 28.3322 1093.76 838.647 2017.71 2017.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1020 6.4e-05 4096 70 12250 294400 48.9971 59.93 14578.6 1774.92 16462.6 16462.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 410 6.4e-05 512 110 275 97280 31.6222 6.75021 16.5525 209.854 265.027 265.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1280 0.000128 1024 430 1300 117760 13.9838 6.8409 170.987 209.809 401.782 401.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1080 0.001024 4096 90 600 18000 2.72918 36.442 104.957 144.169 144.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1170 0.000256 4096 370 3175 59120 11.5727 13.9796 664.54 419.53 1109.7 1109.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 730 3.2e-05 2048 70 1200 554240 98.7745 56.1445 1598.67 1677.19 3430.95 3431.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1670 6.4e-05 512 170 175 291840 11.8727 6.73226 57.3033 209.861 285.934 286.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 920 3.2e-05 512 150 900 524800 30.6005 13.3816 284.118 419.397 747.713 747.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 300 0.000256 512 70 300 10240 7.82138 1.68755 2.16378 75.4001 87.2834 87.4426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1310 6.4e-05 2048 500 1900 227200 57.1167 28.4011 980.578 838.62 1904.88 1905.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1020 6.4e-05 4096 70 12250 294320 49.3124 60.0453 13083.5 1779.16 14972.2 14972.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 410 6.4e-05 512 110 275 92160 31.4285 6.63965 25.6223 206.246 270.185 270.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1280 0.000128 1024 430 1300 117760 13.9557 6.84032 110.974 209.661 341.589 341.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1080 0.001024 4096 90 600 17920 2.72992 24.0435 104.63 131.447 131.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1170 0.000256 4096 370 3175 58880 11.5029 13.9478 426.737 418.476 870.737 870.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 730 3.2e-05 2048 70 1200 554240 98.5103 56.066 1031.17 1675.44 2861.34 2861.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1670 6.4e-05 512 170 175 291840 11.7918 6.72563 55.8871 209.605 284.169 284.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 920 3.2e-05 512 150 900 522240 30.6588 13.3739 183.516 419.041 646.805 646.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 300 0.000256 512 70 300 10240 7.81219 1.68822 2.03552 75.2239 86.9732 87.1325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1310 6.4e-05 2048 500 1900 226560 57.0431 28.4107 632.082 837.909 1555.61 1555.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1020 6.4e-05 4096 70 12250 294240 49.0637 59.9665 8433.5 1774.94 10317.7 10317.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 410 6.4e-05 512 110 275 92160 31.3999 6.64883 16.8348 206.231 261.367 261.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1280 0.000128 1024 430 1300 117504 13.9303 6.83725 181.223 209.276 411.428 411.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1080 0.001024 4096 90 600 18000 2.73613 39.1003 104.908 146.786 146.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1170 0.000256 4096 370 3175 59136 11.518 13.9551 706.046 419.002 1150.6 1150.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 730 3.2e-05 2048 70 1200 553728 98.6888 56.1145 1694.82 1674.87 3524.67 3524.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1670 6.4e-05 512 170 175 291072 11.8266 6.71958 59.1023 209.241 287.052 287.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 920 3.2e-05 512 150 900 522240 30.6076 13.3633 302.259 418.313 764.762 764.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 300 0.000256 512 70 300 9216 7.88042 1.68736 2.1247 76.2087 88.1207 88.2834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1310 6.4e-05 2048 500 1900 226560 57.0199 28.3057 1038.65 836.512 1960.66 1960.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1020 6.4e-05 4096 70 12250 294336 49.0828 59.9587 13950.8 1775.42 15835.5 15835.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 410 6.4e-05 512 110 275 86016 31.9627 6.63347 10.4363 206.414 255.688 255.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1280 0.000128 1024 430 1300 116736 13.8478 6.81984 116.642 208.465 345.932 346.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1080 0.001024 4096 90 600 17952 2.72541 25.3893 104.942 133.099 133.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1170 0.000256 4096 370 3175 58944 11.4729 13.9387 453.731 419.045 898.26 898.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 730 3.2e-05 2048 70 1200 552960 98.2129 55.9634 1093.31 1674.12 2921.76 2921.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1670 6.4e-05 512 170 175 290304 11.8314 6.70979 60.3736 209.433 288.507 288.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 920 3.2e-05 512 150 900 516096 30.5731 13.278 193.74 417.139 654.943 655.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 300 0.000256 512 70 300 6144 7.76877 1.61994 1.27494 74.0027 84.8751 85.0306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1310 6.4e-05 2048 500 1900 225792 56.9109 28.3546 668.812 837.205 1591.45 1591.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1020 6.4e-05 4096 70 12250 294336 49.0521 59.9237 9053.08 1776.6 10938.8 10939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 410 6.4e-05 512 110 275 93184 31.4966 6.66077 18.5501 207.109 264.067 264.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1280 0.000128 1024 430 1300 117376 13.9712 6.84746 194.001 209.479 424.457 424.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1080 0.001024 4096 90 600 17976 2.72794 42.3424 104.798 149.91 149.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1170 0.000256 4096 370 3175 59136 11.5529 13.9707 758.205 419.504 1203.31 1203.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 730 3.2e-05 2048 70 1200 553728 98.8303 56.1795 1825.07 1676.58 3656.83 3656.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1670 6.4e-05 512 170 175 291200 11.8303 6.72656 35.96 209.439 264.111 264.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 920 3.2e-05 512 150 900 523264 30.5128 13.3775 324.816 418.705 787.627 787.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 300 0.000256 512 70 300 7168 7.87664 1.6545 1.90931 74.0562 85.7052 85.8646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1310 6.4e-05 2048 500 1900 226688 57.09 28.3464 1108.05 837.311 2030.97 2031.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1020 6.4e-05 4096 70 12250 294336 49.1888 60.0256 14914.6 1775.88 16799.8 16800.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 410 6.4e-05 512 110 275 86016 31.2446 6.57898 11.3 202.338 251.712 251.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1280 0.000128 1024 430 1300 116480 14.0163 6.84125 122.435 209.558 353.006 353.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1080 0.001024 4096 90 600 17920 2.7303 27.0023 104.898 134.671 134.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1170 0.000256 4096 370 3175 58912 11.4994 13.9538 477.091 419.216 921.834 921.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 730 3.2e-05 2048 70 1200 551936 98.5665 56.0779 1161.47 1674.34 2990.62 2990.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1670 6.4e-05 512 170 175 290304 11.8179 6.72013 67.1349 209.482 295.312 295.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 920 3.2e-05 512 150 900 523264 30.466 13.355 206.536 419.481 670.046 670.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 25 300 0.000256 512 70 300 0 1.57994 0.005152 71.553 73.2182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1310 6.4e-05 2048 500 1900 225792 57.0111 29.912 701.678 908.961 1697.8 1624.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1020 6.4e-05 4096 70 12250 294112 49.0797 59.9698 9408.57 1775.18 11293 11293.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 410 6.4e-05 512 110 275 98304 31.3515 6.72432 20.2316 208.989 267.546 267.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1280 0.000128 1024 430 1300 116736 13.9557 6.824 200.557 208.945 430.437 430.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1080 0.001024 4096 90 600 17984 2.72998 44.0461 104.781 151.602 151.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1170 0.000256 4096 370 3175 59008 11.4806 13.9405 782.085 418.558 1226.14 1226.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 730 3.2e-05 2048 70 1200 553984 98.3545 56.1242 1897.11 1675.54 3727.29 3727.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1670 6.4e-05 512 170 175 291840 11.7658 6.71734 37.2911 209.599 265.53 265.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 920 3.2e-05 512 150 900 520192 30.6122 13.3257 329.083 417.72 790.952 791.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 300 0.000256 512 70 300 12288 7.77053 1.70374 2.99034 75.5708 88.2386 88.3978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1310 6.4e-05 2048 500 1900 227328 56.8604 28.312 1159.01 837.863 2082.22 2082.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1020 6.4e-05 4096 70 12250 294272 48.9895 59.8897 14999.2 1772.87 16881.2 16881.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 410 6.4e-05 512 110 275 98304 31.3709 6.72358 13.9727 209.221 261.53 261.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1280 0.000128 1024 430 1300 116736 13.9527 6.8279 131.316 209.239 361.495 361.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1080 0.001024 4096 90 600 17920 2.73101 29.2246 104.98 136.976 137.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1170 0.000256 4096 370 3175 58880 11.4825 13.9325 516.931 418.607 961.026 961.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 730 3.2e-05 2048 70 1200 552960 98.4422 56.0104 1265.68 1677.14 3097.45 3097.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1670 6.4e-05 512 170 175 290816 11.7724 6.70566 61.9648 209.149 289.755 289.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 920 3.2e-05 512 150 900 516096 30.9045 13.3341 212.58 418.25 675.285 675.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 300 0.000256 512 70 300 8192 7.62582 1.62406 1.76858 72.9294 84.1532 84.3121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1310 6.4e-05 2048 500 1900 225280 56.8804 28.2631 753.073 836.267 1674.64 1674.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1020 6.4e-05 4096 70 12250 294144 49.0282 59.9654 9475.01 1775.95 11360.1 11360.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 410 6.4e-05 512 110 275 82944 31.9408 6.60486 18.155 204.355 261.3 261.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1280 0.000128 1024 430 1300 116352 14.0144 6.84474 212.542 208.972 442.532 442.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1080 0.001024 4096 90 600 17928 2.72384 46.9965 104.618 154.382 154.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1170 0.000256 4096 370 3175 59040 11.5526 13.9735 830.969 419.476 1276.05 1276.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 730 3.2e-05 2048 70 1200 552960 98.758 56.1664 2000.06 1676.12 3831.28 3831.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1670 6.4e-05 512 170 175 291456 11.8151 6.72973 39.5332 209.758 267.995 268.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 920 3.2e-05 512 150 900 520704 30.507 13.3489 355.506 417.774 817.355 817.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 300 0.000256 512 70 300 4608 7.89917 1.624 1.55008 72.8099 84.0932 84.2542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1310 6.4e-05 2048 500 1900 226944 57.0691 28.3341 1234.02 851.887 2171.5 2171.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1020 6.4e-05 4096 70 12250 294192 49.2581 60.042 16537 1787.26 18433.7 18433.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 410 6.4e-05 512 110 275 73728 31.5891 6.5577 11.8686 198.018 248.281 248.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1280 0.000128 1024 430 1300 115200 13.8846 6.81984 152.133 207.305 380.301 380.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1080 0.001024 4096 90 600 17856 2.72803 33.8526 104.624 141.247 141.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1170 0.000256 4096 370 3175 58752 11.4726 13.9387 594.725 417.88 1038.09 1038.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 730 3.2e-05 2048 70 1200 552960 98.4701 56.0376 1433.32 1674.59 3262.58 3262.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1670 6.4e-05 512 170 175 290304 11.752 6.70675 28.3365 208.752 255.708 255.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 920 3.2e-05 512 150 900 516096 30.3211 13.2035 254.664 414.368 712.773 712.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 25 300 0.000256 512 70 300 0 1.62464 0.004352 72.3845 74.0957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1310 6.4e-05 2048 500 1900 225792 56.836 29.9034 880.314 906.885 1874.19 1800.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1020 6.4e-05 4096 70 12250 294048 49.0686 59.9876 11788.3 1775.25 13672.8 13672.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 410 6.4e-05 512 110 275 92160 31.402 6.6392 19.5761 206.25 264.111 264.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1280 0.000128 1024 430 1300 117760 13.9506 6.85434 209.361 209.662 439.987 440.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1080 0.001024 4096 90 600 17920 2.71974 45.7769 104.527 153.066 153.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1170 0.000256 4096 370 3175 58880 11.4949 13.9497 805.113 418.468 1249.1 1249.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 730 3.2e-05 2048 70 1200 554240 98.433 56.2545 1953.34 1675.41 3783.6 3783.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1670 6.4e-05 512 170 175 291840 11.7776 6.72525 38.0315 209.604 266.296 266.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 920 3.2e-05 512 150 900 522240 30.6239 13.3763 345.9 419.009 809.124 809.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 300 0.000256 512 70 300 10240 7.81827 1.68563 2.72749 75.185 87.6319 87.8022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1310 6.4e-05 2048 500 1900 226560 56.9938 28.367 1197.37 839.182 2122.09 2122.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1020 6.4e-05 4096 70 12250 294240 49.0742 59.9652 15990.5 1780.49 17880.2 17880.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 410 6.4e-05 512 110 275 81920 32.3649 6.62822 12.5256 206.328 258.092 258.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1280 0.000128 1024 430 1300 115200 13.7489 6.79731 145.148 206.361 372.216 372.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1080 0.001024 4096 90 600 17760 2.71731 32.2557 104.219 139.234 139.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1170 0.000256 4096 370 3175 58560 11.4623 13.9257 565.173 418.101 1008.73 1008.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 730 3.2e-05 2048 70 1200 552960 98.3829 55.9902 1367.38 1675.87 3197.79 3197.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1670 6.4e-05 512 170 175 291840 11.7534 6.7136 27.1223 209.69 255.431 255.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 920 3.2e-05 512 150 900 522240 30.5652 13.3482 244.846 419.226 708.2 708.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 25 300 0.000256 512 70 300 0 1.57696 0.005696 72.7232 74.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1310 6.4e-05 2048 500 1900 225280 56.9896 29.8906 836.489 910.954 1834.56 1760.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1020 6.4e-05 4096 70 12250 294080 49.0008 59.9889 11162.8 1778.39 13050.3 13050.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 410 6.4e-05 512 110 275 86016 31.9657 6.63757 22.5037 206.256 267.609 267.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1280 0.000128 1024 430 1300 116736 13.868 6.824 253.817 208.406 483.069 483.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1080 0.001024 4096 90 600 17952 2.72794 55.605 104.783 163.158 163.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1170 0.000256 4096 370 3175 58944 11.4729 13.9267 984.857 418.733 1429.06 1429.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 730 3.2e-05 2048 70 1200 552960 98.1653 55.9574 2362.35 1672.84 4189.48 4189.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1670 6.4e-05 512 170 175 290304 11.7997 6.71539 46.7945 209.272 274.731 274.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 920 3.2e-05 512 150 900 516096 30.5411 13.2792 419.438 416.365 879.84 879.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 300 0.000256 512 70 300 6144 7.77427 1.61677 2.21805 73.7603 85.5835 85.7432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1310 6.4e-05 2048 500 1900 225792 56.8875 28.3589 1448.81 837.868 2372.11 2372.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1020 6.4e-05 4096 70 12250 294336 49.0018 59.9443 19368.5 1773.57 21251.2 21251.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 410 6.4e-05 512 110 275 73728 31.5713 6.54989 13.46 198.087 249.916 250.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1280 0.000128 1024 430 1300 113664 13.8933 6.79904 166.018 206.381 393.248 393.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1080 0.001024 4096 90 600 17856 2.73203 37.573 104.893 145.241 145.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1170 0.000256 4096 370 3175 58368 11.4628 13.9058 658.231 417.186 1100.86 1100.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 730 3.2e-05 2048 70 1200 552960 98.2487 55.9621 1589.83 1672.98 3417.18 3417.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1670 6.4e-05 512 170 175 288768 11.7478 6.68557 31.2349 208.313 258.141 258.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 920 3.2e-05 512 150 900 503808 30.9218 13.1275 275.105 412.937 732.304 732.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 25 300 0.000256 512 70 300 0 1.62608 0.00592 72.193 73.9035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1310 6.4e-05 2048 500 1900 224256 56.8309 29.7755 968.106 904.911 1959.87 1886.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1020 6.4e-05 4096 70 12250 294144 49.0547 59.9459 13051.1 1773.51 14933.8 14933.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 410 6.4e-05 512 110 275 89600 31.7533 6.6519 23.5131 206.436 268.603 268.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1280 0.000128 1024 430 1300 116800 13.9481 6.8481 253.384 208.576 482.91 483.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1080 0.001024 4096 90 600 17900 2.72179 55.4834 104.614 162.862 162.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1170 0.000256 4096 370 3175 59000 11.5673 13.9801 991.048 419.366 1436.04 1436.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 730 3.2e-05 2048 70 1200 553600 98.6104 56.1334 2372.94 1675.17 4203.01 4203.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1670 6.4e-05 512 170 175 291200 11.8251 6.73373 47.2531 209.586 275.553 275.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 920 3.2e-05 512 150 900 518400 30.5327 13.325 422.3 416.904 883.274 883.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 300 0.000256 512 70 300 6400 8.12582 1.68925 2.3432 75.8942 88.2563 88.4105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1310 6.4e-05 2048 500 1900 227200 57.0127 28.471 1465.19 837.956 2388.8 2388.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1020 6.4e-05 4096 70 12250 294200 49.4675 60.1641 19587.2 1776 21473 21473.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 410 6.4e-05 512 110 275 76800 32.8565 6.63962 14.023 206.331 260.099 260.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1280 0.000128 1024 430 1300 115200 13.82 6.81779 168.375 206.392 395.563 395.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1080 0.001024 4096 90 600 17800 2.73101 37.3614 104.641 144.775 144.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1170 0.000256 4096 370 3175 58400 11.5036 13.9346 659.061 417.403 1101.97 1102.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 730 3.2e-05 2048 70 1200 553600 98.5672 56.1759 1584.03 1674.04 3412.98 3413.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1670 6.4e-05 512 170 175 288000 11.838 6.70422 31.113 208.404 258.216 258.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 920 3.2e-05 512 150 900 512000 30.3867 13.1614 278.059 412.232 734.05 734.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 25 300 0.000256 512 70 300 0 1.6895 0.004352 76.7505 78.5282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1310 6.4e-05 2048 500 1900 224000 57.0981 29.9593 962.561 909.844 1959.71 1881.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1020 6.4e-05 4096 70 12250 293600 49.287 60.0699 13038.1 1774.47 14922 14922.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 410 6.4e-05 512 110 275 86016 31.2439 6.5784 22.0088 202.149 262.228 262.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1280 0.000128 1024 430 1300 116480 14.023 6.84032 244.885 209.359 475.265 475.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1080 0.001024 4096 90 600 17920 2.72374 53.6538 104.696 161.118 161.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1170 0.000256 4096 370 3175 58912 11.5011 13.9484 954.354 418.82 1398.7 1398.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 730 3.2e-05 2048 70 1200 551936 98.5698 56.0391 2294.15 1672.76 4121.68 4121.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1670 6.4e-05 512 170 175 290304 11.8224 6.71978 45.5228 209.283 273.506 273.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 920 3.2e-05 512 150 900 523264 30.4486 13.3582 415.07 418.446 877.534 877.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 25 300 0.000256 512 70 300 0 1.57949 0.006144 72.6568 74.3233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1310 6.4e-05 2048 500 1900 225792 57.0206 29.8788 1412.38 909.336 2408.86 2334.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1020 6.4e-05 4096 70 12250 294112 49.0897 59.9772 18797 1773.58 20679.8 20679.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 410 6.4e-05 512 110 275 57344 32.0412 6.44394 10.3793 192.567 241.678 241.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1280 0.000128 1024 430 1300 114688 13.8879 6.81347 159.148 207.055 387.062 387.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1080 0.001024 4096 90 600 17696 2.71696 34.6215 104.183 141.563 141.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1170 0.000256 4096 370 3175 58240 11.4545 13.9011 617.63 416.919 1059.98 1060.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 730 3.2e-05 2048 70 1200 551936 98.3521 56.0538 1498.52 1672.66 3325.75 3325.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1670 6.4e-05 512 170 175 290304 11.8024 6.71293 29.7254 210.101 258.497 258.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 920 3.2e-05 512 150 900 516096 30.1703 13.1736 266.877 413.514 723.951 724.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 25 300 0.000256 512 70 300 0 1.58157 0.00592 72.0404 73.7092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1310 6.4e-05 2048 500 1900 225792 56.9084 29.8767 919.234 908.747 1915 1841.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1020 6.4e-05 4096 70 12250 293888 49.0258 59.994 12211 1779.79 14099.9 14100.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 410 6.4e-05 512 110 275 92160 31.4476 6.64963 22.7676 206.417 267.529 267.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1280 0.000128 1024 430 1300 117120 13.9426 6.84166 239.707 209.002 469.645 469.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1080 0.001024 4096 90 600 17880 2.7239 51.857 104.601 159.223 159.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1170 0.000256 4096 370 3175 59040 11.5446 13.9715 925.475 419.414 1370.48 1370.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 730 3.2e-05 2048 70 1200 552960 98.699 56.1316 2220.71 1674.98 4050.68 4050.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1670 6.4e-05 512 170 175 289920 11.7954 6.71376 43.6323 208.922 271.222 271.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 920 3.2e-05 512 150 900 522240 30.4389 13.3468 399.291 417.705 860.999 861.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 300 0.000256 512 70 300 7680 8.02147 1.6855 2.58957 76.1213 88.6267 88.7851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1310 6.4e-05 2048 500 1900 224640 57.1499 28.3119 1355.35 835.242 2276.23 2276.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1020 6.4e-05 4096 70 12250 294000 49.2632 60.079 18124.2 1775.32 20009 20009.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 410 6.4e-05 512 110 275 92160 31.4126 6.63654 15.659 206.534 260.488 260.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1280 0.000128 1024 430 1300 115200 13.7948 6.80755 156.428 206.619 383.804 383.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1080 0.001024 4096 90 600 17760 2.72605 34.998 104.72 142.487 142.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1170 0.000256 4096 370 3175 58560 11.4872 13.9549 613.577 418.827 1057.92 1058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 730 3.2e-05 2048 70 1200 549120 98.7257 56.1666 1469.99 1670.4 3295.45 3295.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1670 6.4e-05 512 170 175 288000 11.8579 6.71603 29.4298 209.091 257.254 257.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 920 3.2e-05 512 150 900 506880 30.6599 13.1451 259.843 412.603 716.461 716.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 25 300 0.000256 512 70 300 0 1.69088 0.004096 76.4129 78.1893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1310 6.4e-05 2048 500 1900 222720 57.1732 30.0411 894.534 912.025 1894.02 1815.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1020 6.4e-05 4096 70 12250 293760 49.1121 60.0044 12164.5 1775.53 14049.3 14049.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 410 6.4e-05 512 110 275 98304 31.3553 6.72154 23.2744 209.06 270.663 270.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1280 0.000128 1024 430 1300 116736 13.9646 6.96803 227.954 209.069 458.112 458.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1080 0.001024 4096 90 600 17920 2.72858 49.6031 104.798 157.174 157.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1170 0.000256 4096 370 3175 58880 11.4778 13.9244 882.742 418.479 1326.69 1326.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 730 3.2e-05 2048 70 1200 552960 98.461 56.0559 2116.29 1675.87 3946.84 3946.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1670 6.4e-05 512 170 175 290816 11.7396 6.70688 42.3508 209.045 270.002 270.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 920 3.2e-05 512 150 900 516096 30.9063 13.3263 376.256 417.841 838.546 838.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 300 0.000256 512 70 300 8192 7.62998 1.62406 2.67651 74.9922 87.1333 87.2967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1310 6.4e-05 2048 500 1900 225280 56.8914 28.326 1295.14 837.002 2217.53 2217.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1020 6.4e-05 4096 70 12250 294144 49.0564 60.0019 17426.7 1780.68 19316.6 19316.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 410 6.4e-05 512 110 275 65536 32.2179 6.55258 11.3727 198.281 248.674 248.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1280 0.000128 1024 430 1300 114688 14.122 6.83008 157.919 209.368 388.394 388.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1080 0.001024 4096 90 600 17664 2.71331 35.3677 104.275 142.398 142.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1170 0.000256 4096 370 3175 58880 11.4957 13.9388 634.082 419.219 1078.81 1078.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 730 3.2e-05 2048 70 1200 548864 98.8365 55.8546 1496.37 1671.66 3322.88 3323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1670 6.4e-05 512 170 175 290816 11.7299 6.71334 30.0757 209.191 257.865 257.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 920 3.2e-05 512 150 900 507904 31.5083 13.323 263.686 418.128 726.86 727.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 25 300 0.000256 512 70 300 0 1.45613 0.005792 69.6077 71.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1310 6.4e-05 2048 500 1900 225280 56.8834 29.7003 923.356 905.871 1916.05 1845.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1020 6.4e-05 4096 70 12250 293376 49.0047 59.9163 12419.2 1777.68 14306 14306.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 410 6.4e-05 512 110 256 90112 32.1682 6.72563 23.4946 209.161 271.796 271.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1280 0.000128 1024 430 1280 116224 14.0373 6.83418 162.333 209.796 393.156 393.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1080 0.001024 4096 90 608 17984 2.73315 36.3178 104.921 144.014 144.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1170 0.000256 4096 370 3168 59008 11.5051 13.941 646.878 419.467 1091.86 1091.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 730 3.2e-05 2048 70 1184 552448 98.8997 56.0495 1557.9 1676.88 3389.88 3390.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1670 6.4e-05 512 170 192 292352 11.7372 6.72291 59.9284 210.506 289.05 289.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 920 3.2e-05 512 150 896 524288 30.4773 13.359 276.054 419.377 739.478 739.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 300 0.000256 512 70 288 16384 7.43562 1.70202 3.63309 76.9414 89.9244 90.0833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1310 6.4e-05 2048 500 1888 226304 56.9566 28.3056 954.546 838.781 1878.75 1878.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1020 6.4e-05 4096 70 12256 294464 48.9465 59.8972 12733.9 1777.95 14620.8 14621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 410 6.4e-05 512 110 256 90112 32.199 6.72358 22.8198 208.985 270.97 271.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1280 0.000128 1024 430 1280 115712 14.017 6.82979 104.367 208.954 334.322 334.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1080 0.001024 4096 90 608 17920 2.72074 23.5252 104.657 130.946 130.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1170 0.000256 4096 370 3168 58880 11.4893 13.9551 414.408 418.565 858.49 858.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 730 3.2e-05 2048 70 1184 551936 99.7074 56.0437 2741.8 1675.4 4573.12 4573.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1670 6.4e-05 512 170 192 291840 11.8767 6.71491 62.281 209.596 290.627 290.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 920 3.2e-05 512 150 896 520192 30.6183 13.3245 177.456 417.628 639.242 639.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 300 0.000256 512 70 288 16384 7.44938 1.70579 5.05331 76.7463 91.165 91.3232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1310 6.4e-05 2048 500 1888 226304 57.0335 28.3218 695.874 837.936 1619.32 1619.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1020 6.4e-05 4096 70 12256 294272 49.0324 59.8838 8190.81 1772.96 10072.8 10073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 410 6.4e-05 512 110 256 92160 32.1524 6.74614 15.3513 209.858 264.35 264.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1280 0.000128 1024 430 1280 116480 14.0998 6.84646 166.294 209.809 397.202 397.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1080 0.001024 4096 90 608 18000 2.73978 37.0731 105.05 144.906 144.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1170 0.000256 4096 370 3168 59040 11.571 13.9684 661.373 419.515 1106.5 1106.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 730 3.2e-05 2048 70 1184 552320 99.1384 56.1196 1571.03 1676.93 3403.39 3403.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1670 6.4e-05 512 170 192 292480 11.8496 6.73123 64.1957 209.805 292.737 292.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 920 3.2e-05 512 150 896 524800 30.5703 13.3898 283.783 419.396 747.354 747.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 300 0.000256 512 70 288 15360 7.43542 1.68758 3.0183 76.154 88.5024 88.6636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1310 6.4e-05 2048 500 1888 226560 57.1693 28.3709 975.255 838.605 1899.57 1899.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1020 6.4e-05 4096 70 12256 294400 49.2667 60.0151 13059.8 1774.52 14943.8 14943.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 410 6.4e-05 512 110 256 81920 32.4469 6.63962 21.8951 206.252 267.486 267.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1280 0.000128 1024 430 1280 116480 14.056 6.84442 107.351 209.663 338.075 338.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1080 0.001024 4096 90 608 17920 2.71635 23.8932 104.737 131.389 131.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1170 0.000256 4096 370 3168 58880 11.5084 13.9508 423.089 418.476 867.101 867.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 730 3.2e-05 2048 70 1184 551680 98.9703 56.0754 1013.61 1675.68 2844.51 2844.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1670 6.4e-05 512 170 192 291840 11.8384 6.72358 64.7758 209.606 293.105 293.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 920 3.2e-05 512 150 896 522240 30.6596 13.3822 182.733 434.318 667.977 668.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 300 0.000256 512 70 288 15360 7.42122 1.68618 2.92816 75.0139 87.2654 87.4243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1310 6.4e-05 2048 500 1888 226560 57.0286 28.3924 628.708 842.17 1556.46 1556.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1020 6.4e-05 4096 70 12256 294240 49.1391 59.9969 8442.83 1776.64 10328.8 10328.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 410 6.4e-05 512 110 256 86016 32.0109 6.64141 15.6504 206.399 260.949 261.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1280 0.000128 1024 430 1280 115968 14.044 6.84026 179.171 209.453 409.666 409.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1080 0.001024 4096 90 608 17952 2.72794 40.3395 104.722 147.832 147.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1170 0.000256 4096 370 3168 58944 11.5105 13.9524 712.101 419.352 1156.99 1157.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 730 3.2e-05 2048 70 1184 552192 98.7863 56.0841 1699.49 1676.08 3530.61 3530.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1670 6.4e-05 512 170 192 291840 11.7553 6.72445 72.2066 209.446 300.295 300.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 920 3.2e-05 512 150 896 522240 30.5636 13.3599 304.958 418.668 767.767 767.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 300 0.000256 512 70 288 15360 7.42387 1.68813 3.33597 74.9257 87.5814 87.7494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1310 6.4e-05 2048 500 1888 225792 57.0388 28.3347 1054.52 837.285 1977.34 1977.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1020 6.4e-05 4096 70 12256 294336 49.0635 59.9452 14138.2 1774.56 16022 16022.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 410 6.4e-05 512 110 256 86016 31.9713 6.6328 10.5238 206.261 255.636 255.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1280 0.000128 1024 430 1280 115200 13.9767 6.86768 115.472 208.308 344.781 344.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1080 0.001024 4096 90 608 17856 2.71376 25.8118 104.482 133.051 133.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1170 0.000256 4096 370 3168 58752 11.4654 13.9337 454.361 418.734 898.567 898.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 730 3.2e-05 2048 70 1184 551424 98.4982 55.9288 1085.97 1672.74 2913.3 2913.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1670 6.4e-05 512 170 192 291840 11.7544 6.71066 69.8013 209.28 297.702 297.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 920 3.2e-05 512 150 896 516096 30.5571 13.2731 195.622 416.406 656.071 656.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 300 0.000256 512 70 288 12288 7.31558 1.61837 1.91328 74.618 85.6773 85.8319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1310 6.4e-05 2048 500 1888 225792 56.9262 28.2957 674.841 837.66 1597.88 1598.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1020 6.4e-05 4096 70 12256 294336 49.0411 59.9327 8969.5 1773.58 10852.2 10852.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 410 6.4e-05 512 110 256 86016 32.2209 6.66624 15.4861 206.917 261.535 261.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1280 0.000128 1024 430 1280 115584 14.1206 6.84451 177.085 209.282 407.491 407.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1080 0.001024 4096 90 608 17976 2.73171 39.8254 104.911 147.512 147.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1170 0.000256 4096 370 3168 59024 11.5611 13.9694 701.121 419.119 1145.85 1145.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 730 3.2e-05 2048 70 1184 551936 99.1657 56.3077 1672.82 1674.99 3503.45 3503.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1670 6.4e-05 512 170 192 291200 11.8097 6.7265 37.4996 209.248 265.444 265.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 920 3.2e-05 512 150 896 523264 30.5264 13.3719 300.242 418.313 762.67 762.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 300 0.000256 512 70 288 14336 7.34659 1.65123 3.0056 75.0373 87.2474 87.4024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1310 6.4e-05 2048 500 1888 225792 57.2267 28.3218 1033.59 836.468 1955.79 1955.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1020 6.4e-05 4096 70 12256 294336 49.2168 60.0122 13786.6 1772.95 15668.9 15669.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 410 6.4e-05 512 110 256 71680 32.5015 6.58227 8.67398 202.343 250.346 250.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1280 0.000128 1024 430 1280 114688 14.149 6.83302 112.03 209.558 342.727 342.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1080 0.001024 4096 90 608 17920 2.72317 25.5836 105.121 133.473 133.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1170 0.000256 4096 370 3168 58912 11.5036 13.9482 449.201 419.205 893.932 894.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 730 3.2e-05 2048 70 1184 550144 98.8849 55.9679 1077.85 1674.35 2907.21 2907.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1670 6.4e-05 512 170 192 290304 11.8468 6.71744 65.0361 209.484 293.241 293.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 920 3.2e-05 512 150 896 523264 30.4429 13.3609 193.806 418.805 656.62 656.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 300 0.000256 512 70 288 7168 7.47638 1.5792 1.39997 71.4344 82.0994 82.2588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1310 6.4e-05 2048 500 1888 225792 56.9945 28.3462 661.949 837.418 1584.87 1585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1020 6.4e-05 4096 70 12256 294112 49.0921 59.9861 8875.09 1776.74 10761.1 10761.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 410 6.4e-05 512 110 256 64512 33.1898 6.58774 6.74266 202.383 249.156 249.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1280 0.000128 1024 430 1280 115584 14.1185 6.8392 93.158 209.638 323.911 324.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1080 0.001024 4096 90 608 17808 2.7177 21.0348 104.669 128.465 128.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1170 0.000256 4096 370 3168 58800 11.5571 13.9777 369.332 419.522 814.459 814.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 730 3.2e-05 2048 70 1184 551040 98.9374 56.1076 894.867 1674.54 2724.61 2724.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1670 6.4e-05 512 170 192 290304 11.8971 6.73219 65.3716 209.52 293.677 293.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 920 3.2e-05 512 150 896 516096 31.1052 13.3775 158.402 418.787 621.885 622.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 300 0.000256 512 70 288 10752 7.63238 1.65683 1.70586 63.4344 74.6335 74.7971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1310 6.4e-05 2048 500 1888 225792 57.1335 28.4387 544.839 838.31 1468.88 1469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1020 6.4e-05 4096 70 12256 294000 49.2621 60.0652 7306.29 1775.2 9190.98 9191.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 410 6.4e-05 512 110 256 90112 32.1827 6.7199 16.5177 209.179 264.842 265.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1280 0.000128 1024 430 1280 115712 14.0068 6.82803 177.3 209.149 407.439 407.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1080 0.001024 4096 90 608 17920 2.72794 40.1172 104.751 147.638 147.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1170 0.000256 4096 370 3168 58880 11.4872 13.9255 705.587 418.955 1150.03 1150.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 730 3.2e-05 2048 70 1184 551936 98.9087 56.0597 1713.23 1677.17 3545.52 3545.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1670 6.4e-05 512 170 192 291840 11.7712 6.71226 38.2656 209.795 266.7 266.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 920 3.2e-05 512 150 896 520192 30.6038 13.3304 296.681 418.031 758.858 759.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 300 0.000256 512 70 288 16384 7.4545 1.70278 3.49475 75.9262 88.787 88.9493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1310 6.4e-05 2048 500 1888 226304 56.956 28.4534 1044.73 838.712 1969.02 1969.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1020 6.4e-05 4096 70 12256 294272 48.9963 59.8807 13423.7 1776.85 15309.6 15309.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 410 6.4e-05 512 110 256 81920 32.8614 6.72154 10.498 209.03 259.357 259.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1280 0.000128 1024 430 1280 114688 14.1085 6.82803 116.777 209.045 346.913 347.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1080 0.001024 4096 90 608 17792 2.7177 26.9487 104.313 134.019 134.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1170 0.000256 4096 370 3168 58624 11.481 13.9323 477.242 418.201 920.932 921.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 730 3.2e-05 2048 70 1184 550912 98.7447 56.0496 1155.23 1675.52 2985.71 2985.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1670 6.4e-05 512 170 192 290816 11.7258 6.7072 26.3625 208.95 253.901 254.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 920 3.2e-05 512 150 896 516096 30.921 13.3325 194.266 418.374 657.104 657.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 300 0.000256 512 70 288 8192 7.62608 1.62317 1.60272 72.4035 83.4663 83.6326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1310 6.4e-05 2048 500 1888 225280 56.8994 28.2407 694.972 835.564 1615.85 1615.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1020 6.4e-05 4096 70 12256 294144 49.1211 59.9578 8600.43 1774.15 10483.8 10484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 410 6.4e-05 512 110 256 73728 31.5855 6.55155 8.13101 198.24 244.753 244.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1280 0.000128 1024 430 1280 113664 13.8842 6.79869 96.9127 206.536 324.288 324.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1080 0.001024 4096 90 608 17664 2.71043 22.3016 103.981 129.044 129.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1170 0.000256 4096 370 3168 58368 11.478 13.9162 392.166 417.494 835.134 835.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 730 3.2e-05 2048 70 1184 549888 98.8152 55.9926 959.852 1674.23 2789.06 2789.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1670 6.4e-05 512 170 192 288768 11.8016 6.68819 59.6459 208.464 286.761 286.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 920 3.2e-05 512 150 896 503808 30.9257 13.1256 158.107 412.524 614.898 615.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 300 0.000256 512 70 288 12288 7.33408 1.62611 1.97555 72.1124 83.2563 83.4122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1310 6.4e-05 2048 500 1888 224256 56.8323 28.1727 573.552 833.323 1492.04 1492.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1020 6.4e-05 4096 70 12256 294144 49.0341 59.9234 7172.11 1774.81 9056.04 9056.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 410 6.4e-05 512 110 256 82944 31.9394 6.59114 21.4893 204.373 264.641 264.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1280 0.000128 1024 430 1280 115200 14.0893 6.84032 255.931 208.982 485.998 486.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1080 0.001024 4096 90 608 17928 2.72266 57.43 104.729 164.924 164.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1170 0.000256 4096 370 3168 58896 11.5453 13.9735 1010.03 419.498 1455.12 1455.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 730 3.2e-05 2048 70 1184 551808 99.0049 56.1675 2400.36 1676.43 4232.13 4232.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1670 6.4e-05 512 170 192 291456 11.8127 6.72746 53.6687 209.703 282.067 282.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 920 3.2e-05 512 150 896 520704 30.5311 13.3462 431.149 417.762 893.002 893.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 300 0.000256 512 70 288 9216 7.57664 1.62202 2.86035 72.7557 85.0264 85.1825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1310 6.4e-05 2048 500 1888 225792 57.1655 28.3464 1488.65 838.358 2412.7 2412.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1020 6.4e-05 4096 70 12256 294336 49.2612 60.039 19781.3 1779.26 21670 21670.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 410 6.4e-05 512 110 256 73728 31.5681 6.55523 12.8849 198.052 249.305 249.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1280 0.000128 1024 430 1280 112896 14.0647 6.82189 158.586 207.344 386.975 387.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1080 0.001024 4096 90 608 17856 2.73075 37.4768 104.741 144.993 145.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1170 0.000256 4096 370 3168 58464 11.4735 13.9423 648.083 418.159 1091.73 1091.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 730 3.2e-05 2048 70 1184 550656 98.8775 56.0398 1526.27 1674.88 3356.23 3356.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1670 6.4e-05 512 170 192 290304 11.7585 6.7072 35.133 209.296 263.048 263.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 920 3.2e-05 512 150 896 516096 30.3153 13.2051 280.085 414.246 738.069 738.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 300 0.000256 512 70 288 9216 7.55632 1.62365 2.14816 73.3303 84.8694 85.0268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1310 6.4e-05 2048 500 1888 223488 57.0708 28.2788 942.686 834.643 1862.86 1863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1020 6.4e-05 4096 70 12256 294048 49.0517 59.9736 12918.3 1777.14 14804.6 14804.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 410 6.4e-05 512 110 256 82944 31.9716 6.6007 11.9784 204.41 255.213 255.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1280 0.000128 1024 430 1280 114048 14.1913 6.84634 133.192 208.971 363.365 363.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1080 0.001024 4096 90 608 17712 2.7079 29.9204 104.344 137.015 137.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1170 0.000256 4096 370 3168 58320 11.5236 13.9524 524.993 418.311 968.853 968.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 730 3.2e-05 2048 70 1184 549504 98.8379 56.0168 1255.22 1668.79 3079.02 3079.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1670 6.4e-05 512 170 192 290304 11.7864 6.72096 92.3937 208.826 319.885 320.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 920 3.2e-05 512 150 896 511488 31.2338 13.3523 230.113 417.349 692.264 692.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 18 32 300 0.000256 512 70 288 0 1.53395 0.004992 69.5601 71.1814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1310 6.4e-05 2048 500 1888 224640 57.1468 29.8659 784.583 904.401 1776.24 1705.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1020 6.4e-05 4096 70 12256 293760 49.2036 60.0313 10500.9 1772.59 12382.9 12383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 410 6.4e-05 512 110 256 81920 32.3996 6.63984 20.1362 206.395 265.816 265.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1280 0.000128 1024 430 1280 116480 14.0587 6.84554 240.237 209.805 471.1 471.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1080 0.001024 4096 90 608 17920 2.72179 53.7582 104.706 161.23 161.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1170 0.000256 4096 370 3168 58880 11.4897 13.9515 947.877 418.768 1392.17 1392.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 730 3.2e-05 2048 70 1184 551680 98.8022 56.0914 2245.55 1676.6 4077.2 4077.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1670 6.4e-05 512 170 192 291840 11.7685 6.72106 50.9202 209.751 279.314 279.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 920 3.2e-05 512 150 896 522240 30.6093 13.3693 408.182 419.552 871.921 872.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 300 0.000256 512 70 288 15360 7.42602 1.6855 4.43475 75.084 88.8423 89.0036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1310 6.4e-05 2048 500 1888 226560 56.9773 28.3459 1404.64 838.682 2328.84 2328.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1020 6.4e-05 4096 70 12256 294240 49.1115 59.9899 18745.1 1781.2 20635.5 20635.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 410 6.4e-05 512 110 256 81920 32.385 6.63539 13.8727 206.461 259.594 259.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1280 0.000128 1024 430 1280 112640 13.9592 6.80186 156.289 206.491 383.7 383.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1080 0.001024 4096 90 608 17760 2.7159 36.3414 104.379 143.483 143.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1170 0.000256 4096 370 3168 58560 11.4652 13.9308 636.388 418.359 1080.22 1080.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 730 3.2e-05 2048 70 1184 550400 98.7379 56.1009 1499.37 1676.88 3331.25 3331.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1670 6.4e-05 512 170 192 291840 11.7657 6.70739 34.0296 209.818 262.478 262.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 920 3.2e-05 512 150 896 522240 30.5765 13.3531 271.051 419.473 734.671 734.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 300 0.000256 512 70 288 10240 7.23958 1.57997 2.31862 71.5758 82.9253 83.0878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1310 6.4e-05 2048 500 1888 225280 56.9861 28.3172 931.679 838.753 1855.92 1856.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1020 6.4e-05 4096 70 12256 294080 49.004 59.9726 12544.7 1779.63 14433.4 14433.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 410 6.4e-05 512 110 256 61440 34.2986 6.63757 9.01552 206.507 256.707 256.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1280 0.000128 1024 430 1280 111360 14.1021 6.80602 129.714 206.599 357.376 357.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1080 0.001024 4096 90 608 17760 2.71606 30.2647 104.801 137.825 137.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1170 0.000256 4096 370 3168 58560 11.484 13.9485 535.584 418.782 979.872 979.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 730 3.2e-05 2048 70 1184 549120 98.7359 55.9149 1258.51 1670.23 3083.54 3083.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1670 6.4e-05 512 170 192 288000 11.8562 6.7105 28.4598 209.01 256.191 256.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 920 3.2e-05 512 150 896 506880 30.6872 13.1449 222.437 412.635 679.117 679.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 300 0.000256 512 70 288 15360 7.43133 1.68925 2.83974 75.2403 87.4064 87.5626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1310 6.4e-05 2048 500 1888 222720 57.1895 28.2952 775.035 835.512 1696.21 1696.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1020 6.4e-05 4096 70 12256 293760 49.0879 59.9948 10547.2 1784.55 12441 12441.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 410 6.4e-05 512 110 256 86016 31.9635 6.63344 20.1065 206.435 265.388 265.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1280 0.000128 1024 430 1280 115200 13.9823 6.82266 226.39 208.484 455.841 455.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1080 0.001024 4096 90 608 17856 2.71974 50.587 104.464 157.813 157.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1170 0.000256 4096 370 3168 58752 11.4708 13.9379 892.178 419.308 1336.97 1337.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 730 3.2e-05 2048 70 1184 551424 98.4812 55.9484 2129.26 1674.15 3958.01 3958.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1670 6.4e-05 512 170 192 291840 11.7375 6.71642 48.246 209.453 276.312 276.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 920 3.2e-05 512 150 896 516096 30.5304 13.2775 383.276 416.735 844.034 844.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 300 0.000256 512 70 288 12288 7.31808 1.62118 3.3543 72.5535 85.0565 85.2198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1310 6.4e-05 2048 500 1888 225792 56.895 28.4409 1323.54 837.293 2246.35 2246.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1020 6.4e-05 4096 70 12256 294336 49.0069 59.9284 17601.1 1775.15 19485.4 19485.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 410 6.4e-05 512 110 256 73728 31.5747 6.54995 11.5398 198.234 248.138 248.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1280 0.000128 1024 430 1280 113664 13.8807 6.79997 145.45 206.523 372.81 372.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1080 0.001024 4096 90 608 17664 2.7095 33.2035 104.039 139.995 140.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1170 0.000256 4096 370 3168 58368 11.4579 13.9154 578.984 417.492 1021.92 1022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 730 3.2e-05 2048 70 1184 549888 98.84 55.9644 1384.91 1674.2 3214.09 3214.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1670 6.4e-05 512 170 192 288768 11.7502 6.68544 31.6073 208.458 258.655 258.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 920 3.2e-05 512 150 896 503808 30.947 13.1274 245.581 412.639 702.509 702.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 300 0.000256 512 70 288 12288 7.33542 1.62298 2.56515 72.106 83.8414 84.0015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1310 6.4e-05 2048 500 1888 224256 56.8531 28.1713 857.626 833.313 1776.15 1776.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1020 6.4e-05 4096 70 12256 294144 49.0373 59.9343 11475.9 1774.85 13359.9 13360
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 410 6.4e-05 512 110 256 73728 31.5499 6.54691 10.2624 198.337 246.938 247.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1280 0.000128 1024 430 1280 110592 13.9111 6.77523 123.249 204.638 348.734 348.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1080 0.001024 4096 90 608 17568 2.70477 29.2988 104.034 136.079 136.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1170 0.000256 4096 370 3168 58176 11.4749 13.9365 499.631 419.123 944.241 944.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 730 3.2e-05 2048 70 1184 548352 98.62 55.9383 1192.21 1670.83 3017.77 3017.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1670 6.4e-05 512 170 192 285696 11.7375 6.64618 26.6219 207.541 252.699 252.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 920 3.2e-05 512 150 896 497664 30.7128 13.0294 207.889 408.591 660.443 660.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 24 32 300 0.000256 512 70 288 0 1.62406 0.005536 71.5711 73.2822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1310 6.4e-05 2048 500 1888 221184 56.7577 29.7228 729.625 901.861 1718.21 1645.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1020 6.4e-05 4096 70 12256 293760 49.0578 60.0236 9860.1 1778.54 11747.9 11748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 410 6.4e-05 512 110 256 76800 32.8236 6.6521 17.6769 206.415 263.817 263.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1280 0.000128 1024 430 1280 115200 14.0722 6.85056 222.392 208.549 452.021 452.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1080 0.001024 4096 90 608 17900 2.72768 50.5259 104.708 158.003 158.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1170 0.000256 4096 370 3168 58800 11.5712 13.9769 880.751 419.305 1325.68 1325.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 730 3.2e-05 2048 70 1184 550400 99.1629 56.0949 2086.26 1674.99 3916.67 3916.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1670 6.4e-05 512 170 192 291200 11.8303 6.72768 47.5597 209.616 275.892 276.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 920 3.2e-05 512 150 896 518400 30.5354 13.312 377.04 416.866 837.969 838.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 300 0.000256 512 70 288 12800 7.63325 1.6896 3.48144 76.7324 89.7454 89.9059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1310 6.4e-05 2048 500 1888 225600 57.2474 28.3668 1295.98 837.721 2219.49 2219.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1020 6.4e-05 4096 70 12256 294400 49.3843 60.1036 17375.4 1774.74 19259.7 19259.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 410 6.4e-05 512 110 256 76800 32.8595 6.64048 12.6156 206.324 258.684 258.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1280 0.000128 1024 430 1280 112000 14.0625 6.81494 150.013 206.382 377.425 377.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1080 0.001024 4096 90 608 17800 2.7279 34.9911 104.743 142.504 142.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1170 0.000256 4096 370 3168 58400 11.5124 13.949 619.919 417.391 1062.85 1062.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 730 3.2e-05 2048 70 1184 550400 99.1156 56.1232 1463.01 1673.99 3292.4 3292.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1670 6.4e-05 512 170 192 288000 11.8338 6.70362 32.9907 208.396 260.083 260.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 920 3.2e-05 512 150 896 512000 30.3983 13.1584 262.021 412.326 718.115 718.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 300 0.000256 512 70 288 12800 7.65494 1.6897 2.77542 74.121 86.4533 86.6107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1310 6.4e-05 2048 500 1888 224000 57.1102 28.2559 904.985 833.063 1823.59 1823.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1020 6.4e-05 4096 70 12256 294000 49.2191 60.0148 12287 1774.47 14170.9 14171.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 410 6.4e-05 512 110 256 76800 32.8848 6.65206 10.882 206.401 257.068 257.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1280 0.000128 1024 430 1280 110400 14.2427 6.81389 123.994 206.515 351.719 351.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1080 0.001024 4096 90 608 17700 2.72179 29.3637 104.731 136.859 136.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1170 0.000256 4096 370 3168 58200 11.5477 13.9305 508.539 416.868 950.958 951.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 730 3.2e-05 2048 70 1184 547200 99.6356 56.1211 1206.82 1674.3 3037.03 3037.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1670 6.4e-05 512 170 192 288000 11.9692 6.73382 27.482 209.537 255.879 256.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 920 3.2e-05 512 150 896 499200 31.412 13.1692 212.956 412.374 670.124 670.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 25 32 300 0.000256 512 70 288 0 1.69466 0.005728 75.1719 76.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1310 6.4e-05 2048 500 1888 225600 57.2929 30.0603 754.765 912.809 1755.17 1678.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1020 6.4e-05 4096 70 12256 294000 49.3904 60.0903 10119.6 1776.69 12005.9 12006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 410 6.4e-05 512 110 256 71680 32.853 6.57904 16.1212 202.305 258.1 258.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1280 0.000128 1024 430 1280 114688 14.1547 6.83258 214.178 209.51 444.832 444.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1080 0.001024 4096 90 608 17920 2.72874 48.9282 104.878 156.576 156.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1170 0.000256 4096 370 3168 58912 11.4942 13.9497 865.944 419.132 1310.59 1310.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 730 3.2e-05 2048 70 1184 550144 98.8835 55.9843 2045.11 1674.01 3874.15 3874.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1670 6.4e-05 512 170 192 290304 11.8166 6.72122 46.1705 209.447 274.313 274.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 920 3.2e-05 512 150 896 523264 30.465 13.359 371.129 418.651 833.814 833.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 300 0.000256 512 70 288 7168 7.47517 1.57901 2.22352 72.5644 84.0502 84.2021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1310 6.4e-05 2048 500 1888 225792 56.9961 28.3594 1274.84 837.311 2197.68 2197.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1020 6.4e-05 4096 70 12256 294112 49.1161 59.9697 17052.7 1774.88 18936.8 18937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 410 6.4e-05 512 110 256 57344 31.9307 8.40346 9.48746 192.801 242.872 243.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1280 0.000128 1024 430 1280 111104 14.1762 6.8159 145.433 207.305 373.889 374.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1080 0.001024 4096 90 608 17696 2.72416 34.8884 104.399 142.056 142.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1170 0.000256 4096 370 3168 58240 11.4474 13.9064 600.025 417.422 1042.88 1042.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 730 3.2e-05 2048 70 1184 548352 99.0537 55.9329 1427.52 1674.8 3257.46 3257.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1670 6.4e-05 512 170 192 290304 11.799 6.71792 32.3849 209.557 260.618 260.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 920 3.2e-05 512 150 896 516096 30.186 13.1687 257.301 414.004 714.873 715.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 32 300 0.000256 512 70 288 0 1.57901 0.005632 71.9038 73.5681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1310 6.4e-05 2048 500 1888 225792 56.925 29.8499 892.57 910.279 1889.87 1816.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1020 6.4e-05 4096 70 12256 293888 49.0034 59.9931 11874.1 1777.79 13761 13761.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 410 6.4e-05 512 110 256 43008 35.2507 6.58544 6.32627 202.301 250.707 250.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1280 0.000128 1024 430 1280 112896 14.3649 6.83949 122.932 209.664 353.957 354.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1080 0.001024 4096 90 608 17472 2.69926 28.0267 103.704 134.473 134.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1170 0.000256 4096 370 3168 57792 11.4524 13.8795 486.413 416.41 928.229 928.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 730 3.2e-05 2048 70 1184 548352 99.2448 56.0046 1168.26 1673.39 2997.07 2997.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1670 6.4e-05 512 170 192 290304 11.8165 6.72378 26.7727 209.436 254.904 255.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 920 3.2e-05 512 150 896 516096 31.0661 13.353 212.265 418.562 675.457 675.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 28 32 300 0.000256 512 70 288 0 1.43981 0.00448 67.7765 69.3014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1310 6.4e-05 2048 500 1888 225792 56.9821 29.7495 730.136 905.012 1722.12 1652.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1020 6.4e-05 4096 70 12256 293664 49.0536 59.9812 9747.56 1773.73 11630.5 11630.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 410 6.4e-05 512 110 256 76800 32.8479 6.64394 16.9572 206.449 263.142 263.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1280 0.000128 1024 430 1280 115200 14.0921 6.84384 208.267 209.028 438.391 438.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1080 0.001024 4096 90 608 17880 2.73379 47.9762 104.723 155.476 155.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1170 0.000256 4096 370 3168 58800 11.5495 13.9751 851.378 419.478 1296.46 1296.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 730 3.2e-05 2048 70 1184 551040 99.1528 56.2156 2006.32 1675.66 3837.52 3837.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1670 6.4e-05 512 170 192 289920 11.7988 6.71728 45.4062 208.955 273.032 273.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 920 3.2e-05 512 150 896 522240 30.4302 13.3509 357.805 417.776 819.575 819.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 300 0.000256 512 70 288 15360 7.44234 1.68906 3.95174 74.7286 88.02 88.1835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1310 6.4e-05 2048 500 1888 224640 57.1789 28.4159 1244.51 837.076 2167.37 2167.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1020 6.4e-05 4096 70 12256 294240 49.2064 60.0272 16864.8 1780.43 18754.6 18754.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 410 6.4e-05 512 110 256 61440 34.2929 6.64688 10.1757 206.361 257.719 257.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1280 0.000128 1024 430 1280 111360 14.0963 6.80182 147.06 206.438 374.56 374.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1080 0.001024 4096 90 608 17760 2.7248 34.4411 104.746 141.956 142.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1170 0.000256 4096 370 3168 58560 11.487 13.9491 599.666 418.472 1043.65 1043.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 730 3.2e-05 2048 70 1184 549120 98.7295 55.9319 1425.12 1668.98 3248.93 3249.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1670 6.4e-05 512 170 192 288000 11.8742 6.7113 32.066 208.851 259.659 259.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 920 3.2e-05 512 150 896 506880 30.6936 13.1476 251.04 412.356 707.448 707.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 300 0.000256 512 70 288 15360 7.42989 1.69264 3.19344 75.2009 87.7314 87.8913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1310 6.4e-05 2048 500 1888 222720 57.2195 28.3156 877.218 834.896 1797.83 1797.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1020 6.4e-05 4096 70 12256 293760 49.1536 60.0241 11789.1 1774.11 13672.6 13672.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 410 6.4e-05 512 110 256 46080 31.7182 7.04058 6.85197 186.034 231.892 232.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1280 0.000128 1024 430 1280 115200 14.1349 6.8513 126.159 209.212 356.515 356.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1080 0.001024 4096 90 608 17640 2.71818 28.4708 104.748 135.979 136.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1170 0.000256 4096 370 3168 58320 11.5524 13.9735 502.158 419.187 946.945 947.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 730 3.2e-05 2048 70 1184 547200 99.2318 55.9669 1181.56 1669.59 3006.51 3006.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1670 6.4e-05 512 170 192 288000 11.907 6.71949 26.7952 208.97 254.545 254.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 920 3.2e-05 512 150 896 506880 31.6126 13.3585 210.758 417.55 673.491 673.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 30 32 300 0.000256 512 70 288 0 1.5319 0.004832 69.667 71.2834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1310 6.4e-05 2048 500 1888 224640 57.1747 29.9098 735.071 905.022 1727.42 1656.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1020 6.4e-05 4096 70 12256 293760 49.2222 60.0221 10004 1775.14 11888.5 11888.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 410 6.4e-05 512 110 256 81920 32.8659 6.72323 18.0036 209.208 267.049 267.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1280 0.000128 1024 430 1280 114688 14.1126 6.83418 212.136 209.221 442.457 442.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1080 0.001024 4096 90 608 17792 2.71968 47.7957 104.293 154.85 154.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1170 0.000256 4096 370 3168 58624 11.4811 13.9346 843.209 418.573 1287.27 1287.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 730 3.2e-05 2048 70 1184 550912 98.7899 55.9864 2008.64 1676.98 3840.56 3840.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1670 6.4e-05 512 170 192 290816 11.7352 6.70499 45.2645 209.137 272.997 273.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 920 3.2e-05 512 150 896 516096 30.8966 13.3323 358.516 418.129 821.09 821.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 300 0.000256 512 70 288 8192 7.62912 1.62128 2.44378 72.7682 84.6686 84.8343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1310 6.4e-05 2048 500 1888 225280 56.908 28.2955 1246.83 836.002 2168.22 2168.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1020 6.4e-05 4096 70 12256 294144 49.0936 59.9429 16624.4 1782.25 18515.9 18516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 410 6.4e-05 512 110 256 65536 32.2191 6.55155 10.3541 198.162 247.536 247.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1280 0.000128 1024 430 1280 114688 14.1294 6.82666 144.357 209.243 374.711 374.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1080 0.001024 4096 90 608 17664 2.71894 33.0746 104.332 140.166 140.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1170 0.000256 4096 370 3168 58368 11.4884 13.9366 571.185 418.966 1015.65 1015.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 730 3.2e-05 2048 70 1184 548864 98.8268 56.0582 1360.13 1670.67 3185.84 3185.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1670 6.4e-05 512 170 192 290816 11.7502 6.70851 31.1223 209.073 258.808 258.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 920 3.2e-05 512 150 896 507904 31.5292 13.3216 242.331 418.017 705.414 705.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 32 300 0.000256 512 70 288 0 1.45408 0.0056 68.35 69.8929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1310 6.4e-05 2048 500 1888 225280 56.8818 29.7274 845.666 904.106 1836.62 1766.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1020 6.4e-05 4096 70 12256 293376 49.006 59.9412 11280.6 1778.86 13168.6 13168.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 410 6.4e-05 512 110 256 49152 33.8426 6.58432 7.39997 198.218 246.293 246.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1280 0.000128 1024 430 1280 110592 14.1959 6.80365 124.683 206.637 352.475 352.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1080 0.001024 4096 90 608 17280 2.67773 29.1103 102.917 134.75 134.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1170 0.000256 4096 370 3168 58368 11.4776 13.9253 524.416 418.22 968.115 968.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 730 3.2e-05 2048 70 1184 546816 98.4257 55.6969 1233.57 1665.27 3053.12 3053.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1670 6.4e-05 512 170 192 282624 11.7508 8.7297 27.7506 206.379 254.766 254.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 920 3.2e-05 512 150 896 491520 31.8289 13.126 211.013 412.345 668.529 668.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 32 32 300 0.000256 512 70 288 0 1.62816 0.005856 74.2396 75.9527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1310 6.4e-05 2048 500 1888 221184 56.4949 29.6052 755.567 899.964 1741.86 1666.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1020 6.4e-05 4096 70 12256 293376 49.0533 59.9694 10356.4 1776.69 12242.3 12242.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 410 6.4e-05 512 110 280 98304 31.3406 6.72886 27.7352 209.116 275.167 275.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1280 0.000128 1024 430 1280 117248 13.9708 6.83434 168.675 209.837 399.473 399.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1080 0.001024 4096 90 600 18016 2.72794 36.4871 104.864 144.124 144.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1170 0.000256 4096 370 3200 58752 11.5045 13.953 660.552 419.389 1105.48 1105.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 730 3.2e-05 2048 70 1200 551936 98.7766 55.9684 1605.82 1676.52 3437.25 3437.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1670 6.4e-05 512 170 200 293376 11.7694 6.71555 62.6132 209.728 290.986 291.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 920 3.2e-05 512 150 920 518144 30.9956 13.355 284.708 419.294 748.572 748.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 300 0.000256 512 70 320 10240 7.91763 1.70214 2.57302 76.8775 89.2848 89.4563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1310 6.4e-05 2048 500 1920 226304 56.9402 28.4413 981.165 838.396 1905.11 1905.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1020 6.4e-05 4096 70 12280 294336 49.0477 59.9392 13002.7 1778.24 14890.1 14890.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 410 6.4e-05 512 110 280 98304 31.372 6.72326 26.9508 208.962 274.259 274.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1280 0.000128 1024 430 1280 116736 13.9543 6.83245 108.211 208.928 338.084 338.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1080 0.001024 4096 90 600 17984 2.73168 23.7199 104.887 131.383 131.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1170 0.000256 4096 370 3200 58624 11.4832 13.9334 423.665 418.504 867.661 867.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 730 3.2e-05 2048 70 1200 551936 99.6201 56.0451 2852.73 1675.16 4683.73 4683.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1670 6.4e-05 512 170 200 292864 11.8092 6.71478 62.6243 209.571 290.877 291.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 920 3.2e-05 512 150 920 516096 30.9144 13.3285 184.422 417.575 646.456 646.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 300 0.000256 512 70 320 8192 8.08944 1.70253 2.92422 76.7279 89.6563 89.8229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1310 6.4e-05 2048 500 1920 226304 56.9736 28.2972 635.181 837.764 1558.38 1558.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1020 6.4e-05 4096 70 12280 294144 49.0291 59.9232 8381.68 1773.64 10264.4 10264.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 410 6.4e-05 512 110 280 97280 31.6324 6.74771 19.4788 211.666 269.772 269.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1280 0.000128 1024 430 1280 117120 14.0512 6.84362 189.729 211.619 422.402 422.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1080 0.001024 4096 90 600 18000 2.72819 42.0424 105.747 150.561 150.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1170 0.000256 4096 370 3200 58800 11.5487 13.9767 753.717 423.135 1202.46 1202.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 730 3.2e-05 2048 70 1200 551680 99.1116 56.1644 1801.46 1691.39 3648.29 3648.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1670 6.4e-05 512 170 200 293760 11.7884 6.72768 68.6815 211.589 298.945 299.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 920 3.2e-05 512 150 920 519680 30.9024 13.3842 323.182 422.997 790.684 790.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 300 0.000256 512 70 320 7680 8.0119 1.68582 2.10742 76.6777 88.6924 88.8523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1310 6.4e-05 2048 500 1920 226560 57.102 28.3729 1115.6 846.562 2047.8 2047.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1020 6.4e-05 4096 70 12280 294320 49.3223 60.0401 14895.3 1794.34 16799.2 16799.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 410 6.4e-05 512 110 280 92160 31.4037 6.64467 12.2777 206.201 256.775 256.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1280 0.000128 1024 430 1280 116480 14.0482 6.84029 122.098 209.613 352.757 352.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1080 0.001024 4096 90 600 17920 2.72672 26.9947 104.614 134.378 134.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1170 0.000256 4096 370 3200 58560 11.4926 13.9469 475.476 418.376 919.368 919.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 730 3.2e-05 2048 70 1200 551680 98.8481 56.15 1145.58 1675.01 2975.76 2975.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1670 6.4e-05 512 170 200 293120 11.7348 6.72368 69.2816 209.557 297.45 297.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 920 3.2e-05 512 150 920 517120 31.0676 13.3742 207.489 418.91 671.05 671.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 300 0.000256 512 70 320 5120 8.19424 1.68598 1.25712 77.0565 88.4047 88.5657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1310 6.4e-05 2048 500 1920 226560 56.966 28.3136 711.915 838.515 1635.87 1636.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1020 6.4e-05 4096 70 12280 294240 49.0124 59.9561 9391.24 1774.43 11274.8 11274.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 410 6.4e-05 512 110 280 92160 31.4485 6.6401 28.5849 206.404 273.331 273.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1280 0.000128 1024 430 1280 115200 14.0864 6.8393 99.3532 208.826 329.264 329.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1080 0.001024 4096 90 600 17880 2.72189 21.8271 104.605 129.2 129.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1170 0.000256 4096 370 3200 58560 11.5418 13.97 389.564 419.057 834.209 834.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 730 3.2e-05 2048 70 1200 551040 99.0891 56.0599 936.258 1673.58 2765.16 2765.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1670 6.4e-05 512 170 200 291840 11.7732 6.71069 69.4042 208.74 296.787 296.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 920 3.2e-05 512 150 920 514560 31.0046 13.3504 169.92 417.571 632.07 632.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 300 0.000256 512 70 320 7680 8.02301 1.68931 1.8089 75.7642 87.4967 87.6525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1310 6.4e-05 2048 500 1920 224640 57.1255 28.3173 576.707 835.329 1497.64 1497.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1020 6.4e-05 4096 70 12280 294000 49.1914 60.0382 7654.05 1773.93 9537.38 9537.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 410 6.4e-05 512 110 280 92160 31.4001 6.64016 16.9564 206.257 261.504 261.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1280 0.000128 1024 430 1280 116736 13.9913 6.84381 175.662 209.307 405.964 406.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1080 0.001024 4096 90 600 18000 2.73293 38.4777 104.913 146.166 146.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1170 0.000256 4096 370 3200 58752 11.5115 13.962 692.136 419.051 1136.74 1136.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 730 3.2e-05 2048 70 1200 551424 99.0433 56.0333 1655.76 1675.42 3486.42 3486.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1670 6.4e-05 512 170 200 292608 11.7264 6.72496 60.2324 209.27 288.111 288.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 920 3.2e-05 512 150 920 516096 31.0551 13.3612 296.861 418.37 759.866 760.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 300 0.000256 512 70 320 9216 7.87574 1.68755 2.28358 76.0546 88.1076 88.2679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1310 6.4e-05 2048 500 1920 225792 57.0621 28.4037 1025.08 836.572 1947.29 1947.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1020 6.4e-05 4096 70 12280 294240 49.09 59.9763 13621.9 1781.68 15512.8 15512.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 410 6.4e-05 512 110 280 86016 31.9621 6.63536 10.6708 206.289 255.809 255.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1280 0.000128 1024 430 1280 115200 13.9876 6.82224 114.167 208.34 343.475 343.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1080 0.001024 4096 90 600 17952 2.72589 25.6246 104.904 133.297 133.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1170 0.000256 4096 370 3200 58560 11.476 13.9387 450.977 418.796 895.266 895.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 730 3.2e-05 2048 70 1200 549888 98.7321 55.9396 1077.39 1672.95 2905.17 2905.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1670 6.4e-05 512 170 200 291840 11.779 6.71472 60.2165 209.39 288.261 288.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 920 3.2e-05 512 150 920 509952 31.0597 13.2723 191.653 416.469 652.663 652.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 300 0.000256 512 70 320 6144 7.77491 1.61997 1.36893 73.6397 84.6113 84.7749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1310 6.4e-05 2048 500 1920 225792 56.9197 28.3207 669.723 836.71 1591.84 1591.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1020 6.4e-05 4096 70 12280 294144 48.937 59.9357 8844.78 1780.42 10734.2 10734.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 410 6.4e-05 512 110 280 73728 31.5878 6.56179 7.82976 198.247 244.471 244.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1280 0.000128 1024 430 1280 115200 13.8851 6.82029 94.3993 207.548 322.818 322.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1080 0.001024 4096 90 600 17856 2.71565 21.0265 104.672 128.456 128.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1170 0.000256 4096 370 3200 58464 11.4892 13.9448 370.228 418.372 814.112 814.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 730 3.2e-05 2048 70 1200 550656 98.8818 56.1265 890.994 1676.54 2722.71 2722.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1670 6.4e-05 512 170 200 290304 11.7949 6.71286 62.1449 208.991 289.803 289.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 920 3.2e-05 512 150 920 506880 30.984 13.2055 159.209 415.251 618.867 619.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 12 40 300 0.000256 512 70 320 0 1.62438 0.004672 73.3234 75.0334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1310 6.4e-05 2048 500 1920 223488 57.0806 29.9358 546.902 908.799 1542.96 1468.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1020 6.4e-05 4096 70 12280 294048 49.0748 59.9761 7323.71 1775.22 9208.13 9208.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 410 6.4e-05 512 110 280 93184 31.501 6.66214 24.7392 207.095 270.24 270.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1280 0.000128 1024 430 1280 116480 14.0641 6.84282 255.414 209.463 485.948 486.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1080 0.001024 4096 90 600 17976 2.72794 54.7436 104.788 162.303 162.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1170 0.000256 4096 370 3200 58688 11.5507 13.979 983.639 419.475 1428.72 1428.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 730 3.2e-05 2048 70 1200 551040 99.0983 56.1644 2378.61 1676.42 4210.46 4210.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1670 6.4e-05 512 170 200 292992 11.7392 6.72678 51.6333 209.425 279.679 279.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 920 3.2e-05 512 150 920 516096 31.0985 13.3716 420.436 418.776 883.899 884.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 300 0.000256 512 70 320 7168 7.87549 1.65274 2.50362 76.0197 88.2652 88.4306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1310 6.4e-05 2048 500 1920 225792 57.1653 28.3973 1469.94 837.238 2392.92 2393.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1020 6.4e-05 4096 70 12280 294224 49.222 60.041 19264.7 1775.18 21149.3 21149.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 410 6.4e-05 512 110 280 86016 31.2529 6.57923 14.8088 202.324 255.21 255.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1280 0.000128 1024 430 1280 116480 14.0076 6.83824 159.676 209.533 390.215 390.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1080 0.001024 4096 90 600 17920 2.73171 35.2072 104.889 142.872 142.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1170 0.000256 4096 370 3200 58464 11.501 13.953 620.557 419.169 1065.25 1065.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 730 3.2e-05 2048 70 1200 550144 98.85 56.0552 1489.28 1674.17 3318.51 3318.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1670 6.4e-05 512 170 200 292096 11.729 6.7201 92.307 209.461 320.37 320.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 920 3.2e-05 512 150 920 516096 31.0475 13.3628 270.575 418.693 733.894 734.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 40 300 0.000256 512 70 320 0 1.58067 0.005248 74.58 76.2461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1310 6.4e-05 2048 500 1920 225792 56.9907 29.9374 922.642 911.896 1921.71 1845.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1020 6.4e-05 4096 70 12280 294112 49.048 59.9642 12151.3 1778.48 14039 14039.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 410 6.4e-05 512 110 280 86016 31.3045 6.58432 12.2872 202.358 252.778 252.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1280 0.000128 1024 430 1280 115584 14.1262 6.84205 129.354 209.609 360.086 360.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1080 0.001024 4096 90 600 17808 2.71475 28.2846 104.567 135.607 135.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1170 0.000256 4096 370 3200 58464 11.5516 13.9706 505.831 419.474 950.899 950.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 730 3.2e-05 2048 70 1200 548352 99.3008 56.048 1215.14 1674.33 3044.99 3045.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1670 6.4e-05 512 170 200 292992 11.7412 6.73037 94.3029 209.504 322.437 322.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 920 3.2e-05 512 150 920 516096 31.0831 13.3755 221.894 418.815 685.383 685.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 40 300 0.000256 512 70 320 0 1.6551 0.006144 74.8997 76.6402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1310 6.4e-05 2048 500 1920 225792 57.1694 29.9912 753.45 912.371 1753.22 1676.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1020 6.4e-05 4096 70 12280 294000 49.2106 60.0277 9871.26 1774.98 11755.6 11755.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 410 6.4e-05 512 110 280 98304 31.3636 6.72576 24.4022 209.188 271.921 272.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1280 0.000128 1024 430 1280 116736 13.9244 6.82598 236.456 209.148 466.522 466.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1080 0.001024 4096 90 600 17984 2.72931 50.886 104.885 158.543 158.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1170 0.000256 4096 370 3200 58624 11.4872 13.9367 915.05 418.959 1359.51 1359.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 730 3.2e-05 2048 70 1200 551936 98.7713 56.0278 2210.64 1677.21 4042.82 4042.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1670 6.4e-05 512 170 200 292864 11.7286 6.7151 48.2491 209.8 276.652 276.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 920 3.2e-05 512 150 920 516096 30.8903 13.3181 391.204 418.127 853.757 853.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 300 0.000256 512 70 320 8192 8.08614 1.70189 2.68051 76.6437 89.3251 89.4847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1310 6.4e-05 2048 500 1920 226304 56.9247 28.3688 1363.2 840.076 2288.75 2288.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1020 6.4e-05 4096 70 12280 294144 49.0279 59.8932 17743.3 1791.37 19643.8 19643.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 410 6.4e-05 512 110 280 98304 31.3508 6.72835 16.121 209.05 263.494 263.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1280 0.000128 1024 430 1280 116736 13.9416 6.8305 149.28 209.071 379.282 379.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1080 0.001024 4096 90 600 17920 2.72944 32.4573 104.904 140.133 140.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1170 0.000256 4096 370 3200 58368 11.4772 13.9242 582.156 418.269 1025.9 1025.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 730 3.2e-05 2048 70 1200 550912 98.7562 56.0837 1416.92 1676.26 3248.19 3248.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1670 6.4e-05 512 170 200 290816 11.7284 6.70845 31.2587 208.98 258.83 258.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 920 3.2e-05 512 150 920 516096 30.9003 13.3296 252.373 417.726 714.536 714.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 16 40 300 0.000256 512 70 320 0 1.62045 0.004672 74.7886 76.4941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1310 6.4e-05 2048 500 1920 225280 56.8916 29.8628 860.415 910.191 1857.6 1781.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1020 6.4e-05 4096 70 12280 294144 48.9923 59.9365 10800.9 1774.49 12684.4 12684.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 410 6.4e-05 512 110 280 73728 31.5799 6.55277 10.2014 198.055 246.638 246.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1280 0.000128 1024 430 1280 113664 13.8818 6.80755 118.725 206.345 345.918 346.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1080 0.001024 4096 90 600 17856 2.72794 26.7796 104.868 134.418 134.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1170 0.000256 4096 370 3200 57984 11.4636 13.9122 470.849 417.116 913.413 913.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 730 3.2e-05 2048 70 1200 549888 98.8319 55.9021 1147.01 1672.7 2974.61 2974.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1670 6.4e-05 512 170 200 288768 11.7667 6.68515 78.5316 208.272 305.414 305.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 920 3.2e-05 512 150 920 503808 30.9277 13.1336 196.905 412.149 653.33 653.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 40 300 0.000256 512 70 320 0 1.62406 0.004576 74.1208 75.8298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1310 6.4e-05 2048 500 1920 224256 56.8349 29.7828 696.543 906.75 1690.16 1614.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1020 6.4e-05 4096 70 12280 293760 49.0189 59.9496 8899.09 1775.31 10783.5 10783.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 410 6.4e-05 512 110 280 92160 31.1106 6.59523 23.628 204.378 265.956 266.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1280 0.000128 1024 430 1280 116352 14.017 6.84637 242.138 208.989 472.144 472.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1080 0.001024 4096 90 600 17928 2.72038 52.4529 104.624 159.84 159.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1170 0.000256 4096 370 3200 58752 11.5513 13.9771 944.269 419.515 1389.39 1389.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 730 3.2e-05 2048 70 1200 550656 99.1098 56.0858 2253.17 1676.3 4084.83 4084.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1670 6.4e-05 512 170 200 292608 11.7687 6.73037 49.4809 209.714 277.851 277.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 920 3.2e-05 512 150 920 516096 30.8907 13.3448 409.565 417.779 871.795 871.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 300 0.000256 512 70 320 4608 7.90365 1.62413 1.80829 73.7629 85.3074 85.4671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1310 6.4e-05 2048 500 1920 225792 57.1394 28.3505 1400.9 838.396 2324.96 2325.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1020 6.4e-05 4096 70 12280 294192 49.1982 60.0587 18481.4 1775.25 20366.1 20366.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 410 6.4e-05 512 110 280 73728 31.5836 6.55782 12.4959 198.22 249.102 249.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1280 0.000128 1024 430 1280 115200 13.8785 6.86874 155.848 207.517 384.267 384.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1080 0.001024 4096 90 600 17856 2.72147 34.6572 104.728 142.148 142.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1170 0.000256 4096 370 3200 58464 11.4785 13.9394 608.743 418.313 1052.55 1052.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 730 3.2e-05 2048 70 1200 550656 98.8724 56.0286 1459.38 1676.32 3290.77 3290.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1670 6.4e-05 512 170 200 290304 11.751 6.7113 31.7643 208.967 259.345 259.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 920 3.2e-05 512 150 920 506880 30.9715 13.1995 260.003 414.648 719.033 719.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 40 300 0.000256 512 70 320 0 1.62205 0.004224 74.377 76.0859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1310 6.4e-05 2048 500 1920 223488 57.0839 30.0073 896.369 909.737 1893.44 1817.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1020 6.4e-05 4096 70 12280 294048 49.0519 59.9695 11892.7 1775.08 13777 13777.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 410 6.4e-05 512 110 280 82944 31.9756 6.59763 12.7641 204.468 256.05 256.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1280 0.000128 1024 430 1280 114048 14.1886 6.8433 136.335 209.184 366.706 366.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1080 0.001024 4096 90 600 17712 2.7177 30.8961 104.341 137.997 138.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1170 0.000256 4096 370 3200 58320 11.511 13.9591 537.61 418.745 981.897 981.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 730 3.2e-05 2048 70 1200 546048 99.3052 55.9532 1279.52 1670.52 3105.45 3105.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1670 6.4e-05 512 170 200 290304 11.7869 6.71706 28.0247 209.035 255.715 255.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 920 3.2e-05 512 150 920 511488 31.2612 13.3523 230.545 417.781 693.149 693.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 18 40 300 0.000256 512 70 320 0 1.53114 0.00432 71.7382 73.3565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1310 6.4e-05 2048 500 1920 224640 57.1412 29.8673 796.906 907.374 1791.53 1718.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1020 6.4e-05 4096 70 12280 293760 49.2092 60.0395 10524 1774.49 12407.9 12408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 410 6.4e-05 512 110 280 73728 31.5658 6.55155 10.2715 198.29 246.925 247.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1280 0.000128 1024 430 1280 110592 13.9188 6.7728 117.982 204.592 343.424 343.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1080 0.001024 4096 90 600 17568 2.69619 27.216 103.904 133.857 133.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1170 0.000256 4096 370 3200 58176 11.4688 13.9366 479.888 419.03 924.4 924.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 730 3.2e-05 2048 70 1200 548352 98.5729 55.9171 1149.05 1670.44 2974.15 2974.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1670 6.4e-05 512 170 200 285696 11.7522 6.64698 72.9443 207.49 298.988 299.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 920 3.2e-05 512 150 920 497664 30.7183 13.0281 203.004 408.858 655.825 655.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 40 300 0.000256 512 70 320 0 1.62346 0.004448 73.6901 75.3987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1310 6.4e-05 2048 500 1920 221184 56.7401 29.6138 702.348 903.141 1692.08 1616.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1020 6.4e-05 4096 70 12280 293760 49.0514 60.0421 9458.94 1777.9 11346.1 11346.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 410 6.4e-05 512 110 280 92160 31.4046 6.63962 22.1685 208.273 268.735 268.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1280 0.000128 1024 430 1280 116480 14.0652 6.84534 226.469 211.717 459.263 459.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1080 0.001024 4096 90 600 17920 2.72125 49.485 105.545 157.794 157.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1170 0.000256 4096 370 3200 58560 11.4933 13.951 881.261 422.578 1329.36 1329.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 730 3.2e-05 2048 70 1200 551680 99.7728 56.0956 2109.81 1691.88 3957.73 3957.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1670 6.4e-05 512 170 200 293120 11.7376 6.72045 46.3255 211.658 276.598 276.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 920 3.2e-05 512 150 920 517120 31.09 13.3701 381.864 436.299 862.841 863.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 300 0.000256 512 70 320 5120 8.1943 1.68595 1.90384 77.4293 89.4281 89.5878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1310 6.4e-05 2048 500 1920 226560 56.974 28.3058 1312.74 850.758 2248.96 2249.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1020 6.4e-05 4096 70 12280 294240 49.0093 59.9498 17234.1 1790.64 19133.8 19134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 410 6.4e-05 512 110 280 81920 32.3739 6.63686 13.7319 206.285 259.273 259.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1280 0.000128 1024 430 1280 112640 13.9516 6.8055 149.5 206.313 376.731 376.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1080 0.001024 4096 90 600 17760 2.71158 33.933 104.205 140.893 140.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1170 0.000256 4096 370 3200 58240 11.4627 13.9275 601.567 417.994 1045.02 1045.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 730 3.2e-05 2048 70 1200 550400 98.7588 55.9698 1440.23 1675.48 3270.59 3270.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1670 6.4e-05 512 170 200 291840 11.7615 6.7128 31.8542 209.639 260.127 260.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 920 3.2e-05 512 150 920 512000 31.374 13.3561 261.724 419.019 725.683 725.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 40 300 0.000256 512 70 320 0 1.57933 0.004192 72.5823 74.2469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1310 6.4e-05 2048 500 1920 225280 56.9823 29.8903 893.474 910.605 1891.19 1817.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1020 6.4e-05 4096 70 12280 294080 48.9493 59.9717 11866 1774.7 13749.8 13749.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 410 6.4e-05 512 110 280 92160 31.4126 6.63946 13.2979 206.553 258.151 258.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1280 0.000128 1024 430 1280 111360 14.0939 6.80755 124.652 206.64 352.348 352.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1080 0.001024 4096 90 600 17760 2.71584 28.8131 104.718 136.291 136.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1170 0.000256 4096 370 3200 58080 11.4934 13.9521 502.966 418.871 947.358 947.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 730 3.2e-05 2048 70 1200 549120 98.7223 55.9284 1207.36 1670.59 3032.77 3032.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1670 6.4e-05 512 170 200 291840 11.6965 6.71091 26.7494 209.057 254.372 254.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 920 3.2e-05 512 150 920 506880 30.6736 13.1457 217.523 412.702 674.254 674.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 40 300 0.000256 512 70 320 0 1.68797 0.00544 76.2555 78.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1310 6.4e-05 2048 500 1920 222720 57.194 30.0563 741.789 911.952 1741.23 1663.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1020 6.4e-05 4096 70 12280 293760 49.0485 59.9831 9927.72 1777.8 11814.7 11814.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 410 6.4e-05 512 110 280 40960 33.6104 6.45347 6.508 192.683 239.498 239.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1280 0.000128 1024 430 1280 112640 13.9878 6.79907 122.451 206.551 349.943 350.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1080 0.001024 4096 90 600 17600 2.70694 28.6462 104.18 135.575 135.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1170 0.000256 4096 370 3200 57600 11.4687 13.9139 504.04 417.182 946.679 946.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 730 3.2e-05 2048 70 1200 547840 99.2941 56.1357 1195.36 1676.08 3027.04 3027.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1670 6.4e-05 512 170 200 286720 12.0131 6.62243 25.8706 206.568 251.503 251.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 920 3.2e-05 512 150 920 491520 31.7898 13.132 203.373 412.303 660.813 660.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 410 6.4e-05 512 110 280 86016 31.9705 6.63622 19.6865 206.457 264.995 265.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1280 0.000128 1024 430 1280 115200 13.9812 6.8649 209.555 208.516 439.073 439.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1080 0.001024 4096 90 600 17952 2.72634 46.7638 104.886 154.42 154.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1170 0.000256 4096 370 3200 58560 11.4614 13.9279 840.281 419.133 1284.88 1284.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 730 3.2e-05 2048 70 1200 549888 98.8191 55.9063 1992.44 1674.31 3821.64 3821.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1670 6.4e-05 512 170 200 291840 11.7301 6.71229 43.7728 209.481 271.853 271.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 920 3.2e-05 512 150 920 509952 31.0569 13.2772 352.277 416.772 813.593 813.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 300 0.000256 512 70 320 6144 7.76829 1.62064 2.16106 73.7403 85.4982 85.6556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1310 6.4e-05 2048 500 1920 225792 56.9099 28.3277 1238.93 837.446 2161.79 2161.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1020 6.4e-05 4096 70 12280 294144 48.9383 59.9359 16540.1 1776.32 18425.5 18425.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 410 6.4e-05 512 110 280 73728 31.5695 6.58995 12.4303 198.118 248.955 249.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1280 0.000128 1024 430 1280 113664 13.8833 6.79882 148.72 206.407 375.968 376.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1080 0.001024 4096 90 600 17856 2.73229 33.7978 104.906 141.477 141.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1170 0.000256 4096 370 3200 57984 11.463 13.9092 589.987 417.246 1032.68 1032.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 730 3.2e-05 2048 70 1200 549888 98.8325 55.8885 1420.27 1673.43 3248.58 3248.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1670 6.4e-05 512 170 200 288768 11.7468 6.68467 30.9702 208.338 257.896 258.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 920 3.2e-05 512 150 920 503808 30.9293 13.1269 249.691 412.385 706.347 706.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 40 300 0.000256 512 70 320 0 1.6273 0.00464 73.089 74.7993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1310 6.4e-05 2048 500 1920 224256 56.8333 29.8381 877.419 905.92 1870.25 1795.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1020 6.4e-05 4096 70 12280 293760 49.0549 59.9534 11593.8 1780.51 13483.5 13483.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 410 6.4e-05 512 110 280 73728 31.5652 6.55485 10.3968 198.317 247.081 247.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1280 0.000128 1024 430 1280 110592 13.9151 6.7751 119.873 204.62 345.342 345.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1080 0.001024 4096 90 600 17568 2.70323 27.583 103.932 134.262 134.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1170 0.000256 4096 370 3200 58176 11.4749 13.9376 486.94 419.084 931.509 931.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 730 3.2e-05 2048 70 1200 548352 98.606 55.8244 1167.62 1670.68 2992.88 2993.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1670 6.4e-05 512 170 200 285696 11.742 6.64698 25.3244 207.516 251.387 251.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 920 3.2e-05 512 150 920 497664 30.7195 13.0272 205.8 408.509 658.267 658.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 24 40 300 0.000256 512 70 320 0 1.62611 0.006144 72.6479 74.3584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1310 6.4e-05 2048 500 1920 221184 57.0509 29.6577 713.93 902.207 1703.09 1628.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1020 6.4e-05 4096 70 12280 293760 49.0399 60.0204 9576.07 1778.37 11463.6 11463.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 410 6.4e-05 512 110 280 49152 33.8355 6.5513 7.27955 198.361 246.271 246.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1280 0.000128 1024 430 1280 110592 14.1664 6.83507 113.236 206.786 341.183 341.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1080 0.001024 4096 90 600 17664 2.72384 27.1113 104.935 134.817 134.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1170 0.000256 4096 370 3200 57600 11.4893 13.9274 452.077 418.515 896.082 896.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 730 3.2e-05 2048 70 1200 546816 98.4201 55.765 1089.96 1666.46 2910.77 2910.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1670 6.4e-05 512 170 200 282624 11.7734 6.6248 23.561 206.524 248.642 248.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 920 3.2e-05 512 150 920 491520 31.8165 13.1284 189.337 412.641 647.141 647.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 24 40 300 0.000256 512 70 320 0 1.62448 0.005856 73.2441 74.9532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1310 6.4e-05 2048 500 1920 221184 56.5264 29.5718 667.098 898.903 1652.34 1577.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1020 6.4e-05 4096 70 12280 293376 49.1781 60.0427 8909.02 1778.64 10797 10797.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 410 6.4e-05 512 110 280 89600 31.7606 6.65069 21.1233 206.215 265.993 266.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1280 0.000128 1024 430 1280 115200 14.0789 6.85261 219.282 208.349 448.722 448.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1080 0.001024 4096 90 600 17900 2.72179 48.4807 104.503 155.749 155.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1170 0.000256 4096 370 3200 58600 11.5662 13.9776 865.306 418.914 1309.84 1309.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 730 3.2e-05 2048 70 1200 550400 99.1332 56.1503 2069.06 1673.57 3898.08 3898.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1670 6.4e-05 512 170 200 292800 11.7711 6.73363 45.5378 209.363 273.558 273.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 920 3.2e-05 512 150 920 512000 31.0228 13.328 372.321 416.342 833.229 833.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 300 0.000256 512 70 320 6400 8.11562 1.68842 2.27456 76.7164 89.0086 89.1622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1310 6.4e-05 2048 500 1920 225600 57.2471 28.3361 1286.78 836.908 2209.44 2209.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1020 6.4e-05 4096 70 12280 294200 49.3097 60.0916 16976.9 1774.09 18860.6 18860.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 410 6.4e-05 512 110 280 76800 32.8812 6.64416 12.8292 206.327 258.93 259.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1280 0.000128 1024 430 1280 112000 14.0609 6.8137 145.802 206.386 373.221 373.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1080 0.001024 4096 90 600 17800 2.7255 33.0892 104.637 140.496 140.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1170 0.000256 4096 370 3200 58000 11.4995 13.9448 581.876 417.397 1024.79 1024.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 730 3.2e-05 2048 70 1200 550400 99.0791 56.2417 1405.45 1674 3234.94 3235.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1670 6.4e-05 512 170 200 291200 11.7256 6.70554 31.0836 208.399 258.076 258.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 920 3.2e-05 512 150 920 499200 31.3983 13.1584 247.236 412.389 704.403 704.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 40 300 0.000256 512 70 320 0 1.6879 0.005056 75.1308 76.9041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1310 6.4e-05 2048 500 1920 224000 57.0985 29.9319 867.48 908.198 1862.95 1786.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1020 6.4e-05 4096 70 12280 293600 49.2255 60.063 11511.8 1774.49 13395.7 13395.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 410 6.4e-05 512 110 280 76800 32.898 6.64781 11.2982 206.571 257.663 257.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1280 0.000128 1024 430 1280 110400 14.2535 6.83213 124.566 206.699 352.508 352.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1080 0.001024 4096 90 600 17700 2.71904 29.3718 104.71 136.843 136.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1170 0.000256 4096 370 3200 57600 11.5496 13.9333 516.461 417.22 959.242 959.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 730 3.2e-05 2048 70 1200 547200 99.6784 56.1753 1220.99 1675.71 3052.72 3052.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1670 6.4e-05 512 170 200 292800 11.7824 6.73501 27.3807 209.714 255.768 255.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 920 3.2e-05 512 150 920 499200 31.4212 13.1727 216.34 412.705 673.849 674.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 25 40 300 0.000256 512 70 320 0 1.69149 0.005536 75.2436 77.0205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1310 6.4e-05 2048 500 1920 225600 57.3248 30.1759 764.2 913.706 1765.65 1688.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1020 6.4e-05 4096 70 12280 293400 49.5004 60.2525 10311.6 1780.18 12201.7 12201.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 410 6.4e-05 512 110 280 51200 35.3767 6.64435 7.72755 206.425 256.423 256.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1280 0.000128 1024 430 1280 108800 14.3511 6.8096 113.306 206.622 341.251 341.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1080 0.001024 4096 90 600 17600 2.71728 26.4299 104.597 133.789 133.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1170 0.000256 4096 370 3200 57600 11.493 13.9551 464.012 418.402 907.938 908.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 730 3.2e-05 2048 70 1200 544000 99.0727 55.8019 1111.17 1665.69 2931.9 2932.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1670 6.4e-05 512 170 200 288000 11.5649 6.63552 24.752 206.351 249.456 249.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 920 3.2e-05 512 150 920 486400 32.2188 13.1422 192.838 412.352 650.769 650.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 25 40 300 0.000256 512 70 320 0 1.69027 0.0056 75.2546 77.0331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1310 6.4e-05 2048 500 1920 217600 56.9853 29.6252 674.587 900.143 1661.59 1584.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1020 6.4e-05 4096 70 12280 293600 49.2111 60.1454 9170.59 1778.87 11059 11059.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 410 6.4e-05 512 110 288 73728 33.6352 6.72413 24.3377 209.139 274.079 274.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1280 0.000128 1024 430 1296 114688 14.1616 6.83418 178.647 209.777 409.581 409.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1080 0.001024 4096 90 624 17952 2.72874 41.2242 104.847 148.844 148.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1170 0.000256 4096 370 3168 59008 11.4948 13.9452 706.641 419.426 1151.58 1151.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 730 3.2e-05 2048 70 1200 551936 98.7571 56.0029 1724.41 1676.72 3556.06 3556.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1670 6.4e-05 512 170 192 290304 11.854 6.71414 68.8731 209.873 297.475 297.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 920 3.2e-05 512 150 912 516096 31.093 13.3564 300.95 419.333 764.942 765.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 300 0.000256 512 70 288 6144 8.22646 1.70118 1.82016 76.3293 88.2825 88.4429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1310 6.4e-05 2048 500 1920 223232 57.2688 28.5585 1044.93 838.529 1969.44 1969.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1020 6.4e-05 4096 70 12288 294400 48.9283 59.9028 14008.9 1777.06 15895 15895.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 410 6.4e-05 512 110 288 73728 33.673 6.72358 23.5712 209.176 273.389 273.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1280 0.000128 1024 430 1296 113664 14.1838 6.83008 115.627 209.143 345.942 346.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1080 0.001024 4096 90 624 17920 2.73389 26.7694 104.952 134.498 134.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1170 0.000256 4096 370 3168 58880 11.4704 13.934 453.758 418.953 898.191 898.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 730 3.2e-05 2048 70 1200 551936 99.2234 56.0703 2715.93 1676.95 4548.35 4548.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1670 6.4e-05 512 170 192 289792 11.8982 6.7128 68.2744 209.798 296.847 296.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 920 3.2e-05 512 150 912 512000 31.2464 13.3283 193.843 418.019 656.65 656.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 300 0.000256 512 70 288 4096 8.38685 1.70394 1.18774 76.1895 87.6813 87.8376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1310 6.4e-05 2048 500 1920 223232 57.3152 28.3578 671.429 838.731 1596 1596.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1020 6.4e-05 4096 70 12288 294272 48.974 59.8813 8920.28 1774.57 10803.9 10804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 410 6.4e-05 512 110 288 61440 34.2318 6.63136 19.8227 206.257 267.188 267.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1280 0.000128 1024 430 1296 113664 14.0932 6.82394 95.7363 208.308 325.122 325.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1080 0.001024 4096 90 624 17856 2.71558 22.1251 104.7 129.584 129.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1170 0.000256 4096 370 3168 58752 11.4749 13.9321 374.665 418.721 818.864 818.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 730 3.2e-05 2048 70 1200 549888 99.2347 55.9057 3026.81 1672.7 4854.81 4854.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1670 6.4e-05 512 170 192 288768 11.8917 6.70947 69.0321 209.274 297.065 297.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 920 3.2e-05 512 150 912 509952 31.0578 13.2738 159.991 416.271 620.807 620.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 8 48 300 0.000256 512 70 288 0 1.61907 0.004096 74.6435 76.3433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1310 6.4e-05 2048 500 1920 222720 57.2684 29.9593 650.34 911.344 1649.15 1572.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1020 6.4e-05 4096 70 12288 294336 48.9067 59.8949 7387.81 1773.6 9270.37 9270.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 410 6.4e-05 512 110 288 76800 33.5657 6.7464 14.995 209.812 265.367 265.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1280 0.000128 1024 430 1296 114560 14.2258 6.84042 173.75 209.761 404.738 404.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1080 0.001024 4096 90 624 17960 2.73818 39.756 105.016 147.554 147.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1170 0.000256 4096 370 3168 59040 11.561 13.9735 685.183 419.425 1130.22 1130.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 730 3.2e-05 2048 70 1200 552320 99.019 56.1521 1656.42 1676.54 3488.29 3488.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1670 6.4e-05 512 170 192 290560 11.8632 6.72768 61.6063 209.734 290.085 290.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 920 3.2e-05 512 150 912 514560 31.2636 13.3873 292.05 419.301 756.219 756.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 300 0.000256 512 70 288 5120 8.19626 1.68624 1.43629 75.8919 87.4221 87.5844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1310 6.4e-05 2048 500 1920 223360 57.5337 28.4058 1011.06 838.41 1935.58 1935.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1020 6.4e-05 4096 70 12288 294320 49.2008 60.0289 13569.6 1776.95 15455.9 15456.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 410 6.4e-05 512 110 288 71680 33.3175 6.64109 9.50304 206.393 256.105 256.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1280 0.000128 1024 430 1296 113920 14.2818 6.84646 113.898 209.812 344.993 345.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1080 0.001024 4096 90 624 17920 2.72816 26.2103 105.017 133.999 134.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1170 0.000256 4096 370 3168 58880 11.4832 13.9523 447.617 418.769 891.897 891.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 730 3.2e-05 2048 70 1200 551680 98.8053 56.0652 1081.8 1676.59 2913.43 2913.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1670 6.4e-05 512 170 192 290560 11.8724 6.72707 63.6744 209.756 292.19 292.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 920 3.2e-05 512 150 912 512000 31.4138 13.3716 190.176 419.418 654.593 654.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 300 0.000256 512 70 288 5120 8.19514 1.68867 1.22214 75.7034 87.0275 87.2018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1310 6.4e-05 2048 500 1920 222720 57.4305 28.3136 660.197 838.56 1584.66 1584.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1020 6.4e-05 4096 70 12288 294240 49.0209 59.9716 8825.44 1776.37 10711 10711.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 410 6.4e-05 512 110 288 61440 34.348 6.64384 18.0705 206.451 265.757 265.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1280 0.000128 1024 430 1296 113280 14.2716 6.84557 93.3075 209.033 323.614 323.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1080 0.001024 4096 90 624 17880 2.72963 21.6449 105.045 129.462 129.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1170 0.000256 4096 370 3168 58800 11.5375 13.9817 366.16 419.483 811.233 811.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 730 3.2e-05 2048 70 1200 551040 99.0695 56.0628 890.623 1675.24 2721.17 2721.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1670 6.4e-05 512 170 192 288000 11.9461 6.71146 62.696 208.953 290.466 290.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 920 3.2e-05 512 150 912 506880 31.5775 13.3428 157.858 417.754 620.746 620.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 10 48 300 0.000256 512 70 288 0 1.68813 0.00432 75.3931 77.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1310 6.4e-05 2048 500 1920 220800 57.6403 30.0387 537.655 910.693 1536.27 1459.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1020 6.4e-05 4096 70 12288 294000 49.1949 60.024 7272.7 1775.53 9157.6 9157.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 410 6.4e-05 512 110 288 67584 33.7681 6.64125 18.1768 206.238 265.066 265.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1280 0.000128 1024 430 1296 114432 14.182 6.83958 246.069 209.275 476.526 476.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1080 0.001024 4096 90 624 17952 2.73181 55.3165 104.844 162.934 162.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1170 0.000256 4096 370 3168 58944 11.5036 13.9551 946.992 419.198 1391.72 1391.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 730 3.2e-05 2048 70 1200 551424 98.8703 56.035 2302.87 1674.67 4132.62 4132.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1670 6.4e-05 512 170 192 289536 11.8479 6.71882 91.7021 209.245 319.673 319.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 920 3.2e-05 512 150 912 513024 31.2847 13.3635 400.837 418.302 864.004 864.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 300 0.000256 512 70 288 3072 8.34874 1.68416 1.2817 75.6099 87.1346 87.2946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1310 6.4e-05 2048 500 1920 222720 57.3439 28.3695 1408.74 836.517 2331.14 2331.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1020 6.4e-05 4096 70 12288 294336 48.9966 59.9498 18646.7 1784.69 20540.5 20540.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 410 6.4e-05 512 110 288 61440 34.2304 6.62701 11.0658 206.26 258.427 258.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1280 0.000128 1024 430 1296 113664 14.0875 6.82208 153.251 208.316 382.634 382.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1080 0.001024 4096 90 624 17856 2.7279 35.1478 104.699 142.618 142.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1170 0.000256 4096 370 3168 58752 11.4742 13.9407 596.904 418.73 1041.12 1041.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 730 3.2e-05 2048 70 1200 549888 98.6866 56.0137 1444.03 1672.71 3271.61 3271.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1670 6.4e-05 512 170 192 288768 11.8625 6.7152 87.0706 209.275 315.08 315.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 920 3.2e-05 512 150 912 509952 31.0503 13.2808 257.362 416.275 718.178 718.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 48 300 0.000256 512 70 288 0 1.61792 0.005568 73.1732 74.8771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1310 6.4e-05 2048 500 1920 222720 57.2539 29.8863 884.014 909.75 1881.14 1806.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1020 6.4e-05 4096 70 12288 294336 48.91 59.904 11789.7 1777.03 13675.7 13675.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 410 6.4e-05 512 110 288 55296 33.2003 6.55328 8.50861 198.06 246.567 246.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1280 0.000128 1024 430 1296 112896 14.0619 6.81917 123.316 207.345 351.704 351.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1080 0.001024 4096 90 624 17856 2.73306 28.2045 104.931 135.91 135.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1170 0.000256 4096 370 3168 58464 11.4629 13.9438 482.408 417.97 925.86 925.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 730 3.2e-05 2048 70 1200 550656 98.8908 56.065 1174.06 1674.95 3004.13 3004.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1670 6.4e-05 512 170 192 288000 11.854 6.70682 90.7583 208.794 318.272 318.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 920 3.2e-05 512 150 912 506880 30.9978 13.2035 209.443 414.341 668.193 668.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 12 48 300 0.000256 512 70 288 0 1.62282 0.00544 73.9861 75.6995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1310 6.4e-05 2048 500 1920 221184 57.4199 29.9081 713.968 908.904 1710.45 1634.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1020 6.4e-05 4096 70 12288 294048 49.0437 59.9913 9535.33 1781.23 11425.7 11425.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 410 6.4e-05 512 110 288 49152 33.8121 6.5495 6.55078 198.116 245.275 245.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1280 0.000128 1024 430 1296 110592 14.1426 6.79933 102.445 206.411 329.952 330.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1080 0.001024 4096 90 624 17664 2.70486 23.7937 104.169 130.711 130.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1170 0.000256 4096 370 3168 58368 11.4678 13.9261 406.171 417.252 848.892 848.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 730 3.2e-05 2048 70 1200 549888 98.8018 55.9196 989.877 1673.24 2818.01 2818.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1670 6.4e-05 512 170 192 285696 11.8718 6.68506 88.1012 208.342 315.158 315.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 920 3.2e-05 512 150 912 503808 30.9453 13.1234 175.909 412.292 632.486 632.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 12 48 300 0.000256 512 70 288 0 1.62618 0.00528 72.7403 74.4515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1310 6.4e-05 2048 500 1920 221184 57.1526 29.7845 602.302 905.668 1595.15 1520.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1020 6.4e-05 4096 70 12288 294144 49.0269 59.9481 8070.65 1773.83 9953.61 9953.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 410 6.4e-05 512 110 288 71680 33.4425 6.65741 18.33 207.076 265.749 265.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1280 0.000128 1024 430 1296 114688 14.1925 6.84237 228.446 209.44 459.076 459.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1080 0.001024 4096 90 624 17920 2.72435 51.3671 104.789 158.925 158.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1170 0.000256 4096 370 3168 59024 11.5503 13.9674 875.382 419.423 1320.4 1320.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 730 3.2e-05 2048 70 1200 551936 99.0307 56.1231 2139.88 1676.22 3971.42 3971.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1670 6.4e-05 512 170 192 289408 11.8844 6.72768 47.0776 209.399 275.246 275.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 920 3.2e-05 512 150 912 512512 31.3602 13.3754 372.008 418.705 835.662 835.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 300 0.000256 512 70 288 3584 8.16381 1.65536 1.44198 74.5076 85.9771 86.1327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1310 6.4e-05 2048 500 1920 223104 57.4472 28.4611 1303.65 837.092 2226.82 2226.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1020 6.4e-05 4096 70 12288 294336 49.1997 60.0269 17248.2 1778.19 19135.8 19136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 410 6.4e-05 512 110 288 57344 33.8481 6.58074 9.9671 202.12 252.765 252.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1280 0.000128 1024 430 1296 114688 14.1525 6.83792 143.924 209.319 374.393 374.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1080 0.001024 4096 90 624 17808 2.72384 32.7782 104.511 140.056 140.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1170 0.000256 4096 370 3168 58912 11.508 13.9548 557.756 418.951 1002.25 1002.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 730 3.2e-05 2048 70 1200 550144 98.9058 55.9925 1356.14 1672.47 3183.68 3183.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1670 6.4e-05 512 170 192 288512 11.876 6.72486 31.0761 209.247 259.083 259.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 920 3.2e-05 512 150 912 508928 31.5642 13.3692 244.348 418.44 707.936 708.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 48 300 0.000256 512 70 288 0 1.57901 0.006144 72.0527 73.7198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1310 6.4e-05 2048 500 1920 222208 57.4307 29.9382 821.862 908.519 1818 1744.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1020 6.4e-05 4096 70 12288 294112 49.0134 59.9781 10931.9 1773.38 12814.5 12814.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 410 6.4e-05 512 110 288 64512 33.2005 6.59446 9.46938 202.36 251.875 252.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1280 0.000128 1024 430 1296 112896 14.3717 6.84845 116.854 209.61 347.843 347.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1080 0.001024 4096 90 624 17808 2.72589 27.0936 104.897 134.759 134.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1170 0.000256 4096 370 3168 58800 11.549 13.9837 458.102 419.474 903.185 903.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 730 3.2e-05 2048 70 1200 551040 98.9301 56.1414 1118.37 1674.42 2948.02 2948.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1670 6.4e-05 512 170 192 287616 11.9665 6.72787 82.4314 209.497 310.781 310.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 920 3.2e-05 512 150 912 505344 31.8677 13.3782 197.245 418.738 661.443 661.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 48 300 0.000256 512 70 288 0 1.66093 0.004992 74.5562 76.3049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1310 6.4e-05 2048 500 1920 223104 57.4382 30.1363 678.616 912.117 1678.55 1602.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1020 6.4e-05 4096 70 12288 294000 49.188 60.0158 9023.69 1779.96 10913 10913.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 410 6.4e-05 512 110 288 28672 34.6389 6.4431 4.50186 192.758 238.587 238.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1280 0.000128 1024 430 1296 111104 14.1689 6.90611 103.82 207.262 332.314 332.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1080 0.001024 4096 90 624 17696 2.71325 24.8955 104.546 132.196 132.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1170 0.000256 4096 370 3168 58240 11.4537 13.906 412.285 417.318 855.037 855.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 730 3.2e-05 2048 70 1200 548352 98.9809 55.9513 1007.03 1674.3 2836.43 2836.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1670 6.4e-05 512 170 192 286720 11.9469 6.71334 78.3616 209.516 306.692 306.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 920 3.2e-05 512 150 912 501760 31.2601 13.1631 176.881 413.916 635.435 635.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 48 300 0.000256 512 70 288 0 1.57987 0.005152 71.5776 73.2442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1310 6.4e-05 2048 500 1920 222208 57.3645 29.9919 612.337 909.166 1609.1 1536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1020 6.4e-05 4096 70 12288 293888 49.0853 60.0762 8154.4 1777.27 10041 10041.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 410 6.4e-05 512 110 288 73728 33.6682 6.72112 18.5171 209.139 268.293 268.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1280 0.000128 1024 430 1296 113664 14.1881 6.83008 217.108 209.109 447.396 447.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1080 0.001024 4096 90 624 17920 2.72454 49.5493 104.832 157.149 157.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1170 0.000256 4096 370 3168 58880 11.4802 13.9313 848.411 418.869 1292.77 1292.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 730 3.2e-05 2048 70 1200 551936 98.7775 56.0457 2075.03 1676.83 3906.85 3906.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1670 6.4e-05 512 170 192 289792 11.8694 6.71632 46.5857 209.759 275.088 275.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 920 3.2e-05 512 150 912 512000 31.2463 13.3242 365.125 417.988 827.9 828.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 300 0.000256 512 70 288 4096 8.38723 1.70349 1.56838 76.2998 88.1679 88.3241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1310 6.4e-05 2048 500 1920 223232 57.3237 28.3423 1263.02 838.55 2187.42 2187.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1020 6.4e-05 4096 70 12288 294272 48.9592 59.8819 16286 1783.32 18178.3 18178.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 410 6.4e-05 512 110 288 65536 34.438 6.71994 10.9875 208.976 261.366 261.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1280 0.000128 1024 430 1296 112640 14.3005 6.83626 139.476 209.158 369.925 370.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1080 0.001024 4096 90 624 17792 2.7231 32.1396 104.502 139.406 139.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1170 0.000256 4096 370 3168 58624 11.4769 13.9244 549.999 418.115 993.588 993.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 730 3.2e-05 2048 70 1200 550912 98.8062 56.1854 1346.58 1675.13 3176.86 3177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1670 6.4e-05 512 170 192 288768 11.8236 6.70563 30.1817 208.905 257.766 257.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 920 3.2e-05 512 150 912 507904 31.5514 13.3286 234.236 417.881 697.22 697.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 16 48 300 0.000256 512 70 288 0 1.61997 0.00576 74.4362 76.1408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1310 6.4e-05 2048 500 1920 221184 57.4463 29.9884 807.434 909.52 1804.63 1728.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1020 6.4e-05 4096 70 12288 294144 48.9815 59.9194 10302.9 1773.83 12185.8 12186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 410 6.4e-05 512 110 288 49152 33.806 6.5536 7.30602 198.113 246.026 246.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1280 0.000128 1024 430 1296 110592 14.1389 7.20112 113.644 206.409 341.552 341.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1080 0.001024 4096 90 624 17664 2.71155 26.7863 104.178 133.72 133.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1170 0.000256 4096 370 3168 58368 11.4675 13.9167 457.908 417.246 900.615 900.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 730 3.2e-05 2048 70 1200 549888 98.8051 55.9865 1130.55 1673.2 2958.71 2958.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1670 6.4e-05 512 170 192 285696 11.8652 6.68429 25.067 208.338 252.111 252.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 920 3.2e-05 512 150 912 503808 30.9402 13.1265 190.584 412.276 647.143 647.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 48 300 0.000256 512 70 288 0 1.62362 0.00432 72.7428 74.4527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1310 6.4e-05 2048 500 1920 221184 57.186 29.8149 673.44 905.638 1666.32 1592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1020 6.4e-05 4096 70 12288 294144 49.0271 59.9346 8488.47 1774.03 10371.6 10371.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 410 6.4e-05 512 110 288 32768 35.3241 6.55146 4.95002 198.154 245.23 245.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1280 0.000128 1024 430 1296 110592 14.4994 6.83213 99.7618 209.233 330.479 330.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1080 0.001024 4096 90 624 17664 2.71565 24.5805 104.503 131.844 131.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1170 0.000256 4096 370 3168 58368 11.4905 13.9379 404.379 418.943 848.828 848.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 730 3.2e-05 2048 70 1200 548864 98.7932 55.8431 992.841 1670.57 2818.22 2818.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1670 6.4e-05 512 170 192 286720 11.9358 6.70688 70.0617 209.056 297.921 298.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 920 3.2e-05 512 150 912 507904 31.5479 13.3251 167.922 417.797 630.805 630.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 410 6.4e-05 512 110 288 64512 33.694 6.59866 16.0086 204.337 260.881 261.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1280 0.000128 1024 430 1296 114048 14.1861 6.84214 212.339 208.943 442.466 442.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1080 0.001024 4096 90 624 17928 2.73251 49.0271 104.919 156.72 156.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1170 0.000256 4096 370 3168 58896 11.542 13.967 843.573 419.433 1288.59 1288.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 730 3.2e-05 2048 70 1200 551808 99.0418 56.1065 2027.89 1675.95 3859.15 3859.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1670 6.4e-05 512 170 192 290304 11.8615 6.73072 45.7003 209.675 274.124 274.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 920 3.2e-05 512 150 912 511488 31.2423 13.3515 359.718 417.664 822.194 822.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 18 48 300 0.000256 512 70 288 0 1.62243 0.005824 73.3773 75.0855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1310 6.4e-05 2048 500 1920 223488 57.3814 29.9971 1246.32 911.595 2245.54 2170.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1020 6.4e-05 4096 70 12288 294192 49.1719 60.0443 16738.3 1777.77 18625.5 18625.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 410 6.4e-05 512 110 288 55296 33.2034 6.5551 10.0197 198.244 248.273 248.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1280 0.000128 1024 430 1296 112896 14.07 6.81894 147.399 207.543 375.99 376.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1080 0.001024 4096 90 624 17856 2.74022 34.22 105.043 142.048 142.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1170 0.000256 4096 370 3168 58464 11.4717 13.9366 576.392 418.364 1020.24 1020.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 730 3.2e-05 2048 70 1200 550656 98.8672 56.1335 1399.67 1676.53 3231.36 3231.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1670 6.4e-05 512 170 192 288000 11.8472 6.71088 31.133 208.993 258.84 258.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 920 3.2e-05 512 150 912 506880 30.984 13.1994 247.805 414.735 706.939 707.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 48 300 0.000256 512 70 288 0 1.62502 0.005856 72.9767 74.6887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1310 6.4e-05 2048 500 1920 221184 57.4349 30.0236 852.275 909.563 1849.54 1774.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1020 6.4e-05 4096 70 12288 294048 49.0348 59.9836 11526.9 1775.32 13411.4 13411.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 410 6.4e-05 512 110 288 55296 34.5809 6.60419 8.65034 204.241 254.324 254.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1280 0.000128 1024 430 1296 114048 14.1994 6.84246 126.663 208.954 356.814 356.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1080 0.001024 4096 90 624 17712 2.7169 28.9612 104.553 136.272 136.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1170 0.000256 4096 370 3168 58320 11.5241 13.9658 488.63 418.263 932.457 932.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 730 3.2e-05 2048 70 1200 549504 98.7953 55.9329 1185.21 1668.88 3008.98 3009.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1670 6.4e-05 512 170 192 286848 11.934 6.71958 26.5091 208.797 254.117 254.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 920 3.2e-05 512 150 912 511488 31.258 13.3486 211.612 417.807 674.233 674.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 410 6.4e-05 512 110 288 36864 34.9549 6.5495 6.40518 200.053 248.207 248.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1280 0.000128 1024 430 1296 110592 13.9147 6.7777 123.322 206.413 350.588 350.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1080 0.001024 4096 90 624 17568 2.7095 29.2565 105.107 137.118 137.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1170 0.000256 4096 370 3168 58176 11.4676 13.9363 488.499 422.763 936.745 936.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 730 3.2e-05 2048 70 1200 548352 98.5708 55.851 1184.5 1685.15 3024.23 3024.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1670 6.4e-05 512 170 192 285696 11.7482 6.64416 26.348 209.963 254.859 254.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 920 3.2e-05 512 150 912 497664 30.7098 13.0376 204.735 412.091 660.79 660.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 48 300 0.000256 512 70 288 0 1.62598 0.004768 72.4275 74.1405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1310 6.4e-05 2048 500 1920 216576 57.4592 29.6242 709.011 909.25 1705.59 1631.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1020 6.4e-05 4096 70 12288 293760 49.0414 60.0535 9736.45 1796.79 11642.5 11642.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 410 6.4e-05 512 110 288 71680 33.3124 6.64371 17.3741 206.442 264.015 264.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1280 0.000128 1024 430 1296 113920 14.2831 6.84442 209.142 209.864 440.294 440.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1080 0.001024 4096 90 624 17920 2.73574 48.8256 104.943 156.544 156.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1170 0.000256 4096 370 3168 58880 11.4915 13.9512 835.272 418.875 1279.67 1279.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 730 3.2e-05 2048 70 1200 551680 98.9164 56.0954 2004.89 1677.02 3837.08 3837.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1670 6.4e-05 512 170 192 290560 11.8217 6.71824 44.5903 209.821 273.099 273.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 920 3.2e-05 512 150 912 512000 31.4296 13.3726 350.825 419.503 815.344 815.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 300 0.000256 512 70 288 5120 8.18877 1.68538 1.87318 75.7491 87.7082 87.8713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1310 6.4e-05 2048 500 1920 222720 57.4284 28.3218 1224.77 838.766 2149.47 2149.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1020 6.4e-05 4096 70 12288 294240 49.0532 59.9803 16561.2 1778.17 18448.5 18448.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 410 6.4e-05 512 110 288 61440 34.2214 6.63485 11.1827 206.498 258.782 258.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1280 0.000128 1024 430 1296 110080 14.1624 6.79814 146.267 206.527 373.912 374.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1080 0.001024 4096 90 624 17760 2.72134 35.6765 104.61 143.051 143.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1170 0.000256 4096 370 3168 58560 11.4562 13.9338 593.225 418.436 1037.13 1037.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 730 3.2e-05 2048 70 1200 550400 98.7621 56.0505 1432.64 1677.31 3264.93 3265.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1670 6.4e-05 512 170 192 289280 11.8722 6.71853 31.8361 209.856 260.441 260.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 920 3.2e-05 512 150 912 512000 31.3677 13.3511 252.638 419.558 717.125 717.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 48 300 0.000256 512 70 288 0 1.58106 0.004352 73.2966 74.9673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1310 6.4e-05 2048 500 1920 222720 57.3541 29.8731 877.181 913.286 1877.94 1803.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1020 6.4e-05 4096 70 12288 294080 48.9574 59.9617 11712 1776.53 13597.6 13598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 410 6.4e-05 512 110 288 61440 34.3034 6.63299 9.46493 206.531 257.178 257.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1280 0.000128 1024 430 1296 111360 14.094 6.8097 123.558 206.618 351.235 351.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1080 0.001024 4096 90 624 17760 2.72822 29.7735 105.028 137.575 137.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1170 0.000256 4096 370 3168 58560 11.4843 13.9498 490.496 418.824 934.828 934.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 730 3.2e-05 2048 70 1200 549120 98.6954 56.0419 1180.29 1670.4 3005.59 3005.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1670 6.4e-05 512 170 192 288000 11.8571 6.71693 26.447 209.029 254.202 254.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 920 3.2e-05 512 150 912 491520 31.8363 13.1461 203.596 413.289 662.083 662.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 48 300 0.000256 512 70 288 0 1.69091 0.004608 75.9078 77.6829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1310 6.4e-05 2048 500 1920 218880 57.8641 29.9948 711.231 911.526 1710.86 1633.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1020 6.4e-05 4096 70 12288 293760 49.0414 59.9807 9657 1775.59 11541.8 11541.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 410 6.4e-05 512 110 288 40960 33.6038 6.4497 6.66762 192.656 239.628 239.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1280 0.000128 1024 430 1296 107520 14.4202 6.79386 111.554 206.524 339.453 339.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1080 0.001024 4096 90 624 17600 2.71805 27.2579 104.484 134.503 134.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1170 0.000256 4096 370 3168 58240 11.4718 13.9194 452.728 417.133 895.324 895.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 730 3.2e-05 2048 70 1200 547840 99.2544 55.9746 1094.76 1675.84 2925.98 2926.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1670 6.4e-05 512 170 192 281600 11.8037 6.62118 24.094 206.307 248.981 249.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 920 3.2e-05 512 150 912 491520 31.8095 13.1297 188.245 412.254 645.652 645.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 410 6.4e-05 512 110 300 65536 34.3669 6.71949 22.3459 209.158 272.83 273.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1280 0.000128 1024 430 1300 116736 14.0059 6.83507 189.223 209.799 420.019 420.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1080 0.001024 4096 90 600 18016 2.72947 41.7362 104.884 149.393 149.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1170 0.000256 4096 370 3200 58752 11.4923 13.9466 745.58 419.473 1190.57 1190.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 730 3.2e-05 2048 70 1200 550912 98.8099 55.9635 1806.14 1676.89 3637.97 3638.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1670 6.4e-05 512 170 200 289280 11.8921 6.71744 71.3932 209.776 299.937 300.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 920 3.2e-05 512 150 900 522240 30.5803 13.356 314.904 419.385 778.445 778.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 300 0.000256 512 70 300 2048 8.52723 1.70394 0.921248 67.418 78.7783 78.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1310 6.4e-05 2048 500 1900 226816 56.7952 28.3129 1098.69 838.643 2022.6 2022.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1020 6.4e-05 4096 70 12250 294336 49.0151 59.9 14696.9 1775.27 16581.3 16581.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 410 6.4e-05 512 110 300 65536 34.4048 6.72371 21.7808 208.989 272.138 272.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1280 0.000128 1024 430 1300 115712 14.0191 6.83034 121.214 208.958 351.18 351.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1080 0.001024 4096 90 600 17984 2.73066 26.8636 104.895 134.532 134.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1170 0.000256 4096 370 3200 58624 11.4775 13.9304 473.12 418.562 917.163 917.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 730 3.2e-05 2048 70 1200 550912 99.3361 56.0067 2774.29 1675.39 4605.19 4605.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1670 6.4e-05 512 170 200 288768 11.9466 6.71539 73.0922 209.597 301.516 301.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 920 3.2e-05 512 150 900 520192 30.591 13.329 203.359 417.623 665.12 665.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 410 6.4e-05 512 110 300 61440 34.2479 6.63312 20.489 206.244 267.862 268.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1280 0.000128 1024 430 1300 115200 13.9807 6.82189 99.4861 208.291 328.737 328.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1080 0.001024 4096 90 600 17952 2.72179 21.8487 104.887 129.501 129.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1170 0.000256 4096 370 3200 58560 11.4703 13.9363 388.228 418.692 832.4 832.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 730 3.2e-05 2048 70 1200 549888 99.2632 55.8926 3097.94 1672.57 4925.83 4925.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1670 6.4e-05 512 170 200 288768 11.9074 6.71949 72.6717 209.252 300.714 300.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 920 3.2e-05 512 150 900 516096 30.5595 13.2818 166.713 416.23 627 627.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 410 6.4e-05 512 110 300 66560 34.493 6.74781 13.294 209.652 264.431 264.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1280 0.000128 1024 430 1300 116480 14.0862 6.83901 176.691 209.607 407.381 407.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1080 0.001024 4096 90 600 18000 2.7279 38.7871 104.823 146.382 146.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1170 0.000256 4096 370 3200 58800 11.5573 13.9758 693.633 419.184 1138.43 1138.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 730 3.2e-05 2048 70 1200 551040 99.1649 56.1612 1667.05 1675.33 3497.86 3497.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1670 6.4e-05 512 170 200 289280 11.9766 6.73178 63.9575 209.74 292.564 292.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 920 3.2e-05 512 150 900 522240 30.6845 13.3878 296.032 418.996 759.309 759.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 10 50 300 0.000256 512 70 300 0 1.68803 0.0048 76.1316 77.9034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1310 6.4e-05 2048 500 1900 226560 57.1186 30.0815 1020.43 913.938 2021.81 1944.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1020 6.4e-05 4096 70 12250 294240 49.2848 60.0491 13576 1791.3 15476.8 15476.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 410 6.4e-05 512 110 300 61440 34.2553 6.63811 8.34902 206.281 255.766 255.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1280 0.000128 1024 430 1300 116480 14.0303 6.83827 114.617 209.915 345.556 345.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1080 0.001024 4096 90 600 17920 2.71562 25.0321 104.651 132.44 132.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1170 0.000256 4096 370 3200 58560 11.4926 13.9551 443.981 418.541 888.045 888.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 730 3.2e-05 2048 70 1200 550400 98.8633 56.1026 1071.31 1675.7 2902.14 2902.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1670 6.4e-05 512 170 200 289280 11.9498 6.7209 65.4743 209.642 293.944 294.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 920 3.2e-05 512 150 900 522240 30.6379 13.3738 190.611 419.205 654.04 654.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 10 50 300 0.000256 512 70 300 0 1.68694 0.004672 74.6764 76.4454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1310 6.4e-05 2048 500 1900 226560 56.9614 30.0868 655.808 912.728 1655.82 1579.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1020 6.4e-05 4096 70 12250 294080 49.0865 60.0334 8715.69 1774.41 10599.4 10599.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 410 6.4e-05 512 110 300 61440 34.3467 6.6497 18.4636 206.428 266.136 266.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1280 0.000128 1024 430 1300 115200 14.0813 6.84621 95.0784 209.011 325.171 325.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1080 0.001024 4096 90 600 17880 2.71485 21.1535 104.692 128.602 128.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1170 0.000256 4096 370 3200 58560 11.5507 13.9781 371.204 419.419 816.223 816.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 730 3.2e-05 2048 70 1200 549120 99.2709 56.0341 896.919 1675.04 2727.42 2727.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1670 6.4e-05 512 170 200 288000 11.9525 6.71574 64.4255 208.927 292.177 292.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 920 3.2e-05 512 150 900 514560 31.0123 13.3556 158.802 418.328 621.709 621.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 10 50 300 0.000256 512 70 300 0 1.68918 0.004768 76.9493 78.7224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1310 6.4e-05 2048 500 1900 224640 57.1102 30.0308 545.251 912.158 1544.78 1466.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1020 6.4e-05 4096 70 12250 294000 49.2529 60.094 7292.25 1775.3 9177.06 9177.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 410 6.4e-05 512 110 300 61440 34.2465 7.21942 18.35 206.498 266.557 266.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1280 0.000128 1024 430 1300 112640 13.9595 6.8096 80.0707 206.531 307.529 307.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1080 0.001024 4096 90 600 17760 2.70838 18.0675 104.278 125.095 125.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1170 0.000256 4096 370 3200 58240 11.4688 13.9281 317.337 418.445 761.248 761.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 730 3.2e-05 2048 70 1200 550400 99.5421 55.9923 2278.66 1677.28 4111.64 4111.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1670 6.4e-05 512 170 200 289280 11.9212 6.71539 64.9751 211.531 295.298 295.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 920 3.2e-05 512 150 900 522240 30.5988 13.3541 138.304 419.472 601.94 602.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 410 6.4e-05 512 110 300 61440 34.2543 6.64576 16.5392 206.426 264.114 264.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1280 0.000128 1024 430 1300 115968 14.0604 6.84032 243.718 209.466 474.245 474.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1080 0.001024 4096 90 600 18000 2.72989 52.9708 104.883 160.626 160.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1170 0.000256 4096 370 3200 58752 11.5036 13.9551 940.664 419.391 1385.59 1385.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 730 3.2e-05 2048 70 1200 550656 98.8851 56.0404 2274.61 1676.23 4105.94 4106.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1670 6.4e-05 512 170 200 288768 11.8798 6.72378 91.9544 209.442 320.152 320.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 920 3.2e-05 512 150 900 519168 30.7483 13.3588 395.252 418.797 858.374 858.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 12 50 300 0.000256 512 70 300 0 1.68534 0.005632 66.5921 68.3626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1310 6.4e-05 2048 500 1900 225792 56.9824 30.0397 1389.43 903.894 2380.58 2312.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1020 6.4e-05 4096 70 12250 294240 49.0619 59.9817 18359.2 1775.28 20243.7 20243.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 410 6.4e-05 512 110 300 61440 34.2323 6.63552 10.8456 206.415 258.371 258.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1280 0.000128 1024 430 1300 115200 13.9866 6.82774 150.607 208.463 380.046 380.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1080 0.001024 4096 90 600 17952 2.73203 32.64 104.968 140.383 140.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1170 0.000256 4096 370 3200 58560 11.4722 13.9338 585.931 419.041 1030.45 1030.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 730 3.2e-05 2048 70 1200 549888 98.7164 55.9679 1408.99 1673.94 3237.78 3237.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1670 6.4e-05 512 170 200 288768 11.8664 6.71949 87.5182 209.43 315.695 315.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 920 3.2e-05 512 150 900 516096 30.5448 13.2755 251.144 416.584 711.759 711.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 410 6.4e-05 512 110 300 36864 34.9706 6.55302 5.74605 198.221 245.738 245.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1280 0.000128 1024 430 1300 112896 14.0694 6.82189 120.335 207.516 348.899 349.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1080 0.001024 4096 90 600 17856 2.71802 26.5595 104.698 134.019 134.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1170 0.000256 4096 370 3200 58464 11.4866 13.9396 478.451 418.407 922.357 922.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 730 3.2e-05 2048 70 1200 550656 98.9008 56.1167 1156.92 1676.34 2988.44 2988.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1670 6.4e-05 512 170 200 288000 11.8669 6.70515 91.0995 208.971 318.797 318.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 920 3.2e-05 512 150 900 506880 30.9925 13.2076 202.006 414.59 661.01 661.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 410 6.4e-05 512 110 300 49152 33.8253 6.56253 6.56291 198.256 245.462 245.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1280 0.000128 1024 430 1300 113664 13.9016 6.79955 103.742 206.55 331.154 331.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1080 0.001024 4096 90 600 17856 2.72384 23.174 104.956 130.897 130.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1170 0.000256 4096 370 3200 57984 11.469 13.9121 404.874 417.536 847.864 847.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 730 3.2e-05 2048 70 1200 549888 98.817 56.1675 985.384 1674.38 2814.92 2815.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1670 6.4e-05 512 170 200 285696 11.8825 6.69082 88.2234 208.485 315.447 315.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 920 3.2e-05 512 150 900 503808 30.9444 13.1258 172.332 412.561 629.18 629.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 410 6.4e-05 512 110 300 57344 34.915 6.66202 14.5971 206.957 263.379 263.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1280 0.000128 1024 430 1300 116480 14.0569 6.84371 225.253 209.321 455.633 455.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1080 0.001024 4096 90 600 17976 2.72557 47.9649 104.714 155.446 155.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1170 0.000256 4096 370 3200 58688 11.5452 13.9715 861.006 419.184 1305.78 1305.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 730 3.2e-05 2048 70 1200 550144 99.1611 56.0797 2100.13 1675.27 3930.81 3930.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1670 6.4e-05 512 170 200 288512 11.9244 6.72912 47.5198 209.284 275.616 275.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 920 3.2e-05 512 150 900 519680 30.7584 13.3814 364.775 426.058 835.187 835.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 14 50 300 0.000256 512 70 300 0 1.65411 0.004384 73.8678 75.6073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1310 6.4e-05 2048 500 1900 225792 57.1777 30.0355 1278.73 910.479 2276.68 2201.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1020 6.4e-05 4096 70 12250 294224 49.2481 60.0727 16863.1 1773.91 18746.5 18746.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 410 6.4e-05 512 110 300 43008 35.1827 6.58432 7.68755 202.292 251.989 252.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1280 0.000128 1024 430 1300 116480 14.0028 6.83965 143.266 209.513 373.781 373.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1080 0.001024 4096 90 600 17920 2.72579 31.1073 104.874 138.749 138.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1170 0.000256 4096 370 3200 58464 11.4999 13.9534 547.631 419.112 992.27 992.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 730 3.2e-05 2048 70 1200 548352 99.1171 56.0106 1328.57 1673.94 3157.8 3157.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1670 6.4e-05 512 170 200 288512 11.8807 6.71853 31.9012 210.129 260.782 260.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 920 3.2e-05 512 150 900 516096 31.0301 13.3732 240.58 418.771 703.975 704.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 410 6.4e-05 512 110 300 43008 35.2483 6.58624 6.41818 202.359 250.849 251.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1280 0.000128 1024 430 1300 115584 14.1128 6.84374 116.325 209.612 347.046 347.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1080 0.001024 4096 90 600 17808 2.7177 25.0621 104.565 132.389 132.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1170 0.000256 4096 370 3200 58464 11.542 13.9756 450.963 419.467 896.021 896.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 730 3.2e-05 2048 70 1200 548352 99.2733 56.1357 1090.64 1674.31 2920.52 2920.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1670 6.4e-05 512 170 200 287616 11.9606 6.73021 82.8344 209.499 311.176 311.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 920 3.2e-05 512 150 900 516096 31.0817 13.3734 194.84 419.319 658.829 658.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 50 300 0.000256 512 70 300 0 1.65683 0.004928 73.6278 75.3702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1310 6.4e-05 2048 500 1900 225792 57.1291 30.041 662.421 911.184 1661.02 1585.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1020 6.4e-05 4096 70 12250 294000 49.268 60.0591 8793.88 1777.33 10680.7 10680.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 410 6.4e-05 512 110 300 28672 34.6361 6.45072 4.34128 192.797 238.47 238.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1280 0.000128 1024 430 1300 114688 13.8904 6.81453 103.93 207.311 332.107 332.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1080 0.001024 4096 90 600 17696 2.70659 22.4071 104.245 129.399 129.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1170 0.000256 4096 370 3200 57792 11.4548 13.9078 402.637 417.415 845.492 845.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 730 3.2e-05 2048 70 1200 548352 99.0089 56.0017 985.456 1674.65 2815.29 2815.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1670 6.4e-05 512 170 200 286720 11.9756 6.71699 79.1769 209.556 307.584 307.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 920 3.2e-05 512 150 900 501760 31.2745 13.163 170.469 414.01 629.134 629.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 410 6.4e-05 512 110 300 65536 34.415 6.72154 16.6099 208.943 266.932 267.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1280 0.000128 1024 430 1300 115712 14.0209 6.82598 219.826 208.912 449.746 449.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1080 0.001024 4096 90 600 17984 2.73142 47.8024 104.764 155.34 155.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1170 0.000256 4096 370 3200 58624 11.483 13.9296 853.918 418.482 1297.88 1297.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 730 3.2e-05 2048 70 1200 550912 98.8321 56.0727 2069.43 1675.3 3899.8 3899.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1670 6.4e-05 512 170 200 288768 11.8918 6.71539 47.9174 209.559 276.238 276.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 920 3.2e-05 512 150 900 520192 30.6217 13.3245 366.703 417.639 828.508 828.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 410 6.4e-05 512 110 300 65536 34.4298 6.72154 11.1352 208.998 261.534 261.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1280 0.000128 1024 430 1300 114688 14.1057 6.82774 140.715 209.009 370.816 370.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1080 0.001024 4096 90 600 17920 2.72144 31.2052 104.882 138.85 138.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1170 0.000256 4096 370 3200 58368 11.479 13.935 549.992 418.151 993.63 993.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 730 3.2e-05 2048 70 1200 550912 98.7177 56.0196 1342.5 1675.28 3172.68 3172.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1670 6.4e-05 512 170 200 286720 11.9025 6.7039 31.0931 208.919 258.778 258.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 920 3.2e-05 512 150 900 516096 30.8899 13.3274 233.306 417.714 695.455 695.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 410 6.4e-05 512 110 300 49152 33.7902 6.5561 7.4697 198.091 246.155 246.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1280 0.000128 1024 430 1300 113664 13.8758 6.79936 118.346 206.383 345.565 345.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1080 0.001024 4096 90 600 17856 2.71738 26.4633 104.866 134.088 134.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1170 0.000256 4096 370 3200 57984 11.4499 13.9236 464.515 417.188 907.15 907.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 730 3.2e-05 2048 70 1200 549888 98.7927 55.915 1141.56 1672.99 2969.42 2969.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1670 6.4e-05 512 170 200 285696 11.8751 6.69242 26.2081 208.305 253.24 253.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 920 3.2e-05 512 150 900 503808 30.9283 13.1281 194.032 412.223 650.526 650.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 410 6.4e-05 512 110 300 32768 35.3309 6.55005 4.96886 198.13 245.221 245.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1280 0.000128 1024 430 1300 114688 14.1197 6.83008 104.607 209.208 334.921 335.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1080 0.001024 4096 90 600 17664 2.70102 23.8821 104.18 130.805 130.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1170 0.000256 4096 370 3200 58368 11.488 13.9414 414.613 418.901 859.017 859.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 730 3.2e-05 2048 70 1200 548864 98.7707 55.8762 1012.3 1670.38 2837.5 2837.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1670 6.4e-05 512 170 200 286720 11.9422 6.7105 71.9671 209.035 299.815 299.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 920 3.2e-05 512 150 900 507904 31.5187 13.3304 170.477 417.752 633.302 633.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 410 6.4e-05 512 110 300 55296 34.5308 6.59782 14.4683 204.355 260.195 260.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1280 0.000128 1024 430 1300 115200 14.1007 6.84582 223.351 208.963 453.415 453.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1080 0.001024 4096 90 600 17928 2.72358 48.891 104.615 156.272 156.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1170 0.000256 4096 370 3200 58752 11.5487 13.9735 884.887 419.478 1329.96 1330.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 730 3.2e-05 2048 70 1200 550656 99.1371 56.2448 2109.49 1676.32 3941.37 3941.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1670 6.4e-05 512 170 200 289152 11.9054 6.72461 48.4426 209.685 276.914 277.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 920 3.2e-05 512 150 900 516096 30.8946 13.3482 371.703 417.742 833.901 834.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 410 6.4e-05 512 110 300 36864 34.9561 6.56438 7.28266 198.243 247.297 247.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1280 0.000128 1024 430 1300 112896 14.0552 6.82253 155.49 207.539 384.07 384.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1080 0.001024 4096 90 600 17856 2.71872 34.9141 104.719 142.395 142.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1170 0.000256 4096 370 3200 58464 11.4727 13.9428 623.861 418.355 1067.71 1067.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 730 3.2e-05 2048 70 1200 550656 98.8536 56.0624 1499.48 1676.48 3331.03 3331.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1670 6.4e-05 512 170 200 288000 11.8605 6.71062 34.5958 208.994 262.318 262.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 920 3.2e-05 512 150 900 506880 30.9694 13.1994 259.101 414.805 718.289 718.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 410 6.4e-05 512 110 300 55296 34.5731 6.59866 9.02058 204.284 254.724 254.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1280 0.000128 1024 430 1300 114048 14.1978 6.89094 130.173 208.987 360.41 360.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1080 0.001024 4096 90 600 17712 2.71338 29.2991 104.244 136.299 136.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1170 0.000256 4096 370 3200 58320 11.5179 13.9675 511.976 418.344 955.879 955.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 730 3.2e-05 2048 70 1200 546048 99.2978 56.2632 1225.12 1668.91 3049.75 3049.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1670 6.4e-05 512 170 200 286848 11.9249 6.71744 28.674 208.839 256.313 256.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 920 3.2e-05 512 150 900 511488 31.2286 13.355 217.759 417.562 680.12 680.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 410 6.4e-05 512 110 300 36864 34.922 6.55178 6.32189 198.318 246.357 246.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1280 0.000128 1024 430 1300 110592 13.9114 6.77155 121.072 204.62 346.531 346.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1080 0.001024 4096 90 600 17568 2.69331 27.1673 103.922 133.826 133.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1170 0.000256 4096 370 3200 58176 11.4618 13.9514 485.383 419.08 929.951 930.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 730 3.2e-05 2048 70 1200 548352 98.5514 55.9944 1168.28 1670.51 2993.5 2993.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1670 6.4e-05 512 170 200 285696 11.7412 6.64534 27.024 207.517 253.084 253.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 920 3.2e-05 512 150 900 497664 30.6857 13.0314 199.743 408.504 652.175 652.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 18 50 410 6.4e-05 512 110 300 0 6.07197 0.015104 185.893 192.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1280 0.000128 1024 430 1300 115200 14.1372 12.9197 115.923 395.218 538.438 346.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1080 0.001024 4096 90 600 17640 2.7097 25.4853 104.598 132.837 132.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1170 0.000256 4096 370 3200 58320 11.5461 13.9709 444.168 419.42 889.174 889.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 730 3.2e-05 2048 70 1200 547200 99.18 56.0475 1069.47 1670.5 2895.35 2895.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1670 6.4e-05 512 170 200 288000 11.917 6.724 70.8601 209.086 298.751 298.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 920 3.2e-05 512 150 900 506880 31.5924 13.3543 188.273 417.781 651.213 651.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 410 6.4e-05 512 110 300 61440 34.2754 6.63978 15.4804 206.253 262.895 263.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1280 0.000128 1024 430 1300 116480 14.0522 6.83859 219.408 209.658 450.114 450.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1080 0.001024 4096 90 600 17920 2.72013 47.8188 104.522 155.105 155.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1170 0.000256 4096 370 3200 58560 11.4934 13.9468 854.192 418.474 1298.18 1298.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 730 3.2e-05 2048 70 1200 550400 98.918 56.281 2056.22 1675.57 3887.15 3887.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1670 6.4e-05 512 170 200 289280 11.9117 6.72147 47.4427 209.612 275.844 275.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 920 3.2e-05 512 150 900 522240 30.6267 13.3734 369.354 419.006 832.572 832.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 20 50 300 0.000256 512 70 300 0 1.68755 0.004096 76.0609 77.8327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1310 6.4e-05 2048 500 1900 226560 56.9524 30.1275 1257.31 913.968 2258.6 2180.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1020 6.4e-05 4096 70 12250 294080 49.1006 60.0415 16675.9 1777.18 18562.4 18562.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 410 6.4e-05 512 110 300 61440 34.241 6.6313 11.0765 206.332 258.528 258.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1280 0.000128 1024 430 1300 112640 13.9532 6.80451 146.937 206.371 374.224 374.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1080 0.001024 4096 90 600 17760 2.71254 32.9246 104.223 139.903 139.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1170 0.000256 4096 370 3200 58240 11.4586 13.9294 582.325 418.112 1025.9 1025.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 730 3.2e-05 2048 70 1200 550400 98.7463 55.9901 1407.04 1676.01 3237.95 3238.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1670 6.4e-05 512 170 200 289280 11.8918 6.71306 32.4314 209.7 260.89 261.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 920 3.2e-05 512 150 900 522240 30.5842 13.3509 251.576 419.137 714.863 715.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 410 6.4e-05 512 110 300 61440 34.2995 6.64134 9.68269 206.363 257.228 257.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1280 0.000128 1024 430 1300 111360 14.1099 6.80605 123.601 206.443 351.118 351.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1080 0.001024 4096 90 600 17760 2.71715 28.8092 104.631 136.2 136.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1170 0.000256 4096 370 3200 58080 11.4892 13.9513 495.773 418.481 939.77 939.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 730 3.2e-05 2048 70 1200 545280 99.2196 56.0171 1185.93 1669.01 3010.35 3010.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1670 6.4e-05 512 170 200 288000 11.8517 6.71315 27.7439 208.855 255.321 255.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 920 3.2e-05 512 150 900 506880 30.6789 13.1441 209.845 413.908 667.785 667.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 50 300 0.000256 512 70 300 0 1.6896 0.005568 75.3218 77.0957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1310 6.4e-05 2048 500 1900 222720 57.178 30.1348 721.449 910.346 1719.34 1642.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1020 6.4e-05 4096 70 12250 293760 49.1179 60.0115 9856.09 1774.2 11739.6 11739.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 410 6.4e-05 512 110 300 40960 33.5929 6.45382 6.62528 192.684 239.594 239.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1280 0.000128 1024 430 1300 112640 13.9859 6.80234 116.253 206.549 343.749 343.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1080 0.001024 4096 90 600 17600 2.71027 25.8949 104.183 132.832 132.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1170 0.000256 4096 370 3200 57600 11.4504 13.914 455.479 417.191 898.108 898.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 730 3.2e-05 2048 70 1200 547840 99.2614 55.9799 1105.06 1676.07 2936.54 2936.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1670 6.4e-05 512 170 200 281600 11.8057 6.62118 25.1328 206.335 250.048 250.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 920 3.2e-05 512 150 900 512000 30.33 13.1229 195.933 412.385 651.985 652.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 410 6.4e-05 512 110 300 51200 35.383 6.64877 7.83971 206.61 256.728 256.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1280 0.000128 1024 430 1300 108800 14.3266 6.80755 106.892 206.81 334.99 335.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1080 0.001024 4096 90 600 17600 2.7177 24.9487 104.683 132.392 132.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1170 0.000256 4096 370 3200 57600 11.479 13.9531 437.675 418.775 881.96 882.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 730 3.2e-05 2048 70 1200 544000 99.0408 55.9493 1050.65 1667.2 2873.01 2873.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1670 6.4e-05 512 170 200 281600 11.8135 6.62858 24.3763 206.542 249.518 249.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 920 3.2e-05 512 150 900 512000 30.3083 13.1441 186.252 412.655 642.58 642.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 20 50 300 0.000256 512 70 300 0 1.69338 0.004768 74.09 75.8695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1310 6.4e-05 2048 500 1900 217600 56.9672 29.6757 626.264 899.726 1612.88 1537.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1020 6.4e-05 4096 70 12250 293600 49.0904 60.1072 8647.75 1777.93 10535 10535.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 410 6.4e-05 512 110 300 90112 32.174 6.7287 26.7516 208.931 274.832 275.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1280 0.000128 1024 430 1320 114688 14.16 6.83562 174.803 209.564 405.523 405.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1080 0.001024 4096 90 600 18016 2.73203 38.1952 104.768 145.74 145.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1170 0.000256 4096 370 3180 59072 11.4952 13.9428 684.551 419.011 1129.08 1129.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 730 3.2e-05 2048 70 1200 550400 98.7678 56.0722 1669.78 1675.02 3499.82 3499.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1670 6.4e-05 512 170 180 285696 12.0077 6.71302 61.685 209.545 290.104 290.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 920 3.2e-05 512 150 900 514048 31.2308 13.3541 290.998 418.93 754.732 754.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 410 6.4e-05 512 110 300 90112 32.2238 6.72192 25.8438 209.139 274.181 274.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1280 0.000128 1024 430 1320 113664 14.1927 6.8288 114.168 209.111 344.459 344.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1080 0.001024 4096 90 600 17984 2.72611 25.4567 104.962 133.19 133.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1170 0.000256 4096 370 3180 58880 11.4693 13.9364 445.417 418.876 889.773 889.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 730 3.2e-05 2048 70 1200 549888 98.9746 56.1013 1092.91 1676.61 2924.76 2924.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1670 6.4e-05 512 170 180 285696 12.0641 6.7159 63.3573 210.315 292.61 292.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 920 3.2e-05 512 150 900 512000 31.2535 13.3245 189.299 418.12 652.218 652.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 410 6.4e-05 512 110 300 86016 31.975 6.62736 24.5543 206.46 269.863 270.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1280 0.000128 1024 430 1320 113664 14.09 6.82653 93.2556 208.503 322.836 322.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1080 0.001024 4096 90 600 17952 2.7136 20.39 104.972 128.118 128.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1170 0.000256 4096 370 3180 58944 11.475 13.9428 361.878 419.127 806.495 806.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 730 3.2e-05 2048 70 1200 548352 99.7718 56.0095 2884.33 1674.9 4715.18 4715.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1670 6.4e-05 512 170 180 284160 12.0842 6.71267 63.3209 209.474 291.755 291.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 920 3.2e-05 512 150 900 509952 31.0529 13.2813 157.228 416.792 618.568 618.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 410 6.4e-05 512 110 300 81920 32.8631 6.72147 23.1511 209.056 272.034 272.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1280 0.000128 1024 430 1320 112640 14.311 6.84237 80.0412 209.071 310.427 310.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1080 0.001024 4096 90 600 17920 2.71722 17.8524 104.894 125.507 125.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1170 0.000256 4096 370 3180 58624 11.479 13.9383 312.282 418.432 756.207 756.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 730 3.2e-05 2048 70 1200 548864 99.8693 56.1296 2864.2 1675.81 4696.18 4696.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1670 6.4e-05 512 170 180 284672 12.0322 6.70499 63.3645 208.988 291.249 291.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 920 3.2e-05 512 150 900 507904 31.5618 13.329 134.537 417.867 597.505 597.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 410 6.4e-05 512 110 300 92160 32.1592 6.74611 24.1957 209.851 273.195 273.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1280 0.000128 1024 430 1320 114560 14.2499 6.84406 244.759 209.802 475.808 475.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1080 0.001024 4096 90 600 18000 2.72288 52.5452 104.838 160.15 160.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1170 0.000256 4096 370 3180 59040 11.5458 13.9737 932.418 419.729 1377.74 1377.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 730 3.2e-05 2048 70 1200 550400 99.0262 56.2258 2273.18 1676.89 4105.49 4105.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1670 6.4e-05 512 170 180 285440 12.0623 6.72742 91.8827 209.775 320.605 320.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 920 3.2e-05 512 150 900 512000 31.4111 13.3898 389.34 419.483 853.838 853.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 10 60 300 0.000256 512 70 300 0 1.68755 0.006144 71.9756 73.7489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1310 6.4e-05 2048 500 1920 226560 57.0631 30.1036 1401.46 910.725 2399.6 2325.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1020 6.4e-05 4096 70 12300 294240 49.1804 60.0417 18382.1 1775.43 20266.9 20267.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 410 6.4e-05 512 110 300 81920 32.4179 6.64093 14.2316 206.4 259.938 260.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1280 0.000128 1024 430 1320 113920 14.2892 6.85107 151.22 209.818 382.329 382.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1080 0.001024 4096 90 600 17920 2.72966 32.654 104.702 140.128 140.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1170 0.000256 4096 370 3180 58880 11.4899 13.9491 583.963 418.987 1028.46 1028.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 730 3.2e-05 2048 70 1200 550400 98.8951 56.0388 1412.86 1676.67 3244.62 3244.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1670 6.4e-05 512 170 180 285440 12.0351 6.72122 92.0501 209.763 320.727 320.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 920 3.2e-05 512 150 900 512000 31.4052 13.3793 251.186 419.32 715.506 715.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 10 60 300 0.000256 512 70 300 0 1.68557 0.006144 76.1003 77.8765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1310 6.4e-05 2048 500 1920 226560 56.9702 29.9889 870.458 914.615 1872.27 1794.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1020 6.4e-05 4096 70 12300 294080 49.0563 59.9906 11437.3 1775.39 13321.9 13322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 410 6.4e-05 512 110 300 76800 32.8435 6.63901 11.1763 206.425 257.325 257.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1280 0.000128 1024 430 1320 113280 14.2569 6.84032 123.087 209.007 353.344 353.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1080 0.001024 4096 90 600 17880 2.71229 26.586 104.679 134.021 134.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1170 0.000256 4096 370 3180 58800 11.5468 13.9758 477.414 419.427 922.439 922.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 730 3.2e-05 2048 70 1200 549120 99.3078 56.0863 1156.87 1675.71 2988.13 2988.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1670 6.4e-05 512 170 180 284160 12.0243 6.71949 88.6297 208.928 316.459 316.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 920 3.2e-05 512 150 900 506880 31.5728 13.3458 204.467 417.62 667.218 667.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 10 60 300 0.000256 512 70 300 0 1.68634 0.00528 75.8939 77.6669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1310 6.4e-05 2048 500 1920 224640 57.168 30.006 708.634 911.362 1707.41 1629.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1020 6.4e-05 4096 70 12300 294000 49.2203 60.0911 9367.59 1775.39 11252.4 11252.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 410 6.4e-05 512 110 300 81920 32.3773 6.62906 32.0153 206.497 277.767 277.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1280 0.000128 1024 430 1320 110080 14.1797 6.79728 101.704 206.529 329.368 329.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1080 0.001024 4096 90 600 17760 2.70326 23.0772 104.271 130.092 130.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1170 0.000256 4096 370 3180 58560 11.4605 13.9346 404.403 418.437 848.31 848.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 730 3.2e-05 2048 70 1200 550400 98.7133 55.9752 984.053 1677.23 2816.13 2816.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1670 6.4e-05 512 170 180 284160 12.0728 6.71405 87.8028 209.857 316.602 316.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 920 3.2e-05 512 150 900 512000 31.3764 13.3492 176.624 419.463 641.023 641.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 410 6.4e-05 512 110 300 86016 32.0028 6.64518 20.9517 206.424 266.277 266.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1280 0.000128 1024 430 1320 114432 14.1683 6.84442 225.695 209.481 456.352 456.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1080 0.001024 4096 90 600 18000 2.73094 48.7964 104.881 156.455 156.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1170 0.000256 4096 370 3180 59040 11.5036 13.953 860.206 419.389 1305.13 1305.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 730 3.2e-05 2048 70 1200 549888 99.0115 56.021 2093.56 1676.25 3925.01 3925.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1670 6.4e-05 512 170 180 284928 12.0339 6.71936 78.7528 209.449 307.116 307.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 920 3.2e-05 512 150 900 513024 31.2777 13.3609 360.41 418.813 824.076 824.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 12 60 300 0.000256 512 70 300 0 1.68493 0.004864 75.028 76.7962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1310 6.4e-05 2048 500 1920 225792 56.9842 30.0155 1287.92 912.358 2287.53 2210.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1020 6.4e-05 4096 70 12300 294240 49.072 59.9621 16967.4 1775.3 18851.9 18852.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 410 6.4e-05 512 110 300 86016 31.9911 6.63389 14.1705 206.225 259.269 259.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1280 0.000128 1024 430 1320 113664 14.0892 6.82461 140.995 208.27 370.339 370.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1080 0.001024 4096 90 600 17952 2.73338 30.7753 104.88 138.433 138.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1170 0.000256 4096 370 3180 58944 11.478 13.9428 540.737 418.659 984.892 984.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 730 3.2e-05 2048 70 1200 548352 98.9427 55.9215 1309.48 1672.43 3136.95 3137.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1670 6.4e-05 512 170 180 284160 12.0613 6.71792 75.5602 209.917 304.414 304.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 920 3.2e-05 512 150 900 509952 31.0584 13.2772 238.791 416.307 699.657 699.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 410 6.4e-05 512 110 300 73728 31.602 6.55498 10.1318 198.222 246.756 246.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1280 0.000128 1024 430 1320 112896 14.0731 6.82003 114.735 207.518 343.303 343.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1080 0.001024 4096 90 600 17856 2.72032 25.5063 104.701 132.971 133.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1170 0.000256 4096 370 3180 58752 11.4906 13.9346 443.665 418.306 887.47 887.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 730 3.2e-05 2048 70 1200 548352 99.1853 56.1092 1073.3 1676.49 2905.24 2905.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1670 6.4e-05 512 170 180 283392 12.0332 6.70925 77.0435 208.965 304.91 305.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 920 3.2e-05 512 150 900 506880 30.9715 13.1996 191.153 414.588 650.125 650.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 410 6.4e-05 512 110 300 73728 31.5671 6.54541 9.45069 198.086 245.9 246.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1280 0.000128 1024 430 1320 110592 14.1635 6.79722 100.935 206.378 328.434 328.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1080 0.001024 4096 90 600 17856 2.7177 22.6156 104.866 130.241 130.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1170 0.000256 4096 370 3180 58368 11.4647 13.9179 397.31 417.178 839.946 840.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 730 3.2e-05 2048 70 1200 546816 99.2476 56.0073 969.552 1673.17 2798.15 2798.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1670 6.4e-05 512 170 180 282624 12.0151 6.6857 74.1016 208.304 301.263 301.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 920 3.2e-05 512 150 900 503808 30.9404 13.1307 170.072 412.22 626.572 626.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 410 6.4e-05 512 110 300 61440 34.3016 6.63728 6.94976 206.554 254.688 254.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1280 0.000128 1024 430 1320 111360 14.096 6.8055 88.0089 206.631 315.7 315.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1080 0.001024 4096 90 600 17760 2.70803 18.9921 104.682 126.425 126.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1170 0.000256 4096 370 3180 58560 11.4975 13.9592 346.476 418.869 790.877 790.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 730 3.2e-05 2048 70 1200 545280 99.2061 55.889 840.021 1671.08 2666.36 2666.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1670 6.4e-05 512 170 180 284160 11.9988 6.71571 79.043 209.051 306.969 307.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 920 3.2e-05 512 150 900 491520 31.8233 13.1408 145.978 412.642 603.802 603.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 12 60 300 0.000256 512 70 300 0 1.69002 0.00432 74.3199 76.0947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1310 6.4e-05 2048 500 1920 222720 57.1838 30.0632 514.194 910.071 1511.76 1435.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1020 6.4e-05 4096 70 12300 293760 49.0312 59.9798 6840.35 1775.74 8725.27 8725.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 410 6.4e-05 512 110 300 86016 32.2148 6.66195 20.7085 206.914 266.745 266.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1280 0.000128 1024 430 1320 114688 14.1897 6.84483 214.576 209.273 445.044 445.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1080 0.001024 4096 90 600 17976 2.72858 46.7784 104.69 154.24 154.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1170 0.000256 4096 370 3180 59024 11.5356 13.982 823.698 419.095 1268.39 1268.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 730 3.2e-05 2048 70 1200 550144 99.2175 56.1673 1999.79 1674.91 3830.25 3830.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1670 6.4e-05 512 170 180 284928 12.0641 6.72461 45.0776 209.239 273.265 273.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 920 3.2e-05 512 150 900 512512 31.3508 13.3734 353.872 418.403 817.217 817.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 410 6.4e-05 512 110 300 71680 32.5121 6.58278 11.4517 202.15 252.946 253.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1280 0.000128 1024 430 1320 114688 14.153 6.83872 136.808 209.532 367.487 367.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1080 0.001024 4096 90 600 17920 2.72365 29.6881 104.81 137.267 137.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1170 0.000256 4096 370 3180 58912 11.4975 13.9553 521.611 418.814 965.953 966.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 730 3.2e-05 2048 70 1200 548352 99.1203 56.0162 1265.89 1672.76 3093.95 3094.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1670 6.4e-05 512 170 180 284928 12.0105 6.71555 29.5314 209.289 257.705 257.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 920 3.2e-05 512 150 900 508928 31.5527 13.3678 224.249 418.669 688.052 688.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 410 6.4e-05 512 110 300 64512 33.1814 6.59248 9.2679 202.143 251.427 251.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1280 0.000128 1024 430 1320 112896 14.384 6.84467 112.748 209.395 343.533 343.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1080 0.001024 4096 90 600 17808 2.7071 24.5596 104.453 131.763 131.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1170 0.000256 4096 370 3180 58800 11.5489 13.9735 437.921 419.232 882.75 882.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 730 3.2e-05 2048 70 1200 548352 99.3263 56.2247 1068.77 1672.55 2897.03 2897.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1670 6.4e-05 512 170 180 284928 12.0882 6.72906 72.0831 209.275 300.334 300.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 920 3.2e-05 512 150 900 505344 31.8671 13.3755 188.953 418.294 652.701 652.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 410 6.4e-05 512 110 300 57344 31.9378 6.45325 7.24374 192.793 238.68 238.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1280 0.000128 1024 430 1320 111104 14.1784 6.81984 97.506 207.303 325.965 326.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1080 0.001024 4096 90 600 17696 2.71155 21.5081 104.237 128.506 128.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1170 0.000256 4096 370 3180 58240 11.4523 13.9141 380.648 417.411 823.5 823.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 730 3.2e-05 2048 70 1200 548352 98.9968 55.9288 945.162 1674.65 2774.9 2775.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1670 6.4e-05 512 170 180 283136 12.1092 6.7167 68.5202 209.558 297.066 297.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 920 3.2e-05 512 150 900 501760 31.2541 13.1654 164.488 414.01 623.14 623.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 410 6.4e-05 512 110 300 35840 34.0874 6.45306 4.68435 192.649 238.121 238.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1280 0.000128 1024 430 1320 107520 14.26 6.79805 83.5943 204.77 309.579 309.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1080 0.001024 4096 90 600 17640 2.70038 19.7817 104.085 126.608 126.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1170 0.000256 4096 370 3180 58800 11.5477 13.9676 340.271 419.099 784.96 785.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 730 3.2e-05 2048 70 1200 546560 99.4549 55.9922 843.137 1670.71 2669.45 2669.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1670 6.4e-05 512 170 180 282240 11.9845 6.66669 70.6419 207.591 297.041 297.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 920 3.2e-05 512 150 900 483840 31.9421 13.0751 141.031 408.824 595.082 595.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 410 6.4e-05 512 110 300 90112 32.1719 6.72304 20.6232 209.138 268.904 269.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1280 0.000128 1024 430 1320 113664 14.1924 6.88547 200.144 209.102 430.481 430.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1080 0.001024 4096 90 600 17984 2.72794 43.8887 104.859 151.52 151.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1170 0.000256 4096 370 3180 58880 11.4766 13.9308 773.214 418.916 1217.61 1217.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 730 3.2e-05 2048 70 1200 549888 98.9922 56.0468 1905.81 1676.61 3737.61 3737.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1670 6.4e-05 512 170 180 285696 12.0217 6.71744 43.6626 209.748 272.307 272.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 920 3.2e-05 512 150 900 512000 31.2331 13.3261 333.642 418.018 796.428 796.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 410 6.4e-05 512 110 300 81920 32.8582 6.72557 13.1365 209.057 262.022 262.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1280 0.000128 1024 430 1320 112640 14.3026 6.83485 133.132 209.073 363.503 363.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1080 0.001024 4096 90 600 17920 2.72019 30.038 104.905 137.707 137.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1170 0.000256 4096 370 3180 58624 11.4727 13.938 527.851 418.273 971.612 971.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 730 3.2e-05 2048 70 1200 548864 99.0812 55.9986 1294.43 1675.81 3125.49 3125.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1670 6.4e-05 512 170 180 284672 11.9854 6.7073 29.763 208.981 257.594 257.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 920 3.2e-05 512 150 900 507904 31.5314 13.3326 220.468 417.724 683.276 683.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 410 6.4e-05 512 110 300 73728 31.5677 6.55155 10.4445 198.091 246.9 247.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1280 0.000128 1024 430 1320 110592 14.1588 6.79731 109.089 206.382 336.581 336.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1080 0.001024 4096 90 600 17856 2.72179 24.6968 104.872 132.332 132.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1170 0.000256 4096 370 3180 58368 11.465 13.9186 437.361 417.182 880.002 880.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 730 3.2e-05 2048 70 1200 546816 99.2141 55.9224 1076.09 1673.13 2904.51 2904.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1670 6.4e-05 512 170 180 282624 11.9906 6.68381 24.5005 208.309 251.637 251.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 920 3.2e-05 512 150 900 503808 30.9206 13.1289 181.76 412.216 638.238 638.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 410 6.4e-05 512 110 300 65536 32.2239 6.55517 8.64595 198.293 245.965 246.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1280 0.000128 1024 430 1320 110592 14.5096 6.82781 100.671 209.384 331.549 331.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1080 0.001024 4096 90 600 17664 2.70342 23.767 104.266 130.78 130.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1170 0.000256 4096 370 3180 58368 11.4872 13.9505 405.326 419.253 850.092 850.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 730 3.2e-05 2048 70 1200 544768 99.3333 55.9268 996.727 1672.01 2824.16 2824.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1670 6.4e-05 512 170 180 282624 12.0848 6.7113 23.2471 209.211 251.41 251.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 920 3.2e-05 512 150 900 507904 31.5343 13.3297 166.404 418.117 629.604 629.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 410 6.4e-05 512 110 300 40960 33.5916 6.45338 5.65421 193.065 239.011 239.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1280 0.000128 1024 430 1320 107520 14.419 6.79744 89.1185 206.745 317.235 317.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1080 0.001024 4096 90 600 17600 2.70131 21.6615 104.193 128.597 128.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1170 0.000256 4096 370 3180 58240 11.4567 13.9144 368.044 417.592 811.083 811.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 730 3.2e-05 2048 70 1200 547840 99.2421 55.9668 912.678 1677.67 2745.72 2745.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1670 6.4e-05 512 170 180 276480 12.0368 6.62515 61.6692 206.535 287.031 287.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 920 3.2e-05 512 150 900 491520 31.78 13.1318 147.791 413.215 606.136 606.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 410 6.4e-05 512 110 256 81920 32.8314 6.72563 21.0947 209.137 270.031 270.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1280 0.000128 1024 430 1280 113152 14.3129 6.83622 165.472 209.764 396.547 396.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1080 0.001024 4096 90 640 17920 2.73037 40.1573 104.99 147.921 147.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1170 0.000256 4096 370 3200 58816 11.4974 13.9448 674.065 419.42 1119 1119.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 730 3.2e-05 2048 70 1216 548352 99.1806 56.0429 1632.49 1676.68 3464.58 3464.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1670 6.4e-05 512 170 192 284160 12.1287 6.71338 65.5625 209.857 294.419 294.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 920 3.2e-05 512 150 896 522240 30.5857 13.3578 292.319 419.329 755.803 755.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 300 0.000256 512 70 320 6144 8.22154 1.70189 1.80314 75.5885 87.5233 87.6855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1310 6.4e-05 2048 500 1920 221184 57.7274 28.305 991.072 838.473 1915.74 1915.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1020 6.4e-05 4096 70 12288 294336 48.9495 59.9085 13267.6 1778.04 15154.7 15154.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 410 6.4e-05 512 110 256 81920 32.8671 6.72125 20.5411 209.12 269.498 269.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1280 0.000128 1024 430 1280 112640 14.2919 6.82803 106.856 209.088 337.217 337.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1080 0.001024 4096 90 640 17856 2.71866 26.2287 104.789 133.779 133.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1170 0.000256 4096 370 3200 58624 11.4831 13.9387 431.446 418.814 875.756 875.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 730 3.2e-05 2048 70 1216 547840 99.2932 56.0841 1058.74 1676.41 2890.69 2890.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1670 6.4e-05 512 170 192 283648 12.1688 6.71341 65.7657 210.391 295.196 295.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 920 3.2e-05 512 150 896 520192 30.6136 13.327 187.765 418.007 649.928 650.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 300 0.000256 512 70 320 4096 8.38486 1.70173 1.1696 74.0205 85.4864 85.6507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1310 6.4e-05 2048 500 1920 221184 57.7669 28.328 638.299 838.396 1562.95 1563.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1020 6.4e-05 4096 70 12288 294144 48.9682 59.9425 8509.28 1780.08 10398.5 10398.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 410 6.4e-05 512 110 256 73728 33.0585 6.63459 18.4343 206.458 264.831 265.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1280 0.000128 1024 430 1280 112128 14.2412 6.82211 88.8736 208.509 318.604 318.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1080 0.001024 4096 90 640 17856 2.72189 21.6497 104.997 129.41 129.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1170 0.000256 4096 370 3200 58560 11.4667 13.9487 357.818 419.128 802.434 802.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 730 3.2e-05 2048 70 1216 546816 99.898 55.9184 2762.59 1674.33 4592.91 4593.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1670 6.4e-05 512 170 192 282624 12.1818 6.71731 64.7794 209.482 293.314 293.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 920 3.2e-05 512 150 896 516096 30.5403 13.2768 156.527 416.784 617.346 617.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 8 64 300 0.000256 512 70 320 0 1.61712 0.004672 73.1152 74.8157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1310 6.4e-05 2048 500 1920 219648 57.8132 29.9101 526.242 910.501 1524.71 1450.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1020 6.4e-05 4096 70 12288 294144 48.9773 59.9315 7058.64 1778 8945.7 8945.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 410 6.4e-05 512 110 256 81920 32.8797 6.72838 20.2433 209.182 269.282 269.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1280 0.000128 1024 430 1280 112640 14.3056 6.82947 76.8778 209.192 307.359 307.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1080 0.001024 4096 90 640 17792 2.72749 18.8662 104.784 126.425 126.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1170 0.000256 4096 370 3200 58368 11.4827 13.9308 308.366 418.524 752.379 752.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 730 3.2e-05 2048 70 1216 546816 100.223 55.9671 2739.71 1677.24 4573.31 4573.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1670 6.4e-05 512 170 192 282624 12.1327 6.7072 64.7311 209.119 292.85 292.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 920 3.2e-05 512 150 896 516096 30.9045 13.3254 134.64 418.081 597.166 597.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 8 8 64 300 0.000256 512 70 320 0 1.62202 0.004096 72.6902 74.3978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1310 6.4e-05 2048 500 1920 219136 57.8941 29.8785 541.542 910.415 1539.97 1465.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1020 6.4e-05 4096 70 12288 294144 49.0262 59.9468 6096.02 1775.64 7980.8 7980.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 410 6.4e-05 512 110 256 81920 33.0298 6.7481 18.8053 209.808 268.636 268.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1280 0.000128 1024 430 1280 113280 14.3532 6.83907 226.633 209.912 457.89 458.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1080 0.001024 4096 90 640 17920 2.72976 53.7948 104.914 161.481 161.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1170 0.000256 4096 370 3200 58800 11.5454 13.9734 907.739 419.435 1352.77 1352.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 730 3.2e-05 2048 70 1216 548480 99.4711 56.1006 2185.22 1676.54 4017.49 4017.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1670 6.4e-05 512 170 192 284160 12.1173 6.73331 92.8094 209.74 321.556 321.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 920 3.2e-05 512 150 896 522240 30.6848 13.3898 386.843 419.388 850.515 850.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 300 0.000256 512 70 320 5120 8.19642 1.688 1.77638 75.0012 86.8714 87.0352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1310 6.4e-05 2048 500 1920 221440 57.8571 28.4011 1339.97 838.464 2264.85 2264.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1020 6.4e-05 4096 70 12288 294240 49.1611 60.0828 17722.6 1775.07 19607.1 19607.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 410 6.4e-05 512 110 256 71680 33.3179 6.64221 10.9729 206.2 257.382 257.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1280 0.000128 1024 430 1280 112640 14.3827 6.84563 138.803 209.607 369.797 369.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1080 0.001024 4096 90 640 17840 2.72893 32.7423 104.829 140.344 140.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1170 0.000256 4096 370 3200 58560 11.4993 13.9562 551.371 418.371 995.27 995.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 730 3.2e-05 2048 70 1216 547840 99.3634 56.081 1328.29 1674.99 3158.89 3159.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1670 6.4e-05 512 170 192 284160 12.098 6.7247 93.1785 209.553 321.713 321.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 920 3.2e-05 512 150 896 522240 30.6338 13.382 247.393 419 710.629 710.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 300 0.000256 512 70 320 5120 8.19971 1.68442 1.45085 74.8868 86.435 86.5953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1310 6.4e-05 2048 500 1920 221440 57.7436 28.3075 816.005 838.419 1740.64 1740.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1020 6.4e-05 4096 70 12288 294080 49.0127 59.9883 10751.6 1773.77 12634.5 12634.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 410 6.4e-05 512 110 256 76800 32.8459 6.64899 9.61302 206.227 255.58 255.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1280 0.000128 1024 430 1280 111360 14.403 6.8543 112.477 208.799 342.688 342.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1080 0.001024 4096 90 640 17760 2.7177 27.1094 104.466 134.335 134.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1170 0.000256 4096 370 3200 58560 11.5508 13.9735 456.51 419.013 901.119 901.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 730 3.2e-05 2048 70 1216 547200 99.5592 56.1275 1098.78 1673.41 2928.03 2928.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1670 6.4e-05 512 170 192 282240 12.1061 6.71539 89.0315 208.721 316.725 316.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 920 3.2e-05 512 150 896 514560 31.0086 13.3509 198.603 417.22 660.393 660.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 10 64 300 0.000256 512 70 320 0 1.688 0.005376 75.6541 77.4276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1310 6.4e-05 2048 500 1920 218880 58.0239 30.0118 667.595 910.666 1666.53 1589.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1020 6.4e-05 4096 70 12288 294000 49.1745 60.0433 8921.47 1773.95 10804.8 10804.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 410 6.4e-05 512 110 256 61440 34.3494 6.63552 21.8228 206.246 269.303 269.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1280 0.000128 1024 430 1280 110080 14.1605 6.80112 96.236 206.286 323.642 323.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1080 0.001024 4096 90 640 17760 2.7201 23.8998 104.71 131.372 131.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1170 0.000256 4096 370 3200 58240 11.4554 13.9278 390.608 417.94 834.004 834.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 730 3.2e-05 2048 70 1216 547840 99.118 55.9916 945.709 1675.25 2776.24 2776.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1670 6.4e-05 512 170 192 284160 12.0752 6.71334 89.338 209.604 317.89 318.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 920 3.2e-05 512 150 896 522240 30.5797 13.3538 175.246 419.047 638.438 638.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 10 64 300 0.000256 512 70 320 0 1.5784 0.00544 71.137 72.7984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1310 6.4e-05 2048 500 1920 220160 57.8018 29.877 577.092 909.067 1574.07 1501.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1020 6.4e-05 4096 70 12288 294080 48.9442 59.9805 7659.8 1774.55 9543.43 9543.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 410 6.4e-05 512 110 256 76800 32.8558 6.64355 28.1362 206.463 274.347 274.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1280 0.000128 1024 430 1280 108800 14.3276 6.84438 85.9405 206.52 313.789 313.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1080 0.001024 4096 90 640 17600 2.70656 20.9756 104.129 127.854 127.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1170 0.000256 4096 370 3200 58000 11.5098 13.9472 356.825 417.67 800.026 800.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 730 3.2e-05 2048 70 1216 547200 99.777 56.071 3053.03 1675.26 4884.29 4884.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1670 6.4e-05 512 170 192 281600 12.1228 6.7031 95.1416 208.591 322.714 322.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 920 3.2e-05 512 150 896 512000 30.4074 13.1615 156.217 412.49 612.487 612.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 10 64 300 0.000256 512 70 320 0 1.68842 0.004736 75.1358 76.9115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1310 6.4e-05 2048 500 1920 217600 58.0451 30.0489 522.029 908.877 1519.24 1442.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1020 6.4e-05 4096 70 12288 293600 49.1636 60.0419 7014.88 1775.66 8899.89 8900.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 410 6.4e-05 512 110 256 73728 33.0794 6.63757 15.8709 206.401 262.239 262.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1280 0.000128 1024 430 1280 112896 14.3114 7.38208 209.433 209.448 440.728 440.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1080 0.001024 4096 90 640 17904 2.7295 49.4198 104.883 157.075 157.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1170 0.000256 4096 370 3200 58752 11.5116 13.9467 833.528 419.346 1278.41 1278.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 730 3.2e-05 2048 70 1216 548352 99.2129 56.0234 2015.74 1676.06 3847.19 3847.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1670 6.4e-05 512 170 192 283392 12.1131 6.72154 79.4876 209.421 307.903 308.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 920 3.2e-05 512 150 896 522240 30.5448 13.3632 356.571 418.766 819.455 819.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 300 0.000256 512 70 320 3072 8.3553 1.68579 1.3009 75.9177 87.4694 87.6309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1310 6.4e-05 2048 500 1920 220416 57.8358 28.4506 1232.95 837.216 2156.61 2156.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1020 6.4e-05 4096 70 12288 294240 49.0066 59.9515 16336.9 1779.08 18225.1 18225.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 410 6.4e-05 512 110 256 73728 33.0388 6.62909 10.9174 206.433 257.259 257.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1280 0.000128 1024 430 1280 112128 14.254 6.82541 131.018 208.485 360.74 360.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1080 0.001024 4096 90 640 17856 2.73408 31.6242 104.987 139.386 139.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1170 0.000256 4096 370 3200 58560 11.4641 13.9325 521.325 419.085 965.882 965.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 730 3.2e-05 2048 70 1216 546816 99.1408 56.0569 1263.61 1674.11 3093.07 3093.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1670 6.4e-05 512 170 192 282624 12.1323 6.71184 76.5282 209.447 304.975 305.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 920 3.2e-05 512 150 896 516096 30.542 13.2756 235.613 416.676 696.318 696.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 64 300 0.000256 512 70 320 0 1.61846 0.004768 73.5297 75.2378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1310 6.4e-05 2048 500 1920 219648 57.7978 29.9282 771.47 910.8 1770.24 1695.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1020 6.4e-05 4096 70 12288 294144 48.9502 59.9307 10229.1 1776.25 12114.4 12114.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 410 6.4e-05 512 110 256 55296 33.2042 6.73594 6.99898 198.086 245.275 245.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1280 0.000128 1024 430 1280 110592 14.2728 6.81574 105.377 207.384 334.007 334.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1080 0.001024 4096 90 640 17712 2.70605 26.2775 104.389 133.416 133.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1170 0.000256 4096 370 3200 58464 11.4891 13.9428 429.622 418.027 873.158 873.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 730 3.2e-05 2048 70 1216 548352 99.2504 56.042 1038.81 1675.39 2869.66 2869.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1670 6.4e-05 512 170 192 281088 12.1398 6.70749 78.4294 208.831 306.27 306.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 920 3.2e-05 512 150 896 516096 30.3101 13.2057 189.871 414.354 647.956 648.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 12 64 300 0.000256 512 70 320 0 1.62154 0.004096 72.2043 73.9132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1310 6.4e-05 2048 500 1920 218880 57.8549 29.9474 630.671 907.007 1625.73 1551.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1020 6.4e-05 4096 70 12288 294048 49.05 59.9837 8472.53 1773.91 10355.6 10355.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 410 6.4e-05 512 110 256 49152 33.8214 6.5537 5.67981 198.257 244.557 244.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1280 0.000128 1024 430 1280 110592 14.1644 6.79731 93.7791 206.544 321.441 321.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1080 0.001024 4096 90 640 17664 2.70726 23.0562 104.388 130.194 130.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1170 0.000256 4096 370 3200 57984 11.4652 13.91 378.554 417.54 821.542 821.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 730 3.2e-05 2048 70 1216 546816 99.2612 55.9647 915.243 1674.37 2745 2745.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1670 6.4e-05 512 170 192 279552 12.1648 6.68477 74.6389 208.478 302.121 302.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 920 3.2e-05 512 150 896 503808 30.9517 13.1256 162.115 412.569 618.97 619.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 12 64 300 0.000256 512 70 320 0 1.62454 0.005728 73.0962 74.8065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1310 6.4e-05 2048 500 1920 218112 57.745 29.8029 554.775 907.18 1549.74 1475.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1020 6.4e-05 4096 70 12288 293760 49.1204 60.0423 7429.15 1777.24 9315.7 9315.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 410 6.4e-05 512 110 256 61440 34.3037 6.64157 6.25197 206.556 253.996 254.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1280 0.000128 1024 430 1280 107520 14.4396 6.80557 80.4695 206.641 308.513 308.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1080 0.001024 4096 90 640 17520 2.692 19.7019 103.86 126.298 126.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1170 0.000256 4096 370 3200 58080 11.5025 13.9534 333.811 418.87 778.215 778.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 730 3.2e-05 2048 70 1216 545280 99.1952 55.952 808.225 1670.57 2634.11 2634.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1670 6.4e-05 512 170 192 280320 12.1768 6.71334 79.2912 209.061 307.403 307.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 920 3.2e-05 512 150 896 506880 30.69 13.1441 145.632 412.641 602.326 602.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 12 64 300 0.000256 512 70 320 0 1.68794 0.005024 74.1273 75.9016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1310 6.4e-05 2048 500 1920 218880 57.8685 30.0447 493.024 909.838 1491.02 1415.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1020 6.4e-05 4096 70 12288 293760 49.0523 59.9863 6627.84 1781.25 8518.28 8518.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 410 6.4e-05 512 110 256 78848 32.8215 6.66419 16.2715 206.916 262.918 263.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1280 0.000128 1024 430 1280 112896 14.3552 6.84304 195.327 209.281 425.965 426.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1080 0.001024 4096 90 640 17864 2.7193 46.4912 104.626 153.881 153.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1170 0.000256 4096 370 3200 58800 11.5303 13.9694 787.857 419.119 1232.55 1232.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 730 3.2e-05 2048 70 1216 548352 99.532 56.1213 1887.78 1675.11 3718.7 3718.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1670 6.4e-05 512 170 192 283136 12.1327 6.72563 45.8644 209.249 274.126 274.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 920 3.2e-05 512 150 896 519680 30.7669 13.3734 342.516 418.406 805.28 805.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 300 0.000256 512 70 320 3584 8.16646 1.65363 1.43693 73.7387 85.2031 85.3637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1310 6.4e-05 2048 500 1920 220416 58.0478 28.3646 1153.48 836.475 2076.54 2076.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1020 6.4e-05 4096 70 12288 294224 49.1819 60.0423 15328.1 1784.21 17221.7 17221.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 410 6.4e-05 512 110 256 71680 32.5127 6.57818 9.99539 202.149 251.483 251.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1280 0.000128 1024 430 1280 112896 14.308 6.83667 123.969 209.357 354.627 354.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1080 0.001024 4096 90 640 17808 2.71565 29.9933 104.731 137.483 137.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1170 0.000256 4096 370 3200 58688 11.4906 13.9551 499.42 418.809 943.75 943.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 730 3.2e-05 2048 70 1216 546560 99.3604 56.0614 1207.96 1672.71 3036.27 3036.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1670 6.4e-05 512 170 192 283136 12.1018 6.72563 30.1506 209.282 258.414 258.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 920 3.2e-05 512 150 896 516096 31.0564 13.3615 220.483 418.341 683.459 683.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 64 300 0.000256 512 70 320 0 1.57987 0.005824 72.3705 74.0363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1310 6.4e-05 2048 500 1920 220416 57.8511 29.9156 733.9 909.072 1730.98 1657.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1020 6.4e-05 4096 70 12288 294112 49.0457 59.9736 9779.63 1774.21 11663 11663.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 410 6.4e-05 512 110 256 64512 33.1891 6.58842 8.03418 202.358 250.422 250.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1280 0.000128 1024 430 1280 112896 14.3807 6.83949 105.697 209.611 336.684 336.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1080 0.001024 4096 90 640 17640 2.7095 25.3809 104.202 132.336 132.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1170 0.000256 4096 370 3200 58464 11.5498 13.9776 423.238 419.464 868.306 868.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 730 3.2e-05 2048 70 1216 545664 99.7699 56.0517 1023.16 1674.32 2853.46 2853.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1670 6.4e-05 512 170 192 282240 12.2208 6.72973 72.9808 209.507 301.599 301.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 920 3.2e-05 512 150 896 516096 31.0908 13.3775 185.926 418.737 649.34 649.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 64 300 0.000256 512 70 320 0 1.6568 0.004096 73.8257 75.5665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1310 6.4e-05 2048 500 1920 220416 57.9991 30.0216 624.509 911.309 1624.08 1548.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1020 6.4e-05 4096 70 12288 294000 49.1479 60.029 8305.51 1778.9 10193.8 10193.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 410 6.4e-05 512 110 256 57344 31.9498 6.44538 6.4992 192.599 237.743 237.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1280 0.000128 1024 430 1280 111104 14.1881 6.8151 91.3898 207.088 319.641 319.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1080 0.001024 4096 90 640 17696 2.71242 22.1901 104.613 129.555 129.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1170 0.000256 4096 370 3200 58240 11.4603 13.9139 368.797 416.985 811.227 811.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 730 3.2e-05 2048 70 1216 544768 99.5549 55.9868 900.203 1672.95 2728.85 2728.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1670 6.4e-05 512 170 192 283136 12.129 6.71725 70.7479 209.342 299.095 299.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 920 3.2e-05 512 150 896 501760 31.2701 13.1688 159.751 413.669 618.072 618.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 64 300 0.000256 512 70 320 0 1.58285 0.004992 70.8073 72.4767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1310 6.4e-05 2048 500 1920 218624 57.9956 29.9091 542.573 907.664 1538.39 1466.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1020 6.4e-05 4096 70 12288 293888 49.1046 60.0471 7307.44 1775.77 9192.52 9192.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 410 6.4e-05 512 110 256 35840 34.0899 6.4561 4.2937 192.787 237.868 238.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1280 0.000128 1024 430 1280 107520 14.2804 6.79936 78.4792 204.919 304.637 304.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1080 0.001024 4096 90 640 17640 2.70941 20.1627 104.688 127.603 127.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1170 0.000256 4096 370 3200 58240 11.5507 13.9756 327.91 419.417 772.928 773.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 730 3.2e-05 2048 70 1216 546560 99.477 55.9882 812.894 1671.97 2640.48 2640.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1670 6.4e-05 512 170 192 277760 12.1834 6.66624 70.5276 207.747 297.279 297.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 920 3.2e-05 512 150 896 501760 30.5813 13.0729 141.19 409.131 594.184 594.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 14 64 300 0.000256 512 70 320 0 1.58422 0.005024 72.3719 74.0427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1310 6.4e-05 2048 500 1920 215040 58.1779 29.6544 474.951 902.809 1465.83 1391.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1020 6.4e-05 4096 70 12288 293440 49.3825 60.1463 6457.19 1776.53 8343.41 8343.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 410 6.4e-05 512 110 256 81920 32.8439 6.73114 17.0217 209.127 265.97 266.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1280 0.000128 1024 430 1280 112640 14.2757 6.82797 191.968 209.093 422.323 422.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1080 0.001024 4096 90 640 17856 2.71565 46.5244 104.696 153.979 154.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1170 0.000256 4096 370 3200 58624 11.4734 13.9362 776.458 418.998 1220.94 1221.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 730 3.2e-05 2048 70 1216 547840 99.3147 56.1179 1884.78 1676.5 3716.88 3717.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1670 6.4e-05 512 170 192 283648 12.0965 6.71181 46.2178 209.737 274.923 275.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 920 3.2e-05 512 150 896 520192 30.6028 13.3227 339.713 418 801.854 802.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 300 0.000256 512 70 320 4096 8.38938 1.70189 1.59683 76.5829 88.4832 88.6477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1310 6.4e-05 2048 500 1920 221184 57.7539 28.3048 1145.6 838.472 2070.31 2070.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1020 6.4e-05 4096 70 12288 294144 48.9837 59.9045 14722.4 1780.57 16612.1 16612.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 410 6.4e-05 512 110 256 81920 32.8609 6.72192 11.7319 209.056 260.622 260.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1280 0.000128 1024 430 1280 112640 14.2887 6.83248 128.073 209.067 358.419 358.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1080 0.001024 4096 90 640 17792 2.72794 31.4335 104.746 138.951 139.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1170 0.000256 4096 370 3200 58368 11.4773 13.9329 523.385 418.275 967.146 967.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 730 3.2e-05 2048 70 1216 546816 99.502 56.0579 1269.86 1675.8 3101.38 3101.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1670 6.4e-05 512 170 192 282624 12.0615 6.70515 31.0115 208.98 258.917 259.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 920 3.2e-05 512 150 896 516096 30.8967 13.3262 222.091 417.838 684.367 684.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 16 64 300 0.000256 512 70 320 0 1.62198 0.004832 72.6609 74.3698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1310 6.4e-05 2048 500 1920 219136 57.7828 29.9 758.623 908.078 1754.62 1680.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1020 6.4e-05 4096 70 12288 294144 48.9982 59.9368 9563.46 1776.91 11449.5 11449.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 410 6.4e-05 512 110 256 49152 33.8407 6.5536 6.39926 198.086 245.12 245.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1280 0.000128 1024 430 1280 110592 14.1545 6.79862 104.318 206.38 331.809 331.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1080 0.001024 4096 90 640 17664 2.71309 25.8602 104.376 132.993 133.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1170 0.000256 4096 370 3200 57984 11.4719 13.91 428.979 417.179 871.614 871.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 730 3.2e-05 2048 70 1216 546816 99.2709 56.0263 1056.64 1672.96 2885.06 2885.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1670 6.4e-05 512 170 192 279552 12.1336 6.68877 25.55 208.305 252.843 252.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 920 3.2e-05 512 150 896 503808 30.9481 13.1236 178.794 412.215 635.297 635.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 64 300 0.000256 512 70 320 0 1.62416 0.004416 72.0011 73.7098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1310 6.4e-05 2048 500 1920 218112 57.7388 29.8214 626.717 905.44 1619.96 1546.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1020 6.4e-05 4096 70 12288 293760 49.163 60.0369 7929.21 1775.69 9814.26 9814.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 410 6.4e-05 512 110 256 65536 32.2409 6.54944 7.77795 198.129 244.944 245.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1280 0.000128 1024 430 1280 110592 14.5029 6.83907 96.1066 209.216 326.824 326.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1080 0.001024 4096 90 640 17664 2.71725 24.6743 104.69 132.126 132.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1170 0.000256 4096 370 3200 58368 11.4976 13.9428 398.334 418.906 842.758 842.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 730 3.2e-05 2048 70 1216 544768 99.4158 55.8656 971.652 1670.42 2797.52 2797.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1670 6.4e-05 512 170 192 282624 12.0836 6.71357 23.9641 209.037 251.954 252.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 920 3.2e-05 512 150 896 507904 31.538 13.3289 163.618 417.766 626.466 626.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 410 6.4e-05 512 110 256 40960 33.6082 6.45104 5.24134 192.647 238.194 238.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1280 0.000128 1024 430 1280 107520 14.4408 6.79731 85.8996 206.509 313.804 313.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1080 0.001024 4096 90 640 17600 2.712 22.9724 104.607 130.334 130.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1170 0.000256 4096 370 3200 57600 11.4556 13.9152 360.479 417.121 803.044 803.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 730 3.2e-05 2048 70 1216 547840 99.2732 56.064 900.561 1675.78 2731.85 2731.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1670 6.4e-05 512 170 192 276480 12.0529 6.61709 64.1454 206.301 289.279 289.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 920 3.2e-05 512 150 896 512000 30.3328 13.1277 151.703 412.234 607.619 607.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 410 6.4e-05 512 110 256 49152 33.8675 6.55437 5.91619 198.207 244.794 244.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1280 0.000128 1024 430 1280 110592 14.1855 6.94541 83.7061 206.632 311.623 311.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1080 0.001024 4096 90 640 17280 2.67456 20.4226 103.244 126.384 126.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1170 0.000256 4096 370 3200 57600 11.4876 13.9188 343.452 418.256 787.191 787.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 730 3.2e-05 2048 70 1216 540672 99.3624 55.7117 846.309 1665.18 2666.73 2666.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1670 6.4e-05 512 170 192 276480 12.0467 6.6232 63.2789 206.379 288.489 288.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 920 3.2e-05 512 150 896 491520 31.8072 13.1374 136.03 412.902 594.089 594.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 12 16 64 300 0.000256 512 70 320 0 1.62816 0.004768 72.1265 73.8384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1310 6.4e-05 2048 500 1920 215040 57.4065 29.5864 493.522 897.092 1477.85 1404.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1020 6.4e-05 4096 70 12288 293376 49.1774 60.0234 5949.89 1775.53 7834.77 7834.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 410 6.4e-05 512 110 256 61440 34.873 6.73021 17.1805 208.981 268.013 268.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1280 0.000128 1024 430 1280 111616 14.462 6.84032 182.803 209.607 413.872 414.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1080 0.001024 4096 90 640 17952 2.76195 40.1113 117.719 160.635 160.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1170 0.000256 4096 370 3200 58272 11.5631 13.9532 1197.17 428.015 1650.78 1650.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 730 3.2e-05 2048 70 1280 541184 101.456 56.0492 3236.12 1676.32 5070.11 5070.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1670 6.4e-05 512 170 256 275712 12.4612 6.72358 91.0746 209.65 320.067 320.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 920 3.2e-05 512 150 896 520192 30.7676 13.3676 293.696 419.102 757.15 757.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 410 6.4e-05 512 110 256 61440 34.8488 6.72762 17.0261 209 267.845 268.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1280 0.000128 1024 430 1280 111616 14.4272 7.05158 190.402 209.627 421.666 421.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1080 0.001024 4096 90 640 17920 2.72986 45.4484 104.815 153.036 153.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1170 0.000256 4096 370 3200 58240 11.4905 13.9377 751.8 419.136 1196.44 1196.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 730 3.2e-05 2048 70 1280 540672 100.495 55.9732 1880.04 1675.83 3712.5 3712.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1670 6.4e-05 512 170 256 275456 12.4477 6.71283 81.8319 209.61 310.761 310.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 920 3.2e-05 512 150 896 520192 30.7028 13.3541 321 419.182 784.45 784.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 410 6.4e-05 512 110 256 57344 35.2687 6.72038 15.2108 208.987 266.434 266.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1280 0.000128 1024 430 1280 110592 14.454 6.82451 122.381 208.956 352.77 352.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1080 0.001024 4096 90 640 17856 2.71779 29.3129 104.732 136.805 136.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1170 0.000256 4096 370 3200 58112 11.473 13.936 483.897 418.56 927.94 928.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 730 3.2e-05 2048 70 1280 540672 100.605 55.9678 1214 1675.38 3046.11 3046.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1670 6.4e-05 512 170 256 275456 12.4665 6.71232 80.6782 209.6 309.613 309.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 920 3.2e-05 512 150 896 516096 30.8866 13.3317 216.208 418.578 679.219 679.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 410 6.4e-05 512 110 256 49152 35.4156 6.63142 13.0598 206.266 261.619 261.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1280 0.000128 1024 430 1280 110592 14.3672 6.82189 99.4091 208.314 329.063 329.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1080 0.001024 4096 90 640 17856 2.71587 23.6154 104.877 131.252 131.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1170 0.000256 4096 370 3200 57984 11.4708 13.9362 394.528 418.735 838.743 838.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 730 3.2e-05 2048 70 1280 539136 100.586 55.8961 997.967 1672.76 2827.36 2827.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1670 6.4e-05 512 170 256 274944 12.4375 6.71021 81.1329 209.277 309.718 309.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 920 3.2e-05 512 150 896 516096 30.5592 13.2813 177.173 416.281 637.501 637.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 410 6.4e-05 512 110 256 49152 35.9369 6.72163 13.2406 211.034 267.174 267.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1280 0.000128 1024 430 1280 110592 14.4626 6.83123 89.5097 211.046 322.005 322.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1080 0.001024 4096 90 640 17792 2.70544 22.102 105.677 130.527 130.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1170 0.000256 4096 370 3200 57856 11.4778 13.9369 351.858 422.23 799.577 799.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 730 3.2e-05 2048 70 1280 540672 100.564 55.9698 899.679 1691.66 2748.03 2748.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1670 6.4e-05 512 170 256 274432 12.4353 6.70589 81.8397 210.962 312.1 312.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 920 3.2e-05 512 150 896 516096 30.8946 13.3284 158.002 422.922 625.363 625.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 410 6.4e-05 512 110 256 40960 36.2349 6.63347 11.2895 206.478 260.882 261.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1280 0.000128 1024 430 1280 107520 14.3985 6.79933 79.3904 206.511 307.253 307.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1080 0.001024 4096 90 640 17760 2.70941 20.6368 104.765 128.151 128.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1170 0.000256 4096 370 3200 57920 11.4648 13.9286 324.583 418.394 768.444 768.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 730 3.2e-05 2048 70 1280 540160 101.187 56.0087 2710.78 1677.07 4545.21 4545.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1670 6.4e-05 512 170 256 273920 12.526 6.7103 81.8879 209.853 311.14 311.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 920 3.2e-05 512 150 896 512000 31.3697 13.353 144.595 420.707 610.233 610.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 410 6.4e-05 512 110 256 24576 36.1963 6.55373 7.53773 198.25 248.78 248.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1280 0.000128 1024 430 1280 107520 14.4199 6.80141 74.5377 206.551 302.465 302.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1080 0.001024 4096 90 640 17664 2.69952 17.8117 104.358 124.911 124.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1170 0.000256 4096 370 3200 57600 11.4649 13.9164 297.537 417.529 740.519 740.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 730 3.2e-05 2048 70 1280 537600 101.573 56.0622 3002.37 1674.35 4834.52 4834.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1670 6.4e-05 512 170 256 273408 12.4201 8.9865 81.6487 208.479 311.69 311.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 920 3.2e-05 512 150 896 503808 30.9314 13.1246 130.703 412.694 587.664 587.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 410 6.4e-05 512 110 256 28672 34.6188 6.44742 8.12579 192.758 242.196 242.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1280 0.000128 1024 430 1280 107520 14.4864 6.81274 70.1383 207.262 298.862 298.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1080 0.001024 4096 90 640 17696 2.70502 16.8468 104.7 124.295 124.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1170 0.000256 4096 370 3200 57344 11.4536 13.9176 279.191 417.322 721.957 722.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 730 3.2e-05 2048 70 1280 537600 101.424 55.998 3010.92 1674.29 4842.8 4842.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1670 6.4e-05 512 170 256 272384 12.5732 6.71482 81.2235 209.516 310.189 310.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 920 3.2e-05 512 150 896 501760 31.2732 13.1688 123.122 414.094 581.881 582.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 410 6.4e-05 512 110 256 32768 35.335 6.55395 9.12467 198.131 249.391 249.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1280 0.000128 1024 430 1280 110592 14.5024 6.83213 68.1 209.205 298.791 298.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1080 0.001024 4096 90 640 17664 2.7095 18.014 104.615 125.381 125.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1170 0.000256 4096 370 3200 57856 11.4893 13.9384 268.42 418.903 712.822 712.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 730 3.2e-05 2048 70 1280 536576 101.512 55.9808 2983.54 1670.39 4811.59 4811.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1670 6.4e-05 512 170 256 274432 12.4459 6.70698 81.4988 209.04 309.853 309.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 920 3.2e-05 512 150 896 507904 31.5439 13.3264 117.282 417.928 580.293 580.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 410 6.4e-05 512 110 300 57344 31.9212 6.44691 18.0122 192.647 249.271 249.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1280 0.000128 1024 430 1320 111104 14.1704 6.81488 66.0435 207.138 294.33 294.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1080 0.001024 4096 90 600 17696 2.72371 14.9504 104.109 121.826 121.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1170 0.000256 4096 370 3180 58240 11.4922 13.9105 1165.36 417.082 1607.92 1607.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 730 3.2e-05 2048 70 1200 548352 99.8172 56.0461 2980.37 1673.33 4809.73 4809.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1670 6.4e-05 512 170 180 283136 12.1464 6.71357 63.3542 209.393 291.763 291.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 920 3.2e-05 512 150 900 501760 31.252 13.1646 109.847 413.779 568.26 568.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 410 6.4e-05 512 110 256 57344 31.9226 8.23827 15.736 192.759 248.894 249.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1280 0.000128 1024 430 1280 111104 14.1807 6.8137 62.813 207.253 291.214 291.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1080 0.001024 4096 90 640 17696 2.72998 15.523 104.7 122.993 123.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1170 0.000256 4096 370 3200 58240 11.4893 13.9178 1158.66 417.306 1601.44 1601.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 730 3.2e-05 2048 70 1216 544768 100.399 55.9808 2818.08 1674.26 4648.88 4649.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1670 6.4e-05 512 170 192 283136 12.0996 6.71389 62.8349 209.505 291.309 291.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 920 3.2e-05 512 150 896 501760 31.2663 13.1706 109.054 413.911 567.616 567.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 14 8 64 300 0.000256 512 70 320 0 1.58013 0.004096 72.9518 74.6148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1310 6.4e-05 2048 500 1920 218624 58.0904 29.8876 518.682 910.46 1517.36 1442.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1020 6.4e-05 4096 70 12288 293888 49.1233 60.0777 5034.1 1777.23 6920.68 6920.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 410 6.4e-05 512 110 300 35840 34.1042 6.45526 11.7132 192.819 245.33 245.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1280 0.000128 1024 430 1300 112000 13.8973 6.80246 66.2873 204.95 292.095 292.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1080 0.001024 4096 90 600 17640 2.72746 15.5961 104.179 122.545 122.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1170 0.000256 4096 370 3200 58240 11.5764 13.9755 1205.32 419.466 1650.41 1650.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 730 3.2e-05 2048 70 1200 546560 100.196 56.0441 2907.66 1672.55 4736.62 4736.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1670 6.4e-05 512 170 200 282240 12.0079 7.54698 63.9 207.773 291.389 291.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 920 3.2e-05 512 150 900 501760 30.5886 13.0723 110.572 409.312 563.763 563.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 410 6.4e-05 512 110 288 35840 34.0988 6.45325 11.6548 192.68 245.137 245.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1280 0.000128 1024 430 1296 107520 14.3016 6.79526 91.456 204.81 317.52 317.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1080 0.001024 4096 90 624 17640 2.72928 16.1766 104.422 123.37 123.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1170 0.000256 4096 370 3168 58800 11.6092 13.971 1188.44 419.166 1633.27 1633.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 730 3.2e-05 2048 70 1200 546560 100.214 56.074 2957.13 1671.02 4784.62 4784.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1670 6.4e-05 512 170 192 286720 11.8143 6.66611 62.1088 207.616 288.363 288.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 920 3.2e-05 512 150 912 483840 31.928 13.0717 106.68 409.007 560.9 561.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 14 10 48 300 0.000256 512 70 288 0 1.58288 0.004096 70.9716 72.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1310 6.4e-05 2048 500 1920 219520 57.395 29.6657 526.84 900.929 1515.08 1442.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1020 6.4e-05 4096 70 12288 293440 49.3471 60.1677 5104.11 1775.49 6989.27 6989.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 410 6.4e-05 512 110 256 81920 32.8675 6.71907 22.8486 209.229 271.911 272.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1280 0.000128 1024 430 1280 114688 14.1172 6.98336 101.513 209.329 332.101 332.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1080 0.001024 4096 90 608 17792 2.7335 17.061 104.397 124.233 124.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1170 0.000256 4096 370 3168 58624 11.5244 13.9302 1160.26 418.616 1604.4 1604.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 730 3.2e-05 2048 70 1184 550912 99.7296 56.0137 2819.14 1677.14 4652.19 4652.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1670 6.4e-05 512 170 192 290816 11.8033 6.70467 61.6388 209.219 289.523 289.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 920 3.2e-05 512 150 896 516096 30.9182 13.3229 127.503 418.065 590.019 590.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 300 0.000256 512 70 288 8192 7.62422 1.61824 2.60086 73.9638 86.0145 86.1724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1310 6.4e-05 2048 500 1888 225280 57.0558 28.4037 747.592 836.073 1669.28 1669.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1020 6.4e-05 4096 70 12256 294144 49.0908 59.9602 5922.82 1775.95 7807.97 7808.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 410 6.4e-05 512 110 256 61440 34.3027 6.63738 23.3801 206.518 271.081 271.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1280 0.000128 1024 430 1280 107520 14.4477 6.80752 108.177 206.764 336.351 336.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1080 0.001024 4096 90 608 17280 2.68038 26.1681 103.431 132.323 132.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1170 0.000256 4096 370 3168 57600 11.3869 13.8206 1618.02 414.608 2057.92 2058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 730 3.2e-05 2048 70 1184 545280 99.279 55.8759 3806.3 1670.26 5631.88 5632.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1670 6.4e-05 512 170 192 284160 11.7134 6.62387 83.8496 206.441 308.788 308.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 920 3.2e-05 512 150 896 491520 31.8035 13.1318 183.908 412.482 641.543 641.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 12 20 32 300 0.000256 512 70 288 0 1.36163 0.004192 64.008 65.4536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1310 6.4e-05 2048 500 1888 215040 57.4153 29.28 776.485 889.27 1752.7 1687.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1020 6.4e-05 4096 70 12256 293760 49.1676 60.0716 8848.86 1776.77 10735 10735.2
