<profile>

<section name = "Vitis HLS Report for 'ScaWriter'" level="0">
<item name = "Date">Tue Sep 14 14:04:56 2021
</item>
<item name = "Version">2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)</item>
<item name = "Project">MBKM-Tutorial5</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">7, 7, 70.000 ns, 70.000 ns, 7, 7, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 98, -</column>
<column name="Register">-, -, 73, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">44, 9, 1, 9</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ddr2_blk_n_AW">9, 2, 1, 2</column>
<column name="ddr2_blk_n_B">9, 2, 1, 2</column>
<column name="ddr2_blk_n_W">9, 2, 1, 2</column>
<column name="ddr_blk_n">9, 2, 1, 2</column>
<column name="fifoC325_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ddr2_addr_reg_97">32, 0, 32, 0</column>
<column name="tmp_reg_92">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, ScaWriter, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, ScaWriter, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, ScaWriter, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, ScaWriter, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, ScaWriter, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, ScaWriter, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, ScaWriter, return value</column>
<column name="fifoC325_dout">in, 32, ap_fifo, fifoC325, pointer</column>
<column name="fifoC325_empty_n">in, 1, ap_fifo, fifoC325, pointer</column>
<column name="fifoC325_read">out, 1, ap_fifo, fifoC325, pointer</column>
<column name="m_axi_ddr2_AWVALID">out, 1, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_AWREADY">in, 1, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_AWADDR">out, 32, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_AWID">out, 1, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_AWLEN">out, 32, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_AWSIZE">out, 3, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_AWBURST">out, 2, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_AWLOCK">out, 2, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_AWCACHE">out, 4, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_AWPROT">out, 3, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_AWQOS">out, 4, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_AWREGION">out, 4, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_AWUSER">out, 1, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_WVALID">out, 1, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_WREADY">in, 1, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_WDATA">out, 32, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_WSTRB">out, 4, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_WLAST">out, 1, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_WID">out, 1, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_WUSER">out, 1, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_ARVALID">out, 1, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_ARREADY">in, 1, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_ARADDR">out, 32, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_ARID">out, 1, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_ARLEN">out, 32, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_ARSIZE">out, 3, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_ARBURST">out, 2, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_ARLOCK">out, 2, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_ARCACHE">out, 4, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_ARPROT">out, 3, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_ARQOS">out, 4, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_ARREGION">out, 4, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_ARUSER">out, 1, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_RVALID">in, 1, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_RREADY">out, 1, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_RDATA">in, 32, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_RLAST">in, 1, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_RID">in, 1, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_RUSER">in, 1, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_RRESP">in, 2, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_BVALID">in, 1, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_BREADY">out, 1, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_BRESP">in, 2, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_BID">in, 1, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_BUSER">in, 1, m_axi, ddr2, pointer</column>
<column name="ddr_dout">in, 64, ap_fifo, ddr, pointer</column>
<column name="ddr_empty_n">in, 1, ap_fifo, ddr, pointer</column>
<column name="ddr_read">out, 1, ap_fifo, ddr, pointer</column>
</table>
</item>
</section>
</profile>
